/home/mason/Desktop/work/verilog-parser/cmake-build-debug/src/parser -I /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Commented/thinpad_top.srcs/sources_1/new/cpu/ -c /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Commented/thinpad_top.srcs/sources_1/new/cpu/if_id.v /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Commented/thinpad_top.srcs/sources_1/new/cpu/id.v /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Commented/thinpad_top.srcs/sources_1/new/cpu/id_ex.v /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Commented/thinpad_top.srcs/sources_1/new/cpu/ex.v /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Commented/thinpad_top.srcs/sources_1/new/cpu/ex_mem.v /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Commented/thinpad_top.srcs/sources_1/new/cpu/mem.v /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Commented/thinpad_top.srcs/sources_1/new/cpu/mem_wb.v /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Commented/thinpad_top.srcs/sources_1/new/cpu/cpu.v
looking for header files in /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Commented/thinpad_top.srcs/sources_1/new/cpu/
INFO > Parsing /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Commented/thinpad_top.srcs/sources_1/new/cpu/if_id.v 
INFO> Module if_id has comment this.if_id 
source _Text - Parse successful
INFO > Parsing /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Commented/thinpad_top.srcs/sources_1/new/cpu/id.v 
INFO> Module id has comment this.id 
source _Text - Parse successful
INFO > Parsing /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Commented/thinpad_top.srcs/sources_1/new/cpu/id_ex.v 
INFO> Module id_ex has comment this.id 
source _Text - Parse successful
INFO > Parsing /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Commented/thinpad_top.srcs/sources_1/new/cpu/ex.v 
INFO> Module ex has comment this.ex 
source _Text - Parse successful
INFO > Parsing /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Commented/thinpad_top.srcs/sources_1/new/cpu/ex_mem.v 
INFO> Module ex_mem has comment this.ex 
source _Text - Parse successful
INFO > Parsing /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Commented/thinpad_top.srcs/sources_1/new/cpu/mem.v 
INFO> Module mem has comment this.mem 
source _Text - Parse successful
INFO > Parsing /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Commented/thinpad_top.srcs/sources_1/new/cpu/mem_wb.v 
INFO> Module mem_wb has comment this.mem 
source _Text - Parse successful
INFO > Parsing /home/mason/Desktop/work/verilog-parser/tests/cod19grp2/Commented/thinpad_top.srcs/sources_1/new/cpu/cpu.v 
INFO> Module cpu has comment this 
source _Text - Parse successful
INFO> if_id signal list:
clk INPUT Wire, Comment: clock, Dependency: 

rst INPUT Wire, Comment: reset, Dependency: 

if_pc INPUT Wire, Dependency: 

if_inst INPUT Wire, Dependency: 

if_ce INPUT Wire, Dependency: 

id_stall INPUT Wire, Dependency: 

id_pc OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 if_ce, 0 if_pc, 0 id_stall, 

id_inst OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 if_ce, 0 if_inst, 0 id_stall, 

INFO> id signal list:
ins_op INTERNAL Wire, Dependency: 0 inst_i, 

ins_rs INTERNAL Wire, Dependency: 0 inst_i, 

ins_rt INTERNAL Wire, Dependency: 0 inst_i, 

ins_rd INTERNAL Wire, Dependency: 0 inst_i, 

ins_sa INTERNAL Wire, Dependency: 0 inst_i, 

ins_func INTERNAL Wire, Dependency: 0 inst_i, 

ins_imm INTERNAL Wire, Dependency: 0 inst_i, 

ins_addr INTERNAL Wire, Dependency: 0 inst_i, 

nxt_pc INTERNAL Wire, Dependency: 0 pc_i, 

nxt_nxt_pc INTERNAL Wire, Dependency: 0 pc_i, 

add_sign_pc INTERNAL Wire, Dependency: 0 nxt_pc, 0 ins_imm, 

sign_imm INTERNAL Wire, Dependency: 0 sign_imm, 0 ins_imm, 

stall_req_reg1 INTERNAL Wire, Dependency: 0 reg1_read_o, 0 pre_wd, 0 reg1_addr_o, 

stall_req_reg2 INTERNAL Wire, Dependency: 0 reg2_read_o, 0 pre_wd, 0 reg2_addr_o, 

pre_is_load INTERNAL Wire, Dependency: 0 pre_aluop, 

imm_reg INTERNAL Reg, Dependency: 0 rst, 0 ins_op, 0 ins_func, 0 ins_sa, 0 ins_imm, 0 sign_imm, 

instvalid INTERNAL Reg, Dependency: 0 rst, 0 ins_op, 0 ins_func, 

rst INPUT Wire, Dependency: 

pc_i INPUT Wire, Comment: in_signal, Dependency: 

inst_i INPUT Wire, Comment: in_signal, Dependency: 

reg1_data_i INPUT Wire, Dependency: 

reg2_data_i INPUT Wire, Dependency: 

ex_wreg_i INPUT Wire, Dependency: 

ex_wd_i INPUT Wire, Dependency: 

ex_wdata_i INPUT Wire, Dependency: 

mem_wreg_i INPUT Wire, Dependency: 

mem_wd_i INPUT Wire, Dependency: 

mem_wdata_i INPUT Wire, Dependency: 

is_in_delayslot_i INPUT Wire, Comment: back this.id, Dependency: 

pre_aluop INPUT Wire, Comment: back this.id, Dependency: 

pre_reg1_read INPUT Wire, Comment: back this.id, Dependency: 

pre_reg1_addr INPUT Wire, Comment: back this.id, Dependency: 

pre_reg2_read INPUT Wire, Comment: back this.id, Dependency: 

pre_reg2_addr INPUT Wire, Comment: back this.id, Dependency: 

pre_wreg INPUT Wire, Comment: back this.id, Dependency: 

pre_wd INPUT Wire, Comment: back this.id, Dependency: 

reg1_read_o OUTPUT Reg, Dependency: 0 rst, 0 ins_op, 0 ins_func, 

reg2_read_o OUTPUT Reg, Dependency: 0 rst, 0 ins_op, 0 ins_func, 

reg1_addr_o OUTPUT Reg, Dependency: 0 rst, 0 ins_rs, 

reg2_addr_o OUTPUT Reg, Dependency: 0 rst, 0 ins_rt, 

aluop_o OUTPUT Reg, Dependency: 0 rst, 0 ins_op, 0 ins_func, 

alusel_o OUTPUT Reg, Dependency: 0 rst, 0 ins_op, 0 ins_func, 

reg1_o OUTPUT Reg, Dependency: 0 rst, 0 ex_wdata_i, 0 reg1_read_o, 0 ex_wreg_i, 0 ex_wd_i, 0 reg1_addr_o, 0 mem_wdata_i, 0 mem_wreg_i, 0 mem_wd_i, 0 reg1_data_i, 0 imm_reg, 

reg2_o OUTPUT Reg, Dependency: 0 rst, 0 ex_wdata_i, 0 reg2_read_o, 0 ex_wreg_i, 0 ex_wd_i, 0 reg2_addr_o, 0 mem_wdata_i, 0 mem_wreg_i, 0 mem_wd_i, 0 reg2_data_i, 0 imm_reg, 

wd_o OUTPUT Reg, Dependency: 0 rst, 0 ins_op, 0 ins_func, 0 ins_rd, 0 ins_rt, 

wreg_o OUTPUT Reg, Dependency: 0 rst, 0 ins_op, 0 ins_func, 

branch_flag_o OUTPUT Reg, Dependency: 0 rst, 0 ins_op, 0 ins_func, 0 reg1_data_i, 0 reg2_data_i, 

branch_target_addr_o OUTPUT Reg, Dependency: 0 rst, 0 reg1_o, 0 ins_op, 0 ins_func, 0 nxt_pc, 0 ins_addr, 0 add_sign_pc, 0 reg1_data_i, 0 reg2_data_i, 

is_in_delayslot_o OUTPUT Reg, Dependency: 0 rst, 0 next_inst_in_delayslot_o, 

link_addr_o OUTPUT Reg, Dependency: 0 rst, 0 ins_op, 0 ins_func, 0 nxt_nxt_pc, 

ram_offset_o OUTPUT Reg, Dependency: 0 rst, 0 sign_imm, 0 ins_op, 

next_inst_in_delayslot_o OUTPUT Reg, Dependency: 0 rst, 0 ins_op, 0 ins_func, 0 reg1_data_i, 0 reg2_data_i, 

stall_req_o OUTPUT Reg, Dependency: 0 rst, 0 pre_is_load, 0 pre_wreg, 0 pre_wd, 0 stall_req_reg1, 0 stall_req_reg2, 

INFO> id_ex signal list:
clk INPUT Wire, Comment: clock, Dependency: 

rst INPUT Wire, Comment: reset, Dependency: 

id_aluop INPUT Wire, Dependency: 

id_alusel INPUT Wire, Dependency: 

id_reg1 INPUT Wire, Dependency: 

id_reg2 INPUT Wire, Dependency: 

id_wd INPUT Wire, Dependency: 

id_wreg INPUT Wire, Dependency: 

id_is_in_delayslot INPUT Wire, Dependency: 

id_link_addr INPUT Wire, Dependency: 

id_ram_offset INPUT Wire, Dependency: 

id_stall INPUT Wire, Dependency: 

ex_aluop OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 id_stall, 0 id_aluop, 

ex_alusel OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 id_stall, 0 id_alusel, 

ex_reg1 OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 id_stall, 0 id_reg1, 

ex_reg2 OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 id_stall, 0 id_reg2, 

ex_wd OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 id_stall, 0 id_wd, 

ex_wreg OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 id_stall, 0 id_wreg, 

ex_is_in_delayslot OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 id_stall, 0 id_is_in_delayslot, 

ex_link_addr OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 id_stall, 0 id_link_addr, 

ex_ram_offset OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 id_stall, 0 id_ram_offset, 

next_inst_in_delayslot_i INPUT Wire, Dependency: 

is_in_delayslot_o OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 id_stall, 0 next_inst_in_delayslot_i, 

cur_aluop INPUT Wire, Dependency: 

cur_reg1_read INPUT Wire, Dependency: 

cur_reg1_addr INPUT Wire, Dependency: 

cur_reg2_read INPUT Wire, Dependency: 

cur_reg2_addr INPUT Wire, Dependency: 

cur_wreg INPUT Wire, Dependency: 

cur_wd INPUT Wire, Dependency: 

pre_aluop OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 id_stall, 0 cur_aluop, 

pre_reg1_read OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 id_stall, 0 cur_reg1_read, 

pre_reg1_addr OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 id_stall, 0 cur_reg1_addr, 

pre_reg2_read OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 id_stall, 0 cur_reg2_read, 

pre_reg2_addr OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 id_stall, 0 cur_reg2_addr, 

pre_wreg OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 id_stall, 0 cur_wreg, 

pre_wd OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 id_stall, 0 cur_wd, 

INFO> ex signal list:
logicout INTERNAL Reg, Dependency: 0 rst, 0 reg1_i, 0 reg2_i, 0 aluop_i, 

shiftout INTERNAL Reg, Dependency: 0 rst, 0 reg2_i, 0 reg1_i, 0 aluop_i, 

arithout INTERNAL Reg, Dependency: 0 rst, 0 reg1_i, 0 reg2_i, 0 aluop_i, 

ramout INTERNAL Reg, Dependency: 0 rst, 0 reg2_i, 0 aluop_i, 

rst INPUT Wire, Dependency: 

aluop_i INPUT Wire, Comment: in_signal, Dependency: 

alusel_i INPUT Wire, Comment: in_signal, Dependency: 

reg1_i INPUT Wire, Comment: in_signal, Dependency: 

reg2_i INPUT Wire, Comment: in_signal, Dependency: 

wd_i INPUT Wire, Comment: in_signal, Dependency: 

wreg_i INPUT Wire, Comment: in_signal, Dependency: 

link_addr_i INPUT Wire, Comment: in_signal, Dependency: 

is_in_delayslot INPUT Wire, Comment: in_signal, Dependency: 

ram_offset_i INPUT Wire, Dependency: 

wd_o OUTPUT Reg, Dependency: 0 wd_i, 

wreg_o OUTPUT Reg, Dependency: 0 wreg_i, 

wdata_o OUTPUT Reg, Dependency: 0 logicout, 0 alusel_i, 0 shiftout, 0 arithout, 0 link_addr_i, 0 ramout, 

aluop_o OUTPUT Reg, Dependency: 0 aluop_i, 

ram_addr_o OUTPUT Reg, Dependency: 0 ram_offset_i, 0 reg1_i, 0 alusel_i, 

INFO> ex_mem signal list:
clk INPUT Wire, Comment: clock, Dependency: 

rst INPUT Wire, Comment: reset, Dependency: 

ex_wd INPUT Wire, Dependency: 

ex_wreg INPUT Wire, Dependency: 

ex_wdata INPUT Wire, Dependency: 

ex_alu_op INPUT Wire, Dependency: 

ex_ram_addr INPUT Wire, Dependency: 

mem_stall INPUT Wire, Dependency: 

mem_wd OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 ex_wd, 

mem_wreg OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 ex_wreg, 

mem_wdata OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 ex_wdata, 

mem_alu_op OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 ex_alu_op, 

mem_ram_addr OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 ex_ram_addr, 

INFO> mem signal list:
data_to_write INTERNAL Reg, Dependency: 0 rst, 0 alu_op_i, 0 wdata_i, 0 ram_addr_i, 

rst INPUT Wire, Dependency: 

wd_i INPUT Wire, Comment: in_signal, Dependency: 

wreg_i INPUT Wire, Comment: in_signal, Dependency: 

wdata_i INPUT Wire, Comment: in_signal, Dependency: 

alu_op_i INPUT Wire, Comment: in_signal, Dependency: 

ram_addr_i INPUT Wire, Comment: in_signal, Dependency: 

wd_o OUTPUT Reg, Dependency: 0 rst, 0 wd_i, 

wreg_o OUTPUT Reg, Dependency: 0 rst, 0 wreg_i, 

wdata_o OUTPUT Reg, Dependency: 0 rst, 0 wdata_i, 0 ram_data_i, 0 alu_op_i, 0 ram_addr_i, 

ram_data_i INPUT Wire, Dependency: 0 data_to_write, 0 ram_oe_o, 

ram_addr_o OUTPUT Reg, Dependency: 0 ram_addr_i, 0 rst, 0 alu_op_i, 

ram_be_o OUTPUT Reg, Dependency: 0 rst, 0 alu_op_i, 0 ram_addr_i, 

ram_we_o OUTPUT Reg, Dependency: 0 rst, 0 alu_op_i, 

ram_oe_o OUTPUT Reg, Dependency: 0 rst, 0 alu_op_i, 

INFO> mem_wb signal list:
clk INPUT Wire, Comment: clock, Dependency: 

rst INPUT Wire, Comment: reset, Dependency: 

mem_wd INPUT Wire, Dependency: 

mem_wreg INPUT Wire, Dependency: 

mem_wdata INPUT Wire, Dependency: 

wb_stall INPUT Wire, Dependency: 

wb_wd OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 mem_wd, 

wb_wreg OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 mem_wreg, 

wb_wdata OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 mem_wdata, 

INFO> cpu signal list:
pc INTERNAL Wire, Dependency: 

id_pc_i INTERNAL Wire, Dependency: 

id_inst_i INTERNAL Wire, Dependency: 

if_pc_ce_o INTERNAL Wire, Dependency: 

id_aluop_o INTERNAL Wire, Dependency: 

id_alusel_o INTERNAL Wire, Dependency: 

id_reg1_o INTERNAL Wire, Dependency: 

id_reg2_o INTERNAL Wire, Dependency: 

id_wreg_o INTERNAL Wire, Dependency: 

id_wd_o INTERNAL Wire, Dependency: 

id_is_in_delayslot INTERNAL Wire, Dependency: 

id_link_addr INTERNAL Wire, Dependency: 

id_ram_offset INTERNAL Wire, Dependency: 

id_next_inst_in_delayslot INTERNAL Wire, Dependency: 

ex_aluop_i INTERNAL Wire, Dependency: 

ex_alusel_i INTERNAL Wire, Dependency: 

ex_reg1_i INTERNAL Wire, Dependency: 

ex_reg2_i INTERNAL Wire, Dependency: 

ex_wreg_i INTERNAL Wire, Dependency: 

ex_wd_i INTERNAL Wire, Dependency: 

ex_is_in_delayslot INTERNAL Wire, Dependency: 

ex_link_addr INTERNAL Wire, Dependency: 

ex_ram_offset INTERNAL Wire, Dependency: 

ex_wreg_o INTERNAL Wire, Dependency: 

ex_wd_o INTERNAL Wire, Dependency: 

ex_wdata_o INTERNAL Wire, Dependency: 

ex_aluop_o INTERNAL Wire, Dependency: 

ex_ram_addr_o INTERNAL Wire, Dependency: 

mem_wreg_i INTERNAL Wire, Dependency: 

mem_wd_i INTERNAL Wire, Dependency: 

mem_wdata_i INTERNAL Wire, Dependency: 

mem_alu_op_i INTERNAL Wire, Dependency: 

mem_ram_addr_i INTERNAL Wire, Dependency: 

mem_wreg_o INTERNAL Wire, Dependency: 

mem_wd_o INTERNAL Wire, Dependency: 

mem_wdata_o INTERNAL Wire, Dependency: 

wb_wreg_i INTERNAL Wire, Dependency: 

wb_wd_i INTERNAL Wire, Dependency: 

wb_wdata_i INTERNAL Wire, Dependency: 

reg1_read INTERNAL Wire, Dependency: 

reg2_read INTERNAL Wire, Dependency: 

reg1_data INTERNAL Wire, Dependency: 

reg2_data INTERNAL Wire, Dependency: 

reg1_addr INTERNAL Wire, Dependency: 

reg2_addr INTERNAL Wire, Dependency: 

branch_target_addr INTERNAL Wire, Dependency: 

branch_flag INTERNAL Wire, Dependency: 

id_back_is_in_delayslot INTERNAL Wire, Dependency: 

id_pre_aluop_oi INTERNAL Wire, Dependency: 

id_reg1_read_oi INTERNAL Wire, Dependency: 

id_reg1_addr_oi INTERNAL Wire, Dependency: 

id_reg2_read_oi INTERNAL Wire, Dependency: 

id_reg2_addr_oi INTERNAL Wire, Dependency: 

id_wreg_oi INTERNAL Wire, Dependency: 

id_wd_oi INTERNAL Wire, Dependency: 

id_stall_req_o INTERNAL Wire, Dependency: 

pc_stall_i INTERNAL Wire, Dependency: 

if_stall_i INTERNAL Wire, Dependency: 

id_stall_i INTERNAL Wire, Dependency: 

ex_stall_i INTERNAL Wire, Dependency: 

mem_stall_i INTERNAL Wire, Dependency: 

wb_stall_i INTERNAL Wire, Dependency: 

mem_ram_addr_o INTERNAL Wire, Dependency: 

mem_ram_we_o INTERNAL Wire, Dependency: 

clk INPUT Wire, Dependency: 

rst INPUT Wire, Dependency: 

pc_data_i INPUT Wire, Dependency: 

pc_addr_o OUTPUT Wire, Dependency: 0 pc, 

ram_data_i INPUT Wire, Dependency: 

ram_addr_o OUTPUT Wire, Dependency: 0 mem_ram_addr_o, 

ram_be_o OUTPUT Wire, Dependency: 

ram_we_o OUTPUT Wire, Dependency: 0 clk, 0 mem_ram_we_o, 

ram_oe_o OUTPUT Wire, Dependency: 

INFO> can't solve module pc_reg
INFO> can't solve module regfile
INFO> can't solve module ctrl
INFO> start analysing pipeline structure
this
INFO>id.pc_i has right dependency
INFO>id.inst_i has right dependency
INFO>id.is_in_delayslot_i has right dependency
INFO>id.pre_aluop has right dependency
INFO>id.pre_reg1_read has right dependency
INFO>id.pre_reg1_addr has right dependency
INFO>id.pre_reg2_read has right dependency
INFO>id.pre_reg2_addr has right dependency
INFO>id.pre_wreg has right dependency
INFO>id.pre_wd has right dependency
INFO>ex.aluop_i has right dependency
INFO>ex.alusel_i has right dependency
INFO>ex.reg1_i has right dependency
INFO>ex.reg2_i has right dependency
INFO>ex.wd_i has right dependency
INFO>ex.wreg_i has right dependency
INFO>ex.link_addr_i has right dependency
INFO>ex.is_in_delayslot has right dependency
INFO>mem.wd_i has right dependency
INFO>mem.wreg_i has right dependency
INFO>mem.wdata_i has right dependency
INFO>mem.alu_op_i has right dependency
INFO>mem.ram_addr_i has right dependency
leaf node : this.if_id
INFO>if_id.id_pc has right dependency
INFO>if_id.id_inst has right dependency
leaf node : this.id
INFO>id_ex.ex_aluop has right dependency
INFO>id_ex.ex_alusel has right dependency
INFO>id_ex.ex_reg1 has right dependency
INFO>id_ex.ex_reg2 has right dependency
INFO>id_ex.ex_wd has right dependency
INFO>id_ex.ex_wreg has right dependency
INFO>id_ex.ex_is_in_delayslot has right dependency
INFO>id_ex.ex_link_addr has right dependency
INFO>id_ex.ex_ram_offset has right dependency
INFO>id_ex.is_in_delayslot_o has right dependency
INFO>id_ex.pre_aluop has right dependency
INFO>id_ex.pre_reg1_read has right dependency
INFO>id_ex.pre_reg1_addr has right dependency
INFO>id_ex.pre_reg2_read has right dependency
INFO>id_ex.pre_reg2_addr has right dependency
INFO>id_ex.pre_wreg has right dependency
INFO>id_ex.pre_wd has right dependency
leaf node : this.ex
INFO>ex_mem.mem_wd has right dependency
INFO>ex_mem.mem_wreg has right dependency
INFO>ex_mem.mem_wdata has right dependency
INFO>ex_mem.mem_alu_op has right dependency
INFO>ex_mem.mem_ram_addr has right dependency
leaf node : this.mem
INFO>mem_wb.wb_wd has right dependency
INFO>mem_wb.wb_wreg has right dependency
INFO>mem_wb.wb_wdata has right dependency
INFO> start check verilog syntaxs
INFO> start check verilog signal assignment
INFO> Pass signal assignment check 
INFO> start check verilog sequential assignment
INFO> Pass sequential trigger check 
INFO> start check verilog condition case statement syntaxs
INFO> Pass condition case statement check

Process finished with exit code 0

