
GEN Charger Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000101bc  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b7c  08010348  08010348  00020348  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010ec4  08010ec4  00030234  2**0
                  CONTENTS
  4 .ARM          00000008  08010ec4  08010ec4  00020ec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010ecc  08010ecc  00030234  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010ecc  08010ecc  00020ecc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010ed0  08010ed0  00020ed0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000234  20000000  08010ed4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003cec  20000234  08011108  00030234  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003f20  08011108  00033f20  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00030234  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002126d  00000000  00000000  0003025d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003aad  00000000  00000000  000514ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001408  00000000  00000000  00054f78  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001248  00000000  00000000  00056380  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021ed6  00000000  00000000  000575c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00014e01  00000000  00000000  0007949e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c3d8e  00000000  00000000  0008e29f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015202d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005fdc  00000000  00000000  001520a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000234 	.word	0x20000234
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0801032c 	.word	0x0801032c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000238 	.word	0x20000238
 80001c4:	0801032c 	.word	0x0801032c

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <strlen>:
 80001dc:	4603      	mov	r3, r0
 80001de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e2:	2a00      	cmp	r2, #0
 80001e4:	d1fb      	bne.n	80001de <strlen+0x2>
 80001e6:	1a18      	subs	r0, r3, r0
 80001e8:	3801      	subs	r0, #1
 80001ea:	4770      	bx	lr

080001ec <__aeabi_drsub>:
 80001ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f0:	e002      	b.n	80001f8 <__adddf3>
 80001f2:	bf00      	nop

080001f4 <__aeabi_dsub>:
 80001f4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001f8 <__adddf3>:
 80001f8:	b530      	push	{r4, r5, lr}
 80001fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000202:	ea94 0f05 	teq	r4, r5
 8000206:	bf08      	it	eq
 8000208:	ea90 0f02 	teqeq	r0, r2
 800020c:	bf1f      	itttt	ne
 800020e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000212:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000216:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021e:	f000 80e2 	beq.w	80003e6 <__adddf3+0x1ee>
 8000222:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000226:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022a:	bfb8      	it	lt
 800022c:	426d      	neglt	r5, r5
 800022e:	dd0c      	ble.n	800024a <__adddf3+0x52>
 8000230:	442c      	add	r4, r5
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	ea82 0000 	eor.w	r0, r2, r0
 800023e:	ea83 0101 	eor.w	r1, r3, r1
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	2d36      	cmp	r5, #54	; 0x36
 800024c:	bf88      	it	hi
 800024e:	bd30      	pophi	{r4, r5, pc}
 8000250:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000254:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000258:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800025c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x70>
 8000262:	4240      	negs	r0, r0
 8000264:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000268:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800026c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000270:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x84>
 8000276:	4252      	negs	r2, r2
 8000278:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800027c:	ea94 0f05 	teq	r4, r5
 8000280:	f000 80a7 	beq.w	80003d2 <__adddf3+0x1da>
 8000284:	f1a4 0401 	sub.w	r4, r4, #1
 8000288:	f1d5 0e20 	rsbs	lr, r5, #32
 800028c:	db0d      	blt.n	80002aa <__adddf3+0xb2>
 800028e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000292:	fa22 f205 	lsr.w	r2, r2, r5
 8000296:	1880      	adds	r0, r0, r2
 8000298:	f141 0100 	adc.w	r1, r1, #0
 800029c:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a0:	1880      	adds	r0, r0, r2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	4159      	adcs	r1, r3
 80002a8:	e00e      	b.n	80002c8 <__adddf3+0xd0>
 80002aa:	f1a5 0520 	sub.w	r5, r5, #32
 80002ae:	f10e 0e20 	add.w	lr, lr, #32
 80002b2:	2a01      	cmp	r2, #1
 80002b4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b8:	bf28      	it	cs
 80002ba:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	18c0      	adds	r0, r0, r3
 80002c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002cc:	d507      	bpl.n	80002de <__adddf3+0xe6>
 80002ce:	f04f 0e00 	mov.w	lr, #0
 80002d2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002da:	eb6e 0101 	sbc.w	r1, lr, r1
 80002de:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e2:	d31b      	bcc.n	800031c <__adddf3+0x124>
 80002e4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002e8:	d30c      	bcc.n	8000304 <__adddf3+0x10c>
 80002ea:	0849      	lsrs	r1, r1, #1
 80002ec:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f4:	f104 0401 	add.w	r4, r4, #1
 80002f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002fc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000300:	f080 809a 	bcs.w	8000438 <__adddf3+0x240>
 8000304:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000308:	bf08      	it	eq
 800030a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030e:	f150 0000 	adcs.w	r0, r0, #0
 8000312:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000316:	ea41 0105 	orr.w	r1, r1, r5
 800031a:	bd30      	pop	{r4, r5, pc}
 800031c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000320:	4140      	adcs	r0, r0
 8000322:	eb41 0101 	adc.w	r1, r1, r1
 8000326:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032a:	f1a4 0401 	sub.w	r4, r4, #1
 800032e:	d1e9      	bne.n	8000304 <__adddf3+0x10c>
 8000330:	f091 0f00 	teq	r1, #0
 8000334:	bf04      	itt	eq
 8000336:	4601      	moveq	r1, r0
 8000338:	2000      	moveq	r0, #0
 800033a:	fab1 f381 	clz	r3, r1
 800033e:	bf08      	it	eq
 8000340:	3320      	addeq	r3, #32
 8000342:	f1a3 030b 	sub.w	r3, r3, #11
 8000346:	f1b3 0220 	subs.w	r2, r3, #32
 800034a:	da0c      	bge.n	8000366 <__adddf3+0x16e>
 800034c:	320c      	adds	r2, #12
 800034e:	dd08      	ble.n	8000362 <__adddf3+0x16a>
 8000350:	f102 0c14 	add.w	ip, r2, #20
 8000354:	f1c2 020c 	rsb	r2, r2, #12
 8000358:	fa01 f00c 	lsl.w	r0, r1, ip
 800035c:	fa21 f102 	lsr.w	r1, r1, r2
 8000360:	e00c      	b.n	800037c <__adddf3+0x184>
 8000362:	f102 0214 	add.w	r2, r2, #20
 8000366:	bfd8      	it	le
 8000368:	f1c2 0c20 	rsble	ip, r2, #32
 800036c:	fa01 f102 	lsl.w	r1, r1, r2
 8000370:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000374:	bfdc      	itt	le
 8000376:	ea41 010c 	orrle.w	r1, r1, ip
 800037a:	4090      	lslle	r0, r2
 800037c:	1ae4      	subs	r4, r4, r3
 800037e:	bfa2      	ittt	ge
 8000380:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000384:	4329      	orrge	r1, r5
 8000386:	bd30      	popge	{r4, r5, pc}
 8000388:	ea6f 0404 	mvn.w	r4, r4
 800038c:	3c1f      	subs	r4, #31
 800038e:	da1c      	bge.n	80003ca <__adddf3+0x1d2>
 8000390:	340c      	adds	r4, #12
 8000392:	dc0e      	bgt.n	80003b2 <__adddf3+0x1ba>
 8000394:	f104 0414 	add.w	r4, r4, #20
 8000398:	f1c4 0220 	rsb	r2, r4, #32
 800039c:	fa20 f004 	lsr.w	r0, r0, r4
 80003a0:	fa01 f302 	lsl.w	r3, r1, r2
 80003a4:	ea40 0003 	orr.w	r0, r0, r3
 80003a8:	fa21 f304 	lsr.w	r3, r1, r4
 80003ac:	ea45 0103 	orr.w	r1, r5, r3
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	f1c4 040c 	rsb	r4, r4, #12
 80003b6:	f1c4 0220 	rsb	r2, r4, #32
 80003ba:	fa20 f002 	lsr.w	r0, r0, r2
 80003be:	fa01 f304 	lsl.w	r3, r1, r4
 80003c2:	ea40 0003 	orr.w	r0, r0, r3
 80003c6:	4629      	mov	r1, r5
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	fa21 f004 	lsr.w	r0, r1, r4
 80003ce:	4629      	mov	r1, r5
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	f094 0f00 	teq	r4, #0
 80003d6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003da:	bf06      	itte	eq
 80003dc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e0:	3401      	addeq	r4, #1
 80003e2:	3d01      	subne	r5, #1
 80003e4:	e74e      	b.n	8000284 <__adddf3+0x8c>
 80003e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ea:	bf18      	it	ne
 80003ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f0:	d029      	beq.n	8000446 <__adddf3+0x24e>
 80003f2:	ea94 0f05 	teq	r4, r5
 80003f6:	bf08      	it	eq
 80003f8:	ea90 0f02 	teqeq	r0, r2
 80003fc:	d005      	beq.n	800040a <__adddf3+0x212>
 80003fe:	ea54 0c00 	orrs.w	ip, r4, r0
 8000402:	bf04      	itt	eq
 8000404:	4619      	moveq	r1, r3
 8000406:	4610      	moveq	r0, r2
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	ea91 0f03 	teq	r1, r3
 800040e:	bf1e      	ittt	ne
 8000410:	2100      	movne	r1, #0
 8000412:	2000      	movne	r0, #0
 8000414:	bd30      	popne	{r4, r5, pc}
 8000416:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041a:	d105      	bne.n	8000428 <__adddf3+0x230>
 800041c:	0040      	lsls	r0, r0, #1
 800041e:	4149      	adcs	r1, r1
 8000420:	bf28      	it	cs
 8000422:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000426:	bd30      	pop	{r4, r5, pc}
 8000428:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800042c:	bf3c      	itt	cc
 800042e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000432:	bd30      	popcc	{r4, r5, pc}
 8000434:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000438:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800043c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000440:	f04f 0000 	mov.w	r0, #0
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044a:	bf1a      	itte	ne
 800044c:	4619      	movne	r1, r3
 800044e:	4610      	movne	r0, r2
 8000450:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000454:	bf1c      	itt	ne
 8000456:	460b      	movne	r3, r1
 8000458:	4602      	movne	r2, r0
 800045a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045e:	bf06      	itte	eq
 8000460:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000464:	ea91 0f03 	teqeq	r1, r3
 8000468:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	bf00      	nop

08000470 <__aeabi_ui2d>:
 8000470:	f090 0f00 	teq	r0, #0
 8000474:	bf04      	itt	eq
 8000476:	2100      	moveq	r1, #0
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000480:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000484:	f04f 0500 	mov.w	r5, #0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e750      	b.n	8000330 <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_i2d>:
 8000490:	f090 0f00 	teq	r0, #0
 8000494:	bf04      	itt	eq
 8000496:	2100      	moveq	r1, #0
 8000498:	4770      	bxeq	lr
 800049a:	b530      	push	{r4, r5, lr}
 800049c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004a8:	bf48      	it	mi
 80004aa:	4240      	negmi	r0, r0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e73e      	b.n	8000330 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_f2d>:
 80004b4:	0042      	lsls	r2, r0, #1
 80004b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80004be:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c2:	bf1f      	itttt	ne
 80004c4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004cc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d0:	4770      	bxne	lr
 80004d2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004d6:	bf08      	it	eq
 80004d8:	4770      	bxeq	lr
 80004da:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004de:	bf04      	itt	eq
 80004e0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f4:	e71c      	b.n	8000330 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_ul2d>:
 80004f8:	ea50 0201 	orrs.w	r2, r0, r1
 80004fc:	bf08      	it	eq
 80004fe:	4770      	bxeq	lr
 8000500:	b530      	push	{r4, r5, lr}
 8000502:	f04f 0500 	mov.w	r5, #0
 8000506:	e00a      	b.n	800051e <__aeabi_l2d+0x16>

08000508 <__aeabi_l2d>:
 8000508:	ea50 0201 	orrs.w	r2, r0, r1
 800050c:	bf08      	it	eq
 800050e:	4770      	bxeq	lr
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000516:	d502      	bpl.n	800051e <__aeabi_l2d+0x16>
 8000518:	4240      	negs	r0, r0
 800051a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800051e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000522:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000526:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052a:	f43f aed8 	beq.w	80002de <__adddf3+0xe6>
 800052e:	f04f 0203 	mov.w	r2, #3
 8000532:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000536:	bf18      	it	ne
 8000538:	3203      	addne	r2, #3
 800053a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053e:	bf18      	it	ne
 8000540:	3203      	addne	r2, #3
 8000542:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000546:	f1c2 0320 	rsb	r3, r2, #32
 800054a:	fa00 fc03 	lsl.w	ip, r0, r3
 800054e:	fa20 f002 	lsr.w	r0, r0, r2
 8000552:	fa01 fe03 	lsl.w	lr, r1, r3
 8000556:	ea40 000e 	orr.w	r0, r0, lr
 800055a:	fa21 f102 	lsr.w	r1, r1, r2
 800055e:	4414      	add	r4, r2
 8000560:	e6bd      	b.n	80002de <__adddf3+0xe6>
 8000562:	bf00      	nop

08000564 <__aeabi_dmul>:
 8000564:	b570      	push	{r4, r5, r6, lr}
 8000566:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800056a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800056e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000572:	bf1d      	ittte	ne
 8000574:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000578:	ea94 0f0c 	teqne	r4, ip
 800057c:	ea95 0f0c 	teqne	r5, ip
 8000580:	f000 f8de 	bleq	8000740 <__aeabi_dmul+0x1dc>
 8000584:	442c      	add	r4, r5
 8000586:	ea81 0603 	eor.w	r6, r1, r3
 800058a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800058e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000592:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000596:	bf18      	it	ne
 8000598:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a4:	d038      	beq.n	8000618 <__aeabi_dmul+0xb4>
 80005a6:	fba0 ce02 	umull	ip, lr, r0, r2
 80005aa:	f04f 0500 	mov.w	r5, #0
 80005ae:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005b6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ba:	f04f 0600 	mov.w	r6, #0
 80005be:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c2:	f09c 0f00 	teq	ip, #0
 80005c6:	bf18      	it	ne
 80005c8:	f04e 0e01 	orrne.w	lr, lr, #1
 80005cc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005d8:	d204      	bcs.n	80005e4 <__aeabi_dmul+0x80>
 80005da:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005de:	416d      	adcs	r5, r5
 80005e0:	eb46 0606 	adc.w	r6, r6, r6
 80005e4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005ec:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005fc:	bf88      	it	hi
 80005fe:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000602:	d81e      	bhi.n	8000642 <__aeabi_dmul+0xde>
 8000604:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000608:	bf08      	it	eq
 800060a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800060e:	f150 0000 	adcs.w	r0, r0, #0
 8000612:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000616:	bd70      	pop	{r4, r5, r6, pc}
 8000618:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800061c:	ea46 0101 	orr.w	r1, r6, r1
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	ea81 0103 	eor.w	r1, r1, r3
 8000628:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800062c:	bfc2      	ittt	gt
 800062e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000632:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000636:	bd70      	popgt	{r4, r5, r6, pc}
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f04f 0e00 	mov.w	lr, #0
 8000640:	3c01      	subs	r4, #1
 8000642:	f300 80ab 	bgt.w	800079c <__aeabi_dmul+0x238>
 8000646:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800064a:	bfde      	ittt	le
 800064c:	2000      	movle	r0, #0
 800064e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000652:	bd70      	pople	{r4, r5, r6, pc}
 8000654:	f1c4 0400 	rsb	r4, r4, #0
 8000658:	3c20      	subs	r4, #32
 800065a:	da35      	bge.n	80006c8 <__aeabi_dmul+0x164>
 800065c:	340c      	adds	r4, #12
 800065e:	dc1b      	bgt.n	8000698 <__aeabi_dmul+0x134>
 8000660:	f104 0414 	add.w	r4, r4, #20
 8000664:	f1c4 0520 	rsb	r5, r4, #32
 8000668:	fa00 f305 	lsl.w	r3, r0, r5
 800066c:	fa20 f004 	lsr.w	r0, r0, r4
 8000670:	fa01 f205 	lsl.w	r2, r1, r5
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800067c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000680:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000684:	fa21 f604 	lsr.w	r6, r1, r4
 8000688:	eb42 0106 	adc.w	r1, r2, r6
 800068c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000690:	bf08      	it	eq
 8000692:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000696:	bd70      	pop	{r4, r5, r6, pc}
 8000698:	f1c4 040c 	rsb	r4, r4, #12
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f304 	lsl.w	r3, r0, r4
 80006a4:	fa20 f005 	lsr.w	r0, r0, r5
 80006a8:	fa01 f204 	lsl.w	r2, r1, r4
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	f141 0100 	adc.w	r1, r1, #0
 80006bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c0:	bf08      	it	eq
 80006c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c6:	bd70      	pop	{r4, r5, r6, pc}
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f205 	lsl.w	r2, r0, r5
 80006d0:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d4:	fa20 f304 	lsr.w	r3, r0, r4
 80006d8:	fa01 f205 	lsl.w	r2, r1, r5
 80006dc:	ea43 0302 	orr.w	r3, r3, r2
 80006e0:	fa21 f004 	lsr.w	r0, r1, r4
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	fa21 f204 	lsr.w	r2, r1, r4
 80006ec:	ea20 0002 	bic.w	r0, r0, r2
 80006f0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f8:	bf08      	it	eq
 80006fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fe:	bd70      	pop	{r4, r5, r6, pc}
 8000700:	f094 0f00 	teq	r4, #0
 8000704:	d10f      	bne.n	8000726 <__aeabi_dmul+0x1c2>
 8000706:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800070a:	0040      	lsls	r0, r0, #1
 800070c:	eb41 0101 	adc.w	r1, r1, r1
 8000710:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000714:	bf08      	it	eq
 8000716:	3c01      	subeq	r4, #1
 8000718:	d0f7      	beq.n	800070a <__aeabi_dmul+0x1a6>
 800071a:	ea41 0106 	orr.w	r1, r1, r6
 800071e:	f095 0f00 	teq	r5, #0
 8000722:	bf18      	it	ne
 8000724:	4770      	bxne	lr
 8000726:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800072a:	0052      	lsls	r2, r2, #1
 800072c:	eb43 0303 	adc.w	r3, r3, r3
 8000730:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000734:	bf08      	it	eq
 8000736:	3d01      	subeq	r5, #1
 8000738:	d0f7      	beq.n	800072a <__aeabi_dmul+0x1c6>
 800073a:	ea43 0306 	orr.w	r3, r3, r6
 800073e:	4770      	bx	lr
 8000740:	ea94 0f0c 	teq	r4, ip
 8000744:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000748:	bf18      	it	ne
 800074a:	ea95 0f0c 	teqne	r5, ip
 800074e:	d00c      	beq.n	800076a <__aeabi_dmul+0x206>
 8000750:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000754:	bf18      	it	ne
 8000756:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075a:	d1d1      	bne.n	8000700 <__aeabi_dmul+0x19c>
 800075c:	ea81 0103 	eor.w	r1, r1, r3
 8000760:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000764:	f04f 0000 	mov.w	r0, #0
 8000768:	bd70      	pop	{r4, r5, r6, pc}
 800076a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800076e:	bf06      	itte	eq
 8000770:	4610      	moveq	r0, r2
 8000772:	4619      	moveq	r1, r3
 8000774:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000778:	d019      	beq.n	80007ae <__aeabi_dmul+0x24a>
 800077a:	ea94 0f0c 	teq	r4, ip
 800077e:	d102      	bne.n	8000786 <__aeabi_dmul+0x222>
 8000780:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000784:	d113      	bne.n	80007ae <__aeabi_dmul+0x24a>
 8000786:	ea95 0f0c 	teq	r5, ip
 800078a:	d105      	bne.n	8000798 <__aeabi_dmul+0x234>
 800078c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000790:	bf1c      	itt	ne
 8000792:	4610      	movne	r0, r2
 8000794:	4619      	movne	r1, r3
 8000796:	d10a      	bne.n	80007ae <__aeabi_dmul+0x24a>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007b6:	bd70      	pop	{r4, r5, r6, pc}

080007b8 <__aeabi_ddiv>:
 80007b8:	b570      	push	{r4, r5, r6, lr}
 80007ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007c6:	bf1d      	ittte	ne
 80007c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007cc:	ea94 0f0c 	teqne	r4, ip
 80007d0:	ea95 0f0c 	teqne	r5, ip
 80007d4:	f000 f8a7 	bleq	8000926 <__aeabi_ddiv+0x16e>
 80007d8:	eba4 0405 	sub.w	r4, r4, r5
 80007dc:	ea81 0e03 	eor.w	lr, r1, r3
 80007e0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e8:	f000 8088 	beq.w	80008fc <__aeabi_ddiv+0x144>
 80007ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007fc:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000800:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000804:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000808:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800080c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000810:	429d      	cmp	r5, r3
 8000812:	bf08      	it	eq
 8000814:	4296      	cmpeq	r6, r2
 8000816:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800081a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800081e:	d202      	bcs.n	8000826 <__aeabi_ddiv+0x6e>
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	1ab6      	subs	r6, r6, r2
 8000828:	eb65 0503 	sbc.w	r5, r5, r3
 800082c:	085b      	lsrs	r3, r3, #1
 800082e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000832:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000836:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800083a:	ebb6 0e02 	subs.w	lr, r6, r2
 800083e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000842:	bf22      	ittt	cs
 8000844:	1ab6      	subcs	r6, r6, r2
 8000846:	4675      	movcs	r5, lr
 8000848:	ea40 000c 	orrcs.w	r0, r0, ip
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	ebb6 0e02 	subs.w	lr, r6, r2
 8000856:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085a:	bf22      	ittt	cs
 800085c:	1ab6      	subcs	r6, r6, r2
 800085e:	4675      	movcs	r5, lr
 8000860:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	ebb6 0e02 	subs.w	lr, r6, r2
 800086e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000872:	bf22      	ittt	cs
 8000874:	1ab6      	subcs	r6, r6, r2
 8000876:	4675      	movcs	r5, lr
 8000878:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800087c:	085b      	lsrs	r3, r3, #1
 800087e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000882:	ebb6 0e02 	subs.w	lr, r6, r2
 8000886:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088a:	bf22      	ittt	cs
 800088c:	1ab6      	subcs	r6, r6, r2
 800088e:	4675      	movcs	r5, lr
 8000890:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000894:	ea55 0e06 	orrs.w	lr, r5, r6
 8000898:	d018      	beq.n	80008cc <__aeabi_ddiv+0x114>
 800089a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800089e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008a6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008aa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ae:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008b6:	d1c0      	bne.n	800083a <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	d10b      	bne.n	80008d6 <__aeabi_ddiv+0x11e>
 80008be:	ea41 0100 	orr.w	r1, r1, r0
 80008c2:	f04f 0000 	mov.w	r0, #0
 80008c6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ca:	e7b6      	b.n	800083a <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d0:	bf04      	itt	eq
 80008d2:	4301      	orreq	r1, r0
 80008d4:	2000      	moveq	r0, #0
 80008d6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008da:	bf88      	it	hi
 80008dc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e0:	f63f aeaf 	bhi.w	8000642 <__aeabi_dmul+0xde>
 80008e4:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e8:	bf04      	itt	eq
 80008ea:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f2:	f150 0000 	adcs.w	r0, r0, #0
 80008f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fa:	bd70      	pop	{r4, r5, r6, pc}
 80008fc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000900:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000904:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000908:	bfc2      	ittt	gt
 800090a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800090e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000912:	bd70      	popgt	{r4, r5, r6, pc}
 8000914:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000918:	f04f 0e00 	mov.w	lr, #0
 800091c:	3c01      	subs	r4, #1
 800091e:	e690      	b.n	8000642 <__aeabi_dmul+0xde>
 8000920:	ea45 0e06 	orr.w	lr, r5, r6
 8000924:	e68d      	b.n	8000642 <__aeabi_dmul+0xde>
 8000926:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092a:	ea94 0f0c 	teq	r4, ip
 800092e:	bf08      	it	eq
 8000930:	ea95 0f0c 	teqeq	r5, ip
 8000934:	f43f af3b 	beq.w	80007ae <__aeabi_dmul+0x24a>
 8000938:	ea94 0f0c 	teq	r4, ip
 800093c:	d10a      	bne.n	8000954 <__aeabi_ddiv+0x19c>
 800093e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000942:	f47f af34 	bne.w	80007ae <__aeabi_dmul+0x24a>
 8000946:	ea95 0f0c 	teq	r5, ip
 800094a:	f47f af25 	bne.w	8000798 <__aeabi_dmul+0x234>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e72c      	b.n	80007ae <__aeabi_dmul+0x24a>
 8000954:	ea95 0f0c 	teq	r5, ip
 8000958:	d106      	bne.n	8000968 <__aeabi_ddiv+0x1b0>
 800095a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800095e:	f43f aefd 	beq.w	800075c <__aeabi_dmul+0x1f8>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e722      	b.n	80007ae <__aeabi_dmul+0x24a>
 8000968:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800096c:	bf18      	it	ne
 800096e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000972:	f47f aec5 	bne.w	8000700 <__aeabi_dmul+0x19c>
 8000976:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097a:	f47f af0d 	bne.w	8000798 <__aeabi_dmul+0x234>
 800097e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000982:	f47f aeeb 	bne.w	800075c <__aeabi_dmul+0x1f8>
 8000986:	e712      	b.n	80007ae <__aeabi_dmul+0x24a>

08000988 <__gedf2>:
 8000988:	f04f 3cff 	mov.w	ip, #4294967295
 800098c:	e006      	b.n	800099c <__cmpdf2+0x4>
 800098e:	bf00      	nop

08000990 <__ledf2>:
 8000990:	f04f 0c01 	mov.w	ip, #1
 8000994:	e002      	b.n	800099c <__cmpdf2+0x4>
 8000996:	bf00      	nop

08000998 <__cmpdf2>:
 8000998:	f04f 0c01 	mov.w	ip, #1
 800099c:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ac:	bf18      	it	ne
 80009ae:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009b2:	d01b      	beq.n	80009ec <__cmpdf2+0x54>
 80009b4:	b001      	add	sp, #4
 80009b6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ba:	bf0c      	ite	eq
 80009bc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c0:	ea91 0f03 	teqne	r1, r3
 80009c4:	bf02      	ittt	eq
 80009c6:	ea90 0f02 	teqeq	r0, r2
 80009ca:	2000      	moveq	r0, #0
 80009cc:	4770      	bxeq	lr
 80009ce:	f110 0f00 	cmn.w	r0, #0
 80009d2:	ea91 0f03 	teq	r1, r3
 80009d6:	bf58      	it	pl
 80009d8:	4299      	cmppl	r1, r3
 80009da:	bf08      	it	eq
 80009dc:	4290      	cmpeq	r0, r2
 80009de:	bf2c      	ite	cs
 80009e0:	17d8      	asrcs	r0, r3, #31
 80009e2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009e6:	f040 0001 	orr.w	r0, r0, #1
 80009ea:	4770      	bx	lr
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	d102      	bne.n	80009fc <__cmpdf2+0x64>
 80009f6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009fa:	d107      	bne.n	8000a0c <__cmpdf2+0x74>
 80009fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d1d6      	bne.n	80009b4 <__cmpdf2+0x1c>
 8000a06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a0a:	d0d3      	beq.n	80009b4 <__cmpdf2+0x1c>
 8000a0c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop

08000a14 <__aeabi_cdrcmple>:
 8000a14:	4684      	mov	ip, r0
 8000a16:	4610      	mov	r0, r2
 8000a18:	4662      	mov	r2, ip
 8000a1a:	468c      	mov	ip, r1
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4663      	mov	r3, ip
 8000a20:	e000      	b.n	8000a24 <__aeabi_cdcmpeq>
 8000a22:	bf00      	nop

08000a24 <__aeabi_cdcmpeq>:
 8000a24:	b501      	push	{r0, lr}
 8000a26:	f7ff ffb7 	bl	8000998 <__cmpdf2>
 8000a2a:	2800      	cmp	r0, #0
 8000a2c:	bf48      	it	mi
 8000a2e:	f110 0f00 	cmnmi.w	r0, #0
 8000a32:	bd01      	pop	{r0, pc}

08000a34 <__aeabi_dcmpeq>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff fff4 	bl	8000a24 <__aeabi_cdcmpeq>
 8000a3c:	bf0c      	ite	eq
 8000a3e:	2001      	moveq	r0, #1
 8000a40:	2000      	movne	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmplt>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffea 	bl	8000a24 <__aeabi_cdcmpeq>
 8000a50:	bf34      	ite	cc
 8000a52:	2001      	movcc	r0, #1
 8000a54:	2000      	movcs	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmple>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffe0 	bl	8000a24 <__aeabi_cdcmpeq>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpge>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffce 	bl	8000a14 <__aeabi_cdrcmple>
 8000a78:	bf94      	ite	ls
 8000a7a:	2001      	movls	r0, #1
 8000a7c:	2000      	movhi	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpgt>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffc4 	bl	8000a14 <__aeabi_cdrcmple>
 8000a8c:	bf34      	ite	cc
 8000a8e:	2001      	movcc	r0, #1
 8000a90:	2000      	movcs	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmpun>:
 8000a98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d102      	bne.n	8000aa8 <__aeabi_dcmpun+0x10>
 8000aa2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa6:	d10a      	bne.n	8000abe <__aeabi_dcmpun+0x26>
 8000aa8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d102      	bne.n	8000ab8 <__aeabi_dcmpun+0x20>
 8000ab2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab6:	d102      	bne.n	8000abe <__aeabi_dcmpun+0x26>
 8000ab8:	f04f 0000 	mov.w	r0, #0
 8000abc:	4770      	bx	lr
 8000abe:	f04f 0001 	mov.w	r0, #1
 8000ac2:	4770      	bx	lr

08000ac4 <__aeabi_d2iz>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000acc:	d215      	bcs.n	8000afa <__aeabi_d2iz+0x36>
 8000ace:	d511      	bpl.n	8000af4 <__aeabi_d2iz+0x30>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d912      	bls.n	8000b00 <__aeabi_d2iz+0x3c>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aea:	fa23 f002 	lsr.w	r0, r3, r2
 8000aee:	bf18      	it	ne
 8000af0:	4240      	negne	r0, r0
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d105      	bne.n	8000b0c <__aeabi_d2iz+0x48>
 8000b00:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b04:	bf08      	it	eq
 8000b06:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_d2f>:
 8000b14:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b18:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b1c:	bf24      	itt	cs
 8000b1e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b22:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b26:	d90d      	bls.n	8000b44 <__aeabi_d2f+0x30>
 8000b28:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b2c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b30:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b34:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b38:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b3c:	bf08      	it	eq
 8000b3e:	f020 0001 	biceq.w	r0, r0, #1
 8000b42:	4770      	bx	lr
 8000b44:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b48:	d121      	bne.n	8000b8e <__aeabi_d2f+0x7a>
 8000b4a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b4e:	bfbc      	itt	lt
 8000b50:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b54:	4770      	bxlt	lr
 8000b56:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b5a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b5e:	f1c2 0218 	rsb	r2, r2, #24
 8000b62:	f1c2 0c20 	rsb	ip, r2, #32
 8000b66:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b6a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b6e:	bf18      	it	ne
 8000b70:	f040 0001 	orrne.w	r0, r0, #1
 8000b74:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b78:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b7c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b80:	ea40 000c 	orr.w	r0, r0, ip
 8000b84:	fa23 f302 	lsr.w	r3, r3, r2
 8000b88:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b8c:	e7cc      	b.n	8000b28 <__aeabi_d2f+0x14>
 8000b8e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b92:	d107      	bne.n	8000ba4 <__aeabi_d2f+0x90>
 8000b94:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b98:	bf1e      	ittt	ne
 8000b9a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b9e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ba2:	4770      	bxne	lr
 8000ba4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop

08000bb4 <__aeabi_frsub>:
 8000bb4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	e002      	b.n	8000bc0 <__addsf3>
 8000bba:	bf00      	nop

08000bbc <__aeabi_fsub>:
 8000bbc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bc0 <__addsf3>:
 8000bc0:	0042      	lsls	r2, r0, #1
 8000bc2:	bf1f      	itttt	ne
 8000bc4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bc8:	ea92 0f03 	teqne	r2, r3
 8000bcc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bd0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bd4:	d06a      	beq.n	8000cac <__addsf3+0xec>
 8000bd6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bda:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bde:	bfc1      	itttt	gt
 8000be0:	18d2      	addgt	r2, r2, r3
 8000be2:	4041      	eorgt	r1, r0
 8000be4:	4048      	eorgt	r0, r1
 8000be6:	4041      	eorgt	r1, r0
 8000be8:	bfb8      	it	lt
 8000bea:	425b      	neglt	r3, r3
 8000bec:	2b19      	cmp	r3, #25
 8000bee:	bf88      	it	hi
 8000bf0:	4770      	bxhi	lr
 8000bf2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bf6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bfa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bfe:	bf18      	it	ne
 8000c00:	4240      	negne	r0, r0
 8000c02:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c06:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c0a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c0e:	bf18      	it	ne
 8000c10:	4249      	negne	r1, r1
 8000c12:	ea92 0f03 	teq	r2, r3
 8000c16:	d03f      	beq.n	8000c98 <__addsf3+0xd8>
 8000c18:	f1a2 0201 	sub.w	r2, r2, #1
 8000c1c:	fa41 fc03 	asr.w	ip, r1, r3
 8000c20:	eb10 000c 	adds.w	r0, r0, ip
 8000c24:	f1c3 0320 	rsb	r3, r3, #32
 8000c28:	fa01 f103 	lsl.w	r1, r1, r3
 8000c2c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c30:	d502      	bpl.n	8000c38 <__addsf3+0x78>
 8000c32:	4249      	negs	r1, r1
 8000c34:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c38:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c3c:	d313      	bcc.n	8000c66 <__addsf3+0xa6>
 8000c3e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c42:	d306      	bcc.n	8000c52 <__addsf3+0x92>
 8000c44:	0840      	lsrs	r0, r0, #1
 8000c46:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c4a:	f102 0201 	add.w	r2, r2, #1
 8000c4e:	2afe      	cmp	r2, #254	; 0xfe
 8000c50:	d251      	bcs.n	8000cf6 <__addsf3+0x136>
 8000c52:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c56:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c5a:	bf08      	it	eq
 8000c5c:	f020 0001 	biceq.w	r0, r0, #1
 8000c60:	ea40 0003 	orr.w	r0, r0, r3
 8000c64:	4770      	bx	lr
 8000c66:	0049      	lsls	r1, r1, #1
 8000c68:	eb40 0000 	adc.w	r0, r0, r0
 8000c6c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c70:	f1a2 0201 	sub.w	r2, r2, #1
 8000c74:	d1ed      	bne.n	8000c52 <__addsf3+0x92>
 8000c76:	fab0 fc80 	clz	ip, r0
 8000c7a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c7e:	ebb2 020c 	subs.w	r2, r2, ip
 8000c82:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c86:	bfaa      	itet	ge
 8000c88:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c8c:	4252      	neglt	r2, r2
 8000c8e:	4318      	orrge	r0, r3
 8000c90:	bfbc      	itt	lt
 8000c92:	40d0      	lsrlt	r0, r2
 8000c94:	4318      	orrlt	r0, r3
 8000c96:	4770      	bx	lr
 8000c98:	f092 0f00 	teq	r2, #0
 8000c9c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000ca0:	bf06      	itte	eq
 8000ca2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000ca6:	3201      	addeq	r2, #1
 8000ca8:	3b01      	subne	r3, #1
 8000caa:	e7b5      	b.n	8000c18 <__addsf3+0x58>
 8000cac:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cb0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cb4:	bf18      	it	ne
 8000cb6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cba:	d021      	beq.n	8000d00 <__addsf3+0x140>
 8000cbc:	ea92 0f03 	teq	r2, r3
 8000cc0:	d004      	beq.n	8000ccc <__addsf3+0x10c>
 8000cc2:	f092 0f00 	teq	r2, #0
 8000cc6:	bf08      	it	eq
 8000cc8:	4608      	moveq	r0, r1
 8000cca:	4770      	bx	lr
 8000ccc:	ea90 0f01 	teq	r0, r1
 8000cd0:	bf1c      	itt	ne
 8000cd2:	2000      	movne	r0, #0
 8000cd4:	4770      	bxne	lr
 8000cd6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cda:	d104      	bne.n	8000ce6 <__addsf3+0x126>
 8000cdc:	0040      	lsls	r0, r0, #1
 8000cde:	bf28      	it	cs
 8000ce0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000ce4:	4770      	bx	lr
 8000ce6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cea:	bf3c      	itt	cc
 8000cec:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cf0:	4770      	bxcc	lr
 8000cf2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cf6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cfa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cfe:	4770      	bx	lr
 8000d00:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d04:	bf16      	itet	ne
 8000d06:	4608      	movne	r0, r1
 8000d08:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d0c:	4601      	movne	r1, r0
 8000d0e:	0242      	lsls	r2, r0, #9
 8000d10:	bf06      	itte	eq
 8000d12:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d16:	ea90 0f01 	teqeq	r0, r1
 8000d1a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d1e:	4770      	bx	lr

08000d20 <__aeabi_ui2f>:
 8000d20:	f04f 0300 	mov.w	r3, #0
 8000d24:	e004      	b.n	8000d30 <__aeabi_i2f+0x8>
 8000d26:	bf00      	nop

08000d28 <__aeabi_i2f>:
 8000d28:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d2c:	bf48      	it	mi
 8000d2e:	4240      	negmi	r0, r0
 8000d30:	ea5f 0c00 	movs.w	ip, r0
 8000d34:	bf08      	it	eq
 8000d36:	4770      	bxeq	lr
 8000d38:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d3c:	4601      	mov	r1, r0
 8000d3e:	f04f 0000 	mov.w	r0, #0
 8000d42:	e01c      	b.n	8000d7e <__aeabi_l2f+0x2a>

08000d44 <__aeabi_ul2f>:
 8000d44:	ea50 0201 	orrs.w	r2, r0, r1
 8000d48:	bf08      	it	eq
 8000d4a:	4770      	bxeq	lr
 8000d4c:	f04f 0300 	mov.w	r3, #0
 8000d50:	e00a      	b.n	8000d68 <__aeabi_l2f+0x14>
 8000d52:	bf00      	nop

08000d54 <__aeabi_l2f>:
 8000d54:	ea50 0201 	orrs.w	r2, r0, r1
 8000d58:	bf08      	it	eq
 8000d5a:	4770      	bxeq	lr
 8000d5c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d60:	d502      	bpl.n	8000d68 <__aeabi_l2f+0x14>
 8000d62:	4240      	negs	r0, r0
 8000d64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d68:	ea5f 0c01 	movs.w	ip, r1
 8000d6c:	bf02      	ittt	eq
 8000d6e:	4684      	moveq	ip, r0
 8000d70:	4601      	moveq	r1, r0
 8000d72:	2000      	moveq	r0, #0
 8000d74:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d78:	bf08      	it	eq
 8000d7a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d7e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d82:	fabc f28c 	clz	r2, ip
 8000d86:	3a08      	subs	r2, #8
 8000d88:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d8c:	db10      	blt.n	8000db0 <__aeabi_l2f+0x5c>
 8000d8e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d92:	4463      	add	r3, ip
 8000d94:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d98:	f1c2 0220 	rsb	r2, r2, #32
 8000d9c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000da0:	fa20 f202 	lsr.w	r2, r0, r2
 8000da4:	eb43 0002 	adc.w	r0, r3, r2
 8000da8:	bf08      	it	eq
 8000daa:	f020 0001 	biceq.w	r0, r0, #1
 8000dae:	4770      	bx	lr
 8000db0:	f102 0220 	add.w	r2, r2, #32
 8000db4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000db8:	f1c2 0220 	rsb	r2, r2, #32
 8000dbc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dc0:	fa21 f202 	lsr.w	r2, r1, r2
 8000dc4:	eb43 0002 	adc.w	r0, r3, r2
 8000dc8:	bf08      	it	eq
 8000dca:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dce:	4770      	bx	lr

08000dd0 <__aeabi_fmul>:
 8000dd0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000dd4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dd8:	bf1e      	ittt	ne
 8000dda:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dde:	ea92 0f0c 	teqne	r2, ip
 8000de2:	ea93 0f0c 	teqne	r3, ip
 8000de6:	d06f      	beq.n	8000ec8 <__aeabi_fmul+0xf8>
 8000de8:	441a      	add	r2, r3
 8000dea:	ea80 0c01 	eor.w	ip, r0, r1
 8000dee:	0240      	lsls	r0, r0, #9
 8000df0:	bf18      	it	ne
 8000df2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000df6:	d01e      	beq.n	8000e36 <__aeabi_fmul+0x66>
 8000df8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000dfc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e00:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e04:	fba0 3101 	umull	r3, r1, r0, r1
 8000e08:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e0c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e10:	bf3e      	ittt	cc
 8000e12:	0049      	lslcc	r1, r1, #1
 8000e14:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e18:	005b      	lslcc	r3, r3, #1
 8000e1a:	ea40 0001 	orr.w	r0, r0, r1
 8000e1e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e22:	2afd      	cmp	r2, #253	; 0xfd
 8000e24:	d81d      	bhi.n	8000e62 <__aeabi_fmul+0x92>
 8000e26:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e2e:	bf08      	it	eq
 8000e30:	f020 0001 	biceq.w	r0, r0, #1
 8000e34:	4770      	bx	lr
 8000e36:	f090 0f00 	teq	r0, #0
 8000e3a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e3e:	bf08      	it	eq
 8000e40:	0249      	lsleq	r1, r1, #9
 8000e42:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e46:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e4a:	3a7f      	subs	r2, #127	; 0x7f
 8000e4c:	bfc2      	ittt	gt
 8000e4e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e52:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e56:	4770      	bxgt	lr
 8000e58:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e5c:	f04f 0300 	mov.w	r3, #0
 8000e60:	3a01      	subs	r2, #1
 8000e62:	dc5d      	bgt.n	8000f20 <__aeabi_fmul+0x150>
 8000e64:	f112 0f19 	cmn.w	r2, #25
 8000e68:	bfdc      	itt	le
 8000e6a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e6e:	4770      	bxle	lr
 8000e70:	f1c2 0200 	rsb	r2, r2, #0
 8000e74:	0041      	lsls	r1, r0, #1
 8000e76:	fa21 f102 	lsr.w	r1, r1, r2
 8000e7a:	f1c2 0220 	rsb	r2, r2, #32
 8000e7e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e82:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e86:	f140 0000 	adc.w	r0, r0, #0
 8000e8a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e8e:	bf08      	it	eq
 8000e90:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e94:	4770      	bx	lr
 8000e96:	f092 0f00 	teq	r2, #0
 8000e9a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e9e:	bf02      	ittt	eq
 8000ea0:	0040      	lsleq	r0, r0, #1
 8000ea2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ea6:	3a01      	subeq	r2, #1
 8000ea8:	d0f9      	beq.n	8000e9e <__aeabi_fmul+0xce>
 8000eaa:	ea40 000c 	orr.w	r0, r0, ip
 8000eae:	f093 0f00 	teq	r3, #0
 8000eb2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000eb6:	bf02      	ittt	eq
 8000eb8:	0049      	lsleq	r1, r1, #1
 8000eba:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ebe:	3b01      	subeq	r3, #1
 8000ec0:	d0f9      	beq.n	8000eb6 <__aeabi_fmul+0xe6>
 8000ec2:	ea41 010c 	orr.w	r1, r1, ip
 8000ec6:	e78f      	b.n	8000de8 <__aeabi_fmul+0x18>
 8000ec8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ecc:	ea92 0f0c 	teq	r2, ip
 8000ed0:	bf18      	it	ne
 8000ed2:	ea93 0f0c 	teqne	r3, ip
 8000ed6:	d00a      	beq.n	8000eee <__aeabi_fmul+0x11e>
 8000ed8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000edc:	bf18      	it	ne
 8000ede:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ee2:	d1d8      	bne.n	8000e96 <__aeabi_fmul+0xc6>
 8000ee4:	ea80 0001 	eor.w	r0, r0, r1
 8000ee8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000eec:	4770      	bx	lr
 8000eee:	f090 0f00 	teq	r0, #0
 8000ef2:	bf17      	itett	ne
 8000ef4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ef8:	4608      	moveq	r0, r1
 8000efa:	f091 0f00 	teqne	r1, #0
 8000efe:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f02:	d014      	beq.n	8000f2e <__aeabi_fmul+0x15e>
 8000f04:	ea92 0f0c 	teq	r2, ip
 8000f08:	d101      	bne.n	8000f0e <__aeabi_fmul+0x13e>
 8000f0a:	0242      	lsls	r2, r0, #9
 8000f0c:	d10f      	bne.n	8000f2e <__aeabi_fmul+0x15e>
 8000f0e:	ea93 0f0c 	teq	r3, ip
 8000f12:	d103      	bne.n	8000f1c <__aeabi_fmul+0x14c>
 8000f14:	024b      	lsls	r3, r1, #9
 8000f16:	bf18      	it	ne
 8000f18:	4608      	movne	r0, r1
 8000f1a:	d108      	bne.n	8000f2e <__aeabi_fmul+0x15e>
 8000f1c:	ea80 0001 	eor.w	r0, r0, r1
 8000f20:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f24:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f28:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f2c:	4770      	bx	lr
 8000f2e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f32:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f36:	4770      	bx	lr

08000f38 <__aeabi_fdiv>:
 8000f38:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f3c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f40:	bf1e      	ittt	ne
 8000f42:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f46:	ea92 0f0c 	teqne	r2, ip
 8000f4a:	ea93 0f0c 	teqne	r3, ip
 8000f4e:	d069      	beq.n	8001024 <__aeabi_fdiv+0xec>
 8000f50:	eba2 0203 	sub.w	r2, r2, r3
 8000f54:	ea80 0c01 	eor.w	ip, r0, r1
 8000f58:	0249      	lsls	r1, r1, #9
 8000f5a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f5e:	d037      	beq.n	8000fd0 <__aeabi_fdiv+0x98>
 8000f60:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f64:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f68:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f6c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f70:	428b      	cmp	r3, r1
 8000f72:	bf38      	it	cc
 8000f74:	005b      	lslcc	r3, r3, #1
 8000f76:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f7a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f7e:	428b      	cmp	r3, r1
 8000f80:	bf24      	itt	cs
 8000f82:	1a5b      	subcs	r3, r3, r1
 8000f84:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f88:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f8c:	bf24      	itt	cs
 8000f8e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f92:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f96:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f9a:	bf24      	itt	cs
 8000f9c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000fa0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000fa4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000fa8:	bf24      	itt	cs
 8000faa:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000fae:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000fb2:	011b      	lsls	r3, r3, #4
 8000fb4:	bf18      	it	ne
 8000fb6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fba:	d1e0      	bne.n	8000f7e <__aeabi_fdiv+0x46>
 8000fbc:	2afd      	cmp	r2, #253	; 0xfd
 8000fbe:	f63f af50 	bhi.w	8000e62 <__aeabi_fmul+0x92>
 8000fc2:	428b      	cmp	r3, r1
 8000fc4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fc8:	bf08      	it	eq
 8000fca:	f020 0001 	biceq.w	r0, r0, #1
 8000fce:	4770      	bx	lr
 8000fd0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000fd4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fd8:	327f      	adds	r2, #127	; 0x7f
 8000fda:	bfc2      	ittt	gt
 8000fdc:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fe0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fe4:	4770      	bxgt	lr
 8000fe6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fea:	f04f 0300 	mov.w	r3, #0
 8000fee:	3a01      	subs	r2, #1
 8000ff0:	e737      	b.n	8000e62 <__aeabi_fmul+0x92>
 8000ff2:	f092 0f00 	teq	r2, #0
 8000ff6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ffa:	bf02      	ittt	eq
 8000ffc:	0040      	lsleq	r0, r0, #1
 8000ffe:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8001002:	3a01      	subeq	r2, #1
 8001004:	d0f9      	beq.n	8000ffa <__aeabi_fdiv+0xc2>
 8001006:	ea40 000c 	orr.w	r0, r0, ip
 800100a:	f093 0f00 	teq	r3, #0
 800100e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8001012:	bf02      	ittt	eq
 8001014:	0049      	lsleq	r1, r1, #1
 8001016:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800101a:	3b01      	subeq	r3, #1
 800101c:	d0f9      	beq.n	8001012 <__aeabi_fdiv+0xda>
 800101e:	ea41 010c 	orr.w	r1, r1, ip
 8001022:	e795      	b.n	8000f50 <__aeabi_fdiv+0x18>
 8001024:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001028:	ea92 0f0c 	teq	r2, ip
 800102c:	d108      	bne.n	8001040 <__aeabi_fdiv+0x108>
 800102e:	0242      	lsls	r2, r0, #9
 8001030:	f47f af7d 	bne.w	8000f2e <__aeabi_fmul+0x15e>
 8001034:	ea93 0f0c 	teq	r3, ip
 8001038:	f47f af70 	bne.w	8000f1c <__aeabi_fmul+0x14c>
 800103c:	4608      	mov	r0, r1
 800103e:	e776      	b.n	8000f2e <__aeabi_fmul+0x15e>
 8001040:	ea93 0f0c 	teq	r3, ip
 8001044:	d104      	bne.n	8001050 <__aeabi_fdiv+0x118>
 8001046:	024b      	lsls	r3, r1, #9
 8001048:	f43f af4c 	beq.w	8000ee4 <__aeabi_fmul+0x114>
 800104c:	4608      	mov	r0, r1
 800104e:	e76e      	b.n	8000f2e <__aeabi_fmul+0x15e>
 8001050:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001054:	bf18      	it	ne
 8001056:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800105a:	d1ca      	bne.n	8000ff2 <__aeabi_fdiv+0xba>
 800105c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001060:	f47f af5c 	bne.w	8000f1c <__aeabi_fmul+0x14c>
 8001064:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001068:	f47f af3c 	bne.w	8000ee4 <__aeabi_fmul+0x114>
 800106c:	e75f      	b.n	8000f2e <__aeabi_fmul+0x15e>
 800106e:	bf00      	nop

08001070 <__gesf2>:
 8001070:	f04f 3cff 	mov.w	ip, #4294967295
 8001074:	e006      	b.n	8001084 <__cmpsf2+0x4>
 8001076:	bf00      	nop

08001078 <__lesf2>:
 8001078:	f04f 0c01 	mov.w	ip, #1
 800107c:	e002      	b.n	8001084 <__cmpsf2+0x4>
 800107e:	bf00      	nop

08001080 <__cmpsf2>:
 8001080:	f04f 0c01 	mov.w	ip, #1
 8001084:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001088:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800108c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001090:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001094:	bf18      	it	ne
 8001096:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800109a:	d011      	beq.n	80010c0 <__cmpsf2+0x40>
 800109c:	b001      	add	sp, #4
 800109e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80010a2:	bf18      	it	ne
 80010a4:	ea90 0f01 	teqne	r0, r1
 80010a8:	bf58      	it	pl
 80010aa:	ebb2 0003 	subspl.w	r0, r2, r3
 80010ae:	bf88      	it	hi
 80010b0:	17c8      	asrhi	r0, r1, #31
 80010b2:	bf38      	it	cc
 80010b4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80010b8:	bf18      	it	ne
 80010ba:	f040 0001 	orrne.w	r0, r0, #1
 80010be:	4770      	bx	lr
 80010c0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010c4:	d102      	bne.n	80010cc <__cmpsf2+0x4c>
 80010c6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010ca:	d105      	bne.n	80010d8 <__cmpsf2+0x58>
 80010cc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010d0:	d1e4      	bne.n	800109c <__cmpsf2+0x1c>
 80010d2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010d6:	d0e1      	beq.n	800109c <__cmpsf2+0x1c>
 80010d8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop

080010e0 <__aeabi_cfrcmple>:
 80010e0:	4684      	mov	ip, r0
 80010e2:	4608      	mov	r0, r1
 80010e4:	4661      	mov	r1, ip
 80010e6:	e7ff      	b.n	80010e8 <__aeabi_cfcmpeq>

080010e8 <__aeabi_cfcmpeq>:
 80010e8:	b50f      	push	{r0, r1, r2, r3, lr}
 80010ea:	f7ff ffc9 	bl	8001080 <__cmpsf2>
 80010ee:	2800      	cmp	r0, #0
 80010f0:	bf48      	it	mi
 80010f2:	f110 0f00 	cmnmi.w	r0, #0
 80010f6:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010f8 <__aeabi_fcmpeq>:
 80010f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010fc:	f7ff fff4 	bl	80010e8 <__aeabi_cfcmpeq>
 8001100:	bf0c      	ite	eq
 8001102:	2001      	moveq	r0, #1
 8001104:	2000      	movne	r0, #0
 8001106:	f85d fb08 	ldr.w	pc, [sp], #8
 800110a:	bf00      	nop

0800110c <__aeabi_fcmplt>:
 800110c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001110:	f7ff ffea 	bl	80010e8 <__aeabi_cfcmpeq>
 8001114:	bf34      	ite	cc
 8001116:	2001      	movcc	r0, #1
 8001118:	2000      	movcs	r0, #0
 800111a:	f85d fb08 	ldr.w	pc, [sp], #8
 800111e:	bf00      	nop

08001120 <__aeabi_fcmple>:
 8001120:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001124:	f7ff ffe0 	bl	80010e8 <__aeabi_cfcmpeq>
 8001128:	bf94      	ite	ls
 800112a:	2001      	movls	r0, #1
 800112c:	2000      	movhi	r0, #0
 800112e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001132:	bf00      	nop

08001134 <__aeabi_fcmpge>:
 8001134:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001138:	f7ff ffd2 	bl	80010e0 <__aeabi_cfrcmple>
 800113c:	bf94      	ite	ls
 800113e:	2001      	movls	r0, #1
 8001140:	2000      	movhi	r0, #0
 8001142:	f85d fb08 	ldr.w	pc, [sp], #8
 8001146:	bf00      	nop

08001148 <__aeabi_fcmpgt>:
 8001148:	f84d ed08 	str.w	lr, [sp, #-8]!
 800114c:	f7ff ffc8 	bl	80010e0 <__aeabi_cfrcmple>
 8001150:	bf34      	ite	cc
 8001152:	2001      	movcc	r0, #1
 8001154:	2000      	movcs	r0, #0
 8001156:	f85d fb08 	ldr.w	pc, [sp], #8
 800115a:	bf00      	nop

0800115c <__aeabi_f2uiz>:
 800115c:	0042      	lsls	r2, r0, #1
 800115e:	d20e      	bcs.n	800117e <__aeabi_f2uiz+0x22>
 8001160:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001164:	d30b      	bcc.n	800117e <__aeabi_f2uiz+0x22>
 8001166:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800116a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800116e:	d409      	bmi.n	8001184 <__aeabi_f2uiz+0x28>
 8001170:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001174:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001178:	fa23 f002 	lsr.w	r0, r3, r2
 800117c:	4770      	bx	lr
 800117e:	f04f 0000 	mov.w	r0, #0
 8001182:	4770      	bx	lr
 8001184:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001188:	d101      	bne.n	800118e <__aeabi_f2uiz+0x32>
 800118a:	0242      	lsls	r2, r0, #9
 800118c:	d102      	bne.n	8001194 <__aeabi_f2uiz+0x38>
 800118e:	f04f 30ff 	mov.w	r0, #4294967295
 8001192:	4770      	bx	lr
 8001194:	f04f 0000 	mov.w	r0, #0
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop

0800119c <__aeabi_uldivmod>:
 800119c:	b953      	cbnz	r3, 80011b4 <__aeabi_uldivmod+0x18>
 800119e:	b94a      	cbnz	r2, 80011b4 <__aeabi_uldivmod+0x18>
 80011a0:	2900      	cmp	r1, #0
 80011a2:	bf08      	it	eq
 80011a4:	2800      	cmpeq	r0, #0
 80011a6:	bf1c      	itt	ne
 80011a8:	f04f 31ff 	movne.w	r1, #4294967295
 80011ac:	f04f 30ff 	movne.w	r0, #4294967295
 80011b0:	f000 b974 	b.w	800149c <__aeabi_idiv0>
 80011b4:	f1ad 0c08 	sub.w	ip, sp, #8
 80011b8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011bc:	f000 f806 	bl	80011cc <__udivmoddi4>
 80011c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011c8:	b004      	add	sp, #16
 80011ca:	4770      	bx	lr

080011cc <__udivmoddi4>:
 80011cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80011d0:	468c      	mov	ip, r1
 80011d2:	4604      	mov	r4, r0
 80011d4:	9e08      	ldr	r6, [sp, #32]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d14b      	bne.n	8001272 <__udivmoddi4+0xa6>
 80011da:	428a      	cmp	r2, r1
 80011dc:	4615      	mov	r5, r2
 80011de:	d967      	bls.n	80012b0 <__udivmoddi4+0xe4>
 80011e0:	fab2 f282 	clz	r2, r2
 80011e4:	b14a      	cbz	r2, 80011fa <__udivmoddi4+0x2e>
 80011e6:	f1c2 0720 	rsb	r7, r2, #32
 80011ea:	fa01 f302 	lsl.w	r3, r1, r2
 80011ee:	fa20 f707 	lsr.w	r7, r0, r7
 80011f2:	4095      	lsls	r5, r2
 80011f4:	ea47 0c03 	orr.w	ip, r7, r3
 80011f8:	4094      	lsls	r4, r2
 80011fa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80011fe:	fbbc f7fe 	udiv	r7, ip, lr
 8001202:	fa1f f885 	uxth.w	r8, r5
 8001206:	fb0e c317 	mls	r3, lr, r7, ip
 800120a:	fb07 f908 	mul.w	r9, r7, r8
 800120e:	0c21      	lsrs	r1, r4, #16
 8001210:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8001214:	4599      	cmp	r9, r3
 8001216:	d909      	bls.n	800122c <__udivmoddi4+0x60>
 8001218:	18eb      	adds	r3, r5, r3
 800121a:	f107 31ff 	add.w	r1, r7, #4294967295
 800121e:	f080 811c 	bcs.w	800145a <__udivmoddi4+0x28e>
 8001222:	4599      	cmp	r9, r3
 8001224:	f240 8119 	bls.w	800145a <__udivmoddi4+0x28e>
 8001228:	3f02      	subs	r7, #2
 800122a:	442b      	add	r3, r5
 800122c:	eba3 0309 	sub.w	r3, r3, r9
 8001230:	fbb3 f0fe 	udiv	r0, r3, lr
 8001234:	fb0e 3310 	mls	r3, lr, r0, r3
 8001238:	fb00 f108 	mul.w	r1, r0, r8
 800123c:	b2a4      	uxth	r4, r4
 800123e:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001242:	42a1      	cmp	r1, r4
 8001244:	d909      	bls.n	800125a <__udivmoddi4+0x8e>
 8001246:	192c      	adds	r4, r5, r4
 8001248:	f100 33ff 	add.w	r3, r0, #4294967295
 800124c:	f080 8107 	bcs.w	800145e <__udivmoddi4+0x292>
 8001250:	42a1      	cmp	r1, r4
 8001252:	f240 8104 	bls.w	800145e <__udivmoddi4+0x292>
 8001256:	3802      	subs	r0, #2
 8001258:	442c      	add	r4, r5
 800125a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800125e:	2700      	movs	r7, #0
 8001260:	1a64      	subs	r4, r4, r1
 8001262:	b11e      	cbz	r6, 800126c <__udivmoddi4+0xa0>
 8001264:	2300      	movs	r3, #0
 8001266:	40d4      	lsrs	r4, r2
 8001268:	e9c6 4300 	strd	r4, r3, [r6]
 800126c:	4639      	mov	r1, r7
 800126e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001272:	428b      	cmp	r3, r1
 8001274:	d909      	bls.n	800128a <__udivmoddi4+0xbe>
 8001276:	2e00      	cmp	r6, #0
 8001278:	f000 80ec 	beq.w	8001454 <__udivmoddi4+0x288>
 800127c:	2700      	movs	r7, #0
 800127e:	e9c6 0100 	strd	r0, r1, [r6]
 8001282:	4638      	mov	r0, r7
 8001284:	4639      	mov	r1, r7
 8001286:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800128a:	fab3 f783 	clz	r7, r3
 800128e:	2f00      	cmp	r7, #0
 8001290:	d148      	bne.n	8001324 <__udivmoddi4+0x158>
 8001292:	428b      	cmp	r3, r1
 8001294:	d302      	bcc.n	800129c <__udivmoddi4+0xd0>
 8001296:	4282      	cmp	r2, r0
 8001298:	f200 80fb 	bhi.w	8001492 <__udivmoddi4+0x2c6>
 800129c:	1a84      	subs	r4, r0, r2
 800129e:	eb61 0303 	sbc.w	r3, r1, r3
 80012a2:	2001      	movs	r0, #1
 80012a4:	469c      	mov	ip, r3
 80012a6:	2e00      	cmp	r6, #0
 80012a8:	d0e0      	beq.n	800126c <__udivmoddi4+0xa0>
 80012aa:	e9c6 4c00 	strd	r4, ip, [r6]
 80012ae:	e7dd      	b.n	800126c <__udivmoddi4+0xa0>
 80012b0:	b902      	cbnz	r2, 80012b4 <__udivmoddi4+0xe8>
 80012b2:	deff      	udf	#255	; 0xff
 80012b4:	fab2 f282 	clz	r2, r2
 80012b8:	2a00      	cmp	r2, #0
 80012ba:	f040 808f 	bne.w	80013dc <__udivmoddi4+0x210>
 80012be:	2701      	movs	r7, #1
 80012c0:	1b49      	subs	r1, r1, r5
 80012c2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80012c6:	fa1f f985 	uxth.w	r9, r5
 80012ca:	fbb1 fef8 	udiv	lr, r1, r8
 80012ce:	fb08 111e 	mls	r1, r8, lr, r1
 80012d2:	fb09 f00e 	mul.w	r0, r9, lr
 80012d6:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80012da:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 80012de:	4298      	cmp	r0, r3
 80012e0:	d907      	bls.n	80012f2 <__udivmoddi4+0x126>
 80012e2:	18eb      	adds	r3, r5, r3
 80012e4:	f10e 31ff 	add.w	r1, lr, #4294967295
 80012e8:	d202      	bcs.n	80012f0 <__udivmoddi4+0x124>
 80012ea:	4298      	cmp	r0, r3
 80012ec:	f200 80cd 	bhi.w	800148a <__udivmoddi4+0x2be>
 80012f0:	468e      	mov	lr, r1
 80012f2:	1a1b      	subs	r3, r3, r0
 80012f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80012f8:	fb08 3310 	mls	r3, r8, r0, r3
 80012fc:	fb09 f900 	mul.w	r9, r9, r0
 8001300:	b2a4      	uxth	r4, r4
 8001302:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001306:	45a1      	cmp	r9, r4
 8001308:	d907      	bls.n	800131a <__udivmoddi4+0x14e>
 800130a:	192c      	adds	r4, r5, r4
 800130c:	f100 33ff 	add.w	r3, r0, #4294967295
 8001310:	d202      	bcs.n	8001318 <__udivmoddi4+0x14c>
 8001312:	45a1      	cmp	r9, r4
 8001314:	f200 80b6 	bhi.w	8001484 <__udivmoddi4+0x2b8>
 8001318:	4618      	mov	r0, r3
 800131a:	eba4 0409 	sub.w	r4, r4, r9
 800131e:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8001322:	e79e      	b.n	8001262 <__udivmoddi4+0x96>
 8001324:	f1c7 0520 	rsb	r5, r7, #32
 8001328:	40bb      	lsls	r3, r7
 800132a:	fa22 fc05 	lsr.w	ip, r2, r5
 800132e:	ea4c 0c03 	orr.w	ip, ip, r3
 8001332:	fa21 f405 	lsr.w	r4, r1, r5
 8001336:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800133a:	fbb4 f9fe 	udiv	r9, r4, lr
 800133e:	fa1f f88c 	uxth.w	r8, ip
 8001342:	fb0e 4419 	mls	r4, lr, r9, r4
 8001346:	fa20 f305 	lsr.w	r3, r0, r5
 800134a:	40b9      	lsls	r1, r7
 800134c:	fb09 fa08 	mul.w	sl, r9, r8
 8001350:	4319      	orrs	r1, r3
 8001352:	0c0b      	lsrs	r3, r1, #16
 8001354:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8001358:	45a2      	cmp	sl, r4
 800135a:	fa02 f207 	lsl.w	r2, r2, r7
 800135e:	fa00 f307 	lsl.w	r3, r0, r7
 8001362:	d90b      	bls.n	800137c <__udivmoddi4+0x1b0>
 8001364:	eb1c 0404 	adds.w	r4, ip, r4
 8001368:	f109 30ff 	add.w	r0, r9, #4294967295
 800136c:	f080 8088 	bcs.w	8001480 <__udivmoddi4+0x2b4>
 8001370:	45a2      	cmp	sl, r4
 8001372:	f240 8085 	bls.w	8001480 <__udivmoddi4+0x2b4>
 8001376:	f1a9 0902 	sub.w	r9, r9, #2
 800137a:	4464      	add	r4, ip
 800137c:	eba4 040a 	sub.w	r4, r4, sl
 8001380:	fbb4 f0fe 	udiv	r0, r4, lr
 8001384:	fb0e 4410 	mls	r4, lr, r0, r4
 8001388:	fb00 fa08 	mul.w	sl, r0, r8
 800138c:	b289      	uxth	r1, r1
 800138e:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 8001392:	45a2      	cmp	sl, r4
 8001394:	d908      	bls.n	80013a8 <__udivmoddi4+0x1dc>
 8001396:	eb1c 0404 	adds.w	r4, ip, r4
 800139a:	f100 31ff 	add.w	r1, r0, #4294967295
 800139e:	d26b      	bcs.n	8001478 <__udivmoddi4+0x2ac>
 80013a0:	45a2      	cmp	sl, r4
 80013a2:	d969      	bls.n	8001478 <__udivmoddi4+0x2ac>
 80013a4:	3802      	subs	r0, #2
 80013a6:	4464      	add	r4, ip
 80013a8:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80013ac:	fba0 8902 	umull	r8, r9, r0, r2
 80013b0:	eba4 040a 	sub.w	r4, r4, sl
 80013b4:	454c      	cmp	r4, r9
 80013b6:	4641      	mov	r1, r8
 80013b8:	46ce      	mov	lr, r9
 80013ba:	d354      	bcc.n	8001466 <__udivmoddi4+0x29a>
 80013bc:	d051      	beq.n	8001462 <__udivmoddi4+0x296>
 80013be:	2e00      	cmp	r6, #0
 80013c0:	d069      	beq.n	8001496 <__udivmoddi4+0x2ca>
 80013c2:	1a5a      	subs	r2, r3, r1
 80013c4:	eb64 040e 	sbc.w	r4, r4, lr
 80013c8:	fa04 f505 	lsl.w	r5, r4, r5
 80013cc:	fa22 f307 	lsr.w	r3, r2, r7
 80013d0:	40fc      	lsrs	r4, r7
 80013d2:	431d      	orrs	r5, r3
 80013d4:	e9c6 5400 	strd	r5, r4, [r6]
 80013d8:	2700      	movs	r7, #0
 80013da:	e747      	b.n	800126c <__udivmoddi4+0xa0>
 80013dc:	4095      	lsls	r5, r2
 80013de:	f1c2 0320 	rsb	r3, r2, #32
 80013e2:	fa21 f003 	lsr.w	r0, r1, r3
 80013e6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80013ea:	fbb0 f7f8 	udiv	r7, r0, r8
 80013ee:	fa1f f985 	uxth.w	r9, r5
 80013f2:	fb08 0017 	mls	r0, r8, r7, r0
 80013f6:	fa24 f303 	lsr.w	r3, r4, r3
 80013fa:	4091      	lsls	r1, r2
 80013fc:	fb07 fc09 	mul.w	ip, r7, r9
 8001400:	430b      	orrs	r3, r1
 8001402:	0c19      	lsrs	r1, r3, #16
 8001404:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001408:	458c      	cmp	ip, r1
 800140a:	fa04 f402 	lsl.w	r4, r4, r2
 800140e:	d907      	bls.n	8001420 <__udivmoddi4+0x254>
 8001410:	1869      	adds	r1, r5, r1
 8001412:	f107 30ff 	add.w	r0, r7, #4294967295
 8001416:	d231      	bcs.n	800147c <__udivmoddi4+0x2b0>
 8001418:	458c      	cmp	ip, r1
 800141a:	d92f      	bls.n	800147c <__udivmoddi4+0x2b0>
 800141c:	3f02      	subs	r7, #2
 800141e:	4429      	add	r1, r5
 8001420:	eba1 010c 	sub.w	r1, r1, ip
 8001424:	fbb1 f0f8 	udiv	r0, r1, r8
 8001428:	fb08 1c10 	mls	ip, r8, r0, r1
 800142c:	fb00 fe09 	mul.w	lr, r0, r9
 8001430:	b299      	uxth	r1, r3
 8001432:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001436:	458e      	cmp	lr, r1
 8001438:	d907      	bls.n	800144a <__udivmoddi4+0x27e>
 800143a:	1869      	adds	r1, r5, r1
 800143c:	f100 33ff 	add.w	r3, r0, #4294967295
 8001440:	d218      	bcs.n	8001474 <__udivmoddi4+0x2a8>
 8001442:	458e      	cmp	lr, r1
 8001444:	d916      	bls.n	8001474 <__udivmoddi4+0x2a8>
 8001446:	3802      	subs	r0, #2
 8001448:	4429      	add	r1, r5
 800144a:	eba1 010e 	sub.w	r1, r1, lr
 800144e:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8001452:	e73a      	b.n	80012ca <__udivmoddi4+0xfe>
 8001454:	4637      	mov	r7, r6
 8001456:	4630      	mov	r0, r6
 8001458:	e708      	b.n	800126c <__udivmoddi4+0xa0>
 800145a:	460f      	mov	r7, r1
 800145c:	e6e6      	b.n	800122c <__udivmoddi4+0x60>
 800145e:	4618      	mov	r0, r3
 8001460:	e6fb      	b.n	800125a <__udivmoddi4+0x8e>
 8001462:	4543      	cmp	r3, r8
 8001464:	d2ab      	bcs.n	80013be <__udivmoddi4+0x1f2>
 8001466:	ebb8 0102 	subs.w	r1, r8, r2
 800146a:	eb69 020c 	sbc.w	r2, r9, ip
 800146e:	3801      	subs	r0, #1
 8001470:	4696      	mov	lr, r2
 8001472:	e7a4      	b.n	80013be <__udivmoddi4+0x1f2>
 8001474:	4618      	mov	r0, r3
 8001476:	e7e8      	b.n	800144a <__udivmoddi4+0x27e>
 8001478:	4608      	mov	r0, r1
 800147a:	e795      	b.n	80013a8 <__udivmoddi4+0x1dc>
 800147c:	4607      	mov	r7, r0
 800147e:	e7cf      	b.n	8001420 <__udivmoddi4+0x254>
 8001480:	4681      	mov	r9, r0
 8001482:	e77b      	b.n	800137c <__udivmoddi4+0x1b0>
 8001484:	3802      	subs	r0, #2
 8001486:	442c      	add	r4, r5
 8001488:	e747      	b.n	800131a <__udivmoddi4+0x14e>
 800148a:	f1ae 0e02 	sub.w	lr, lr, #2
 800148e:	442b      	add	r3, r5
 8001490:	e72f      	b.n	80012f2 <__udivmoddi4+0x126>
 8001492:	4638      	mov	r0, r7
 8001494:	e707      	b.n	80012a6 <__udivmoddi4+0xda>
 8001496:	4637      	mov	r7, r6
 8001498:	e6e8      	b.n	800126c <__udivmoddi4+0xa0>
 800149a:	bf00      	nop

0800149c <__aeabi_idiv0>:
 800149c:	4770      	bx	lr
 800149e:	bf00      	nop

080014a0 <Constant_Current>:
float 	SetPoint_CC;
float	CC_Value;

//test git2
void Constant_Current()
{
 80014a0:	b598      	push	{r3, r4, r7, lr}
 80014a2:	af00      	add	r7, sp, #0
	CC_Value = 0.3*BPack_Capacity;
 80014a4:	4b14      	ldr	r3, [pc, #80]	; (80014f8 <Constant_Current+0x58>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7ff f803 	bl	80004b4 <__aeabi_f2d>
 80014ae:	a310      	add	r3, pc, #64	; (adr r3, 80014f0 <Constant_Current+0x50>)
 80014b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014b4:	f7ff f856 	bl	8000564 <__aeabi_dmul>
 80014b8:	4603      	mov	r3, r0
 80014ba:	460c      	mov	r4, r1
 80014bc:	4618      	mov	r0, r3
 80014be:	4621      	mov	r1, r4
 80014c0:	f7ff fb28 	bl	8000b14 <__aeabi_d2f>
 80014c4:	4602      	mov	r2, r0
 80014c6:	4b0d      	ldr	r3, [pc, #52]	; (80014fc <Constant_Current+0x5c>)
 80014c8:	601a      	str	r2, [r3, #0]
	if(flag_Derating==1)
 80014ca:	4b0d      	ldr	r3, [pc, #52]	; (8001500 <Constant_Current+0x60>)
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d11a      	bne.n	8001508 <Constant_Current+0x68>
		SetPoint_CC = 0.5*CC_Value;
 80014d2:	4b0a      	ldr	r3, [pc, #40]	; (80014fc <Constant_Current+0x5c>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80014da:	4618      	mov	r0, r3
 80014dc:	f7ff fc78 	bl	8000dd0 <__aeabi_fmul>
 80014e0:	4603      	mov	r3, r0
 80014e2:	461a      	mov	r2, r3
 80014e4:	4b07      	ldr	r3, [pc, #28]	; (8001504 <Constant_Current+0x64>)
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	e08e      	b.n	8001608 <Constant_Current+0x168>
 80014ea:	bf00      	nop
 80014ec:	f3af 8000 	nop.w
 80014f0:	33333333 	.word	0x33333333
 80014f4:	3fd33333 	.word	0x3fd33333
 80014f8:	20001260 	.word	0x20001260
 80014fc:	20000f08 	.word	0x20000f08
 8001500:	200010bc 	.word	0x200010bc
 8001504:	20000c80 	.word	0x20000c80
	else {
		if(BPack_Temp <= 10)
 8001508:	4b8d      	ldr	r3, [pc, #564]	; (8001740 <Constant_Current+0x2a0>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	498d      	ldr	r1, [pc, #564]	; (8001744 <Constant_Current+0x2a4>)
 800150e:	4618      	mov	r0, r3
 8001510:	f7ff fe06 	bl	8001120 <__aeabi_fcmple>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d00a      	beq.n	8001530 <Constant_Current+0x90>
			SetPoint_CC = 0.5*CC_Value;
 800151a:	4b8b      	ldr	r3, [pc, #556]	; (8001748 <Constant_Current+0x2a8>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001522:	4618      	mov	r0, r3
 8001524:	f7ff fc54 	bl	8000dd0 <__aeabi_fmul>
 8001528:	4603      	mov	r3, r0
 800152a:	461a      	mov	r2, r3
 800152c:	4b87      	ldr	r3, [pc, #540]	; (800174c <Constant_Current+0x2ac>)
 800152e:	601a      	str	r2, [r3, #0]

		if(BPack_Temp >10 && BPack_Temp < 20) // Temperature 10 ~ 20
 8001530:	4b83      	ldr	r3, [pc, #524]	; (8001740 <Constant_Current+0x2a0>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4983      	ldr	r1, [pc, #524]	; (8001744 <Constant_Current+0x2a4>)
 8001536:	4618      	mov	r0, r3
 8001538:	f7ff fe06 	bl	8001148 <__aeabi_fcmpgt>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d013      	beq.n	800156a <Constant_Current+0xca>
 8001542:	4b7f      	ldr	r3, [pc, #508]	; (8001740 <Constant_Current+0x2a0>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4982      	ldr	r1, [pc, #520]	; (8001750 <Constant_Current+0x2b0>)
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff fddf 	bl	800110c <__aeabi_fcmplt>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d00a      	beq.n	800156a <Constant_Current+0xca>
			SetPoint_CC = 0.5*CC_Value;
 8001554:	4b7c      	ldr	r3, [pc, #496]	; (8001748 <Constant_Current+0x2a8>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff fc37 	bl	8000dd0 <__aeabi_fmul>
 8001562:	4603      	mov	r3, r0
 8001564:	461a      	mov	r2, r3
 8001566:	4b79      	ldr	r3, [pc, #484]	; (800174c <Constant_Current+0x2ac>)
 8001568:	601a      	str	r2, [r3, #0]

		if(BPack_Temp >= 20 && BPack_Temp < 30) // Temperature 20 ~ 30
 800156a:	4b75      	ldr	r3, [pc, #468]	; (8001740 <Constant_Current+0x2a0>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4978      	ldr	r1, [pc, #480]	; (8001750 <Constant_Current+0x2b0>)
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff fddf 	bl	8001134 <__aeabi_fcmpge>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d01b      	beq.n	80015b4 <Constant_Current+0x114>
 800157c:	4b70      	ldr	r3, [pc, #448]	; (8001740 <Constant_Current+0x2a0>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4974      	ldr	r1, [pc, #464]	; (8001754 <Constant_Current+0x2b4>)
 8001582:	4618      	mov	r0, r3
 8001584:	f7ff fdc2 	bl	800110c <__aeabi_fcmplt>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d012      	beq.n	80015b4 <Constant_Current+0x114>
			SetPoint_CC = 0.7*CC_Value;
 800158e:	4b6e      	ldr	r3, [pc, #440]	; (8001748 <Constant_Current+0x2a8>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4618      	mov	r0, r3
 8001594:	f7fe ff8e 	bl	80004b4 <__aeabi_f2d>
 8001598:	a367      	add	r3, pc, #412	; (adr r3, 8001738 <Constant_Current+0x298>)
 800159a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800159e:	f7fe ffe1 	bl	8000564 <__aeabi_dmul>
 80015a2:	4603      	mov	r3, r0
 80015a4:	460c      	mov	r4, r1
 80015a6:	4618      	mov	r0, r3
 80015a8:	4621      	mov	r1, r4
 80015aa:	f7ff fab3 	bl	8000b14 <__aeabi_d2f>
 80015ae:	4602      	mov	r2, r0
 80015b0:	4b66      	ldr	r3, [pc, #408]	; (800174c <Constant_Current+0x2ac>)
 80015b2:	601a      	str	r2, [r3, #0]

		if(BPack_Temp >= 30 && BPack_Temp <= 60)
 80015b4:	4b62      	ldr	r3, [pc, #392]	; (8001740 <Constant_Current+0x2a0>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4966      	ldr	r1, [pc, #408]	; (8001754 <Constant_Current+0x2b4>)
 80015ba:	4618      	mov	r0, r3
 80015bc:	f7ff fdba 	bl	8001134 <__aeabi_fcmpge>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d00c      	beq.n	80015e0 <Constant_Current+0x140>
 80015c6:	4b5e      	ldr	r3, [pc, #376]	; (8001740 <Constant_Current+0x2a0>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4963      	ldr	r1, [pc, #396]	; (8001758 <Constant_Current+0x2b8>)
 80015cc:	4618      	mov	r0, r3
 80015ce:	f7ff fda7 	bl	8001120 <__aeabi_fcmple>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d003      	beq.n	80015e0 <Constant_Current+0x140>
			SetPoint_CC = CC_Value;
 80015d8:	4b5b      	ldr	r3, [pc, #364]	; (8001748 <Constant_Current+0x2a8>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a5b      	ldr	r2, [pc, #364]	; (800174c <Constant_Current+0x2ac>)
 80015de:	6013      	str	r3, [r2, #0]

		if(BPack_Temp > 72)
 80015e0:	4b57      	ldr	r3, [pc, #348]	; (8001740 <Constant_Current+0x2a0>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	495d      	ldr	r1, [pc, #372]	; (800175c <Constant_Current+0x2bc>)
 80015e6:	4618      	mov	r0, r3
 80015e8:	f7ff fdae 	bl	8001148 <__aeabi_fcmpgt>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d00a      	beq.n	8001608 <Constant_Current+0x168>
			SetPoint_CC = 0.5*CC_Value;
 80015f2:	4b55      	ldr	r3, [pc, #340]	; (8001748 <Constant_Current+0x2a8>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7ff fbe8 	bl	8000dd0 <__aeabi_fmul>
 8001600:	4603      	mov	r3, r0
 8001602:	461a      	mov	r2, r3
 8001604:	4b51      	ldr	r3, [pc, #324]	; (800174c <Constant_Current+0x2ac>)
 8001606:	601a      	str	r2, [r3, #0]
	}

	sp = SetPoint_CC;
 8001608:	4b50      	ldr	r3, [pc, #320]	; (800174c <Constant_Current+0x2ac>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a54      	ldr	r2, [pc, #336]	; (8001760 <Constant_Current+0x2c0>)
 800160e:	6013      	str	r3, [r2, #0]
	pv = Current_Charger;
 8001610:	4b54      	ldr	r3, [pc, #336]	; (8001764 <Constant_Current+0x2c4>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a54      	ldr	r2, [pc, #336]	; (8001768 <Constant_Current+0x2c8>)
 8001616:	6013      	str	r3, [r2, #0]
	e = sp-pv;
 8001618:	4b51      	ldr	r3, [pc, #324]	; (8001760 <Constant_Current+0x2c0>)
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	4b52      	ldr	r3, [pc, #328]	; (8001768 <Constant_Current+0x2c8>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4619      	mov	r1, r3
 8001622:	4610      	mov	r0, r2
 8001624:	f7ff faca 	bl	8000bbc <__aeabi_fsub>
 8001628:	4603      	mov	r3, r0
 800162a:	461a      	mov	r2, r3
 800162c:	4b4f      	ldr	r3, [pc, #316]	; (800176c <Constant_Current+0x2cc>)
 800162e:	601a      	str	r2, [r3, #0]
	d = e-esblm;
 8001630:	4b4e      	ldr	r3, [pc, #312]	; (800176c <Constant_Current+0x2cc>)
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	4b4e      	ldr	r3, [pc, #312]	; (8001770 <Constant_Current+0x2d0>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4619      	mov	r1, r3
 800163a:	4610      	mov	r0, r2
 800163c:	f7ff fabe 	bl	8000bbc <__aeabi_fsub>
 8001640:	4603      	mov	r3, r0
 8001642:	461a      	mov	r2, r3
 8001644:	4b4b      	ldr	r3, [pc, #300]	; (8001774 <Constant_Current+0x2d4>)
 8001646:	601a      	str	r2, [r3, #0]
	esblm = e;
 8001648:	4b48      	ldr	r3, [pc, #288]	; (800176c <Constant_Current+0x2cc>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a48      	ldr	r2, [pc, #288]	; (8001770 <Constant_Current+0x2d0>)
 800164e:	6013      	str	r3, [r2, #0]

	///////////////////////////fuzzifikasi error//////////////////////////////

	if(e<=-6)
 8001650:	4b46      	ldr	r3, [pc, #280]	; (800176c <Constant_Current+0x2cc>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4948      	ldr	r1, [pc, #288]	; (8001778 <Constant_Current+0x2d8>)
 8001656:	4618      	mov	r0, r3
 8001658:	f7ff fd62 	bl	8001120 <__aeabi_fcmple>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d01b      	beq.n	800169a <Constant_Current+0x1fa>
	{ eNB=1;  eNM=eNS=eZ=ePS=ePM=ePB=0;}
 8001662:	4b46      	ldr	r3, [pc, #280]	; (800177c <Constant_Current+0x2dc>)
 8001664:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001668:	601a      	str	r2, [r3, #0]
 800166a:	4b45      	ldr	r3, [pc, #276]	; (8001780 <Constant_Current+0x2e0>)
 800166c:	f04f 0200 	mov.w	r2, #0
 8001670:	601a      	str	r2, [r3, #0]
 8001672:	4b43      	ldr	r3, [pc, #268]	; (8001780 <Constant_Current+0x2e0>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a43      	ldr	r2, [pc, #268]	; (8001784 <Constant_Current+0x2e4>)
 8001678:	6013      	str	r3, [r2, #0]
 800167a:	4b42      	ldr	r3, [pc, #264]	; (8001784 <Constant_Current+0x2e4>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4a42      	ldr	r2, [pc, #264]	; (8001788 <Constant_Current+0x2e8>)
 8001680:	6013      	str	r3, [r2, #0]
 8001682:	4b41      	ldr	r3, [pc, #260]	; (8001788 <Constant_Current+0x2e8>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a41      	ldr	r2, [pc, #260]	; (800178c <Constant_Current+0x2ec>)
 8001688:	6013      	str	r3, [r2, #0]
 800168a:	4b40      	ldr	r3, [pc, #256]	; (800178c <Constant_Current+0x2ec>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4a40      	ldr	r2, [pc, #256]	; (8001790 <Constant_Current+0x2f0>)
 8001690:	6013      	str	r3, [r2, #0]
 8001692:	4b3f      	ldr	r3, [pc, #252]	; (8001790 <Constant_Current+0x2f0>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a3f      	ldr	r2, [pc, #252]	; (8001794 <Constant_Current+0x2f4>)
 8001698:	6013      	str	r3, [r2, #0]

	if(e>=-6&&e<=-4)
 800169a:	4b34      	ldr	r3, [pc, #208]	; (800176c <Constant_Current+0x2cc>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4936      	ldr	r1, [pc, #216]	; (8001778 <Constant_Current+0x2d8>)
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7ff fd47 	bl	8001134 <__aeabi_fcmpge>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d079      	beq.n	80017a0 <Constant_Current+0x300>
 80016ac:	4b2f      	ldr	r3, [pc, #188]	; (800176c <Constant_Current+0x2cc>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4939      	ldr	r1, [pc, #228]	; (8001798 <Constant_Current+0x2f8>)
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff fd34 	bl	8001120 <__aeabi_fcmple>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d070      	beq.n	80017a0 <Constant_Current+0x300>
	{ eNB=(-(e+6)/2)+1;
 80016be:	4b2b      	ldr	r3, [pc, #172]	; (800176c <Constant_Current+0x2cc>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4936      	ldr	r1, [pc, #216]	; (800179c <Constant_Current+0x2fc>)
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7ff fa7b 	bl	8000bc0 <__addsf3>
 80016ca:	4603      	mov	r3, r0
 80016cc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80016d0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7ff fc2f 	bl	8000f38 <__aeabi_fdiv>
 80016da:	4603      	mov	r3, r0
 80016dc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80016e0:	4618      	mov	r0, r3
 80016e2:	f7ff fa6d 	bl	8000bc0 <__addsf3>
 80016e6:	4603      	mov	r3, r0
 80016e8:	461a      	mov	r2, r3
 80016ea:	4b24      	ldr	r3, [pc, #144]	; (800177c <Constant_Current+0x2dc>)
 80016ec:	601a      	str	r2, [r3, #0]
	   eNM=(e+6)/2;
 80016ee:	4b1f      	ldr	r3, [pc, #124]	; (800176c <Constant_Current+0x2cc>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	492a      	ldr	r1, [pc, #168]	; (800179c <Constant_Current+0x2fc>)
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7ff fa63 	bl	8000bc0 <__addsf3>
 80016fa:	4603      	mov	r3, r0
 80016fc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001700:	4618      	mov	r0, r3
 8001702:	f7ff fc19 	bl	8000f38 <__aeabi_fdiv>
 8001706:	4603      	mov	r3, r0
 8001708:	461a      	mov	r2, r3
 800170a:	4b22      	ldr	r3, [pc, #136]	; (8001794 <Constant_Current+0x2f4>)
 800170c:	601a      	str	r2, [r3, #0]
	   eNS=eZ=ePS=ePM=ePB=0;
 800170e:	4b1c      	ldr	r3, [pc, #112]	; (8001780 <Constant_Current+0x2e0>)
 8001710:	f04f 0200 	mov.w	r2, #0
 8001714:	601a      	str	r2, [r3, #0]
 8001716:	4b1a      	ldr	r3, [pc, #104]	; (8001780 <Constant_Current+0x2e0>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a1a      	ldr	r2, [pc, #104]	; (8001784 <Constant_Current+0x2e4>)
 800171c:	6013      	str	r3, [r2, #0]
 800171e:	4b19      	ldr	r3, [pc, #100]	; (8001784 <Constant_Current+0x2e4>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a19      	ldr	r2, [pc, #100]	; (8001788 <Constant_Current+0x2e8>)
 8001724:	6013      	str	r3, [r2, #0]
 8001726:	4b18      	ldr	r3, [pc, #96]	; (8001788 <Constant_Current+0x2e8>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a18      	ldr	r2, [pc, #96]	; (800178c <Constant_Current+0x2ec>)
 800172c:	6013      	str	r3, [r2, #0]
 800172e:	4b17      	ldr	r3, [pc, #92]	; (800178c <Constant_Current+0x2ec>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4a17      	ldr	r2, [pc, #92]	; (8001790 <Constant_Current+0x2f0>)
 8001734:	6013      	str	r3, [r2, #0]
 8001736:	e1fa      	b.n	8001b2e <Constant_Current+0x68e>
 8001738:	66666666 	.word	0x66666666
 800173c:	3fe66666 	.word	0x3fe66666
 8001740:	20000cdc 	.word	0x20000cdc
 8001744:	41200000 	.word	0x41200000
 8001748:	20000f08 	.word	0x20000f08
 800174c:	20000c80 	.word	0x20000c80
 8001750:	41a00000 	.word	0x41a00000
 8001754:	41f00000 	.word	0x41f00000
 8001758:	42700000 	.word	0x42700000
 800175c:	42900000 	.word	0x42900000
 8001760:	20000f00 	.word	0x20000f00
 8001764:	20001268 	.word	0x20001268
 8001768:	200010c0 	.word	0x200010c0
 800176c:	20001278 	.word	0x20001278
 8001770:	2000127c 	.word	0x2000127c
 8001774:	20000d44 	.word	0x20000d44
 8001778:	c0c00000 	.word	0xc0c00000
 800177c:	20001280 	.word	0x20001280
 8001780:	20000c84 	.word	0x20000c84
 8001784:	20000d4c 	.word	0x20000d4c
 8001788:	20000cc0 	.word	0x20000cc0
 800178c:	200012cc 	.word	0x200012cc
 8001790:	200006b8 	.word	0x200006b8
 8001794:	200012b8 	.word	0x200012b8
 8001798:	c0800000 	.word	0xc0800000
 800179c:	40c00000 	.word	0x40c00000
	}

	else if(e>=-4&&e<=-2)
 80017a0:	4b9e      	ldr	r3, [pc, #632]	; (8001a1c <Constant_Current+0x57c>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	499e      	ldr	r1, [pc, #632]	; (8001a20 <Constant_Current+0x580>)
 80017a6:	4618      	mov	r0, r3
 80017a8:	f7ff fcc4 	bl	8001134 <__aeabi_fcmpge>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d048      	beq.n	8001844 <Constant_Current+0x3a4>
 80017b2:	4b9a      	ldr	r3, [pc, #616]	; (8001a1c <Constant_Current+0x57c>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff fcb0 	bl	8001120 <__aeabi_fcmple>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d03e      	beq.n	8001844 <Constant_Current+0x3a4>
	{ eNM=(-(e+4)/2)+1;
 80017c6:	4b95      	ldr	r3, [pc, #596]	; (8001a1c <Constant_Current+0x57c>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7ff f9f6 	bl	8000bc0 <__addsf3>
 80017d4:	4603      	mov	r3, r0
 80017d6:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80017da:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80017de:	4618      	mov	r0, r3
 80017e0:	f7ff fbaa 	bl	8000f38 <__aeabi_fdiv>
 80017e4:	4603      	mov	r3, r0
 80017e6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80017ea:	4618      	mov	r0, r3
 80017ec:	f7ff f9e8 	bl	8000bc0 <__addsf3>
 80017f0:	4603      	mov	r3, r0
 80017f2:	461a      	mov	r2, r3
 80017f4:	4b8b      	ldr	r3, [pc, #556]	; (8001a24 <Constant_Current+0x584>)
 80017f6:	601a      	str	r2, [r3, #0]
	   eNS=(e+4)/2;
 80017f8:	4b88      	ldr	r3, [pc, #544]	; (8001a1c <Constant_Current+0x57c>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001800:	4618      	mov	r0, r3
 8001802:	f7ff f9dd 	bl	8000bc0 <__addsf3>
 8001806:	4603      	mov	r3, r0
 8001808:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800180c:	4618      	mov	r0, r3
 800180e:	f7ff fb93 	bl	8000f38 <__aeabi_fdiv>
 8001812:	4603      	mov	r3, r0
 8001814:	461a      	mov	r2, r3
 8001816:	4b84      	ldr	r3, [pc, #528]	; (8001a28 <Constant_Current+0x588>)
 8001818:	601a      	str	r2, [r3, #0]
	   eNB=eZ=ePS=ePM=ePB=0;
 800181a:	4b84      	ldr	r3, [pc, #528]	; (8001a2c <Constant_Current+0x58c>)
 800181c:	f04f 0200 	mov.w	r2, #0
 8001820:	601a      	str	r2, [r3, #0]
 8001822:	4b82      	ldr	r3, [pc, #520]	; (8001a2c <Constant_Current+0x58c>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a82      	ldr	r2, [pc, #520]	; (8001a30 <Constant_Current+0x590>)
 8001828:	6013      	str	r3, [r2, #0]
 800182a:	4b81      	ldr	r3, [pc, #516]	; (8001a30 <Constant_Current+0x590>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a81      	ldr	r2, [pc, #516]	; (8001a34 <Constant_Current+0x594>)
 8001830:	6013      	str	r3, [r2, #0]
 8001832:	4b80      	ldr	r3, [pc, #512]	; (8001a34 <Constant_Current+0x594>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a80      	ldr	r2, [pc, #512]	; (8001a38 <Constant_Current+0x598>)
 8001838:	6013      	str	r3, [r2, #0]
 800183a:	4b7f      	ldr	r3, [pc, #508]	; (8001a38 <Constant_Current+0x598>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4a7f      	ldr	r2, [pc, #508]	; (8001a3c <Constant_Current+0x59c>)
 8001840:	6013      	str	r3, [r2, #0]
 8001842:	e174      	b.n	8001b2e <Constant_Current+0x68e>
	}

	else if(e>=-2&&e<=0)
 8001844:	4b75      	ldr	r3, [pc, #468]	; (8001a1c <Constant_Current+0x57c>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 800184c:	4618      	mov	r0, r3
 800184e:	f7ff fc71 	bl	8001134 <__aeabi_fcmpge>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d048      	beq.n	80018ea <Constant_Current+0x44a>
 8001858:	4b70      	ldr	r3, [pc, #448]	; (8001a1c <Constant_Current+0x57c>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f04f 0100 	mov.w	r1, #0
 8001860:	4618      	mov	r0, r3
 8001862:	f7ff fc5d 	bl	8001120 <__aeabi_fcmple>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d03e      	beq.n	80018ea <Constant_Current+0x44a>
	{ eNS=(-(e+2)/2)+1;
 800186c:	4b6b      	ldr	r3, [pc, #428]	; (8001a1c <Constant_Current+0x57c>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001874:	4618      	mov	r0, r3
 8001876:	f7ff f9a3 	bl	8000bc0 <__addsf3>
 800187a:	4603      	mov	r3, r0
 800187c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001880:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001884:	4618      	mov	r0, r3
 8001886:	f7ff fb57 	bl	8000f38 <__aeabi_fdiv>
 800188a:	4603      	mov	r3, r0
 800188c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001890:	4618      	mov	r0, r3
 8001892:	f7ff f995 	bl	8000bc0 <__addsf3>
 8001896:	4603      	mov	r3, r0
 8001898:	461a      	mov	r2, r3
 800189a:	4b63      	ldr	r3, [pc, #396]	; (8001a28 <Constant_Current+0x588>)
 800189c:	601a      	str	r2, [r3, #0]
	   eZ=(e/2)+1;
 800189e:	4b5f      	ldr	r3, [pc, #380]	; (8001a1c <Constant_Current+0x57c>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7ff fb46 	bl	8000f38 <__aeabi_fdiv>
 80018ac:	4603      	mov	r3, r0
 80018ae:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80018b2:	4618      	mov	r0, r3
 80018b4:	f7ff f984 	bl	8000bc0 <__addsf3>
 80018b8:	4603      	mov	r3, r0
 80018ba:	461a      	mov	r2, r3
 80018bc:	4b5e      	ldr	r3, [pc, #376]	; (8001a38 <Constant_Current+0x598>)
 80018be:	601a      	str	r2, [r3, #0]
	   eNB=eNM=ePS=ePM=ePB=0;
 80018c0:	4b5a      	ldr	r3, [pc, #360]	; (8001a2c <Constant_Current+0x58c>)
 80018c2:	f04f 0200 	mov.w	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	4b58      	ldr	r3, [pc, #352]	; (8001a2c <Constant_Current+0x58c>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a58      	ldr	r2, [pc, #352]	; (8001a30 <Constant_Current+0x590>)
 80018ce:	6013      	str	r3, [r2, #0]
 80018d0:	4b57      	ldr	r3, [pc, #348]	; (8001a30 <Constant_Current+0x590>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a57      	ldr	r2, [pc, #348]	; (8001a34 <Constant_Current+0x594>)
 80018d6:	6013      	str	r3, [r2, #0]
 80018d8:	4b56      	ldr	r3, [pc, #344]	; (8001a34 <Constant_Current+0x594>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a51      	ldr	r2, [pc, #324]	; (8001a24 <Constant_Current+0x584>)
 80018de:	6013      	str	r3, [r2, #0]
 80018e0:	4b50      	ldr	r3, [pc, #320]	; (8001a24 <Constant_Current+0x584>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a55      	ldr	r2, [pc, #340]	; (8001a3c <Constant_Current+0x59c>)
 80018e6:	6013      	str	r3, [r2, #0]
 80018e8:	e121      	b.n	8001b2e <Constant_Current+0x68e>
	}

	else if(e>=0&&e<=2)
 80018ea:	4b4c      	ldr	r3, [pc, #304]	; (8001a1c <Constant_Current+0x57c>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f04f 0100 	mov.w	r1, #0
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7ff fc1e 	bl	8001134 <__aeabi_fcmpge>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d03a      	beq.n	8001974 <Constant_Current+0x4d4>
 80018fe:	4b47      	ldr	r3, [pc, #284]	; (8001a1c <Constant_Current+0x57c>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001906:	4618      	mov	r0, r3
 8001908:	f7ff fc0a 	bl	8001120 <__aeabi_fcmple>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d030      	beq.n	8001974 <Constant_Current+0x4d4>
	{ eZ=-(e/2)+1;
 8001912:	4b42      	ldr	r3, [pc, #264]	; (8001a1c <Constant_Current+0x57c>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800191a:	4618      	mov	r0, r3
 800191c:	f7ff fb0c 	bl	8000f38 <__aeabi_fdiv>
 8001920:	4603      	mov	r3, r0
 8001922:	4619      	mov	r1, r3
 8001924:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8001928:	f7ff f948 	bl	8000bbc <__aeabi_fsub>
 800192c:	4603      	mov	r3, r0
 800192e:	461a      	mov	r2, r3
 8001930:	4b41      	ldr	r3, [pc, #260]	; (8001a38 <Constant_Current+0x598>)
 8001932:	601a      	str	r2, [r3, #0]
	   ePS=e/2;
 8001934:	4b39      	ldr	r3, [pc, #228]	; (8001a1c <Constant_Current+0x57c>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800193c:	4618      	mov	r0, r3
 800193e:	f7ff fafb 	bl	8000f38 <__aeabi_fdiv>
 8001942:	4603      	mov	r3, r0
 8001944:	461a      	mov	r2, r3
 8001946:	4b3b      	ldr	r3, [pc, #236]	; (8001a34 <Constant_Current+0x594>)
 8001948:	601a      	str	r2, [r3, #0]
	   eNB=eNM=eNS=ePM=ePB=0;
 800194a:	4b38      	ldr	r3, [pc, #224]	; (8001a2c <Constant_Current+0x58c>)
 800194c:	f04f 0200 	mov.w	r2, #0
 8001950:	601a      	str	r2, [r3, #0]
 8001952:	4b36      	ldr	r3, [pc, #216]	; (8001a2c <Constant_Current+0x58c>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a36      	ldr	r2, [pc, #216]	; (8001a30 <Constant_Current+0x590>)
 8001958:	6013      	str	r3, [r2, #0]
 800195a:	4b35      	ldr	r3, [pc, #212]	; (8001a30 <Constant_Current+0x590>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a32      	ldr	r2, [pc, #200]	; (8001a28 <Constant_Current+0x588>)
 8001960:	6013      	str	r3, [r2, #0]
 8001962:	4b31      	ldr	r3, [pc, #196]	; (8001a28 <Constant_Current+0x588>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a2f      	ldr	r2, [pc, #188]	; (8001a24 <Constant_Current+0x584>)
 8001968:	6013      	str	r3, [r2, #0]
 800196a:	4b2e      	ldr	r3, [pc, #184]	; (8001a24 <Constant_Current+0x584>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4a33      	ldr	r2, [pc, #204]	; (8001a3c <Constant_Current+0x59c>)
 8001970:	6013      	str	r3, [r2, #0]
 8001972:	e0dc      	b.n	8001b2e <Constant_Current+0x68e>
	}

	else if(e>=2&&e<=4)
 8001974:	4b29      	ldr	r3, [pc, #164]	; (8001a1c <Constant_Current+0x57c>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800197c:	4618      	mov	r0, r3
 800197e:	f7ff fbd9 	bl	8001134 <__aeabi_fcmpge>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d05b      	beq.n	8001a40 <Constant_Current+0x5a0>
 8001988:	4b24      	ldr	r3, [pc, #144]	; (8001a1c <Constant_Current+0x57c>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001990:	4618      	mov	r0, r3
 8001992:	f7ff fbc5 	bl	8001120 <__aeabi_fcmple>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d051      	beq.n	8001a40 <Constant_Current+0x5a0>
	{ ePS=(-(e-2)/2)+1;
 800199c:	4b1f      	ldr	r3, [pc, #124]	; (8001a1c <Constant_Current+0x57c>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7ff f909 	bl	8000bbc <__aeabi_fsub>
 80019aa:	4603      	mov	r3, r0
 80019ac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80019b0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7ff fabf 	bl	8000f38 <__aeabi_fdiv>
 80019ba:	4603      	mov	r3, r0
 80019bc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7ff f8fd 	bl	8000bc0 <__addsf3>
 80019c6:	4603      	mov	r3, r0
 80019c8:	461a      	mov	r2, r3
 80019ca:	4b1a      	ldr	r3, [pc, #104]	; (8001a34 <Constant_Current+0x594>)
 80019cc:	601a      	str	r2, [r3, #0]
	   ePM=(e-2)/2;
 80019ce:	4b13      	ldr	r3, [pc, #76]	; (8001a1c <Constant_Current+0x57c>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7ff f8f0 	bl	8000bbc <__aeabi_fsub>
 80019dc:	4603      	mov	r3, r0
 80019de:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80019e2:	4618      	mov	r0, r3
 80019e4:	f7ff faa8 	bl	8000f38 <__aeabi_fdiv>
 80019e8:	4603      	mov	r3, r0
 80019ea:	461a      	mov	r2, r3
 80019ec:	4b10      	ldr	r3, [pc, #64]	; (8001a30 <Constant_Current+0x590>)
 80019ee:	601a      	str	r2, [r3, #0]
	   eNB=eNM=eNS=eZ=ePB=0;
 80019f0:	4b0e      	ldr	r3, [pc, #56]	; (8001a2c <Constant_Current+0x58c>)
 80019f2:	f04f 0200 	mov.w	r2, #0
 80019f6:	601a      	str	r2, [r3, #0]
 80019f8:	4b0c      	ldr	r3, [pc, #48]	; (8001a2c <Constant_Current+0x58c>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a0e      	ldr	r2, [pc, #56]	; (8001a38 <Constant_Current+0x598>)
 80019fe:	6013      	str	r3, [r2, #0]
 8001a00:	4b0d      	ldr	r3, [pc, #52]	; (8001a38 <Constant_Current+0x598>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a08      	ldr	r2, [pc, #32]	; (8001a28 <Constant_Current+0x588>)
 8001a06:	6013      	str	r3, [r2, #0]
 8001a08:	4b07      	ldr	r3, [pc, #28]	; (8001a28 <Constant_Current+0x588>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a05      	ldr	r2, [pc, #20]	; (8001a24 <Constant_Current+0x584>)
 8001a0e:	6013      	str	r3, [r2, #0]
 8001a10:	4b04      	ldr	r3, [pc, #16]	; (8001a24 <Constant_Current+0x584>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a09      	ldr	r2, [pc, #36]	; (8001a3c <Constant_Current+0x59c>)
 8001a16:	6013      	str	r3, [r2, #0]
 8001a18:	e089      	b.n	8001b2e <Constant_Current+0x68e>
 8001a1a:	bf00      	nop
 8001a1c:	20001278 	.word	0x20001278
 8001a20:	c0800000 	.word	0xc0800000
 8001a24:	200012b8 	.word	0x200012b8
 8001a28:	200006b8 	.word	0x200006b8
 8001a2c:	20000c84 	.word	0x20000c84
 8001a30:	20000d4c 	.word	0x20000d4c
 8001a34:	20000cc0 	.word	0x20000cc0
 8001a38:	200012cc 	.word	0x200012cc
 8001a3c:	20001280 	.word	0x20001280
	}

	else if(e>=4&&e<=6)
 8001a40:	4b75      	ldr	r3, [pc, #468]	; (8001c18 <Constant_Current+0x778>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff fb73 	bl	8001134 <__aeabi_fcmpge>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d047      	beq.n	8001ae4 <Constant_Current+0x644>
 8001a54:	4b70      	ldr	r3, [pc, #448]	; (8001c18 <Constant_Current+0x778>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4970      	ldr	r1, [pc, #448]	; (8001c1c <Constant_Current+0x77c>)
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7ff fb60 	bl	8001120 <__aeabi_fcmple>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d03e      	beq.n	8001ae4 <Constant_Current+0x644>
	{ ePM=(-(e-4)/2)+1;
 8001a66:	4b6c      	ldr	r3, [pc, #432]	; (8001c18 <Constant_Current+0x778>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7ff f8a4 	bl	8000bbc <__aeabi_fsub>
 8001a74:	4603      	mov	r3, r0
 8001a76:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001a7a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7ff fa5a 	bl	8000f38 <__aeabi_fdiv>
 8001a84:	4603      	mov	r3, r0
 8001a86:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f7ff f898 	bl	8000bc0 <__addsf3>
 8001a90:	4603      	mov	r3, r0
 8001a92:	461a      	mov	r2, r3
 8001a94:	4b62      	ldr	r3, [pc, #392]	; (8001c20 <Constant_Current+0x780>)
 8001a96:	601a      	str	r2, [r3, #0]
	   ePB=(e-4)/2;
 8001a98:	4b5f      	ldr	r3, [pc, #380]	; (8001c18 <Constant_Current+0x778>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f7ff f88b 	bl	8000bbc <__aeabi_fsub>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001aac:	4618      	mov	r0, r3
 8001aae:	f7ff fa43 	bl	8000f38 <__aeabi_fdiv>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	461a      	mov	r2, r3
 8001ab6:	4b5b      	ldr	r3, [pc, #364]	; (8001c24 <Constant_Current+0x784>)
 8001ab8:	601a      	str	r2, [r3, #0]
	   eNB=eNM=eNS=eZ=ePS=0;
 8001aba:	4b5b      	ldr	r3, [pc, #364]	; (8001c28 <Constant_Current+0x788>)
 8001abc:	f04f 0200 	mov.w	r2, #0
 8001ac0:	601a      	str	r2, [r3, #0]
 8001ac2:	4b59      	ldr	r3, [pc, #356]	; (8001c28 <Constant_Current+0x788>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a59      	ldr	r2, [pc, #356]	; (8001c2c <Constant_Current+0x78c>)
 8001ac8:	6013      	str	r3, [r2, #0]
 8001aca:	4b58      	ldr	r3, [pc, #352]	; (8001c2c <Constant_Current+0x78c>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a58      	ldr	r2, [pc, #352]	; (8001c30 <Constant_Current+0x790>)
 8001ad0:	6013      	str	r3, [r2, #0]
 8001ad2:	4b57      	ldr	r3, [pc, #348]	; (8001c30 <Constant_Current+0x790>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4a57      	ldr	r2, [pc, #348]	; (8001c34 <Constant_Current+0x794>)
 8001ad8:	6013      	str	r3, [r2, #0]
 8001ada:	4b56      	ldr	r3, [pc, #344]	; (8001c34 <Constant_Current+0x794>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a56      	ldr	r2, [pc, #344]	; (8001c38 <Constant_Current+0x798>)
 8001ae0:	6013      	str	r3, [r2, #0]
 8001ae2:	e024      	b.n	8001b2e <Constant_Current+0x68e>
	}

	else if(e>=6)
 8001ae4:	4b4c      	ldr	r3, [pc, #304]	; (8001c18 <Constant_Current+0x778>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	494c      	ldr	r1, [pc, #304]	; (8001c1c <Constant_Current+0x77c>)
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7ff fb22 	bl	8001134 <__aeabi_fcmpge>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d01b      	beq.n	8001b2e <Constant_Current+0x68e>
	{ ePB=1; eNB=eNM=eNS=eZ=ePS=ePM=0;}
 8001af6:	4b4b      	ldr	r3, [pc, #300]	; (8001c24 <Constant_Current+0x784>)
 8001af8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001afc:	601a      	str	r2, [r3, #0]
 8001afe:	4b48      	ldr	r3, [pc, #288]	; (8001c20 <Constant_Current+0x780>)
 8001b00:	f04f 0200 	mov.w	r2, #0
 8001b04:	601a      	str	r2, [r3, #0]
 8001b06:	4b46      	ldr	r3, [pc, #280]	; (8001c20 <Constant_Current+0x780>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4a47      	ldr	r2, [pc, #284]	; (8001c28 <Constant_Current+0x788>)
 8001b0c:	6013      	str	r3, [r2, #0]
 8001b0e:	4b46      	ldr	r3, [pc, #280]	; (8001c28 <Constant_Current+0x788>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a46      	ldr	r2, [pc, #280]	; (8001c2c <Constant_Current+0x78c>)
 8001b14:	6013      	str	r3, [r2, #0]
 8001b16:	4b45      	ldr	r3, [pc, #276]	; (8001c2c <Constant_Current+0x78c>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a45      	ldr	r2, [pc, #276]	; (8001c30 <Constant_Current+0x790>)
 8001b1c:	6013      	str	r3, [r2, #0]
 8001b1e:	4b44      	ldr	r3, [pc, #272]	; (8001c30 <Constant_Current+0x790>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a44      	ldr	r2, [pc, #272]	; (8001c34 <Constant_Current+0x794>)
 8001b24:	6013      	str	r3, [r2, #0]
 8001b26:	4b43      	ldr	r3, [pc, #268]	; (8001c34 <Constant_Current+0x794>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a43      	ldr	r2, [pc, #268]	; (8001c38 <Constant_Current+0x798>)
 8001b2c:	6013      	str	r3, [r2, #0]

	/////////////////////fuzzifikasi delta error //////////////
	if(d<=-6)
 8001b2e:	4b43      	ldr	r3, [pc, #268]	; (8001c3c <Constant_Current+0x79c>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4943      	ldr	r1, [pc, #268]	; (8001c40 <Constant_Current+0x7a0>)
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7ff faf3 	bl	8001120 <__aeabi_fcmple>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d01b      	beq.n	8001b78 <Constant_Current+0x6d8>
	{ dNB=1;  dNM=dNS=dZ=dPS=dPM=dPB=0;}
 8001b40:	4b40      	ldr	r3, [pc, #256]	; (8001c44 <Constant_Current+0x7a4>)
 8001b42:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001b46:	601a      	str	r2, [r3, #0]
 8001b48:	4b3f      	ldr	r3, [pc, #252]	; (8001c48 <Constant_Current+0x7a8>)
 8001b4a:	f04f 0200 	mov.w	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	4b3d      	ldr	r3, [pc, #244]	; (8001c48 <Constant_Current+0x7a8>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a3d      	ldr	r2, [pc, #244]	; (8001c4c <Constant_Current+0x7ac>)
 8001b56:	6013      	str	r3, [r2, #0]
 8001b58:	4b3c      	ldr	r3, [pc, #240]	; (8001c4c <Constant_Current+0x7ac>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a3c      	ldr	r2, [pc, #240]	; (8001c50 <Constant_Current+0x7b0>)
 8001b5e:	6013      	str	r3, [r2, #0]
 8001b60:	4b3b      	ldr	r3, [pc, #236]	; (8001c50 <Constant_Current+0x7b0>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a3b      	ldr	r2, [pc, #236]	; (8001c54 <Constant_Current+0x7b4>)
 8001b66:	6013      	str	r3, [r2, #0]
 8001b68:	4b3a      	ldr	r3, [pc, #232]	; (8001c54 <Constant_Current+0x7b4>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a3a      	ldr	r2, [pc, #232]	; (8001c58 <Constant_Current+0x7b8>)
 8001b6e:	6013      	str	r3, [r2, #0]
 8001b70:	4b39      	ldr	r3, [pc, #228]	; (8001c58 <Constant_Current+0x7b8>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a39      	ldr	r2, [pc, #228]	; (8001c5c <Constant_Current+0x7bc>)
 8001b76:	6013      	str	r3, [r2, #0]

	if(d>=-6&&d<=-4)
 8001b78:	4b30      	ldr	r3, [pc, #192]	; (8001c3c <Constant_Current+0x79c>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4930      	ldr	r1, [pc, #192]	; (8001c40 <Constant_Current+0x7a0>)
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f7ff fad8 	bl	8001134 <__aeabi_fcmpge>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d06c      	beq.n	8001c64 <Constant_Current+0x7c4>
 8001b8a:	4b2c      	ldr	r3, [pc, #176]	; (8001c3c <Constant_Current+0x79c>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4934      	ldr	r1, [pc, #208]	; (8001c60 <Constant_Current+0x7c0>)
 8001b90:	4618      	mov	r0, r3
 8001b92:	f7ff fac5 	bl	8001120 <__aeabi_fcmple>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d063      	beq.n	8001c64 <Constant_Current+0x7c4>
	{ dNB=(-(d+6)/2)+1;
 8001b9c:	4b27      	ldr	r3, [pc, #156]	; (8001c3c <Constant_Current+0x79c>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	491e      	ldr	r1, [pc, #120]	; (8001c1c <Constant_Current+0x77c>)
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f7ff f80c 	bl	8000bc0 <__addsf3>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001bae:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f7ff f9c0 	bl	8000f38 <__aeabi_fdiv>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7fe fffe 	bl	8000bc0 <__addsf3>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	4b1e      	ldr	r3, [pc, #120]	; (8001c44 <Constant_Current+0x7a4>)
 8001bca:	601a      	str	r2, [r3, #0]
	   dNM=(d+6)/2;
 8001bcc:	4b1b      	ldr	r3, [pc, #108]	; (8001c3c <Constant_Current+0x79c>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4912      	ldr	r1, [pc, #72]	; (8001c1c <Constant_Current+0x77c>)
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7fe fff4 	bl	8000bc0 <__addsf3>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001bde:	4618      	mov	r0, r3
 8001be0:	f7ff f9aa 	bl	8000f38 <__aeabi_fdiv>
 8001be4:	4603      	mov	r3, r0
 8001be6:	461a      	mov	r2, r3
 8001be8:	4b1c      	ldr	r3, [pc, #112]	; (8001c5c <Constant_Current+0x7bc>)
 8001bea:	601a      	str	r2, [r3, #0]
	   dNS=dZ=dPS=dPM=dPB=0;
 8001bec:	4b16      	ldr	r3, [pc, #88]	; (8001c48 <Constant_Current+0x7a8>)
 8001bee:	f04f 0200 	mov.w	r2, #0
 8001bf2:	601a      	str	r2, [r3, #0]
 8001bf4:	4b14      	ldr	r3, [pc, #80]	; (8001c48 <Constant_Current+0x7a8>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a14      	ldr	r2, [pc, #80]	; (8001c4c <Constant_Current+0x7ac>)
 8001bfa:	6013      	str	r3, [r2, #0]
 8001bfc:	4b13      	ldr	r3, [pc, #76]	; (8001c4c <Constant_Current+0x7ac>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a13      	ldr	r2, [pc, #76]	; (8001c50 <Constant_Current+0x7b0>)
 8001c02:	6013      	str	r3, [r2, #0]
 8001c04:	4b12      	ldr	r3, [pc, #72]	; (8001c50 <Constant_Current+0x7b0>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a12      	ldr	r2, [pc, #72]	; (8001c54 <Constant_Current+0x7b4>)
 8001c0a:	6013      	str	r3, [r2, #0]
 8001c0c:	4b11      	ldr	r3, [pc, #68]	; (8001c54 <Constant_Current+0x7b4>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a11      	ldr	r2, [pc, #68]	; (8001c58 <Constant_Current+0x7b8>)
 8001c12:	6013      	str	r3, [r2, #0]
 8001c14:	e1ff      	b.n	8002016 <Constant_Current+0xb76>
 8001c16:	bf00      	nop
 8001c18:	20001278 	.word	0x20001278
 8001c1c:	40c00000 	.word	0x40c00000
 8001c20:	20000d4c 	.word	0x20000d4c
 8001c24:	20000c84 	.word	0x20000c84
 8001c28:	20000cc0 	.word	0x20000cc0
 8001c2c:	200012cc 	.word	0x200012cc
 8001c30:	200006b8 	.word	0x200006b8
 8001c34:	200012b8 	.word	0x200012b8
 8001c38:	20001280 	.word	0x20001280
 8001c3c:	20000d44 	.word	0x20000d44
 8001c40:	c0c00000 	.word	0xc0c00000
 8001c44:	200006f4 	.word	0x200006f4
 8001c48:	20000d54 	.word	0x20000d54
 8001c4c:	20000700 	.word	0x20000700
 8001c50:	20001294 	.word	0x20001294
 8001c54:	200012ac 	.word	0x200012ac
 8001c58:	20000918 	.word	0x20000918
 8001c5c:	20000cbc 	.word	0x20000cbc
 8001c60:	c0800000 	.word	0xc0800000
	}

	else if(d>=-4&&d<=-2)
 8001c64:	4b9e      	ldr	r3, [pc, #632]	; (8001ee0 <Constant_Current+0xa40>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	499e      	ldr	r1, [pc, #632]	; (8001ee4 <Constant_Current+0xa44>)
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7ff fa62 	bl	8001134 <__aeabi_fcmpge>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d048      	beq.n	8001d08 <Constant_Current+0x868>
 8001c76:	4b9a      	ldr	r3, [pc, #616]	; (8001ee0 <Constant_Current+0xa40>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f7ff fa4e 	bl	8001120 <__aeabi_fcmple>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d03e      	beq.n	8001d08 <Constant_Current+0x868>
	{ dNM=(-(d+4)/2)+1;
 8001c8a:	4b95      	ldr	r3, [pc, #596]	; (8001ee0 <Constant_Current+0xa40>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7fe ff94 	bl	8000bc0 <__addsf3>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001c9e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f7ff f948 	bl	8000f38 <__aeabi_fdiv>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f7fe ff86 	bl	8000bc0 <__addsf3>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	4b8b      	ldr	r3, [pc, #556]	; (8001ee8 <Constant_Current+0xa48>)
 8001cba:	601a      	str	r2, [r3, #0]
	   dNS=(d+4)/2;
 8001cbc:	4b88      	ldr	r3, [pc, #544]	; (8001ee0 <Constant_Current+0xa40>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f7fe ff7b 	bl	8000bc0 <__addsf3>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f7ff f931 	bl	8000f38 <__aeabi_fdiv>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	461a      	mov	r2, r3
 8001cda:	4b84      	ldr	r3, [pc, #528]	; (8001eec <Constant_Current+0xa4c>)
 8001cdc:	601a      	str	r2, [r3, #0]
	   dNB=dZ=dPS=dPM=dPB=0;
 8001cde:	4b84      	ldr	r3, [pc, #528]	; (8001ef0 <Constant_Current+0xa50>)
 8001ce0:	f04f 0200 	mov.w	r2, #0
 8001ce4:	601a      	str	r2, [r3, #0]
 8001ce6:	4b82      	ldr	r3, [pc, #520]	; (8001ef0 <Constant_Current+0xa50>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a82      	ldr	r2, [pc, #520]	; (8001ef4 <Constant_Current+0xa54>)
 8001cec:	6013      	str	r3, [r2, #0]
 8001cee:	4b81      	ldr	r3, [pc, #516]	; (8001ef4 <Constant_Current+0xa54>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a81      	ldr	r2, [pc, #516]	; (8001ef8 <Constant_Current+0xa58>)
 8001cf4:	6013      	str	r3, [r2, #0]
 8001cf6:	4b80      	ldr	r3, [pc, #512]	; (8001ef8 <Constant_Current+0xa58>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a80      	ldr	r2, [pc, #512]	; (8001efc <Constant_Current+0xa5c>)
 8001cfc:	6013      	str	r3, [r2, #0]
 8001cfe:	4b7f      	ldr	r3, [pc, #508]	; (8001efc <Constant_Current+0xa5c>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a7f      	ldr	r2, [pc, #508]	; (8001f00 <Constant_Current+0xa60>)
 8001d04:	6013      	str	r3, [r2, #0]
 8001d06:	e186      	b.n	8002016 <Constant_Current+0xb76>
	}

	else if(d>=-2&&d<=0)
 8001d08:	4b75      	ldr	r3, [pc, #468]	; (8001ee0 <Constant_Current+0xa40>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff fa0f 	bl	8001134 <__aeabi_fcmpge>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d048      	beq.n	8001dae <Constant_Current+0x90e>
 8001d1c:	4b70      	ldr	r3, [pc, #448]	; (8001ee0 <Constant_Current+0xa40>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f04f 0100 	mov.w	r1, #0
 8001d24:	4618      	mov	r0, r3
 8001d26:	f7ff f9fb 	bl	8001120 <__aeabi_fcmple>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d03e      	beq.n	8001dae <Constant_Current+0x90e>
	{ dNS=(-(d+2)/2)+1;
 8001d30:	4b6b      	ldr	r3, [pc, #428]	; (8001ee0 <Constant_Current+0xa40>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f7fe ff41 	bl	8000bc0 <__addsf3>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001d44:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7ff f8f5 	bl	8000f38 <__aeabi_fdiv>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001d54:	4618      	mov	r0, r3
 8001d56:	f7fe ff33 	bl	8000bc0 <__addsf3>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	4b63      	ldr	r3, [pc, #396]	; (8001eec <Constant_Current+0xa4c>)
 8001d60:	601a      	str	r2, [r3, #0]
	   dZ=(d+2)/2;
 8001d62:	4b5f      	ldr	r3, [pc, #380]	; (8001ee0 <Constant_Current+0xa40>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7fe ff28 	bl	8000bc0 <__addsf3>
 8001d70:	4603      	mov	r3, r0
 8001d72:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001d76:	4618      	mov	r0, r3
 8001d78:	f7ff f8de 	bl	8000f38 <__aeabi_fdiv>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	461a      	mov	r2, r3
 8001d80:	4b5e      	ldr	r3, [pc, #376]	; (8001efc <Constant_Current+0xa5c>)
 8001d82:	601a      	str	r2, [r3, #0]
	   dNB=dNM=dPS=dPM=dPB=0;
 8001d84:	4b5a      	ldr	r3, [pc, #360]	; (8001ef0 <Constant_Current+0xa50>)
 8001d86:	f04f 0200 	mov.w	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]
 8001d8c:	4b58      	ldr	r3, [pc, #352]	; (8001ef0 <Constant_Current+0xa50>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a58      	ldr	r2, [pc, #352]	; (8001ef4 <Constant_Current+0xa54>)
 8001d92:	6013      	str	r3, [r2, #0]
 8001d94:	4b57      	ldr	r3, [pc, #348]	; (8001ef4 <Constant_Current+0xa54>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a57      	ldr	r2, [pc, #348]	; (8001ef8 <Constant_Current+0xa58>)
 8001d9a:	6013      	str	r3, [r2, #0]
 8001d9c:	4b56      	ldr	r3, [pc, #344]	; (8001ef8 <Constant_Current+0xa58>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a51      	ldr	r2, [pc, #324]	; (8001ee8 <Constant_Current+0xa48>)
 8001da2:	6013      	str	r3, [r2, #0]
 8001da4:	4b50      	ldr	r3, [pc, #320]	; (8001ee8 <Constant_Current+0xa48>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a55      	ldr	r2, [pc, #340]	; (8001f00 <Constant_Current+0xa60>)
 8001daa:	6013      	str	r3, [r2, #0]
 8001dac:	e133      	b.n	8002016 <Constant_Current+0xb76>
	}

	else if(d>=0&&d<=2)
 8001dae:	4b4c      	ldr	r3, [pc, #304]	; (8001ee0 <Constant_Current+0xa40>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f04f 0100 	mov.w	r1, #0
 8001db6:	4618      	mov	r0, r3
 8001db8:	f7ff f9bc 	bl	8001134 <__aeabi_fcmpge>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d03a      	beq.n	8001e38 <Constant_Current+0x998>
 8001dc2:	4b47      	ldr	r3, [pc, #284]	; (8001ee0 <Constant_Current+0xa40>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f7ff f9a8 	bl	8001120 <__aeabi_fcmple>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d030      	beq.n	8001e38 <Constant_Current+0x998>
	{ dZ=-(d/2)+1;
 8001dd6:	4b42      	ldr	r3, [pc, #264]	; (8001ee0 <Constant_Current+0xa40>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001dde:	4618      	mov	r0, r3
 8001de0:	f7ff f8aa 	bl	8000f38 <__aeabi_fdiv>
 8001de4:	4603      	mov	r3, r0
 8001de6:	4619      	mov	r1, r3
 8001de8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8001dec:	f7fe fee6 	bl	8000bbc <__aeabi_fsub>
 8001df0:	4603      	mov	r3, r0
 8001df2:	461a      	mov	r2, r3
 8001df4:	4b41      	ldr	r3, [pc, #260]	; (8001efc <Constant_Current+0xa5c>)
 8001df6:	601a      	str	r2, [r3, #0]
	   dPS=d/2;
 8001df8:	4b39      	ldr	r3, [pc, #228]	; (8001ee0 <Constant_Current+0xa40>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7ff f899 	bl	8000f38 <__aeabi_fdiv>
 8001e06:	4603      	mov	r3, r0
 8001e08:	461a      	mov	r2, r3
 8001e0a:	4b3b      	ldr	r3, [pc, #236]	; (8001ef8 <Constant_Current+0xa58>)
 8001e0c:	601a      	str	r2, [r3, #0]
	   dNB=dNM=dNS=dPM=dPB=0;
 8001e0e:	4b38      	ldr	r3, [pc, #224]	; (8001ef0 <Constant_Current+0xa50>)
 8001e10:	f04f 0200 	mov.w	r2, #0
 8001e14:	601a      	str	r2, [r3, #0]
 8001e16:	4b36      	ldr	r3, [pc, #216]	; (8001ef0 <Constant_Current+0xa50>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a36      	ldr	r2, [pc, #216]	; (8001ef4 <Constant_Current+0xa54>)
 8001e1c:	6013      	str	r3, [r2, #0]
 8001e1e:	4b35      	ldr	r3, [pc, #212]	; (8001ef4 <Constant_Current+0xa54>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a32      	ldr	r2, [pc, #200]	; (8001eec <Constant_Current+0xa4c>)
 8001e24:	6013      	str	r3, [r2, #0]
 8001e26:	4b31      	ldr	r3, [pc, #196]	; (8001eec <Constant_Current+0xa4c>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a2f      	ldr	r2, [pc, #188]	; (8001ee8 <Constant_Current+0xa48>)
 8001e2c:	6013      	str	r3, [r2, #0]
 8001e2e:	4b2e      	ldr	r3, [pc, #184]	; (8001ee8 <Constant_Current+0xa48>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a33      	ldr	r2, [pc, #204]	; (8001f00 <Constant_Current+0xa60>)
 8001e34:	6013      	str	r3, [r2, #0]
 8001e36:	e0ee      	b.n	8002016 <Constant_Current+0xb76>
	}

	else if(d>=2&&d<=4)
 8001e38:	4b29      	ldr	r3, [pc, #164]	; (8001ee0 <Constant_Current+0xa40>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7ff f977 	bl	8001134 <__aeabi_fcmpge>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d05b      	beq.n	8001f04 <Constant_Current+0xa64>
 8001e4c:	4b24      	ldr	r3, [pc, #144]	; (8001ee0 <Constant_Current+0xa40>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7ff f963 	bl	8001120 <__aeabi_fcmple>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d051      	beq.n	8001f04 <Constant_Current+0xa64>
	{ dPS=(-(d-2)/2)+1;
 8001e60:	4b1f      	ldr	r3, [pc, #124]	; (8001ee0 <Constant_Current+0xa40>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f7fe fea7 	bl	8000bbc <__aeabi_fsub>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001e74:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7ff f85d 	bl	8000f38 <__aeabi_fdiv>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7fe fe9b 	bl	8000bc0 <__addsf3>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	4b1a      	ldr	r3, [pc, #104]	; (8001ef8 <Constant_Current+0xa58>)
 8001e90:	601a      	str	r2, [r3, #0]
	   dPM=(d-2)/2;
 8001e92:	4b13      	ldr	r3, [pc, #76]	; (8001ee0 <Constant_Current+0xa40>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f7fe fe8e 	bl	8000bbc <__aeabi_fsub>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7ff f846 	bl	8000f38 <__aeabi_fdiv>
 8001eac:	4603      	mov	r3, r0
 8001eae:	461a      	mov	r2, r3
 8001eb0:	4b10      	ldr	r3, [pc, #64]	; (8001ef4 <Constant_Current+0xa54>)
 8001eb2:	601a      	str	r2, [r3, #0]
	   dNB=dNM=dNS=dZ=dPB=0;
 8001eb4:	4b0e      	ldr	r3, [pc, #56]	; (8001ef0 <Constant_Current+0xa50>)
 8001eb6:	f04f 0200 	mov.w	r2, #0
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	4b0c      	ldr	r3, [pc, #48]	; (8001ef0 <Constant_Current+0xa50>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a0e      	ldr	r2, [pc, #56]	; (8001efc <Constant_Current+0xa5c>)
 8001ec2:	6013      	str	r3, [r2, #0]
 8001ec4:	4b0d      	ldr	r3, [pc, #52]	; (8001efc <Constant_Current+0xa5c>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a08      	ldr	r2, [pc, #32]	; (8001eec <Constant_Current+0xa4c>)
 8001eca:	6013      	str	r3, [r2, #0]
 8001ecc:	4b07      	ldr	r3, [pc, #28]	; (8001eec <Constant_Current+0xa4c>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a05      	ldr	r2, [pc, #20]	; (8001ee8 <Constant_Current+0xa48>)
 8001ed2:	6013      	str	r3, [r2, #0]
 8001ed4:	4b04      	ldr	r3, [pc, #16]	; (8001ee8 <Constant_Current+0xa48>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a09      	ldr	r2, [pc, #36]	; (8001f00 <Constant_Current+0xa60>)
 8001eda:	6013      	str	r3, [r2, #0]
 8001edc:	e09b      	b.n	8002016 <Constant_Current+0xb76>
 8001ede:	bf00      	nop
 8001ee0:	20000d44 	.word	0x20000d44
 8001ee4:	c0800000 	.word	0xc0800000
 8001ee8:	20000cbc 	.word	0x20000cbc
 8001eec:	20000918 	.word	0x20000918
 8001ef0:	20000d54 	.word	0x20000d54
 8001ef4:	20000700 	.word	0x20000700
 8001ef8:	20001294 	.word	0x20001294
 8001efc:	200012ac 	.word	0x200012ac
 8001f00:	200006f4 	.word	0x200006f4
	}

	else if(d>=4&&d<=6)
 8001f04:	4b28      	ldr	r3, [pc, #160]	; (8001fa8 <Constant_Current+0xb08>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f7ff f911 	bl	8001134 <__aeabi_fcmpge>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d059      	beq.n	8001fcc <Constant_Current+0xb2c>
 8001f18:	4b23      	ldr	r3, [pc, #140]	; (8001fa8 <Constant_Current+0xb08>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4923      	ldr	r1, [pc, #140]	; (8001fac <Constant_Current+0xb0c>)
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f7ff f8fe 	bl	8001120 <__aeabi_fcmple>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d050      	beq.n	8001fcc <Constant_Current+0xb2c>
	{ dPM=(-(d-4)/2)+1;
 8001f2a:	4b1f      	ldr	r3, [pc, #124]	; (8001fa8 <Constant_Current+0xb08>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7fe fe42 	bl	8000bbc <__aeabi_fsub>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001f3e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7fe fff8 	bl	8000f38 <__aeabi_fdiv>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f7fe fe36 	bl	8000bc0 <__addsf3>
 8001f54:	4603      	mov	r3, r0
 8001f56:	461a      	mov	r2, r3
 8001f58:	4b15      	ldr	r3, [pc, #84]	; (8001fb0 <Constant_Current+0xb10>)
 8001f5a:	601a      	str	r2, [r3, #0]
	   dPB=(d-4)/2;
 8001f5c:	4b12      	ldr	r3, [pc, #72]	; (8001fa8 <Constant_Current+0xb08>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001f64:	4618      	mov	r0, r3
 8001f66:	f7fe fe29 	bl	8000bbc <__aeabi_fsub>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001f70:	4618      	mov	r0, r3
 8001f72:	f7fe ffe1 	bl	8000f38 <__aeabi_fdiv>
 8001f76:	4603      	mov	r3, r0
 8001f78:	461a      	mov	r2, r3
 8001f7a:	4b0e      	ldr	r3, [pc, #56]	; (8001fb4 <Constant_Current+0xb14>)
 8001f7c:	601a      	str	r2, [r3, #0]
	   dNB=dNM=dNS=dZ=dPS=0;
 8001f7e:	4b0e      	ldr	r3, [pc, #56]	; (8001fb8 <Constant_Current+0xb18>)
 8001f80:	f04f 0200 	mov.w	r2, #0
 8001f84:	601a      	str	r2, [r3, #0]
 8001f86:	4b0c      	ldr	r3, [pc, #48]	; (8001fb8 <Constant_Current+0xb18>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a0c      	ldr	r2, [pc, #48]	; (8001fbc <Constant_Current+0xb1c>)
 8001f8c:	6013      	str	r3, [r2, #0]
 8001f8e:	4b0b      	ldr	r3, [pc, #44]	; (8001fbc <Constant_Current+0xb1c>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a0b      	ldr	r2, [pc, #44]	; (8001fc0 <Constant_Current+0xb20>)
 8001f94:	6013      	str	r3, [r2, #0]
 8001f96:	4b0a      	ldr	r3, [pc, #40]	; (8001fc0 <Constant_Current+0xb20>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a0a      	ldr	r2, [pc, #40]	; (8001fc4 <Constant_Current+0xb24>)
 8001f9c:	6013      	str	r3, [r2, #0]
 8001f9e:	4b09      	ldr	r3, [pc, #36]	; (8001fc4 <Constant_Current+0xb24>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a09      	ldr	r2, [pc, #36]	; (8001fc8 <Constant_Current+0xb28>)
 8001fa4:	6013      	str	r3, [r2, #0]
 8001fa6:	e036      	b.n	8002016 <Constant_Current+0xb76>
 8001fa8:	20000d44 	.word	0x20000d44
 8001fac:	40c00000 	.word	0x40c00000
 8001fb0:	20000700 	.word	0x20000700
 8001fb4:	20000d54 	.word	0x20000d54
 8001fb8:	20001294 	.word	0x20001294
 8001fbc:	200012ac 	.word	0x200012ac
 8001fc0:	20000918 	.word	0x20000918
 8001fc4:	20000cbc 	.word	0x20000cbc
 8001fc8:	200006f4 	.word	0x200006f4
	}

	else if(d>=6)
 8001fcc:	4b8d      	ldr	r3, [pc, #564]	; (8002204 <Constant_Current+0xd64>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	498d      	ldr	r1, [pc, #564]	; (8002208 <Constant_Current+0xd68>)
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f7ff f8ae 	bl	8001134 <__aeabi_fcmpge>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d01b      	beq.n	8002016 <Constant_Current+0xb76>
	{ dPB=1; dNB=dNM=dNS=dZ=dPS=dPM=0;}
 8001fde:	4b8b      	ldr	r3, [pc, #556]	; (800220c <Constant_Current+0xd6c>)
 8001fe0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001fe4:	601a      	str	r2, [r3, #0]
 8001fe6:	4b8a      	ldr	r3, [pc, #552]	; (8002210 <Constant_Current+0xd70>)
 8001fe8:	f04f 0200 	mov.w	r2, #0
 8001fec:	601a      	str	r2, [r3, #0]
 8001fee:	4b88      	ldr	r3, [pc, #544]	; (8002210 <Constant_Current+0xd70>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a88      	ldr	r2, [pc, #544]	; (8002214 <Constant_Current+0xd74>)
 8001ff4:	6013      	str	r3, [r2, #0]
 8001ff6:	4b87      	ldr	r3, [pc, #540]	; (8002214 <Constant_Current+0xd74>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a87      	ldr	r2, [pc, #540]	; (8002218 <Constant_Current+0xd78>)
 8001ffc:	6013      	str	r3, [r2, #0]
 8001ffe:	4b86      	ldr	r3, [pc, #536]	; (8002218 <Constant_Current+0xd78>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a86      	ldr	r2, [pc, #536]	; (800221c <Constant_Current+0xd7c>)
 8002004:	6013      	str	r3, [r2, #0]
 8002006:	4b85      	ldr	r3, [pc, #532]	; (800221c <Constant_Current+0xd7c>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a85      	ldr	r2, [pc, #532]	; (8002220 <Constant_Current+0xd80>)
 800200c:	6013      	str	r3, [r2, #0]
 800200e:	4b84      	ldr	r3, [pc, #528]	; (8002220 <Constant_Current+0xd80>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a84      	ldr	r2, [pc, #528]	; (8002224 <Constant_Current+0xd84>)
 8002014:	6013      	str	r3, [r2, #0]

	/////////////////////inferensi///////////////////////

	r1=dPB; if(eNB<dPB) r1=eNB;		//r1=max(dPB,eNB);
 8002016:	4b7d      	ldr	r3, [pc, #500]	; (800220c <Constant_Current+0xd6c>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a83      	ldr	r2, [pc, #524]	; (8002228 <Constant_Current+0xd88>)
 800201c:	6013      	str	r3, [r2, #0]
 800201e:	4b83      	ldr	r3, [pc, #524]	; (800222c <Constant_Current+0xd8c>)
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	4b7a      	ldr	r3, [pc, #488]	; (800220c <Constant_Current+0xd6c>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4619      	mov	r1, r3
 8002028:	4610      	mov	r0, r2
 800202a:	f7ff f86f 	bl	800110c <__aeabi_fcmplt>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d003      	beq.n	800203c <Constant_Current+0xb9c>
 8002034:	4b7d      	ldr	r3, [pc, #500]	; (800222c <Constant_Current+0xd8c>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a7b      	ldr	r2, [pc, #492]	; (8002228 <Constant_Current+0xd88>)
 800203a:	6013      	str	r3, [r2, #0]
	r2=dPB; if(eNM<dPB) r2=eNM;		//r2=max(dPB,eNM);
 800203c:	4b73      	ldr	r3, [pc, #460]	; (800220c <Constant_Current+0xd6c>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a7b      	ldr	r2, [pc, #492]	; (8002230 <Constant_Current+0xd90>)
 8002042:	6013      	str	r3, [r2, #0]
 8002044:	4b7b      	ldr	r3, [pc, #492]	; (8002234 <Constant_Current+0xd94>)
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	4b70      	ldr	r3, [pc, #448]	; (800220c <Constant_Current+0xd6c>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4619      	mov	r1, r3
 800204e:	4610      	mov	r0, r2
 8002050:	f7ff f85c 	bl	800110c <__aeabi_fcmplt>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d003      	beq.n	8002062 <Constant_Current+0xbc2>
 800205a:	4b76      	ldr	r3, [pc, #472]	; (8002234 <Constant_Current+0xd94>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a74      	ldr	r2, [pc, #464]	; (8002230 <Constant_Current+0xd90>)
 8002060:	6013      	str	r3, [r2, #0]
	r3=dPB; if(eNS<dPB) r3=eNS;		//r3=max(dPB,eNS);
 8002062:	4b6a      	ldr	r3, [pc, #424]	; (800220c <Constant_Current+0xd6c>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a74      	ldr	r2, [pc, #464]	; (8002238 <Constant_Current+0xd98>)
 8002068:	6013      	str	r3, [r2, #0]
 800206a:	4b74      	ldr	r3, [pc, #464]	; (800223c <Constant_Current+0xd9c>)
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	4b67      	ldr	r3, [pc, #412]	; (800220c <Constant_Current+0xd6c>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4619      	mov	r1, r3
 8002074:	4610      	mov	r0, r2
 8002076:	f7ff f849 	bl	800110c <__aeabi_fcmplt>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d003      	beq.n	8002088 <Constant_Current+0xbe8>
 8002080:	4b6e      	ldr	r3, [pc, #440]	; (800223c <Constant_Current+0xd9c>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a6c      	ldr	r2, [pc, #432]	; (8002238 <Constant_Current+0xd98>)
 8002086:	6013      	str	r3, [r2, #0]
	r4=dPB; if(eZ<dPB) r4=eZ;		//r4=max(dPB,eZ);
 8002088:	4b60      	ldr	r3, [pc, #384]	; (800220c <Constant_Current+0xd6c>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a6c      	ldr	r2, [pc, #432]	; (8002240 <Constant_Current+0xda0>)
 800208e:	6013      	str	r3, [r2, #0]
 8002090:	4b6c      	ldr	r3, [pc, #432]	; (8002244 <Constant_Current+0xda4>)
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	4b5d      	ldr	r3, [pc, #372]	; (800220c <Constant_Current+0xd6c>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4619      	mov	r1, r3
 800209a:	4610      	mov	r0, r2
 800209c:	f7ff f836 	bl	800110c <__aeabi_fcmplt>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d003      	beq.n	80020ae <Constant_Current+0xc0e>
 80020a6:	4b67      	ldr	r3, [pc, #412]	; (8002244 <Constant_Current+0xda4>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a65      	ldr	r2, [pc, #404]	; (8002240 <Constant_Current+0xda0>)
 80020ac:	6013      	str	r3, [r2, #0]
	r5=dPB; if(ePS<dPB) r5=ePS;		//r5=max(dPB,ePS);
 80020ae:	4b57      	ldr	r3, [pc, #348]	; (800220c <Constant_Current+0xd6c>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a65      	ldr	r2, [pc, #404]	; (8002248 <Constant_Current+0xda8>)
 80020b4:	6013      	str	r3, [r2, #0]
 80020b6:	4b65      	ldr	r3, [pc, #404]	; (800224c <Constant_Current+0xdac>)
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	4b54      	ldr	r3, [pc, #336]	; (800220c <Constant_Current+0xd6c>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4619      	mov	r1, r3
 80020c0:	4610      	mov	r0, r2
 80020c2:	f7ff f823 	bl	800110c <__aeabi_fcmplt>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d003      	beq.n	80020d4 <Constant_Current+0xc34>
 80020cc:	4b5f      	ldr	r3, [pc, #380]	; (800224c <Constant_Current+0xdac>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a5d      	ldr	r2, [pc, #372]	; (8002248 <Constant_Current+0xda8>)
 80020d2:	6013      	str	r3, [r2, #0]
	r6=dPB; if(ePM<dPB) r6=ePM;		//r6=max(dPB,ePM);
 80020d4:	4b4d      	ldr	r3, [pc, #308]	; (800220c <Constant_Current+0xd6c>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a5d      	ldr	r2, [pc, #372]	; (8002250 <Constant_Current+0xdb0>)
 80020da:	6013      	str	r3, [r2, #0]
 80020dc:	4b5d      	ldr	r3, [pc, #372]	; (8002254 <Constant_Current+0xdb4>)
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	4b4a      	ldr	r3, [pc, #296]	; (800220c <Constant_Current+0xd6c>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4619      	mov	r1, r3
 80020e6:	4610      	mov	r0, r2
 80020e8:	f7ff f810 	bl	800110c <__aeabi_fcmplt>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d003      	beq.n	80020fa <Constant_Current+0xc5a>
 80020f2:	4b58      	ldr	r3, [pc, #352]	; (8002254 <Constant_Current+0xdb4>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a56      	ldr	r2, [pc, #344]	; (8002250 <Constant_Current+0xdb0>)
 80020f8:	6013      	str	r3, [r2, #0]
	r7=dPB; if(ePB<dPB) r7=ePB;		//r7=max(dPB,ePB);
 80020fa:	4b44      	ldr	r3, [pc, #272]	; (800220c <Constant_Current+0xd6c>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a56      	ldr	r2, [pc, #344]	; (8002258 <Constant_Current+0xdb8>)
 8002100:	6013      	str	r3, [r2, #0]
 8002102:	4b56      	ldr	r3, [pc, #344]	; (800225c <Constant_Current+0xdbc>)
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	4b41      	ldr	r3, [pc, #260]	; (800220c <Constant_Current+0xd6c>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4619      	mov	r1, r3
 800210c:	4610      	mov	r0, r2
 800210e:	f7fe fffd 	bl	800110c <__aeabi_fcmplt>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d003      	beq.n	8002120 <Constant_Current+0xc80>
 8002118:	4b50      	ldr	r3, [pc, #320]	; (800225c <Constant_Current+0xdbc>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a4e      	ldr	r2, [pc, #312]	; (8002258 <Constant_Current+0xdb8>)
 800211e:	6013      	str	r3, [r2, #0]


	r8=dPM; if(eNB<dPM) r8=eNB;		//r8=max(dPM,eNB);
 8002120:	4b3b      	ldr	r3, [pc, #236]	; (8002210 <Constant_Current+0xd70>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a4e      	ldr	r2, [pc, #312]	; (8002260 <Constant_Current+0xdc0>)
 8002126:	6013      	str	r3, [r2, #0]
 8002128:	4b40      	ldr	r3, [pc, #256]	; (800222c <Constant_Current+0xd8c>)
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	4b38      	ldr	r3, [pc, #224]	; (8002210 <Constant_Current+0xd70>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4619      	mov	r1, r3
 8002132:	4610      	mov	r0, r2
 8002134:	f7fe ffea 	bl	800110c <__aeabi_fcmplt>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d003      	beq.n	8002146 <Constant_Current+0xca6>
 800213e:	4b3b      	ldr	r3, [pc, #236]	; (800222c <Constant_Current+0xd8c>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a47      	ldr	r2, [pc, #284]	; (8002260 <Constant_Current+0xdc0>)
 8002144:	6013      	str	r3, [r2, #0]
	r9=dPM; if(eNM<dPM) r9=eNM;		//r9=max(dPM,eNM);
 8002146:	4b32      	ldr	r3, [pc, #200]	; (8002210 <Constant_Current+0xd70>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a46      	ldr	r2, [pc, #280]	; (8002264 <Constant_Current+0xdc4>)
 800214c:	6013      	str	r3, [r2, #0]
 800214e:	4b39      	ldr	r3, [pc, #228]	; (8002234 <Constant_Current+0xd94>)
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	4b2f      	ldr	r3, [pc, #188]	; (8002210 <Constant_Current+0xd70>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4619      	mov	r1, r3
 8002158:	4610      	mov	r0, r2
 800215a:	f7fe ffd7 	bl	800110c <__aeabi_fcmplt>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d003      	beq.n	800216c <Constant_Current+0xccc>
 8002164:	4b33      	ldr	r3, [pc, #204]	; (8002234 <Constant_Current+0xd94>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a3e      	ldr	r2, [pc, #248]	; (8002264 <Constant_Current+0xdc4>)
 800216a:	6013      	str	r3, [r2, #0]
	r10=dPM; if(eNS<dPM) r10=eNS;	//r10=max(dPM,eNS);
 800216c:	4b28      	ldr	r3, [pc, #160]	; (8002210 <Constant_Current+0xd70>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a3d      	ldr	r2, [pc, #244]	; (8002268 <Constant_Current+0xdc8>)
 8002172:	6013      	str	r3, [r2, #0]
 8002174:	4b31      	ldr	r3, [pc, #196]	; (800223c <Constant_Current+0xd9c>)
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	4b25      	ldr	r3, [pc, #148]	; (8002210 <Constant_Current+0xd70>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4619      	mov	r1, r3
 800217e:	4610      	mov	r0, r2
 8002180:	f7fe ffc4 	bl	800110c <__aeabi_fcmplt>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d003      	beq.n	8002192 <Constant_Current+0xcf2>
 800218a:	4b2c      	ldr	r3, [pc, #176]	; (800223c <Constant_Current+0xd9c>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a36      	ldr	r2, [pc, #216]	; (8002268 <Constant_Current+0xdc8>)
 8002190:	6013      	str	r3, [r2, #0]
	r11=dPM; if(eZ<dPM) r11=eZ;		//r11=max(dPM,eZ);
 8002192:	4b1f      	ldr	r3, [pc, #124]	; (8002210 <Constant_Current+0xd70>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a35      	ldr	r2, [pc, #212]	; (800226c <Constant_Current+0xdcc>)
 8002198:	6013      	str	r3, [r2, #0]
 800219a:	4b2a      	ldr	r3, [pc, #168]	; (8002244 <Constant_Current+0xda4>)
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	4b1c      	ldr	r3, [pc, #112]	; (8002210 <Constant_Current+0xd70>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4619      	mov	r1, r3
 80021a4:	4610      	mov	r0, r2
 80021a6:	f7fe ffb1 	bl	800110c <__aeabi_fcmplt>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d003      	beq.n	80021b8 <Constant_Current+0xd18>
 80021b0:	4b24      	ldr	r3, [pc, #144]	; (8002244 <Constant_Current+0xda4>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a2d      	ldr	r2, [pc, #180]	; (800226c <Constant_Current+0xdcc>)
 80021b6:	6013      	str	r3, [r2, #0]
	r12=dPM; if(ePS<dPM) r12=ePS;	//r12=max(dPM,ePS);
 80021b8:	4b15      	ldr	r3, [pc, #84]	; (8002210 <Constant_Current+0xd70>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a2c      	ldr	r2, [pc, #176]	; (8002270 <Constant_Current+0xdd0>)
 80021be:	6013      	str	r3, [r2, #0]
 80021c0:	4b22      	ldr	r3, [pc, #136]	; (800224c <Constant_Current+0xdac>)
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	4b12      	ldr	r3, [pc, #72]	; (8002210 <Constant_Current+0xd70>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4619      	mov	r1, r3
 80021ca:	4610      	mov	r0, r2
 80021cc:	f7fe ff9e 	bl	800110c <__aeabi_fcmplt>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d003      	beq.n	80021de <Constant_Current+0xd3e>
 80021d6:	4b1d      	ldr	r3, [pc, #116]	; (800224c <Constant_Current+0xdac>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a25      	ldr	r2, [pc, #148]	; (8002270 <Constant_Current+0xdd0>)
 80021dc:	6013      	str	r3, [r2, #0]
	r13=dPM; if(ePM<dPM) r13=ePM;	//r13=max(dPM,ePM);
 80021de:	4b0c      	ldr	r3, [pc, #48]	; (8002210 <Constant_Current+0xd70>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a24      	ldr	r2, [pc, #144]	; (8002274 <Constant_Current+0xdd4>)
 80021e4:	6013      	str	r3, [r2, #0]
 80021e6:	4b1b      	ldr	r3, [pc, #108]	; (8002254 <Constant_Current+0xdb4>)
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	4b09      	ldr	r3, [pc, #36]	; (8002210 <Constant_Current+0xd70>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4619      	mov	r1, r3
 80021f0:	4610      	mov	r0, r2
 80021f2:	f7fe ff8b 	bl	800110c <__aeabi_fcmplt>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d03f      	beq.n	800227c <Constant_Current+0xddc>
 80021fc:	4b15      	ldr	r3, [pc, #84]	; (8002254 <Constant_Current+0xdb4>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	e03a      	b.n	8002278 <Constant_Current+0xdd8>
 8002202:	bf00      	nop
 8002204:	20000d44 	.word	0x20000d44
 8002208:	40c00000 	.word	0x40c00000
 800220c:	20000d54 	.word	0x20000d54
 8002210:	20000700 	.word	0x20000700
 8002214:	20001294 	.word	0x20001294
 8002218:	200012ac 	.word	0x200012ac
 800221c:	20000918 	.word	0x20000918
 8002220:	20000cbc 	.word	0x20000cbc
 8002224:	200006f4 	.word	0x200006f4
 8002228:	200012d0 	.word	0x200012d0
 800222c:	20001280 	.word	0x20001280
 8002230:	20000f0c 	.word	0x20000f0c
 8002234:	200012b8 	.word	0x200012b8
 8002238:	200006e0 	.word	0x200006e0
 800223c:	200006b8 	.word	0x200006b8
 8002240:	200008e8 	.word	0x200008e8
 8002244:	200012cc 	.word	0x200012cc
 8002248:	200012c0 	.word	0x200012c0
 800224c:	20000cc0 	.word	0x20000cc0
 8002250:	200008d4 	.word	0x200008d4
 8002254:	20000d4c 	.word	0x20000d4c
 8002258:	20000d30 	.word	0x20000d30
 800225c:	20000c84 	.word	0x20000c84
 8002260:	20000c98 	.word	0x20000c98
 8002264:	20000714 	.word	0x20000714
 8002268:	20000c78 	.word	0x20000c78
 800226c:	20000f04 	.word	0x20000f04
 8002270:	200012a0 	.word	0x200012a0
 8002274:	200012d4 	.word	0x200012d4
 8002278:	4a8d      	ldr	r2, [pc, #564]	; (80024b0 <Constant_Current+0x1010>)
 800227a:	6013      	str	r3, [r2, #0]
	r14=dPM; if(ePB<dPM) r14=ePB;	//r14=max(dPM,ePB);
 800227c:	4b8d      	ldr	r3, [pc, #564]	; (80024b4 <Constant_Current+0x1014>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a8d      	ldr	r2, [pc, #564]	; (80024b8 <Constant_Current+0x1018>)
 8002282:	6013      	str	r3, [r2, #0]
 8002284:	4b8d      	ldr	r3, [pc, #564]	; (80024bc <Constant_Current+0x101c>)
 8002286:	681a      	ldr	r2, [r3, #0]
 8002288:	4b8a      	ldr	r3, [pc, #552]	; (80024b4 <Constant_Current+0x1014>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4619      	mov	r1, r3
 800228e:	4610      	mov	r0, r2
 8002290:	f7fe ff3c 	bl	800110c <__aeabi_fcmplt>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d003      	beq.n	80022a2 <Constant_Current+0xe02>
 800229a:	4b88      	ldr	r3, [pc, #544]	; (80024bc <Constant_Current+0x101c>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a86      	ldr	r2, [pc, #536]	; (80024b8 <Constant_Current+0x1018>)
 80022a0:	6013      	str	r3, [r2, #0]

	r15=dPS; if(eNB<dPS) r15=eNB;	//r15=max(dPS,eNB);
 80022a2:	4b87      	ldr	r3, [pc, #540]	; (80024c0 <Constant_Current+0x1020>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a87      	ldr	r2, [pc, #540]	; (80024c4 <Constant_Current+0x1024>)
 80022a8:	6013      	str	r3, [r2, #0]
 80022aa:	4b87      	ldr	r3, [pc, #540]	; (80024c8 <Constant_Current+0x1028>)
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	4b84      	ldr	r3, [pc, #528]	; (80024c0 <Constant_Current+0x1020>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4619      	mov	r1, r3
 80022b4:	4610      	mov	r0, r2
 80022b6:	f7fe ff29 	bl	800110c <__aeabi_fcmplt>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d003      	beq.n	80022c8 <Constant_Current+0xe28>
 80022c0:	4b81      	ldr	r3, [pc, #516]	; (80024c8 <Constant_Current+0x1028>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a7f      	ldr	r2, [pc, #508]	; (80024c4 <Constant_Current+0x1024>)
 80022c6:	6013      	str	r3, [r2, #0]
	r16=dPS; if(eNM<dPS) r16=eNM;	//r16=max(dPS,eNM);
 80022c8:	4b7d      	ldr	r3, [pc, #500]	; (80024c0 <Constant_Current+0x1020>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a7f      	ldr	r2, [pc, #508]	; (80024cc <Constant_Current+0x102c>)
 80022ce:	6013      	str	r3, [r2, #0]
 80022d0:	4b7f      	ldr	r3, [pc, #508]	; (80024d0 <Constant_Current+0x1030>)
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	4b7a      	ldr	r3, [pc, #488]	; (80024c0 <Constant_Current+0x1020>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4619      	mov	r1, r3
 80022da:	4610      	mov	r0, r2
 80022dc:	f7fe ff16 	bl	800110c <__aeabi_fcmplt>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d003      	beq.n	80022ee <Constant_Current+0xe4e>
 80022e6:	4b7a      	ldr	r3, [pc, #488]	; (80024d0 <Constant_Current+0x1030>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a78      	ldr	r2, [pc, #480]	; (80024cc <Constant_Current+0x102c>)
 80022ec:	6013      	str	r3, [r2, #0]
	r17=dPS; if(eNS<dPS) r17=eNS;	//r17=max(dPS,eNS);
 80022ee:	4b74      	ldr	r3, [pc, #464]	; (80024c0 <Constant_Current+0x1020>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a78      	ldr	r2, [pc, #480]	; (80024d4 <Constant_Current+0x1034>)
 80022f4:	6013      	str	r3, [r2, #0]
 80022f6:	4b78      	ldr	r3, [pc, #480]	; (80024d8 <Constant_Current+0x1038>)
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	4b71      	ldr	r3, [pc, #452]	; (80024c0 <Constant_Current+0x1020>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4619      	mov	r1, r3
 8002300:	4610      	mov	r0, r2
 8002302:	f7fe ff03 	bl	800110c <__aeabi_fcmplt>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d003      	beq.n	8002314 <Constant_Current+0xe74>
 800230c:	4b72      	ldr	r3, [pc, #456]	; (80024d8 <Constant_Current+0x1038>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a70      	ldr	r2, [pc, #448]	; (80024d4 <Constant_Current+0x1034>)
 8002312:	6013      	str	r3, [r2, #0]
	r18=dPS; if(eZ<dPS) r18=eZ;		//r18=max(dPS,eZ);
 8002314:	4b6a      	ldr	r3, [pc, #424]	; (80024c0 <Constant_Current+0x1020>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a70      	ldr	r2, [pc, #448]	; (80024dc <Constant_Current+0x103c>)
 800231a:	6013      	str	r3, [r2, #0]
 800231c:	4b70      	ldr	r3, [pc, #448]	; (80024e0 <Constant_Current+0x1040>)
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	4b67      	ldr	r3, [pc, #412]	; (80024c0 <Constant_Current+0x1020>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4619      	mov	r1, r3
 8002326:	4610      	mov	r0, r2
 8002328:	f7fe fef0 	bl	800110c <__aeabi_fcmplt>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	d003      	beq.n	800233a <Constant_Current+0xe9a>
 8002332:	4b6b      	ldr	r3, [pc, #428]	; (80024e0 <Constant_Current+0x1040>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a69      	ldr	r2, [pc, #420]	; (80024dc <Constant_Current+0x103c>)
 8002338:	6013      	str	r3, [r2, #0]
	r19=dPS; if(ePS<dPS) r19=ePS;	//r19=max(dPS,ePS);
 800233a:	4b61      	ldr	r3, [pc, #388]	; (80024c0 <Constant_Current+0x1020>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a69      	ldr	r2, [pc, #420]	; (80024e4 <Constant_Current+0x1044>)
 8002340:	6013      	str	r3, [r2, #0]
 8002342:	4b69      	ldr	r3, [pc, #420]	; (80024e8 <Constant_Current+0x1048>)
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	4b5e      	ldr	r3, [pc, #376]	; (80024c0 <Constant_Current+0x1020>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4619      	mov	r1, r3
 800234c:	4610      	mov	r0, r2
 800234e:	f7fe fedd 	bl	800110c <__aeabi_fcmplt>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d003      	beq.n	8002360 <Constant_Current+0xec0>
 8002358:	4b63      	ldr	r3, [pc, #396]	; (80024e8 <Constant_Current+0x1048>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a61      	ldr	r2, [pc, #388]	; (80024e4 <Constant_Current+0x1044>)
 800235e:	6013      	str	r3, [r2, #0]
	r20=dPS; if(ePM<dPS) r20=ePM;	//r20=max(dPS,ePM);
 8002360:	4b57      	ldr	r3, [pc, #348]	; (80024c0 <Constant_Current+0x1020>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a61      	ldr	r2, [pc, #388]	; (80024ec <Constant_Current+0x104c>)
 8002366:	6013      	str	r3, [r2, #0]
 8002368:	4b61      	ldr	r3, [pc, #388]	; (80024f0 <Constant_Current+0x1050>)
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	4b54      	ldr	r3, [pc, #336]	; (80024c0 <Constant_Current+0x1020>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4619      	mov	r1, r3
 8002372:	4610      	mov	r0, r2
 8002374:	f7fe feca 	bl	800110c <__aeabi_fcmplt>
 8002378:	4603      	mov	r3, r0
 800237a:	2b00      	cmp	r3, #0
 800237c:	d003      	beq.n	8002386 <Constant_Current+0xee6>
 800237e:	4b5c      	ldr	r3, [pc, #368]	; (80024f0 <Constant_Current+0x1050>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a5a      	ldr	r2, [pc, #360]	; (80024ec <Constant_Current+0x104c>)
 8002384:	6013      	str	r3, [r2, #0]
	r21=dPS; if(ePB<dPS) r21=ePB;	//r21=max(dPS,ePB);
 8002386:	4b4e      	ldr	r3, [pc, #312]	; (80024c0 <Constant_Current+0x1020>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a5a      	ldr	r2, [pc, #360]	; (80024f4 <Constant_Current+0x1054>)
 800238c:	6013      	str	r3, [r2, #0]
 800238e:	4b4b      	ldr	r3, [pc, #300]	; (80024bc <Constant_Current+0x101c>)
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	4b4b      	ldr	r3, [pc, #300]	; (80024c0 <Constant_Current+0x1020>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4619      	mov	r1, r3
 8002398:	4610      	mov	r0, r2
 800239a:	f7fe feb7 	bl	800110c <__aeabi_fcmplt>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d003      	beq.n	80023ac <Constant_Current+0xf0c>
 80023a4:	4b45      	ldr	r3, [pc, #276]	; (80024bc <Constant_Current+0x101c>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a52      	ldr	r2, [pc, #328]	; (80024f4 <Constant_Current+0x1054>)
 80023aa:	6013      	str	r3, [r2, #0]

	r22=dZ; if(eNB<dZ) r22=eNB;		//r22=max(dZ,eNB);
 80023ac:	4b52      	ldr	r3, [pc, #328]	; (80024f8 <Constant_Current+0x1058>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a52      	ldr	r2, [pc, #328]	; (80024fc <Constant_Current+0x105c>)
 80023b2:	6013      	str	r3, [r2, #0]
 80023b4:	4b44      	ldr	r3, [pc, #272]	; (80024c8 <Constant_Current+0x1028>)
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	4b4f      	ldr	r3, [pc, #316]	; (80024f8 <Constant_Current+0x1058>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4619      	mov	r1, r3
 80023be:	4610      	mov	r0, r2
 80023c0:	f7fe fea4 	bl	800110c <__aeabi_fcmplt>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d003      	beq.n	80023d2 <Constant_Current+0xf32>
 80023ca:	4b3f      	ldr	r3, [pc, #252]	; (80024c8 <Constant_Current+0x1028>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a4b      	ldr	r2, [pc, #300]	; (80024fc <Constant_Current+0x105c>)
 80023d0:	6013      	str	r3, [r2, #0]
	r23=dZ; if(eNM<dZ) r23=eNM;		//r23=max(dZ,eNM);
 80023d2:	4b49      	ldr	r3, [pc, #292]	; (80024f8 <Constant_Current+0x1058>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a4a      	ldr	r2, [pc, #296]	; (8002500 <Constant_Current+0x1060>)
 80023d8:	6013      	str	r3, [r2, #0]
 80023da:	4b3d      	ldr	r3, [pc, #244]	; (80024d0 <Constant_Current+0x1030>)
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	4b46      	ldr	r3, [pc, #280]	; (80024f8 <Constant_Current+0x1058>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4619      	mov	r1, r3
 80023e4:	4610      	mov	r0, r2
 80023e6:	f7fe fe91 	bl	800110c <__aeabi_fcmplt>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d003      	beq.n	80023f8 <Constant_Current+0xf58>
 80023f0:	4b37      	ldr	r3, [pc, #220]	; (80024d0 <Constant_Current+0x1030>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a42      	ldr	r2, [pc, #264]	; (8002500 <Constant_Current+0x1060>)
 80023f6:	6013      	str	r3, [r2, #0]
	r24=dZ; if(eNS<dZ) r24=eNS;		//r24=max(dZ,eNS);
 80023f8:	4b3f      	ldr	r3, [pc, #252]	; (80024f8 <Constant_Current+0x1058>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a41      	ldr	r2, [pc, #260]	; (8002504 <Constant_Current+0x1064>)
 80023fe:	6013      	str	r3, [r2, #0]
 8002400:	4b35      	ldr	r3, [pc, #212]	; (80024d8 <Constant_Current+0x1038>)
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	4b3c      	ldr	r3, [pc, #240]	; (80024f8 <Constant_Current+0x1058>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4619      	mov	r1, r3
 800240a:	4610      	mov	r0, r2
 800240c:	f7fe fe7e 	bl	800110c <__aeabi_fcmplt>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d003      	beq.n	800241e <Constant_Current+0xf7e>
 8002416:	4b30      	ldr	r3, [pc, #192]	; (80024d8 <Constant_Current+0x1038>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a3a      	ldr	r2, [pc, #232]	; (8002504 <Constant_Current+0x1064>)
 800241c:	6013      	str	r3, [r2, #0]
	r25=dZ; if(eZ<dZ) r25=eZ;		//r25=max(dZ,eZ);
 800241e:	4b36      	ldr	r3, [pc, #216]	; (80024f8 <Constant_Current+0x1058>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a39      	ldr	r2, [pc, #228]	; (8002508 <Constant_Current+0x1068>)
 8002424:	6013      	str	r3, [r2, #0]
 8002426:	4b2e      	ldr	r3, [pc, #184]	; (80024e0 <Constant_Current+0x1040>)
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	4b33      	ldr	r3, [pc, #204]	; (80024f8 <Constant_Current+0x1058>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4619      	mov	r1, r3
 8002430:	4610      	mov	r0, r2
 8002432:	f7fe fe6b 	bl	800110c <__aeabi_fcmplt>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d003      	beq.n	8002444 <Constant_Current+0xfa4>
 800243c:	4b28      	ldr	r3, [pc, #160]	; (80024e0 <Constant_Current+0x1040>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a31      	ldr	r2, [pc, #196]	; (8002508 <Constant_Current+0x1068>)
 8002442:	6013      	str	r3, [r2, #0]
	r26=dZ; if(ePS<dZ) r26=ePS;		//r26=max(dZ,ePS);
 8002444:	4b2c      	ldr	r3, [pc, #176]	; (80024f8 <Constant_Current+0x1058>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a30      	ldr	r2, [pc, #192]	; (800250c <Constant_Current+0x106c>)
 800244a:	6013      	str	r3, [r2, #0]
 800244c:	4b26      	ldr	r3, [pc, #152]	; (80024e8 <Constant_Current+0x1048>)
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	4b29      	ldr	r3, [pc, #164]	; (80024f8 <Constant_Current+0x1058>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4619      	mov	r1, r3
 8002456:	4610      	mov	r0, r2
 8002458:	f7fe fe58 	bl	800110c <__aeabi_fcmplt>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d003      	beq.n	800246a <Constant_Current+0xfca>
 8002462:	4b21      	ldr	r3, [pc, #132]	; (80024e8 <Constant_Current+0x1048>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a29      	ldr	r2, [pc, #164]	; (800250c <Constant_Current+0x106c>)
 8002468:	6013      	str	r3, [r2, #0]
	r27=dZ; if(ePM<dZ) r27=ePM;		//r27=max(dZ,ePM);
 800246a:	4b23      	ldr	r3, [pc, #140]	; (80024f8 <Constant_Current+0x1058>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a28      	ldr	r2, [pc, #160]	; (8002510 <Constant_Current+0x1070>)
 8002470:	6013      	str	r3, [r2, #0]
 8002472:	4b1f      	ldr	r3, [pc, #124]	; (80024f0 <Constant_Current+0x1050>)
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	4b20      	ldr	r3, [pc, #128]	; (80024f8 <Constant_Current+0x1058>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4619      	mov	r1, r3
 800247c:	4610      	mov	r0, r2
 800247e:	f7fe fe45 	bl	800110c <__aeabi_fcmplt>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d003      	beq.n	8002490 <Constant_Current+0xff0>
 8002488:	4b19      	ldr	r3, [pc, #100]	; (80024f0 <Constant_Current+0x1050>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a20      	ldr	r2, [pc, #128]	; (8002510 <Constant_Current+0x1070>)
 800248e:	6013      	str	r3, [r2, #0]
	r28=dZ; if(ePB<dZ) r28=ePB;		//r28=max(dZ,ePB);
 8002490:	4b19      	ldr	r3, [pc, #100]	; (80024f8 <Constant_Current+0x1058>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a1f      	ldr	r2, [pc, #124]	; (8002514 <Constant_Current+0x1074>)
 8002496:	6013      	str	r3, [r2, #0]
 8002498:	4b08      	ldr	r3, [pc, #32]	; (80024bc <Constant_Current+0x101c>)
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	4b16      	ldr	r3, [pc, #88]	; (80024f8 <Constant_Current+0x1058>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4619      	mov	r1, r3
 80024a2:	4610      	mov	r0, r2
 80024a4:	f7fe fe32 	bl	800110c <__aeabi_fcmplt>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d038      	beq.n	8002520 <Constant_Current+0x1080>
 80024ae:	e033      	b.n	8002518 <Constant_Current+0x1078>
 80024b0:	200012d4 	.word	0x200012d4
 80024b4:	20000700 	.word	0x20000700
 80024b8:	2000067c 	.word	0x2000067c
 80024bc:	20000c84 	.word	0x20000c84
 80024c0:	20001294 	.word	0x20001294
 80024c4:	200012a4 	.word	0x200012a4
 80024c8:	20001280 	.word	0x20001280
 80024cc:	20000d48 	.word	0x20000d48
 80024d0:	200012b8 	.word	0x200012b8
 80024d4:	200008c8 	.word	0x200008c8
 80024d8:	200006b8 	.word	0x200006b8
 80024dc:	20000cc8 	.word	0x20000cc8
 80024e0:	200012cc 	.word	0x200012cc
 80024e4:	2000129c 	.word	0x2000129c
 80024e8:	20000cc0 	.word	0x20000cc0
 80024ec:	20000c90 	.word	0x20000c90
 80024f0:	20000d4c 	.word	0x20000d4c
 80024f4:	200008dc 	.word	0x200008dc
 80024f8:	200012ac 	.word	0x200012ac
 80024fc:	200010cc 	.word	0x200010cc
 8002500:	200012b4 	.word	0x200012b4
 8002504:	200012c8 	.word	0x200012c8
 8002508:	200006b4 	.word	0x200006b4
 800250c:	200008b8 	.word	0x200008b8
 8002510:	20000ca8 	.word	0x20000ca8
 8002514:	2000068c 	.word	0x2000068c
 8002518:	4b8d      	ldr	r3, [pc, #564]	; (8002750 <Constant_Current+0x12b0>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a8d      	ldr	r2, [pc, #564]	; (8002754 <Constant_Current+0x12b4>)
 800251e:	6013      	str	r3, [r2, #0]

	r29=dNS; if(eNB<dNS) r29=eNB;	//r29=max(dNS,eNB);
 8002520:	4b8d      	ldr	r3, [pc, #564]	; (8002758 <Constant_Current+0x12b8>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a8d      	ldr	r2, [pc, #564]	; (800275c <Constant_Current+0x12bc>)
 8002526:	6013      	str	r3, [r2, #0]
 8002528:	4b8d      	ldr	r3, [pc, #564]	; (8002760 <Constant_Current+0x12c0>)
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	4b8a      	ldr	r3, [pc, #552]	; (8002758 <Constant_Current+0x12b8>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4619      	mov	r1, r3
 8002532:	4610      	mov	r0, r2
 8002534:	f7fe fdea 	bl	800110c <__aeabi_fcmplt>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d003      	beq.n	8002546 <Constant_Current+0x10a6>
 800253e:	4b88      	ldr	r3, [pc, #544]	; (8002760 <Constant_Current+0x12c0>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a86      	ldr	r2, [pc, #536]	; (800275c <Constant_Current+0x12bc>)
 8002544:	6013      	str	r3, [r2, #0]
	r30=dNS; if(eNM<dNS) r30=eNM;	//r30=max(dNS,eNM);
 8002546:	4b84      	ldr	r3, [pc, #528]	; (8002758 <Constant_Current+0x12b8>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a86      	ldr	r2, [pc, #536]	; (8002764 <Constant_Current+0x12c4>)
 800254c:	6013      	str	r3, [r2, #0]
 800254e:	4b86      	ldr	r3, [pc, #536]	; (8002768 <Constant_Current+0x12c8>)
 8002550:	681a      	ldr	r2, [r3, #0]
 8002552:	4b81      	ldr	r3, [pc, #516]	; (8002758 <Constant_Current+0x12b8>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4619      	mov	r1, r3
 8002558:	4610      	mov	r0, r2
 800255a:	f7fe fdd7 	bl	800110c <__aeabi_fcmplt>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d003      	beq.n	800256c <Constant_Current+0x10cc>
 8002564:	4b80      	ldr	r3, [pc, #512]	; (8002768 <Constant_Current+0x12c8>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a7e      	ldr	r2, [pc, #504]	; (8002764 <Constant_Current+0x12c4>)
 800256a:	6013      	str	r3, [r2, #0]
	r31=dNS; if(eNS<dNS) r31=eNS;	//r31=max(dNS,eNS);
 800256c:	4b7a      	ldr	r3, [pc, #488]	; (8002758 <Constant_Current+0x12b8>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a7e      	ldr	r2, [pc, #504]	; (800276c <Constant_Current+0x12cc>)
 8002572:	6013      	str	r3, [r2, #0]
 8002574:	4b7e      	ldr	r3, [pc, #504]	; (8002770 <Constant_Current+0x12d0>)
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	4b77      	ldr	r3, [pc, #476]	; (8002758 <Constant_Current+0x12b8>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4619      	mov	r1, r3
 800257e:	4610      	mov	r0, r2
 8002580:	f7fe fdc4 	bl	800110c <__aeabi_fcmplt>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d003      	beq.n	8002592 <Constant_Current+0x10f2>
 800258a:	4b79      	ldr	r3, [pc, #484]	; (8002770 <Constant_Current+0x12d0>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a77      	ldr	r2, [pc, #476]	; (800276c <Constant_Current+0x12cc>)
 8002590:	6013      	str	r3, [r2, #0]
	r32=dNS; if(eZ<dNS) r32=eZ;		//r32=max(dNS,eZ);
 8002592:	4b71      	ldr	r3, [pc, #452]	; (8002758 <Constant_Current+0x12b8>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a77      	ldr	r2, [pc, #476]	; (8002774 <Constant_Current+0x12d4>)
 8002598:	6013      	str	r3, [r2, #0]
 800259a:	4b77      	ldr	r3, [pc, #476]	; (8002778 <Constant_Current+0x12d8>)
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	4b6e      	ldr	r3, [pc, #440]	; (8002758 <Constant_Current+0x12b8>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4619      	mov	r1, r3
 80025a4:	4610      	mov	r0, r2
 80025a6:	f7fe fdb1 	bl	800110c <__aeabi_fcmplt>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d003      	beq.n	80025b8 <Constant_Current+0x1118>
 80025b0:	4b71      	ldr	r3, [pc, #452]	; (8002778 <Constant_Current+0x12d8>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a6f      	ldr	r2, [pc, #444]	; (8002774 <Constant_Current+0x12d4>)
 80025b6:	6013      	str	r3, [r2, #0]
	r33=dNS; if(ePS<dNS) r33=ePS;	//r33=max(dNS,ePS);
 80025b8:	4b67      	ldr	r3, [pc, #412]	; (8002758 <Constant_Current+0x12b8>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a6f      	ldr	r2, [pc, #444]	; (800277c <Constant_Current+0x12dc>)
 80025be:	6013      	str	r3, [r2, #0]
 80025c0:	4b6f      	ldr	r3, [pc, #444]	; (8002780 <Constant_Current+0x12e0>)
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	4b64      	ldr	r3, [pc, #400]	; (8002758 <Constant_Current+0x12b8>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4619      	mov	r1, r3
 80025ca:	4610      	mov	r0, r2
 80025cc:	f7fe fd9e 	bl	800110c <__aeabi_fcmplt>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d003      	beq.n	80025de <Constant_Current+0x113e>
 80025d6:	4b6a      	ldr	r3, [pc, #424]	; (8002780 <Constant_Current+0x12e0>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a68      	ldr	r2, [pc, #416]	; (800277c <Constant_Current+0x12dc>)
 80025dc:	6013      	str	r3, [r2, #0]
	r34=dNS; if(ePM<dNS) r34=ePM;	//r34=max(dNS,ePM);
 80025de:	4b5e      	ldr	r3, [pc, #376]	; (8002758 <Constant_Current+0x12b8>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a68      	ldr	r2, [pc, #416]	; (8002784 <Constant_Current+0x12e4>)
 80025e4:	6013      	str	r3, [r2, #0]
 80025e6:	4b68      	ldr	r3, [pc, #416]	; (8002788 <Constant_Current+0x12e8>)
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	4b5b      	ldr	r3, [pc, #364]	; (8002758 <Constant_Current+0x12b8>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4619      	mov	r1, r3
 80025f0:	4610      	mov	r0, r2
 80025f2:	f7fe fd8b 	bl	800110c <__aeabi_fcmplt>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d003      	beq.n	8002604 <Constant_Current+0x1164>
 80025fc:	4b62      	ldr	r3, [pc, #392]	; (8002788 <Constant_Current+0x12e8>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a60      	ldr	r2, [pc, #384]	; (8002784 <Constant_Current+0x12e4>)
 8002602:	6013      	str	r3, [r2, #0]
	r35=dNS; if(ePB<dNS) r35=ePB;	//r35=max(dNS,ePB);
 8002604:	4b54      	ldr	r3, [pc, #336]	; (8002758 <Constant_Current+0x12b8>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a60      	ldr	r2, [pc, #384]	; (800278c <Constant_Current+0x12ec>)
 800260a:	6013      	str	r3, [r2, #0]
 800260c:	4b50      	ldr	r3, [pc, #320]	; (8002750 <Constant_Current+0x12b0>)
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	4b51      	ldr	r3, [pc, #324]	; (8002758 <Constant_Current+0x12b8>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4619      	mov	r1, r3
 8002616:	4610      	mov	r0, r2
 8002618:	f7fe fd78 	bl	800110c <__aeabi_fcmplt>
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	d003      	beq.n	800262a <Constant_Current+0x118a>
 8002622:	4b4b      	ldr	r3, [pc, #300]	; (8002750 <Constant_Current+0x12b0>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a59      	ldr	r2, [pc, #356]	; (800278c <Constant_Current+0x12ec>)
 8002628:	6013      	str	r3, [r2, #0]

	r36=dNM; if(eNB<dNM) r36=eNB;	//r36=max(dNM,eNB);
 800262a:	4b59      	ldr	r3, [pc, #356]	; (8002790 <Constant_Current+0x12f0>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a59      	ldr	r2, [pc, #356]	; (8002794 <Constant_Current+0x12f4>)
 8002630:	6013      	str	r3, [r2, #0]
 8002632:	4b4b      	ldr	r3, [pc, #300]	; (8002760 <Constant_Current+0x12c0>)
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	4b56      	ldr	r3, [pc, #344]	; (8002790 <Constant_Current+0x12f0>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4619      	mov	r1, r3
 800263c:	4610      	mov	r0, r2
 800263e:	f7fe fd65 	bl	800110c <__aeabi_fcmplt>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d003      	beq.n	8002650 <Constant_Current+0x11b0>
 8002648:	4b45      	ldr	r3, [pc, #276]	; (8002760 <Constant_Current+0x12c0>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a51      	ldr	r2, [pc, #324]	; (8002794 <Constant_Current+0x12f4>)
 800264e:	6013      	str	r3, [r2, #0]
	r37=dNM; if(eNM<dNM) r37=eNM;	//r37=max(dNM,eNM);
 8002650:	4b4f      	ldr	r3, [pc, #316]	; (8002790 <Constant_Current+0x12f0>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a50      	ldr	r2, [pc, #320]	; (8002798 <Constant_Current+0x12f8>)
 8002656:	6013      	str	r3, [r2, #0]
 8002658:	4b43      	ldr	r3, [pc, #268]	; (8002768 <Constant_Current+0x12c8>)
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	4b4c      	ldr	r3, [pc, #304]	; (8002790 <Constant_Current+0x12f0>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4619      	mov	r1, r3
 8002662:	4610      	mov	r0, r2
 8002664:	f7fe fd52 	bl	800110c <__aeabi_fcmplt>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d003      	beq.n	8002676 <Constant_Current+0x11d6>
 800266e:	4b3e      	ldr	r3, [pc, #248]	; (8002768 <Constant_Current+0x12c8>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a49      	ldr	r2, [pc, #292]	; (8002798 <Constant_Current+0x12f8>)
 8002674:	6013      	str	r3, [r2, #0]
	r38=dNM; if(eNS<dNM) r38=eNS;	//r38=max(dNM,eNS);
 8002676:	4b46      	ldr	r3, [pc, #280]	; (8002790 <Constant_Current+0x12f0>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a48      	ldr	r2, [pc, #288]	; (800279c <Constant_Current+0x12fc>)
 800267c:	6013      	str	r3, [r2, #0]
 800267e:	4b3c      	ldr	r3, [pc, #240]	; (8002770 <Constant_Current+0x12d0>)
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	4b43      	ldr	r3, [pc, #268]	; (8002790 <Constant_Current+0x12f0>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4619      	mov	r1, r3
 8002688:	4610      	mov	r0, r2
 800268a:	f7fe fd3f 	bl	800110c <__aeabi_fcmplt>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d003      	beq.n	800269c <Constant_Current+0x11fc>
 8002694:	4b36      	ldr	r3, [pc, #216]	; (8002770 <Constant_Current+0x12d0>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a40      	ldr	r2, [pc, #256]	; (800279c <Constant_Current+0x12fc>)
 800269a:	6013      	str	r3, [r2, #0]
	r39=dNM; if(eZ<dNM) r39=eZ;		//r39=max(dNM,eZ);
 800269c:	4b3c      	ldr	r3, [pc, #240]	; (8002790 <Constant_Current+0x12f0>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a3f      	ldr	r2, [pc, #252]	; (80027a0 <Constant_Current+0x1300>)
 80026a2:	6013      	str	r3, [r2, #0]
 80026a4:	4b34      	ldr	r3, [pc, #208]	; (8002778 <Constant_Current+0x12d8>)
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	4b39      	ldr	r3, [pc, #228]	; (8002790 <Constant_Current+0x12f0>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4619      	mov	r1, r3
 80026ae:	4610      	mov	r0, r2
 80026b0:	f7fe fd2c 	bl	800110c <__aeabi_fcmplt>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d003      	beq.n	80026c2 <Constant_Current+0x1222>
 80026ba:	4b2f      	ldr	r3, [pc, #188]	; (8002778 <Constant_Current+0x12d8>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a38      	ldr	r2, [pc, #224]	; (80027a0 <Constant_Current+0x1300>)
 80026c0:	6013      	str	r3, [r2, #0]
	r40=dNM; if(ePS<dNM) r40=ePS;	//r40=max(dNM,ePS);
 80026c2:	4b33      	ldr	r3, [pc, #204]	; (8002790 <Constant_Current+0x12f0>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a37      	ldr	r2, [pc, #220]	; (80027a4 <Constant_Current+0x1304>)
 80026c8:	6013      	str	r3, [r2, #0]
 80026ca:	4b2d      	ldr	r3, [pc, #180]	; (8002780 <Constant_Current+0x12e0>)
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	4b30      	ldr	r3, [pc, #192]	; (8002790 <Constant_Current+0x12f0>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4619      	mov	r1, r3
 80026d4:	4610      	mov	r0, r2
 80026d6:	f7fe fd19 	bl	800110c <__aeabi_fcmplt>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d003      	beq.n	80026e8 <Constant_Current+0x1248>
 80026e0:	4b27      	ldr	r3, [pc, #156]	; (8002780 <Constant_Current+0x12e0>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a2f      	ldr	r2, [pc, #188]	; (80027a4 <Constant_Current+0x1304>)
 80026e6:	6013      	str	r3, [r2, #0]
	r41=dNM; if(ePM<dNM) r41=ePM;	//r41=max(dNM,ePM);
 80026e8:	4b29      	ldr	r3, [pc, #164]	; (8002790 <Constant_Current+0x12f0>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a2e      	ldr	r2, [pc, #184]	; (80027a8 <Constant_Current+0x1308>)
 80026ee:	6013      	str	r3, [r2, #0]
 80026f0:	4b25      	ldr	r3, [pc, #148]	; (8002788 <Constant_Current+0x12e8>)
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	4b26      	ldr	r3, [pc, #152]	; (8002790 <Constant_Current+0x12f0>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4619      	mov	r1, r3
 80026fa:	4610      	mov	r0, r2
 80026fc:	f7fe fd06 	bl	800110c <__aeabi_fcmplt>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d003      	beq.n	800270e <Constant_Current+0x126e>
 8002706:	4b20      	ldr	r3, [pc, #128]	; (8002788 <Constant_Current+0x12e8>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a27      	ldr	r2, [pc, #156]	; (80027a8 <Constant_Current+0x1308>)
 800270c:	6013      	str	r3, [r2, #0]
	r42=dNM; if(ePB<dNM) r42=ePB;	//r42=max(dNM,ePB);
 800270e:	4b20      	ldr	r3, [pc, #128]	; (8002790 <Constant_Current+0x12f0>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a26      	ldr	r2, [pc, #152]	; (80027ac <Constant_Current+0x130c>)
 8002714:	6013      	str	r3, [r2, #0]
 8002716:	4b0e      	ldr	r3, [pc, #56]	; (8002750 <Constant_Current+0x12b0>)
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	4b1d      	ldr	r3, [pc, #116]	; (8002790 <Constant_Current+0x12f0>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4619      	mov	r1, r3
 8002720:	4610      	mov	r0, r2
 8002722:	f7fe fcf3 	bl	800110c <__aeabi_fcmplt>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d003      	beq.n	8002734 <Constant_Current+0x1294>
 800272c:	4b08      	ldr	r3, [pc, #32]	; (8002750 <Constant_Current+0x12b0>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a1e      	ldr	r2, [pc, #120]	; (80027ac <Constant_Current+0x130c>)
 8002732:	6013      	str	r3, [r2, #0]

	r43=dNB; if(eNB<dNB) r43=eNB;	//r43=max(dNB,eNB);
 8002734:	4b1e      	ldr	r3, [pc, #120]	; (80027b0 <Constant_Current+0x1310>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a1e      	ldr	r2, [pc, #120]	; (80027b4 <Constant_Current+0x1314>)
 800273a:	6013      	str	r3, [r2, #0]
 800273c:	4b08      	ldr	r3, [pc, #32]	; (8002760 <Constant_Current+0x12c0>)
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	4b1b      	ldr	r3, [pc, #108]	; (80027b0 <Constant_Current+0x1310>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4619      	mov	r1, r3
 8002746:	4610      	mov	r0, r2
 8002748:	f7fe fce0 	bl	800110c <__aeabi_fcmplt>
 800274c:	e034      	b.n	80027b8 <Constant_Current+0x1318>
 800274e:	bf00      	nop
 8002750:	20000c84 	.word	0x20000c84
 8002754:	2000068c 	.word	0x2000068c
 8002758:	20000918 	.word	0x20000918
 800275c:	200006ac 	.word	0x200006ac
 8002760:	20001280 	.word	0x20001280
 8002764:	20000ef4 	.word	0x20000ef4
 8002768:	200012b8 	.word	0x200012b8
 800276c:	200008cc 	.word	0x200008cc
 8002770:	200006b8 	.word	0x200006b8
 8002774:	2000091c 	.word	0x2000091c
 8002778:	200012cc 	.word	0x200012cc
 800277c:	20000cb4 	.word	0x20000cb4
 8002780:	20000cc0 	.word	0x20000cc0
 8002784:	20000ef0 	.word	0x20000ef0
 8002788:	20000d4c 	.word	0x20000d4c
 800278c:	200010c4 	.word	0x200010c4
 8002790:	20000cbc 	.word	0x20000cbc
 8002794:	200006e8 	.word	0x200006e8
 8002798:	20000ac8 	.word	0x20000ac8
 800279c:	20000c88 	.word	0x20000c88
 80027a0:	20001290 	.word	0x20001290
 80027a4:	20000d28 	.word	0x20000d28
 80027a8:	200006c4 	.word	0x200006c4
 80027ac:	200006d8 	.word	0x200006d8
 80027b0:	200006f4 	.word	0x200006f4
 80027b4:	20001298 	.word	0x20001298
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d003      	beq.n	80027c6 <Constant_Current+0x1326>
 80027be:	4b8f      	ldr	r3, [pc, #572]	; (80029fc <Constant_Current+0x155c>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a8f      	ldr	r2, [pc, #572]	; (8002a00 <Constant_Current+0x1560>)
 80027c4:	6013      	str	r3, [r2, #0]
	r44=dNB; if(eNM<dNB) r44=eNM;	//r44=max(dNB,eNM);
 80027c6:	4b8f      	ldr	r3, [pc, #572]	; (8002a04 <Constant_Current+0x1564>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a8f      	ldr	r2, [pc, #572]	; (8002a08 <Constant_Current+0x1568>)
 80027cc:	6013      	str	r3, [r2, #0]
 80027ce:	4b8f      	ldr	r3, [pc, #572]	; (8002a0c <Constant_Current+0x156c>)
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	4b8c      	ldr	r3, [pc, #560]	; (8002a04 <Constant_Current+0x1564>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4619      	mov	r1, r3
 80027d8:	4610      	mov	r0, r2
 80027da:	f7fe fc97 	bl	800110c <__aeabi_fcmplt>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d003      	beq.n	80027ec <Constant_Current+0x134c>
 80027e4:	4b89      	ldr	r3, [pc, #548]	; (8002a0c <Constant_Current+0x156c>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a87      	ldr	r2, [pc, #540]	; (8002a08 <Constant_Current+0x1568>)
 80027ea:	6013      	str	r3, [r2, #0]
	r45=dNB; if(eNS<dNB) r45=eNS;	//r45=max(dNB,eNS);
 80027ec:	4b85      	ldr	r3, [pc, #532]	; (8002a04 <Constant_Current+0x1564>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a87      	ldr	r2, [pc, #540]	; (8002a10 <Constant_Current+0x1570>)
 80027f2:	6013      	str	r3, [r2, #0]
 80027f4:	4b87      	ldr	r3, [pc, #540]	; (8002a14 <Constant_Current+0x1574>)
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	4b82      	ldr	r3, [pc, #520]	; (8002a04 <Constant_Current+0x1564>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4619      	mov	r1, r3
 80027fe:	4610      	mov	r0, r2
 8002800:	f7fe fc84 	bl	800110c <__aeabi_fcmplt>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d003      	beq.n	8002812 <Constant_Current+0x1372>
 800280a:	4b82      	ldr	r3, [pc, #520]	; (8002a14 <Constant_Current+0x1574>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a80      	ldr	r2, [pc, #512]	; (8002a10 <Constant_Current+0x1570>)
 8002810:	6013      	str	r3, [r2, #0]
	r46=dNB; if(eZ<dNB) r46=eZ;		//r46=max(dNB,eZ);
 8002812:	4b7c      	ldr	r3, [pc, #496]	; (8002a04 <Constant_Current+0x1564>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a80      	ldr	r2, [pc, #512]	; (8002a18 <Constant_Current+0x1578>)
 8002818:	6013      	str	r3, [r2, #0]
 800281a:	4b80      	ldr	r3, [pc, #512]	; (8002a1c <Constant_Current+0x157c>)
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	4b79      	ldr	r3, [pc, #484]	; (8002a04 <Constant_Current+0x1564>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4619      	mov	r1, r3
 8002824:	4610      	mov	r0, r2
 8002826:	f7fe fc71 	bl	800110c <__aeabi_fcmplt>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d003      	beq.n	8002838 <Constant_Current+0x1398>
 8002830:	4b7a      	ldr	r3, [pc, #488]	; (8002a1c <Constant_Current+0x157c>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a78      	ldr	r2, [pc, #480]	; (8002a18 <Constant_Current+0x1578>)
 8002836:	6013      	str	r3, [r2, #0]
	r47=dNB; if(ePS<dNB) r47=ePS;	//r47=max(dNB,ePS);
 8002838:	4b72      	ldr	r3, [pc, #456]	; (8002a04 <Constant_Current+0x1564>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a78      	ldr	r2, [pc, #480]	; (8002a20 <Constant_Current+0x1580>)
 800283e:	6013      	str	r3, [r2, #0]
 8002840:	4b78      	ldr	r3, [pc, #480]	; (8002a24 <Constant_Current+0x1584>)
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	4b6f      	ldr	r3, [pc, #444]	; (8002a04 <Constant_Current+0x1564>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4619      	mov	r1, r3
 800284a:	4610      	mov	r0, r2
 800284c:	f7fe fc5e 	bl	800110c <__aeabi_fcmplt>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d003      	beq.n	800285e <Constant_Current+0x13be>
 8002856:	4b73      	ldr	r3, [pc, #460]	; (8002a24 <Constant_Current+0x1584>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a71      	ldr	r2, [pc, #452]	; (8002a20 <Constant_Current+0x1580>)
 800285c:	6013      	str	r3, [r2, #0]
	r48=dNB; if(ePM<dNB) r48=ePM;	//r48=max(dNB,ePM);
 800285e:	4b69      	ldr	r3, [pc, #420]	; (8002a04 <Constant_Current+0x1564>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a71      	ldr	r2, [pc, #452]	; (8002a28 <Constant_Current+0x1588>)
 8002864:	6013      	str	r3, [r2, #0]
 8002866:	4b71      	ldr	r3, [pc, #452]	; (8002a2c <Constant_Current+0x158c>)
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	4b66      	ldr	r3, [pc, #408]	; (8002a04 <Constant_Current+0x1564>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4619      	mov	r1, r3
 8002870:	4610      	mov	r0, r2
 8002872:	f7fe fc4b 	bl	800110c <__aeabi_fcmplt>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	d003      	beq.n	8002884 <Constant_Current+0x13e4>
 800287c:	4b6b      	ldr	r3, [pc, #428]	; (8002a2c <Constant_Current+0x158c>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a69      	ldr	r2, [pc, #420]	; (8002a28 <Constant_Current+0x1588>)
 8002882:	6013      	str	r3, [r2, #0]
	r49=dNB; if(ePB<dNB) r49=ePB;	//r49=max(dNB,ePB);
 8002884:	4b5f      	ldr	r3, [pc, #380]	; (8002a04 <Constant_Current+0x1564>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a69      	ldr	r2, [pc, #420]	; (8002a30 <Constant_Current+0x1590>)
 800288a:	6013      	str	r3, [r2, #0]
 800288c:	4b69      	ldr	r3, [pc, #420]	; (8002a34 <Constant_Current+0x1594>)
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	4b5c      	ldr	r3, [pc, #368]	; (8002a04 <Constant_Current+0x1564>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4619      	mov	r1, r3
 8002896:	4610      	mov	r0, r2
 8002898:	f7fe fc38 	bl	800110c <__aeabi_fcmplt>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d003      	beq.n	80028aa <Constant_Current+0x140a>
 80028a2:	4b64      	ldr	r3, [pc, #400]	; (8002a34 <Constant_Current+0x1594>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a62      	ldr	r2, [pc, #392]	; (8002a30 <Constant_Current+0x1590>)
 80028a8:	6013      	str	r3, [r2, #0]

	///////////////////////////////DEFUZZIFIKASI///////////////////////////////////

	A=(r1*outZ)+(r2*outPS)+(r3*outPM)+(r4*outPB)+(r5*outPH)+(r6*outPH)+(r7*outPH);
 80028aa:	4b63      	ldr	r3, [pc, #396]	; (8002a38 <Constant_Current+0x1598>)
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	4b63      	ldr	r3, [pc, #396]	; (8002a3c <Constant_Current+0x159c>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4619      	mov	r1, r3
 80028b4:	4610      	mov	r0, r2
 80028b6:	f7fe fa8b 	bl	8000dd0 <__aeabi_fmul>
 80028ba:	4603      	mov	r3, r0
 80028bc:	461c      	mov	r4, r3
 80028be:	4b60      	ldr	r3, [pc, #384]	; (8002a40 <Constant_Current+0x15a0>)
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	4b60      	ldr	r3, [pc, #384]	; (8002a44 <Constant_Current+0x15a4>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4619      	mov	r1, r3
 80028c8:	4610      	mov	r0, r2
 80028ca:	f7fe fa81 	bl	8000dd0 <__aeabi_fmul>
 80028ce:	4603      	mov	r3, r0
 80028d0:	4619      	mov	r1, r3
 80028d2:	4620      	mov	r0, r4
 80028d4:	f7fe f974 	bl	8000bc0 <__addsf3>
 80028d8:	4603      	mov	r3, r0
 80028da:	461c      	mov	r4, r3
 80028dc:	4b5a      	ldr	r3, [pc, #360]	; (8002a48 <Constant_Current+0x15a8>)
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	4b5a      	ldr	r3, [pc, #360]	; (8002a4c <Constant_Current+0x15ac>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4619      	mov	r1, r3
 80028e6:	4610      	mov	r0, r2
 80028e8:	f7fe fa72 	bl	8000dd0 <__aeabi_fmul>
 80028ec:	4603      	mov	r3, r0
 80028ee:	4619      	mov	r1, r3
 80028f0:	4620      	mov	r0, r4
 80028f2:	f7fe f965 	bl	8000bc0 <__addsf3>
 80028f6:	4603      	mov	r3, r0
 80028f8:	461c      	mov	r4, r3
 80028fa:	4b55      	ldr	r3, [pc, #340]	; (8002a50 <Constant_Current+0x15b0>)
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	4b55      	ldr	r3, [pc, #340]	; (8002a54 <Constant_Current+0x15b4>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4619      	mov	r1, r3
 8002904:	4610      	mov	r0, r2
 8002906:	f7fe fa63 	bl	8000dd0 <__aeabi_fmul>
 800290a:	4603      	mov	r3, r0
 800290c:	4619      	mov	r1, r3
 800290e:	4620      	mov	r0, r4
 8002910:	f7fe f956 	bl	8000bc0 <__addsf3>
 8002914:	4603      	mov	r3, r0
 8002916:	461c      	mov	r4, r3
 8002918:	4b4f      	ldr	r3, [pc, #316]	; (8002a58 <Constant_Current+0x15b8>)
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	4b4f      	ldr	r3, [pc, #316]	; (8002a5c <Constant_Current+0x15bc>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4619      	mov	r1, r3
 8002922:	4610      	mov	r0, r2
 8002924:	f7fe fa54 	bl	8000dd0 <__aeabi_fmul>
 8002928:	4603      	mov	r3, r0
 800292a:	4619      	mov	r1, r3
 800292c:	4620      	mov	r0, r4
 800292e:	f7fe f947 	bl	8000bc0 <__addsf3>
 8002932:	4603      	mov	r3, r0
 8002934:	461c      	mov	r4, r3
 8002936:	4b4a      	ldr	r3, [pc, #296]	; (8002a60 <Constant_Current+0x15c0>)
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	4b48      	ldr	r3, [pc, #288]	; (8002a5c <Constant_Current+0x15bc>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4619      	mov	r1, r3
 8002940:	4610      	mov	r0, r2
 8002942:	f7fe fa45 	bl	8000dd0 <__aeabi_fmul>
 8002946:	4603      	mov	r3, r0
 8002948:	4619      	mov	r1, r3
 800294a:	4620      	mov	r0, r4
 800294c:	f7fe f938 	bl	8000bc0 <__addsf3>
 8002950:	4603      	mov	r3, r0
 8002952:	461c      	mov	r4, r3
 8002954:	4b43      	ldr	r3, [pc, #268]	; (8002a64 <Constant_Current+0x15c4>)
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	4b40      	ldr	r3, [pc, #256]	; (8002a5c <Constant_Current+0x15bc>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4619      	mov	r1, r3
 800295e:	4610      	mov	r0, r2
 8002960:	f7fe fa36 	bl	8000dd0 <__aeabi_fmul>
 8002964:	4603      	mov	r3, r0
 8002966:	4619      	mov	r1, r3
 8002968:	4620      	mov	r0, r4
 800296a:	f7fe f929 	bl	8000bc0 <__addsf3>
 800296e:	4603      	mov	r3, r0
 8002970:	461a      	mov	r2, r3
 8002972:	4b3d      	ldr	r3, [pc, #244]	; (8002a68 <Constant_Current+0x15c8>)
 8002974:	601a      	str	r2, [r3, #0]
	B=(r8*outNS)+(r9*outZ)+(r10*outPS)+(r11*outPM)+(r12*outPB)+(r13*outPH)+(r14*outPH);
 8002976:	4b3d      	ldr	r3, [pc, #244]	; (8002a6c <Constant_Current+0x15cc>)
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	4b3d      	ldr	r3, [pc, #244]	; (8002a70 <Constant_Current+0x15d0>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4619      	mov	r1, r3
 8002980:	4610      	mov	r0, r2
 8002982:	f7fe fa25 	bl	8000dd0 <__aeabi_fmul>
 8002986:	4603      	mov	r3, r0
 8002988:	461c      	mov	r4, r3
 800298a:	4b3a      	ldr	r3, [pc, #232]	; (8002a74 <Constant_Current+0x15d4>)
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	4b2b      	ldr	r3, [pc, #172]	; (8002a3c <Constant_Current+0x159c>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4619      	mov	r1, r3
 8002994:	4610      	mov	r0, r2
 8002996:	f7fe fa1b 	bl	8000dd0 <__aeabi_fmul>
 800299a:	4603      	mov	r3, r0
 800299c:	4619      	mov	r1, r3
 800299e:	4620      	mov	r0, r4
 80029a0:	f7fe f90e 	bl	8000bc0 <__addsf3>
 80029a4:	4603      	mov	r3, r0
 80029a6:	461c      	mov	r4, r3
 80029a8:	4b33      	ldr	r3, [pc, #204]	; (8002a78 <Constant_Current+0x15d8>)
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	4b25      	ldr	r3, [pc, #148]	; (8002a44 <Constant_Current+0x15a4>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4619      	mov	r1, r3
 80029b2:	4610      	mov	r0, r2
 80029b4:	f7fe fa0c 	bl	8000dd0 <__aeabi_fmul>
 80029b8:	4603      	mov	r3, r0
 80029ba:	4619      	mov	r1, r3
 80029bc:	4620      	mov	r0, r4
 80029be:	f7fe f8ff 	bl	8000bc0 <__addsf3>
 80029c2:	4603      	mov	r3, r0
 80029c4:	461c      	mov	r4, r3
 80029c6:	4b2d      	ldr	r3, [pc, #180]	; (8002a7c <Constant_Current+0x15dc>)
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	4b20      	ldr	r3, [pc, #128]	; (8002a4c <Constant_Current+0x15ac>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4619      	mov	r1, r3
 80029d0:	4610      	mov	r0, r2
 80029d2:	f7fe f9fd 	bl	8000dd0 <__aeabi_fmul>
 80029d6:	4603      	mov	r3, r0
 80029d8:	4619      	mov	r1, r3
 80029da:	4620      	mov	r0, r4
 80029dc:	f7fe f8f0 	bl	8000bc0 <__addsf3>
 80029e0:	4603      	mov	r3, r0
 80029e2:	461c      	mov	r4, r3
 80029e4:	4b26      	ldr	r3, [pc, #152]	; (8002a80 <Constant_Current+0x15e0>)
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	4b1a      	ldr	r3, [pc, #104]	; (8002a54 <Constant_Current+0x15b4>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4619      	mov	r1, r3
 80029ee:	4610      	mov	r0, r2
 80029f0:	f7fe f9ee 	bl	8000dd0 <__aeabi_fmul>
 80029f4:	4603      	mov	r3, r0
 80029f6:	4619      	mov	r1, r3
 80029f8:	4620      	mov	r0, r4
 80029fa:	e043      	b.n	8002a84 <Constant_Current+0x15e4>
 80029fc:	20001280 	.word	0x20001280
 8002a00:	20001298 	.word	0x20001298
 8002a04:	200006f4 	.word	0x200006f4
 8002a08:	20000ab8 	.word	0x20000ab8
 8002a0c:	200012b8 	.word	0x200012b8
 8002a10:	20000914 	.word	0x20000914
 8002a14:	200006b8 	.word	0x200006b8
 8002a18:	20000718 	.word	0x20000718
 8002a1c:	200012cc 	.word	0x200012cc
 8002a20:	20001288 	.word	0x20001288
 8002a24:	20000cc0 	.word	0x20000cc0
 8002a28:	20000d34 	.word	0x20000d34
 8002a2c:	20000d4c 	.word	0x20000d4c
 8002a30:	20000cb0 	.word	0x20000cb0
 8002a34:	20000c84 	.word	0x20000c84
 8002a38:	200012d0 	.word	0x200012d0
 8002a3c:	20000250 	.word	0x20000250
 8002a40:	20000f0c 	.word	0x20000f0c
 8002a44:	20000010 	.word	0x20000010
 8002a48:	200006e0 	.word	0x200006e0
 8002a4c:	20000014 	.word	0x20000014
 8002a50:	200008e8 	.word	0x200008e8
 8002a54:	20000018 	.word	0x20000018
 8002a58:	200012c0 	.word	0x200012c0
 8002a5c:	2000001c 	.word	0x2000001c
 8002a60:	200008d4 	.word	0x200008d4
 8002a64:	20000d30 	.word	0x20000d30
 8002a68:	2000070c 	.word	0x2000070c
 8002a6c:	20000c98 	.word	0x20000c98
 8002a70:	2000000c 	.word	0x2000000c
 8002a74:	20000714 	.word	0x20000714
 8002a78:	20000c78 	.word	0x20000c78
 8002a7c:	20000f04 	.word	0x20000f04
 8002a80:	200012a0 	.word	0x200012a0
 8002a84:	f7fe f89c 	bl	8000bc0 <__addsf3>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	461c      	mov	r4, r3
 8002a8c:	4b91      	ldr	r3, [pc, #580]	; (8002cd4 <Constant_Current+0x1834>)
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	4b91      	ldr	r3, [pc, #580]	; (8002cd8 <Constant_Current+0x1838>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4619      	mov	r1, r3
 8002a96:	4610      	mov	r0, r2
 8002a98:	f7fe f99a 	bl	8000dd0 <__aeabi_fmul>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	4620      	mov	r0, r4
 8002aa2:	f7fe f88d 	bl	8000bc0 <__addsf3>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	461c      	mov	r4, r3
 8002aaa:	4b8c      	ldr	r3, [pc, #560]	; (8002cdc <Constant_Current+0x183c>)
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	4b8a      	ldr	r3, [pc, #552]	; (8002cd8 <Constant_Current+0x1838>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	4610      	mov	r0, r2
 8002ab6:	f7fe f98b 	bl	8000dd0 <__aeabi_fmul>
 8002aba:	4603      	mov	r3, r0
 8002abc:	4619      	mov	r1, r3
 8002abe:	4620      	mov	r0, r4
 8002ac0:	f7fe f87e 	bl	8000bc0 <__addsf3>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	461a      	mov	r2, r3
 8002ac8:	4b85      	ldr	r3, [pc, #532]	; (8002ce0 <Constant_Current+0x1840>)
 8002aca:	601a      	str	r2, [r3, #0]
	C=(r15*outNM)+(r16*outNS)+(r17*outZ)+(r18*outPS)+(r19*outPM)+(r20*outPB)+(r21*outPH);
 8002acc:	4b85      	ldr	r3, [pc, #532]	; (8002ce4 <Constant_Current+0x1844>)
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	4b85      	ldr	r3, [pc, #532]	; (8002ce8 <Constant_Current+0x1848>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	4610      	mov	r0, r2
 8002ad8:	f7fe f97a 	bl	8000dd0 <__aeabi_fmul>
 8002adc:	4603      	mov	r3, r0
 8002ade:	461c      	mov	r4, r3
 8002ae0:	4b82      	ldr	r3, [pc, #520]	; (8002cec <Constant_Current+0x184c>)
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	4b82      	ldr	r3, [pc, #520]	; (8002cf0 <Constant_Current+0x1850>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4619      	mov	r1, r3
 8002aea:	4610      	mov	r0, r2
 8002aec:	f7fe f970 	bl	8000dd0 <__aeabi_fmul>
 8002af0:	4603      	mov	r3, r0
 8002af2:	4619      	mov	r1, r3
 8002af4:	4620      	mov	r0, r4
 8002af6:	f7fe f863 	bl	8000bc0 <__addsf3>
 8002afa:	4603      	mov	r3, r0
 8002afc:	461c      	mov	r4, r3
 8002afe:	4b7d      	ldr	r3, [pc, #500]	; (8002cf4 <Constant_Current+0x1854>)
 8002b00:	681a      	ldr	r2, [r3, #0]
 8002b02:	4b7d      	ldr	r3, [pc, #500]	; (8002cf8 <Constant_Current+0x1858>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4619      	mov	r1, r3
 8002b08:	4610      	mov	r0, r2
 8002b0a:	f7fe f961 	bl	8000dd0 <__aeabi_fmul>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	4619      	mov	r1, r3
 8002b12:	4620      	mov	r0, r4
 8002b14:	f7fe f854 	bl	8000bc0 <__addsf3>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	461c      	mov	r4, r3
 8002b1c:	4b77      	ldr	r3, [pc, #476]	; (8002cfc <Constant_Current+0x185c>)
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	4b77      	ldr	r3, [pc, #476]	; (8002d00 <Constant_Current+0x1860>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4619      	mov	r1, r3
 8002b26:	4610      	mov	r0, r2
 8002b28:	f7fe f952 	bl	8000dd0 <__aeabi_fmul>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	4619      	mov	r1, r3
 8002b30:	4620      	mov	r0, r4
 8002b32:	f7fe f845 	bl	8000bc0 <__addsf3>
 8002b36:	4603      	mov	r3, r0
 8002b38:	461c      	mov	r4, r3
 8002b3a:	4b72      	ldr	r3, [pc, #456]	; (8002d04 <Constant_Current+0x1864>)
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	4b72      	ldr	r3, [pc, #456]	; (8002d08 <Constant_Current+0x1868>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4619      	mov	r1, r3
 8002b44:	4610      	mov	r0, r2
 8002b46:	f7fe f943 	bl	8000dd0 <__aeabi_fmul>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	4619      	mov	r1, r3
 8002b4e:	4620      	mov	r0, r4
 8002b50:	f7fe f836 	bl	8000bc0 <__addsf3>
 8002b54:	4603      	mov	r3, r0
 8002b56:	461c      	mov	r4, r3
 8002b58:	4b6c      	ldr	r3, [pc, #432]	; (8002d0c <Constant_Current+0x186c>)
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	4b6c      	ldr	r3, [pc, #432]	; (8002d10 <Constant_Current+0x1870>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4619      	mov	r1, r3
 8002b62:	4610      	mov	r0, r2
 8002b64:	f7fe f934 	bl	8000dd0 <__aeabi_fmul>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	4620      	mov	r0, r4
 8002b6e:	f7fe f827 	bl	8000bc0 <__addsf3>
 8002b72:	4603      	mov	r3, r0
 8002b74:	461c      	mov	r4, r3
 8002b76:	4b67      	ldr	r3, [pc, #412]	; (8002d14 <Constant_Current+0x1874>)
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	4b57      	ldr	r3, [pc, #348]	; (8002cd8 <Constant_Current+0x1838>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4619      	mov	r1, r3
 8002b80:	4610      	mov	r0, r2
 8002b82:	f7fe f925 	bl	8000dd0 <__aeabi_fmul>
 8002b86:	4603      	mov	r3, r0
 8002b88:	4619      	mov	r1, r3
 8002b8a:	4620      	mov	r0, r4
 8002b8c:	f7fe f818 	bl	8000bc0 <__addsf3>
 8002b90:	4603      	mov	r3, r0
 8002b92:	461a      	mov	r2, r3
 8002b94:	4b60      	ldr	r3, [pc, #384]	; (8002d18 <Constant_Current+0x1878>)
 8002b96:	601a      	str	r2, [r3, #0]
	D=(r22*outNB)+(r23*outNM)+(r24*outNS)+(r25*outZ)+(r26*outPS)+(r27*outPM)+(r28*outPB);
 8002b98:	4b60      	ldr	r3, [pc, #384]	; (8002d1c <Constant_Current+0x187c>)
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	4b60      	ldr	r3, [pc, #384]	; (8002d20 <Constant_Current+0x1880>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4619      	mov	r1, r3
 8002ba2:	4610      	mov	r0, r2
 8002ba4:	f7fe f914 	bl	8000dd0 <__aeabi_fmul>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	461c      	mov	r4, r3
 8002bac:	4b5d      	ldr	r3, [pc, #372]	; (8002d24 <Constant_Current+0x1884>)
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	4b4d      	ldr	r3, [pc, #308]	; (8002ce8 <Constant_Current+0x1848>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	4610      	mov	r0, r2
 8002bb8:	f7fe f90a 	bl	8000dd0 <__aeabi_fmul>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	4620      	mov	r0, r4
 8002bc2:	f7fd fffd 	bl	8000bc0 <__addsf3>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	461c      	mov	r4, r3
 8002bca:	4b57      	ldr	r3, [pc, #348]	; (8002d28 <Constant_Current+0x1888>)
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	4b48      	ldr	r3, [pc, #288]	; (8002cf0 <Constant_Current+0x1850>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	4610      	mov	r0, r2
 8002bd6:	f7fe f8fb 	bl	8000dd0 <__aeabi_fmul>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	4619      	mov	r1, r3
 8002bde:	4620      	mov	r0, r4
 8002be0:	f7fd ffee 	bl	8000bc0 <__addsf3>
 8002be4:	4603      	mov	r3, r0
 8002be6:	461c      	mov	r4, r3
 8002be8:	4b50      	ldr	r3, [pc, #320]	; (8002d2c <Constant_Current+0x188c>)
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	4b42      	ldr	r3, [pc, #264]	; (8002cf8 <Constant_Current+0x1858>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4619      	mov	r1, r3
 8002bf2:	4610      	mov	r0, r2
 8002bf4:	f7fe f8ec 	bl	8000dd0 <__aeabi_fmul>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	4620      	mov	r0, r4
 8002bfe:	f7fd ffdf 	bl	8000bc0 <__addsf3>
 8002c02:	4603      	mov	r3, r0
 8002c04:	461c      	mov	r4, r3
 8002c06:	4b4a      	ldr	r3, [pc, #296]	; (8002d30 <Constant_Current+0x1890>)
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	4b3d      	ldr	r3, [pc, #244]	; (8002d00 <Constant_Current+0x1860>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4619      	mov	r1, r3
 8002c10:	4610      	mov	r0, r2
 8002c12:	f7fe f8dd 	bl	8000dd0 <__aeabi_fmul>
 8002c16:	4603      	mov	r3, r0
 8002c18:	4619      	mov	r1, r3
 8002c1a:	4620      	mov	r0, r4
 8002c1c:	f7fd ffd0 	bl	8000bc0 <__addsf3>
 8002c20:	4603      	mov	r3, r0
 8002c22:	461c      	mov	r4, r3
 8002c24:	4b43      	ldr	r3, [pc, #268]	; (8002d34 <Constant_Current+0x1894>)
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	4b37      	ldr	r3, [pc, #220]	; (8002d08 <Constant_Current+0x1868>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	4610      	mov	r0, r2
 8002c30:	f7fe f8ce 	bl	8000dd0 <__aeabi_fmul>
 8002c34:	4603      	mov	r3, r0
 8002c36:	4619      	mov	r1, r3
 8002c38:	4620      	mov	r0, r4
 8002c3a:	f7fd ffc1 	bl	8000bc0 <__addsf3>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	461c      	mov	r4, r3
 8002c42:	4b3d      	ldr	r3, [pc, #244]	; (8002d38 <Constant_Current+0x1898>)
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	4b32      	ldr	r3, [pc, #200]	; (8002d10 <Constant_Current+0x1870>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	4610      	mov	r0, r2
 8002c4e:	f7fe f8bf 	bl	8000dd0 <__aeabi_fmul>
 8002c52:	4603      	mov	r3, r0
 8002c54:	4619      	mov	r1, r3
 8002c56:	4620      	mov	r0, r4
 8002c58:	f7fd ffb2 	bl	8000bc0 <__addsf3>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	461a      	mov	r2, r3
 8002c60:	4b36      	ldr	r3, [pc, #216]	; (8002d3c <Constant_Current+0x189c>)
 8002c62:	601a      	str	r2, [r3, #0]
	E=(r29*outNH)+(r30*outNB)+(r31*outNM)+(r32*outNS)+(r33*outZ)+(r34*outPS)+(r35*outPM);
 8002c64:	4b36      	ldr	r3, [pc, #216]	; (8002d40 <Constant_Current+0x18a0>)
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	4b36      	ldr	r3, [pc, #216]	; (8002d44 <Constant_Current+0x18a4>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	4610      	mov	r0, r2
 8002c70:	f7fe f8ae 	bl	8000dd0 <__aeabi_fmul>
 8002c74:	4603      	mov	r3, r0
 8002c76:	461c      	mov	r4, r3
 8002c78:	4b33      	ldr	r3, [pc, #204]	; (8002d48 <Constant_Current+0x18a8>)
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	4b28      	ldr	r3, [pc, #160]	; (8002d20 <Constant_Current+0x1880>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4619      	mov	r1, r3
 8002c82:	4610      	mov	r0, r2
 8002c84:	f7fe f8a4 	bl	8000dd0 <__aeabi_fmul>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	4620      	mov	r0, r4
 8002c8e:	f7fd ff97 	bl	8000bc0 <__addsf3>
 8002c92:	4603      	mov	r3, r0
 8002c94:	461c      	mov	r4, r3
 8002c96:	4b2d      	ldr	r3, [pc, #180]	; (8002d4c <Constant_Current+0x18ac>)
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	4b13      	ldr	r3, [pc, #76]	; (8002ce8 <Constant_Current+0x1848>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4619      	mov	r1, r3
 8002ca0:	4610      	mov	r0, r2
 8002ca2:	f7fe f895 	bl	8000dd0 <__aeabi_fmul>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	4619      	mov	r1, r3
 8002caa:	4620      	mov	r0, r4
 8002cac:	f7fd ff88 	bl	8000bc0 <__addsf3>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	461c      	mov	r4, r3
 8002cb4:	4b26      	ldr	r3, [pc, #152]	; (8002d50 <Constant_Current+0x18b0>)
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	4b0d      	ldr	r3, [pc, #52]	; (8002cf0 <Constant_Current+0x1850>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4619      	mov	r1, r3
 8002cbe:	4610      	mov	r0, r2
 8002cc0:	f7fe f886 	bl	8000dd0 <__aeabi_fmul>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	4620      	mov	r0, r4
 8002cca:	f7fd ff79 	bl	8000bc0 <__addsf3>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	e040      	b.n	8002d54 <Constant_Current+0x18b4>
 8002cd2:	bf00      	nop
 8002cd4:	200012d4 	.word	0x200012d4
 8002cd8:	2000001c 	.word	0x2000001c
 8002cdc:	2000067c 	.word	0x2000067c
 8002ce0:	20000ab0 	.word	0x20000ab0
 8002ce4:	200012a4 	.word	0x200012a4
 8002ce8:	20000008 	.word	0x20000008
 8002cec:	20000d48 	.word	0x20000d48
 8002cf0:	2000000c 	.word	0x2000000c
 8002cf4:	200008c8 	.word	0x200008c8
 8002cf8:	20000250 	.word	0x20000250
 8002cfc:	20000cc8 	.word	0x20000cc8
 8002d00:	20000010 	.word	0x20000010
 8002d04:	2000129c 	.word	0x2000129c
 8002d08:	20000014 	.word	0x20000014
 8002d0c:	20000c90 	.word	0x20000c90
 8002d10:	20000018 	.word	0x20000018
 8002d14:	200008dc 	.word	0x200008dc
 8002d18:	20000ad0 	.word	0x20000ad0
 8002d1c:	200010cc 	.word	0x200010cc
 8002d20:	20000004 	.word	0x20000004
 8002d24:	200012b4 	.word	0x200012b4
 8002d28:	200012c8 	.word	0x200012c8
 8002d2c:	200006b4 	.word	0x200006b4
 8002d30:	200008b8 	.word	0x200008b8
 8002d34:	20000ca8 	.word	0x20000ca8
 8002d38:	2000068c 	.word	0x2000068c
 8002d3c:	20000678 	.word	0x20000678
 8002d40:	200006ac 	.word	0x200006ac
 8002d44:	20000000 	.word	0x20000000
 8002d48:	20000ef4 	.word	0x20000ef4
 8002d4c:	200008cc 	.word	0x200008cc
 8002d50:	2000091c 	.word	0x2000091c
 8002d54:	461c      	mov	r4, r3
 8002d56:	4b91      	ldr	r3, [pc, #580]	; (8002f9c <Constant_Current+0x1afc>)
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	4b91      	ldr	r3, [pc, #580]	; (8002fa0 <Constant_Current+0x1b00>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4619      	mov	r1, r3
 8002d60:	4610      	mov	r0, r2
 8002d62:	f7fe f835 	bl	8000dd0 <__aeabi_fmul>
 8002d66:	4603      	mov	r3, r0
 8002d68:	4619      	mov	r1, r3
 8002d6a:	4620      	mov	r0, r4
 8002d6c:	f7fd ff28 	bl	8000bc0 <__addsf3>
 8002d70:	4603      	mov	r3, r0
 8002d72:	461c      	mov	r4, r3
 8002d74:	4b8b      	ldr	r3, [pc, #556]	; (8002fa4 <Constant_Current+0x1b04>)
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	4b8b      	ldr	r3, [pc, #556]	; (8002fa8 <Constant_Current+0x1b08>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4619      	mov	r1, r3
 8002d7e:	4610      	mov	r0, r2
 8002d80:	f7fe f826 	bl	8000dd0 <__aeabi_fmul>
 8002d84:	4603      	mov	r3, r0
 8002d86:	4619      	mov	r1, r3
 8002d88:	4620      	mov	r0, r4
 8002d8a:	f7fd ff19 	bl	8000bc0 <__addsf3>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	461c      	mov	r4, r3
 8002d92:	4b86      	ldr	r3, [pc, #536]	; (8002fac <Constant_Current+0x1b0c>)
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	4b86      	ldr	r3, [pc, #536]	; (8002fb0 <Constant_Current+0x1b10>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	4610      	mov	r0, r2
 8002d9e:	f7fe f817 	bl	8000dd0 <__aeabi_fmul>
 8002da2:	4603      	mov	r3, r0
 8002da4:	4619      	mov	r1, r3
 8002da6:	4620      	mov	r0, r4
 8002da8:	f7fd ff0a 	bl	8000bc0 <__addsf3>
 8002dac:	4603      	mov	r3, r0
 8002dae:	461a      	mov	r2, r3
 8002db0:	4b80      	ldr	r3, [pc, #512]	; (8002fb4 <Constant_Current+0x1b14>)
 8002db2:	601a      	str	r2, [r3, #0]
	F=(r36*outNH)+(r37*outNH)+(r38*outNB)+(r39*outNM)+(r40*outNS)+(r41*outZ)+(r42*outPS);
 8002db4:	4b80      	ldr	r3, [pc, #512]	; (8002fb8 <Constant_Current+0x1b18>)
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	4b80      	ldr	r3, [pc, #512]	; (8002fbc <Constant_Current+0x1b1c>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	4610      	mov	r0, r2
 8002dc0:	f7fe f806 	bl	8000dd0 <__aeabi_fmul>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	461c      	mov	r4, r3
 8002dc8:	4b7d      	ldr	r3, [pc, #500]	; (8002fc0 <Constant_Current+0x1b20>)
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	4b7b      	ldr	r3, [pc, #492]	; (8002fbc <Constant_Current+0x1b1c>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	4610      	mov	r0, r2
 8002dd4:	f7fd fffc 	bl	8000dd0 <__aeabi_fmul>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	4619      	mov	r1, r3
 8002ddc:	4620      	mov	r0, r4
 8002dde:	f7fd feef 	bl	8000bc0 <__addsf3>
 8002de2:	4603      	mov	r3, r0
 8002de4:	461c      	mov	r4, r3
 8002de6:	4b77      	ldr	r3, [pc, #476]	; (8002fc4 <Constant_Current+0x1b24>)
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	4b77      	ldr	r3, [pc, #476]	; (8002fc8 <Constant_Current+0x1b28>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4619      	mov	r1, r3
 8002df0:	4610      	mov	r0, r2
 8002df2:	f7fd ffed 	bl	8000dd0 <__aeabi_fmul>
 8002df6:	4603      	mov	r3, r0
 8002df8:	4619      	mov	r1, r3
 8002dfa:	4620      	mov	r0, r4
 8002dfc:	f7fd fee0 	bl	8000bc0 <__addsf3>
 8002e00:	4603      	mov	r3, r0
 8002e02:	461c      	mov	r4, r3
 8002e04:	4b71      	ldr	r3, [pc, #452]	; (8002fcc <Constant_Current+0x1b2c>)
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	4b71      	ldr	r3, [pc, #452]	; (8002fd0 <Constant_Current+0x1b30>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4619      	mov	r1, r3
 8002e0e:	4610      	mov	r0, r2
 8002e10:	f7fd ffde 	bl	8000dd0 <__aeabi_fmul>
 8002e14:	4603      	mov	r3, r0
 8002e16:	4619      	mov	r1, r3
 8002e18:	4620      	mov	r0, r4
 8002e1a:	f7fd fed1 	bl	8000bc0 <__addsf3>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	461c      	mov	r4, r3
 8002e22:	4b6c      	ldr	r3, [pc, #432]	; (8002fd4 <Constant_Current+0x1b34>)
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	4b6c      	ldr	r3, [pc, #432]	; (8002fd8 <Constant_Current+0x1b38>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4619      	mov	r1, r3
 8002e2c:	4610      	mov	r0, r2
 8002e2e:	f7fd ffcf 	bl	8000dd0 <__aeabi_fmul>
 8002e32:	4603      	mov	r3, r0
 8002e34:	4619      	mov	r1, r3
 8002e36:	4620      	mov	r0, r4
 8002e38:	f7fd fec2 	bl	8000bc0 <__addsf3>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	461c      	mov	r4, r3
 8002e40:	4b66      	ldr	r3, [pc, #408]	; (8002fdc <Constant_Current+0x1b3c>)
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	4b56      	ldr	r3, [pc, #344]	; (8002fa0 <Constant_Current+0x1b00>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4619      	mov	r1, r3
 8002e4a:	4610      	mov	r0, r2
 8002e4c:	f7fd ffc0 	bl	8000dd0 <__aeabi_fmul>
 8002e50:	4603      	mov	r3, r0
 8002e52:	4619      	mov	r1, r3
 8002e54:	4620      	mov	r0, r4
 8002e56:	f7fd feb3 	bl	8000bc0 <__addsf3>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	461c      	mov	r4, r3
 8002e5e:	4b60      	ldr	r3, [pc, #384]	; (8002fe0 <Constant_Current+0x1b40>)
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	4b51      	ldr	r3, [pc, #324]	; (8002fa8 <Constant_Current+0x1b08>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4619      	mov	r1, r3
 8002e68:	4610      	mov	r0, r2
 8002e6a:	f7fd ffb1 	bl	8000dd0 <__aeabi_fmul>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	4619      	mov	r1, r3
 8002e72:	4620      	mov	r0, r4
 8002e74:	f7fd fea4 	bl	8000bc0 <__addsf3>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	461a      	mov	r2, r3
 8002e7c:	4b59      	ldr	r3, [pc, #356]	; (8002fe4 <Constant_Current+0x1b44>)
 8002e7e:	601a      	str	r2, [r3, #0]
	G=(r43*outNH)+(r44*outNH)+(r45*outNH)+(r46*outNB)+(r47*outNM)+(r48*outNS)+(r49*outZ);
 8002e80:	4b59      	ldr	r3, [pc, #356]	; (8002fe8 <Constant_Current+0x1b48>)
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	4b4d      	ldr	r3, [pc, #308]	; (8002fbc <Constant_Current+0x1b1c>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4619      	mov	r1, r3
 8002e8a:	4610      	mov	r0, r2
 8002e8c:	f7fd ffa0 	bl	8000dd0 <__aeabi_fmul>
 8002e90:	4603      	mov	r3, r0
 8002e92:	461c      	mov	r4, r3
 8002e94:	4b55      	ldr	r3, [pc, #340]	; (8002fec <Constant_Current+0x1b4c>)
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	4b48      	ldr	r3, [pc, #288]	; (8002fbc <Constant_Current+0x1b1c>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	4610      	mov	r0, r2
 8002ea0:	f7fd ff96 	bl	8000dd0 <__aeabi_fmul>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	4620      	mov	r0, r4
 8002eaa:	f7fd fe89 	bl	8000bc0 <__addsf3>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	461c      	mov	r4, r3
 8002eb2:	4b4f      	ldr	r3, [pc, #316]	; (8002ff0 <Constant_Current+0x1b50>)
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	4b41      	ldr	r3, [pc, #260]	; (8002fbc <Constant_Current+0x1b1c>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4619      	mov	r1, r3
 8002ebc:	4610      	mov	r0, r2
 8002ebe:	f7fd ff87 	bl	8000dd0 <__aeabi_fmul>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	4620      	mov	r0, r4
 8002ec8:	f7fd fe7a 	bl	8000bc0 <__addsf3>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	461c      	mov	r4, r3
 8002ed0:	4b48      	ldr	r3, [pc, #288]	; (8002ff4 <Constant_Current+0x1b54>)
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	4b3c      	ldr	r3, [pc, #240]	; (8002fc8 <Constant_Current+0x1b28>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4619      	mov	r1, r3
 8002eda:	4610      	mov	r0, r2
 8002edc:	f7fd ff78 	bl	8000dd0 <__aeabi_fmul>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	4619      	mov	r1, r3
 8002ee4:	4620      	mov	r0, r4
 8002ee6:	f7fd fe6b 	bl	8000bc0 <__addsf3>
 8002eea:	4603      	mov	r3, r0
 8002eec:	461c      	mov	r4, r3
 8002eee:	4b42      	ldr	r3, [pc, #264]	; (8002ff8 <Constant_Current+0x1b58>)
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	4b37      	ldr	r3, [pc, #220]	; (8002fd0 <Constant_Current+0x1b30>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4619      	mov	r1, r3
 8002ef8:	4610      	mov	r0, r2
 8002efa:	f7fd ff69 	bl	8000dd0 <__aeabi_fmul>
 8002efe:	4603      	mov	r3, r0
 8002f00:	4619      	mov	r1, r3
 8002f02:	4620      	mov	r0, r4
 8002f04:	f7fd fe5c 	bl	8000bc0 <__addsf3>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	461c      	mov	r4, r3
 8002f0c:	4b3b      	ldr	r3, [pc, #236]	; (8002ffc <Constant_Current+0x1b5c>)
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	4b31      	ldr	r3, [pc, #196]	; (8002fd8 <Constant_Current+0x1b38>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4619      	mov	r1, r3
 8002f16:	4610      	mov	r0, r2
 8002f18:	f7fd ff5a 	bl	8000dd0 <__aeabi_fmul>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	4619      	mov	r1, r3
 8002f20:	4620      	mov	r0, r4
 8002f22:	f7fd fe4d 	bl	8000bc0 <__addsf3>
 8002f26:	4603      	mov	r3, r0
 8002f28:	461c      	mov	r4, r3
 8002f2a:	4b35      	ldr	r3, [pc, #212]	; (8003000 <Constant_Current+0x1b60>)
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	4b1c      	ldr	r3, [pc, #112]	; (8002fa0 <Constant_Current+0x1b00>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4619      	mov	r1, r3
 8002f34:	4610      	mov	r0, r2
 8002f36:	f7fd ff4b 	bl	8000dd0 <__aeabi_fmul>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	4620      	mov	r0, r4
 8002f40:	f7fd fe3e 	bl	8000bc0 <__addsf3>
 8002f44:	4603      	mov	r3, r0
 8002f46:	461a      	mov	r2, r3
 8002f48:	4b2e      	ldr	r3, [pc, #184]	; (8003004 <Constant_Current+0x1b64>)
 8002f4a:	601a      	str	r2, [r3, #0]

	H=r1+r2+r3+r4+r5+r6+r7+r8+r9+r10+r11+r12+r13+r14+r15+r16+ r17+ r18+ r19+ r20+ r21+ r22+ r23+ r24+r25+r26+r27+r28+r29+r30+r31+r32+r33+r34+r35+r36+r37+r38+r39+r40+r41+r42+r43+r44+r45+r46+r47+r48+r49;
 8002f4c:	4b2e      	ldr	r3, [pc, #184]	; (8003008 <Constant_Current+0x1b68>)
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	4b2e      	ldr	r3, [pc, #184]	; (800300c <Constant_Current+0x1b6c>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4619      	mov	r1, r3
 8002f56:	4610      	mov	r0, r2
 8002f58:	f7fd fe32 	bl	8000bc0 <__addsf3>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	461a      	mov	r2, r3
 8002f60:	4b2b      	ldr	r3, [pc, #172]	; (8003010 <Constant_Current+0x1b70>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4619      	mov	r1, r3
 8002f66:	4610      	mov	r0, r2
 8002f68:	f7fd fe2a 	bl	8000bc0 <__addsf3>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	461a      	mov	r2, r3
 8002f70:	4b28      	ldr	r3, [pc, #160]	; (8003014 <Constant_Current+0x1b74>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4619      	mov	r1, r3
 8002f76:	4610      	mov	r0, r2
 8002f78:	f7fd fe22 	bl	8000bc0 <__addsf3>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	461a      	mov	r2, r3
 8002f80:	4b25      	ldr	r3, [pc, #148]	; (8003018 <Constant_Current+0x1b78>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4619      	mov	r1, r3
 8002f86:	4610      	mov	r0, r2
 8002f88:	f7fd fe1a 	bl	8000bc0 <__addsf3>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	461a      	mov	r2, r3
 8002f90:	4b22      	ldr	r3, [pc, #136]	; (800301c <Constant_Current+0x1b7c>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4619      	mov	r1, r3
 8002f96:	4610      	mov	r0, r2
 8002f98:	e042      	b.n	8003020 <Constant_Current+0x1b80>
 8002f9a:	bf00      	nop
 8002f9c:	20000cb4 	.word	0x20000cb4
 8002fa0:	20000250 	.word	0x20000250
 8002fa4:	20000ef0 	.word	0x20000ef0
 8002fa8:	20000010 	.word	0x20000010
 8002fac:	200010c4 	.word	0x200010c4
 8002fb0:	20000014 	.word	0x20000014
 8002fb4:	200010ac 	.word	0x200010ac
 8002fb8:	200006e8 	.word	0x200006e8
 8002fbc:	20000000 	.word	0x20000000
 8002fc0:	20000ac8 	.word	0x20000ac8
 8002fc4:	20000c88 	.word	0x20000c88
 8002fc8:	20000004 	.word	0x20000004
 8002fcc:	20001290 	.word	0x20001290
 8002fd0:	20000008 	.word	0x20000008
 8002fd4:	20000d28 	.word	0x20000d28
 8002fd8:	2000000c 	.word	0x2000000c
 8002fdc:	200006c4 	.word	0x200006c4
 8002fe0:	200006d8 	.word	0x200006d8
 8002fe4:	200012bc 	.word	0x200012bc
 8002fe8:	20001298 	.word	0x20001298
 8002fec:	20000ab8 	.word	0x20000ab8
 8002ff0:	20000914 	.word	0x20000914
 8002ff4:	20000718 	.word	0x20000718
 8002ff8:	20001288 	.word	0x20001288
 8002ffc:	20000d34 	.word	0x20000d34
 8003000:	20000cb0 	.word	0x20000cb0
 8003004:	20000c9c 	.word	0x20000c9c
 8003008:	200012d0 	.word	0x200012d0
 800300c:	20000f0c 	.word	0x20000f0c
 8003010:	200006e0 	.word	0x200006e0
 8003014:	200008e8 	.word	0x200008e8
 8003018:	200012c0 	.word	0x200012c0
 800301c:	200008d4 	.word	0x200008d4
 8003020:	f7fd fdce 	bl	8000bc0 <__addsf3>
 8003024:	4603      	mov	r3, r0
 8003026:	461a      	mov	r2, r3
 8003028:	4b90      	ldr	r3, [pc, #576]	; (800326c <Constant_Current+0x1dcc>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4619      	mov	r1, r3
 800302e:	4610      	mov	r0, r2
 8003030:	f7fd fdc6 	bl	8000bc0 <__addsf3>
 8003034:	4603      	mov	r3, r0
 8003036:	461a      	mov	r2, r3
 8003038:	4b8d      	ldr	r3, [pc, #564]	; (8003270 <Constant_Current+0x1dd0>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4619      	mov	r1, r3
 800303e:	4610      	mov	r0, r2
 8003040:	f7fd fdbe 	bl	8000bc0 <__addsf3>
 8003044:	4603      	mov	r3, r0
 8003046:	461a      	mov	r2, r3
 8003048:	4b8a      	ldr	r3, [pc, #552]	; (8003274 <Constant_Current+0x1dd4>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4619      	mov	r1, r3
 800304e:	4610      	mov	r0, r2
 8003050:	f7fd fdb6 	bl	8000bc0 <__addsf3>
 8003054:	4603      	mov	r3, r0
 8003056:	461a      	mov	r2, r3
 8003058:	4b87      	ldr	r3, [pc, #540]	; (8003278 <Constant_Current+0x1dd8>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4619      	mov	r1, r3
 800305e:	4610      	mov	r0, r2
 8003060:	f7fd fdae 	bl	8000bc0 <__addsf3>
 8003064:	4603      	mov	r3, r0
 8003066:	461a      	mov	r2, r3
 8003068:	4b84      	ldr	r3, [pc, #528]	; (800327c <Constant_Current+0x1ddc>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4619      	mov	r1, r3
 800306e:	4610      	mov	r0, r2
 8003070:	f7fd fda6 	bl	8000bc0 <__addsf3>
 8003074:	4603      	mov	r3, r0
 8003076:	461a      	mov	r2, r3
 8003078:	4b81      	ldr	r3, [pc, #516]	; (8003280 <Constant_Current+0x1de0>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4619      	mov	r1, r3
 800307e:	4610      	mov	r0, r2
 8003080:	f7fd fd9e 	bl	8000bc0 <__addsf3>
 8003084:	4603      	mov	r3, r0
 8003086:	461a      	mov	r2, r3
 8003088:	4b7e      	ldr	r3, [pc, #504]	; (8003284 <Constant_Current+0x1de4>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4619      	mov	r1, r3
 800308e:	4610      	mov	r0, r2
 8003090:	f7fd fd96 	bl	8000bc0 <__addsf3>
 8003094:	4603      	mov	r3, r0
 8003096:	461a      	mov	r2, r3
 8003098:	4b7b      	ldr	r3, [pc, #492]	; (8003288 <Constant_Current+0x1de8>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4619      	mov	r1, r3
 800309e:	4610      	mov	r0, r2
 80030a0:	f7fd fd8e 	bl	8000bc0 <__addsf3>
 80030a4:	4603      	mov	r3, r0
 80030a6:	461a      	mov	r2, r3
 80030a8:	4b78      	ldr	r3, [pc, #480]	; (800328c <Constant_Current+0x1dec>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4619      	mov	r1, r3
 80030ae:	4610      	mov	r0, r2
 80030b0:	f7fd fd86 	bl	8000bc0 <__addsf3>
 80030b4:	4603      	mov	r3, r0
 80030b6:	461a      	mov	r2, r3
 80030b8:	4b75      	ldr	r3, [pc, #468]	; (8003290 <Constant_Current+0x1df0>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4619      	mov	r1, r3
 80030be:	4610      	mov	r0, r2
 80030c0:	f7fd fd7e 	bl	8000bc0 <__addsf3>
 80030c4:	4603      	mov	r3, r0
 80030c6:	461a      	mov	r2, r3
 80030c8:	4b72      	ldr	r3, [pc, #456]	; (8003294 <Constant_Current+0x1df4>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4619      	mov	r1, r3
 80030ce:	4610      	mov	r0, r2
 80030d0:	f7fd fd76 	bl	8000bc0 <__addsf3>
 80030d4:	4603      	mov	r3, r0
 80030d6:	461a      	mov	r2, r3
 80030d8:	4b6f      	ldr	r3, [pc, #444]	; (8003298 <Constant_Current+0x1df8>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4619      	mov	r1, r3
 80030de:	4610      	mov	r0, r2
 80030e0:	f7fd fd6e 	bl	8000bc0 <__addsf3>
 80030e4:	4603      	mov	r3, r0
 80030e6:	461a      	mov	r2, r3
 80030e8:	4b6c      	ldr	r3, [pc, #432]	; (800329c <Constant_Current+0x1dfc>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4619      	mov	r1, r3
 80030ee:	4610      	mov	r0, r2
 80030f0:	f7fd fd66 	bl	8000bc0 <__addsf3>
 80030f4:	4603      	mov	r3, r0
 80030f6:	461a      	mov	r2, r3
 80030f8:	4b69      	ldr	r3, [pc, #420]	; (80032a0 <Constant_Current+0x1e00>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4619      	mov	r1, r3
 80030fe:	4610      	mov	r0, r2
 8003100:	f7fd fd5e 	bl	8000bc0 <__addsf3>
 8003104:	4603      	mov	r3, r0
 8003106:	461a      	mov	r2, r3
 8003108:	4b66      	ldr	r3, [pc, #408]	; (80032a4 <Constant_Current+0x1e04>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4619      	mov	r1, r3
 800310e:	4610      	mov	r0, r2
 8003110:	f7fd fd56 	bl	8000bc0 <__addsf3>
 8003114:	4603      	mov	r3, r0
 8003116:	461a      	mov	r2, r3
 8003118:	4b63      	ldr	r3, [pc, #396]	; (80032a8 <Constant_Current+0x1e08>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4619      	mov	r1, r3
 800311e:	4610      	mov	r0, r2
 8003120:	f7fd fd4e 	bl	8000bc0 <__addsf3>
 8003124:	4603      	mov	r3, r0
 8003126:	461a      	mov	r2, r3
 8003128:	4b60      	ldr	r3, [pc, #384]	; (80032ac <Constant_Current+0x1e0c>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4619      	mov	r1, r3
 800312e:	4610      	mov	r0, r2
 8003130:	f7fd fd46 	bl	8000bc0 <__addsf3>
 8003134:	4603      	mov	r3, r0
 8003136:	461a      	mov	r2, r3
 8003138:	4b5d      	ldr	r3, [pc, #372]	; (80032b0 <Constant_Current+0x1e10>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4619      	mov	r1, r3
 800313e:	4610      	mov	r0, r2
 8003140:	f7fd fd3e 	bl	8000bc0 <__addsf3>
 8003144:	4603      	mov	r3, r0
 8003146:	461a      	mov	r2, r3
 8003148:	4b5a      	ldr	r3, [pc, #360]	; (80032b4 <Constant_Current+0x1e14>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4619      	mov	r1, r3
 800314e:	4610      	mov	r0, r2
 8003150:	f7fd fd36 	bl	8000bc0 <__addsf3>
 8003154:	4603      	mov	r3, r0
 8003156:	461a      	mov	r2, r3
 8003158:	4b57      	ldr	r3, [pc, #348]	; (80032b8 <Constant_Current+0x1e18>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4619      	mov	r1, r3
 800315e:	4610      	mov	r0, r2
 8003160:	f7fd fd2e 	bl	8000bc0 <__addsf3>
 8003164:	4603      	mov	r3, r0
 8003166:	461a      	mov	r2, r3
 8003168:	4b54      	ldr	r3, [pc, #336]	; (80032bc <Constant_Current+0x1e1c>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4619      	mov	r1, r3
 800316e:	4610      	mov	r0, r2
 8003170:	f7fd fd26 	bl	8000bc0 <__addsf3>
 8003174:	4603      	mov	r3, r0
 8003176:	461a      	mov	r2, r3
 8003178:	4b51      	ldr	r3, [pc, #324]	; (80032c0 <Constant_Current+0x1e20>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4619      	mov	r1, r3
 800317e:	4610      	mov	r0, r2
 8003180:	f7fd fd1e 	bl	8000bc0 <__addsf3>
 8003184:	4603      	mov	r3, r0
 8003186:	461a      	mov	r2, r3
 8003188:	4b4e      	ldr	r3, [pc, #312]	; (80032c4 <Constant_Current+0x1e24>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4619      	mov	r1, r3
 800318e:	4610      	mov	r0, r2
 8003190:	f7fd fd16 	bl	8000bc0 <__addsf3>
 8003194:	4603      	mov	r3, r0
 8003196:	461a      	mov	r2, r3
 8003198:	4b4b      	ldr	r3, [pc, #300]	; (80032c8 <Constant_Current+0x1e28>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4619      	mov	r1, r3
 800319e:	4610      	mov	r0, r2
 80031a0:	f7fd fd0e 	bl	8000bc0 <__addsf3>
 80031a4:	4603      	mov	r3, r0
 80031a6:	461a      	mov	r2, r3
 80031a8:	4b48      	ldr	r3, [pc, #288]	; (80032cc <Constant_Current+0x1e2c>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4619      	mov	r1, r3
 80031ae:	4610      	mov	r0, r2
 80031b0:	f7fd fd06 	bl	8000bc0 <__addsf3>
 80031b4:	4603      	mov	r3, r0
 80031b6:	461a      	mov	r2, r3
 80031b8:	4b45      	ldr	r3, [pc, #276]	; (80032d0 <Constant_Current+0x1e30>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4619      	mov	r1, r3
 80031be:	4610      	mov	r0, r2
 80031c0:	f7fd fcfe 	bl	8000bc0 <__addsf3>
 80031c4:	4603      	mov	r3, r0
 80031c6:	461a      	mov	r2, r3
 80031c8:	4b42      	ldr	r3, [pc, #264]	; (80032d4 <Constant_Current+0x1e34>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4619      	mov	r1, r3
 80031ce:	4610      	mov	r0, r2
 80031d0:	f7fd fcf6 	bl	8000bc0 <__addsf3>
 80031d4:	4603      	mov	r3, r0
 80031d6:	461a      	mov	r2, r3
 80031d8:	4b3f      	ldr	r3, [pc, #252]	; (80032d8 <Constant_Current+0x1e38>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4619      	mov	r1, r3
 80031de:	4610      	mov	r0, r2
 80031e0:	f7fd fcee 	bl	8000bc0 <__addsf3>
 80031e4:	4603      	mov	r3, r0
 80031e6:	461a      	mov	r2, r3
 80031e8:	4b3c      	ldr	r3, [pc, #240]	; (80032dc <Constant_Current+0x1e3c>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4619      	mov	r1, r3
 80031ee:	4610      	mov	r0, r2
 80031f0:	f7fd fce6 	bl	8000bc0 <__addsf3>
 80031f4:	4603      	mov	r3, r0
 80031f6:	461a      	mov	r2, r3
 80031f8:	4b39      	ldr	r3, [pc, #228]	; (80032e0 <Constant_Current+0x1e40>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4619      	mov	r1, r3
 80031fe:	4610      	mov	r0, r2
 8003200:	f7fd fcde 	bl	8000bc0 <__addsf3>
 8003204:	4603      	mov	r3, r0
 8003206:	461a      	mov	r2, r3
 8003208:	4b36      	ldr	r3, [pc, #216]	; (80032e4 <Constant_Current+0x1e44>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4619      	mov	r1, r3
 800320e:	4610      	mov	r0, r2
 8003210:	f7fd fcd6 	bl	8000bc0 <__addsf3>
 8003214:	4603      	mov	r3, r0
 8003216:	461a      	mov	r2, r3
 8003218:	4b33      	ldr	r3, [pc, #204]	; (80032e8 <Constant_Current+0x1e48>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4619      	mov	r1, r3
 800321e:	4610      	mov	r0, r2
 8003220:	f7fd fcce 	bl	8000bc0 <__addsf3>
 8003224:	4603      	mov	r3, r0
 8003226:	461a      	mov	r2, r3
 8003228:	4b30      	ldr	r3, [pc, #192]	; (80032ec <Constant_Current+0x1e4c>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4619      	mov	r1, r3
 800322e:	4610      	mov	r0, r2
 8003230:	f7fd fcc6 	bl	8000bc0 <__addsf3>
 8003234:	4603      	mov	r3, r0
 8003236:	461a      	mov	r2, r3
 8003238:	4b2d      	ldr	r3, [pc, #180]	; (80032f0 <Constant_Current+0x1e50>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4619      	mov	r1, r3
 800323e:	4610      	mov	r0, r2
 8003240:	f7fd fcbe 	bl	8000bc0 <__addsf3>
 8003244:	4603      	mov	r3, r0
 8003246:	461a      	mov	r2, r3
 8003248:	4b2a      	ldr	r3, [pc, #168]	; (80032f4 <Constant_Current+0x1e54>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4619      	mov	r1, r3
 800324e:	4610      	mov	r0, r2
 8003250:	f7fd fcb6 	bl	8000bc0 <__addsf3>
 8003254:	4603      	mov	r3, r0
 8003256:	461a      	mov	r2, r3
 8003258:	4b27      	ldr	r3, [pc, #156]	; (80032f8 <Constant_Current+0x1e58>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4619      	mov	r1, r3
 800325e:	4610      	mov	r0, r2
 8003260:	f7fd fcae 	bl	8000bc0 <__addsf3>
 8003264:	4603      	mov	r3, r0
 8003266:	461a      	mov	r2, r3
 8003268:	e048      	b.n	80032fc <Constant_Current+0x1e5c>
 800326a:	bf00      	nop
 800326c:	20000d30 	.word	0x20000d30
 8003270:	20000c98 	.word	0x20000c98
 8003274:	20000714 	.word	0x20000714
 8003278:	20000c78 	.word	0x20000c78
 800327c:	20000f04 	.word	0x20000f04
 8003280:	200012a0 	.word	0x200012a0
 8003284:	200012d4 	.word	0x200012d4
 8003288:	2000067c 	.word	0x2000067c
 800328c:	200012a4 	.word	0x200012a4
 8003290:	20000d48 	.word	0x20000d48
 8003294:	200008c8 	.word	0x200008c8
 8003298:	20000cc8 	.word	0x20000cc8
 800329c:	2000129c 	.word	0x2000129c
 80032a0:	20000c90 	.word	0x20000c90
 80032a4:	200008dc 	.word	0x200008dc
 80032a8:	200010cc 	.word	0x200010cc
 80032ac:	200012b4 	.word	0x200012b4
 80032b0:	200012c8 	.word	0x200012c8
 80032b4:	200006b4 	.word	0x200006b4
 80032b8:	200008b8 	.word	0x200008b8
 80032bc:	20000ca8 	.word	0x20000ca8
 80032c0:	2000068c 	.word	0x2000068c
 80032c4:	200006ac 	.word	0x200006ac
 80032c8:	20000ef4 	.word	0x20000ef4
 80032cc:	200008cc 	.word	0x200008cc
 80032d0:	2000091c 	.word	0x2000091c
 80032d4:	20000cb4 	.word	0x20000cb4
 80032d8:	20000ef0 	.word	0x20000ef0
 80032dc:	200010c4 	.word	0x200010c4
 80032e0:	200006e8 	.word	0x200006e8
 80032e4:	20000ac8 	.word	0x20000ac8
 80032e8:	20000c88 	.word	0x20000c88
 80032ec:	20001290 	.word	0x20001290
 80032f0:	20000d28 	.word	0x20000d28
 80032f4:	200006c4 	.word	0x200006c4
 80032f8:	200006d8 	.word	0x200006d8
 80032fc:	4b7a      	ldr	r3, [pc, #488]	; (80034e8 <Constant_Current+0x2048>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4619      	mov	r1, r3
 8003302:	4610      	mov	r0, r2
 8003304:	f7fd fc5c 	bl	8000bc0 <__addsf3>
 8003308:	4603      	mov	r3, r0
 800330a:	461a      	mov	r2, r3
 800330c:	4b77      	ldr	r3, [pc, #476]	; (80034ec <Constant_Current+0x204c>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4619      	mov	r1, r3
 8003312:	4610      	mov	r0, r2
 8003314:	f7fd fc54 	bl	8000bc0 <__addsf3>
 8003318:	4603      	mov	r3, r0
 800331a:	461a      	mov	r2, r3
 800331c:	4b74      	ldr	r3, [pc, #464]	; (80034f0 <Constant_Current+0x2050>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4619      	mov	r1, r3
 8003322:	4610      	mov	r0, r2
 8003324:	f7fd fc4c 	bl	8000bc0 <__addsf3>
 8003328:	4603      	mov	r3, r0
 800332a:	461a      	mov	r2, r3
 800332c:	4b71      	ldr	r3, [pc, #452]	; (80034f4 <Constant_Current+0x2054>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4619      	mov	r1, r3
 8003332:	4610      	mov	r0, r2
 8003334:	f7fd fc44 	bl	8000bc0 <__addsf3>
 8003338:	4603      	mov	r3, r0
 800333a:	461a      	mov	r2, r3
 800333c:	4b6e      	ldr	r3, [pc, #440]	; (80034f8 <Constant_Current+0x2058>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4619      	mov	r1, r3
 8003342:	4610      	mov	r0, r2
 8003344:	f7fd fc3c 	bl	8000bc0 <__addsf3>
 8003348:	4603      	mov	r3, r0
 800334a:	461a      	mov	r2, r3
 800334c:	4b6b      	ldr	r3, [pc, #428]	; (80034fc <Constant_Current+0x205c>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4619      	mov	r1, r3
 8003352:	4610      	mov	r0, r2
 8003354:	f7fd fc34 	bl	8000bc0 <__addsf3>
 8003358:	4603      	mov	r3, r0
 800335a:	461a      	mov	r2, r3
 800335c:	4b68      	ldr	r3, [pc, #416]	; (8003500 <Constant_Current+0x2060>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4619      	mov	r1, r3
 8003362:	4610      	mov	r0, r2
 8003364:	f7fd fc2c 	bl	8000bc0 <__addsf3>
 8003368:	4603      	mov	r3, r0
 800336a:	461a      	mov	r2, r3
 800336c:	4b65      	ldr	r3, [pc, #404]	; (8003504 <Constant_Current+0x2064>)
 800336e:	601a      	str	r2, [r3, #0]

	step=(A+B+C+D+E+F+G)/H;
 8003370:	4b65      	ldr	r3, [pc, #404]	; (8003508 <Constant_Current+0x2068>)
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	4b65      	ldr	r3, [pc, #404]	; (800350c <Constant_Current+0x206c>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4619      	mov	r1, r3
 800337a:	4610      	mov	r0, r2
 800337c:	f7fd fc20 	bl	8000bc0 <__addsf3>
 8003380:	4603      	mov	r3, r0
 8003382:	461a      	mov	r2, r3
 8003384:	4b62      	ldr	r3, [pc, #392]	; (8003510 <Constant_Current+0x2070>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4619      	mov	r1, r3
 800338a:	4610      	mov	r0, r2
 800338c:	f7fd fc18 	bl	8000bc0 <__addsf3>
 8003390:	4603      	mov	r3, r0
 8003392:	461a      	mov	r2, r3
 8003394:	4b5f      	ldr	r3, [pc, #380]	; (8003514 <Constant_Current+0x2074>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4619      	mov	r1, r3
 800339a:	4610      	mov	r0, r2
 800339c:	f7fd fc10 	bl	8000bc0 <__addsf3>
 80033a0:	4603      	mov	r3, r0
 80033a2:	461a      	mov	r2, r3
 80033a4:	4b5c      	ldr	r3, [pc, #368]	; (8003518 <Constant_Current+0x2078>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4619      	mov	r1, r3
 80033aa:	4610      	mov	r0, r2
 80033ac:	f7fd fc08 	bl	8000bc0 <__addsf3>
 80033b0:	4603      	mov	r3, r0
 80033b2:	461a      	mov	r2, r3
 80033b4:	4b59      	ldr	r3, [pc, #356]	; (800351c <Constant_Current+0x207c>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4619      	mov	r1, r3
 80033ba:	4610      	mov	r0, r2
 80033bc:	f7fd fc00 	bl	8000bc0 <__addsf3>
 80033c0:	4603      	mov	r3, r0
 80033c2:	461a      	mov	r2, r3
 80033c4:	4b56      	ldr	r3, [pc, #344]	; (8003520 <Constant_Current+0x2080>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4619      	mov	r1, r3
 80033ca:	4610      	mov	r0, r2
 80033cc:	f7fd fbf8 	bl	8000bc0 <__addsf3>
 80033d0:	4603      	mov	r3, r0
 80033d2:	461a      	mov	r2, r3
 80033d4:	4b4b      	ldr	r3, [pc, #300]	; (8003504 <Constant_Current+0x2064>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4619      	mov	r1, r3
 80033da:	4610      	mov	r0, r2
 80033dc:	f7fd fdac 	bl	8000f38 <__aeabi_fdiv>
 80033e0:	4603      	mov	r3, r0
 80033e2:	461a      	mov	r2, r3
 80033e4:	4b4f      	ldr	r3, [pc, #316]	; (8003524 <Constant_Current+0x2084>)
 80033e6:	601a      	str	r2, [r3, #0]

	dc=dc+step;
 80033e8:	4b4f      	ldr	r3, [pc, #316]	; (8003528 <Constant_Current+0x2088>)
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	4b4d      	ldr	r3, [pc, #308]	; (8003524 <Constant_Current+0x2084>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4619      	mov	r1, r3
 80033f2:	4610      	mov	r0, r2
 80033f4:	f7fd fbe4 	bl	8000bc0 <__addsf3>
 80033f8:	4603      	mov	r3, r0
 80033fa:	461a      	mov	r2, r3
 80033fc:	4b4a      	ldr	r3, [pc, #296]	; (8003528 <Constant_Current+0x2088>)
 80033fe:	601a      	str	r2, [r3, #0]

	if(dc>=88)
 8003400:	4b49      	ldr	r3, [pc, #292]	; (8003528 <Constant_Current+0x2088>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4949      	ldr	r1, [pc, #292]	; (800352c <Constant_Current+0x208c>)
 8003406:	4618      	mov	r0, r3
 8003408:	f7fd fe94 	bl	8001134 <__aeabi_fcmpge>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d002      	beq.n	8003418 <Constant_Current+0x1f78>
		dc=88;
 8003412:	4b45      	ldr	r3, [pc, #276]	; (8003528 <Constant_Current+0x2088>)
 8003414:	4a45      	ldr	r2, [pc, #276]	; (800352c <Constant_Current+0x208c>)
 8003416:	601a      	str	r2, [r3, #0]
	if(dc<=0)
 8003418:	4b43      	ldr	r3, [pc, #268]	; (8003528 <Constant_Current+0x2088>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f04f 0100 	mov.w	r1, #0
 8003420:	4618      	mov	r0, r3
 8003422:	f7fd fe7d 	bl	8001120 <__aeabi_fcmple>
 8003426:	4603      	mov	r3, r0
 8003428:	2b00      	cmp	r3, #0
 800342a:	d003      	beq.n	8003434 <Constant_Current+0x1f94>
		dc=0;
 800342c:	4b3e      	ldr	r3, [pc, #248]	; (8003528 <Constant_Current+0x2088>)
 800342e:	f04f 0200 	mov.w	r2, #0
 8003432:	601a      	str	r2, [r3, #0]

	duty = dc/100;
 8003434:	4b3c      	ldr	r3, [pc, #240]	; (8003528 <Constant_Current+0x2088>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	493d      	ldr	r1, [pc, #244]	; (8003530 <Constant_Current+0x2090>)
 800343a:	4618      	mov	r0, r3
 800343c:	f7fd fd7c 	bl	8000f38 <__aeabi_fdiv>
 8003440:	4603      	mov	r3, r0
 8003442:	461a      	mov	r2, r3
 8003444:	4b3b      	ldr	r3, [pc, #236]	; (8003534 <Constant_Current+0x2094>)
 8003446:	601a      	str	r2, [r3, #0]
//			  	while(p>0)
//			  		p--;
//			  HAL_GPIO_WritePin(GPIOC, Buzzer_Pin,0);
//		}

	if(	flag_trip_overvoltage == 1		||
 8003448:	4b3b      	ldr	r3, [pc, #236]	; (8003538 <Constant_Current+0x2098>)
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	2b01      	cmp	r3, #1
 800344e:	d02f      	beq.n	80034b0 <Constant_Current+0x2010>
		flag_trip_overtemperature == 1	||
 8003450:	4b3a      	ldr	r3, [pc, #232]	; (800353c <Constant_Current+0x209c>)
 8003452:	781b      	ldrb	r3, [r3, #0]
	if(	flag_trip_overvoltage == 1		||
 8003454:	2b01      	cmp	r3, #1
 8003456:	d02b      	beq.n	80034b0 <Constant_Current+0x2010>
		flag_trip_undertemperature == 1	||
 8003458:	4b39      	ldr	r3, [pc, #228]	; (8003540 <Constant_Current+0x20a0>)
 800345a:	781b      	ldrb	r3, [r3, #0]
		flag_trip_overtemperature == 1	||
 800345c:	2b01      	cmp	r3, #1
 800345e:	d027      	beq.n	80034b0 <Constant_Current+0x2010>
		flag_trip_overcurrentcharge == 1||
 8003460:	4b38      	ldr	r3, [pc, #224]	; (8003544 <Constant_Current+0x20a4>)
 8003462:	781b      	ldrb	r3, [r3, #0]
		flag_trip_undertemperature == 1	||
 8003464:	2b01      	cmp	r3, #1
 8003466:	d023      	beq.n	80034b0 <Constant_Current+0x2010>
		flag_trip_SOCOverCharge == 1	||
 8003468:	4b37      	ldr	r3, [pc, #220]	; (8003548 <Constant_Current+0x20a8>)
 800346a:	781b      	ldrb	r3, [r3, #0]
		flag_trip_overcurrentcharge == 1||
 800346c:	2b01      	cmp	r3, #1
 800346e:	d01f      	beq.n	80034b0 <Constant_Current+0x2010>
		flag_trip_shortcircuit == 1		||
 8003470:	4b36      	ldr	r3, [pc, #216]	; (800354c <Constant_Current+0x20ac>)
 8003472:	781b      	ldrb	r3, [r3, #0]
		flag_trip_SOCOverCharge == 1	||
 8003474:	2b01      	cmp	r3, #1
 8003476:	d01b      	beq.n	80034b0 <Constant_Current+0x2010>
		flag_trip_systemfailure == 1	||
 8003478:	4b35      	ldr	r3, [pc, #212]	; (8003550 <Constant_Current+0x20b0>)
 800347a:	781b      	ldrb	r3, [r3, #0]
		flag_trip_shortcircuit == 1		||
 800347c:	2b01      	cmp	r3, #1
 800347e:	d017      	beq.n	80034b0 <Constant_Current+0x2010>
		Flag_ChargerShortCircuit == 1	||
 8003480:	4b34      	ldr	r3, [pc, #208]	; (8003554 <Constant_Current+0x20b4>)
 8003482:	781b      	ldrb	r3, [r3, #0]
		flag_trip_systemfailure == 1	||
 8003484:	2b01      	cmp	r3, #1
 8003486:	d013      	beq.n	80034b0 <Constant_Current+0x2010>
		Flag_ChargerOverCurrent == 1	||
 8003488:	4b33      	ldr	r3, [pc, #204]	; (8003558 <Constant_Current+0x20b8>)
 800348a:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerShortCircuit == 1	||
 800348c:	2b01      	cmp	r3, #1
 800348e:	d00f      	beq.n	80034b0 <Constant_Current+0x2010>
		Flag_ChargerOverTemperature == 1||
 8003490:	4b32      	ldr	r3, [pc, #200]	; (800355c <Constant_Current+0x20bc>)
 8003492:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerOverCurrent == 1	||
 8003494:	2b01      	cmp	r3, #1
 8003496:	d00b      	beq.n	80034b0 <Constant_Current+0x2010>
		Flag_ChargerOverVoltage == 1	||
 8003498:	4b31      	ldr	r3, [pc, #196]	; (8003560 <Constant_Current+0x20c0>)
 800349a:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerOverTemperature == 1||
 800349c:	2b01      	cmp	r3, #1
 800349e:	d007      	beq.n	80034b0 <Constant_Current+0x2010>
		Flag_MiniPC_LostCommunication==1||
 80034a0:	4b30      	ldr	r3, [pc, #192]	; (8003564 <Constant_Current+0x20c4>)
 80034a2:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerOverVoltage == 1	||
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d003      	beq.n	80034b0 <Constant_Current+0x2010>
		Flag_BMS_LostCommunication == 1)
 80034a8:	4b2f      	ldr	r3, [pc, #188]	; (8003568 <Constant_Current+0x20c8>)
 80034aa:	781b      	ldrb	r3, [r3, #0]
		Flag_MiniPC_LostCommunication==1||
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d106      	bne.n	80034be <Constant_Current+0x201e>
		{
			duty=0;
 80034b0:	4b20      	ldr	r3, [pc, #128]	; (8003534 <Constant_Current+0x2094>)
 80034b2:	f04f 0200 	mov.w	r2, #0
 80034b6:	601a      	str	r2, [r3, #0]
			Charger_Mode = 2;
 80034b8:	4b2c      	ldr	r3, [pc, #176]	; (800356c <Constant_Current+0x20cc>)
 80034ba:	2202      	movs	r2, #2
 80034bc:	701a      	strb	r2, [r3, #0]
		}

	TIM1->CCR1=duty*TIM1->ARR;
 80034be:	4b2c      	ldr	r3, [pc, #176]	; (8003570 <Constant_Current+0x20d0>)
 80034c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c2:	4618      	mov	r0, r3
 80034c4:	f7fd fc2c 	bl	8000d20 <__aeabi_ui2f>
 80034c8:	4602      	mov	r2, r0
 80034ca:	4b1a      	ldr	r3, [pc, #104]	; (8003534 <Constant_Current+0x2094>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4619      	mov	r1, r3
 80034d0:	4610      	mov	r0, r2
 80034d2:	f7fd fc7d 	bl	8000dd0 <__aeabi_fmul>
 80034d6:	4603      	mov	r3, r0
 80034d8:	4c25      	ldr	r4, [pc, #148]	; (8003570 <Constant_Current+0x20d0>)
 80034da:	4618      	mov	r0, r3
 80034dc:	f7fd fe3e 	bl	800115c <__aeabi_f2uiz>
 80034e0:	4603      	mov	r3, r0
 80034e2:	6363      	str	r3, [r4, #52]	; 0x34

}
 80034e4:	bf00      	nop
 80034e6:	bd98      	pop	{r3, r4, r7, pc}
 80034e8:	20001298 	.word	0x20001298
 80034ec:	20000ab8 	.word	0x20000ab8
 80034f0:	20000914 	.word	0x20000914
 80034f4:	20000718 	.word	0x20000718
 80034f8:	20001288 	.word	0x20001288
 80034fc:	20000d34 	.word	0x20000d34
 8003500:	20000cb0 	.word	0x20000cb0
 8003504:	20000d24 	.word	0x20000d24
 8003508:	2000070c 	.word	0x2000070c
 800350c:	20000ab0 	.word	0x20000ab0
 8003510:	20000ad0 	.word	0x20000ad0
 8003514:	20000678 	.word	0x20000678
 8003518:	200010ac 	.word	0x200010ac
 800351c:	200012bc 	.word	0x200012bc
 8003520:	20000c9c 	.word	0x20000c9c
 8003524:	200010a4 	.word	0x200010a4
 8003528:	200006c0 	.word	0x200006c0
 800352c:	42b00000 	.word	0x42b00000
 8003530:	42c80000 	.word	0x42c80000
 8003534:	20001270 	.word	0x20001270
 8003538:	200012a8 	.word	0x200012a8
 800353c:	200008b0 	.word	0x200008b0
 8003540:	20000ac4 	.word	0x20000ac4
 8003544:	20000d38 	.word	0x20000d38
 8003548:	20000695 	.word	0x20000695
 800354c:	200006b0 	.word	0x200006b0
 8003550:	200006dc 	.word	0x200006dc
 8003554:	200008ec 	.word	0x200008ec
 8003558:	200008d0 	.word	0x200008d0
 800355c:	200006fb 	.word	0x200006fb
 8003560:	200008f8 	.word	0x200008f8
 8003564:	2000126c 	.word	0x2000126c
 8003568:	200006d6 	.word	0x200006d6
 800356c:	2000071c 	.word	0x2000071c
 8003570:	40010000 	.word	0x40010000

08003574 <Constant_Voltage>:
float oNH=-0.1, oNB=-0.05, oNM=-0.025, oNS=-0.01, oZ=0, oPS=0.0075, oPM=0.01, oPB=0.025, oPH=0.05;
float SetPoint_CV = MAX_CHARGE_VOLTAGE-0.1;
extern float Voltage_Charger;

void Constant_Voltage(void)
{
 8003574:	b598      	push	{r3, r4, r7, lr}
 8003576:	af00      	add	r7, sp, #0
	sp=SetPoint_CV;
 8003578:	4b71      	ldr	r3, [pc, #452]	; (8003740 <Constant_Voltage+0x1cc>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a71      	ldr	r2, [pc, #452]	; (8003744 <Constant_Voltage+0x1d0>)
 800357e:	6013      	str	r3, [r2, #0]
	pv=Voltage_Charger;
 8003580:	4b71      	ldr	r3, [pc, #452]	; (8003748 <Constant_Voltage+0x1d4>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a71      	ldr	r2, [pc, #452]	; (800374c <Constant_Voltage+0x1d8>)
 8003586:	6013      	str	r3, [r2, #0]
	e=sp-pv;
 8003588:	4b6e      	ldr	r3, [pc, #440]	; (8003744 <Constant_Voltage+0x1d0>)
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	4b6f      	ldr	r3, [pc, #444]	; (800374c <Constant_Voltage+0x1d8>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4619      	mov	r1, r3
 8003592:	4610      	mov	r0, r2
 8003594:	f7fd fb12 	bl	8000bbc <__aeabi_fsub>
 8003598:	4603      	mov	r3, r0
 800359a:	461a      	mov	r2, r3
 800359c:	4b6c      	ldr	r3, [pc, #432]	; (8003750 <Constant_Voltage+0x1dc>)
 800359e:	601a      	str	r2, [r3, #0]
	d=e-esblm;
 80035a0:	4b6b      	ldr	r3, [pc, #428]	; (8003750 <Constant_Voltage+0x1dc>)
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	4b6b      	ldr	r3, [pc, #428]	; (8003754 <Constant_Voltage+0x1e0>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4619      	mov	r1, r3
 80035aa:	4610      	mov	r0, r2
 80035ac:	f7fd fb06 	bl	8000bbc <__aeabi_fsub>
 80035b0:	4603      	mov	r3, r0
 80035b2:	461a      	mov	r2, r3
 80035b4:	4b68      	ldr	r3, [pc, #416]	; (8003758 <Constant_Voltage+0x1e4>)
 80035b6:	601a      	str	r2, [r3, #0]
	esblm=e;
 80035b8:	4b65      	ldr	r3, [pc, #404]	; (8003750 <Constant_Voltage+0x1dc>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a65      	ldr	r2, [pc, #404]	; (8003754 <Constant_Voltage+0x1e0>)
 80035be:	6013      	str	r3, [r2, #0]

	///////////////////////////fuzzifikasi error//////////////////////////////

	if(e<=-75)
 80035c0:	4b63      	ldr	r3, [pc, #396]	; (8003750 <Constant_Voltage+0x1dc>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4965      	ldr	r1, [pc, #404]	; (800375c <Constant_Voltage+0x1e8>)
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7fd fdaa 	bl	8001120 <__aeabi_fcmple>
 80035cc:	4603      	mov	r3, r0
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d01b      	beq.n	800360a <Constant_Voltage+0x96>
	{ eNB=1;  eNM=eNS=eZ=ePS=ePM=ePB=0;}
 80035d2:	4b63      	ldr	r3, [pc, #396]	; (8003760 <Constant_Voltage+0x1ec>)
 80035d4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80035d8:	601a      	str	r2, [r3, #0]
 80035da:	4b62      	ldr	r3, [pc, #392]	; (8003764 <Constant_Voltage+0x1f0>)
 80035dc:	f04f 0200 	mov.w	r2, #0
 80035e0:	601a      	str	r2, [r3, #0]
 80035e2:	4b60      	ldr	r3, [pc, #384]	; (8003764 <Constant_Voltage+0x1f0>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a60      	ldr	r2, [pc, #384]	; (8003768 <Constant_Voltage+0x1f4>)
 80035e8:	6013      	str	r3, [r2, #0]
 80035ea:	4b5f      	ldr	r3, [pc, #380]	; (8003768 <Constant_Voltage+0x1f4>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a5f      	ldr	r2, [pc, #380]	; (800376c <Constant_Voltage+0x1f8>)
 80035f0:	6013      	str	r3, [r2, #0]
 80035f2:	4b5e      	ldr	r3, [pc, #376]	; (800376c <Constant_Voltage+0x1f8>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a5e      	ldr	r2, [pc, #376]	; (8003770 <Constant_Voltage+0x1fc>)
 80035f8:	6013      	str	r3, [r2, #0]
 80035fa:	4b5d      	ldr	r3, [pc, #372]	; (8003770 <Constant_Voltage+0x1fc>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a5d      	ldr	r2, [pc, #372]	; (8003774 <Constant_Voltage+0x200>)
 8003600:	6013      	str	r3, [r2, #0]
 8003602:	4b5c      	ldr	r3, [pc, #368]	; (8003774 <Constant_Voltage+0x200>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a5c      	ldr	r2, [pc, #368]	; (8003778 <Constant_Voltage+0x204>)
 8003608:	6013      	str	r3, [r2, #0]

	if(e>=-75&&e<=-50)
 800360a:	4b51      	ldr	r3, [pc, #324]	; (8003750 <Constant_Voltage+0x1dc>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4953      	ldr	r1, [pc, #332]	; (800375c <Constant_Voltage+0x1e8>)
 8003610:	4618      	mov	r0, r3
 8003612:	f7fd fd8f 	bl	8001134 <__aeabi_fcmpge>
 8003616:	4603      	mov	r3, r0
 8003618:	2b00      	cmp	r3, #0
 800361a:	d043      	beq.n	80036a4 <Constant_Voltage+0x130>
 800361c:	4b4c      	ldr	r3, [pc, #304]	; (8003750 <Constant_Voltage+0x1dc>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4956      	ldr	r1, [pc, #344]	; (800377c <Constant_Voltage+0x208>)
 8003622:	4618      	mov	r0, r3
 8003624:	f7fd fd7c 	bl	8001120 <__aeabi_fcmple>
 8003628:	4603      	mov	r3, r0
 800362a:	2b00      	cmp	r3, #0
 800362c:	d03a      	beq.n	80036a4 <Constant_Voltage+0x130>
	{ eNB=(-(e+75)/25)+1;
 800362e:	4b48      	ldr	r3, [pc, #288]	; (8003750 <Constant_Voltage+0x1dc>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4953      	ldr	r1, [pc, #332]	; (8003780 <Constant_Voltage+0x20c>)
 8003634:	4618      	mov	r0, r3
 8003636:	f7fd fac3 	bl	8000bc0 <__addsf3>
 800363a:	4603      	mov	r3, r0
 800363c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003640:	4950      	ldr	r1, [pc, #320]	; (8003784 <Constant_Voltage+0x210>)
 8003642:	4618      	mov	r0, r3
 8003644:	f7fd fc78 	bl	8000f38 <__aeabi_fdiv>
 8003648:	4603      	mov	r3, r0
 800364a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800364e:	4618      	mov	r0, r3
 8003650:	f7fd fab6 	bl	8000bc0 <__addsf3>
 8003654:	4603      	mov	r3, r0
 8003656:	461a      	mov	r2, r3
 8003658:	4b41      	ldr	r3, [pc, #260]	; (8003760 <Constant_Voltage+0x1ec>)
 800365a:	601a      	str	r2, [r3, #0]
	   eNM=(e+75)/25;
 800365c:	4b3c      	ldr	r3, [pc, #240]	; (8003750 <Constant_Voltage+0x1dc>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4947      	ldr	r1, [pc, #284]	; (8003780 <Constant_Voltage+0x20c>)
 8003662:	4618      	mov	r0, r3
 8003664:	f7fd faac 	bl	8000bc0 <__addsf3>
 8003668:	4603      	mov	r3, r0
 800366a:	4946      	ldr	r1, [pc, #280]	; (8003784 <Constant_Voltage+0x210>)
 800366c:	4618      	mov	r0, r3
 800366e:	f7fd fc63 	bl	8000f38 <__aeabi_fdiv>
 8003672:	4603      	mov	r3, r0
 8003674:	461a      	mov	r2, r3
 8003676:	4b40      	ldr	r3, [pc, #256]	; (8003778 <Constant_Voltage+0x204>)
 8003678:	601a      	str	r2, [r3, #0]
	   eNS=eZ=ePS=ePM=ePB=0;
 800367a:	4b3a      	ldr	r3, [pc, #232]	; (8003764 <Constant_Voltage+0x1f0>)
 800367c:	f04f 0200 	mov.w	r2, #0
 8003680:	601a      	str	r2, [r3, #0]
 8003682:	4b38      	ldr	r3, [pc, #224]	; (8003764 <Constant_Voltage+0x1f0>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a38      	ldr	r2, [pc, #224]	; (8003768 <Constant_Voltage+0x1f4>)
 8003688:	6013      	str	r3, [r2, #0]
 800368a:	4b37      	ldr	r3, [pc, #220]	; (8003768 <Constant_Voltage+0x1f4>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a37      	ldr	r2, [pc, #220]	; (800376c <Constant_Voltage+0x1f8>)
 8003690:	6013      	str	r3, [r2, #0]
 8003692:	4b36      	ldr	r3, [pc, #216]	; (800376c <Constant_Voltage+0x1f8>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a36      	ldr	r2, [pc, #216]	; (8003770 <Constant_Voltage+0x1fc>)
 8003698:	6013      	str	r3, [r2, #0]
 800369a:	4b35      	ldr	r3, [pc, #212]	; (8003770 <Constant_Voltage+0x1fc>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a35      	ldr	r2, [pc, #212]	; (8003774 <Constant_Voltage+0x200>)
 80036a0:	6013      	str	r3, [r2, #0]
 80036a2:	e1de      	b.n	8003a62 <Constant_Voltage+0x4ee>
	}

	else if(e>=-50&&e<=-25)
 80036a4:	4b2a      	ldr	r3, [pc, #168]	; (8003750 <Constant_Voltage+0x1dc>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4934      	ldr	r1, [pc, #208]	; (800377c <Constant_Voltage+0x208>)
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7fd fd42 	bl	8001134 <__aeabi_fcmpge>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d06c      	beq.n	8003790 <Constant_Voltage+0x21c>
 80036b6:	4b26      	ldr	r3, [pc, #152]	; (8003750 <Constant_Voltage+0x1dc>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4933      	ldr	r1, [pc, #204]	; (8003788 <Constant_Voltage+0x214>)
 80036bc:	4618      	mov	r0, r3
 80036be:	f7fd fd2f 	bl	8001120 <__aeabi_fcmple>
 80036c2:	4603      	mov	r3, r0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d063      	beq.n	8003790 <Constant_Voltage+0x21c>
	{ eNM=(-(e+50)/25)+1;
 80036c8:	4b21      	ldr	r3, [pc, #132]	; (8003750 <Constant_Voltage+0x1dc>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	492f      	ldr	r1, [pc, #188]	; (800378c <Constant_Voltage+0x218>)
 80036ce:	4618      	mov	r0, r3
 80036d0:	f7fd fa76 	bl	8000bc0 <__addsf3>
 80036d4:	4603      	mov	r3, r0
 80036d6:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80036da:	492a      	ldr	r1, [pc, #168]	; (8003784 <Constant_Voltage+0x210>)
 80036dc:	4618      	mov	r0, r3
 80036de:	f7fd fc2b 	bl	8000f38 <__aeabi_fdiv>
 80036e2:	4603      	mov	r3, r0
 80036e4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80036e8:	4618      	mov	r0, r3
 80036ea:	f7fd fa69 	bl	8000bc0 <__addsf3>
 80036ee:	4603      	mov	r3, r0
 80036f0:	461a      	mov	r2, r3
 80036f2:	4b21      	ldr	r3, [pc, #132]	; (8003778 <Constant_Voltage+0x204>)
 80036f4:	601a      	str	r2, [r3, #0]
	   eNS=(e+50)/25;
 80036f6:	4b16      	ldr	r3, [pc, #88]	; (8003750 <Constant_Voltage+0x1dc>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4924      	ldr	r1, [pc, #144]	; (800378c <Constant_Voltage+0x218>)
 80036fc:	4618      	mov	r0, r3
 80036fe:	f7fd fa5f 	bl	8000bc0 <__addsf3>
 8003702:	4603      	mov	r3, r0
 8003704:	491f      	ldr	r1, [pc, #124]	; (8003784 <Constant_Voltage+0x210>)
 8003706:	4618      	mov	r0, r3
 8003708:	f7fd fc16 	bl	8000f38 <__aeabi_fdiv>
 800370c:	4603      	mov	r3, r0
 800370e:	461a      	mov	r2, r3
 8003710:	4b18      	ldr	r3, [pc, #96]	; (8003774 <Constant_Voltage+0x200>)
 8003712:	601a      	str	r2, [r3, #0]
	   eNB=eZ=ePS=ePM=ePB=0;
 8003714:	4b13      	ldr	r3, [pc, #76]	; (8003764 <Constant_Voltage+0x1f0>)
 8003716:	f04f 0200 	mov.w	r2, #0
 800371a:	601a      	str	r2, [r3, #0]
 800371c:	4b11      	ldr	r3, [pc, #68]	; (8003764 <Constant_Voltage+0x1f0>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a11      	ldr	r2, [pc, #68]	; (8003768 <Constant_Voltage+0x1f4>)
 8003722:	6013      	str	r3, [r2, #0]
 8003724:	4b10      	ldr	r3, [pc, #64]	; (8003768 <Constant_Voltage+0x1f4>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a10      	ldr	r2, [pc, #64]	; (800376c <Constant_Voltage+0x1f8>)
 800372a:	6013      	str	r3, [r2, #0]
 800372c:	4b0f      	ldr	r3, [pc, #60]	; (800376c <Constant_Voltage+0x1f8>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a0f      	ldr	r2, [pc, #60]	; (8003770 <Constant_Voltage+0x1fc>)
 8003732:	6013      	str	r3, [r2, #0]
 8003734:	4b0e      	ldr	r3, [pc, #56]	; (8003770 <Constant_Voltage+0x1fc>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a09      	ldr	r2, [pc, #36]	; (8003760 <Constant_Voltage+0x1ec>)
 800373a:	6013      	str	r3, [r2, #0]
 800373c:	e191      	b.n	8003a62 <Constant_Voltage+0x4ee>
 800373e:	bf00      	nop
 8003740:	20000040 	.word	0x20000040
 8003744:	20000f00 	.word	0x20000f00
 8003748:	20000ef8 	.word	0x20000ef8
 800374c:	200010c0 	.word	0x200010c0
 8003750:	20001278 	.word	0x20001278
 8003754:	2000127c 	.word	0x2000127c
 8003758:	20000d44 	.word	0x20000d44
 800375c:	c2960000 	.word	0xc2960000
 8003760:	20001280 	.word	0x20001280
 8003764:	20000c84 	.word	0x20000c84
 8003768:	20000d4c 	.word	0x20000d4c
 800376c:	20000cc0 	.word	0x20000cc0
 8003770:	200012cc 	.word	0x200012cc
 8003774:	200006b8 	.word	0x200006b8
 8003778:	200012b8 	.word	0x200012b8
 800377c:	c2480000 	.word	0xc2480000
 8003780:	42960000 	.word	0x42960000
 8003784:	41c80000 	.word	0x41c80000
 8003788:	c1c80000 	.word	0xc1c80000
 800378c:	42480000 	.word	0x42480000
	}

	else if(e>=-25&&e<=0)
 8003790:	4b95      	ldr	r3, [pc, #596]	; (80039e8 <Constant_Voltage+0x474>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4995      	ldr	r1, [pc, #596]	; (80039ec <Constant_Voltage+0x478>)
 8003796:	4618      	mov	r0, r3
 8003798:	f7fd fccc 	bl	8001134 <__aeabi_fcmpge>
 800379c:	4603      	mov	r3, r0
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d045      	beq.n	800382e <Constant_Voltage+0x2ba>
 80037a2:	4b91      	ldr	r3, [pc, #580]	; (80039e8 <Constant_Voltage+0x474>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f04f 0100 	mov.w	r1, #0
 80037aa:	4618      	mov	r0, r3
 80037ac:	f7fd fcb8 	bl	8001120 <__aeabi_fcmple>
 80037b0:	4603      	mov	r3, r0
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d03b      	beq.n	800382e <Constant_Voltage+0x2ba>
	{ eNS=(-(e+25)/25)+1;
 80037b6:	4b8c      	ldr	r3, [pc, #560]	; (80039e8 <Constant_Voltage+0x474>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	498d      	ldr	r1, [pc, #564]	; (80039f0 <Constant_Voltage+0x47c>)
 80037bc:	4618      	mov	r0, r3
 80037be:	f7fd f9ff 	bl	8000bc0 <__addsf3>
 80037c2:	4603      	mov	r3, r0
 80037c4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80037c8:	4989      	ldr	r1, [pc, #548]	; (80039f0 <Constant_Voltage+0x47c>)
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7fd fbb4 	bl	8000f38 <__aeabi_fdiv>
 80037d0:	4603      	mov	r3, r0
 80037d2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80037d6:	4618      	mov	r0, r3
 80037d8:	f7fd f9f2 	bl	8000bc0 <__addsf3>
 80037dc:	4603      	mov	r3, r0
 80037de:	461a      	mov	r2, r3
 80037e0:	4b84      	ldr	r3, [pc, #528]	; (80039f4 <Constant_Voltage+0x480>)
 80037e2:	601a      	str	r2, [r3, #0]
	   eZ=(e/25)+1;
 80037e4:	4b80      	ldr	r3, [pc, #512]	; (80039e8 <Constant_Voltage+0x474>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4981      	ldr	r1, [pc, #516]	; (80039f0 <Constant_Voltage+0x47c>)
 80037ea:	4618      	mov	r0, r3
 80037ec:	f7fd fba4 	bl	8000f38 <__aeabi_fdiv>
 80037f0:	4603      	mov	r3, r0
 80037f2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80037f6:	4618      	mov	r0, r3
 80037f8:	f7fd f9e2 	bl	8000bc0 <__addsf3>
 80037fc:	4603      	mov	r3, r0
 80037fe:	461a      	mov	r2, r3
 8003800:	4b7d      	ldr	r3, [pc, #500]	; (80039f8 <Constant_Voltage+0x484>)
 8003802:	601a      	str	r2, [r3, #0]
	   eNB=eNM=ePS=ePM=ePB=0;
 8003804:	4b7d      	ldr	r3, [pc, #500]	; (80039fc <Constant_Voltage+0x488>)
 8003806:	f04f 0200 	mov.w	r2, #0
 800380a:	601a      	str	r2, [r3, #0]
 800380c:	4b7b      	ldr	r3, [pc, #492]	; (80039fc <Constant_Voltage+0x488>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a7b      	ldr	r2, [pc, #492]	; (8003a00 <Constant_Voltage+0x48c>)
 8003812:	6013      	str	r3, [r2, #0]
 8003814:	4b7a      	ldr	r3, [pc, #488]	; (8003a00 <Constant_Voltage+0x48c>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a7a      	ldr	r2, [pc, #488]	; (8003a04 <Constant_Voltage+0x490>)
 800381a:	6013      	str	r3, [r2, #0]
 800381c:	4b79      	ldr	r3, [pc, #484]	; (8003a04 <Constant_Voltage+0x490>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a79      	ldr	r2, [pc, #484]	; (8003a08 <Constant_Voltage+0x494>)
 8003822:	6013      	str	r3, [r2, #0]
 8003824:	4b78      	ldr	r3, [pc, #480]	; (8003a08 <Constant_Voltage+0x494>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a78      	ldr	r2, [pc, #480]	; (8003a0c <Constant_Voltage+0x498>)
 800382a:	6013      	str	r3, [r2, #0]
 800382c:	e119      	b.n	8003a62 <Constant_Voltage+0x4ee>
	}

	else if(e>=0&&e<=25)
 800382e:	4b6e      	ldr	r3, [pc, #440]	; (80039e8 <Constant_Voltage+0x474>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f04f 0100 	mov.w	r1, #0
 8003836:	4618      	mov	r0, r3
 8003838:	f7fd fc7c 	bl	8001134 <__aeabi_fcmpge>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d037      	beq.n	80038b2 <Constant_Voltage+0x33e>
 8003842:	4b69      	ldr	r3, [pc, #420]	; (80039e8 <Constant_Voltage+0x474>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	496a      	ldr	r1, [pc, #424]	; (80039f0 <Constant_Voltage+0x47c>)
 8003848:	4618      	mov	r0, r3
 800384a:	f7fd fc69 	bl	8001120 <__aeabi_fcmple>
 800384e:	4603      	mov	r3, r0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d02e      	beq.n	80038b2 <Constant_Voltage+0x33e>
	{ eZ=-(e/25)+1;
 8003854:	4b64      	ldr	r3, [pc, #400]	; (80039e8 <Constant_Voltage+0x474>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4965      	ldr	r1, [pc, #404]	; (80039f0 <Constant_Voltage+0x47c>)
 800385a:	4618      	mov	r0, r3
 800385c:	f7fd fb6c 	bl	8000f38 <__aeabi_fdiv>
 8003860:	4603      	mov	r3, r0
 8003862:	4619      	mov	r1, r3
 8003864:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003868:	f7fd f9a8 	bl	8000bbc <__aeabi_fsub>
 800386c:	4603      	mov	r3, r0
 800386e:	461a      	mov	r2, r3
 8003870:	4b61      	ldr	r3, [pc, #388]	; (80039f8 <Constant_Voltage+0x484>)
 8003872:	601a      	str	r2, [r3, #0]
	   ePS=e/25;
 8003874:	4b5c      	ldr	r3, [pc, #368]	; (80039e8 <Constant_Voltage+0x474>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	495d      	ldr	r1, [pc, #372]	; (80039f0 <Constant_Voltage+0x47c>)
 800387a:	4618      	mov	r0, r3
 800387c:	f7fd fb5c 	bl	8000f38 <__aeabi_fdiv>
 8003880:	4603      	mov	r3, r0
 8003882:	461a      	mov	r2, r3
 8003884:	4b5f      	ldr	r3, [pc, #380]	; (8003a04 <Constant_Voltage+0x490>)
 8003886:	601a      	str	r2, [r3, #0]
	   eNB=eNM=eNS=ePM=ePB=0;
 8003888:	4b5c      	ldr	r3, [pc, #368]	; (80039fc <Constant_Voltage+0x488>)
 800388a:	f04f 0200 	mov.w	r2, #0
 800388e:	601a      	str	r2, [r3, #0]
 8003890:	4b5a      	ldr	r3, [pc, #360]	; (80039fc <Constant_Voltage+0x488>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a5a      	ldr	r2, [pc, #360]	; (8003a00 <Constant_Voltage+0x48c>)
 8003896:	6013      	str	r3, [r2, #0]
 8003898:	4b59      	ldr	r3, [pc, #356]	; (8003a00 <Constant_Voltage+0x48c>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a55      	ldr	r2, [pc, #340]	; (80039f4 <Constant_Voltage+0x480>)
 800389e:	6013      	str	r3, [r2, #0]
 80038a0:	4b54      	ldr	r3, [pc, #336]	; (80039f4 <Constant_Voltage+0x480>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a58      	ldr	r2, [pc, #352]	; (8003a08 <Constant_Voltage+0x494>)
 80038a6:	6013      	str	r3, [r2, #0]
 80038a8:	4b57      	ldr	r3, [pc, #348]	; (8003a08 <Constant_Voltage+0x494>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a57      	ldr	r2, [pc, #348]	; (8003a0c <Constant_Voltage+0x498>)
 80038ae:	6013      	str	r3, [r2, #0]
 80038b0:	e0d7      	b.n	8003a62 <Constant_Voltage+0x4ee>
	}

	else if(e>=25&&e<=50)
 80038b2:	4b4d      	ldr	r3, [pc, #308]	; (80039e8 <Constant_Voltage+0x474>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	494e      	ldr	r1, [pc, #312]	; (80039f0 <Constant_Voltage+0x47c>)
 80038b8:	4618      	mov	r0, r3
 80038ba:	f7fd fc3b 	bl	8001134 <__aeabi_fcmpge>
 80038be:	4603      	mov	r3, r0
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d043      	beq.n	800394c <Constant_Voltage+0x3d8>
 80038c4:	4b48      	ldr	r3, [pc, #288]	; (80039e8 <Constant_Voltage+0x474>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4951      	ldr	r1, [pc, #324]	; (8003a10 <Constant_Voltage+0x49c>)
 80038ca:	4618      	mov	r0, r3
 80038cc:	f7fd fc28 	bl	8001120 <__aeabi_fcmple>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d03a      	beq.n	800394c <Constant_Voltage+0x3d8>
	{ ePS=(-(e-25)/25)+1;
 80038d6:	4b44      	ldr	r3, [pc, #272]	; (80039e8 <Constant_Voltage+0x474>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4945      	ldr	r1, [pc, #276]	; (80039f0 <Constant_Voltage+0x47c>)
 80038dc:	4618      	mov	r0, r3
 80038de:	f7fd f96d 	bl	8000bbc <__aeabi_fsub>
 80038e2:	4603      	mov	r3, r0
 80038e4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80038e8:	4941      	ldr	r1, [pc, #260]	; (80039f0 <Constant_Voltage+0x47c>)
 80038ea:	4618      	mov	r0, r3
 80038ec:	f7fd fb24 	bl	8000f38 <__aeabi_fdiv>
 80038f0:	4603      	mov	r3, r0
 80038f2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80038f6:	4618      	mov	r0, r3
 80038f8:	f7fd f962 	bl	8000bc0 <__addsf3>
 80038fc:	4603      	mov	r3, r0
 80038fe:	461a      	mov	r2, r3
 8003900:	4b40      	ldr	r3, [pc, #256]	; (8003a04 <Constant_Voltage+0x490>)
 8003902:	601a      	str	r2, [r3, #0]
	   ePM=(e-25)/25;
 8003904:	4b38      	ldr	r3, [pc, #224]	; (80039e8 <Constant_Voltage+0x474>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4939      	ldr	r1, [pc, #228]	; (80039f0 <Constant_Voltage+0x47c>)
 800390a:	4618      	mov	r0, r3
 800390c:	f7fd f956 	bl	8000bbc <__aeabi_fsub>
 8003910:	4603      	mov	r3, r0
 8003912:	4937      	ldr	r1, [pc, #220]	; (80039f0 <Constant_Voltage+0x47c>)
 8003914:	4618      	mov	r0, r3
 8003916:	f7fd fb0f 	bl	8000f38 <__aeabi_fdiv>
 800391a:	4603      	mov	r3, r0
 800391c:	461a      	mov	r2, r3
 800391e:	4b38      	ldr	r3, [pc, #224]	; (8003a00 <Constant_Voltage+0x48c>)
 8003920:	601a      	str	r2, [r3, #0]
	   eNB=eNM=eNS=eZ=ePB=0;
 8003922:	4b36      	ldr	r3, [pc, #216]	; (80039fc <Constant_Voltage+0x488>)
 8003924:	f04f 0200 	mov.w	r2, #0
 8003928:	601a      	str	r2, [r3, #0]
 800392a:	4b34      	ldr	r3, [pc, #208]	; (80039fc <Constant_Voltage+0x488>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a32      	ldr	r2, [pc, #200]	; (80039f8 <Constant_Voltage+0x484>)
 8003930:	6013      	str	r3, [r2, #0]
 8003932:	4b31      	ldr	r3, [pc, #196]	; (80039f8 <Constant_Voltage+0x484>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a2f      	ldr	r2, [pc, #188]	; (80039f4 <Constant_Voltage+0x480>)
 8003938:	6013      	str	r3, [r2, #0]
 800393a:	4b2e      	ldr	r3, [pc, #184]	; (80039f4 <Constant_Voltage+0x480>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a32      	ldr	r2, [pc, #200]	; (8003a08 <Constant_Voltage+0x494>)
 8003940:	6013      	str	r3, [r2, #0]
 8003942:	4b31      	ldr	r3, [pc, #196]	; (8003a08 <Constant_Voltage+0x494>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a31      	ldr	r2, [pc, #196]	; (8003a0c <Constant_Voltage+0x498>)
 8003948:	6013      	str	r3, [r2, #0]
 800394a:	e08a      	b.n	8003a62 <Constant_Voltage+0x4ee>
	}

	else if(e>=50&&e<=75)
 800394c:	4b26      	ldr	r3, [pc, #152]	; (80039e8 <Constant_Voltage+0x474>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	492f      	ldr	r1, [pc, #188]	; (8003a10 <Constant_Voltage+0x49c>)
 8003952:	4618      	mov	r0, r3
 8003954:	f7fd fbee 	bl	8001134 <__aeabi_fcmpge>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	d05c      	beq.n	8003a18 <Constant_Voltage+0x4a4>
 800395e:	4b22      	ldr	r3, [pc, #136]	; (80039e8 <Constant_Voltage+0x474>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	492c      	ldr	r1, [pc, #176]	; (8003a14 <Constant_Voltage+0x4a0>)
 8003964:	4618      	mov	r0, r3
 8003966:	f7fd fbdb 	bl	8001120 <__aeabi_fcmple>
 800396a:	4603      	mov	r3, r0
 800396c:	2b00      	cmp	r3, #0
 800396e:	d053      	beq.n	8003a18 <Constant_Voltage+0x4a4>
	{ ePM=(-(e-50)/25)+1;
 8003970:	4b1d      	ldr	r3, [pc, #116]	; (80039e8 <Constant_Voltage+0x474>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4926      	ldr	r1, [pc, #152]	; (8003a10 <Constant_Voltage+0x49c>)
 8003976:	4618      	mov	r0, r3
 8003978:	f7fd f920 	bl	8000bbc <__aeabi_fsub>
 800397c:	4603      	mov	r3, r0
 800397e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003982:	491b      	ldr	r1, [pc, #108]	; (80039f0 <Constant_Voltage+0x47c>)
 8003984:	4618      	mov	r0, r3
 8003986:	f7fd fad7 	bl	8000f38 <__aeabi_fdiv>
 800398a:	4603      	mov	r3, r0
 800398c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003990:	4618      	mov	r0, r3
 8003992:	f7fd f915 	bl	8000bc0 <__addsf3>
 8003996:	4603      	mov	r3, r0
 8003998:	461a      	mov	r2, r3
 800399a:	4b19      	ldr	r3, [pc, #100]	; (8003a00 <Constant_Voltage+0x48c>)
 800399c:	601a      	str	r2, [r3, #0]
	   ePB=(e-50)/25;
 800399e:	4b12      	ldr	r3, [pc, #72]	; (80039e8 <Constant_Voltage+0x474>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	491b      	ldr	r1, [pc, #108]	; (8003a10 <Constant_Voltage+0x49c>)
 80039a4:	4618      	mov	r0, r3
 80039a6:	f7fd f909 	bl	8000bbc <__aeabi_fsub>
 80039aa:	4603      	mov	r3, r0
 80039ac:	4910      	ldr	r1, [pc, #64]	; (80039f0 <Constant_Voltage+0x47c>)
 80039ae:	4618      	mov	r0, r3
 80039b0:	f7fd fac2 	bl	8000f38 <__aeabi_fdiv>
 80039b4:	4603      	mov	r3, r0
 80039b6:	461a      	mov	r2, r3
 80039b8:	4b10      	ldr	r3, [pc, #64]	; (80039fc <Constant_Voltage+0x488>)
 80039ba:	601a      	str	r2, [r3, #0]
	   eNB=eNM=eNS=eZ=ePS=0;
 80039bc:	4b11      	ldr	r3, [pc, #68]	; (8003a04 <Constant_Voltage+0x490>)
 80039be:	f04f 0200 	mov.w	r2, #0
 80039c2:	601a      	str	r2, [r3, #0]
 80039c4:	4b0f      	ldr	r3, [pc, #60]	; (8003a04 <Constant_Voltage+0x490>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a0b      	ldr	r2, [pc, #44]	; (80039f8 <Constant_Voltage+0x484>)
 80039ca:	6013      	str	r3, [r2, #0]
 80039cc:	4b0a      	ldr	r3, [pc, #40]	; (80039f8 <Constant_Voltage+0x484>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a08      	ldr	r2, [pc, #32]	; (80039f4 <Constant_Voltage+0x480>)
 80039d2:	6013      	str	r3, [r2, #0]
 80039d4:	4b07      	ldr	r3, [pc, #28]	; (80039f4 <Constant_Voltage+0x480>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a0b      	ldr	r2, [pc, #44]	; (8003a08 <Constant_Voltage+0x494>)
 80039da:	6013      	str	r3, [r2, #0]
 80039dc:	4b0a      	ldr	r3, [pc, #40]	; (8003a08 <Constant_Voltage+0x494>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a0a      	ldr	r2, [pc, #40]	; (8003a0c <Constant_Voltage+0x498>)
 80039e2:	6013      	str	r3, [r2, #0]
 80039e4:	e03d      	b.n	8003a62 <Constant_Voltage+0x4ee>
 80039e6:	bf00      	nop
 80039e8:	20001278 	.word	0x20001278
 80039ec:	c1c80000 	.word	0xc1c80000
 80039f0:	41c80000 	.word	0x41c80000
 80039f4:	200006b8 	.word	0x200006b8
 80039f8:	200012cc 	.word	0x200012cc
 80039fc:	20000c84 	.word	0x20000c84
 8003a00:	20000d4c 	.word	0x20000d4c
 8003a04:	20000cc0 	.word	0x20000cc0
 8003a08:	200012b8 	.word	0x200012b8
 8003a0c:	20001280 	.word	0x20001280
 8003a10:	42480000 	.word	0x42480000
 8003a14:	42960000 	.word	0x42960000
	}

	else if(e>=75)
 8003a18:	4b71      	ldr	r3, [pc, #452]	; (8003be0 <Constant_Voltage+0x66c>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4971      	ldr	r1, [pc, #452]	; (8003be4 <Constant_Voltage+0x670>)
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f7fd fb88 	bl	8001134 <__aeabi_fcmpge>
 8003a24:	4603      	mov	r3, r0
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d01b      	beq.n	8003a62 <Constant_Voltage+0x4ee>
	{ ePB=1; eNB=eNM=eNS=eZ=ePS=ePM=0;}
 8003a2a:	4b6f      	ldr	r3, [pc, #444]	; (8003be8 <Constant_Voltage+0x674>)
 8003a2c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003a30:	601a      	str	r2, [r3, #0]
 8003a32:	4b6e      	ldr	r3, [pc, #440]	; (8003bec <Constant_Voltage+0x678>)
 8003a34:	f04f 0200 	mov.w	r2, #0
 8003a38:	601a      	str	r2, [r3, #0]
 8003a3a:	4b6c      	ldr	r3, [pc, #432]	; (8003bec <Constant_Voltage+0x678>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a6c      	ldr	r2, [pc, #432]	; (8003bf0 <Constant_Voltage+0x67c>)
 8003a40:	6013      	str	r3, [r2, #0]
 8003a42:	4b6b      	ldr	r3, [pc, #428]	; (8003bf0 <Constant_Voltage+0x67c>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a6b      	ldr	r2, [pc, #428]	; (8003bf4 <Constant_Voltage+0x680>)
 8003a48:	6013      	str	r3, [r2, #0]
 8003a4a:	4b6a      	ldr	r3, [pc, #424]	; (8003bf4 <Constant_Voltage+0x680>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a6a      	ldr	r2, [pc, #424]	; (8003bf8 <Constant_Voltage+0x684>)
 8003a50:	6013      	str	r3, [r2, #0]
 8003a52:	4b69      	ldr	r3, [pc, #420]	; (8003bf8 <Constant_Voltage+0x684>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a69      	ldr	r2, [pc, #420]	; (8003bfc <Constant_Voltage+0x688>)
 8003a58:	6013      	str	r3, [r2, #0]
 8003a5a:	4b68      	ldr	r3, [pc, #416]	; (8003bfc <Constant_Voltage+0x688>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a68      	ldr	r2, [pc, #416]	; (8003c00 <Constant_Voltage+0x68c>)
 8003a60:	6013      	str	r3, [r2, #0]

	/////////////////////fuzzifikasi delta error //////////////
	if(d<=-30)
 8003a62:	4b68      	ldr	r3, [pc, #416]	; (8003c04 <Constant_Voltage+0x690>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4968      	ldr	r1, [pc, #416]	; (8003c08 <Constant_Voltage+0x694>)
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f7fd fb59 	bl	8001120 <__aeabi_fcmple>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d01b      	beq.n	8003aac <Constant_Voltage+0x538>
	{ dNB=1;  dNM=dNS=dZ=dPS=dPM=dPB=0;}
 8003a74:	4b65      	ldr	r3, [pc, #404]	; (8003c0c <Constant_Voltage+0x698>)
 8003a76:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003a7a:	601a      	str	r2, [r3, #0]
 8003a7c:	4b64      	ldr	r3, [pc, #400]	; (8003c10 <Constant_Voltage+0x69c>)
 8003a7e:	f04f 0200 	mov.w	r2, #0
 8003a82:	601a      	str	r2, [r3, #0]
 8003a84:	4b62      	ldr	r3, [pc, #392]	; (8003c10 <Constant_Voltage+0x69c>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a62      	ldr	r2, [pc, #392]	; (8003c14 <Constant_Voltage+0x6a0>)
 8003a8a:	6013      	str	r3, [r2, #0]
 8003a8c:	4b61      	ldr	r3, [pc, #388]	; (8003c14 <Constant_Voltage+0x6a0>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a61      	ldr	r2, [pc, #388]	; (8003c18 <Constant_Voltage+0x6a4>)
 8003a92:	6013      	str	r3, [r2, #0]
 8003a94:	4b60      	ldr	r3, [pc, #384]	; (8003c18 <Constant_Voltage+0x6a4>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a60      	ldr	r2, [pc, #384]	; (8003c1c <Constant_Voltage+0x6a8>)
 8003a9a:	6013      	str	r3, [r2, #0]
 8003a9c:	4b5f      	ldr	r3, [pc, #380]	; (8003c1c <Constant_Voltage+0x6a8>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a5f      	ldr	r2, [pc, #380]	; (8003c20 <Constant_Voltage+0x6ac>)
 8003aa2:	6013      	str	r3, [r2, #0]
 8003aa4:	4b5e      	ldr	r3, [pc, #376]	; (8003c20 <Constant_Voltage+0x6ac>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a5e      	ldr	r2, [pc, #376]	; (8003c24 <Constant_Voltage+0x6b0>)
 8003aaa:	6013      	str	r3, [r2, #0]

	if(d>=-30&&d<=-20)
 8003aac:	4b55      	ldr	r3, [pc, #340]	; (8003c04 <Constant_Voltage+0x690>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4955      	ldr	r1, [pc, #340]	; (8003c08 <Constant_Voltage+0x694>)
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f7fd fb3e 	bl	8001134 <__aeabi_fcmpge>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d043      	beq.n	8003b46 <Constant_Voltage+0x5d2>
 8003abe:	4b51      	ldr	r3, [pc, #324]	; (8003c04 <Constant_Voltage+0x690>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4959      	ldr	r1, [pc, #356]	; (8003c28 <Constant_Voltage+0x6b4>)
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f7fd fb2b 	bl	8001120 <__aeabi_fcmple>
 8003aca:	4603      	mov	r3, r0
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d03a      	beq.n	8003b46 <Constant_Voltage+0x5d2>
	{ dNB=(-(d+30)/10)+1;
 8003ad0:	4b4c      	ldr	r3, [pc, #304]	; (8003c04 <Constant_Voltage+0x690>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4955      	ldr	r1, [pc, #340]	; (8003c2c <Constant_Voltage+0x6b8>)
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f7fd f872 	bl	8000bc0 <__addsf3>
 8003adc:	4603      	mov	r3, r0
 8003ade:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003ae2:	4953      	ldr	r1, [pc, #332]	; (8003c30 <Constant_Voltage+0x6bc>)
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f7fd fa27 	bl	8000f38 <__aeabi_fdiv>
 8003aea:	4603      	mov	r3, r0
 8003aec:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003af0:	4618      	mov	r0, r3
 8003af2:	f7fd f865 	bl	8000bc0 <__addsf3>
 8003af6:	4603      	mov	r3, r0
 8003af8:	461a      	mov	r2, r3
 8003afa:	4b44      	ldr	r3, [pc, #272]	; (8003c0c <Constant_Voltage+0x698>)
 8003afc:	601a      	str	r2, [r3, #0]
	   dNM=(d+30)/10;
 8003afe:	4b41      	ldr	r3, [pc, #260]	; (8003c04 <Constant_Voltage+0x690>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	494a      	ldr	r1, [pc, #296]	; (8003c2c <Constant_Voltage+0x6b8>)
 8003b04:	4618      	mov	r0, r3
 8003b06:	f7fd f85b 	bl	8000bc0 <__addsf3>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	4948      	ldr	r1, [pc, #288]	; (8003c30 <Constant_Voltage+0x6bc>)
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f7fd fa12 	bl	8000f38 <__aeabi_fdiv>
 8003b14:	4603      	mov	r3, r0
 8003b16:	461a      	mov	r2, r3
 8003b18:	4b42      	ldr	r3, [pc, #264]	; (8003c24 <Constant_Voltage+0x6b0>)
 8003b1a:	601a      	str	r2, [r3, #0]
	   dNS=dZ=dPS=dPM=dPB=0;
 8003b1c:	4b3c      	ldr	r3, [pc, #240]	; (8003c10 <Constant_Voltage+0x69c>)
 8003b1e:	f04f 0200 	mov.w	r2, #0
 8003b22:	601a      	str	r2, [r3, #0]
 8003b24:	4b3a      	ldr	r3, [pc, #232]	; (8003c10 <Constant_Voltage+0x69c>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a3a      	ldr	r2, [pc, #232]	; (8003c14 <Constant_Voltage+0x6a0>)
 8003b2a:	6013      	str	r3, [r2, #0]
 8003b2c:	4b39      	ldr	r3, [pc, #228]	; (8003c14 <Constant_Voltage+0x6a0>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a39      	ldr	r2, [pc, #228]	; (8003c18 <Constant_Voltage+0x6a4>)
 8003b32:	6013      	str	r3, [r2, #0]
 8003b34:	4b38      	ldr	r3, [pc, #224]	; (8003c18 <Constant_Voltage+0x6a4>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a38      	ldr	r2, [pc, #224]	; (8003c1c <Constant_Voltage+0x6a8>)
 8003b3a:	6013      	str	r3, [r2, #0]
 8003b3c:	4b37      	ldr	r3, [pc, #220]	; (8003c1c <Constant_Voltage+0x6a8>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a37      	ldr	r2, [pc, #220]	; (8003c20 <Constant_Voltage+0x6ac>)
 8003b42:	6013      	str	r3, [r2, #0]
 8003b44:	e1e1      	b.n	8003f0a <Constant_Voltage+0x996>
	}

	else if(d>=-20&&d<=-10)
 8003b46:	4b2f      	ldr	r3, [pc, #188]	; (8003c04 <Constant_Voltage+0x690>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4937      	ldr	r1, [pc, #220]	; (8003c28 <Constant_Voltage+0x6b4>)
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f7fd faf1 	bl	8001134 <__aeabi_fcmpge>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d071      	beq.n	8003c3c <Constant_Voltage+0x6c8>
 8003b58:	4b2a      	ldr	r3, [pc, #168]	; (8003c04 <Constant_Voltage+0x690>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4935      	ldr	r1, [pc, #212]	; (8003c34 <Constant_Voltage+0x6c0>)
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f7fd fade 	bl	8001120 <__aeabi_fcmple>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d068      	beq.n	8003c3c <Constant_Voltage+0x6c8>
	{ dNM=(-(d+20)/10)+1;
 8003b6a:	4b26      	ldr	r3, [pc, #152]	; (8003c04 <Constant_Voltage+0x690>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4932      	ldr	r1, [pc, #200]	; (8003c38 <Constant_Voltage+0x6c4>)
 8003b70:	4618      	mov	r0, r3
 8003b72:	f7fd f825 	bl	8000bc0 <__addsf3>
 8003b76:	4603      	mov	r3, r0
 8003b78:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003b7c:	492c      	ldr	r1, [pc, #176]	; (8003c30 <Constant_Voltage+0x6bc>)
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f7fd f9da 	bl	8000f38 <__aeabi_fdiv>
 8003b84:	4603      	mov	r3, r0
 8003b86:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f7fd f818 	bl	8000bc0 <__addsf3>
 8003b90:	4603      	mov	r3, r0
 8003b92:	461a      	mov	r2, r3
 8003b94:	4b23      	ldr	r3, [pc, #140]	; (8003c24 <Constant_Voltage+0x6b0>)
 8003b96:	601a      	str	r2, [r3, #0]
	   dNS=(d+20)/10;
 8003b98:	4b1a      	ldr	r3, [pc, #104]	; (8003c04 <Constant_Voltage+0x690>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4926      	ldr	r1, [pc, #152]	; (8003c38 <Constant_Voltage+0x6c4>)
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f7fd f80e 	bl	8000bc0 <__addsf3>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	4922      	ldr	r1, [pc, #136]	; (8003c30 <Constant_Voltage+0x6bc>)
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f7fd f9c5 	bl	8000f38 <__aeabi_fdiv>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	461a      	mov	r2, r3
 8003bb2:	4b1b      	ldr	r3, [pc, #108]	; (8003c20 <Constant_Voltage+0x6ac>)
 8003bb4:	601a      	str	r2, [r3, #0]
	   dNB=dZ=dPS=dPM=dPB=0;
 8003bb6:	4b16      	ldr	r3, [pc, #88]	; (8003c10 <Constant_Voltage+0x69c>)
 8003bb8:	f04f 0200 	mov.w	r2, #0
 8003bbc:	601a      	str	r2, [r3, #0]
 8003bbe:	4b14      	ldr	r3, [pc, #80]	; (8003c10 <Constant_Voltage+0x69c>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a14      	ldr	r2, [pc, #80]	; (8003c14 <Constant_Voltage+0x6a0>)
 8003bc4:	6013      	str	r3, [r2, #0]
 8003bc6:	4b13      	ldr	r3, [pc, #76]	; (8003c14 <Constant_Voltage+0x6a0>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a13      	ldr	r2, [pc, #76]	; (8003c18 <Constant_Voltage+0x6a4>)
 8003bcc:	6013      	str	r3, [r2, #0]
 8003bce:	4b12      	ldr	r3, [pc, #72]	; (8003c18 <Constant_Voltage+0x6a4>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a12      	ldr	r2, [pc, #72]	; (8003c1c <Constant_Voltage+0x6a8>)
 8003bd4:	6013      	str	r3, [r2, #0]
 8003bd6:	4b11      	ldr	r3, [pc, #68]	; (8003c1c <Constant_Voltage+0x6a8>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a0c      	ldr	r2, [pc, #48]	; (8003c0c <Constant_Voltage+0x698>)
 8003bdc:	6013      	str	r3, [r2, #0]
 8003bde:	e194      	b.n	8003f0a <Constant_Voltage+0x996>
 8003be0:	20001278 	.word	0x20001278
 8003be4:	42960000 	.word	0x42960000
 8003be8:	20000c84 	.word	0x20000c84
 8003bec:	20000d4c 	.word	0x20000d4c
 8003bf0:	20000cc0 	.word	0x20000cc0
 8003bf4:	200012cc 	.word	0x200012cc
 8003bf8:	200006b8 	.word	0x200006b8
 8003bfc:	200012b8 	.word	0x200012b8
 8003c00:	20001280 	.word	0x20001280
 8003c04:	20000d44 	.word	0x20000d44
 8003c08:	c1f00000 	.word	0xc1f00000
 8003c0c:	200006f4 	.word	0x200006f4
 8003c10:	20000d54 	.word	0x20000d54
 8003c14:	20000700 	.word	0x20000700
 8003c18:	20001294 	.word	0x20001294
 8003c1c:	200012ac 	.word	0x200012ac
 8003c20:	20000918 	.word	0x20000918
 8003c24:	20000cbc 	.word	0x20000cbc
 8003c28:	c1a00000 	.word	0xc1a00000
 8003c2c:	41f00000 	.word	0x41f00000
 8003c30:	41200000 	.word	0x41200000
 8003c34:	c1200000 	.word	0xc1200000
 8003c38:	41a00000 	.word	0x41a00000
	}

	else if(d>=-10&&d<=0)
 8003c3c:	4b94      	ldr	r3, [pc, #592]	; (8003e90 <Constant_Voltage+0x91c>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4994      	ldr	r1, [pc, #592]	; (8003e94 <Constant_Voltage+0x920>)
 8003c42:	4618      	mov	r0, r3
 8003c44:	f7fd fa76 	bl	8001134 <__aeabi_fcmpge>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d044      	beq.n	8003cd8 <Constant_Voltage+0x764>
 8003c4e:	4b90      	ldr	r3, [pc, #576]	; (8003e90 <Constant_Voltage+0x91c>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f04f 0100 	mov.w	r1, #0
 8003c56:	4618      	mov	r0, r3
 8003c58:	f7fd fa62 	bl	8001120 <__aeabi_fcmple>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d03a      	beq.n	8003cd8 <Constant_Voltage+0x764>
	{ dNS=(-(d+10)/10)+1;
 8003c62:	4b8b      	ldr	r3, [pc, #556]	; (8003e90 <Constant_Voltage+0x91c>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	498c      	ldr	r1, [pc, #560]	; (8003e98 <Constant_Voltage+0x924>)
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f7fc ffa9 	bl	8000bc0 <__addsf3>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003c74:	4988      	ldr	r1, [pc, #544]	; (8003e98 <Constant_Voltage+0x924>)
 8003c76:	4618      	mov	r0, r3
 8003c78:	f7fd f95e 	bl	8000f38 <__aeabi_fdiv>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003c82:	4618      	mov	r0, r3
 8003c84:	f7fc ff9c 	bl	8000bc0 <__addsf3>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	461a      	mov	r2, r3
 8003c8c:	4b83      	ldr	r3, [pc, #524]	; (8003e9c <Constant_Voltage+0x928>)
 8003c8e:	601a      	str	r2, [r3, #0]
	   dZ=(d+10)/10;
 8003c90:	4b7f      	ldr	r3, [pc, #508]	; (8003e90 <Constant_Voltage+0x91c>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4980      	ldr	r1, [pc, #512]	; (8003e98 <Constant_Voltage+0x924>)
 8003c96:	4618      	mov	r0, r3
 8003c98:	f7fc ff92 	bl	8000bc0 <__addsf3>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	497e      	ldr	r1, [pc, #504]	; (8003e98 <Constant_Voltage+0x924>)
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f7fd f949 	bl	8000f38 <__aeabi_fdiv>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	461a      	mov	r2, r3
 8003caa:	4b7d      	ldr	r3, [pc, #500]	; (8003ea0 <Constant_Voltage+0x92c>)
 8003cac:	601a      	str	r2, [r3, #0]
	   dNB=dNM=dPS=dPM=dPB=0;
 8003cae:	4b7d      	ldr	r3, [pc, #500]	; (8003ea4 <Constant_Voltage+0x930>)
 8003cb0:	f04f 0200 	mov.w	r2, #0
 8003cb4:	601a      	str	r2, [r3, #0]
 8003cb6:	4b7b      	ldr	r3, [pc, #492]	; (8003ea4 <Constant_Voltage+0x930>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a7b      	ldr	r2, [pc, #492]	; (8003ea8 <Constant_Voltage+0x934>)
 8003cbc:	6013      	str	r3, [r2, #0]
 8003cbe:	4b7a      	ldr	r3, [pc, #488]	; (8003ea8 <Constant_Voltage+0x934>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a7a      	ldr	r2, [pc, #488]	; (8003eac <Constant_Voltage+0x938>)
 8003cc4:	6013      	str	r3, [r2, #0]
 8003cc6:	4b79      	ldr	r3, [pc, #484]	; (8003eac <Constant_Voltage+0x938>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a79      	ldr	r2, [pc, #484]	; (8003eb0 <Constant_Voltage+0x93c>)
 8003ccc:	6013      	str	r3, [r2, #0]
 8003cce:	4b78      	ldr	r3, [pc, #480]	; (8003eb0 <Constant_Voltage+0x93c>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a78      	ldr	r2, [pc, #480]	; (8003eb4 <Constant_Voltage+0x940>)
 8003cd4:	6013      	str	r3, [r2, #0]
 8003cd6:	e118      	b.n	8003f0a <Constant_Voltage+0x996>
	}

	else if(d>=0&&d<=10)
 8003cd8:	4b6d      	ldr	r3, [pc, #436]	; (8003e90 <Constant_Voltage+0x91c>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f04f 0100 	mov.w	r1, #0
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f7fd fa27 	bl	8001134 <__aeabi_fcmpge>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d037      	beq.n	8003d5c <Constant_Voltage+0x7e8>
 8003cec:	4b68      	ldr	r3, [pc, #416]	; (8003e90 <Constant_Voltage+0x91c>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4969      	ldr	r1, [pc, #420]	; (8003e98 <Constant_Voltage+0x924>)
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f7fd fa14 	bl	8001120 <__aeabi_fcmple>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d02e      	beq.n	8003d5c <Constant_Voltage+0x7e8>
	{ dZ=-(d/10)+1;
 8003cfe:	4b64      	ldr	r3, [pc, #400]	; (8003e90 <Constant_Voltage+0x91c>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4965      	ldr	r1, [pc, #404]	; (8003e98 <Constant_Voltage+0x924>)
 8003d04:	4618      	mov	r0, r3
 8003d06:	f7fd f917 	bl	8000f38 <__aeabi_fdiv>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	4619      	mov	r1, r3
 8003d0e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003d12:	f7fc ff53 	bl	8000bbc <__aeabi_fsub>
 8003d16:	4603      	mov	r3, r0
 8003d18:	461a      	mov	r2, r3
 8003d1a:	4b61      	ldr	r3, [pc, #388]	; (8003ea0 <Constant_Voltage+0x92c>)
 8003d1c:	601a      	str	r2, [r3, #0]
	   dPS=d/10;
 8003d1e:	4b5c      	ldr	r3, [pc, #368]	; (8003e90 <Constant_Voltage+0x91c>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	495d      	ldr	r1, [pc, #372]	; (8003e98 <Constant_Voltage+0x924>)
 8003d24:	4618      	mov	r0, r3
 8003d26:	f7fd f907 	bl	8000f38 <__aeabi_fdiv>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	461a      	mov	r2, r3
 8003d2e:	4b5f      	ldr	r3, [pc, #380]	; (8003eac <Constant_Voltage+0x938>)
 8003d30:	601a      	str	r2, [r3, #0]
	   dNB=dNM=dNS=dPM=dPB=0;
 8003d32:	4b5c      	ldr	r3, [pc, #368]	; (8003ea4 <Constant_Voltage+0x930>)
 8003d34:	f04f 0200 	mov.w	r2, #0
 8003d38:	601a      	str	r2, [r3, #0]
 8003d3a:	4b5a      	ldr	r3, [pc, #360]	; (8003ea4 <Constant_Voltage+0x930>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a5a      	ldr	r2, [pc, #360]	; (8003ea8 <Constant_Voltage+0x934>)
 8003d40:	6013      	str	r3, [r2, #0]
 8003d42:	4b59      	ldr	r3, [pc, #356]	; (8003ea8 <Constant_Voltage+0x934>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a55      	ldr	r2, [pc, #340]	; (8003e9c <Constant_Voltage+0x928>)
 8003d48:	6013      	str	r3, [r2, #0]
 8003d4a:	4b54      	ldr	r3, [pc, #336]	; (8003e9c <Constant_Voltage+0x928>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a58      	ldr	r2, [pc, #352]	; (8003eb0 <Constant_Voltage+0x93c>)
 8003d50:	6013      	str	r3, [r2, #0]
 8003d52:	4b57      	ldr	r3, [pc, #348]	; (8003eb0 <Constant_Voltage+0x93c>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a57      	ldr	r2, [pc, #348]	; (8003eb4 <Constant_Voltage+0x940>)
 8003d58:	6013      	str	r3, [r2, #0]
 8003d5a:	e0d6      	b.n	8003f0a <Constant_Voltage+0x996>
	}

	else if(d>=10&&d<=20)
 8003d5c:	4b4c      	ldr	r3, [pc, #304]	; (8003e90 <Constant_Voltage+0x91c>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	494d      	ldr	r1, [pc, #308]	; (8003e98 <Constant_Voltage+0x924>)
 8003d62:	4618      	mov	r0, r3
 8003d64:	f7fd f9e6 	bl	8001134 <__aeabi_fcmpge>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d043      	beq.n	8003df6 <Constant_Voltage+0x882>
 8003d6e:	4b48      	ldr	r3, [pc, #288]	; (8003e90 <Constant_Voltage+0x91c>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4951      	ldr	r1, [pc, #324]	; (8003eb8 <Constant_Voltage+0x944>)
 8003d74:	4618      	mov	r0, r3
 8003d76:	f7fd f9d3 	bl	8001120 <__aeabi_fcmple>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d03a      	beq.n	8003df6 <Constant_Voltage+0x882>
	{ dPS=(-(d-10)/10)+1;
 8003d80:	4b43      	ldr	r3, [pc, #268]	; (8003e90 <Constant_Voltage+0x91c>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4944      	ldr	r1, [pc, #272]	; (8003e98 <Constant_Voltage+0x924>)
 8003d86:	4618      	mov	r0, r3
 8003d88:	f7fc ff18 	bl	8000bbc <__aeabi_fsub>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003d92:	4941      	ldr	r1, [pc, #260]	; (8003e98 <Constant_Voltage+0x924>)
 8003d94:	4618      	mov	r0, r3
 8003d96:	f7fd f8cf 	bl	8000f38 <__aeabi_fdiv>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003da0:	4618      	mov	r0, r3
 8003da2:	f7fc ff0d 	bl	8000bc0 <__addsf3>
 8003da6:	4603      	mov	r3, r0
 8003da8:	461a      	mov	r2, r3
 8003daa:	4b40      	ldr	r3, [pc, #256]	; (8003eac <Constant_Voltage+0x938>)
 8003dac:	601a      	str	r2, [r3, #0]
	   dPM=(d-10)/10;
 8003dae:	4b38      	ldr	r3, [pc, #224]	; (8003e90 <Constant_Voltage+0x91c>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4939      	ldr	r1, [pc, #228]	; (8003e98 <Constant_Voltage+0x924>)
 8003db4:	4618      	mov	r0, r3
 8003db6:	f7fc ff01 	bl	8000bbc <__aeabi_fsub>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	4936      	ldr	r1, [pc, #216]	; (8003e98 <Constant_Voltage+0x924>)
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f7fd f8ba 	bl	8000f38 <__aeabi_fdiv>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	461a      	mov	r2, r3
 8003dc8:	4b37      	ldr	r3, [pc, #220]	; (8003ea8 <Constant_Voltage+0x934>)
 8003dca:	601a      	str	r2, [r3, #0]
	   dNB=dNM=dNS=dZ=dPB=0;
 8003dcc:	4b35      	ldr	r3, [pc, #212]	; (8003ea4 <Constant_Voltage+0x930>)
 8003dce:	f04f 0200 	mov.w	r2, #0
 8003dd2:	601a      	str	r2, [r3, #0]
 8003dd4:	4b33      	ldr	r3, [pc, #204]	; (8003ea4 <Constant_Voltage+0x930>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a31      	ldr	r2, [pc, #196]	; (8003ea0 <Constant_Voltage+0x92c>)
 8003dda:	6013      	str	r3, [r2, #0]
 8003ddc:	4b30      	ldr	r3, [pc, #192]	; (8003ea0 <Constant_Voltage+0x92c>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a2e      	ldr	r2, [pc, #184]	; (8003e9c <Constant_Voltage+0x928>)
 8003de2:	6013      	str	r3, [r2, #0]
 8003de4:	4b2d      	ldr	r3, [pc, #180]	; (8003e9c <Constant_Voltage+0x928>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a31      	ldr	r2, [pc, #196]	; (8003eb0 <Constant_Voltage+0x93c>)
 8003dea:	6013      	str	r3, [r2, #0]
 8003dec:	4b30      	ldr	r3, [pc, #192]	; (8003eb0 <Constant_Voltage+0x93c>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a30      	ldr	r2, [pc, #192]	; (8003eb4 <Constant_Voltage+0x940>)
 8003df2:	6013      	str	r3, [r2, #0]
 8003df4:	e089      	b.n	8003f0a <Constant_Voltage+0x996>
	}

	else if(d>=20&&d<=30)
 8003df6:	4b26      	ldr	r3, [pc, #152]	; (8003e90 <Constant_Voltage+0x91c>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	492f      	ldr	r1, [pc, #188]	; (8003eb8 <Constant_Voltage+0x944>)
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f7fd f999 	bl	8001134 <__aeabi_fcmpge>
 8003e02:	4603      	mov	r3, r0
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d05b      	beq.n	8003ec0 <Constant_Voltage+0x94c>
 8003e08:	4b21      	ldr	r3, [pc, #132]	; (8003e90 <Constant_Voltage+0x91c>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	492b      	ldr	r1, [pc, #172]	; (8003ebc <Constant_Voltage+0x948>)
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f7fd f986 	bl	8001120 <__aeabi_fcmple>
 8003e14:	4603      	mov	r3, r0
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d052      	beq.n	8003ec0 <Constant_Voltage+0x94c>
	{ dPM=(-(d-20)/10)+1;
 8003e1a:	4b1d      	ldr	r3, [pc, #116]	; (8003e90 <Constant_Voltage+0x91c>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4926      	ldr	r1, [pc, #152]	; (8003eb8 <Constant_Voltage+0x944>)
 8003e20:	4618      	mov	r0, r3
 8003e22:	f7fc fecb 	bl	8000bbc <__aeabi_fsub>
 8003e26:	4603      	mov	r3, r0
 8003e28:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003e2c:	491a      	ldr	r1, [pc, #104]	; (8003e98 <Constant_Voltage+0x924>)
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f7fd f882 	bl	8000f38 <__aeabi_fdiv>
 8003e34:	4603      	mov	r3, r0
 8003e36:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f7fc fec0 	bl	8000bc0 <__addsf3>
 8003e40:	4603      	mov	r3, r0
 8003e42:	461a      	mov	r2, r3
 8003e44:	4b18      	ldr	r3, [pc, #96]	; (8003ea8 <Constant_Voltage+0x934>)
 8003e46:	601a      	str	r2, [r3, #0]
	   dPB=(d-20)/10;
 8003e48:	4b11      	ldr	r3, [pc, #68]	; (8003e90 <Constant_Voltage+0x91c>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	491a      	ldr	r1, [pc, #104]	; (8003eb8 <Constant_Voltage+0x944>)
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f7fc feb4 	bl	8000bbc <__aeabi_fsub>
 8003e54:	4603      	mov	r3, r0
 8003e56:	4910      	ldr	r1, [pc, #64]	; (8003e98 <Constant_Voltage+0x924>)
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f7fd f86d 	bl	8000f38 <__aeabi_fdiv>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	461a      	mov	r2, r3
 8003e62:	4b10      	ldr	r3, [pc, #64]	; (8003ea4 <Constant_Voltage+0x930>)
 8003e64:	601a      	str	r2, [r3, #0]
	   dNB=dNM=dNS=dZ=dPS=0;
 8003e66:	4b11      	ldr	r3, [pc, #68]	; (8003eac <Constant_Voltage+0x938>)
 8003e68:	f04f 0200 	mov.w	r2, #0
 8003e6c:	601a      	str	r2, [r3, #0]
 8003e6e:	4b0f      	ldr	r3, [pc, #60]	; (8003eac <Constant_Voltage+0x938>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a0b      	ldr	r2, [pc, #44]	; (8003ea0 <Constant_Voltage+0x92c>)
 8003e74:	6013      	str	r3, [r2, #0]
 8003e76:	4b0a      	ldr	r3, [pc, #40]	; (8003ea0 <Constant_Voltage+0x92c>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a08      	ldr	r2, [pc, #32]	; (8003e9c <Constant_Voltage+0x928>)
 8003e7c:	6013      	str	r3, [r2, #0]
 8003e7e:	4b07      	ldr	r3, [pc, #28]	; (8003e9c <Constant_Voltage+0x928>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a0b      	ldr	r2, [pc, #44]	; (8003eb0 <Constant_Voltage+0x93c>)
 8003e84:	6013      	str	r3, [r2, #0]
 8003e86:	4b0a      	ldr	r3, [pc, #40]	; (8003eb0 <Constant_Voltage+0x93c>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a0a      	ldr	r2, [pc, #40]	; (8003eb4 <Constant_Voltage+0x940>)
 8003e8c:	6013      	str	r3, [r2, #0]
 8003e8e:	e03c      	b.n	8003f0a <Constant_Voltage+0x996>
 8003e90:	20000d44 	.word	0x20000d44
 8003e94:	c1200000 	.word	0xc1200000
 8003e98:	41200000 	.word	0x41200000
 8003e9c:	20000918 	.word	0x20000918
 8003ea0:	200012ac 	.word	0x200012ac
 8003ea4:	20000d54 	.word	0x20000d54
 8003ea8:	20000700 	.word	0x20000700
 8003eac:	20001294 	.word	0x20001294
 8003eb0:	20000cbc 	.word	0x20000cbc
 8003eb4:	200006f4 	.word	0x200006f4
 8003eb8:	41a00000 	.word	0x41a00000
 8003ebc:	41f00000 	.word	0x41f00000
	}

	else if(d>=30)
 8003ec0:	4b8e      	ldr	r3, [pc, #568]	; (80040fc <Constant_Voltage+0xb88>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	498e      	ldr	r1, [pc, #568]	; (8004100 <Constant_Voltage+0xb8c>)
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f7fd f934 	bl	8001134 <__aeabi_fcmpge>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d01b      	beq.n	8003f0a <Constant_Voltage+0x996>
	{ dPB=1; dNB=dNM=dNS=dZ=dPS=dPM=0;}
 8003ed2:	4b8c      	ldr	r3, [pc, #560]	; (8004104 <Constant_Voltage+0xb90>)
 8003ed4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003ed8:	601a      	str	r2, [r3, #0]
 8003eda:	4b8b      	ldr	r3, [pc, #556]	; (8004108 <Constant_Voltage+0xb94>)
 8003edc:	f04f 0200 	mov.w	r2, #0
 8003ee0:	601a      	str	r2, [r3, #0]
 8003ee2:	4b89      	ldr	r3, [pc, #548]	; (8004108 <Constant_Voltage+0xb94>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a89      	ldr	r2, [pc, #548]	; (800410c <Constant_Voltage+0xb98>)
 8003ee8:	6013      	str	r3, [r2, #0]
 8003eea:	4b88      	ldr	r3, [pc, #544]	; (800410c <Constant_Voltage+0xb98>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a88      	ldr	r2, [pc, #544]	; (8004110 <Constant_Voltage+0xb9c>)
 8003ef0:	6013      	str	r3, [r2, #0]
 8003ef2:	4b87      	ldr	r3, [pc, #540]	; (8004110 <Constant_Voltage+0xb9c>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a87      	ldr	r2, [pc, #540]	; (8004114 <Constant_Voltage+0xba0>)
 8003ef8:	6013      	str	r3, [r2, #0]
 8003efa:	4b86      	ldr	r3, [pc, #536]	; (8004114 <Constant_Voltage+0xba0>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a86      	ldr	r2, [pc, #536]	; (8004118 <Constant_Voltage+0xba4>)
 8003f00:	6013      	str	r3, [r2, #0]
 8003f02:	4b85      	ldr	r3, [pc, #532]	; (8004118 <Constant_Voltage+0xba4>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a85      	ldr	r2, [pc, #532]	; (800411c <Constant_Voltage+0xba8>)
 8003f08:	6013      	str	r3, [r2, #0]

	/////////////////////inferensi///////////////////////

	r1=dPB; if(eNB<dPB) r1=eNB;		//max(dPB,eNB);
 8003f0a:	4b7e      	ldr	r3, [pc, #504]	; (8004104 <Constant_Voltage+0xb90>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a84      	ldr	r2, [pc, #528]	; (8004120 <Constant_Voltage+0xbac>)
 8003f10:	6013      	str	r3, [r2, #0]
 8003f12:	4b84      	ldr	r3, [pc, #528]	; (8004124 <Constant_Voltage+0xbb0>)
 8003f14:	681a      	ldr	r2, [r3, #0]
 8003f16:	4b7b      	ldr	r3, [pc, #492]	; (8004104 <Constant_Voltage+0xb90>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4619      	mov	r1, r3
 8003f1c:	4610      	mov	r0, r2
 8003f1e:	f7fd f8f5 	bl	800110c <__aeabi_fcmplt>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d003      	beq.n	8003f30 <Constant_Voltage+0x9bc>
 8003f28:	4b7e      	ldr	r3, [pc, #504]	; (8004124 <Constant_Voltage+0xbb0>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a7c      	ldr	r2, [pc, #496]	; (8004120 <Constant_Voltage+0xbac>)
 8003f2e:	6013      	str	r3, [r2, #0]
	r2=dPB; if(eNM<dPB) r2=eNM;
 8003f30:	4b74      	ldr	r3, [pc, #464]	; (8004104 <Constant_Voltage+0xb90>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a7c      	ldr	r2, [pc, #496]	; (8004128 <Constant_Voltage+0xbb4>)
 8003f36:	6013      	str	r3, [r2, #0]
 8003f38:	4b7c      	ldr	r3, [pc, #496]	; (800412c <Constant_Voltage+0xbb8>)
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	4b71      	ldr	r3, [pc, #452]	; (8004104 <Constant_Voltage+0xb90>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4619      	mov	r1, r3
 8003f42:	4610      	mov	r0, r2
 8003f44:	f7fd f8e2 	bl	800110c <__aeabi_fcmplt>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d003      	beq.n	8003f56 <Constant_Voltage+0x9e2>
 8003f4e:	4b77      	ldr	r3, [pc, #476]	; (800412c <Constant_Voltage+0xbb8>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a75      	ldr	r2, [pc, #468]	; (8004128 <Constant_Voltage+0xbb4>)
 8003f54:	6013      	str	r3, [r2, #0]
	r3=dPB; if(eNS<dPB) r3=eNS;
 8003f56:	4b6b      	ldr	r3, [pc, #428]	; (8004104 <Constant_Voltage+0xb90>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a75      	ldr	r2, [pc, #468]	; (8004130 <Constant_Voltage+0xbbc>)
 8003f5c:	6013      	str	r3, [r2, #0]
 8003f5e:	4b75      	ldr	r3, [pc, #468]	; (8004134 <Constant_Voltage+0xbc0>)
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	4b68      	ldr	r3, [pc, #416]	; (8004104 <Constant_Voltage+0xb90>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4619      	mov	r1, r3
 8003f68:	4610      	mov	r0, r2
 8003f6a:	f7fd f8cf 	bl	800110c <__aeabi_fcmplt>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d003      	beq.n	8003f7c <Constant_Voltage+0xa08>
 8003f74:	4b6f      	ldr	r3, [pc, #444]	; (8004134 <Constant_Voltage+0xbc0>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a6d      	ldr	r2, [pc, #436]	; (8004130 <Constant_Voltage+0xbbc>)
 8003f7a:	6013      	str	r3, [r2, #0]
	r4=dPB; if(eZ<dPB) r4=eZ;
 8003f7c:	4b61      	ldr	r3, [pc, #388]	; (8004104 <Constant_Voltage+0xb90>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a6d      	ldr	r2, [pc, #436]	; (8004138 <Constant_Voltage+0xbc4>)
 8003f82:	6013      	str	r3, [r2, #0]
 8003f84:	4b6d      	ldr	r3, [pc, #436]	; (800413c <Constant_Voltage+0xbc8>)
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	4b5e      	ldr	r3, [pc, #376]	; (8004104 <Constant_Voltage+0xb90>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4619      	mov	r1, r3
 8003f8e:	4610      	mov	r0, r2
 8003f90:	f7fd f8bc 	bl	800110c <__aeabi_fcmplt>
 8003f94:	4603      	mov	r3, r0
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d003      	beq.n	8003fa2 <Constant_Voltage+0xa2e>
 8003f9a:	4b68      	ldr	r3, [pc, #416]	; (800413c <Constant_Voltage+0xbc8>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a66      	ldr	r2, [pc, #408]	; (8004138 <Constant_Voltage+0xbc4>)
 8003fa0:	6013      	str	r3, [r2, #0]
	r5=dPB; if(ePS<dPB) r5=ePS;
 8003fa2:	4b58      	ldr	r3, [pc, #352]	; (8004104 <Constant_Voltage+0xb90>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a66      	ldr	r2, [pc, #408]	; (8004140 <Constant_Voltage+0xbcc>)
 8003fa8:	6013      	str	r3, [r2, #0]
 8003faa:	4b66      	ldr	r3, [pc, #408]	; (8004144 <Constant_Voltage+0xbd0>)
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	4b55      	ldr	r3, [pc, #340]	; (8004104 <Constant_Voltage+0xb90>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4619      	mov	r1, r3
 8003fb4:	4610      	mov	r0, r2
 8003fb6:	f7fd f8a9 	bl	800110c <__aeabi_fcmplt>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d003      	beq.n	8003fc8 <Constant_Voltage+0xa54>
 8003fc0:	4b60      	ldr	r3, [pc, #384]	; (8004144 <Constant_Voltage+0xbd0>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a5e      	ldr	r2, [pc, #376]	; (8004140 <Constant_Voltage+0xbcc>)
 8003fc6:	6013      	str	r3, [r2, #0]
	r6=dPB; if(ePM<dPB) r6=ePM;
 8003fc8:	4b4e      	ldr	r3, [pc, #312]	; (8004104 <Constant_Voltage+0xb90>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a5e      	ldr	r2, [pc, #376]	; (8004148 <Constant_Voltage+0xbd4>)
 8003fce:	6013      	str	r3, [r2, #0]
 8003fd0:	4b5e      	ldr	r3, [pc, #376]	; (800414c <Constant_Voltage+0xbd8>)
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	4b4b      	ldr	r3, [pc, #300]	; (8004104 <Constant_Voltage+0xb90>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4619      	mov	r1, r3
 8003fda:	4610      	mov	r0, r2
 8003fdc:	f7fd f896 	bl	800110c <__aeabi_fcmplt>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d003      	beq.n	8003fee <Constant_Voltage+0xa7a>
 8003fe6:	4b59      	ldr	r3, [pc, #356]	; (800414c <Constant_Voltage+0xbd8>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a57      	ldr	r2, [pc, #348]	; (8004148 <Constant_Voltage+0xbd4>)
 8003fec:	6013      	str	r3, [r2, #0]
	r7=dPB; if(ePB<dPB) r7=ePB;
 8003fee:	4b45      	ldr	r3, [pc, #276]	; (8004104 <Constant_Voltage+0xb90>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a57      	ldr	r2, [pc, #348]	; (8004150 <Constant_Voltage+0xbdc>)
 8003ff4:	6013      	str	r3, [r2, #0]
 8003ff6:	4b57      	ldr	r3, [pc, #348]	; (8004154 <Constant_Voltage+0xbe0>)
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	4b42      	ldr	r3, [pc, #264]	; (8004104 <Constant_Voltage+0xb90>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4619      	mov	r1, r3
 8004000:	4610      	mov	r0, r2
 8004002:	f7fd f883 	bl	800110c <__aeabi_fcmplt>
 8004006:	4603      	mov	r3, r0
 8004008:	2b00      	cmp	r3, #0
 800400a:	d003      	beq.n	8004014 <Constant_Voltage+0xaa0>
 800400c:	4b51      	ldr	r3, [pc, #324]	; (8004154 <Constant_Voltage+0xbe0>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a4f      	ldr	r2, [pc, #316]	; (8004150 <Constant_Voltage+0xbdc>)
 8004012:	6013      	str	r3, [r2, #0]


	r8=dPM; if(eNB<dPM) r8=eNB;		//r8=max(dPM,eNB);
 8004014:	4b3c      	ldr	r3, [pc, #240]	; (8004108 <Constant_Voltage+0xb94>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a4f      	ldr	r2, [pc, #316]	; (8004158 <Constant_Voltage+0xbe4>)
 800401a:	6013      	str	r3, [r2, #0]
 800401c:	4b41      	ldr	r3, [pc, #260]	; (8004124 <Constant_Voltage+0xbb0>)
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	4b39      	ldr	r3, [pc, #228]	; (8004108 <Constant_Voltage+0xb94>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4619      	mov	r1, r3
 8004026:	4610      	mov	r0, r2
 8004028:	f7fd f870 	bl	800110c <__aeabi_fcmplt>
 800402c:	4603      	mov	r3, r0
 800402e:	2b00      	cmp	r3, #0
 8004030:	d003      	beq.n	800403a <Constant_Voltage+0xac6>
 8004032:	4b3c      	ldr	r3, [pc, #240]	; (8004124 <Constant_Voltage+0xbb0>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a48      	ldr	r2, [pc, #288]	; (8004158 <Constant_Voltage+0xbe4>)
 8004038:	6013      	str	r3, [r2, #0]
	r9=dPM; if(eNM<dPM) r9=eNM;		//r9=max(dPM,eNM);
 800403a:	4b33      	ldr	r3, [pc, #204]	; (8004108 <Constant_Voltage+0xb94>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4a47      	ldr	r2, [pc, #284]	; (800415c <Constant_Voltage+0xbe8>)
 8004040:	6013      	str	r3, [r2, #0]
 8004042:	4b3a      	ldr	r3, [pc, #232]	; (800412c <Constant_Voltage+0xbb8>)
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	4b30      	ldr	r3, [pc, #192]	; (8004108 <Constant_Voltage+0xb94>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4619      	mov	r1, r3
 800404c:	4610      	mov	r0, r2
 800404e:	f7fd f85d 	bl	800110c <__aeabi_fcmplt>
 8004052:	4603      	mov	r3, r0
 8004054:	2b00      	cmp	r3, #0
 8004056:	d003      	beq.n	8004060 <Constant_Voltage+0xaec>
 8004058:	4b34      	ldr	r3, [pc, #208]	; (800412c <Constant_Voltage+0xbb8>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a3f      	ldr	r2, [pc, #252]	; (800415c <Constant_Voltage+0xbe8>)
 800405e:	6013      	str	r3, [r2, #0]
	r10=dPM; if(eNS<dPM) r10=eNS;	//r10=max(dPM,eNS);
 8004060:	4b29      	ldr	r3, [pc, #164]	; (8004108 <Constant_Voltage+0xb94>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a3e      	ldr	r2, [pc, #248]	; (8004160 <Constant_Voltage+0xbec>)
 8004066:	6013      	str	r3, [r2, #0]
 8004068:	4b32      	ldr	r3, [pc, #200]	; (8004134 <Constant_Voltage+0xbc0>)
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	4b26      	ldr	r3, [pc, #152]	; (8004108 <Constant_Voltage+0xb94>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4619      	mov	r1, r3
 8004072:	4610      	mov	r0, r2
 8004074:	f7fd f84a 	bl	800110c <__aeabi_fcmplt>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d003      	beq.n	8004086 <Constant_Voltage+0xb12>
 800407e:	4b2d      	ldr	r3, [pc, #180]	; (8004134 <Constant_Voltage+0xbc0>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a37      	ldr	r2, [pc, #220]	; (8004160 <Constant_Voltage+0xbec>)
 8004084:	6013      	str	r3, [r2, #0]
	r11=dPM; if(eZ<dPM) r11=eZ;		//r11=max(dPM,eZ);
 8004086:	4b20      	ldr	r3, [pc, #128]	; (8004108 <Constant_Voltage+0xb94>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a36      	ldr	r2, [pc, #216]	; (8004164 <Constant_Voltage+0xbf0>)
 800408c:	6013      	str	r3, [r2, #0]
 800408e:	4b2b      	ldr	r3, [pc, #172]	; (800413c <Constant_Voltage+0xbc8>)
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	4b1d      	ldr	r3, [pc, #116]	; (8004108 <Constant_Voltage+0xb94>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4619      	mov	r1, r3
 8004098:	4610      	mov	r0, r2
 800409a:	f7fd f837 	bl	800110c <__aeabi_fcmplt>
 800409e:	4603      	mov	r3, r0
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d003      	beq.n	80040ac <Constant_Voltage+0xb38>
 80040a4:	4b25      	ldr	r3, [pc, #148]	; (800413c <Constant_Voltage+0xbc8>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a2e      	ldr	r2, [pc, #184]	; (8004164 <Constant_Voltage+0xbf0>)
 80040aa:	6013      	str	r3, [r2, #0]
	r12=dPM; if(ePS<dPM) r12=ePS;	//r12=max(dPM,ePS);
 80040ac:	4b16      	ldr	r3, [pc, #88]	; (8004108 <Constant_Voltage+0xb94>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a2d      	ldr	r2, [pc, #180]	; (8004168 <Constant_Voltage+0xbf4>)
 80040b2:	6013      	str	r3, [r2, #0]
 80040b4:	4b23      	ldr	r3, [pc, #140]	; (8004144 <Constant_Voltage+0xbd0>)
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	4b13      	ldr	r3, [pc, #76]	; (8004108 <Constant_Voltage+0xb94>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4619      	mov	r1, r3
 80040be:	4610      	mov	r0, r2
 80040c0:	f7fd f824 	bl	800110c <__aeabi_fcmplt>
 80040c4:	4603      	mov	r3, r0
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d003      	beq.n	80040d2 <Constant_Voltage+0xb5e>
 80040ca:	4b1e      	ldr	r3, [pc, #120]	; (8004144 <Constant_Voltage+0xbd0>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a26      	ldr	r2, [pc, #152]	; (8004168 <Constant_Voltage+0xbf4>)
 80040d0:	6013      	str	r3, [r2, #0]
	r13=dPM; if(ePM<dPM) r13=ePM;	//r13=max(dPM,ePM);
 80040d2:	4b0d      	ldr	r3, [pc, #52]	; (8004108 <Constant_Voltage+0xb94>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a25      	ldr	r2, [pc, #148]	; (800416c <Constant_Voltage+0xbf8>)
 80040d8:	6013      	str	r3, [r2, #0]
 80040da:	4b1c      	ldr	r3, [pc, #112]	; (800414c <Constant_Voltage+0xbd8>)
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	4b0a      	ldr	r3, [pc, #40]	; (8004108 <Constant_Voltage+0xb94>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4619      	mov	r1, r3
 80040e4:	4610      	mov	r0, r2
 80040e6:	f7fd f811 	bl	800110c <__aeabi_fcmplt>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d03f      	beq.n	8004170 <Constant_Voltage+0xbfc>
 80040f0:	4b16      	ldr	r3, [pc, #88]	; (800414c <Constant_Voltage+0xbd8>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a1d      	ldr	r2, [pc, #116]	; (800416c <Constant_Voltage+0xbf8>)
 80040f6:	6013      	str	r3, [r2, #0]
 80040f8:	e03a      	b.n	8004170 <Constant_Voltage+0xbfc>
 80040fa:	bf00      	nop
 80040fc:	20000d44 	.word	0x20000d44
 8004100:	41f00000 	.word	0x41f00000
 8004104:	20000d54 	.word	0x20000d54
 8004108:	20000700 	.word	0x20000700
 800410c:	20001294 	.word	0x20001294
 8004110:	200012ac 	.word	0x200012ac
 8004114:	20000918 	.word	0x20000918
 8004118:	20000cbc 	.word	0x20000cbc
 800411c:	200006f4 	.word	0x200006f4
 8004120:	200012d0 	.word	0x200012d0
 8004124:	20001280 	.word	0x20001280
 8004128:	20000f0c 	.word	0x20000f0c
 800412c:	200012b8 	.word	0x200012b8
 8004130:	200006e0 	.word	0x200006e0
 8004134:	200006b8 	.word	0x200006b8
 8004138:	200008e8 	.word	0x200008e8
 800413c:	200012cc 	.word	0x200012cc
 8004140:	200012c0 	.word	0x200012c0
 8004144:	20000cc0 	.word	0x20000cc0
 8004148:	200008d4 	.word	0x200008d4
 800414c:	20000d4c 	.word	0x20000d4c
 8004150:	20000d30 	.word	0x20000d30
 8004154:	20000c84 	.word	0x20000c84
 8004158:	20000c98 	.word	0x20000c98
 800415c:	20000714 	.word	0x20000714
 8004160:	20000c78 	.word	0x20000c78
 8004164:	20000f04 	.word	0x20000f04
 8004168:	200012a0 	.word	0x200012a0
 800416c:	200012d4 	.word	0x200012d4
	r14=dPM; if(ePB<dPM) r14=ePB;		//r14=max(dPM,ePB);
 8004170:	4b8d      	ldr	r3, [pc, #564]	; (80043a8 <Constant_Voltage+0xe34>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a8d      	ldr	r2, [pc, #564]	; (80043ac <Constant_Voltage+0xe38>)
 8004176:	6013      	str	r3, [r2, #0]
 8004178:	4b8d      	ldr	r3, [pc, #564]	; (80043b0 <Constant_Voltage+0xe3c>)
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	4b8a      	ldr	r3, [pc, #552]	; (80043a8 <Constant_Voltage+0xe34>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4619      	mov	r1, r3
 8004182:	4610      	mov	r0, r2
 8004184:	f7fc ffc2 	bl	800110c <__aeabi_fcmplt>
 8004188:	4603      	mov	r3, r0
 800418a:	2b00      	cmp	r3, #0
 800418c:	d003      	beq.n	8004196 <Constant_Voltage+0xc22>
 800418e:	4b88      	ldr	r3, [pc, #544]	; (80043b0 <Constant_Voltage+0xe3c>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a86      	ldr	r2, [pc, #536]	; (80043ac <Constant_Voltage+0xe38>)
 8004194:	6013      	str	r3, [r2, #0]

	r15=dPS; if(eNB<dPS) r15=eNB;	//r15=max(dPS,eNB);
 8004196:	4b87      	ldr	r3, [pc, #540]	; (80043b4 <Constant_Voltage+0xe40>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a87      	ldr	r2, [pc, #540]	; (80043b8 <Constant_Voltage+0xe44>)
 800419c:	6013      	str	r3, [r2, #0]
 800419e:	4b87      	ldr	r3, [pc, #540]	; (80043bc <Constant_Voltage+0xe48>)
 80041a0:	681a      	ldr	r2, [r3, #0]
 80041a2:	4b84      	ldr	r3, [pc, #528]	; (80043b4 <Constant_Voltage+0xe40>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4619      	mov	r1, r3
 80041a8:	4610      	mov	r0, r2
 80041aa:	f7fc ffaf 	bl	800110c <__aeabi_fcmplt>
 80041ae:	4603      	mov	r3, r0
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d003      	beq.n	80041bc <Constant_Voltage+0xc48>
 80041b4:	4b81      	ldr	r3, [pc, #516]	; (80043bc <Constant_Voltage+0xe48>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a7f      	ldr	r2, [pc, #508]	; (80043b8 <Constant_Voltage+0xe44>)
 80041ba:	6013      	str	r3, [r2, #0]
	r16=dPS; if(eNM<dPS) r16=eNM;	//r16=max(dPS,eNM);
 80041bc:	4b7d      	ldr	r3, [pc, #500]	; (80043b4 <Constant_Voltage+0xe40>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a7f      	ldr	r2, [pc, #508]	; (80043c0 <Constant_Voltage+0xe4c>)
 80041c2:	6013      	str	r3, [r2, #0]
 80041c4:	4b7f      	ldr	r3, [pc, #508]	; (80043c4 <Constant_Voltage+0xe50>)
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	4b7a      	ldr	r3, [pc, #488]	; (80043b4 <Constant_Voltage+0xe40>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4619      	mov	r1, r3
 80041ce:	4610      	mov	r0, r2
 80041d0:	f7fc ff9c 	bl	800110c <__aeabi_fcmplt>
 80041d4:	4603      	mov	r3, r0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d003      	beq.n	80041e2 <Constant_Voltage+0xc6e>
 80041da:	4b7a      	ldr	r3, [pc, #488]	; (80043c4 <Constant_Voltage+0xe50>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a78      	ldr	r2, [pc, #480]	; (80043c0 <Constant_Voltage+0xe4c>)
 80041e0:	6013      	str	r3, [r2, #0]
	r17=dPS; if(eNS<dPS) r17=eNS;	//r17=max(dPS,eNS);
 80041e2:	4b74      	ldr	r3, [pc, #464]	; (80043b4 <Constant_Voltage+0xe40>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4a78      	ldr	r2, [pc, #480]	; (80043c8 <Constant_Voltage+0xe54>)
 80041e8:	6013      	str	r3, [r2, #0]
 80041ea:	4b78      	ldr	r3, [pc, #480]	; (80043cc <Constant_Voltage+0xe58>)
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	4b71      	ldr	r3, [pc, #452]	; (80043b4 <Constant_Voltage+0xe40>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4619      	mov	r1, r3
 80041f4:	4610      	mov	r0, r2
 80041f6:	f7fc ff89 	bl	800110c <__aeabi_fcmplt>
 80041fa:	4603      	mov	r3, r0
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d003      	beq.n	8004208 <Constant_Voltage+0xc94>
 8004200:	4b72      	ldr	r3, [pc, #456]	; (80043cc <Constant_Voltage+0xe58>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a70      	ldr	r2, [pc, #448]	; (80043c8 <Constant_Voltage+0xe54>)
 8004206:	6013      	str	r3, [r2, #0]
	r18=dPS; if(eZ<dPS) r18=eZ;		//r18=max(dPS,eZ);
 8004208:	4b6a      	ldr	r3, [pc, #424]	; (80043b4 <Constant_Voltage+0xe40>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a70      	ldr	r2, [pc, #448]	; (80043d0 <Constant_Voltage+0xe5c>)
 800420e:	6013      	str	r3, [r2, #0]
 8004210:	4b70      	ldr	r3, [pc, #448]	; (80043d4 <Constant_Voltage+0xe60>)
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	4b67      	ldr	r3, [pc, #412]	; (80043b4 <Constant_Voltage+0xe40>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4619      	mov	r1, r3
 800421a:	4610      	mov	r0, r2
 800421c:	f7fc ff76 	bl	800110c <__aeabi_fcmplt>
 8004220:	4603      	mov	r3, r0
 8004222:	2b00      	cmp	r3, #0
 8004224:	d003      	beq.n	800422e <Constant_Voltage+0xcba>
 8004226:	4b6b      	ldr	r3, [pc, #428]	; (80043d4 <Constant_Voltage+0xe60>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a69      	ldr	r2, [pc, #420]	; (80043d0 <Constant_Voltage+0xe5c>)
 800422c:	6013      	str	r3, [r2, #0]
	r19=dPS; if(ePS<dPS) r19=ePS;	//r19=max(dPS,ePS);
 800422e:	4b61      	ldr	r3, [pc, #388]	; (80043b4 <Constant_Voltage+0xe40>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a69      	ldr	r2, [pc, #420]	; (80043d8 <Constant_Voltage+0xe64>)
 8004234:	6013      	str	r3, [r2, #0]
 8004236:	4b69      	ldr	r3, [pc, #420]	; (80043dc <Constant_Voltage+0xe68>)
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	4b5e      	ldr	r3, [pc, #376]	; (80043b4 <Constant_Voltage+0xe40>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4619      	mov	r1, r3
 8004240:	4610      	mov	r0, r2
 8004242:	f7fc ff63 	bl	800110c <__aeabi_fcmplt>
 8004246:	4603      	mov	r3, r0
 8004248:	2b00      	cmp	r3, #0
 800424a:	d003      	beq.n	8004254 <Constant_Voltage+0xce0>
 800424c:	4b63      	ldr	r3, [pc, #396]	; (80043dc <Constant_Voltage+0xe68>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a61      	ldr	r2, [pc, #388]	; (80043d8 <Constant_Voltage+0xe64>)
 8004252:	6013      	str	r3, [r2, #0]
	r20=dPS; if(ePM<dPS) r20=ePM;	//r20=max(dPS,ePM);
 8004254:	4b57      	ldr	r3, [pc, #348]	; (80043b4 <Constant_Voltage+0xe40>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a61      	ldr	r2, [pc, #388]	; (80043e0 <Constant_Voltage+0xe6c>)
 800425a:	6013      	str	r3, [r2, #0]
 800425c:	4b61      	ldr	r3, [pc, #388]	; (80043e4 <Constant_Voltage+0xe70>)
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	4b54      	ldr	r3, [pc, #336]	; (80043b4 <Constant_Voltage+0xe40>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4619      	mov	r1, r3
 8004266:	4610      	mov	r0, r2
 8004268:	f7fc ff50 	bl	800110c <__aeabi_fcmplt>
 800426c:	4603      	mov	r3, r0
 800426e:	2b00      	cmp	r3, #0
 8004270:	d003      	beq.n	800427a <Constant_Voltage+0xd06>
 8004272:	4b5c      	ldr	r3, [pc, #368]	; (80043e4 <Constant_Voltage+0xe70>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a5a      	ldr	r2, [pc, #360]	; (80043e0 <Constant_Voltage+0xe6c>)
 8004278:	6013      	str	r3, [r2, #0]
	r21=dPS; if(ePB<dPS) r21=ePB;	//r21=max(dPS,ePB);
 800427a:	4b4e      	ldr	r3, [pc, #312]	; (80043b4 <Constant_Voltage+0xe40>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a5a      	ldr	r2, [pc, #360]	; (80043e8 <Constant_Voltage+0xe74>)
 8004280:	6013      	str	r3, [r2, #0]
 8004282:	4b4b      	ldr	r3, [pc, #300]	; (80043b0 <Constant_Voltage+0xe3c>)
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	4b4b      	ldr	r3, [pc, #300]	; (80043b4 <Constant_Voltage+0xe40>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4619      	mov	r1, r3
 800428c:	4610      	mov	r0, r2
 800428e:	f7fc ff3d 	bl	800110c <__aeabi_fcmplt>
 8004292:	4603      	mov	r3, r0
 8004294:	2b00      	cmp	r3, #0
 8004296:	d003      	beq.n	80042a0 <Constant_Voltage+0xd2c>
 8004298:	4b45      	ldr	r3, [pc, #276]	; (80043b0 <Constant_Voltage+0xe3c>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a52      	ldr	r2, [pc, #328]	; (80043e8 <Constant_Voltage+0xe74>)
 800429e:	6013      	str	r3, [r2, #0]

	r22=dZ; if(eNB<dZ) r22=eNB;		//r22=max(dZ,eNB);
 80042a0:	4b52      	ldr	r3, [pc, #328]	; (80043ec <Constant_Voltage+0xe78>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a52      	ldr	r2, [pc, #328]	; (80043f0 <Constant_Voltage+0xe7c>)
 80042a6:	6013      	str	r3, [r2, #0]
 80042a8:	4b44      	ldr	r3, [pc, #272]	; (80043bc <Constant_Voltage+0xe48>)
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	4b4f      	ldr	r3, [pc, #316]	; (80043ec <Constant_Voltage+0xe78>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4619      	mov	r1, r3
 80042b2:	4610      	mov	r0, r2
 80042b4:	f7fc ff2a 	bl	800110c <__aeabi_fcmplt>
 80042b8:	4603      	mov	r3, r0
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d003      	beq.n	80042c6 <Constant_Voltage+0xd52>
 80042be:	4b3f      	ldr	r3, [pc, #252]	; (80043bc <Constant_Voltage+0xe48>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a4b      	ldr	r2, [pc, #300]	; (80043f0 <Constant_Voltage+0xe7c>)
 80042c4:	6013      	str	r3, [r2, #0]
	r23=dZ; if(eNM<dZ) r23=eNM;		//r23=max(dZ,eNM);
 80042c6:	4b49      	ldr	r3, [pc, #292]	; (80043ec <Constant_Voltage+0xe78>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a4a      	ldr	r2, [pc, #296]	; (80043f4 <Constant_Voltage+0xe80>)
 80042cc:	6013      	str	r3, [r2, #0]
 80042ce:	4b3d      	ldr	r3, [pc, #244]	; (80043c4 <Constant_Voltage+0xe50>)
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	4b46      	ldr	r3, [pc, #280]	; (80043ec <Constant_Voltage+0xe78>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4619      	mov	r1, r3
 80042d8:	4610      	mov	r0, r2
 80042da:	f7fc ff17 	bl	800110c <__aeabi_fcmplt>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d003      	beq.n	80042ec <Constant_Voltage+0xd78>
 80042e4:	4b37      	ldr	r3, [pc, #220]	; (80043c4 <Constant_Voltage+0xe50>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a42      	ldr	r2, [pc, #264]	; (80043f4 <Constant_Voltage+0xe80>)
 80042ea:	6013      	str	r3, [r2, #0]
	r24=dZ; if(eNS<dZ) r24=eNS;		//r24=max(dZ,eNS);
 80042ec:	4b3f      	ldr	r3, [pc, #252]	; (80043ec <Constant_Voltage+0xe78>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a41      	ldr	r2, [pc, #260]	; (80043f8 <Constant_Voltage+0xe84>)
 80042f2:	6013      	str	r3, [r2, #0]
 80042f4:	4b35      	ldr	r3, [pc, #212]	; (80043cc <Constant_Voltage+0xe58>)
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	4b3c      	ldr	r3, [pc, #240]	; (80043ec <Constant_Voltage+0xe78>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4619      	mov	r1, r3
 80042fe:	4610      	mov	r0, r2
 8004300:	f7fc ff04 	bl	800110c <__aeabi_fcmplt>
 8004304:	4603      	mov	r3, r0
 8004306:	2b00      	cmp	r3, #0
 8004308:	d003      	beq.n	8004312 <Constant_Voltage+0xd9e>
 800430a:	4b30      	ldr	r3, [pc, #192]	; (80043cc <Constant_Voltage+0xe58>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a3a      	ldr	r2, [pc, #232]	; (80043f8 <Constant_Voltage+0xe84>)
 8004310:	6013      	str	r3, [r2, #0]
	r25=dZ; if(eZ<dZ) r25=eZ;		//r25=max(dZ,eZ);
 8004312:	4b36      	ldr	r3, [pc, #216]	; (80043ec <Constant_Voltage+0xe78>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a39      	ldr	r2, [pc, #228]	; (80043fc <Constant_Voltage+0xe88>)
 8004318:	6013      	str	r3, [r2, #0]
 800431a:	4b2e      	ldr	r3, [pc, #184]	; (80043d4 <Constant_Voltage+0xe60>)
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	4b33      	ldr	r3, [pc, #204]	; (80043ec <Constant_Voltage+0xe78>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4619      	mov	r1, r3
 8004324:	4610      	mov	r0, r2
 8004326:	f7fc fef1 	bl	800110c <__aeabi_fcmplt>
 800432a:	4603      	mov	r3, r0
 800432c:	2b00      	cmp	r3, #0
 800432e:	d003      	beq.n	8004338 <Constant_Voltage+0xdc4>
 8004330:	4b28      	ldr	r3, [pc, #160]	; (80043d4 <Constant_Voltage+0xe60>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a31      	ldr	r2, [pc, #196]	; (80043fc <Constant_Voltage+0xe88>)
 8004336:	6013      	str	r3, [r2, #0]
	r26=dZ; if(ePS<dZ) r26=ePS;		//r26=max(dZ,ePS);
 8004338:	4b2c      	ldr	r3, [pc, #176]	; (80043ec <Constant_Voltage+0xe78>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a30      	ldr	r2, [pc, #192]	; (8004400 <Constant_Voltage+0xe8c>)
 800433e:	6013      	str	r3, [r2, #0]
 8004340:	4b26      	ldr	r3, [pc, #152]	; (80043dc <Constant_Voltage+0xe68>)
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	4b29      	ldr	r3, [pc, #164]	; (80043ec <Constant_Voltage+0xe78>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4619      	mov	r1, r3
 800434a:	4610      	mov	r0, r2
 800434c:	f7fc fede 	bl	800110c <__aeabi_fcmplt>
 8004350:	4603      	mov	r3, r0
 8004352:	2b00      	cmp	r3, #0
 8004354:	d003      	beq.n	800435e <Constant_Voltage+0xdea>
 8004356:	4b21      	ldr	r3, [pc, #132]	; (80043dc <Constant_Voltage+0xe68>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a29      	ldr	r2, [pc, #164]	; (8004400 <Constant_Voltage+0xe8c>)
 800435c:	6013      	str	r3, [r2, #0]
	r27=dZ; if(ePM<dZ) r27=ePM;		//r27=max(dZ,ePM);
 800435e:	4b23      	ldr	r3, [pc, #140]	; (80043ec <Constant_Voltage+0xe78>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a28      	ldr	r2, [pc, #160]	; (8004404 <Constant_Voltage+0xe90>)
 8004364:	6013      	str	r3, [r2, #0]
 8004366:	4b1f      	ldr	r3, [pc, #124]	; (80043e4 <Constant_Voltage+0xe70>)
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	4b20      	ldr	r3, [pc, #128]	; (80043ec <Constant_Voltage+0xe78>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4619      	mov	r1, r3
 8004370:	4610      	mov	r0, r2
 8004372:	f7fc fecb 	bl	800110c <__aeabi_fcmplt>
 8004376:	4603      	mov	r3, r0
 8004378:	2b00      	cmp	r3, #0
 800437a:	d003      	beq.n	8004384 <Constant_Voltage+0xe10>
 800437c:	4b19      	ldr	r3, [pc, #100]	; (80043e4 <Constant_Voltage+0xe70>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a20      	ldr	r2, [pc, #128]	; (8004404 <Constant_Voltage+0xe90>)
 8004382:	6013      	str	r3, [r2, #0]
	r28=dZ; if(ePB<dZ) r28=ePB;		//r28=max(dZ,ePB);
 8004384:	4b19      	ldr	r3, [pc, #100]	; (80043ec <Constant_Voltage+0xe78>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a1f      	ldr	r2, [pc, #124]	; (8004408 <Constant_Voltage+0xe94>)
 800438a:	6013      	str	r3, [r2, #0]
 800438c:	4b08      	ldr	r3, [pc, #32]	; (80043b0 <Constant_Voltage+0xe3c>)
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	4b16      	ldr	r3, [pc, #88]	; (80043ec <Constant_Voltage+0xe78>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4619      	mov	r1, r3
 8004396:	4610      	mov	r0, r2
 8004398:	f7fc feb8 	bl	800110c <__aeabi_fcmplt>
 800439c:	4603      	mov	r3, r0
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d036      	beq.n	8004410 <Constant_Voltage+0xe9c>
 80043a2:	4b03      	ldr	r3, [pc, #12]	; (80043b0 <Constant_Voltage+0xe3c>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	e031      	b.n	800440c <Constant_Voltage+0xe98>
 80043a8:	20000700 	.word	0x20000700
 80043ac:	2000067c 	.word	0x2000067c
 80043b0:	20000c84 	.word	0x20000c84
 80043b4:	20001294 	.word	0x20001294
 80043b8:	200012a4 	.word	0x200012a4
 80043bc:	20001280 	.word	0x20001280
 80043c0:	20000d48 	.word	0x20000d48
 80043c4:	200012b8 	.word	0x200012b8
 80043c8:	200008c8 	.word	0x200008c8
 80043cc:	200006b8 	.word	0x200006b8
 80043d0:	20000cc8 	.word	0x20000cc8
 80043d4:	200012cc 	.word	0x200012cc
 80043d8:	2000129c 	.word	0x2000129c
 80043dc:	20000cc0 	.word	0x20000cc0
 80043e0:	20000c90 	.word	0x20000c90
 80043e4:	20000d4c 	.word	0x20000d4c
 80043e8:	200008dc 	.word	0x200008dc
 80043ec:	200012ac 	.word	0x200012ac
 80043f0:	200010cc 	.word	0x200010cc
 80043f4:	200012b4 	.word	0x200012b4
 80043f8:	200012c8 	.word	0x200012c8
 80043fc:	200006b4 	.word	0x200006b4
 8004400:	200008b8 	.word	0x200008b8
 8004404:	20000ca8 	.word	0x20000ca8
 8004408:	2000068c 	.word	0x2000068c
 800440c:	4a8d      	ldr	r2, [pc, #564]	; (8004644 <Constant_Voltage+0x10d0>)
 800440e:	6013      	str	r3, [r2, #0]

	r29=dNS; if(eNB<dNS) r29=eNB;	//r29=max(dNS,eNB);
 8004410:	4b8d      	ldr	r3, [pc, #564]	; (8004648 <Constant_Voltage+0x10d4>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a8d      	ldr	r2, [pc, #564]	; (800464c <Constant_Voltage+0x10d8>)
 8004416:	6013      	str	r3, [r2, #0]
 8004418:	4b8d      	ldr	r3, [pc, #564]	; (8004650 <Constant_Voltage+0x10dc>)
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	4b8a      	ldr	r3, [pc, #552]	; (8004648 <Constant_Voltage+0x10d4>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4619      	mov	r1, r3
 8004422:	4610      	mov	r0, r2
 8004424:	f7fc fe72 	bl	800110c <__aeabi_fcmplt>
 8004428:	4603      	mov	r3, r0
 800442a:	2b00      	cmp	r3, #0
 800442c:	d003      	beq.n	8004436 <Constant_Voltage+0xec2>
 800442e:	4b88      	ldr	r3, [pc, #544]	; (8004650 <Constant_Voltage+0x10dc>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a86      	ldr	r2, [pc, #536]	; (800464c <Constant_Voltage+0x10d8>)
 8004434:	6013      	str	r3, [r2, #0]
	r30=dNS; if(eNM<dNS) r30=eNM;	//r30=max(dNS,eNM);
 8004436:	4b84      	ldr	r3, [pc, #528]	; (8004648 <Constant_Voltage+0x10d4>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a86      	ldr	r2, [pc, #536]	; (8004654 <Constant_Voltage+0x10e0>)
 800443c:	6013      	str	r3, [r2, #0]
 800443e:	4b86      	ldr	r3, [pc, #536]	; (8004658 <Constant_Voltage+0x10e4>)
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	4b81      	ldr	r3, [pc, #516]	; (8004648 <Constant_Voltage+0x10d4>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4619      	mov	r1, r3
 8004448:	4610      	mov	r0, r2
 800444a:	f7fc fe5f 	bl	800110c <__aeabi_fcmplt>
 800444e:	4603      	mov	r3, r0
 8004450:	2b00      	cmp	r3, #0
 8004452:	d003      	beq.n	800445c <Constant_Voltage+0xee8>
 8004454:	4b80      	ldr	r3, [pc, #512]	; (8004658 <Constant_Voltage+0x10e4>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a7e      	ldr	r2, [pc, #504]	; (8004654 <Constant_Voltage+0x10e0>)
 800445a:	6013      	str	r3, [r2, #0]
	r31=dNS; if(eNS<dNS) r31=eNS;	//r31=max(dNS,eNS);
 800445c:	4b7a      	ldr	r3, [pc, #488]	; (8004648 <Constant_Voltage+0x10d4>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a7e      	ldr	r2, [pc, #504]	; (800465c <Constant_Voltage+0x10e8>)
 8004462:	6013      	str	r3, [r2, #0]
 8004464:	4b7e      	ldr	r3, [pc, #504]	; (8004660 <Constant_Voltage+0x10ec>)
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	4b77      	ldr	r3, [pc, #476]	; (8004648 <Constant_Voltage+0x10d4>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4619      	mov	r1, r3
 800446e:	4610      	mov	r0, r2
 8004470:	f7fc fe4c 	bl	800110c <__aeabi_fcmplt>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d003      	beq.n	8004482 <Constant_Voltage+0xf0e>
 800447a:	4b79      	ldr	r3, [pc, #484]	; (8004660 <Constant_Voltage+0x10ec>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a77      	ldr	r2, [pc, #476]	; (800465c <Constant_Voltage+0x10e8>)
 8004480:	6013      	str	r3, [r2, #0]
	r32=dNS; if(eZ<dNS) r32=eZ;		//r32=max(dNS,eZ);
 8004482:	4b71      	ldr	r3, [pc, #452]	; (8004648 <Constant_Voltage+0x10d4>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a77      	ldr	r2, [pc, #476]	; (8004664 <Constant_Voltage+0x10f0>)
 8004488:	6013      	str	r3, [r2, #0]
 800448a:	4b77      	ldr	r3, [pc, #476]	; (8004668 <Constant_Voltage+0x10f4>)
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	4b6e      	ldr	r3, [pc, #440]	; (8004648 <Constant_Voltage+0x10d4>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4619      	mov	r1, r3
 8004494:	4610      	mov	r0, r2
 8004496:	f7fc fe39 	bl	800110c <__aeabi_fcmplt>
 800449a:	4603      	mov	r3, r0
 800449c:	2b00      	cmp	r3, #0
 800449e:	d003      	beq.n	80044a8 <Constant_Voltage+0xf34>
 80044a0:	4b71      	ldr	r3, [pc, #452]	; (8004668 <Constant_Voltage+0x10f4>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a6f      	ldr	r2, [pc, #444]	; (8004664 <Constant_Voltage+0x10f0>)
 80044a6:	6013      	str	r3, [r2, #0]
	r33=dNS; if(ePS<dNS) r33=ePS;	//r33=max(dNS,ePS);
 80044a8:	4b67      	ldr	r3, [pc, #412]	; (8004648 <Constant_Voltage+0x10d4>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a6f      	ldr	r2, [pc, #444]	; (800466c <Constant_Voltage+0x10f8>)
 80044ae:	6013      	str	r3, [r2, #0]
 80044b0:	4b6f      	ldr	r3, [pc, #444]	; (8004670 <Constant_Voltage+0x10fc>)
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	4b64      	ldr	r3, [pc, #400]	; (8004648 <Constant_Voltage+0x10d4>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4619      	mov	r1, r3
 80044ba:	4610      	mov	r0, r2
 80044bc:	f7fc fe26 	bl	800110c <__aeabi_fcmplt>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d003      	beq.n	80044ce <Constant_Voltage+0xf5a>
 80044c6:	4b6a      	ldr	r3, [pc, #424]	; (8004670 <Constant_Voltage+0x10fc>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4a68      	ldr	r2, [pc, #416]	; (800466c <Constant_Voltage+0x10f8>)
 80044cc:	6013      	str	r3, [r2, #0]
	r34=dNS; if(ePM<dNS) r34=ePM;	//r34=max(dNS,ePM);
 80044ce:	4b5e      	ldr	r3, [pc, #376]	; (8004648 <Constant_Voltage+0x10d4>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a68      	ldr	r2, [pc, #416]	; (8004674 <Constant_Voltage+0x1100>)
 80044d4:	6013      	str	r3, [r2, #0]
 80044d6:	4b68      	ldr	r3, [pc, #416]	; (8004678 <Constant_Voltage+0x1104>)
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	4b5b      	ldr	r3, [pc, #364]	; (8004648 <Constant_Voltage+0x10d4>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4619      	mov	r1, r3
 80044e0:	4610      	mov	r0, r2
 80044e2:	f7fc fe13 	bl	800110c <__aeabi_fcmplt>
 80044e6:	4603      	mov	r3, r0
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d003      	beq.n	80044f4 <Constant_Voltage+0xf80>
 80044ec:	4b62      	ldr	r3, [pc, #392]	; (8004678 <Constant_Voltage+0x1104>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a60      	ldr	r2, [pc, #384]	; (8004674 <Constant_Voltage+0x1100>)
 80044f2:	6013      	str	r3, [r2, #0]
	r35=dNS; if(ePB<dNS) r35=ePB;	//r35=max(dNS,ePB);
 80044f4:	4b54      	ldr	r3, [pc, #336]	; (8004648 <Constant_Voltage+0x10d4>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a60      	ldr	r2, [pc, #384]	; (800467c <Constant_Voltage+0x1108>)
 80044fa:	6013      	str	r3, [r2, #0]
 80044fc:	4b60      	ldr	r3, [pc, #384]	; (8004680 <Constant_Voltage+0x110c>)
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	4b51      	ldr	r3, [pc, #324]	; (8004648 <Constant_Voltage+0x10d4>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4619      	mov	r1, r3
 8004506:	4610      	mov	r0, r2
 8004508:	f7fc fe00 	bl	800110c <__aeabi_fcmplt>
 800450c:	4603      	mov	r3, r0
 800450e:	2b00      	cmp	r3, #0
 8004510:	d003      	beq.n	800451a <Constant_Voltage+0xfa6>
 8004512:	4b5b      	ldr	r3, [pc, #364]	; (8004680 <Constant_Voltage+0x110c>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a59      	ldr	r2, [pc, #356]	; (800467c <Constant_Voltage+0x1108>)
 8004518:	6013      	str	r3, [r2, #0]

	r36=dNM; if(eNB<dNM) r36=eNB;	//r36=max(dNM,eNB);
 800451a:	4b5a      	ldr	r3, [pc, #360]	; (8004684 <Constant_Voltage+0x1110>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a5a      	ldr	r2, [pc, #360]	; (8004688 <Constant_Voltage+0x1114>)
 8004520:	6013      	str	r3, [r2, #0]
 8004522:	4b4b      	ldr	r3, [pc, #300]	; (8004650 <Constant_Voltage+0x10dc>)
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	4b57      	ldr	r3, [pc, #348]	; (8004684 <Constant_Voltage+0x1110>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4619      	mov	r1, r3
 800452c:	4610      	mov	r0, r2
 800452e:	f7fc fded 	bl	800110c <__aeabi_fcmplt>
 8004532:	4603      	mov	r3, r0
 8004534:	2b00      	cmp	r3, #0
 8004536:	d003      	beq.n	8004540 <Constant_Voltage+0xfcc>
 8004538:	4b45      	ldr	r3, [pc, #276]	; (8004650 <Constant_Voltage+0x10dc>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a52      	ldr	r2, [pc, #328]	; (8004688 <Constant_Voltage+0x1114>)
 800453e:	6013      	str	r3, [r2, #0]
	r37=dNM; if(eNM<dNM) r37=eNM;	//r37=max(dNM,eNM);
 8004540:	4b50      	ldr	r3, [pc, #320]	; (8004684 <Constant_Voltage+0x1110>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a51      	ldr	r2, [pc, #324]	; (800468c <Constant_Voltage+0x1118>)
 8004546:	6013      	str	r3, [r2, #0]
 8004548:	4b43      	ldr	r3, [pc, #268]	; (8004658 <Constant_Voltage+0x10e4>)
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	4b4d      	ldr	r3, [pc, #308]	; (8004684 <Constant_Voltage+0x1110>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4619      	mov	r1, r3
 8004552:	4610      	mov	r0, r2
 8004554:	f7fc fdda 	bl	800110c <__aeabi_fcmplt>
 8004558:	4603      	mov	r3, r0
 800455a:	2b00      	cmp	r3, #0
 800455c:	d003      	beq.n	8004566 <Constant_Voltage+0xff2>
 800455e:	4b3e      	ldr	r3, [pc, #248]	; (8004658 <Constant_Voltage+0x10e4>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a4a      	ldr	r2, [pc, #296]	; (800468c <Constant_Voltage+0x1118>)
 8004564:	6013      	str	r3, [r2, #0]
	r38=dNM; if(eNS<dNM) r38=eNS;	//r38=max(dNM,eNS);
 8004566:	4b47      	ldr	r3, [pc, #284]	; (8004684 <Constant_Voltage+0x1110>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a49      	ldr	r2, [pc, #292]	; (8004690 <Constant_Voltage+0x111c>)
 800456c:	6013      	str	r3, [r2, #0]
 800456e:	4b3c      	ldr	r3, [pc, #240]	; (8004660 <Constant_Voltage+0x10ec>)
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	4b44      	ldr	r3, [pc, #272]	; (8004684 <Constant_Voltage+0x1110>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4619      	mov	r1, r3
 8004578:	4610      	mov	r0, r2
 800457a:	f7fc fdc7 	bl	800110c <__aeabi_fcmplt>
 800457e:	4603      	mov	r3, r0
 8004580:	2b00      	cmp	r3, #0
 8004582:	d003      	beq.n	800458c <Constant_Voltage+0x1018>
 8004584:	4b36      	ldr	r3, [pc, #216]	; (8004660 <Constant_Voltage+0x10ec>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a41      	ldr	r2, [pc, #260]	; (8004690 <Constant_Voltage+0x111c>)
 800458a:	6013      	str	r3, [r2, #0]
	r39=dNM; if(eZ<dNM) r39=eZ;		//r39=max(dNM,eZ);
 800458c:	4b3d      	ldr	r3, [pc, #244]	; (8004684 <Constant_Voltage+0x1110>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a40      	ldr	r2, [pc, #256]	; (8004694 <Constant_Voltage+0x1120>)
 8004592:	6013      	str	r3, [r2, #0]
 8004594:	4b34      	ldr	r3, [pc, #208]	; (8004668 <Constant_Voltage+0x10f4>)
 8004596:	681a      	ldr	r2, [r3, #0]
 8004598:	4b3a      	ldr	r3, [pc, #232]	; (8004684 <Constant_Voltage+0x1110>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4619      	mov	r1, r3
 800459e:	4610      	mov	r0, r2
 80045a0:	f7fc fdb4 	bl	800110c <__aeabi_fcmplt>
 80045a4:	4603      	mov	r3, r0
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d003      	beq.n	80045b2 <Constant_Voltage+0x103e>
 80045aa:	4b2f      	ldr	r3, [pc, #188]	; (8004668 <Constant_Voltage+0x10f4>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a39      	ldr	r2, [pc, #228]	; (8004694 <Constant_Voltage+0x1120>)
 80045b0:	6013      	str	r3, [r2, #0]
	r40=dNM; if(ePS<dNM) r40=ePS;	//r40=max(dNM,ePS);
 80045b2:	4b34      	ldr	r3, [pc, #208]	; (8004684 <Constant_Voltage+0x1110>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a38      	ldr	r2, [pc, #224]	; (8004698 <Constant_Voltage+0x1124>)
 80045b8:	6013      	str	r3, [r2, #0]
 80045ba:	4b2d      	ldr	r3, [pc, #180]	; (8004670 <Constant_Voltage+0x10fc>)
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	4b31      	ldr	r3, [pc, #196]	; (8004684 <Constant_Voltage+0x1110>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4619      	mov	r1, r3
 80045c4:	4610      	mov	r0, r2
 80045c6:	f7fc fda1 	bl	800110c <__aeabi_fcmplt>
 80045ca:	4603      	mov	r3, r0
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d003      	beq.n	80045d8 <Constant_Voltage+0x1064>
 80045d0:	4b27      	ldr	r3, [pc, #156]	; (8004670 <Constant_Voltage+0x10fc>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a30      	ldr	r2, [pc, #192]	; (8004698 <Constant_Voltage+0x1124>)
 80045d6:	6013      	str	r3, [r2, #0]
	r41=dNM; if(ePM<dNM) r41=ePM;	//r41=max(dNM,ePM);
 80045d8:	4b2a      	ldr	r3, [pc, #168]	; (8004684 <Constant_Voltage+0x1110>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a2f      	ldr	r2, [pc, #188]	; (800469c <Constant_Voltage+0x1128>)
 80045de:	6013      	str	r3, [r2, #0]
 80045e0:	4b25      	ldr	r3, [pc, #148]	; (8004678 <Constant_Voltage+0x1104>)
 80045e2:	681a      	ldr	r2, [r3, #0]
 80045e4:	4b27      	ldr	r3, [pc, #156]	; (8004684 <Constant_Voltage+0x1110>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4619      	mov	r1, r3
 80045ea:	4610      	mov	r0, r2
 80045ec:	f7fc fd8e 	bl	800110c <__aeabi_fcmplt>
 80045f0:	4603      	mov	r3, r0
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d003      	beq.n	80045fe <Constant_Voltage+0x108a>
 80045f6:	4b20      	ldr	r3, [pc, #128]	; (8004678 <Constant_Voltage+0x1104>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a28      	ldr	r2, [pc, #160]	; (800469c <Constant_Voltage+0x1128>)
 80045fc:	6013      	str	r3, [r2, #0]
	r42=dNM; if(ePB<dNM) r42=ePB;	//r42=max(dNM,ePB);
 80045fe:	4b21      	ldr	r3, [pc, #132]	; (8004684 <Constant_Voltage+0x1110>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a27      	ldr	r2, [pc, #156]	; (80046a0 <Constant_Voltage+0x112c>)
 8004604:	6013      	str	r3, [r2, #0]
 8004606:	4b1e      	ldr	r3, [pc, #120]	; (8004680 <Constant_Voltage+0x110c>)
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	4b1e      	ldr	r3, [pc, #120]	; (8004684 <Constant_Voltage+0x1110>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4619      	mov	r1, r3
 8004610:	4610      	mov	r0, r2
 8004612:	f7fc fd7b 	bl	800110c <__aeabi_fcmplt>
 8004616:	4603      	mov	r3, r0
 8004618:	2b00      	cmp	r3, #0
 800461a:	d003      	beq.n	8004624 <Constant_Voltage+0x10b0>
 800461c:	4b18      	ldr	r3, [pc, #96]	; (8004680 <Constant_Voltage+0x110c>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a1f      	ldr	r2, [pc, #124]	; (80046a0 <Constant_Voltage+0x112c>)
 8004622:	6013      	str	r3, [r2, #0]

	r43=dNB; if(eNB<dNB) r43=eNB;	//r43=max(dNB,eNB);
 8004624:	4b1f      	ldr	r3, [pc, #124]	; (80046a4 <Constant_Voltage+0x1130>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a1f      	ldr	r2, [pc, #124]	; (80046a8 <Constant_Voltage+0x1134>)
 800462a:	6013      	str	r3, [r2, #0]
 800462c:	4b08      	ldr	r3, [pc, #32]	; (8004650 <Constant_Voltage+0x10dc>)
 800462e:	681a      	ldr	r2, [r3, #0]
 8004630:	4b1c      	ldr	r3, [pc, #112]	; (80046a4 <Constant_Voltage+0x1130>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4619      	mov	r1, r3
 8004636:	4610      	mov	r0, r2
 8004638:	f7fc fd68 	bl	800110c <__aeabi_fcmplt>
 800463c:	4603      	mov	r3, r0
 800463e:	2b00      	cmp	r3, #0
 8004640:	d038      	beq.n	80046b4 <Constant_Voltage+0x1140>
 8004642:	e033      	b.n	80046ac <Constant_Voltage+0x1138>
 8004644:	2000068c 	.word	0x2000068c
 8004648:	20000918 	.word	0x20000918
 800464c:	200006ac 	.word	0x200006ac
 8004650:	20001280 	.word	0x20001280
 8004654:	20000ef4 	.word	0x20000ef4
 8004658:	200012b8 	.word	0x200012b8
 800465c:	200008cc 	.word	0x200008cc
 8004660:	200006b8 	.word	0x200006b8
 8004664:	2000091c 	.word	0x2000091c
 8004668:	200012cc 	.word	0x200012cc
 800466c:	20000cb4 	.word	0x20000cb4
 8004670:	20000cc0 	.word	0x20000cc0
 8004674:	20000ef0 	.word	0x20000ef0
 8004678:	20000d4c 	.word	0x20000d4c
 800467c:	200010c4 	.word	0x200010c4
 8004680:	20000c84 	.word	0x20000c84
 8004684:	20000cbc 	.word	0x20000cbc
 8004688:	200006e8 	.word	0x200006e8
 800468c:	20000ac8 	.word	0x20000ac8
 8004690:	20000c88 	.word	0x20000c88
 8004694:	20001290 	.word	0x20001290
 8004698:	20000d28 	.word	0x20000d28
 800469c:	200006c4 	.word	0x200006c4
 80046a0:	200006d8 	.word	0x200006d8
 80046a4:	200006f4 	.word	0x200006f4
 80046a8:	20001298 	.word	0x20001298
 80046ac:	4b90      	ldr	r3, [pc, #576]	; (80048f0 <Constant_Voltage+0x137c>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a90      	ldr	r2, [pc, #576]	; (80048f4 <Constant_Voltage+0x1380>)
 80046b2:	6013      	str	r3, [r2, #0]
	r44=dNB; if(eNM<dNB) r44=eNM;	//r44=max(dNB,eNM);
 80046b4:	4b90      	ldr	r3, [pc, #576]	; (80048f8 <Constant_Voltage+0x1384>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a90      	ldr	r2, [pc, #576]	; (80048fc <Constant_Voltage+0x1388>)
 80046ba:	6013      	str	r3, [r2, #0]
 80046bc:	4b90      	ldr	r3, [pc, #576]	; (8004900 <Constant_Voltage+0x138c>)
 80046be:	681a      	ldr	r2, [r3, #0]
 80046c0:	4b8d      	ldr	r3, [pc, #564]	; (80048f8 <Constant_Voltage+0x1384>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4619      	mov	r1, r3
 80046c6:	4610      	mov	r0, r2
 80046c8:	f7fc fd20 	bl	800110c <__aeabi_fcmplt>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d003      	beq.n	80046da <Constant_Voltage+0x1166>
 80046d2:	4b8b      	ldr	r3, [pc, #556]	; (8004900 <Constant_Voltage+0x138c>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a89      	ldr	r2, [pc, #548]	; (80048fc <Constant_Voltage+0x1388>)
 80046d8:	6013      	str	r3, [r2, #0]
	r45=dNB; if(eNS<dNB) r45=eNS;	//r45=max(dNB,eNS);
 80046da:	4b87      	ldr	r3, [pc, #540]	; (80048f8 <Constant_Voltage+0x1384>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a89      	ldr	r2, [pc, #548]	; (8004904 <Constant_Voltage+0x1390>)
 80046e0:	6013      	str	r3, [r2, #0]
 80046e2:	4b89      	ldr	r3, [pc, #548]	; (8004908 <Constant_Voltage+0x1394>)
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	4b84      	ldr	r3, [pc, #528]	; (80048f8 <Constant_Voltage+0x1384>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4619      	mov	r1, r3
 80046ec:	4610      	mov	r0, r2
 80046ee:	f7fc fd0d 	bl	800110c <__aeabi_fcmplt>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d003      	beq.n	8004700 <Constant_Voltage+0x118c>
 80046f8:	4b83      	ldr	r3, [pc, #524]	; (8004908 <Constant_Voltage+0x1394>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a81      	ldr	r2, [pc, #516]	; (8004904 <Constant_Voltage+0x1390>)
 80046fe:	6013      	str	r3, [r2, #0]
	r46=dNB; if(eZ<dNB) r46=eZ;		//r46=max(dNB,eZ);
 8004700:	4b7d      	ldr	r3, [pc, #500]	; (80048f8 <Constant_Voltage+0x1384>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a81      	ldr	r2, [pc, #516]	; (800490c <Constant_Voltage+0x1398>)
 8004706:	6013      	str	r3, [r2, #0]
 8004708:	4b81      	ldr	r3, [pc, #516]	; (8004910 <Constant_Voltage+0x139c>)
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	4b7a      	ldr	r3, [pc, #488]	; (80048f8 <Constant_Voltage+0x1384>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4619      	mov	r1, r3
 8004712:	4610      	mov	r0, r2
 8004714:	f7fc fcfa 	bl	800110c <__aeabi_fcmplt>
 8004718:	4603      	mov	r3, r0
 800471a:	2b00      	cmp	r3, #0
 800471c:	d003      	beq.n	8004726 <Constant_Voltage+0x11b2>
 800471e:	4b7c      	ldr	r3, [pc, #496]	; (8004910 <Constant_Voltage+0x139c>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a7a      	ldr	r2, [pc, #488]	; (800490c <Constant_Voltage+0x1398>)
 8004724:	6013      	str	r3, [r2, #0]
	r47=dNB; if(ePS<dNB) r47=ePS;	//r47=max(dNB,ePS);
 8004726:	4b74      	ldr	r3, [pc, #464]	; (80048f8 <Constant_Voltage+0x1384>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a7a      	ldr	r2, [pc, #488]	; (8004914 <Constant_Voltage+0x13a0>)
 800472c:	6013      	str	r3, [r2, #0]
 800472e:	4b7a      	ldr	r3, [pc, #488]	; (8004918 <Constant_Voltage+0x13a4>)
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	4b71      	ldr	r3, [pc, #452]	; (80048f8 <Constant_Voltage+0x1384>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4619      	mov	r1, r3
 8004738:	4610      	mov	r0, r2
 800473a:	f7fc fce7 	bl	800110c <__aeabi_fcmplt>
 800473e:	4603      	mov	r3, r0
 8004740:	2b00      	cmp	r3, #0
 8004742:	d003      	beq.n	800474c <Constant_Voltage+0x11d8>
 8004744:	4b74      	ldr	r3, [pc, #464]	; (8004918 <Constant_Voltage+0x13a4>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a72      	ldr	r2, [pc, #456]	; (8004914 <Constant_Voltage+0x13a0>)
 800474a:	6013      	str	r3, [r2, #0]
	r48=dNB; if(ePM<dNB) r48=ePM;	//r48=max(dNB,ePM);
 800474c:	4b6a      	ldr	r3, [pc, #424]	; (80048f8 <Constant_Voltage+0x1384>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a72      	ldr	r2, [pc, #456]	; (800491c <Constant_Voltage+0x13a8>)
 8004752:	6013      	str	r3, [r2, #0]
 8004754:	4b72      	ldr	r3, [pc, #456]	; (8004920 <Constant_Voltage+0x13ac>)
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	4b67      	ldr	r3, [pc, #412]	; (80048f8 <Constant_Voltage+0x1384>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4619      	mov	r1, r3
 800475e:	4610      	mov	r0, r2
 8004760:	f7fc fcd4 	bl	800110c <__aeabi_fcmplt>
 8004764:	4603      	mov	r3, r0
 8004766:	2b00      	cmp	r3, #0
 8004768:	d003      	beq.n	8004772 <Constant_Voltage+0x11fe>
 800476a:	4b6d      	ldr	r3, [pc, #436]	; (8004920 <Constant_Voltage+0x13ac>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a6b      	ldr	r2, [pc, #428]	; (800491c <Constant_Voltage+0x13a8>)
 8004770:	6013      	str	r3, [r2, #0]
	r49=dNB; if(ePB<dNB) r49=ePB;	//r49=max(dNB,ePB);
 8004772:	4b61      	ldr	r3, [pc, #388]	; (80048f8 <Constant_Voltage+0x1384>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a6b      	ldr	r2, [pc, #428]	; (8004924 <Constant_Voltage+0x13b0>)
 8004778:	6013      	str	r3, [r2, #0]
 800477a:	4b6b      	ldr	r3, [pc, #428]	; (8004928 <Constant_Voltage+0x13b4>)
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	4b5e      	ldr	r3, [pc, #376]	; (80048f8 <Constant_Voltage+0x1384>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4619      	mov	r1, r3
 8004784:	4610      	mov	r0, r2
 8004786:	f7fc fcc1 	bl	800110c <__aeabi_fcmplt>
 800478a:	4603      	mov	r3, r0
 800478c:	2b00      	cmp	r3, #0
 800478e:	d003      	beq.n	8004798 <Constant_Voltage+0x1224>
 8004790:	4b65      	ldr	r3, [pc, #404]	; (8004928 <Constant_Voltage+0x13b4>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a63      	ldr	r2, [pc, #396]	; (8004924 <Constant_Voltage+0x13b0>)
 8004796:	6013      	str	r3, [r2, #0]

	///////////////////////////DEFUZZIFIKASI///////////////////////

	A=(r1*oZ)+(r2*oPS)+(r3*oPM)+(r4*oPB)+(r5*oPH)+(r6*oPH)+(r7*oPH);
 8004798:	4b64      	ldr	r3, [pc, #400]	; (800492c <Constant_Voltage+0x13b8>)
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	4b64      	ldr	r3, [pc, #400]	; (8004930 <Constant_Voltage+0x13bc>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4619      	mov	r1, r3
 80047a2:	4610      	mov	r0, r2
 80047a4:	f7fc fb14 	bl	8000dd0 <__aeabi_fmul>
 80047a8:	4603      	mov	r3, r0
 80047aa:	461c      	mov	r4, r3
 80047ac:	4b61      	ldr	r3, [pc, #388]	; (8004934 <Constant_Voltage+0x13c0>)
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	4b61      	ldr	r3, [pc, #388]	; (8004938 <Constant_Voltage+0x13c4>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4619      	mov	r1, r3
 80047b6:	4610      	mov	r0, r2
 80047b8:	f7fc fb0a 	bl	8000dd0 <__aeabi_fmul>
 80047bc:	4603      	mov	r3, r0
 80047be:	4619      	mov	r1, r3
 80047c0:	4620      	mov	r0, r4
 80047c2:	f7fc f9fd 	bl	8000bc0 <__addsf3>
 80047c6:	4603      	mov	r3, r0
 80047c8:	461c      	mov	r4, r3
 80047ca:	4b5c      	ldr	r3, [pc, #368]	; (800493c <Constant_Voltage+0x13c8>)
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	4b5c      	ldr	r3, [pc, #368]	; (8004940 <Constant_Voltage+0x13cc>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4619      	mov	r1, r3
 80047d4:	4610      	mov	r0, r2
 80047d6:	f7fc fafb 	bl	8000dd0 <__aeabi_fmul>
 80047da:	4603      	mov	r3, r0
 80047dc:	4619      	mov	r1, r3
 80047de:	4620      	mov	r0, r4
 80047e0:	f7fc f9ee 	bl	8000bc0 <__addsf3>
 80047e4:	4603      	mov	r3, r0
 80047e6:	461c      	mov	r4, r3
 80047e8:	4b56      	ldr	r3, [pc, #344]	; (8004944 <Constant_Voltage+0x13d0>)
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	4b56      	ldr	r3, [pc, #344]	; (8004948 <Constant_Voltage+0x13d4>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4619      	mov	r1, r3
 80047f2:	4610      	mov	r0, r2
 80047f4:	f7fc faec 	bl	8000dd0 <__aeabi_fmul>
 80047f8:	4603      	mov	r3, r0
 80047fa:	4619      	mov	r1, r3
 80047fc:	4620      	mov	r0, r4
 80047fe:	f7fc f9df 	bl	8000bc0 <__addsf3>
 8004802:	4603      	mov	r3, r0
 8004804:	461c      	mov	r4, r3
 8004806:	4b51      	ldr	r3, [pc, #324]	; (800494c <Constant_Voltage+0x13d8>)
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	4b51      	ldr	r3, [pc, #324]	; (8004950 <Constant_Voltage+0x13dc>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4619      	mov	r1, r3
 8004810:	4610      	mov	r0, r2
 8004812:	f7fc fadd 	bl	8000dd0 <__aeabi_fmul>
 8004816:	4603      	mov	r3, r0
 8004818:	4619      	mov	r1, r3
 800481a:	4620      	mov	r0, r4
 800481c:	f7fc f9d0 	bl	8000bc0 <__addsf3>
 8004820:	4603      	mov	r3, r0
 8004822:	461c      	mov	r4, r3
 8004824:	4b4b      	ldr	r3, [pc, #300]	; (8004954 <Constant_Voltage+0x13e0>)
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	4b49      	ldr	r3, [pc, #292]	; (8004950 <Constant_Voltage+0x13dc>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4619      	mov	r1, r3
 800482e:	4610      	mov	r0, r2
 8004830:	f7fc face 	bl	8000dd0 <__aeabi_fmul>
 8004834:	4603      	mov	r3, r0
 8004836:	4619      	mov	r1, r3
 8004838:	4620      	mov	r0, r4
 800483a:	f7fc f9c1 	bl	8000bc0 <__addsf3>
 800483e:	4603      	mov	r3, r0
 8004840:	461c      	mov	r4, r3
 8004842:	4b45      	ldr	r3, [pc, #276]	; (8004958 <Constant_Voltage+0x13e4>)
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	4b42      	ldr	r3, [pc, #264]	; (8004950 <Constant_Voltage+0x13dc>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4619      	mov	r1, r3
 800484c:	4610      	mov	r0, r2
 800484e:	f7fc fabf 	bl	8000dd0 <__aeabi_fmul>
 8004852:	4603      	mov	r3, r0
 8004854:	4619      	mov	r1, r3
 8004856:	4620      	mov	r0, r4
 8004858:	f7fc f9b2 	bl	8000bc0 <__addsf3>
 800485c:	4603      	mov	r3, r0
 800485e:	461a      	mov	r2, r3
 8004860:	4b3e      	ldr	r3, [pc, #248]	; (800495c <Constant_Voltage+0x13e8>)
 8004862:	601a      	str	r2, [r3, #0]
	B=(r8*oNS)+(r9*oZ)+(r10*oPS)+(r11*oPM)+(r12*oPB)+(r13*oPH)+(r14*oPH);
 8004864:	4b3e      	ldr	r3, [pc, #248]	; (8004960 <Constant_Voltage+0x13ec>)
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	4b3e      	ldr	r3, [pc, #248]	; (8004964 <Constant_Voltage+0x13f0>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4619      	mov	r1, r3
 800486e:	4610      	mov	r0, r2
 8004870:	f7fc faae 	bl	8000dd0 <__aeabi_fmul>
 8004874:	4603      	mov	r3, r0
 8004876:	461c      	mov	r4, r3
 8004878:	4b3b      	ldr	r3, [pc, #236]	; (8004968 <Constant_Voltage+0x13f4>)
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	4b2c      	ldr	r3, [pc, #176]	; (8004930 <Constant_Voltage+0x13bc>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4619      	mov	r1, r3
 8004882:	4610      	mov	r0, r2
 8004884:	f7fc faa4 	bl	8000dd0 <__aeabi_fmul>
 8004888:	4603      	mov	r3, r0
 800488a:	4619      	mov	r1, r3
 800488c:	4620      	mov	r0, r4
 800488e:	f7fc f997 	bl	8000bc0 <__addsf3>
 8004892:	4603      	mov	r3, r0
 8004894:	461c      	mov	r4, r3
 8004896:	4b35      	ldr	r3, [pc, #212]	; (800496c <Constant_Voltage+0x13f8>)
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	4b27      	ldr	r3, [pc, #156]	; (8004938 <Constant_Voltage+0x13c4>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4619      	mov	r1, r3
 80048a0:	4610      	mov	r0, r2
 80048a2:	f7fc fa95 	bl	8000dd0 <__aeabi_fmul>
 80048a6:	4603      	mov	r3, r0
 80048a8:	4619      	mov	r1, r3
 80048aa:	4620      	mov	r0, r4
 80048ac:	f7fc f988 	bl	8000bc0 <__addsf3>
 80048b0:	4603      	mov	r3, r0
 80048b2:	461c      	mov	r4, r3
 80048b4:	4b2e      	ldr	r3, [pc, #184]	; (8004970 <Constant_Voltage+0x13fc>)
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	4b21      	ldr	r3, [pc, #132]	; (8004940 <Constant_Voltage+0x13cc>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4619      	mov	r1, r3
 80048be:	4610      	mov	r0, r2
 80048c0:	f7fc fa86 	bl	8000dd0 <__aeabi_fmul>
 80048c4:	4603      	mov	r3, r0
 80048c6:	4619      	mov	r1, r3
 80048c8:	4620      	mov	r0, r4
 80048ca:	f7fc f979 	bl	8000bc0 <__addsf3>
 80048ce:	4603      	mov	r3, r0
 80048d0:	461c      	mov	r4, r3
 80048d2:	4b28      	ldr	r3, [pc, #160]	; (8004974 <Constant_Voltage+0x1400>)
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	4b1c      	ldr	r3, [pc, #112]	; (8004948 <Constant_Voltage+0x13d4>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4619      	mov	r1, r3
 80048dc:	4610      	mov	r0, r2
 80048de:	f7fc fa77 	bl	8000dd0 <__aeabi_fmul>
 80048e2:	4603      	mov	r3, r0
 80048e4:	4619      	mov	r1, r3
 80048e6:	4620      	mov	r0, r4
 80048e8:	f7fc f96a 	bl	8000bc0 <__addsf3>
 80048ec:	e044      	b.n	8004978 <Constant_Voltage+0x1404>
 80048ee:	bf00      	nop
 80048f0:	20001280 	.word	0x20001280
 80048f4:	20001298 	.word	0x20001298
 80048f8:	200006f4 	.word	0x200006f4
 80048fc:	20000ab8 	.word	0x20000ab8
 8004900:	200012b8 	.word	0x200012b8
 8004904:	20000914 	.word	0x20000914
 8004908:	200006b8 	.word	0x200006b8
 800490c:	20000718 	.word	0x20000718
 8004910:	200012cc 	.word	0x200012cc
 8004914:	20001288 	.word	0x20001288
 8004918:	20000cc0 	.word	0x20000cc0
 800491c:	20000d34 	.word	0x20000d34
 8004920:	20000d4c 	.word	0x20000d4c
 8004924:	20000cb0 	.word	0x20000cb0
 8004928:	20000c84 	.word	0x20000c84
 800492c:	200012d0 	.word	0x200012d0
 8004930:	20000254 	.word	0x20000254
 8004934:	20000f0c 	.word	0x20000f0c
 8004938:	20000030 	.word	0x20000030
 800493c:	200006e0 	.word	0x200006e0
 8004940:	20000034 	.word	0x20000034
 8004944:	200008e8 	.word	0x200008e8
 8004948:	20000038 	.word	0x20000038
 800494c:	200012c0 	.word	0x200012c0
 8004950:	2000003c 	.word	0x2000003c
 8004954:	200008d4 	.word	0x200008d4
 8004958:	20000d30 	.word	0x20000d30
 800495c:	2000070c 	.word	0x2000070c
 8004960:	20000c98 	.word	0x20000c98
 8004964:	2000002c 	.word	0x2000002c
 8004968:	20000714 	.word	0x20000714
 800496c:	20000c78 	.word	0x20000c78
 8004970:	20000f04 	.word	0x20000f04
 8004974:	200012a0 	.word	0x200012a0
 8004978:	4603      	mov	r3, r0
 800497a:	461c      	mov	r4, r3
 800497c:	4b91      	ldr	r3, [pc, #580]	; (8004bc4 <Constant_Voltage+0x1650>)
 800497e:	681a      	ldr	r2, [r3, #0]
 8004980:	4b91      	ldr	r3, [pc, #580]	; (8004bc8 <Constant_Voltage+0x1654>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4619      	mov	r1, r3
 8004986:	4610      	mov	r0, r2
 8004988:	f7fc fa22 	bl	8000dd0 <__aeabi_fmul>
 800498c:	4603      	mov	r3, r0
 800498e:	4619      	mov	r1, r3
 8004990:	4620      	mov	r0, r4
 8004992:	f7fc f915 	bl	8000bc0 <__addsf3>
 8004996:	4603      	mov	r3, r0
 8004998:	461c      	mov	r4, r3
 800499a:	4b8c      	ldr	r3, [pc, #560]	; (8004bcc <Constant_Voltage+0x1658>)
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	4b8a      	ldr	r3, [pc, #552]	; (8004bc8 <Constant_Voltage+0x1654>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4619      	mov	r1, r3
 80049a4:	4610      	mov	r0, r2
 80049a6:	f7fc fa13 	bl	8000dd0 <__aeabi_fmul>
 80049aa:	4603      	mov	r3, r0
 80049ac:	4619      	mov	r1, r3
 80049ae:	4620      	mov	r0, r4
 80049b0:	f7fc f906 	bl	8000bc0 <__addsf3>
 80049b4:	4603      	mov	r3, r0
 80049b6:	461a      	mov	r2, r3
 80049b8:	4b85      	ldr	r3, [pc, #532]	; (8004bd0 <Constant_Voltage+0x165c>)
 80049ba:	601a      	str	r2, [r3, #0]
	C=(r15*oNM)+(r16*oNS)+(r17*oZ)+(r18*oPS)+(r19*oPM)+(r20*oPB)+(r21*oPH);
 80049bc:	4b85      	ldr	r3, [pc, #532]	; (8004bd4 <Constant_Voltage+0x1660>)
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	4b85      	ldr	r3, [pc, #532]	; (8004bd8 <Constant_Voltage+0x1664>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4619      	mov	r1, r3
 80049c6:	4610      	mov	r0, r2
 80049c8:	f7fc fa02 	bl	8000dd0 <__aeabi_fmul>
 80049cc:	4603      	mov	r3, r0
 80049ce:	461c      	mov	r4, r3
 80049d0:	4b82      	ldr	r3, [pc, #520]	; (8004bdc <Constant_Voltage+0x1668>)
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	4b82      	ldr	r3, [pc, #520]	; (8004be0 <Constant_Voltage+0x166c>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4619      	mov	r1, r3
 80049da:	4610      	mov	r0, r2
 80049dc:	f7fc f9f8 	bl	8000dd0 <__aeabi_fmul>
 80049e0:	4603      	mov	r3, r0
 80049e2:	4619      	mov	r1, r3
 80049e4:	4620      	mov	r0, r4
 80049e6:	f7fc f8eb 	bl	8000bc0 <__addsf3>
 80049ea:	4603      	mov	r3, r0
 80049ec:	461c      	mov	r4, r3
 80049ee:	4b7d      	ldr	r3, [pc, #500]	; (8004be4 <Constant_Voltage+0x1670>)
 80049f0:	681a      	ldr	r2, [r3, #0]
 80049f2:	4b7d      	ldr	r3, [pc, #500]	; (8004be8 <Constant_Voltage+0x1674>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4619      	mov	r1, r3
 80049f8:	4610      	mov	r0, r2
 80049fa:	f7fc f9e9 	bl	8000dd0 <__aeabi_fmul>
 80049fe:	4603      	mov	r3, r0
 8004a00:	4619      	mov	r1, r3
 8004a02:	4620      	mov	r0, r4
 8004a04:	f7fc f8dc 	bl	8000bc0 <__addsf3>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	461c      	mov	r4, r3
 8004a0c:	4b77      	ldr	r3, [pc, #476]	; (8004bec <Constant_Voltage+0x1678>)
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	4b77      	ldr	r3, [pc, #476]	; (8004bf0 <Constant_Voltage+0x167c>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4619      	mov	r1, r3
 8004a16:	4610      	mov	r0, r2
 8004a18:	f7fc f9da 	bl	8000dd0 <__aeabi_fmul>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	4619      	mov	r1, r3
 8004a20:	4620      	mov	r0, r4
 8004a22:	f7fc f8cd 	bl	8000bc0 <__addsf3>
 8004a26:	4603      	mov	r3, r0
 8004a28:	461c      	mov	r4, r3
 8004a2a:	4b72      	ldr	r3, [pc, #456]	; (8004bf4 <Constant_Voltage+0x1680>)
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	4b72      	ldr	r3, [pc, #456]	; (8004bf8 <Constant_Voltage+0x1684>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4619      	mov	r1, r3
 8004a34:	4610      	mov	r0, r2
 8004a36:	f7fc f9cb 	bl	8000dd0 <__aeabi_fmul>
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	4619      	mov	r1, r3
 8004a3e:	4620      	mov	r0, r4
 8004a40:	f7fc f8be 	bl	8000bc0 <__addsf3>
 8004a44:	4603      	mov	r3, r0
 8004a46:	461c      	mov	r4, r3
 8004a48:	4b6c      	ldr	r3, [pc, #432]	; (8004bfc <Constant_Voltage+0x1688>)
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	4b6c      	ldr	r3, [pc, #432]	; (8004c00 <Constant_Voltage+0x168c>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4619      	mov	r1, r3
 8004a52:	4610      	mov	r0, r2
 8004a54:	f7fc f9bc 	bl	8000dd0 <__aeabi_fmul>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	4619      	mov	r1, r3
 8004a5c:	4620      	mov	r0, r4
 8004a5e:	f7fc f8af 	bl	8000bc0 <__addsf3>
 8004a62:	4603      	mov	r3, r0
 8004a64:	461c      	mov	r4, r3
 8004a66:	4b67      	ldr	r3, [pc, #412]	; (8004c04 <Constant_Voltage+0x1690>)
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	4b57      	ldr	r3, [pc, #348]	; (8004bc8 <Constant_Voltage+0x1654>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4619      	mov	r1, r3
 8004a70:	4610      	mov	r0, r2
 8004a72:	f7fc f9ad 	bl	8000dd0 <__aeabi_fmul>
 8004a76:	4603      	mov	r3, r0
 8004a78:	4619      	mov	r1, r3
 8004a7a:	4620      	mov	r0, r4
 8004a7c:	f7fc f8a0 	bl	8000bc0 <__addsf3>
 8004a80:	4603      	mov	r3, r0
 8004a82:	461a      	mov	r2, r3
 8004a84:	4b60      	ldr	r3, [pc, #384]	; (8004c08 <Constant_Voltage+0x1694>)
 8004a86:	601a      	str	r2, [r3, #0]
	D=(r22*oNB)+(r23*oNM)+(r24*oNS)+(r25*oZ)+(r26*oPS)+(r27*oPM)+(r28*oPB);
 8004a88:	4b60      	ldr	r3, [pc, #384]	; (8004c0c <Constant_Voltage+0x1698>)
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	4b60      	ldr	r3, [pc, #384]	; (8004c10 <Constant_Voltage+0x169c>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4619      	mov	r1, r3
 8004a92:	4610      	mov	r0, r2
 8004a94:	f7fc f99c 	bl	8000dd0 <__aeabi_fmul>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	461c      	mov	r4, r3
 8004a9c:	4b5d      	ldr	r3, [pc, #372]	; (8004c14 <Constant_Voltage+0x16a0>)
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	4b4d      	ldr	r3, [pc, #308]	; (8004bd8 <Constant_Voltage+0x1664>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4619      	mov	r1, r3
 8004aa6:	4610      	mov	r0, r2
 8004aa8:	f7fc f992 	bl	8000dd0 <__aeabi_fmul>
 8004aac:	4603      	mov	r3, r0
 8004aae:	4619      	mov	r1, r3
 8004ab0:	4620      	mov	r0, r4
 8004ab2:	f7fc f885 	bl	8000bc0 <__addsf3>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	461c      	mov	r4, r3
 8004aba:	4b57      	ldr	r3, [pc, #348]	; (8004c18 <Constant_Voltage+0x16a4>)
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	4b48      	ldr	r3, [pc, #288]	; (8004be0 <Constant_Voltage+0x166c>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4619      	mov	r1, r3
 8004ac4:	4610      	mov	r0, r2
 8004ac6:	f7fc f983 	bl	8000dd0 <__aeabi_fmul>
 8004aca:	4603      	mov	r3, r0
 8004acc:	4619      	mov	r1, r3
 8004ace:	4620      	mov	r0, r4
 8004ad0:	f7fc f876 	bl	8000bc0 <__addsf3>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	461c      	mov	r4, r3
 8004ad8:	4b50      	ldr	r3, [pc, #320]	; (8004c1c <Constant_Voltage+0x16a8>)
 8004ada:	681a      	ldr	r2, [r3, #0]
 8004adc:	4b42      	ldr	r3, [pc, #264]	; (8004be8 <Constant_Voltage+0x1674>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4619      	mov	r1, r3
 8004ae2:	4610      	mov	r0, r2
 8004ae4:	f7fc f974 	bl	8000dd0 <__aeabi_fmul>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	4619      	mov	r1, r3
 8004aec:	4620      	mov	r0, r4
 8004aee:	f7fc f867 	bl	8000bc0 <__addsf3>
 8004af2:	4603      	mov	r3, r0
 8004af4:	461c      	mov	r4, r3
 8004af6:	4b4a      	ldr	r3, [pc, #296]	; (8004c20 <Constant_Voltage+0x16ac>)
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	4b3d      	ldr	r3, [pc, #244]	; (8004bf0 <Constant_Voltage+0x167c>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4619      	mov	r1, r3
 8004b00:	4610      	mov	r0, r2
 8004b02:	f7fc f965 	bl	8000dd0 <__aeabi_fmul>
 8004b06:	4603      	mov	r3, r0
 8004b08:	4619      	mov	r1, r3
 8004b0a:	4620      	mov	r0, r4
 8004b0c:	f7fc f858 	bl	8000bc0 <__addsf3>
 8004b10:	4603      	mov	r3, r0
 8004b12:	461c      	mov	r4, r3
 8004b14:	4b43      	ldr	r3, [pc, #268]	; (8004c24 <Constant_Voltage+0x16b0>)
 8004b16:	681a      	ldr	r2, [r3, #0]
 8004b18:	4b37      	ldr	r3, [pc, #220]	; (8004bf8 <Constant_Voltage+0x1684>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4619      	mov	r1, r3
 8004b1e:	4610      	mov	r0, r2
 8004b20:	f7fc f956 	bl	8000dd0 <__aeabi_fmul>
 8004b24:	4603      	mov	r3, r0
 8004b26:	4619      	mov	r1, r3
 8004b28:	4620      	mov	r0, r4
 8004b2a:	f7fc f849 	bl	8000bc0 <__addsf3>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	461c      	mov	r4, r3
 8004b32:	4b3d      	ldr	r3, [pc, #244]	; (8004c28 <Constant_Voltage+0x16b4>)
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	4b32      	ldr	r3, [pc, #200]	; (8004c00 <Constant_Voltage+0x168c>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4619      	mov	r1, r3
 8004b3c:	4610      	mov	r0, r2
 8004b3e:	f7fc f947 	bl	8000dd0 <__aeabi_fmul>
 8004b42:	4603      	mov	r3, r0
 8004b44:	4619      	mov	r1, r3
 8004b46:	4620      	mov	r0, r4
 8004b48:	f7fc f83a 	bl	8000bc0 <__addsf3>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	461a      	mov	r2, r3
 8004b50:	4b36      	ldr	r3, [pc, #216]	; (8004c2c <Constant_Voltage+0x16b8>)
 8004b52:	601a      	str	r2, [r3, #0]
	E=(r29*oNH)+(r30*oNB)+(r31*oNM)+(r32*oNS)+(r33*oZ)+(r34*oPS)+(r35*oPM);
 8004b54:	4b36      	ldr	r3, [pc, #216]	; (8004c30 <Constant_Voltage+0x16bc>)
 8004b56:	681a      	ldr	r2, [r3, #0]
 8004b58:	4b36      	ldr	r3, [pc, #216]	; (8004c34 <Constant_Voltage+0x16c0>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4619      	mov	r1, r3
 8004b5e:	4610      	mov	r0, r2
 8004b60:	f7fc f936 	bl	8000dd0 <__aeabi_fmul>
 8004b64:	4603      	mov	r3, r0
 8004b66:	461c      	mov	r4, r3
 8004b68:	4b33      	ldr	r3, [pc, #204]	; (8004c38 <Constant_Voltage+0x16c4>)
 8004b6a:	681a      	ldr	r2, [r3, #0]
 8004b6c:	4b28      	ldr	r3, [pc, #160]	; (8004c10 <Constant_Voltage+0x169c>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4619      	mov	r1, r3
 8004b72:	4610      	mov	r0, r2
 8004b74:	f7fc f92c 	bl	8000dd0 <__aeabi_fmul>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	4619      	mov	r1, r3
 8004b7c:	4620      	mov	r0, r4
 8004b7e:	f7fc f81f 	bl	8000bc0 <__addsf3>
 8004b82:	4603      	mov	r3, r0
 8004b84:	461c      	mov	r4, r3
 8004b86:	4b2d      	ldr	r3, [pc, #180]	; (8004c3c <Constant_Voltage+0x16c8>)
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	4b13      	ldr	r3, [pc, #76]	; (8004bd8 <Constant_Voltage+0x1664>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4619      	mov	r1, r3
 8004b90:	4610      	mov	r0, r2
 8004b92:	f7fc f91d 	bl	8000dd0 <__aeabi_fmul>
 8004b96:	4603      	mov	r3, r0
 8004b98:	4619      	mov	r1, r3
 8004b9a:	4620      	mov	r0, r4
 8004b9c:	f7fc f810 	bl	8000bc0 <__addsf3>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	461c      	mov	r4, r3
 8004ba4:	4b26      	ldr	r3, [pc, #152]	; (8004c40 <Constant_Voltage+0x16cc>)
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	4b0d      	ldr	r3, [pc, #52]	; (8004be0 <Constant_Voltage+0x166c>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4619      	mov	r1, r3
 8004bae:	4610      	mov	r0, r2
 8004bb0:	f7fc f90e 	bl	8000dd0 <__aeabi_fmul>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	4619      	mov	r1, r3
 8004bb8:	4620      	mov	r0, r4
 8004bba:	f7fc f801 	bl	8000bc0 <__addsf3>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	461c      	mov	r4, r3
 8004bc2:	e03f      	b.n	8004c44 <Constant_Voltage+0x16d0>
 8004bc4:	200012d4 	.word	0x200012d4
 8004bc8:	2000003c 	.word	0x2000003c
 8004bcc:	2000067c 	.word	0x2000067c
 8004bd0:	20000ab0 	.word	0x20000ab0
 8004bd4:	200012a4 	.word	0x200012a4
 8004bd8:	20000028 	.word	0x20000028
 8004bdc:	20000d48 	.word	0x20000d48
 8004be0:	2000002c 	.word	0x2000002c
 8004be4:	200008c8 	.word	0x200008c8
 8004be8:	20000254 	.word	0x20000254
 8004bec:	20000cc8 	.word	0x20000cc8
 8004bf0:	20000030 	.word	0x20000030
 8004bf4:	2000129c 	.word	0x2000129c
 8004bf8:	20000034 	.word	0x20000034
 8004bfc:	20000c90 	.word	0x20000c90
 8004c00:	20000038 	.word	0x20000038
 8004c04:	200008dc 	.word	0x200008dc
 8004c08:	20000ad0 	.word	0x20000ad0
 8004c0c:	200010cc 	.word	0x200010cc
 8004c10:	20000024 	.word	0x20000024
 8004c14:	200012b4 	.word	0x200012b4
 8004c18:	200012c8 	.word	0x200012c8
 8004c1c:	200006b4 	.word	0x200006b4
 8004c20:	200008b8 	.word	0x200008b8
 8004c24:	20000ca8 	.word	0x20000ca8
 8004c28:	2000068c 	.word	0x2000068c
 8004c2c:	20000678 	.word	0x20000678
 8004c30:	200006ac 	.word	0x200006ac
 8004c34:	20000020 	.word	0x20000020
 8004c38:	20000ef4 	.word	0x20000ef4
 8004c3c:	200008cc 	.word	0x200008cc
 8004c40:	2000091c 	.word	0x2000091c
 8004c44:	4b91      	ldr	r3, [pc, #580]	; (8004e8c <Constant_Voltage+0x1918>)
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	4b91      	ldr	r3, [pc, #580]	; (8004e90 <Constant_Voltage+0x191c>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4619      	mov	r1, r3
 8004c4e:	4610      	mov	r0, r2
 8004c50:	f7fc f8be 	bl	8000dd0 <__aeabi_fmul>
 8004c54:	4603      	mov	r3, r0
 8004c56:	4619      	mov	r1, r3
 8004c58:	4620      	mov	r0, r4
 8004c5a:	f7fb ffb1 	bl	8000bc0 <__addsf3>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	461c      	mov	r4, r3
 8004c62:	4b8c      	ldr	r3, [pc, #560]	; (8004e94 <Constant_Voltage+0x1920>)
 8004c64:	681a      	ldr	r2, [r3, #0]
 8004c66:	4b8c      	ldr	r3, [pc, #560]	; (8004e98 <Constant_Voltage+0x1924>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4619      	mov	r1, r3
 8004c6c:	4610      	mov	r0, r2
 8004c6e:	f7fc f8af 	bl	8000dd0 <__aeabi_fmul>
 8004c72:	4603      	mov	r3, r0
 8004c74:	4619      	mov	r1, r3
 8004c76:	4620      	mov	r0, r4
 8004c78:	f7fb ffa2 	bl	8000bc0 <__addsf3>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	461c      	mov	r4, r3
 8004c80:	4b86      	ldr	r3, [pc, #536]	; (8004e9c <Constant_Voltage+0x1928>)
 8004c82:	681a      	ldr	r2, [r3, #0]
 8004c84:	4b86      	ldr	r3, [pc, #536]	; (8004ea0 <Constant_Voltage+0x192c>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4619      	mov	r1, r3
 8004c8a:	4610      	mov	r0, r2
 8004c8c:	f7fc f8a0 	bl	8000dd0 <__aeabi_fmul>
 8004c90:	4603      	mov	r3, r0
 8004c92:	4619      	mov	r1, r3
 8004c94:	4620      	mov	r0, r4
 8004c96:	f7fb ff93 	bl	8000bc0 <__addsf3>
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	461a      	mov	r2, r3
 8004c9e:	4b81      	ldr	r3, [pc, #516]	; (8004ea4 <Constant_Voltage+0x1930>)
 8004ca0:	601a      	str	r2, [r3, #0]
	F=(r36*oNH)+(r37*oNH)+(r38*oNB)+(r39*oNM)+(r40*oNS)+(r41*oZ)+(r42*oPS);
 8004ca2:	4b81      	ldr	r3, [pc, #516]	; (8004ea8 <Constant_Voltage+0x1934>)
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	4b81      	ldr	r3, [pc, #516]	; (8004eac <Constant_Voltage+0x1938>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4619      	mov	r1, r3
 8004cac:	4610      	mov	r0, r2
 8004cae:	f7fc f88f 	bl	8000dd0 <__aeabi_fmul>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	461c      	mov	r4, r3
 8004cb6:	4b7e      	ldr	r3, [pc, #504]	; (8004eb0 <Constant_Voltage+0x193c>)
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	4b7c      	ldr	r3, [pc, #496]	; (8004eac <Constant_Voltage+0x1938>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4619      	mov	r1, r3
 8004cc0:	4610      	mov	r0, r2
 8004cc2:	f7fc f885 	bl	8000dd0 <__aeabi_fmul>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	4619      	mov	r1, r3
 8004cca:	4620      	mov	r0, r4
 8004ccc:	f7fb ff78 	bl	8000bc0 <__addsf3>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	461c      	mov	r4, r3
 8004cd4:	4b77      	ldr	r3, [pc, #476]	; (8004eb4 <Constant_Voltage+0x1940>)
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	4b77      	ldr	r3, [pc, #476]	; (8004eb8 <Constant_Voltage+0x1944>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4619      	mov	r1, r3
 8004cde:	4610      	mov	r0, r2
 8004ce0:	f7fc f876 	bl	8000dd0 <__aeabi_fmul>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	4619      	mov	r1, r3
 8004ce8:	4620      	mov	r0, r4
 8004cea:	f7fb ff69 	bl	8000bc0 <__addsf3>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	461c      	mov	r4, r3
 8004cf2:	4b72      	ldr	r3, [pc, #456]	; (8004ebc <Constant_Voltage+0x1948>)
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	4b72      	ldr	r3, [pc, #456]	; (8004ec0 <Constant_Voltage+0x194c>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4619      	mov	r1, r3
 8004cfc:	4610      	mov	r0, r2
 8004cfe:	f7fc f867 	bl	8000dd0 <__aeabi_fmul>
 8004d02:	4603      	mov	r3, r0
 8004d04:	4619      	mov	r1, r3
 8004d06:	4620      	mov	r0, r4
 8004d08:	f7fb ff5a 	bl	8000bc0 <__addsf3>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	461c      	mov	r4, r3
 8004d10:	4b6c      	ldr	r3, [pc, #432]	; (8004ec4 <Constant_Voltage+0x1950>)
 8004d12:	681a      	ldr	r2, [r3, #0]
 8004d14:	4b6c      	ldr	r3, [pc, #432]	; (8004ec8 <Constant_Voltage+0x1954>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4619      	mov	r1, r3
 8004d1a:	4610      	mov	r0, r2
 8004d1c:	f7fc f858 	bl	8000dd0 <__aeabi_fmul>
 8004d20:	4603      	mov	r3, r0
 8004d22:	4619      	mov	r1, r3
 8004d24:	4620      	mov	r0, r4
 8004d26:	f7fb ff4b 	bl	8000bc0 <__addsf3>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	461c      	mov	r4, r3
 8004d2e:	4b67      	ldr	r3, [pc, #412]	; (8004ecc <Constant_Voltage+0x1958>)
 8004d30:	681a      	ldr	r2, [r3, #0]
 8004d32:	4b57      	ldr	r3, [pc, #348]	; (8004e90 <Constant_Voltage+0x191c>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4619      	mov	r1, r3
 8004d38:	4610      	mov	r0, r2
 8004d3a:	f7fc f849 	bl	8000dd0 <__aeabi_fmul>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	4619      	mov	r1, r3
 8004d42:	4620      	mov	r0, r4
 8004d44:	f7fb ff3c 	bl	8000bc0 <__addsf3>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	461c      	mov	r4, r3
 8004d4c:	4b60      	ldr	r3, [pc, #384]	; (8004ed0 <Constant_Voltage+0x195c>)
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	4b51      	ldr	r3, [pc, #324]	; (8004e98 <Constant_Voltage+0x1924>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4619      	mov	r1, r3
 8004d56:	4610      	mov	r0, r2
 8004d58:	f7fc f83a 	bl	8000dd0 <__aeabi_fmul>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	4619      	mov	r1, r3
 8004d60:	4620      	mov	r0, r4
 8004d62:	f7fb ff2d 	bl	8000bc0 <__addsf3>
 8004d66:	4603      	mov	r3, r0
 8004d68:	461a      	mov	r2, r3
 8004d6a:	4b5a      	ldr	r3, [pc, #360]	; (8004ed4 <Constant_Voltage+0x1960>)
 8004d6c:	601a      	str	r2, [r3, #0]
	G=(r43*oNH)+(r44*oNH)+(r45*oNH)+(r46*oNB)+(r47*oNM)+(r48*oNS)+(r49*oZ);
 8004d6e:	4b5a      	ldr	r3, [pc, #360]	; (8004ed8 <Constant_Voltage+0x1964>)
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	4b4e      	ldr	r3, [pc, #312]	; (8004eac <Constant_Voltage+0x1938>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4619      	mov	r1, r3
 8004d78:	4610      	mov	r0, r2
 8004d7a:	f7fc f829 	bl	8000dd0 <__aeabi_fmul>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	461c      	mov	r4, r3
 8004d82:	4b56      	ldr	r3, [pc, #344]	; (8004edc <Constant_Voltage+0x1968>)
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	4b49      	ldr	r3, [pc, #292]	; (8004eac <Constant_Voltage+0x1938>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4619      	mov	r1, r3
 8004d8c:	4610      	mov	r0, r2
 8004d8e:	f7fc f81f 	bl	8000dd0 <__aeabi_fmul>
 8004d92:	4603      	mov	r3, r0
 8004d94:	4619      	mov	r1, r3
 8004d96:	4620      	mov	r0, r4
 8004d98:	f7fb ff12 	bl	8000bc0 <__addsf3>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	461c      	mov	r4, r3
 8004da0:	4b4f      	ldr	r3, [pc, #316]	; (8004ee0 <Constant_Voltage+0x196c>)
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	4b41      	ldr	r3, [pc, #260]	; (8004eac <Constant_Voltage+0x1938>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4619      	mov	r1, r3
 8004daa:	4610      	mov	r0, r2
 8004dac:	f7fc f810 	bl	8000dd0 <__aeabi_fmul>
 8004db0:	4603      	mov	r3, r0
 8004db2:	4619      	mov	r1, r3
 8004db4:	4620      	mov	r0, r4
 8004db6:	f7fb ff03 	bl	8000bc0 <__addsf3>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	461c      	mov	r4, r3
 8004dbe:	4b49      	ldr	r3, [pc, #292]	; (8004ee4 <Constant_Voltage+0x1970>)
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	4b3d      	ldr	r3, [pc, #244]	; (8004eb8 <Constant_Voltage+0x1944>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4619      	mov	r1, r3
 8004dc8:	4610      	mov	r0, r2
 8004dca:	f7fc f801 	bl	8000dd0 <__aeabi_fmul>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	4619      	mov	r1, r3
 8004dd2:	4620      	mov	r0, r4
 8004dd4:	f7fb fef4 	bl	8000bc0 <__addsf3>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	461c      	mov	r4, r3
 8004ddc:	4b42      	ldr	r3, [pc, #264]	; (8004ee8 <Constant_Voltage+0x1974>)
 8004dde:	681a      	ldr	r2, [r3, #0]
 8004de0:	4b37      	ldr	r3, [pc, #220]	; (8004ec0 <Constant_Voltage+0x194c>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4619      	mov	r1, r3
 8004de6:	4610      	mov	r0, r2
 8004de8:	f7fb fff2 	bl	8000dd0 <__aeabi_fmul>
 8004dec:	4603      	mov	r3, r0
 8004dee:	4619      	mov	r1, r3
 8004df0:	4620      	mov	r0, r4
 8004df2:	f7fb fee5 	bl	8000bc0 <__addsf3>
 8004df6:	4603      	mov	r3, r0
 8004df8:	461c      	mov	r4, r3
 8004dfa:	4b3c      	ldr	r3, [pc, #240]	; (8004eec <Constant_Voltage+0x1978>)
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	4b32      	ldr	r3, [pc, #200]	; (8004ec8 <Constant_Voltage+0x1954>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4619      	mov	r1, r3
 8004e04:	4610      	mov	r0, r2
 8004e06:	f7fb ffe3 	bl	8000dd0 <__aeabi_fmul>
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	4619      	mov	r1, r3
 8004e0e:	4620      	mov	r0, r4
 8004e10:	f7fb fed6 	bl	8000bc0 <__addsf3>
 8004e14:	4603      	mov	r3, r0
 8004e16:	461c      	mov	r4, r3
 8004e18:	4b35      	ldr	r3, [pc, #212]	; (8004ef0 <Constant_Voltage+0x197c>)
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	4b1c      	ldr	r3, [pc, #112]	; (8004e90 <Constant_Voltage+0x191c>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4619      	mov	r1, r3
 8004e22:	4610      	mov	r0, r2
 8004e24:	f7fb ffd4 	bl	8000dd0 <__aeabi_fmul>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	4619      	mov	r1, r3
 8004e2c:	4620      	mov	r0, r4
 8004e2e:	f7fb fec7 	bl	8000bc0 <__addsf3>
 8004e32:	4603      	mov	r3, r0
 8004e34:	461a      	mov	r2, r3
 8004e36:	4b2f      	ldr	r3, [pc, #188]	; (8004ef4 <Constant_Voltage+0x1980>)
 8004e38:	601a      	str	r2, [r3, #0]

	H=r1+r2+r3+r4+r5+r6+r7+r8+r9+r10+r11+r12+r13+r14+r15+r16+ r17+ r18+ r19+ r20+ r21+ r22+ r23+ r24+r25+r26+r27+r28+r29+r30+r31+r32+r33+r34+r35+r36+r37+r38+r39+r40+r41+r42+r43+r44+r45+r46+r47+r48+r49;
 8004e3a:	4b2f      	ldr	r3, [pc, #188]	; (8004ef8 <Constant_Voltage+0x1984>)
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	4b2f      	ldr	r3, [pc, #188]	; (8004efc <Constant_Voltage+0x1988>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4619      	mov	r1, r3
 8004e44:	4610      	mov	r0, r2
 8004e46:	f7fb febb 	bl	8000bc0 <__addsf3>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	461a      	mov	r2, r3
 8004e4e:	4b2c      	ldr	r3, [pc, #176]	; (8004f00 <Constant_Voltage+0x198c>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4619      	mov	r1, r3
 8004e54:	4610      	mov	r0, r2
 8004e56:	f7fb feb3 	bl	8000bc0 <__addsf3>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	461a      	mov	r2, r3
 8004e5e:	4b29      	ldr	r3, [pc, #164]	; (8004f04 <Constant_Voltage+0x1990>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4619      	mov	r1, r3
 8004e64:	4610      	mov	r0, r2
 8004e66:	f7fb feab 	bl	8000bc0 <__addsf3>
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	461a      	mov	r2, r3
 8004e6e:	4b26      	ldr	r3, [pc, #152]	; (8004f08 <Constant_Voltage+0x1994>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4619      	mov	r1, r3
 8004e74:	4610      	mov	r0, r2
 8004e76:	f7fb fea3 	bl	8000bc0 <__addsf3>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	461a      	mov	r2, r3
 8004e7e:	4b23      	ldr	r3, [pc, #140]	; (8004f0c <Constant_Voltage+0x1998>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4619      	mov	r1, r3
 8004e84:	4610      	mov	r0, r2
 8004e86:	f7fb fe9b 	bl	8000bc0 <__addsf3>
 8004e8a:	e041      	b.n	8004f10 <Constant_Voltage+0x199c>
 8004e8c:	20000cb4 	.word	0x20000cb4
 8004e90:	20000254 	.word	0x20000254
 8004e94:	20000ef0 	.word	0x20000ef0
 8004e98:	20000030 	.word	0x20000030
 8004e9c:	200010c4 	.word	0x200010c4
 8004ea0:	20000034 	.word	0x20000034
 8004ea4:	200010ac 	.word	0x200010ac
 8004ea8:	200006e8 	.word	0x200006e8
 8004eac:	20000020 	.word	0x20000020
 8004eb0:	20000ac8 	.word	0x20000ac8
 8004eb4:	20000c88 	.word	0x20000c88
 8004eb8:	20000024 	.word	0x20000024
 8004ebc:	20001290 	.word	0x20001290
 8004ec0:	20000028 	.word	0x20000028
 8004ec4:	20000d28 	.word	0x20000d28
 8004ec8:	2000002c 	.word	0x2000002c
 8004ecc:	200006c4 	.word	0x200006c4
 8004ed0:	200006d8 	.word	0x200006d8
 8004ed4:	200012bc 	.word	0x200012bc
 8004ed8:	20001298 	.word	0x20001298
 8004edc:	20000ab8 	.word	0x20000ab8
 8004ee0:	20000914 	.word	0x20000914
 8004ee4:	20000718 	.word	0x20000718
 8004ee8:	20001288 	.word	0x20001288
 8004eec:	20000d34 	.word	0x20000d34
 8004ef0:	20000cb0 	.word	0x20000cb0
 8004ef4:	20000c9c 	.word	0x20000c9c
 8004ef8:	200012d0 	.word	0x200012d0
 8004efc:	20000f0c 	.word	0x20000f0c
 8004f00:	200006e0 	.word	0x200006e0
 8004f04:	200008e8 	.word	0x200008e8
 8004f08:	200012c0 	.word	0x200012c0
 8004f0c:	200008d4 	.word	0x200008d4
 8004f10:	4603      	mov	r3, r0
 8004f12:	461a      	mov	r2, r3
 8004f14:	4b91      	ldr	r3, [pc, #580]	; (800515c <Constant_Voltage+0x1be8>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4619      	mov	r1, r3
 8004f1a:	4610      	mov	r0, r2
 8004f1c:	f7fb fe50 	bl	8000bc0 <__addsf3>
 8004f20:	4603      	mov	r3, r0
 8004f22:	461a      	mov	r2, r3
 8004f24:	4b8e      	ldr	r3, [pc, #568]	; (8005160 <Constant_Voltage+0x1bec>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4619      	mov	r1, r3
 8004f2a:	4610      	mov	r0, r2
 8004f2c:	f7fb fe48 	bl	8000bc0 <__addsf3>
 8004f30:	4603      	mov	r3, r0
 8004f32:	461a      	mov	r2, r3
 8004f34:	4b8b      	ldr	r3, [pc, #556]	; (8005164 <Constant_Voltage+0x1bf0>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4619      	mov	r1, r3
 8004f3a:	4610      	mov	r0, r2
 8004f3c:	f7fb fe40 	bl	8000bc0 <__addsf3>
 8004f40:	4603      	mov	r3, r0
 8004f42:	461a      	mov	r2, r3
 8004f44:	4b88      	ldr	r3, [pc, #544]	; (8005168 <Constant_Voltage+0x1bf4>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4619      	mov	r1, r3
 8004f4a:	4610      	mov	r0, r2
 8004f4c:	f7fb fe38 	bl	8000bc0 <__addsf3>
 8004f50:	4603      	mov	r3, r0
 8004f52:	461a      	mov	r2, r3
 8004f54:	4b85      	ldr	r3, [pc, #532]	; (800516c <Constant_Voltage+0x1bf8>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4619      	mov	r1, r3
 8004f5a:	4610      	mov	r0, r2
 8004f5c:	f7fb fe30 	bl	8000bc0 <__addsf3>
 8004f60:	4603      	mov	r3, r0
 8004f62:	461a      	mov	r2, r3
 8004f64:	4b82      	ldr	r3, [pc, #520]	; (8005170 <Constant_Voltage+0x1bfc>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4619      	mov	r1, r3
 8004f6a:	4610      	mov	r0, r2
 8004f6c:	f7fb fe28 	bl	8000bc0 <__addsf3>
 8004f70:	4603      	mov	r3, r0
 8004f72:	461a      	mov	r2, r3
 8004f74:	4b7f      	ldr	r3, [pc, #508]	; (8005174 <Constant_Voltage+0x1c00>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4619      	mov	r1, r3
 8004f7a:	4610      	mov	r0, r2
 8004f7c:	f7fb fe20 	bl	8000bc0 <__addsf3>
 8004f80:	4603      	mov	r3, r0
 8004f82:	461a      	mov	r2, r3
 8004f84:	4b7c      	ldr	r3, [pc, #496]	; (8005178 <Constant_Voltage+0x1c04>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4619      	mov	r1, r3
 8004f8a:	4610      	mov	r0, r2
 8004f8c:	f7fb fe18 	bl	8000bc0 <__addsf3>
 8004f90:	4603      	mov	r3, r0
 8004f92:	461a      	mov	r2, r3
 8004f94:	4b79      	ldr	r3, [pc, #484]	; (800517c <Constant_Voltage+0x1c08>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4619      	mov	r1, r3
 8004f9a:	4610      	mov	r0, r2
 8004f9c:	f7fb fe10 	bl	8000bc0 <__addsf3>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	4b76      	ldr	r3, [pc, #472]	; (8005180 <Constant_Voltage+0x1c0c>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4619      	mov	r1, r3
 8004faa:	4610      	mov	r0, r2
 8004fac:	f7fb fe08 	bl	8000bc0 <__addsf3>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	461a      	mov	r2, r3
 8004fb4:	4b73      	ldr	r3, [pc, #460]	; (8005184 <Constant_Voltage+0x1c10>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4619      	mov	r1, r3
 8004fba:	4610      	mov	r0, r2
 8004fbc:	f7fb fe00 	bl	8000bc0 <__addsf3>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	461a      	mov	r2, r3
 8004fc4:	4b70      	ldr	r3, [pc, #448]	; (8005188 <Constant_Voltage+0x1c14>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4619      	mov	r1, r3
 8004fca:	4610      	mov	r0, r2
 8004fcc:	f7fb fdf8 	bl	8000bc0 <__addsf3>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	461a      	mov	r2, r3
 8004fd4:	4b6d      	ldr	r3, [pc, #436]	; (800518c <Constant_Voltage+0x1c18>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4619      	mov	r1, r3
 8004fda:	4610      	mov	r0, r2
 8004fdc:	f7fb fdf0 	bl	8000bc0 <__addsf3>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	461a      	mov	r2, r3
 8004fe4:	4b6a      	ldr	r3, [pc, #424]	; (8005190 <Constant_Voltage+0x1c1c>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4619      	mov	r1, r3
 8004fea:	4610      	mov	r0, r2
 8004fec:	f7fb fde8 	bl	8000bc0 <__addsf3>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	461a      	mov	r2, r3
 8004ff4:	4b67      	ldr	r3, [pc, #412]	; (8005194 <Constant_Voltage+0x1c20>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4619      	mov	r1, r3
 8004ffa:	4610      	mov	r0, r2
 8004ffc:	f7fb fde0 	bl	8000bc0 <__addsf3>
 8005000:	4603      	mov	r3, r0
 8005002:	461a      	mov	r2, r3
 8005004:	4b64      	ldr	r3, [pc, #400]	; (8005198 <Constant_Voltage+0x1c24>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4619      	mov	r1, r3
 800500a:	4610      	mov	r0, r2
 800500c:	f7fb fdd8 	bl	8000bc0 <__addsf3>
 8005010:	4603      	mov	r3, r0
 8005012:	461a      	mov	r2, r3
 8005014:	4b61      	ldr	r3, [pc, #388]	; (800519c <Constant_Voltage+0x1c28>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4619      	mov	r1, r3
 800501a:	4610      	mov	r0, r2
 800501c:	f7fb fdd0 	bl	8000bc0 <__addsf3>
 8005020:	4603      	mov	r3, r0
 8005022:	461a      	mov	r2, r3
 8005024:	4b5e      	ldr	r3, [pc, #376]	; (80051a0 <Constant_Voltage+0x1c2c>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4619      	mov	r1, r3
 800502a:	4610      	mov	r0, r2
 800502c:	f7fb fdc8 	bl	8000bc0 <__addsf3>
 8005030:	4603      	mov	r3, r0
 8005032:	461a      	mov	r2, r3
 8005034:	4b5b      	ldr	r3, [pc, #364]	; (80051a4 <Constant_Voltage+0x1c30>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4619      	mov	r1, r3
 800503a:	4610      	mov	r0, r2
 800503c:	f7fb fdc0 	bl	8000bc0 <__addsf3>
 8005040:	4603      	mov	r3, r0
 8005042:	461a      	mov	r2, r3
 8005044:	4b58      	ldr	r3, [pc, #352]	; (80051a8 <Constant_Voltage+0x1c34>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4619      	mov	r1, r3
 800504a:	4610      	mov	r0, r2
 800504c:	f7fb fdb8 	bl	8000bc0 <__addsf3>
 8005050:	4603      	mov	r3, r0
 8005052:	461a      	mov	r2, r3
 8005054:	4b55      	ldr	r3, [pc, #340]	; (80051ac <Constant_Voltage+0x1c38>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4619      	mov	r1, r3
 800505a:	4610      	mov	r0, r2
 800505c:	f7fb fdb0 	bl	8000bc0 <__addsf3>
 8005060:	4603      	mov	r3, r0
 8005062:	461a      	mov	r2, r3
 8005064:	4b52      	ldr	r3, [pc, #328]	; (80051b0 <Constant_Voltage+0x1c3c>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4619      	mov	r1, r3
 800506a:	4610      	mov	r0, r2
 800506c:	f7fb fda8 	bl	8000bc0 <__addsf3>
 8005070:	4603      	mov	r3, r0
 8005072:	461a      	mov	r2, r3
 8005074:	4b4f      	ldr	r3, [pc, #316]	; (80051b4 <Constant_Voltage+0x1c40>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4619      	mov	r1, r3
 800507a:	4610      	mov	r0, r2
 800507c:	f7fb fda0 	bl	8000bc0 <__addsf3>
 8005080:	4603      	mov	r3, r0
 8005082:	461a      	mov	r2, r3
 8005084:	4b4c      	ldr	r3, [pc, #304]	; (80051b8 <Constant_Voltage+0x1c44>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4619      	mov	r1, r3
 800508a:	4610      	mov	r0, r2
 800508c:	f7fb fd98 	bl	8000bc0 <__addsf3>
 8005090:	4603      	mov	r3, r0
 8005092:	461a      	mov	r2, r3
 8005094:	4b49      	ldr	r3, [pc, #292]	; (80051bc <Constant_Voltage+0x1c48>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4619      	mov	r1, r3
 800509a:	4610      	mov	r0, r2
 800509c:	f7fb fd90 	bl	8000bc0 <__addsf3>
 80050a0:	4603      	mov	r3, r0
 80050a2:	461a      	mov	r2, r3
 80050a4:	4b46      	ldr	r3, [pc, #280]	; (80051c0 <Constant_Voltage+0x1c4c>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4619      	mov	r1, r3
 80050aa:	4610      	mov	r0, r2
 80050ac:	f7fb fd88 	bl	8000bc0 <__addsf3>
 80050b0:	4603      	mov	r3, r0
 80050b2:	461a      	mov	r2, r3
 80050b4:	4b43      	ldr	r3, [pc, #268]	; (80051c4 <Constant_Voltage+0x1c50>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4619      	mov	r1, r3
 80050ba:	4610      	mov	r0, r2
 80050bc:	f7fb fd80 	bl	8000bc0 <__addsf3>
 80050c0:	4603      	mov	r3, r0
 80050c2:	461a      	mov	r2, r3
 80050c4:	4b40      	ldr	r3, [pc, #256]	; (80051c8 <Constant_Voltage+0x1c54>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4619      	mov	r1, r3
 80050ca:	4610      	mov	r0, r2
 80050cc:	f7fb fd78 	bl	8000bc0 <__addsf3>
 80050d0:	4603      	mov	r3, r0
 80050d2:	461a      	mov	r2, r3
 80050d4:	4b3d      	ldr	r3, [pc, #244]	; (80051cc <Constant_Voltage+0x1c58>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4619      	mov	r1, r3
 80050da:	4610      	mov	r0, r2
 80050dc:	f7fb fd70 	bl	8000bc0 <__addsf3>
 80050e0:	4603      	mov	r3, r0
 80050e2:	461a      	mov	r2, r3
 80050e4:	4b3a      	ldr	r3, [pc, #232]	; (80051d0 <Constant_Voltage+0x1c5c>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4619      	mov	r1, r3
 80050ea:	4610      	mov	r0, r2
 80050ec:	f7fb fd68 	bl	8000bc0 <__addsf3>
 80050f0:	4603      	mov	r3, r0
 80050f2:	461a      	mov	r2, r3
 80050f4:	4b37      	ldr	r3, [pc, #220]	; (80051d4 <Constant_Voltage+0x1c60>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4619      	mov	r1, r3
 80050fa:	4610      	mov	r0, r2
 80050fc:	f7fb fd60 	bl	8000bc0 <__addsf3>
 8005100:	4603      	mov	r3, r0
 8005102:	461a      	mov	r2, r3
 8005104:	4b34      	ldr	r3, [pc, #208]	; (80051d8 <Constant_Voltage+0x1c64>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4619      	mov	r1, r3
 800510a:	4610      	mov	r0, r2
 800510c:	f7fb fd58 	bl	8000bc0 <__addsf3>
 8005110:	4603      	mov	r3, r0
 8005112:	461a      	mov	r2, r3
 8005114:	4b31      	ldr	r3, [pc, #196]	; (80051dc <Constant_Voltage+0x1c68>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4619      	mov	r1, r3
 800511a:	4610      	mov	r0, r2
 800511c:	f7fb fd50 	bl	8000bc0 <__addsf3>
 8005120:	4603      	mov	r3, r0
 8005122:	461a      	mov	r2, r3
 8005124:	4b2e      	ldr	r3, [pc, #184]	; (80051e0 <Constant_Voltage+0x1c6c>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4619      	mov	r1, r3
 800512a:	4610      	mov	r0, r2
 800512c:	f7fb fd48 	bl	8000bc0 <__addsf3>
 8005130:	4603      	mov	r3, r0
 8005132:	461a      	mov	r2, r3
 8005134:	4b2b      	ldr	r3, [pc, #172]	; (80051e4 <Constant_Voltage+0x1c70>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4619      	mov	r1, r3
 800513a:	4610      	mov	r0, r2
 800513c:	f7fb fd40 	bl	8000bc0 <__addsf3>
 8005140:	4603      	mov	r3, r0
 8005142:	461a      	mov	r2, r3
 8005144:	4b28      	ldr	r3, [pc, #160]	; (80051e8 <Constant_Voltage+0x1c74>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4619      	mov	r1, r3
 800514a:	4610      	mov	r0, r2
 800514c:	f7fb fd38 	bl	8000bc0 <__addsf3>
 8005150:	4603      	mov	r3, r0
 8005152:	461a      	mov	r2, r3
 8005154:	4b25      	ldr	r3, [pc, #148]	; (80051ec <Constant_Voltage+0x1c78>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	e04a      	b.n	80051f0 <Constant_Voltage+0x1c7c>
 800515a:	bf00      	nop
 800515c:	20000d30 	.word	0x20000d30
 8005160:	20000c98 	.word	0x20000c98
 8005164:	20000714 	.word	0x20000714
 8005168:	20000c78 	.word	0x20000c78
 800516c:	20000f04 	.word	0x20000f04
 8005170:	200012a0 	.word	0x200012a0
 8005174:	200012d4 	.word	0x200012d4
 8005178:	2000067c 	.word	0x2000067c
 800517c:	200012a4 	.word	0x200012a4
 8005180:	20000d48 	.word	0x20000d48
 8005184:	200008c8 	.word	0x200008c8
 8005188:	20000cc8 	.word	0x20000cc8
 800518c:	2000129c 	.word	0x2000129c
 8005190:	20000c90 	.word	0x20000c90
 8005194:	200008dc 	.word	0x200008dc
 8005198:	200010cc 	.word	0x200010cc
 800519c:	200012b4 	.word	0x200012b4
 80051a0:	200012c8 	.word	0x200012c8
 80051a4:	200006b4 	.word	0x200006b4
 80051a8:	200008b8 	.word	0x200008b8
 80051ac:	20000ca8 	.word	0x20000ca8
 80051b0:	2000068c 	.word	0x2000068c
 80051b4:	200006ac 	.word	0x200006ac
 80051b8:	20000ef4 	.word	0x20000ef4
 80051bc:	200008cc 	.word	0x200008cc
 80051c0:	2000091c 	.word	0x2000091c
 80051c4:	20000cb4 	.word	0x20000cb4
 80051c8:	20000ef0 	.word	0x20000ef0
 80051cc:	200010c4 	.word	0x200010c4
 80051d0:	200006e8 	.word	0x200006e8
 80051d4:	20000ac8 	.word	0x20000ac8
 80051d8:	20000c88 	.word	0x20000c88
 80051dc:	20001290 	.word	0x20001290
 80051e0:	20000d28 	.word	0x20000d28
 80051e4:	200006c4 	.word	0x200006c4
 80051e8:	200006d8 	.word	0x200006d8
 80051ec:	20001298 	.word	0x20001298
 80051f0:	4619      	mov	r1, r3
 80051f2:	4610      	mov	r0, r2
 80051f4:	f7fb fce4 	bl	8000bc0 <__addsf3>
 80051f8:	4603      	mov	r3, r0
 80051fa:	461a      	mov	r2, r3
 80051fc:	4b76      	ldr	r3, [pc, #472]	; (80053d8 <Constant_Voltage+0x1e64>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4619      	mov	r1, r3
 8005202:	4610      	mov	r0, r2
 8005204:	f7fb fcdc 	bl	8000bc0 <__addsf3>
 8005208:	4603      	mov	r3, r0
 800520a:	461a      	mov	r2, r3
 800520c:	4b73      	ldr	r3, [pc, #460]	; (80053dc <Constant_Voltage+0x1e68>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4619      	mov	r1, r3
 8005212:	4610      	mov	r0, r2
 8005214:	f7fb fcd4 	bl	8000bc0 <__addsf3>
 8005218:	4603      	mov	r3, r0
 800521a:	461a      	mov	r2, r3
 800521c:	4b70      	ldr	r3, [pc, #448]	; (80053e0 <Constant_Voltage+0x1e6c>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4619      	mov	r1, r3
 8005222:	4610      	mov	r0, r2
 8005224:	f7fb fccc 	bl	8000bc0 <__addsf3>
 8005228:	4603      	mov	r3, r0
 800522a:	461a      	mov	r2, r3
 800522c:	4b6d      	ldr	r3, [pc, #436]	; (80053e4 <Constant_Voltage+0x1e70>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4619      	mov	r1, r3
 8005232:	4610      	mov	r0, r2
 8005234:	f7fb fcc4 	bl	8000bc0 <__addsf3>
 8005238:	4603      	mov	r3, r0
 800523a:	461a      	mov	r2, r3
 800523c:	4b6a      	ldr	r3, [pc, #424]	; (80053e8 <Constant_Voltage+0x1e74>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4619      	mov	r1, r3
 8005242:	4610      	mov	r0, r2
 8005244:	f7fb fcbc 	bl	8000bc0 <__addsf3>
 8005248:	4603      	mov	r3, r0
 800524a:	461a      	mov	r2, r3
 800524c:	4b67      	ldr	r3, [pc, #412]	; (80053ec <Constant_Voltage+0x1e78>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4619      	mov	r1, r3
 8005252:	4610      	mov	r0, r2
 8005254:	f7fb fcb4 	bl	8000bc0 <__addsf3>
 8005258:	4603      	mov	r3, r0
 800525a:	461a      	mov	r2, r3
 800525c:	4b64      	ldr	r3, [pc, #400]	; (80053f0 <Constant_Voltage+0x1e7c>)
 800525e:	601a      	str	r2, [r3, #0]

	step=(A+B+C+D+E+F+G)/H;
 8005260:	4b64      	ldr	r3, [pc, #400]	; (80053f4 <Constant_Voltage+0x1e80>)
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	4b64      	ldr	r3, [pc, #400]	; (80053f8 <Constant_Voltage+0x1e84>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4619      	mov	r1, r3
 800526a:	4610      	mov	r0, r2
 800526c:	f7fb fca8 	bl	8000bc0 <__addsf3>
 8005270:	4603      	mov	r3, r0
 8005272:	461a      	mov	r2, r3
 8005274:	4b61      	ldr	r3, [pc, #388]	; (80053fc <Constant_Voltage+0x1e88>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4619      	mov	r1, r3
 800527a:	4610      	mov	r0, r2
 800527c:	f7fb fca0 	bl	8000bc0 <__addsf3>
 8005280:	4603      	mov	r3, r0
 8005282:	461a      	mov	r2, r3
 8005284:	4b5e      	ldr	r3, [pc, #376]	; (8005400 <Constant_Voltage+0x1e8c>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4619      	mov	r1, r3
 800528a:	4610      	mov	r0, r2
 800528c:	f7fb fc98 	bl	8000bc0 <__addsf3>
 8005290:	4603      	mov	r3, r0
 8005292:	461a      	mov	r2, r3
 8005294:	4b5b      	ldr	r3, [pc, #364]	; (8005404 <Constant_Voltage+0x1e90>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4619      	mov	r1, r3
 800529a:	4610      	mov	r0, r2
 800529c:	f7fb fc90 	bl	8000bc0 <__addsf3>
 80052a0:	4603      	mov	r3, r0
 80052a2:	461a      	mov	r2, r3
 80052a4:	4b58      	ldr	r3, [pc, #352]	; (8005408 <Constant_Voltage+0x1e94>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4619      	mov	r1, r3
 80052aa:	4610      	mov	r0, r2
 80052ac:	f7fb fc88 	bl	8000bc0 <__addsf3>
 80052b0:	4603      	mov	r3, r0
 80052b2:	461a      	mov	r2, r3
 80052b4:	4b55      	ldr	r3, [pc, #340]	; (800540c <Constant_Voltage+0x1e98>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4619      	mov	r1, r3
 80052ba:	4610      	mov	r0, r2
 80052bc:	f7fb fc80 	bl	8000bc0 <__addsf3>
 80052c0:	4603      	mov	r3, r0
 80052c2:	461a      	mov	r2, r3
 80052c4:	4b4a      	ldr	r3, [pc, #296]	; (80053f0 <Constant_Voltage+0x1e7c>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4619      	mov	r1, r3
 80052ca:	4610      	mov	r0, r2
 80052cc:	f7fb fe34 	bl	8000f38 <__aeabi_fdiv>
 80052d0:	4603      	mov	r3, r0
 80052d2:	461a      	mov	r2, r3
 80052d4:	4b4e      	ldr	r3, [pc, #312]	; (8005410 <Constant_Voltage+0x1e9c>)
 80052d6:	601a      	str	r2, [r3, #0]

	dc=dc+step;
 80052d8:	4b4e      	ldr	r3, [pc, #312]	; (8005414 <Constant_Voltage+0x1ea0>)
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	4b4c      	ldr	r3, [pc, #304]	; (8005410 <Constant_Voltage+0x1e9c>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4619      	mov	r1, r3
 80052e2:	4610      	mov	r0, r2
 80052e4:	f7fb fc6c 	bl	8000bc0 <__addsf3>
 80052e8:	4603      	mov	r3, r0
 80052ea:	461a      	mov	r2, r3
 80052ec:	4b49      	ldr	r3, [pc, #292]	; (8005414 <Constant_Voltage+0x1ea0>)
 80052ee:	601a      	str	r2, [r3, #0]

	if(dc>=85)	dc=85;
 80052f0:	4b48      	ldr	r3, [pc, #288]	; (8005414 <Constant_Voltage+0x1ea0>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4948      	ldr	r1, [pc, #288]	; (8005418 <Constant_Voltage+0x1ea4>)
 80052f6:	4618      	mov	r0, r3
 80052f8:	f7fb ff1c 	bl	8001134 <__aeabi_fcmpge>
 80052fc:	4603      	mov	r3, r0
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d002      	beq.n	8005308 <Constant_Voltage+0x1d94>
 8005302:	4b44      	ldr	r3, [pc, #272]	; (8005414 <Constant_Voltage+0x1ea0>)
 8005304:	4a44      	ldr	r2, [pc, #272]	; (8005418 <Constant_Voltage+0x1ea4>)
 8005306:	601a      	str	r2, [r3, #0]
	if(dc<=0)	dc=0;
 8005308:	4b42      	ldr	r3, [pc, #264]	; (8005414 <Constant_Voltage+0x1ea0>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f04f 0100 	mov.w	r1, #0
 8005310:	4618      	mov	r0, r3
 8005312:	f7fb ff05 	bl	8001120 <__aeabi_fcmple>
 8005316:	4603      	mov	r3, r0
 8005318:	2b00      	cmp	r3, #0
 800531a:	d003      	beq.n	8005324 <Constant_Voltage+0x1db0>
 800531c:	4b3d      	ldr	r3, [pc, #244]	; (8005414 <Constant_Voltage+0x1ea0>)
 800531e:	f04f 0200 	mov.w	r2, #0
 8005322:	601a      	str	r2, [r3, #0]

	duty = dc/100;
 8005324:	4b3b      	ldr	r3, [pc, #236]	; (8005414 <Constant_Voltage+0x1ea0>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	493c      	ldr	r1, [pc, #240]	; (800541c <Constant_Voltage+0x1ea8>)
 800532a:	4618      	mov	r0, r3
 800532c:	f7fb fe04 	bl	8000f38 <__aeabi_fdiv>
 8005330:	4603      	mov	r3, r0
 8005332:	461a      	mov	r2, r3
 8005334:	4b3a      	ldr	r3, [pc, #232]	; (8005420 <Constant_Voltage+0x1eac>)
 8005336:	601a      	str	r2, [r3, #0]
//		  	while(p>0)
//		  		p--;
//		  HAL_GPIO_WritePin(GPIOC, Buzzer_Pin,0);
//	}

	if(	flag_trip_overvoltage == 1		||
 8005338:	4b3a      	ldr	r3, [pc, #232]	; (8005424 <Constant_Voltage+0x1eb0>)
 800533a:	781b      	ldrb	r3, [r3, #0]
 800533c:	2b01      	cmp	r3, #1
 800533e:	d02f      	beq.n	80053a0 <Constant_Voltage+0x1e2c>
		flag_trip_overtemperature == 1	||
 8005340:	4b39      	ldr	r3, [pc, #228]	; (8005428 <Constant_Voltage+0x1eb4>)
 8005342:	781b      	ldrb	r3, [r3, #0]
	if(	flag_trip_overvoltage == 1		||
 8005344:	2b01      	cmp	r3, #1
 8005346:	d02b      	beq.n	80053a0 <Constant_Voltage+0x1e2c>
		flag_trip_undertemperature == 1	||
 8005348:	4b38      	ldr	r3, [pc, #224]	; (800542c <Constant_Voltage+0x1eb8>)
 800534a:	781b      	ldrb	r3, [r3, #0]
		flag_trip_overtemperature == 1	||
 800534c:	2b01      	cmp	r3, #1
 800534e:	d027      	beq.n	80053a0 <Constant_Voltage+0x1e2c>
		flag_trip_overcurrentcharge == 1||
 8005350:	4b37      	ldr	r3, [pc, #220]	; (8005430 <Constant_Voltage+0x1ebc>)
 8005352:	781b      	ldrb	r3, [r3, #0]
		flag_trip_undertemperature == 1	||
 8005354:	2b01      	cmp	r3, #1
 8005356:	d023      	beq.n	80053a0 <Constant_Voltage+0x1e2c>
		flag_trip_SOCOverCharge == 1	||
 8005358:	4b36      	ldr	r3, [pc, #216]	; (8005434 <Constant_Voltage+0x1ec0>)
 800535a:	781b      	ldrb	r3, [r3, #0]
		flag_trip_overcurrentcharge == 1||
 800535c:	2b01      	cmp	r3, #1
 800535e:	d01f      	beq.n	80053a0 <Constant_Voltage+0x1e2c>
		flag_trip_shortcircuit == 1		||
 8005360:	4b35      	ldr	r3, [pc, #212]	; (8005438 <Constant_Voltage+0x1ec4>)
 8005362:	781b      	ldrb	r3, [r3, #0]
		flag_trip_SOCOverCharge == 1	||
 8005364:	2b01      	cmp	r3, #1
 8005366:	d01b      	beq.n	80053a0 <Constant_Voltage+0x1e2c>
		flag_trip_systemfailure == 1	||
 8005368:	4b34      	ldr	r3, [pc, #208]	; (800543c <Constant_Voltage+0x1ec8>)
 800536a:	781b      	ldrb	r3, [r3, #0]
		flag_trip_shortcircuit == 1		||
 800536c:	2b01      	cmp	r3, #1
 800536e:	d017      	beq.n	80053a0 <Constant_Voltage+0x1e2c>
		Flag_ChargerShortCircuit == 1	||
 8005370:	4b33      	ldr	r3, [pc, #204]	; (8005440 <Constant_Voltage+0x1ecc>)
 8005372:	781b      	ldrb	r3, [r3, #0]
		flag_trip_systemfailure == 1	||
 8005374:	2b01      	cmp	r3, #1
 8005376:	d013      	beq.n	80053a0 <Constant_Voltage+0x1e2c>
		Flag_ChargerOverCurrent == 1	||
 8005378:	4b32      	ldr	r3, [pc, #200]	; (8005444 <Constant_Voltage+0x1ed0>)
 800537a:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerShortCircuit == 1	||
 800537c:	2b01      	cmp	r3, #1
 800537e:	d00f      	beq.n	80053a0 <Constant_Voltage+0x1e2c>
		Flag_ChargerOverTemperature == 1||
 8005380:	4b31      	ldr	r3, [pc, #196]	; (8005448 <Constant_Voltage+0x1ed4>)
 8005382:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerOverCurrent == 1	||
 8005384:	2b01      	cmp	r3, #1
 8005386:	d00b      	beq.n	80053a0 <Constant_Voltage+0x1e2c>
		Flag_ChargerOverVoltage == 1	||
 8005388:	4b30      	ldr	r3, [pc, #192]	; (800544c <Constant_Voltage+0x1ed8>)
 800538a:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerOverTemperature == 1||
 800538c:	2b01      	cmp	r3, #1
 800538e:	d007      	beq.n	80053a0 <Constant_Voltage+0x1e2c>
		Flag_MiniPC_LostCommunication==1||
 8005390:	4b2f      	ldr	r3, [pc, #188]	; (8005450 <Constant_Voltage+0x1edc>)
 8005392:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerOverVoltage == 1	||
 8005394:	2b01      	cmp	r3, #1
 8005396:	d003      	beq.n	80053a0 <Constant_Voltage+0x1e2c>
		Flag_BMS_LostCommunication == 1  )
 8005398:	4b2e      	ldr	r3, [pc, #184]	; (8005454 <Constant_Voltage+0x1ee0>)
 800539a:	781b      	ldrb	r3, [r3, #0]
		Flag_MiniPC_LostCommunication==1||
 800539c:	2b01      	cmp	r3, #1
 800539e:	d106      	bne.n	80053ae <Constant_Voltage+0x1e3a>
		{
			duty=0;
 80053a0:	4b1f      	ldr	r3, [pc, #124]	; (8005420 <Constant_Voltage+0x1eac>)
 80053a2:	f04f 0200 	mov.w	r2, #0
 80053a6:	601a      	str	r2, [r3, #0]
			Charger_Mode = 2;
 80053a8:	4b2b      	ldr	r3, [pc, #172]	; (8005458 <Constant_Voltage+0x1ee4>)
 80053aa:	2202      	movs	r2, #2
 80053ac:	701a      	strb	r2, [r3, #0]
		}
	TIM1->CCR1=duty*TIM1->ARR;
 80053ae:	4b2b      	ldr	r3, [pc, #172]	; (800545c <Constant_Voltage+0x1ee8>)
 80053b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053b2:	4618      	mov	r0, r3
 80053b4:	f7fb fcb4 	bl	8000d20 <__aeabi_ui2f>
 80053b8:	4602      	mov	r2, r0
 80053ba:	4b19      	ldr	r3, [pc, #100]	; (8005420 <Constant_Voltage+0x1eac>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4619      	mov	r1, r3
 80053c0:	4610      	mov	r0, r2
 80053c2:	f7fb fd05 	bl	8000dd0 <__aeabi_fmul>
 80053c6:	4603      	mov	r3, r0
 80053c8:	4c24      	ldr	r4, [pc, #144]	; (800545c <Constant_Voltage+0x1ee8>)
 80053ca:	4618      	mov	r0, r3
 80053cc:	f7fb fec6 	bl	800115c <__aeabi_f2uiz>
 80053d0:	4603      	mov	r3, r0
 80053d2:	6363      	str	r3, [r4, #52]	; 0x34
}
 80053d4:	bf00      	nop
 80053d6:	bd98      	pop	{r3, r4, r7, pc}
 80053d8:	20000ab8 	.word	0x20000ab8
 80053dc:	20000914 	.word	0x20000914
 80053e0:	20000718 	.word	0x20000718
 80053e4:	20001288 	.word	0x20001288
 80053e8:	20000d34 	.word	0x20000d34
 80053ec:	20000cb0 	.word	0x20000cb0
 80053f0:	20000d24 	.word	0x20000d24
 80053f4:	2000070c 	.word	0x2000070c
 80053f8:	20000ab0 	.word	0x20000ab0
 80053fc:	20000ad0 	.word	0x20000ad0
 8005400:	20000678 	.word	0x20000678
 8005404:	200010ac 	.word	0x200010ac
 8005408:	200012bc 	.word	0x200012bc
 800540c:	20000c9c 	.word	0x20000c9c
 8005410:	200010a4 	.word	0x200010a4
 8005414:	200006c0 	.word	0x200006c0
 8005418:	42aa0000 	.word	0x42aa0000
 800541c:	42c80000 	.word	0x42c80000
 8005420:	20001270 	.word	0x20001270
 8005424:	200012a8 	.word	0x200012a8
 8005428:	200008b0 	.word	0x200008b0
 800542c:	20000ac4 	.word	0x20000ac4
 8005430:	20000d38 	.word	0x20000d38
 8005434:	20000695 	.word	0x20000695
 8005438:	200006b0 	.word	0x200006b0
 800543c:	200006dc 	.word	0x200006dc
 8005440:	200008ec 	.word	0x200008ec
 8005444:	200008d0 	.word	0x200008d0
 8005448:	200006fb 	.word	0x200006fb
 800544c:	200008f8 	.word	0x200008f8
 8005450:	2000126c 	.word	0x2000126c
 8005454:	200006d6 	.word	0x200006d6
 8005458:	2000071c 	.word	0x2000071c
 800545c:	40010000 	.word	0x40010000

08005460 <EEPROM_isDeviceReady>:
 *      Author: faiz
 */
#include "EEPROM.h"

void EEPROM_isDeviceReady(uint16_t addr)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b082      	sub	sp, #8
 8005464:	af00      	add	r7, sp, #0
 8005466:	4603      	mov	r3, r0
 8005468:	80fb      	strh	r3, [r7, #6]
	if (HAL_I2C_IsDeviceReady(&hi2c1, addr, 3, 100)!=HAL_OK){
 800546a:	88f9      	ldrh	r1, [r7, #6]
 800546c:	2364      	movs	r3, #100	; 0x64
 800546e:	2203      	movs	r2, #3
 8005470:	4808      	ldr	r0, [pc, #32]	; (8005494 <EEPROM_isDeviceReady+0x34>)
 8005472:	f005 fed1 	bl	800b218 <HAL_I2C_IsDeviceReady>
 8005476:	4603      	mov	r3, r0
 8005478:	2b00      	cmp	r3, #0
 800547a:	d007      	beq.n	800548c <EEPROM_isDeviceReady+0x2c>
		while(1){
			HAL_GPIO_TogglePin(GPIOC, Led3_Pin);
 800547c:	2140      	movs	r1, #64	; 0x40
 800547e:	4806      	ldr	r0, [pc, #24]	; (8005498 <EEPROM_isDeviceReady+0x38>)
 8005480:	f005 fb80 	bl	800ab84 <HAL_GPIO_TogglePin>
			HAL_Delay(100);
 8005484:	2064      	movs	r0, #100	; 0x64
 8005486:	f003 faab 	bl	80089e0 <HAL_Delay>
			HAL_GPIO_TogglePin(GPIOC, Led3_Pin);
 800548a:	e7f7      	b.n	800547c <EEPROM_isDeviceReady+0x1c>
		}
	}
}
 800548c:	bf00      	nop
 800548e:	3708      	adds	r7, #8
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}
 8005494:	200013c4 	.word	0x200013c4
 8005498:	40020800 	.word	0x40020800

0800549c <EEPROM_WriteData>:

void EEPROM_WriteData(uint16_t addr, uint8_t data)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b086      	sub	sp, #24
 80054a0:	af04      	add	r7, sp, #16
 80054a2:	4603      	mov	r3, r0
 80054a4:	460a      	mov	r2, r1
 80054a6:	80fb      	strh	r3, [r7, #6]
 80054a8:	4613      	mov	r3, r2
 80054aa:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(&hi2c1,EEPROM_ADDRESS,addr,64,&data,1,10);
 80054ac:	88fa      	ldrh	r2, [r7, #6]
 80054ae:	230a      	movs	r3, #10
 80054b0:	9302      	str	r3, [sp, #8]
 80054b2:	2301      	movs	r3, #1
 80054b4:	9301      	str	r3, [sp, #4]
 80054b6:	1d7b      	adds	r3, r7, #5
 80054b8:	9300      	str	r3, [sp, #0]
 80054ba:	2340      	movs	r3, #64	; 0x40
 80054bc:	21a0      	movs	r1, #160	; 0xa0
 80054be:	4805      	ldr	r0, [pc, #20]	; (80054d4 <EEPROM_WriteData+0x38>)
 80054c0:	f005 fdb0 	bl	800b024 <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 80054c4:	2064      	movs	r0, #100	; 0x64
 80054c6:	f003 fa8b 	bl	80089e0 <HAL_Delay>
}
 80054ca:	bf00      	nop
 80054cc:	3708      	adds	r7, #8
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}
 80054d2:	bf00      	nop
 80054d4:	200013c4 	.word	0x200013c4

080054d8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b084      	sub	sp, #16
 80054dc:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80054de:	463b      	mov	r3, r7
 80054e0:	2200      	movs	r2, #0
 80054e2:	601a      	str	r2, [r3, #0]
 80054e4:	605a      	str	r2, [r3, #4]
 80054e6:	609a      	str	r2, [r3, #8]
 80054e8:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80054ea:	4b52      	ldr	r3, [pc, #328]	; (8005634 <MX_ADC1_Init+0x15c>)
 80054ec:	4a52      	ldr	r2, [pc, #328]	; (8005638 <MX_ADC1_Init+0x160>)
 80054ee:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80054f0:	4b50      	ldr	r3, [pc, #320]	; (8005634 <MX_ADC1_Init+0x15c>)
 80054f2:	2200      	movs	r2, #0
 80054f4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80054f6:	4b4f      	ldr	r3, [pc, #316]	; (8005634 <MX_ADC1_Init+0x15c>)
 80054f8:	2200      	movs	r2, #0
 80054fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80054fc:	4b4d      	ldr	r3, [pc, #308]	; (8005634 <MX_ADC1_Init+0x15c>)
 80054fe:	2201      	movs	r2, #1
 8005500:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8005502:	4b4c      	ldr	r3, [pc, #304]	; (8005634 <MX_ADC1_Init+0x15c>)
 8005504:	2201      	movs	r2, #1
 8005506:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005508:	4b4a      	ldr	r3, [pc, #296]	; (8005634 <MX_ADC1_Init+0x15c>)
 800550a:	2200      	movs	r2, #0
 800550c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005510:	4b48      	ldr	r3, [pc, #288]	; (8005634 <MX_ADC1_Init+0x15c>)
 8005512:	2200      	movs	r2, #0
 8005514:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005516:	4b47      	ldr	r3, [pc, #284]	; (8005634 <MX_ADC1_Init+0x15c>)
 8005518:	4a48      	ldr	r2, [pc, #288]	; (800563c <MX_ADC1_Init+0x164>)
 800551a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800551c:	4b45      	ldr	r3, [pc, #276]	; (8005634 <MX_ADC1_Init+0x15c>)
 800551e:	2200      	movs	r2, #0
 8005520:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 8005522:	4b44      	ldr	r3, [pc, #272]	; (8005634 <MX_ADC1_Init+0x15c>)
 8005524:	2208      	movs	r2, #8
 8005526:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8005528:	4b42      	ldr	r3, [pc, #264]	; (8005634 <MX_ADC1_Init+0x15c>)
 800552a:	2201      	movs	r2, #1
 800552c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005530:	4b40      	ldr	r3, [pc, #256]	; (8005634 <MX_ADC1_Init+0x15c>)
 8005532:	2201      	movs	r2, #1
 8005534:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005536:	483f      	ldr	r0, [pc, #252]	; (8005634 <MX_ADC1_Init+0x15c>)
 8005538:	f003 fa74 	bl	8008a24 <HAL_ADC_Init>
 800553c:	4603      	mov	r3, r0
 800553e:	2b00      	cmp	r3, #0
 8005540:	d001      	beq.n	8005546 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8005542:	f001 fa67 	bl	8006a14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8005546:	2301      	movs	r3, #1
 8005548:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800554a:	2301      	movs	r3, #1
 800554c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 800554e:	2306      	movs	r3, #6
 8005550:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005552:	463b      	mov	r3, r7
 8005554:	4619      	mov	r1, r3
 8005556:	4837      	ldr	r0, [pc, #220]	; (8005634 <MX_ADC1_Init+0x15c>)
 8005558:	f003 fb98 	bl	8008c8c <HAL_ADC_ConfigChannel>
 800555c:	4603      	mov	r3, r0
 800555e:	2b00      	cmp	r3, #0
 8005560:	d001      	beq.n	8005566 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8005562:	f001 fa57 	bl	8006a14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8005566:	2302      	movs	r3, #2
 8005568:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800556a:	2302      	movs	r3, #2
 800556c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800556e:	463b      	mov	r3, r7
 8005570:	4619      	mov	r1, r3
 8005572:	4830      	ldr	r0, [pc, #192]	; (8005634 <MX_ADC1_Init+0x15c>)
 8005574:	f003 fb8a 	bl	8008c8c <HAL_ADC_ConfigChannel>
 8005578:	4603      	mov	r3, r0
 800557a:	2b00      	cmp	r3, #0
 800557c:	d001      	beq.n	8005582 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 800557e:	f001 fa49 	bl	8006a14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8005582:	2303      	movs	r3, #3
 8005584:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8005586:	2303      	movs	r3, #3
 8005588:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800558a:	463b      	mov	r3, r7
 800558c:	4619      	mov	r1, r3
 800558e:	4829      	ldr	r0, [pc, #164]	; (8005634 <MX_ADC1_Init+0x15c>)
 8005590:	f003 fb7c 	bl	8008c8c <HAL_ADC_ConfigChannel>
 8005594:	4603      	mov	r3, r0
 8005596:	2b00      	cmp	r3, #0
 8005598:	d001      	beq.n	800559e <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 800559a:	f001 fa3b 	bl	8006a14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800559e:	230e      	movs	r3, #14
 80055a0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80055a2:	2304      	movs	r3, #4
 80055a4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80055a6:	463b      	mov	r3, r7
 80055a8:	4619      	mov	r1, r3
 80055aa:	4822      	ldr	r0, [pc, #136]	; (8005634 <MX_ADC1_Init+0x15c>)
 80055ac:	f003 fb6e 	bl	8008c8c <HAL_ADC_ConfigChannel>
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d001      	beq.n	80055ba <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 80055b6:	f001 fa2d 	bl	8006a14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80055ba:	230f      	movs	r3, #15
 80055bc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80055be:	2305      	movs	r3, #5
 80055c0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80055c2:	463b      	mov	r3, r7
 80055c4:	4619      	mov	r1, r3
 80055c6:	481b      	ldr	r0, [pc, #108]	; (8005634 <MX_ADC1_Init+0x15c>)
 80055c8:	f003 fb60 	bl	8008c8c <HAL_ADC_ConfigChannel>
 80055cc:	4603      	mov	r3, r0
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d001      	beq.n	80055d6 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 80055d2:	f001 fa1f 	bl	8006a14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80055d6:	230b      	movs	r3, #11
 80055d8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 80055da:	2306      	movs	r3, #6
 80055dc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80055de:	463b      	mov	r3, r7
 80055e0:	4619      	mov	r1, r3
 80055e2:	4814      	ldr	r0, [pc, #80]	; (8005634 <MX_ADC1_Init+0x15c>)
 80055e4:	f003 fb52 	bl	8008c8c <HAL_ADC_ConfigChannel>
 80055e8:	4603      	mov	r3, r0
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d001      	beq.n	80055f2 <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 80055ee:	f001 fa11 	bl	8006a14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80055f2:	230c      	movs	r3, #12
 80055f4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 80055f6:	2307      	movs	r3, #7
 80055f8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80055fa:	463b      	mov	r3, r7
 80055fc:	4619      	mov	r1, r3
 80055fe:	480d      	ldr	r0, [pc, #52]	; (8005634 <MX_ADC1_Init+0x15c>)
 8005600:	f003 fb44 	bl	8008c8c <HAL_ADC_ConfigChannel>
 8005604:	4603      	mov	r3, r0
 8005606:	2b00      	cmp	r3, #0
 8005608:	d001      	beq.n	800560e <MX_ADC1_Init+0x136>
  {
    Error_Handler();
 800560a:	f001 fa03 	bl	8006a14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800560e:	2308      	movs	r3, #8
 8005610:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8005612:	2308      	movs	r3, #8
 8005614:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005616:	463b      	mov	r3, r7
 8005618:	4619      	mov	r1, r3
 800561a:	4806      	ldr	r0, [pc, #24]	; (8005634 <MX_ADC1_Init+0x15c>)
 800561c:	f003 fb36 	bl	8008c8c <HAL_ADC_ConfigChannel>
 8005620:	4603      	mov	r3, r0
 8005622:	2b00      	cmp	r3, #0
 8005624:	d001      	beq.n	800562a <MX_ADC1_Init+0x152>
  {
    Error_Handler();
 8005626:	f001 f9f5 	bl	8006a14 <Error_Handler>
  }

}
 800562a:	bf00      	nop
 800562c:	3710      	adds	r7, #16
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}
 8005632:	bf00      	nop
 8005634:	200012dc 	.word	0x200012dc
 8005638:	40012000 	.word	0x40012000
 800563c:	0f000001 	.word	0x0f000001

08005640 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b08c      	sub	sp, #48	; 0x30
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005648:	f107 031c 	add.w	r3, r7, #28
 800564c:	2200      	movs	r2, #0
 800564e:	601a      	str	r2, [r3, #0]
 8005650:	605a      	str	r2, [r3, #4]
 8005652:	609a      	str	r2, [r3, #8]
 8005654:	60da      	str	r2, [r3, #12]
 8005656:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a4a      	ldr	r2, [pc, #296]	; (8005788 <HAL_ADC_MspInit+0x148>)
 800565e:	4293      	cmp	r3, r2
 8005660:	f040 808d 	bne.w	800577e <HAL_ADC_MspInit+0x13e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005664:	2300      	movs	r3, #0
 8005666:	61bb      	str	r3, [r7, #24]
 8005668:	4b48      	ldr	r3, [pc, #288]	; (800578c <HAL_ADC_MspInit+0x14c>)
 800566a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800566c:	4a47      	ldr	r2, [pc, #284]	; (800578c <HAL_ADC_MspInit+0x14c>)
 800566e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005672:	6453      	str	r3, [r2, #68]	; 0x44
 8005674:	4b45      	ldr	r3, [pc, #276]	; (800578c <HAL_ADC_MspInit+0x14c>)
 8005676:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005678:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800567c:	61bb      	str	r3, [r7, #24]
 800567e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005680:	2300      	movs	r3, #0
 8005682:	617b      	str	r3, [r7, #20]
 8005684:	4b41      	ldr	r3, [pc, #260]	; (800578c <HAL_ADC_MspInit+0x14c>)
 8005686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005688:	4a40      	ldr	r2, [pc, #256]	; (800578c <HAL_ADC_MspInit+0x14c>)
 800568a:	f043 0304 	orr.w	r3, r3, #4
 800568e:	6313      	str	r3, [r2, #48]	; 0x30
 8005690:	4b3e      	ldr	r3, [pc, #248]	; (800578c <HAL_ADC_MspInit+0x14c>)
 8005692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005694:	f003 0304 	and.w	r3, r3, #4
 8005698:	617b      	str	r3, [r7, #20]
 800569a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800569c:	2300      	movs	r3, #0
 800569e:	613b      	str	r3, [r7, #16]
 80056a0:	4b3a      	ldr	r3, [pc, #232]	; (800578c <HAL_ADC_MspInit+0x14c>)
 80056a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056a4:	4a39      	ldr	r2, [pc, #228]	; (800578c <HAL_ADC_MspInit+0x14c>)
 80056a6:	f043 0301 	orr.w	r3, r3, #1
 80056aa:	6313      	str	r3, [r2, #48]	; 0x30
 80056ac:	4b37      	ldr	r3, [pc, #220]	; (800578c <HAL_ADC_MspInit+0x14c>)
 80056ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056b0:	f003 0301 	and.w	r3, r3, #1
 80056b4:	613b      	str	r3, [r7, #16]
 80056b6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80056b8:	2300      	movs	r3, #0
 80056ba:	60fb      	str	r3, [r7, #12]
 80056bc:	4b33      	ldr	r3, [pc, #204]	; (800578c <HAL_ADC_MspInit+0x14c>)
 80056be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056c0:	4a32      	ldr	r2, [pc, #200]	; (800578c <HAL_ADC_MspInit+0x14c>)
 80056c2:	f043 0302 	orr.w	r3, r3, #2
 80056c6:	6313      	str	r3, [r2, #48]	; 0x30
 80056c8:	4b30      	ldr	r3, [pc, #192]	; (800578c <HAL_ADC_MspInit+0x14c>)
 80056ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056cc:	f003 0302 	and.w	r3, r3, #2
 80056d0:	60fb      	str	r3, [r7, #12]
 80056d2:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN3
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5;
 80056d4:	2336      	movs	r3, #54	; 0x36
 80056d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80056d8:	2303      	movs	r3, #3
 80056da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056dc:	2300      	movs	r3, #0
 80056de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80056e0:	f107 031c 	add.w	r3, r7, #28
 80056e4:	4619      	mov	r1, r3
 80056e6:	482a      	ldr	r0, [pc, #168]	; (8005790 <HAL_ADC_MspInit+0x150>)
 80056e8:	f005 f896 	bl	800a818 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80056ec:	230e      	movs	r3, #14
 80056ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80056f0:	2303      	movs	r3, #3
 80056f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056f4:	2300      	movs	r3, #0
 80056f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056f8:	f107 031c 	add.w	r3, r7, #28
 80056fc:	4619      	mov	r1, r3
 80056fe:	4825      	ldr	r0, [pc, #148]	; (8005794 <HAL_ADC_MspInit+0x154>)
 8005700:	f005 f88a 	bl	800a818 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005704:	2301      	movs	r3, #1
 8005706:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005708:	2303      	movs	r3, #3
 800570a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800570c:	2300      	movs	r3, #0
 800570e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005710:	f107 031c 	add.w	r3, r7, #28
 8005714:	4619      	mov	r1, r3
 8005716:	4820      	ldr	r0, [pc, #128]	; (8005798 <HAL_ADC_MspInit+0x158>)
 8005718:	f005 f87e 	bl	800a818 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800571c:	4b1f      	ldr	r3, [pc, #124]	; (800579c <HAL_ADC_MspInit+0x15c>)
 800571e:	4a20      	ldr	r2, [pc, #128]	; (80057a0 <HAL_ADC_MspInit+0x160>)
 8005720:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8005722:	4b1e      	ldr	r3, [pc, #120]	; (800579c <HAL_ADC_MspInit+0x15c>)
 8005724:	2200      	movs	r2, #0
 8005726:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005728:	4b1c      	ldr	r3, [pc, #112]	; (800579c <HAL_ADC_MspInit+0x15c>)
 800572a:	2200      	movs	r2, #0
 800572c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800572e:	4b1b      	ldr	r3, [pc, #108]	; (800579c <HAL_ADC_MspInit+0x15c>)
 8005730:	2200      	movs	r2, #0
 8005732:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8005734:	4b19      	ldr	r3, [pc, #100]	; (800579c <HAL_ADC_MspInit+0x15c>)
 8005736:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800573a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800573c:	4b17      	ldr	r3, [pc, #92]	; (800579c <HAL_ADC_MspInit+0x15c>)
 800573e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005742:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005744:	4b15      	ldr	r3, [pc, #84]	; (800579c <HAL_ADC_MspInit+0x15c>)
 8005746:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800574a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800574c:	4b13      	ldr	r3, [pc, #76]	; (800579c <HAL_ADC_MspInit+0x15c>)
 800574e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005752:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8005754:	4b11      	ldr	r3, [pc, #68]	; (800579c <HAL_ADC_MspInit+0x15c>)
 8005756:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800575a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800575c:	4b0f      	ldr	r3, [pc, #60]	; (800579c <HAL_ADC_MspInit+0x15c>)
 800575e:	2200      	movs	r2, #0
 8005760:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005762:	480e      	ldr	r0, [pc, #56]	; (800579c <HAL_ADC_MspInit+0x15c>)
 8005764:	f004 fcca 	bl	800a0fc <HAL_DMA_Init>
 8005768:	4603      	mov	r3, r0
 800576a:	2b00      	cmp	r3, #0
 800576c:	d001      	beq.n	8005772 <HAL_ADC_MspInit+0x132>
    {
      Error_Handler();
 800576e:	f001 f951 	bl	8006a14 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	4a09      	ldr	r2, [pc, #36]	; (800579c <HAL_ADC_MspInit+0x15c>)
 8005776:	639a      	str	r2, [r3, #56]	; 0x38
 8005778:	4a08      	ldr	r2, [pc, #32]	; (800579c <HAL_ADC_MspInit+0x15c>)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800577e:	bf00      	nop
 8005780:	3730      	adds	r7, #48	; 0x30
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}
 8005786:	bf00      	nop
 8005788:	40012000 	.word	0x40012000
 800578c:	40023800 	.word	0x40023800
 8005790:	40020800 	.word	0x40020800
 8005794:	40020000 	.word	0x40020000
 8005798:	40020400 	.word	0x40020400
 800579c:	20001324 	.word	0x20001324
 80057a0:	40026410 	.word	0x40026410

080057a4 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 80057a8:	4b17      	ldr	r3, [pc, #92]	; (8005808 <MX_CAN1_Init+0x64>)
 80057aa:	4a18      	ldr	r2, [pc, #96]	; (800580c <MX_CAN1_Init+0x68>)
 80057ac:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 4;
 80057ae:	4b16      	ldr	r3, [pc, #88]	; (8005808 <MX_CAN1_Init+0x64>)
 80057b0:	2204      	movs	r2, #4
 80057b2:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80057b4:	4b14      	ldr	r3, [pc, #80]	; (8005808 <MX_CAN1_Init+0x64>)
 80057b6:	2200      	movs	r2, #0
 80057b8:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80057ba:	4b13      	ldr	r3, [pc, #76]	; (8005808 <MX_CAN1_Init+0x64>)
 80057bc:	2200      	movs	r2, #0
 80057be:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_12TQ;
 80057c0:	4b11      	ldr	r3, [pc, #68]	; (8005808 <MX_CAN1_Init+0x64>)
 80057c2:	f44f 2230 	mov.w	r2, #720896	; 0xb0000
 80057c6:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80057c8:	4b0f      	ldr	r3, [pc, #60]	; (8005808 <MX_CAN1_Init+0x64>)
 80057ca:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80057ce:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80057d0:	4b0d      	ldr	r3, [pc, #52]	; (8005808 <MX_CAN1_Init+0x64>)
 80057d2:	2200      	movs	r2, #0
 80057d4:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80057d6:	4b0c      	ldr	r3, [pc, #48]	; (8005808 <MX_CAN1_Init+0x64>)
 80057d8:	2200      	movs	r2, #0
 80057da:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80057dc:	4b0a      	ldr	r3, [pc, #40]	; (8005808 <MX_CAN1_Init+0x64>)
 80057de:	2200      	movs	r2, #0
 80057e0:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80057e2:	4b09      	ldr	r3, [pc, #36]	; (8005808 <MX_CAN1_Init+0x64>)
 80057e4:	2200      	movs	r2, #0
 80057e6:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80057e8:	4b07      	ldr	r3, [pc, #28]	; (8005808 <MX_CAN1_Init+0x64>)
 80057ea:	2200      	movs	r2, #0
 80057ec:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80057ee:	4b06      	ldr	r3, [pc, #24]	; (8005808 <MX_CAN1_Init+0x64>)
 80057f0:	2200      	movs	r2, #0
 80057f2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80057f4:	4804      	ldr	r0, [pc, #16]	; (8005808 <MX_CAN1_Init+0x64>)
 80057f6:	f003 fcf1 	bl	80091dc <HAL_CAN_Init>
 80057fa:	4603      	mov	r3, r0
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d001      	beq.n	8005804 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8005800:	f001 f908 	bl	8006a14 <Error_Handler>
  }

}
 8005804:	bf00      	nop
 8005806:	bd80      	pop	{r7, pc}
 8005808:	2000139c 	.word	0x2000139c
 800580c:	40006400 	.word	0x40006400

08005810 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b08a      	sub	sp, #40	; 0x28
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005818:	f107 0314 	add.w	r3, r7, #20
 800581c:	2200      	movs	r2, #0
 800581e:	601a      	str	r2, [r3, #0]
 8005820:	605a      	str	r2, [r3, #4]
 8005822:	609a      	str	r2, [r3, #8]
 8005824:	60da      	str	r2, [r3, #12]
 8005826:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4a1d      	ldr	r2, [pc, #116]	; (80058a4 <HAL_CAN_MspInit+0x94>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d134      	bne.n	800589c <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8005832:	2300      	movs	r3, #0
 8005834:	613b      	str	r3, [r7, #16]
 8005836:	4b1c      	ldr	r3, [pc, #112]	; (80058a8 <HAL_CAN_MspInit+0x98>)
 8005838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800583a:	4a1b      	ldr	r2, [pc, #108]	; (80058a8 <HAL_CAN_MspInit+0x98>)
 800583c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005840:	6413      	str	r3, [r2, #64]	; 0x40
 8005842:	4b19      	ldr	r3, [pc, #100]	; (80058a8 <HAL_CAN_MspInit+0x98>)
 8005844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005846:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800584a:	613b      	str	r3, [r7, #16]
 800584c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800584e:	2300      	movs	r3, #0
 8005850:	60fb      	str	r3, [r7, #12]
 8005852:	4b15      	ldr	r3, [pc, #84]	; (80058a8 <HAL_CAN_MspInit+0x98>)
 8005854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005856:	4a14      	ldr	r2, [pc, #80]	; (80058a8 <HAL_CAN_MspInit+0x98>)
 8005858:	f043 0301 	orr.w	r3, r3, #1
 800585c:	6313      	str	r3, [r2, #48]	; 0x30
 800585e:	4b12      	ldr	r3, [pc, #72]	; (80058a8 <HAL_CAN_MspInit+0x98>)
 8005860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005862:	f003 0301 	and.w	r3, r3, #1
 8005866:	60fb      	str	r3, [r7, #12]
 8005868:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800586a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800586e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005870:	2302      	movs	r3, #2
 8005872:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005874:	2300      	movs	r3, #0
 8005876:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005878:	2303      	movs	r3, #3
 800587a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800587c:	2309      	movs	r3, #9
 800587e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005880:	f107 0314 	add.w	r3, r7, #20
 8005884:	4619      	mov	r1, r3
 8005886:	4809      	ldr	r0, [pc, #36]	; (80058ac <HAL_CAN_MspInit+0x9c>)
 8005888:	f004 ffc6 	bl	800a818 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800588c:	2200      	movs	r2, #0
 800588e:	2100      	movs	r1, #0
 8005890:	2014      	movs	r0, #20
 8005892:	f004 fbfc 	bl	800a08e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8005896:	2014      	movs	r0, #20
 8005898:	f004 fc15 	bl	800a0c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 800589c:	bf00      	nop
 800589e:	3728      	adds	r7, #40	; 0x28
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}
 80058a4:	40006400 	.word	0x40006400
 80058a8:	40023800 	.word	0x40023800
 80058ac:	40020000 	.word	0x40020000

080058b0 <CAN_Setting>:
  }
}

/* USER CODE BEGIN 1 */
void CAN_Setting(void)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b08a      	sub	sp, #40	; 0x28
 80058b4:	af00      	add	r7, sp, #0
/* Configure the CAN Filter */
	CAN_FilterTypeDef  sFilterConfig;
	sFilterConfig.FilterBank = 0;
 80058b6:	2300      	movs	r3, #0
 80058b8:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80058ba:	2300      	movs	r3, #0
 80058bc:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80058be:	2301      	movs	r3, #1
 80058c0:	61fb      	str	r3, [r7, #28]
	//sFilterConfig.FilterIdHigh = 0x00B0 << 5;
	sFilterConfig.FilterIdHigh = 0x0000;
 80058c2:	2300      	movs	r3, #0
 80058c4:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 80058c6:	2300      	movs	r3, #0
 80058c8:	607b      	str	r3, [r7, #4]
	//sFilterConfig.FilterMaskIdHigh = 0x00B0 << 5;
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 80058ca:	2300      	movs	r3, #0
 80058cc:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 80058ce:	2300      	movs	r3, #0
 80058d0:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80058d2:	2300      	movs	r3, #0
 80058d4:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 80058d6:	2301      	movs	r3, #1
 80058d8:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 80058da:	230e      	movs	r3, #14
 80058dc:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK) Error_Handler();
 80058de:	463b      	mov	r3, r7
 80058e0:	4619      	mov	r1, r3
 80058e2:	4810      	ldr	r0, [pc, #64]	; (8005924 <CAN_Setting+0x74>)
 80058e4:	f003 fd76 	bl	80093d4 <HAL_CAN_ConfigFilter>
 80058e8:	4603      	mov	r3, r0
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d001      	beq.n	80058f2 <CAN_Setting+0x42>
 80058ee:	f001 f891 	bl	8006a14 <Error_Handler>

	/* Start the CAN peripheral */
	if (HAL_CAN_Start(&hcan1) != HAL_OK) Error_Handler();
 80058f2:	480c      	ldr	r0, [pc, #48]	; (8005924 <CAN_Setting+0x74>)
 80058f4:	f003 fe4e 	bl	8009594 <HAL_CAN_Start>
 80058f8:	4603      	mov	r3, r0
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d001      	beq.n	8005902 <CAN_Setting+0x52>
 80058fe:	f001 f889 	bl	8006a14 <Error_Handler>

	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8005902:	2102      	movs	r1, #2
 8005904:	4807      	ldr	r0, [pc, #28]	; (8005924 <CAN_Setting+0x74>)
 8005906:	f004 f8a8 	bl	8009a5a <HAL_CAN_ActivateNotification>

	/* Configure Transmission process */
	Tx_Header.TransmitGlobalTime = DISABLE;
 800590a:	4b07      	ldr	r3, [pc, #28]	; (8005928 <CAN_Setting+0x78>)
 800590c:	2200      	movs	r2, #0
 800590e:	751a      	strb	r2, [r3, #20]
	Tx_Header.RTR = CAN_RTR_DATA;
 8005910:	4b05      	ldr	r3, [pc, #20]	; (8005928 <CAN_Setting+0x78>)
 8005912:	2200      	movs	r2, #0
 8005914:	60da      	str	r2, [r3, #12]
	Tx_Header.IDE = CAN_ID_STD;
 8005916:	4b04      	ldr	r3, [pc, #16]	; (8005928 <CAN_Setting+0x78>)
 8005918:	2200      	movs	r2, #0
 800591a:	609a      	str	r2, [r3, #8]


}
 800591c:	bf00      	nop
 800591e:	3728      	adds	r7, #40	; 0x28
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}
 8005924:	2000139c 	.word	0x2000139c
 8005928:	20001564 	.word	0x20001564

0800592c <CAN_Tx_Process>:

void CAN_Tx_Process(void)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	af00      	add	r7, sp, #0
	if(send == 1){	//wakeup the battery, but mosfet still open
 8005930:	4b39      	ldr	r3, [pc, #228]	; (8005a18 <CAN_Tx_Process+0xec>)
 8005932:	781b      	ldrb	r3, [r3, #0]
 8005934:	2b01      	cmp	r3, #1
 8005936:	d134      	bne.n	80059a2 <CAN_Tx_Process+0x76>
		Tx_Header.IDE = CAN_ID_EXT;
 8005938:	4b38      	ldr	r3, [pc, #224]	; (8005a1c <CAN_Tx_Process+0xf0>)
 800593a:	2204      	movs	r2, #4
 800593c:	609a      	str	r2, [r3, #8]
		Tx_Header.StdId = 0x0E300000;
 800593e:	4b37      	ldr	r3, [pc, #220]	; (8005a1c <CAN_Tx_Process+0xf0>)
 8005940:	f04f 6263 	mov.w	r2, #238026752	; 0xe300000
 8005944:	601a      	str	r2, [r3, #0]
		Tx_data[0] = 0x9C;
 8005946:	4b36      	ldr	r3, [pc, #216]	; (8005a20 <CAN_Tx_Process+0xf4>)
 8005948:	229c      	movs	r2, #156	; 0x9c
 800594a:	701a      	strb	r2, [r3, #0]
		Tx_data[1] = 0x18;
 800594c:	4b34      	ldr	r3, [pc, #208]	; (8005a20 <CAN_Tx_Process+0xf4>)
 800594e:	2218      	movs	r2, #24
 8005950:	705a      	strb	r2, [r3, #1]
		Tx_data[2] = 0xf4;
 8005952:	4b33      	ldr	r3, [pc, #204]	; (8005a20 <CAN_Tx_Process+0xf4>)
 8005954:	22f4      	movs	r2, #244	; 0xf4
 8005956:	709a      	strb	r2, [r3, #2]
		Tx_data[3] = 0x01;
 8005958:	4b31      	ldr	r3, [pc, #196]	; (8005a20 <CAN_Tx_Process+0xf4>)
 800595a:	2201      	movs	r2, #1
 800595c:	70da      	strb	r2, [r3, #3]
		Tx_data[4] = 0;
 800595e:	4b30      	ldr	r3, [pc, #192]	; (8005a20 <CAN_Tx_Process+0xf4>)
 8005960:	2200      	movs	r2, #0
 8005962:	711a      	strb	r2, [r3, #4]
		Tx_data[5] = 0x55;
 8005964:	4b2e      	ldr	r3, [pc, #184]	; (8005a20 <CAN_Tx_Process+0xf4>)
 8005966:	2255      	movs	r2, #85	; 0x55
 8005968:	715a      	strb	r2, [r3, #5]
		Tx_data[6] = 0;
 800596a:	4b2d      	ldr	r3, [pc, #180]	; (8005a20 <CAN_Tx_Process+0xf4>)
 800596c:	2200      	movs	r2, #0
 800596e:	719a      	strb	r2, [r3, #6]
		Tx_data[7] = 0;
 8005970:	4b2b      	ldr	r3, [pc, #172]	; (8005a20 <CAN_Tx_Process+0xf4>)
 8005972:	2200      	movs	r2, #0
 8005974:	71da      	strb	r2, [r3, #7]
		Tx_Header.DLC = 8;
 8005976:	4b29      	ldr	r3, [pc, #164]	; (8005a1c <CAN_Tx_Process+0xf0>)
 8005978:	2208      	movs	r2, #8
 800597a:	611a      	str	r2, [r3, #16]
		while(!HAL_CAN_GetTxMailboxesFreeLevel(&hcan1));
 800597c:	bf00      	nop
 800597e:	4829      	ldr	r0, [pc, #164]	; (8005a24 <CAN_Tx_Process+0xf8>)
 8005980:	f003 ff26 	bl	80097d0 <HAL_CAN_GetTxMailboxesFreeLevel>
 8005984:	4603      	mov	r3, r0
 8005986:	2b00      	cmp	r3, #0
 8005988:	d0f9      	beq.n	800597e <CAN_Tx_Process+0x52>
		if(HAL_CAN_AddTxMessage(&hcan1, &Tx_Header, Tx_data, &TxMailbox)!= HAL_OK) Error_Handler();
 800598a:	4b27      	ldr	r3, [pc, #156]	; (8005a28 <CAN_Tx_Process+0xfc>)
 800598c:	4a24      	ldr	r2, [pc, #144]	; (8005a20 <CAN_Tx_Process+0xf4>)
 800598e:	4923      	ldr	r1, [pc, #140]	; (8005a1c <CAN_Tx_Process+0xf0>)
 8005990:	4824      	ldr	r0, [pc, #144]	; (8005a24 <CAN_Tx_Process+0xf8>)
 8005992:	f003 fe43 	bl	800961c <HAL_CAN_AddTxMessage>
 8005996:	4603      	mov	r3, r0
 8005998:	2b00      	cmp	r3, #0
 800599a:	d03a      	beq.n	8005a12 <CAN_Tx_Process+0xe6>
 800599c:	f001 f83a 	bl	8006a14 <Error_Handler>
		Tx_data[7] = 0;
		Tx_Header.DLC = 8;
		while(!HAL_CAN_GetTxMailboxesFreeLevel(&hcan1));
		if(HAL_CAN_AddTxMessage(&hcan1, &Tx_Header, Tx_data, &TxMailbox)!= HAL_OK) Error_Handler();
	}
}
 80059a0:	e037      	b.n	8005a12 <CAN_Tx_Process+0xe6>
	else if(send == 2){	//close the mosfet, start charge
 80059a2:	4b1d      	ldr	r3, [pc, #116]	; (8005a18 <CAN_Tx_Process+0xec>)
 80059a4:	781b      	ldrb	r3, [r3, #0]
 80059a6:	2b02      	cmp	r3, #2
 80059a8:	d133      	bne.n	8005a12 <CAN_Tx_Process+0xe6>
		Tx_Header.IDE = CAN_ID_EXT;
 80059aa:	4b1c      	ldr	r3, [pc, #112]	; (8005a1c <CAN_Tx_Process+0xf0>)
 80059ac:	2204      	movs	r2, #4
 80059ae:	609a      	str	r2, [r3, #8]
		Tx_Header.StdId = 0x0E300000;
 80059b0:	4b1a      	ldr	r3, [pc, #104]	; (8005a1c <CAN_Tx_Process+0xf0>)
 80059b2:	f04f 6263 	mov.w	r2, #238026752	; 0xe300000
 80059b6:	601a      	str	r2, [r3, #0]
		Tx_data[0] = 0x9C;
 80059b8:	4b19      	ldr	r3, [pc, #100]	; (8005a20 <CAN_Tx_Process+0xf4>)
 80059ba:	229c      	movs	r2, #156	; 0x9c
 80059bc:	701a      	strb	r2, [r3, #0]
		Tx_data[1] = 0x18;
 80059be:	4b18      	ldr	r3, [pc, #96]	; (8005a20 <CAN_Tx_Process+0xf4>)
 80059c0:	2218      	movs	r2, #24
 80059c2:	705a      	strb	r2, [r3, #1]
		Tx_data[2] = 0xf4;
 80059c4:	4b16      	ldr	r3, [pc, #88]	; (8005a20 <CAN_Tx_Process+0xf4>)
 80059c6:	22f4      	movs	r2, #244	; 0xf4
 80059c8:	709a      	strb	r2, [r3, #2]
		Tx_data[3] = 0x01;
 80059ca:	4b15      	ldr	r3, [pc, #84]	; (8005a20 <CAN_Tx_Process+0xf4>)
 80059cc:	2201      	movs	r2, #1
 80059ce:	70da      	strb	r2, [r3, #3]
		Tx_data[4] = 0;
 80059d0:	4b13      	ldr	r3, [pc, #76]	; (8005a20 <CAN_Tx_Process+0xf4>)
 80059d2:	2200      	movs	r2, #0
 80059d4:	711a      	strb	r2, [r3, #4]
		Tx_data[5] = 0xAA;
 80059d6:	4b12      	ldr	r3, [pc, #72]	; (8005a20 <CAN_Tx_Process+0xf4>)
 80059d8:	22aa      	movs	r2, #170	; 0xaa
 80059da:	715a      	strb	r2, [r3, #5]
		Tx_data[6] = 0;
 80059dc:	4b10      	ldr	r3, [pc, #64]	; (8005a20 <CAN_Tx_Process+0xf4>)
 80059de:	2200      	movs	r2, #0
 80059e0:	719a      	strb	r2, [r3, #6]
		Tx_data[7] = 0;
 80059e2:	4b0f      	ldr	r3, [pc, #60]	; (8005a20 <CAN_Tx_Process+0xf4>)
 80059e4:	2200      	movs	r2, #0
 80059e6:	71da      	strb	r2, [r3, #7]
		Tx_Header.DLC = 8;
 80059e8:	4b0c      	ldr	r3, [pc, #48]	; (8005a1c <CAN_Tx_Process+0xf0>)
 80059ea:	2208      	movs	r2, #8
 80059ec:	611a      	str	r2, [r3, #16]
		while(!HAL_CAN_GetTxMailboxesFreeLevel(&hcan1));
 80059ee:	bf00      	nop
 80059f0:	480c      	ldr	r0, [pc, #48]	; (8005a24 <CAN_Tx_Process+0xf8>)
 80059f2:	f003 feed 	bl	80097d0 <HAL_CAN_GetTxMailboxesFreeLevel>
 80059f6:	4603      	mov	r3, r0
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d0f9      	beq.n	80059f0 <CAN_Tx_Process+0xc4>
		if(HAL_CAN_AddTxMessage(&hcan1, &Tx_Header, Tx_data, &TxMailbox)!= HAL_OK) Error_Handler();
 80059fc:	4b0a      	ldr	r3, [pc, #40]	; (8005a28 <CAN_Tx_Process+0xfc>)
 80059fe:	4a08      	ldr	r2, [pc, #32]	; (8005a20 <CAN_Tx_Process+0xf4>)
 8005a00:	4906      	ldr	r1, [pc, #24]	; (8005a1c <CAN_Tx_Process+0xf0>)
 8005a02:	4808      	ldr	r0, [pc, #32]	; (8005a24 <CAN_Tx_Process+0xf8>)
 8005a04:	f003 fe0a 	bl	800961c <HAL_CAN_AddTxMessage>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d001      	beq.n	8005a12 <CAN_Tx_Process+0xe6>
 8005a0e:	f001 f801 	bl	8006a14 <Error_Handler>
}
 8005a12:	bf00      	nop
 8005a14:	bd80      	pop	{r7, pc}
 8005a16:	bf00      	nop
 8005a18:	200008f0 	.word	0x200008f0
 8005a1c:	20001564 	.word	0x20001564
 8005a20:	20001384 	.word	0x20001384
 8005a24:	2000139c 	.word	0x2000139c
 8005a28:	20001398 	.word	0x20001398

08005a2c <HAL_CAN_RxFifo0MsgPendingCallback>:
	}
}*/

// HAL_GPIO_ReadPin(GPIOC, Button2_Pin)==1)

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b084      	sub	sp, #16
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &Rx_Header, Rx_data) == HAL_OK) {
 8005a34:	4b63      	ldr	r3, [pc, #396]	; (8005bc4 <HAL_CAN_RxFifo0MsgPendingCallback+0x198>)
 8005a36:	4a64      	ldr	r2, [pc, #400]	; (8005bc8 <HAL_CAN_RxFifo0MsgPendingCallback+0x19c>)
 8005a38:	2100      	movs	r1, #0
 8005a3a:	4864      	ldr	r0, [pc, #400]	; (8005bcc <HAL_CAN_RxFifo0MsgPendingCallback+0x1a0>)
 8005a3c:	f003 fefc 	bl	8009838 <HAL_CAN_GetRxMessage>
 8005a40:	4603      	mov	r3, r0
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	f040 826f 	bne.w	8005f26 <HAL_CAN_RxFifo0MsgPendingCallback+0x4fa>
		HAL_GPIO_TogglePin(GPIOB, Led2_Pin);
 8005a48:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005a4c:	4860      	ldr	r0, [pc, #384]	; (8005bd0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>)
 8005a4e:	f005 f899 	bl	800ab84 <HAL_GPIO_TogglePin>

		if(Rx_Header.StdId == 0xBB){
 8005a52:	4b5d      	ldr	r3, [pc, #372]	; (8005bc8 <HAL_CAN_RxFifo0MsgPendingCallback+0x19c>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	2bbb      	cmp	r3, #187	; 0xbb
 8005a58:	d122      	bne.n	8005aa0 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>
			if((Rx_data[2] & Rx_data[3]) == 0x40){
 8005a5a:	4b5a      	ldr	r3, [pc, #360]	; (8005bc4 <HAL_CAN_RxFifo0MsgPendingCallback+0x198>)
 8005a5c:	789a      	ldrb	r2, [r3, #2]
 8005a5e:	4b59      	ldr	r3, [pc, #356]	; (8005bc4 <HAL_CAN_RxFifo0MsgPendingCallback+0x198>)
 8005a60:	78db      	ldrb	r3, [r3, #3]
 8005a62:	4013      	ands	r3, r2
 8005a64:	b2db      	uxtb	r3, r3
 8005a66:	2b40      	cmp	r3, #64	; 0x40
 8005a68:	d10d      	bne.n	8005a86 <HAL_CAN_RxFifo0MsgPendingCallback+0x5a>
				if(BPack_SOC < 85){
 8005a6a:	4b5a      	ldr	r3, [pc, #360]	; (8005bd4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a8>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	495a      	ldr	r1, [pc, #360]	; (8005bd8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 8005a70:	4618      	mov	r0, r3
 8005a72:	f7fb fb4b 	bl	800110c <__aeabi_fcmplt>
 8005a76:	4603      	mov	r3, r0
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	f000 8249 	beq.w	8005f10 <HAL_CAN_RxFifo0MsgPendingCallback+0x4e4>
					send = 2;	//send data to activate the mosfet
 8005a7e:	4b57      	ldr	r3, [pc, #348]	; (8005bdc <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 8005a80:	2202      	movs	r2, #2
 8005a82:	701a      	strb	r2, [r3, #0]
 8005a84:	e244      	b.n	8005f10 <HAL_CAN_RxFifo0MsgPendingCallback+0x4e4>
				}
			}

			else if((Rx_data[2] & Rx_data[3]) == 0x43){
 8005a86:	4b4f      	ldr	r3, [pc, #316]	; (8005bc4 <HAL_CAN_RxFifo0MsgPendingCallback+0x198>)
 8005a88:	789a      	ldrb	r2, [r3, #2]
 8005a8a:	4b4e      	ldr	r3, [pc, #312]	; (8005bc4 <HAL_CAN_RxFifo0MsgPendingCallback+0x198>)
 8005a8c:	78db      	ldrb	r3, [r3, #3]
 8005a8e:	4013      	ands	r3, r2
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	2b43      	cmp	r3, #67	; 0x43
 8005a94:	f040 823c 	bne.w	8005f10 <HAL_CAN_RxFifo0MsgPendingCallback+0x4e4>
				Ready_toCharge = 1;
 8005a98:	4b51      	ldr	r3, [pc, #324]	; (8005be0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b4>)
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	701a      	strb	r2, [r3, #0]
 8005a9e:	e237      	b.n	8005f10 <HAL_CAN_RxFifo0MsgPendingCallback+0x4e4>
			}
		}

		// CAN ID receive #1 (0x7b1)
		else if(Rx_Header.ExtId == (0x0B0<<20)){
 8005aa0:	4b49      	ldr	r3, [pc, #292]	; (8005bc8 <HAL_CAN_RxFifo0MsgPendingCallback+0x19c>)
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	f1b3 6f30 	cmp.w	r3, #184549376	; 0xb000000
 8005aa8:	f040 80b8 	bne.w	8005c1c <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>
			UNIQUE_Code = Rx_Header.ExtId & 0x000FFFFF;
 8005aac:	4b46      	ldr	r3, [pc, #280]	; (8005bc8 <HAL_CAN_RxFifo0MsgPendingCallback+0x19c>)
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ab4:	4a4b      	ldr	r2, [pc, #300]	; (8005be4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b8>)
 8005ab6:	6013      	str	r3, [r2, #0]
			itoa(UNIQUE_Code, lower_UNIQUE_Code, 16);
 8005ab8:	4b4a      	ldr	r3, [pc, #296]	; (8005be4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b8>)
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	2210      	movs	r2, #16
 8005abe:	494a      	ldr	r1, [pc, #296]	; (8005be8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1bc>)
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	f008 f90d 	bl	800dce0 <itoa>
			int ii=0;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	60fb      	str	r3, [r7, #12]
			while(ii<6){
 8005aca:	e01c      	b.n	8005b06 <HAL_CAN_RxFifo0MsgPendingCallback+0xda>
				UPPER_UNIQUE_Code[ii] = toupper(lower_UNIQUE_Code[ii]);
 8005acc:	4a46      	ldr	r2, [pc, #280]	; (8005be8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1bc>)
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	4413      	add	r3, r2
 8005ad2:	781b      	ldrb	r3, [r3, #0]
 8005ad4:	72fb      	strb	r3, [r7, #11]
 8005ad6:	f008 f905 	bl	800dce4 <__locale_ctype_ptr>
 8005ada:	4602      	mov	r2, r0
 8005adc:	7afb      	ldrb	r3, [r7, #11]
 8005ade:	3301      	adds	r3, #1
 8005ae0:	4413      	add	r3, r2
 8005ae2:	781b      	ldrb	r3, [r3, #0]
 8005ae4:	f003 0303 	and.w	r3, r3, #3
 8005ae8:	2b02      	cmp	r3, #2
 8005aea:	d102      	bne.n	8005af2 <HAL_CAN_RxFifo0MsgPendingCallback+0xc6>
 8005aec:	7afb      	ldrb	r3, [r7, #11]
 8005aee:	3b20      	subs	r3, #32
 8005af0:	e000      	b.n	8005af4 <HAL_CAN_RxFifo0MsgPendingCallback+0xc8>
 8005af2:	7afb      	ldrb	r3, [r7, #11]
 8005af4:	b2d9      	uxtb	r1, r3
 8005af6:	4a3d      	ldr	r2, [pc, #244]	; (8005bec <HAL_CAN_RxFifo0MsgPendingCallback+0x1c0>)
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	4413      	add	r3, r2
 8005afc:	460a      	mov	r2, r1
 8005afe:	701a      	strb	r2, [r3, #0]
				ii++;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	3301      	adds	r3, #1
 8005b04:	60fb      	str	r3, [r7, #12]
			while(ii<6){
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2b05      	cmp	r3, #5
 8005b0a:	dddf      	ble.n	8005acc <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>
			}

			Communication_BMS_Flag = 1;
 8005b0c:	4b38      	ldr	r3, [pc, #224]	; (8005bf0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8005b0e:	2201      	movs	r2, #1
 8005b10:	701a      	strb	r2, [r3, #0]
			Batt_voltage.m_bytes[0] = Rx_data[0];
 8005b12:	4b2c      	ldr	r3, [pc, #176]	; (8005bc4 <HAL_CAN_RxFifo0MsgPendingCallback+0x198>)
 8005b14:	781a      	ldrb	r2, [r3, #0]
 8005b16:	4b37      	ldr	r3, [pc, #220]	; (8005bf4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 8005b18:	701a      	strb	r2, [r3, #0]
			Batt_voltage.m_bytes[1] = Rx_data[1];
 8005b1a:	4b2a      	ldr	r3, [pc, #168]	; (8005bc4 <HAL_CAN_RxFifo0MsgPendingCallback+0x198>)
 8005b1c:	785a      	ldrb	r2, [r3, #1]
 8005b1e:	4b35      	ldr	r3, [pc, #212]	; (8005bf4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 8005b20:	705a      	strb	r2, [r3, #1]
			Batt_current.m_bytes[0] = Rx_data[2];
 8005b22:	4b28      	ldr	r3, [pc, #160]	; (8005bc4 <HAL_CAN_RxFifo0MsgPendingCallback+0x198>)
 8005b24:	789a      	ldrb	r2, [r3, #2]
 8005b26:	4b34      	ldr	r3, [pc, #208]	; (8005bf8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1cc>)
 8005b28:	701a      	strb	r2, [r3, #0]
			Batt_current.m_bytes[1] = Rx_data[3];
 8005b2a:	4b26      	ldr	r3, [pc, #152]	; (8005bc4 <HAL_CAN_RxFifo0MsgPendingCallback+0x198>)
 8005b2c:	78da      	ldrb	r2, [r3, #3]
 8005b2e:	4b32      	ldr	r3, [pc, #200]	; (8005bf8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1cc>)
 8005b30:	705a      	strb	r2, [r3, #1]
			Batt_SOC.m_bytes[0] = Rx_data[4];
 8005b32:	4b24      	ldr	r3, [pc, #144]	; (8005bc4 <HAL_CAN_RxFifo0MsgPendingCallback+0x198>)
 8005b34:	791a      	ldrb	r2, [r3, #4]
 8005b36:	4b31      	ldr	r3, [pc, #196]	; (8005bfc <HAL_CAN_RxFifo0MsgPendingCallback+0x1d0>)
 8005b38:	701a      	strb	r2, [r3, #0]
			Batt_SOC.m_bytes[1] = Rx_data[5];
 8005b3a:	4b22      	ldr	r3, [pc, #136]	; (8005bc4 <HAL_CAN_RxFifo0MsgPendingCallback+0x198>)
 8005b3c:	795a      	ldrb	r2, [r3, #5]
 8005b3e:	4b2f      	ldr	r3, [pc, #188]	; (8005bfc <HAL_CAN_RxFifo0MsgPendingCallback+0x1d0>)
 8005b40:	705a      	strb	r2, [r3, #1]
			Batt_temp.m_bytes[0] = Rx_data[6];
 8005b42:	4b20      	ldr	r3, [pc, #128]	; (8005bc4 <HAL_CAN_RxFifo0MsgPendingCallback+0x198>)
 8005b44:	799a      	ldrb	r2, [r3, #6]
 8005b46:	4b2e      	ldr	r3, [pc, #184]	; (8005c00 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d4>)
 8005b48:	701a      	strb	r2, [r3, #0]
			Batt_temp.m_bytes[1] = Rx_data[7];
 8005b4a:	4b1e      	ldr	r3, [pc, #120]	; (8005bc4 <HAL_CAN_RxFifo0MsgPendingCallback+0x198>)
 8005b4c:	79da      	ldrb	r2, [r3, #7]
 8005b4e:	4b2c      	ldr	r3, [pc, #176]	; (8005c00 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d4>)
 8005b50:	705a      	strb	r2, [r3, #1]

			BPack_Temp = (Batt_temp.m_uint16t/10)-40;
 8005b52:	4b2b      	ldr	r3, [pc, #172]	; (8005c00 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d4>)
 8005b54:	881b      	ldrh	r3, [r3, #0]
 8005b56:	4a2b      	ldr	r2, [pc, #172]	; (8005c04 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d8>)
 8005b58:	fba2 2303 	umull	r2, r3, r2, r3
 8005b5c:	08db      	lsrs	r3, r3, #3
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	3b28      	subs	r3, #40	; 0x28
 8005b62:	4618      	mov	r0, r3
 8005b64:	f7fb f8e0 	bl	8000d28 <__aeabi_i2f>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	4b27      	ldr	r3, [pc, #156]	; (8005c08 <HAL_CAN_RxFifo0MsgPendingCallback+0x1dc>)
 8005b6c:	601a      	str	r2, [r3, #0]
			BPack_Voltage = Batt_voltage.m_uint16t/100;
 8005b6e:	4b21      	ldr	r3, [pc, #132]	; (8005bf4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 8005b70:	881b      	ldrh	r3, [r3, #0]
 8005b72:	4a26      	ldr	r2, [pc, #152]	; (8005c0c <HAL_CAN_RxFifo0MsgPendingCallback+0x1e0>)
 8005b74:	fba2 2303 	umull	r2, r3, r2, r3
 8005b78:	095b      	lsrs	r3, r3, #5
 8005b7a:	b29b      	uxth	r3, r3
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	f7fb f8d3 	bl	8000d28 <__aeabi_i2f>
 8005b82:	4602      	mov	r2, r0
 8005b84:	4b22      	ldr	r3, [pc, #136]	; (8005c10 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e4>)
 8005b86:	601a      	str	r2, [r3, #0]
			BPack_SOC = (float)Batt_SOC.m_uint16t/100;
 8005b88:	4b1c      	ldr	r3, [pc, #112]	; (8005bfc <HAL_CAN_RxFifo0MsgPendingCallback+0x1d0>)
 8005b8a:	881b      	ldrh	r3, [r3, #0]
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f7fb f8c7 	bl	8000d20 <__aeabi_ui2f>
 8005b92:	4603      	mov	r3, r0
 8005b94:	491f      	ldr	r1, [pc, #124]	; (8005c14 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e8>)
 8005b96:	4618      	mov	r0, r3
 8005b98:	f7fb f9ce 	bl	8000f38 <__aeabi_fdiv>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	461a      	mov	r2, r3
 8005ba0:	4b0c      	ldr	r3, [pc, #48]	; (8005bd4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a8>)
 8005ba2:	601a      	str	r2, [r3, #0]
			BPack_Current = (Batt_current.m_uint16t/100)-50;
 8005ba4:	4b14      	ldr	r3, [pc, #80]	; (8005bf8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1cc>)
 8005ba6:	881b      	ldrh	r3, [r3, #0]
 8005ba8:	4a18      	ldr	r2, [pc, #96]	; (8005c0c <HAL_CAN_RxFifo0MsgPendingCallback+0x1e0>)
 8005baa:	fba2 2303 	umull	r2, r3, r2, r3
 8005bae:	095b      	lsrs	r3, r3, #5
 8005bb0:	b29b      	uxth	r3, r3
 8005bb2:	3b32      	subs	r3, #50	; 0x32
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	f7fb f8b7 	bl	8000d28 <__aeabi_i2f>
 8005bba:	4602      	mov	r2, r0
 8005bbc:	4b16      	ldr	r3, [pc, #88]	; (8005c18 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 8005bbe:	601a      	str	r2, [r3, #0]
 8005bc0:	e1a6      	b.n	8005f10 <HAL_CAN_RxFifo0MsgPendingCallback+0x4e4>
 8005bc2:	bf00      	nop
 8005bc4:	2000138c 	.word	0x2000138c
 8005bc8:	20001544 	.word	0x20001544
 8005bcc:	2000139c 	.word	0x2000139c
 8005bd0:	40020400 	.word	0x40020400
 8005bd4:	20000abc 	.word	0x20000abc
 8005bd8:	42aa0000 	.word	0x42aa0000
 8005bdc:	200008f0 	.word	0x200008f0
 8005be0:	20000d40 	.word	0x20000d40
 8005be4:	20000d3c 	.word	0x20000d3c
 8005be8:	20000c6c 	.word	0x20000c6c
 8005bec:	200006cc 	.word	0x200006cc
 8005bf0:	20000ab4 	.word	0x20000ab4
 8005bf4:	200012d8 	.word	0x200012d8
 8005bf8:	20000ca0 	.word	0x20000ca0
 8005bfc:	20000ce4 	.word	0x20000ce4
 8005c00:	20000d2c 	.word	0x20000d2c
 8005c04:	cccccccd 	.word	0xcccccccd
 8005c08:	20000cdc 	.word	0x20000cdc
 8005c0c:	51eb851f 	.word	0x51eb851f
 8005c10:	20000cd0 	.word	0x20000cd0
 8005c14:	42c80000 	.word	0x42c80000
 8005c18:	20000698 	.word	0x20000698

		}

		// CAN ID receive #2 (0x7b2)
		else if(Rx_Header.ExtId == (0x0B1<<20)){
 8005c1c:	4b89      	ldr	r3, [pc, #548]	; (8005e44 <HAL_CAN_RxFifo0MsgPendingCallback+0x418>)
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	f1b3 6f31 	cmp.w	r3, #185597952	; 0xb100000
 8005c24:	f040 808b 	bne.w	8005d3e <HAL_CAN_RxFifo0MsgPendingCallback+0x312>
			Communication_BMS_Flag = 1;
 8005c28:	4b87      	ldr	r3, [pc, #540]	; (8005e48 <HAL_CAN_RxFifo0MsgPendingCallback+0x41c>)
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	701a      	strb	r2, [r3, #0]
			Batt_capacity.m_bytes[0] = Rx_data[0];
 8005c2e:	4b87      	ldr	r3, [pc, #540]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005c30:	781a      	ldrb	r2, [r3, #0]
 8005c32:	4b87      	ldr	r3, [pc, #540]	; (8005e50 <HAL_CAN_RxFifo0MsgPendingCallback+0x424>)
 8005c34:	701a      	strb	r2, [r3, #0]
			Batt_capacity.m_bytes[1] = Rx_data[1];
 8005c36:	4b85      	ldr	r3, [pc, #532]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005c38:	785a      	ldrb	r2, [r3, #1]
 8005c3a:	4b85      	ldr	r3, [pc, #532]	; (8005e50 <HAL_CAN_RxFifo0MsgPendingCallback+0x424>)
 8005c3c:	705a      	strb	r2, [r3, #1]
			Batt_SOH.m_bytes[0] = Rx_data[2];
 8005c3e:	4b83      	ldr	r3, [pc, #524]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005c40:	789a      	ldrb	r2, [r3, #2]
 8005c42:	4b84      	ldr	r3, [pc, #528]	; (8005e54 <HAL_CAN_RxFifo0MsgPendingCallback+0x428>)
 8005c44:	701a      	strb	r2, [r3, #0]
			Batt_SOH.m_bytes[1] = Rx_data[3];
 8005c46:	4b81      	ldr	r3, [pc, #516]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005c48:	78da      	ldrb	r2, [r3, #3]
 8005c4a:	4b82      	ldr	r3, [pc, #520]	; (8005e54 <HAL_CAN_RxFifo0MsgPendingCallback+0x428>)
 8005c4c:	705a      	strb	r2, [r3, #1]
			Batt_cycle.m_bytes[0] = Rx_data[4];
 8005c4e:	4b7f      	ldr	r3, [pc, #508]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005c50:	791a      	ldrb	r2, [r3, #4]
 8005c52:	4b81      	ldr	r3, [pc, #516]	; (8005e58 <HAL_CAN_RxFifo0MsgPendingCallback+0x42c>)
 8005c54:	701a      	strb	r2, [r3, #0]
			Batt_cycle.m_bytes[1] = Rx_data[5];
 8005c56:	4b7d      	ldr	r3, [pc, #500]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005c58:	795a      	ldrb	r2, [r3, #5]
 8005c5a:	4b7f      	ldr	r3, [pc, #508]	; (8005e58 <HAL_CAN_RxFifo0MsgPendingCallback+0x42c>)
 8005c5c:	705a      	strb	r2, [r3, #1]

			flag_trip_shortcircuit = Rx_data[6]&0x01;
 8005c5e:	4b7b      	ldr	r3, [pc, #492]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005c60:	799b      	ldrb	r3, [r3, #6]
 8005c62:	f003 0301 	and.w	r3, r3, #1
 8005c66:	b2da      	uxtb	r2, r3
 8005c68:	4b7c      	ldr	r3, [pc, #496]	; (8005e5c <HAL_CAN_RxFifo0MsgPendingCallback+0x430>)
 8005c6a:	701a      	strb	r2, [r3, #0]
			flag_trip_overcurrentdischarge = (Rx_data[6]>>1)&0x01;
 8005c6c:	4b77      	ldr	r3, [pc, #476]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005c6e:	799b      	ldrb	r3, [r3, #6]
 8005c70:	085b      	lsrs	r3, r3, #1
 8005c72:	b2db      	uxtb	r3, r3
 8005c74:	f003 0301 	and.w	r3, r3, #1
 8005c78:	b2da      	uxtb	r2, r3
 8005c7a:	4b79      	ldr	r3, [pc, #484]	; (8005e60 <HAL_CAN_RxFifo0MsgPendingCallback+0x434>)
 8005c7c:	701a      	strb	r2, [r3, #0]
			flag_trip_overcurrentcharge = (Rx_data[6]>>2)&0x01;
 8005c7e:	4b73      	ldr	r3, [pc, #460]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005c80:	799b      	ldrb	r3, [r3, #6]
 8005c82:	089b      	lsrs	r3, r3, #2
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	f003 0301 	and.w	r3, r3, #1
 8005c8a:	b2da      	uxtb	r2, r3
 8005c8c:	4b75      	ldr	r3, [pc, #468]	; (8005e64 <HAL_CAN_RxFifo0MsgPendingCallback+0x438>)
 8005c8e:	701a      	strb	r2, [r3, #0]
			flag_trip_overtemperature = (Rx_data[6]>>3)&0x01;
 8005c90:	4b6e      	ldr	r3, [pc, #440]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005c92:	799b      	ldrb	r3, [r3, #6]
 8005c94:	08db      	lsrs	r3, r3, #3
 8005c96:	b2db      	uxtb	r3, r3
 8005c98:	f003 0301 	and.w	r3, r3, #1
 8005c9c:	b2da      	uxtb	r2, r3
 8005c9e:	4b72      	ldr	r3, [pc, #456]	; (8005e68 <HAL_CAN_RxFifo0MsgPendingCallback+0x43c>)
 8005ca0:	701a      	strb	r2, [r3, #0]
			flag_trip_undertemperature = (Rx_data[6]>>4)&0x01;
 8005ca2:	4b6a      	ldr	r3, [pc, #424]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005ca4:	799b      	ldrb	r3, [r3, #6]
 8005ca6:	091b      	lsrs	r3, r3, #4
 8005ca8:	b2db      	uxtb	r3, r3
 8005caa:	f003 0301 	and.w	r3, r3, #1
 8005cae:	b2da      	uxtb	r2, r3
 8005cb0:	4b6e      	ldr	r3, [pc, #440]	; (8005e6c <HAL_CAN_RxFifo0MsgPendingCallback+0x440>)
 8005cb2:	701a      	strb	r2, [r3, #0]
			//flag_trip_overtemperature = (Rx_data[6]>>5)&0x01;
			//flag_trip_undertemperature = (Rx_data[6]>>6)&0x01;
			flag_trip_unbalance = (Rx_data[6]>>7)&0x01;
 8005cb4:	4b65      	ldr	r3, [pc, #404]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005cb6:	799b      	ldrb	r3, [r3, #6]
 8005cb8:	09db      	lsrs	r3, r3, #7
 8005cba:	b2da      	uxtb	r2, r3
 8005cbc:	4b6c      	ldr	r3, [pc, #432]	; (8005e70 <HAL_CAN_RxFifo0MsgPendingCallback+0x444>)
 8005cbe:	701a      	strb	r2, [r3, #0]
			flag_trip_undervoltage = Rx_data[7]&0x01;
 8005cc0:	4b62      	ldr	r3, [pc, #392]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005cc2:	79db      	ldrb	r3, [r3, #7]
 8005cc4:	f003 0301 	and.w	r3, r3, #1
 8005cc8:	b2da      	uxtb	r2, r3
 8005cca:	4b6a      	ldr	r3, [pc, #424]	; (8005e74 <HAL_CAN_RxFifo0MsgPendingCallback+0x448>)
 8005ccc:	701a      	strb	r2, [r3, #0]
			flag_trip_overvoltage = (Rx_data[7]<<1)&0x01;
 8005cce:	4b6a      	ldr	r3, [pc, #424]	; (8005e78 <HAL_CAN_RxFifo0MsgPendingCallback+0x44c>)
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	701a      	strb	r2, [r3, #0]
			flag_trip_SOCOverDischarge = (Rx_data[7]<<2)&0x01;
 8005cd4:	4b69      	ldr	r3, [pc, #420]	; (8005e7c <HAL_CAN_RxFifo0MsgPendingCallback+0x450>)
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	701a      	strb	r2, [r3, #0]
			flag_trip_systemfailure = (Rx_data[7]<<3)&0x01;
 8005cda:	4b69      	ldr	r3, [pc, #420]	; (8005e80 <HAL_CAN_RxFifo0MsgPendingCallback+0x454>)
 8005cdc:	2200      	movs	r2, #0
 8005cde:	701a      	strb	r2, [r3, #0]
			charge_state = (Rx_data[7]<<4)&0x01;
 8005ce0:	4b68      	ldr	r3, [pc, #416]	; (8005e84 <HAL_CAN_RxFifo0MsgPendingCallback+0x458>)
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	701a      	strb	r2, [r3, #0]
			discharge_state = (Rx_data[7]<<5)&0x01;
 8005ce6:	4b68      	ldr	r3, [pc, #416]	; (8005e88 <HAL_CAN_RxFifo0MsgPendingCallback+0x45c>)
 8005ce8:	2200      	movs	r2, #0
 8005cea:	701a      	strb	r2, [r3, #0]
			sleep_state = (Rx_data[7]<<6)&0x01;
 8005cec:	4b67      	ldr	r3, [pc, #412]	; (8005e8c <HAL_CAN_RxFifo0MsgPendingCallback+0x460>)
 8005cee:	2200      	movs	r2, #0
 8005cf0:	701a      	strb	r2, [r3, #0]

			BPack_byte6 = Rx_data[6];
 8005cf2:	4b56      	ldr	r3, [pc, #344]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005cf4:	799a      	ldrb	r2, [r3, #6]
 8005cf6:	4b66      	ldr	r3, [pc, #408]	; (8005e90 <HAL_CAN_RxFifo0MsgPendingCallback+0x464>)
 8005cf8:	701a      	strb	r2, [r3, #0]
			BPack_byte7 = Rx_data[7];
 8005cfa:	4b54      	ldr	r3, [pc, #336]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005cfc:	79da      	ldrb	r2, [r3, #7]
 8005cfe:	4b65      	ldr	r3, [pc, #404]	; (8005e94 <HAL_CAN_RxFifo0MsgPendingCallback+0x468>)
 8005d00:	701a      	strb	r2, [r3, #0]

			BPack_Capacity = Batt_capacity.m_uint16t/100;
 8005d02:	4b53      	ldr	r3, [pc, #332]	; (8005e50 <HAL_CAN_RxFifo0MsgPendingCallback+0x424>)
 8005d04:	881b      	ldrh	r3, [r3, #0]
 8005d06:	4a64      	ldr	r2, [pc, #400]	; (8005e98 <HAL_CAN_RxFifo0MsgPendingCallback+0x46c>)
 8005d08:	fba2 2303 	umull	r2, r3, r2, r3
 8005d0c:	095b      	lsrs	r3, r3, #5
 8005d0e:	b29b      	uxth	r3, r3
 8005d10:	4618      	mov	r0, r3
 8005d12:	f7fb f809 	bl	8000d28 <__aeabi_i2f>
 8005d16:	4602      	mov	r2, r0
 8005d18:	4b60      	ldr	r3, [pc, #384]	; (8005e9c <HAL_CAN_RxFifo0MsgPendingCallback+0x470>)
 8005d1a:	601a      	str	r2, [r3, #0]
			BPack_SOH = Batt_SOH.m_uint16t;
 8005d1c:	4b4d      	ldr	r3, [pc, #308]	; (8005e54 <HAL_CAN_RxFifo0MsgPendingCallback+0x428>)
 8005d1e:	881b      	ldrh	r3, [r3, #0]
 8005d20:	4618      	mov	r0, r3
 8005d22:	f7fa fffd 	bl	8000d20 <__aeabi_ui2f>
 8005d26:	4602      	mov	r2, r0
 8005d28:	4b5d      	ldr	r3, [pc, #372]	; (8005ea0 <HAL_CAN_RxFifo0MsgPendingCallback+0x474>)
 8005d2a:	601a      	str	r2, [r3, #0]
			BPack_cycle = Batt_cycle.m_uint16t;
 8005d2c:	4b4a      	ldr	r3, [pc, #296]	; (8005e58 <HAL_CAN_RxFifo0MsgPendingCallback+0x42c>)
 8005d2e:	881b      	ldrh	r3, [r3, #0]
 8005d30:	4618      	mov	r0, r3
 8005d32:	f7fa fff5 	bl	8000d20 <__aeabi_ui2f>
 8005d36:	4602      	mov	r2, r0
 8005d38:	4b5a      	ldr	r3, [pc, #360]	; (8005ea4 <HAL_CAN_RxFifo0MsgPendingCallback+0x478>)
 8005d3a:	601a      	str	r2, [r3, #0]
 8005d3c:	e0e8      	b.n	8005f10 <HAL_CAN_RxFifo0MsgPendingCallback+0x4e4>
		}


		// *********************** Start Cell  Voltage Data Send ******************************
		else if(Rx_Header.ExtId == (0x0B4<<20|UNIQUE_Code)){
 8005d3e:	4b41      	ldr	r3, [pc, #260]	; (8005e44 <HAL_CAN_RxFifo0MsgPendingCallback+0x418>)
 8005d40:	685a      	ldr	r2, [r3, #4]
 8005d42:	4b59      	ldr	r3, [pc, #356]	; (8005ea8 <HAL_CAN_RxFifo0MsgPendingCallback+0x47c>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f043 6334 	orr.w	r3, r3, #188743680	; 0xb400000
 8005d4a:	429a      	cmp	r2, r3
 8005d4c:	d120      	bne.n	8005d90 <HAL_CAN_RxFifo0MsgPendingCallback+0x364>
			vcell_15databyte[0].m_bytes[1] = Rx_data[0];
 8005d4e:	4b3f      	ldr	r3, [pc, #252]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005d50:	781a      	ldrb	r2, [r3, #0]
 8005d52:	4b56      	ldr	r3, [pc, #344]	; (8005eac <HAL_CAN_RxFifo0MsgPendingCallback+0x480>)
 8005d54:	705a      	strb	r2, [r3, #1]
			vcell_15databyte[0].m_bytes[0] = Rx_data[1];
 8005d56:	4b3d      	ldr	r3, [pc, #244]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005d58:	785a      	ldrb	r2, [r3, #1]
 8005d5a:	4b54      	ldr	r3, [pc, #336]	; (8005eac <HAL_CAN_RxFifo0MsgPendingCallback+0x480>)
 8005d5c:	701a      	strb	r2, [r3, #0]
			vcell_15databyte[1].m_bytes[1] = Rx_data[2];
 8005d5e:	4b3b      	ldr	r3, [pc, #236]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005d60:	789a      	ldrb	r2, [r3, #2]
 8005d62:	4b52      	ldr	r3, [pc, #328]	; (8005eac <HAL_CAN_RxFifo0MsgPendingCallback+0x480>)
 8005d64:	715a      	strb	r2, [r3, #5]
			vcell_15databyte[1].m_bytes[0] = Rx_data[3];
 8005d66:	4b39      	ldr	r3, [pc, #228]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005d68:	78da      	ldrb	r2, [r3, #3]
 8005d6a:	4b50      	ldr	r3, [pc, #320]	; (8005eac <HAL_CAN_RxFifo0MsgPendingCallback+0x480>)
 8005d6c:	711a      	strb	r2, [r3, #4]
			vcell_15databyte[2].m_bytes[1] = Rx_data[4];
 8005d6e:	4b37      	ldr	r3, [pc, #220]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005d70:	791a      	ldrb	r2, [r3, #4]
 8005d72:	4b4e      	ldr	r3, [pc, #312]	; (8005eac <HAL_CAN_RxFifo0MsgPendingCallback+0x480>)
 8005d74:	725a      	strb	r2, [r3, #9]
			vcell_15databyte[2].m_bytes[0] = Rx_data[5];
 8005d76:	4b35      	ldr	r3, [pc, #212]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005d78:	795a      	ldrb	r2, [r3, #5]
 8005d7a:	4b4c      	ldr	r3, [pc, #304]	; (8005eac <HAL_CAN_RxFifo0MsgPendingCallback+0x480>)
 8005d7c:	721a      	strb	r2, [r3, #8]
			vcell_15databyte[3].m_bytes[1] = Rx_data[6];
 8005d7e:	4b33      	ldr	r3, [pc, #204]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005d80:	799a      	ldrb	r2, [r3, #6]
 8005d82:	4b4a      	ldr	r3, [pc, #296]	; (8005eac <HAL_CAN_RxFifo0MsgPendingCallback+0x480>)
 8005d84:	735a      	strb	r2, [r3, #13]
			vcell_15databyte[3].m_bytes[0] = Rx_data[7];
 8005d86:	4b31      	ldr	r3, [pc, #196]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005d88:	79da      	ldrb	r2, [r3, #7]
 8005d8a:	4b48      	ldr	r3, [pc, #288]	; (8005eac <HAL_CAN_RxFifo0MsgPendingCallback+0x480>)
 8005d8c:	731a      	strb	r2, [r3, #12]
 8005d8e:	e0bf      	b.n	8005f10 <HAL_CAN_RxFifo0MsgPendingCallback+0x4e4>
		}

		else if(Rx_Header.ExtId == (0x0B5<<20|UNIQUE_Code)){
 8005d90:	4b2c      	ldr	r3, [pc, #176]	; (8005e44 <HAL_CAN_RxFifo0MsgPendingCallback+0x418>)
 8005d92:	685a      	ldr	r2, [r3, #4]
 8005d94:	4b44      	ldr	r3, [pc, #272]	; (8005ea8 <HAL_CAN_RxFifo0MsgPendingCallback+0x47c>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f043 6335 	orr.w	r3, r3, #189792256	; 0xb500000
 8005d9c:	429a      	cmp	r2, r3
 8005d9e:	d120      	bne.n	8005de2 <HAL_CAN_RxFifo0MsgPendingCallback+0x3b6>
			vcell_15databyte[4].m_bytes[1] = Rx_data[0];
 8005da0:	4b2a      	ldr	r3, [pc, #168]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005da2:	781a      	ldrb	r2, [r3, #0]
 8005da4:	4b41      	ldr	r3, [pc, #260]	; (8005eac <HAL_CAN_RxFifo0MsgPendingCallback+0x480>)
 8005da6:	745a      	strb	r2, [r3, #17]
			vcell_15databyte[4].m_bytes[0] = Rx_data[1];
 8005da8:	4b28      	ldr	r3, [pc, #160]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005daa:	785a      	ldrb	r2, [r3, #1]
 8005dac:	4b3f      	ldr	r3, [pc, #252]	; (8005eac <HAL_CAN_RxFifo0MsgPendingCallback+0x480>)
 8005dae:	741a      	strb	r2, [r3, #16]
			vcell_15databyte[5].m_bytes[1] = Rx_data[2];
 8005db0:	4b26      	ldr	r3, [pc, #152]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005db2:	789a      	ldrb	r2, [r3, #2]
 8005db4:	4b3d      	ldr	r3, [pc, #244]	; (8005eac <HAL_CAN_RxFifo0MsgPendingCallback+0x480>)
 8005db6:	755a      	strb	r2, [r3, #21]
			vcell_15databyte[5].m_bytes[0] = Rx_data[3];
 8005db8:	4b24      	ldr	r3, [pc, #144]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005dba:	78da      	ldrb	r2, [r3, #3]
 8005dbc:	4b3b      	ldr	r3, [pc, #236]	; (8005eac <HAL_CAN_RxFifo0MsgPendingCallback+0x480>)
 8005dbe:	751a      	strb	r2, [r3, #20]
			vcell_15databyte[6].m_bytes[1] = Rx_data[4];
 8005dc0:	4b22      	ldr	r3, [pc, #136]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005dc2:	791a      	ldrb	r2, [r3, #4]
 8005dc4:	4b39      	ldr	r3, [pc, #228]	; (8005eac <HAL_CAN_RxFifo0MsgPendingCallback+0x480>)
 8005dc6:	765a      	strb	r2, [r3, #25]
			vcell_15databyte[6].m_bytes[0] = Rx_data[5];
 8005dc8:	4b20      	ldr	r3, [pc, #128]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005dca:	795a      	ldrb	r2, [r3, #5]
 8005dcc:	4b37      	ldr	r3, [pc, #220]	; (8005eac <HAL_CAN_RxFifo0MsgPendingCallback+0x480>)
 8005dce:	761a      	strb	r2, [r3, #24]
			vcell_15databyte[7].m_bytes[1] = Rx_data[6];
 8005dd0:	4b1e      	ldr	r3, [pc, #120]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005dd2:	799a      	ldrb	r2, [r3, #6]
 8005dd4:	4b35      	ldr	r3, [pc, #212]	; (8005eac <HAL_CAN_RxFifo0MsgPendingCallback+0x480>)
 8005dd6:	775a      	strb	r2, [r3, #29]
			vcell_15databyte[7].m_bytes[0] = Rx_data[7];
 8005dd8:	4b1c      	ldr	r3, [pc, #112]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005dda:	79da      	ldrb	r2, [r3, #7]
 8005ddc:	4b33      	ldr	r3, [pc, #204]	; (8005eac <HAL_CAN_RxFifo0MsgPendingCallback+0x480>)
 8005dde:	771a      	strb	r2, [r3, #28]
 8005de0:	e096      	b.n	8005f10 <HAL_CAN_RxFifo0MsgPendingCallback+0x4e4>
		}

		else if(Rx_Header.ExtId == (0x0B6<<20|UNIQUE_Code)){
 8005de2:	4b18      	ldr	r3, [pc, #96]	; (8005e44 <HAL_CAN_RxFifo0MsgPendingCallback+0x418>)
 8005de4:	685a      	ldr	r2, [r3, #4]
 8005de6:	4b30      	ldr	r3, [pc, #192]	; (8005ea8 <HAL_CAN_RxFifo0MsgPendingCallback+0x47c>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f043 6336 	orr.w	r3, r3, #190840832	; 0xb600000
 8005dee:	429a      	cmp	r2, r3
 8005df0:	d15e      	bne.n	8005eb0 <HAL_CAN_RxFifo0MsgPendingCallback+0x484>
			vcell_15databyte[8].m_bytes[1] = Rx_data[0];
 8005df2:	4b16      	ldr	r3, [pc, #88]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005df4:	781a      	ldrb	r2, [r3, #0]
 8005df6:	4b2d      	ldr	r3, [pc, #180]	; (8005eac <HAL_CAN_RxFifo0MsgPendingCallback+0x480>)
 8005df8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			vcell_15databyte[8].m_bytes[0] = Rx_data[1];
 8005dfc:	4b13      	ldr	r3, [pc, #76]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005dfe:	785a      	ldrb	r2, [r3, #1]
 8005e00:	4b2a      	ldr	r3, [pc, #168]	; (8005eac <HAL_CAN_RxFifo0MsgPendingCallback+0x480>)
 8005e02:	f883 2020 	strb.w	r2, [r3, #32]
			vcell_15databyte[9].m_bytes[1] = Rx_data[2];
 8005e06:	4b11      	ldr	r3, [pc, #68]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005e08:	789a      	ldrb	r2, [r3, #2]
 8005e0a:	4b28      	ldr	r3, [pc, #160]	; (8005eac <HAL_CAN_RxFifo0MsgPendingCallback+0x480>)
 8005e0c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
			vcell_15databyte[9].m_bytes[0] = Rx_data[3];
 8005e10:	4b0e      	ldr	r3, [pc, #56]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005e12:	78da      	ldrb	r2, [r3, #3]
 8005e14:	4b25      	ldr	r3, [pc, #148]	; (8005eac <HAL_CAN_RxFifo0MsgPendingCallback+0x480>)
 8005e16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			vcell_15databyte[10].m_bytes[1] = Rx_data[4];
 8005e1a:	4b0c      	ldr	r3, [pc, #48]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005e1c:	791a      	ldrb	r2, [r3, #4]
 8005e1e:	4b23      	ldr	r3, [pc, #140]	; (8005eac <HAL_CAN_RxFifo0MsgPendingCallback+0x480>)
 8005e20:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
			vcell_15databyte[10].m_bytes[0] = Rx_data[5];
 8005e24:	4b09      	ldr	r3, [pc, #36]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005e26:	795a      	ldrb	r2, [r3, #5]
 8005e28:	4b20      	ldr	r3, [pc, #128]	; (8005eac <HAL_CAN_RxFifo0MsgPendingCallback+0x480>)
 8005e2a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			vcell_15databyte[11].m_bytes[1] = Rx_data[6];
 8005e2e:	4b07      	ldr	r3, [pc, #28]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005e30:	799a      	ldrb	r2, [r3, #6]
 8005e32:	4b1e      	ldr	r3, [pc, #120]	; (8005eac <HAL_CAN_RxFifo0MsgPendingCallback+0x480>)
 8005e34:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
			vcell_15databyte[11].m_bytes[0] = Rx_data[7];
 8005e38:	4b04      	ldr	r3, [pc, #16]	; (8005e4c <HAL_CAN_RxFifo0MsgPendingCallback+0x420>)
 8005e3a:	79da      	ldrb	r2, [r3, #7]
 8005e3c:	4b1b      	ldr	r3, [pc, #108]	; (8005eac <HAL_CAN_RxFifo0MsgPendingCallback+0x480>)
 8005e3e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8005e42:	e065      	b.n	8005f10 <HAL_CAN_RxFifo0MsgPendingCallback+0x4e4>
 8005e44:	20001544 	.word	0x20001544
 8005e48:	20000ab4 	.word	0x20000ab4
 8005e4c:	2000138c 	.word	0x2000138c
 8005e50:	20001284 	.word	0x20001284
 8005e54:	200006a0 	.word	0x200006a0
 8005e58:	20000c7c 	.word	0x20000c7c
 8005e5c:	200006b0 	.word	0x200006b0
 8005e60:	20000c94 	.word	0x20000c94
 8005e64:	20000d38 	.word	0x20000d38
 8005e68:	200008b0 	.word	0x200008b0
 8005e6c:	20000ac4 	.word	0x20000ac4
 8005e70:	20000694 	.word	0x20000694
 8005e74:	20000ac5 	.word	0x20000ac5
 8005e78:	200012a8 	.word	0x200012a8
 8005e7c:	20000d50 	.word	0x20000d50
 8005e80:	200006dc 	.word	0x200006dc
 8005e84:	20000efd 	.word	0x20000efd
 8005e88:	200008d8 	.word	0x200008d8
 8005e8c:	200012b0 	.word	0x200012b0
 8005e90:	20000c8c 	.word	0x20000c8c
 8005e94:	20000681 	.word	0x20000681
 8005e98:	51eb851f 	.word	0x51eb851f
 8005e9c:	20001260 	.word	0x20001260
 8005ea0:	20000708 	.word	0x20000708
 8005ea4:	200008b4 	.word	0x200008b4
 8005ea8:	20000d3c 	.word	0x20000d3c
 8005eac:	20000ce8 	.word	0x20000ce8
		}

		else if(Rx_Header.ExtId == (0x0B7<<20|UNIQUE_Code)){
 8005eb0:	4b1f      	ldr	r3, [pc, #124]	; (8005f30 <HAL_CAN_RxFifo0MsgPendingCallback+0x504>)
 8005eb2:	685a      	ldr	r2, [r3, #4]
 8005eb4:	4b1f      	ldr	r3, [pc, #124]	; (8005f34 <HAL_CAN_RxFifo0MsgPendingCallback+0x508>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f043 6337 	orr.w	r3, r3, #191889408	; 0xb700000
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	d127      	bne.n	8005f10 <HAL_CAN_RxFifo0MsgPendingCallback+0x4e4>
			vcell_15databyte[12].m_bytes[1] = Rx_data[0];
 8005ec0:	4b1d      	ldr	r3, [pc, #116]	; (8005f38 <HAL_CAN_RxFifo0MsgPendingCallback+0x50c>)
 8005ec2:	781a      	ldrb	r2, [r3, #0]
 8005ec4:	4b1d      	ldr	r3, [pc, #116]	; (8005f3c <HAL_CAN_RxFifo0MsgPendingCallback+0x510>)
 8005ec6:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
			vcell_15databyte[12].m_bytes[0] = Rx_data[1];
 8005eca:	4b1b      	ldr	r3, [pc, #108]	; (8005f38 <HAL_CAN_RxFifo0MsgPendingCallback+0x50c>)
 8005ecc:	785a      	ldrb	r2, [r3, #1]
 8005ece:	4b1b      	ldr	r3, [pc, #108]	; (8005f3c <HAL_CAN_RxFifo0MsgPendingCallback+0x510>)
 8005ed0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			vcell_15databyte[13].m_bytes[1] = Rx_data[2];
 8005ed4:	4b18      	ldr	r3, [pc, #96]	; (8005f38 <HAL_CAN_RxFifo0MsgPendingCallback+0x50c>)
 8005ed6:	789a      	ldrb	r2, [r3, #2]
 8005ed8:	4b18      	ldr	r3, [pc, #96]	; (8005f3c <HAL_CAN_RxFifo0MsgPendingCallback+0x510>)
 8005eda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
			vcell_15databyte[13].m_bytes[0] = Rx_data[3];
 8005ede:	4b16      	ldr	r3, [pc, #88]	; (8005f38 <HAL_CAN_RxFifo0MsgPendingCallback+0x50c>)
 8005ee0:	78da      	ldrb	r2, [r3, #3]
 8005ee2:	4b16      	ldr	r3, [pc, #88]	; (8005f3c <HAL_CAN_RxFifo0MsgPendingCallback+0x510>)
 8005ee4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
			vcell_15databyte[14].m_bytes[1] = Rx_data[4];
 8005ee8:	4b13      	ldr	r3, [pc, #76]	; (8005f38 <HAL_CAN_RxFifo0MsgPendingCallback+0x50c>)
 8005eea:	791a      	ldrb	r2, [r3, #4]
 8005eec:	4b13      	ldr	r3, [pc, #76]	; (8005f3c <HAL_CAN_RxFifo0MsgPendingCallback+0x510>)
 8005eee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
			vcell_15databyte[14].m_bytes[0] = Rx_data[5];
 8005ef2:	4b11      	ldr	r3, [pc, #68]	; (8005f38 <HAL_CAN_RxFifo0MsgPendingCallback+0x50c>)
 8005ef4:	795a      	ldrb	r2, [r3, #5]
 8005ef6:	4b11      	ldr	r3, [pc, #68]	; (8005f3c <HAL_CAN_RxFifo0MsgPendingCallback+0x510>)
 8005ef8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
			vcell_15databyte[15].m_bytes[1] = Rx_data[6];
 8005efc:	4b0e      	ldr	r3, [pc, #56]	; (8005f38 <HAL_CAN_RxFifo0MsgPendingCallback+0x50c>)
 8005efe:	799a      	ldrb	r2, [r3, #6]
 8005f00:	4b0e      	ldr	r3, [pc, #56]	; (8005f3c <HAL_CAN_RxFifo0MsgPendingCallback+0x510>)
 8005f02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
			vcell_15databyte[15].m_bytes[0] = Rx_data[7];
 8005f06:	4b0c      	ldr	r3, [pc, #48]	; (8005f38 <HAL_CAN_RxFifo0MsgPendingCallback+0x50c>)
 8005f08:	79da      	ldrb	r2, [r3, #7]
 8005f0a:	4b0c      	ldr	r3, [pc, #48]	; (8005f3c <HAL_CAN_RxFifo0MsgPendingCallback+0x510>)
 8005f0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		}
			// ******************************End Cell  Voltage Data Send**************************************
	Rx_Header.ExtId = 0;
 8005f10:	4b07      	ldr	r3, [pc, #28]	; (8005f30 <HAL_CAN_RxFifo0MsgPendingCallback+0x504>)
 8005f12:	2200      	movs	r2, #0
 8005f14:	605a      	str	r2, [r3, #4]
	Rx_Header.StdId = 0;
 8005f16:	4b06      	ldr	r3, [pc, #24]	; (8005f30 <HAL_CAN_RxFifo0MsgPendingCallback+0x504>)
 8005f18:	2200      	movs	r2, #0
 8005f1a:	601a      	str	r2, [r3, #0]
	memset(Rx_data, 0, 8*sizeof(Rx_data[0]));
 8005f1c:	2208      	movs	r2, #8
 8005f1e:	2100      	movs	r1, #0
 8005f20:	4805      	ldr	r0, [pc, #20]	; (8005f38 <HAL_CAN_RxFifo0MsgPendingCallback+0x50c>)
 8005f22:	f007 feff 	bl	800dd24 <memset>
	}
}
 8005f26:	bf00      	nop
 8005f28:	3710      	adds	r7, #16
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}
 8005f2e:	bf00      	nop
 8005f30:	20001544 	.word	0x20001544
 8005f34:	20000d3c 	.word	0x20000d3c
 8005f38:	2000138c 	.word	0x2000138c
 8005f3c:	20000ce8 	.word	0x20000ce8

08005f40 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b082      	sub	sp, #8
 8005f44:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8005f46:	2300      	movs	r3, #0
 8005f48:	607b      	str	r3, [r7, #4]
 8005f4a:	4b0c      	ldr	r3, [pc, #48]	; (8005f7c <MX_DMA_Init+0x3c>)
 8005f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f4e:	4a0b      	ldr	r2, [pc, #44]	; (8005f7c <MX_DMA_Init+0x3c>)
 8005f50:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005f54:	6313      	str	r3, [r2, #48]	; 0x30
 8005f56:	4b09      	ldr	r3, [pc, #36]	; (8005f7c <MX_DMA_Init+0x3c>)
 8005f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f5e:	607b      	str	r3, [r7, #4]
 8005f60:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8005f62:	2200      	movs	r2, #0
 8005f64:	2100      	movs	r1, #0
 8005f66:	2038      	movs	r0, #56	; 0x38
 8005f68:	f004 f891 	bl	800a08e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8005f6c:	2038      	movs	r0, #56	; 0x38
 8005f6e:	f004 f8aa 	bl	800a0c6 <HAL_NVIC_EnableIRQ>

}
 8005f72:	bf00      	nop
 8005f74:	3708      	adds	r7, #8
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}
 8005f7a:	bf00      	nop
 8005f7c:	40023800 	.word	0x40023800

08005f80 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b088      	sub	sp, #32
 8005f84:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f86:	f107 030c 	add.w	r3, r7, #12
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	601a      	str	r2, [r3, #0]
 8005f8e:	605a      	str	r2, [r3, #4]
 8005f90:	609a      	str	r2, [r3, #8]
 8005f92:	60da      	str	r2, [r3, #12]
 8005f94:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005f96:	2300      	movs	r3, #0
 8005f98:	60bb      	str	r3, [r7, #8]
 8005f9a:	4b31      	ldr	r3, [pc, #196]	; (8006060 <MX_GPIO_Init+0xe0>)
 8005f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f9e:	4a30      	ldr	r2, [pc, #192]	; (8006060 <MX_GPIO_Init+0xe0>)
 8005fa0:	f043 0304 	orr.w	r3, r3, #4
 8005fa4:	6313      	str	r3, [r2, #48]	; 0x30
 8005fa6:	4b2e      	ldr	r3, [pc, #184]	; (8006060 <MX_GPIO_Init+0xe0>)
 8005fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005faa:	f003 0304 	and.w	r3, r3, #4
 8005fae:	60bb      	str	r3, [r7, #8]
 8005fb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	607b      	str	r3, [r7, #4]
 8005fb6:	4b2a      	ldr	r3, [pc, #168]	; (8006060 <MX_GPIO_Init+0xe0>)
 8005fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fba:	4a29      	ldr	r2, [pc, #164]	; (8006060 <MX_GPIO_Init+0xe0>)
 8005fbc:	f043 0301 	orr.w	r3, r3, #1
 8005fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8005fc2:	4b27      	ldr	r3, [pc, #156]	; (8006060 <MX_GPIO_Init+0xe0>)
 8005fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fc6:	f003 0301 	and.w	r3, r3, #1
 8005fca:	607b      	str	r3, [r7, #4]
 8005fcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005fce:	2300      	movs	r3, #0
 8005fd0:	603b      	str	r3, [r7, #0]
 8005fd2:	4b23      	ldr	r3, [pc, #140]	; (8006060 <MX_GPIO_Init+0xe0>)
 8005fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fd6:	4a22      	ldr	r2, [pc, #136]	; (8006060 <MX_GPIO_Init+0xe0>)
 8005fd8:	f043 0302 	orr.w	r3, r3, #2
 8005fdc:	6313      	str	r3, [r2, #48]	; 0x30
 8005fde:	4b20      	ldr	r3, [pc, #128]	; (8006060 <MX_GPIO_Init+0xe0>)
 8005fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fe2:	f003 0302 	and.w	r3, r3, #2
 8005fe6:	603b      	str	r3, [r7, #0]
 8005fe8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Led1_Pin|Led2_Pin, GPIO_PIN_RESET);
 8005fea:	2200      	movs	r2, #0
 8005fec:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8005ff0:	481c      	ldr	r0, [pc, #112]	; (8006064 <MX_GPIO_Init+0xe4>)
 8005ff2:	f004 fdaf 	bl	800ab54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Led3_Pin|Buzzer_Pin, GPIO_PIN_RESET);
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005ffc:	481a      	ldr	r0, [pc, #104]	; (8006068 <MX_GPIO_Init+0xe8>)
 8005ffe:	f004 fda9 	bl	800ab54 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = Led1_Pin|Led2_Pin;
 8006002:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8006006:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006008:	2301      	movs	r3, #1
 800600a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800600c:	2300      	movs	r3, #0
 800600e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006010:	2300      	movs	r3, #0
 8006012:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006014:	f107 030c 	add.w	r3, r7, #12
 8006018:	4619      	mov	r1, r3
 800601a:	4812      	ldr	r0, [pc, #72]	; (8006064 <MX_GPIO_Init+0xe4>)
 800601c:	f004 fbfc 	bl	800a818 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = Led3_Pin|Buzzer_Pin;
 8006020:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8006024:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006026:	2301      	movs	r3, #1
 8006028:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800602a:	2300      	movs	r3, #0
 800602c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800602e:	2300      	movs	r3, #0
 8006030:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006032:	f107 030c 	add.w	r3, r7, #12
 8006036:	4619      	mov	r1, r3
 8006038:	480b      	ldr	r0, [pc, #44]	; (8006068 <MX_GPIO_Init+0xe8>)
 800603a:	f004 fbed 	bl	800a818 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button2_Pin;
 800603e:	2380      	movs	r3, #128	; 0x80
 8006040:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006042:	2300      	movs	r3, #0
 8006044:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8006046:	2302      	movs	r3, #2
 8006048:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Button2_GPIO_Port, &GPIO_InitStruct);
 800604a:	f107 030c 	add.w	r3, r7, #12
 800604e:	4619      	mov	r1, r3
 8006050:	4805      	ldr	r0, [pc, #20]	; (8006068 <MX_GPIO_Init+0xe8>)
 8006052:	f004 fbe1 	bl	800a818 <HAL_GPIO_Init>

}
 8006056:	bf00      	nop
 8006058:	3720      	adds	r7, #32
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}
 800605e:	bf00      	nop
 8006060:	40023800 	.word	0x40023800
 8006064:	40020400 	.word	0x40020400
 8006068:	40020800 	.word	0x40020800

0800606c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8006070:	4b12      	ldr	r3, [pc, #72]	; (80060bc <MX_I2C1_Init+0x50>)
 8006072:	4a13      	ldr	r2, [pc, #76]	; (80060c0 <MX_I2C1_Init+0x54>)
 8006074:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8006076:	4b11      	ldr	r3, [pc, #68]	; (80060bc <MX_I2C1_Init+0x50>)
 8006078:	4a12      	ldr	r2, [pc, #72]	; (80060c4 <MX_I2C1_Init+0x58>)
 800607a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800607c:	4b0f      	ldr	r3, [pc, #60]	; (80060bc <MX_I2C1_Init+0x50>)
 800607e:	2200      	movs	r2, #0
 8006080:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8006082:	4b0e      	ldr	r3, [pc, #56]	; (80060bc <MX_I2C1_Init+0x50>)
 8006084:	2200      	movs	r2, #0
 8006086:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006088:	4b0c      	ldr	r3, [pc, #48]	; (80060bc <MX_I2C1_Init+0x50>)
 800608a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800608e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006090:	4b0a      	ldr	r3, [pc, #40]	; (80060bc <MX_I2C1_Init+0x50>)
 8006092:	2200      	movs	r2, #0
 8006094:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8006096:	4b09      	ldr	r3, [pc, #36]	; (80060bc <MX_I2C1_Init+0x50>)
 8006098:	2200      	movs	r2, #0
 800609a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800609c:	4b07      	ldr	r3, [pc, #28]	; (80060bc <MX_I2C1_Init+0x50>)
 800609e:	2200      	movs	r2, #0
 80060a0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80060a2:	4b06      	ldr	r3, [pc, #24]	; (80060bc <MX_I2C1_Init+0x50>)
 80060a4:	2200      	movs	r2, #0
 80060a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80060a8:	4804      	ldr	r0, [pc, #16]	; (80060bc <MX_I2C1_Init+0x50>)
 80060aa:	f004 fd85 	bl	800abb8 <HAL_I2C_Init>
 80060ae:	4603      	mov	r3, r0
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d001      	beq.n	80060b8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80060b4:	f000 fcae 	bl	8006a14 <Error_Handler>
  }

}
 80060b8:	bf00      	nop
 80060ba:	bd80      	pop	{r7, pc}
 80060bc:	200013c4 	.word	0x200013c4
 80060c0:	40005400 	.word	0x40005400
 80060c4:	000186a0 	.word	0x000186a0

080060c8 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 80060cc:	4b12      	ldr	r3, [pc, #72]	; (8006118 <MX_I2C2_Init+0x50>)
 80060ce:	4a13      	ldr	r2, [pc, #76]	; (800611c <MX_I2C2_Init+0x54>)
 80060d0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 80060d2:	4b11      	ldr	r3, [pc, #68]	; (8006118 <MX_I2C2_Init+0x50>)
 80060d4:	4a12      	ldr	r2, [pc, #72]	; (8006120 <MX_I2C2_Init+0x58>)
 80060d6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80060d8:	4b0f      	ldr	r3, [pc, #60]	; (8006118 <MX_I2C2_Init+0x50>)
 80060da:	2200      	movs	r2, #0
 80060dc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80060de:	4b0e      	ldr	r3, [pc, #56]	; (8006118 <MX_I2C2_Init+0x50>)
 80060e0:	2200      	movs	r2, #0
 80060e2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80060e4:	4b0c      	ldr	r3, [pc, #48]	; (8006118 <MX_I2C2_Init+0x50>)
 80060e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80060ea:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80060ec:	4b0a      	ldr	r3, [pc, #40]	; (8006118 <MX_I2C2_Init+0x50>)
 80060ee:	2200      	movs	r2, #0
 80060f0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80060f2:	4b09      	ldr	r3, [pc, #36]	; (8006118 <MX_I2C2_Init+0x50>)
 80060f4:	2200      	movs	r2, #0
 80060f6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80060f8:	4b07      	ldr	r3, [pc, #28]	; (8006118 <MX_I2C2_Init+0x50>)
 80060fa:	2200      	movs	r2, #0
 80060fc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80060fe:	4b06      	ldr	r3, [pc, #24]	; (8006118 <MX_I2C2_Init+0x50>)
 8006100:	2200      	movs	r2, #0
 8006102:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8006104:	4804      	ldr	r0, [pc, #16]	; (8006118 <MX_I2C2_Init+0x50>)
 8006106:	f004 fd57 	bl	800abb8 <HAL_I2C_Init>
 800610a:	4603      	mov	r3, r0
 800610c:	2b00      	cmp	r3, #0
 800610e:	d001      	beq.n	8006114 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8006110:	f000 fc80 	bl	8006a14 <Error_Handler>
  }

}
 8006114:	bf00      	nop
 8006116:	bd80      	pop	{r7, pc}
 8006118:	20001418 	.word	0x20001418
 800611c:	40005800 	.word	0x40005800
 8006120:	00061a80 	.word	0x00061a80

08006124 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b08c      	sub	sp, #48	; 0x30
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800612c:	f107 031c 	add.w	r3, r7, #28
 8006130:	2200      	movs	r2, #0
 8006132:	601a      	str	r2, [r3, #0]
 8006134:	605a      	str	r2, [r3, #4]
 8006136:	609a      	str	r2, [r3, #8]
 8006138:	60da      	str	r2, [r3, #12]
 800613a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	4a33      	ldr	r2, [pc, #204]	; (8006210 <HAL_I2C_MspInit+0xec>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d12d      	bne.n	80061a2 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006146:	2300      	movs	r3, #0
 8006148:	61bb      	str	r3, [r7, #24]
 800614a:	4b32      	ldr	r3, [pc, #200]	; (8006214 <HAL_I2C_MspInit+0xf0>)
 800614c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800614e:	4a31      	ldr	r2, [pc, #196]	; (8006214 <HAL_I2C_MspInit+0xf0>)
 8006150:	f043 0302 	orr.w	r3, r3, #2
 8006154:	6313      	str	r3, [r2, #48]	; 0x30
 8006156:	4b2f      	ldr	r3, [pc, #188]	; (8006214 <HAL_I2C_MspInit+0xf0>)
 8006158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800615a:	f003 0302 	and.w	r3, r3, #2
 800615e:	61bb      	str	r3, [r7, #24]
 8006160:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8006162:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006166:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006168:	2312      	movs	r3, #18
 800616a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800616c:	2301      	movs	r3, #1
 800616e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006170:	2303      	movs	r3, #3
 8006172:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006174:	2304      	movs	r3, #4
 8006176:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006178:	f107 031c 	add.w	r3, r7, #28
 800617c:	4619      	mov	r1, r3
 800617e:	4826      	ldr	r0, [pc, #152]	; (8006218 <HAL_I2C_MspInit+0xf4>)
 8006180:	f004 fb4a 	bl	800a818 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006184:	2300      	movs	r3, #0
 8006186:	617b      	str	r3, [r7, #20]
 8006188:	4b22      	ldr	r3, [pc, #136]	; (8006214 <HAL_I2C_MspInit+0xf0>)
 800618a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800618c:	4a21      	ldr	r2, [pc, #132]	; (8006214 <HAL_I2C_MspInit+0xf0>)
 800618e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006192:	6413      	str	r3, [r2, #64]	; 0x40
 8006194:	4b1f      	ldr	r3, [pc, #124]	; (8006214 <HAL_I2C_MspInit+0xf0>)
 8006196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006198:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800619c:	617b      	str	r3, [r7, #20]
 800619e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80061a0:	e031      	b.n	8006206 <HAL_I2C_MspInit+0xe2>
  else if(i2cHandle->Instance==I2C2)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a1d      	ldr	r2, [pc, #116]	; (800621c <HAL_I2C_MspInit+0xf8>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d12c      	bne.n	8006206 <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80061ac:	2300      	movs	r3, #0
 80061ae:	613b      	str	r3, [r7, #16]
 80061b0:	4b18      	ldr	r3, [pc, #96]	; (8006214 <HAL_I2C_MspInit+0xf0>)
 80061b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061b4:	4a17      	ldr	r2, [pc, #92]	; (8006214 <HAL_I2C_MspInit+0xf0>)
 80061b6:	f043 0302 	orr.w	r3, r3, #2
 80061ba:	6313      	str	r3, [r2, #48]	; 0x30
 80061bc:	4b15      	ldr	r3, [pc, #84]	; (8006214 <HAL_I2C_MspInit+0xf0>)
 80061be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061c0:	f003 0302 	and.w	r3, r3, #2
 80061c4:	613b      	str	r3, [r7, #16]
 80061c6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80061c8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80061cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80061ce:	2312      	movs	r3, #18
 80061d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80061d2:	2301      	movs	r3, #1
 80061d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80061d6:	2303      	movs	r3, #3
 80061d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80061da:	2304      	movs	r3, #4
 80061dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80061de:	f107 031c 	add.w	r3, r7, #28
 80061e2:	4619      	mov	r1, r3
 80061e4:	480c      	ldr	r0, [pc, #48]	; (8006218 <HAL_I2C_MspInit+0xf4>)
 80061e6:	f004 fb17 	bl	800a818 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80061ea:	2300      	movs	r3, #0
 80061ec:	60fb      	str	r3, [r7, #12]
 80061ee:	4b09      	ldr	r3, [pc, #36]	; (8006214 <HAL_I2C_MspInit+0xf0>)
 80061f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061f2:	4a08      	ldr	r2, [pc, #32]	; (8006214 <HAL_I2C_MspInit+0xf0>)
 80061f4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80061f8:	6413      	str	r3, [r2, #64]	; 0x40
 80061fa:	4b06      	ldr	r3, [pc, #24]	; (8006214 <HAL_I2C_MspInit+0xf0>)
 80061fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006202:	60fb      	str	r3, [r7, #12]
 8006204:	68fb      	ldr	r3, [r7, #12]
}
 8006206:	bf00      	nop
 8006208:	3730      	adds	r7, #48	; 0x30
 800620a:	46bd      	mov	sp, r7
 800620c:	bd80      	pop	{r7, pc}
 800620e:	bf00      	nop
 8006210:	40005400 	.word	0x40005400
 8006214:	40023800 	.word	0x40023800
 8006218:	40020400 	.word	0x40020400
 800621c:	40005800 	.word	0x40005800

08006220 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	af00      	add	r7, sp, #0

  hiwdg.Instance = IWDG;
 8006224:	4b09      	ldr	r3, [pc, #36]	; (800624c <MX_IWDG_Init+0x2c>)
 8006226:	4a0a      	ldr	r2, [pc, #40]	; (8006250 <MX_IWDG_Init+0x30>)
 8006228:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 800622a:	4b08      	ldr	r3, [pc, #32]	; (800624c <MX_IWDG_Init+0x2c>)
 800622c:	2204      	movs	r2, #4
 800622e:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 8006230:	4b06      	ldr	r3, [pc, #24]	; (800624c <MX_IWDG_Init+0x2c>)
 8006232:	f640 72ff 	movw	r2, #4095	; 0xfff
 8006236:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8006238:	4804      	ldr	r0, [pc, #16]	; (800624c <MX_IWDG_Init+0x2c>)
 800623a:	f005 fbb9 	bl	800b9b0 <HAL_IWDG_Init>
 800623e:	4603      	mov	r3, r0
 8006240:	2b00      	cmp	r3, #0
 8006242:	d001      	beq.n	8006248 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8006244:	f000 fbe6 	bl	8006a14 <Error_Handler>
  }

}
 8006248:	bf00      	nop
 800624a:	bd80      	pop	{r7, pc}
 800624c:	2000146c 	.word	0x2000146c
 8006250:	40003000 	.word	0x40003000

08006254 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006258:	f002 fb54 	bl	8008904 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800625c:	f000 f896 	bl	800638c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006260:	f7ff fe8e 	bl	8005f80 <MX_GPIO_Init>
  MX_DMA_Init();
 8006264:	f7ff fe6c 	bl	8005f40 <MX_DMA_Init>
  MX_I2C2_Init();
 8006268:	f7ff ff2e 	bl	80060c8 <MX_I2C2_Init>
  MX_TIM1_Init();
 800626c:	f002 f804 	bl	8008278 <MX_TIM1_Init>
  MX_CAN1_Init();
 8006270:	f7ff fa98 	bl	80057a4 <MX_CAN1_Init>
  MX_I2C1_Init();
 8006274:	f7ff fefa 	bl	800606c <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8006278:	f002 fa62 	bl	8008740 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 800627c:	f7ff f92c 	bl	80054d8 <MX_ADC1_Init>
  MX_TIM2_Init();
 8006280:	f002 f89a 	bl	80083b8 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8006284:	f002 fa32 	bl	80086ec <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8006288:	f002 f8e2 	bl	8008450 <MX_TIM3_Init>
  MX_IWDG_Init();
 800628c:	f7ff ffc8 	bl	8006220 <MX_IWDG_Init>
  MX_TIM4_Init();
 8006290:	f002 f92c 	bl	80084ec <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(500);
 8006294:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006298:	f002 fba2 	bl	80089e0 <HAL_Delay>
  Charger_Mode = 0;
 800629c:	4b2e      	ldr	r3, [pc, #184]	; (8006358 <main+0x104>)
 800629e:	2200      	movs	r2, #0
 80062a0:	701a      	strb	r2, [r3, #0]
  flag_CHARGE_MODE=0;
 80062a2:	4b2e      	ldr	r3, [pc, #184]	; (800635c <main+0x108>)
 80062a4:	2200      	movs	r2, #0
 80062a6:	701a      	strb	r2, [r3, #0]
  Eror_Code = 0;
 80062a8:	4b2d      	ldr	r3, [pc, #180]	; (8006360 <main+0x10c>)
 80062aa:	2200      	movs	r2, #0
 80062ac:	701a      	strb	r2, [r3, #0]
  CHARGER_ON_Init();
 80062ae:	f000 f8f9 	bl	80064a4 <CHARGER_ON_Init>
  reset=0;
 80062b2:	4b2c      	ldr	r3, [pc, #176]	; (8006364 <main+0x110>)
 80062b4:	2200      	movs	r2, #0
 80062b6:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  EEPROM_isDeviceReady(0XA0);
 80062b8:	20a0      	movs	r0, #160	; 0xa0
 80062ba:	f7ff f8d1 	bl	8005460 <EEPROM_isDeviceReady>
  EEPROM_WriteData(10, 15);
 80062be:	210f      	movs	r1, #15
 80062c0:	200a      	movs	r0, #10
 80062c2:	f7ff f8eb 	bl	800549c <EEPROM_WriteData>
  HAL_UART_Receive_IT(&huart1, &buffer_serial, 1);
 80062c6:	2201      	movs	r2, #1
 80062c8:	4927      	ldr	r1, [pc, #156]	; (8006368 <main+0x114>)
 80062ca:	4828      	ldr	r0, [pc, #160]	; (800636c <main+0x118>)
 80062cc:	f007 f954 	bl	800d578 <HAL_UART_Receive_IT>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(Charger_Mode==1) 		{
 80062d0:	4b21      	ldr	r3, [pc, #132]	; (8006358 <main+0x104>)
 80062d2:	781b      	ldrb	r3, [r3, #0]
 80062d4:	2b01      	cmp	r3, #1
 80062d6:	d105      	bne.n	80062e4 <main+0x90>
		  Display_ChargeMode();
 80062d8:	f000 fa2e 	bl	8006738 <Display_ChargeMode>
		  flag_charge = 1;
 80062dc:	4b24      	ldr	r3, [pc, #144]	; (8006370 <main+0x11c>)
 80062de:	2201      	movs	r2, #1
 80062e0:	701a      	strb	r2, [r3, #0]
 80062e2:	e008      	b.n	80062f6 <main+0xa2>
	  }
	  else if (Charger_Mode==2)	Display_ProtectionMode();
 80062e4:	4b1c      	ldr	r3, [pc, #112]	; (8006358 <main+0x104>)
 80062e6:	781b      	ldrb	r3, [r3, #0]
 80062e8:	2b02      	cmp	r3, #2
 80062ea:	d102      	bne.n	80062f2 <main+0x9e>
 80062ec:	f000 f9f8 	bl	80066e0 <Display_ProtectionMode>
 80062f0:	e001      	b.n	80062f6 <main+0xa2>
	  else						Display_StanbyMode();
 80062f2:	f000 f97d 	bl	80065f0 <Display_StanbyMode>

	  if(flag_charge == 1 && Charger_Mode == 0){	// Deteksi perubahan state dari charge ke standby
 80062f6:	4b1e      	ldr	r3, [pc, #120]	; (8006370 <main+0x11c>)
 80062f8:	781b      	ldrb	r3, [r3, #0]
 80062fa:	2b01      	cmp	r3, #1
 80062fc:	d127      	bne.n	800634e <main+0xfa>
 80062fe:	4b16      	ldr	r3, [pc, #88]	; (8006358 <main+0x104>)
 8006300:	781b      	ldrb	r3, [r3, #0]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d123      	bne.n	800634e <main+0xfa>
		  if(flag_FullCharge == 1) send=6;
 8006306:	4b1b      	ldr	r3, [pc, #108]	; (8006374 <main+0x120>)
 8006308:	781b      	ldrb	r3, [r3, #0]
 800630a:	2b01      	cmp	r3, #1
 800630c:	d102      	bne.n	8006314 <main+0xc0>
 800630e:	4b1a      	ldr	r3, [pc, #104]	; (8006378 <main+0x124>)
 8006310:	2206      	movs	r2, #6
 8006312:	701a      	strb	r2, [r3, #0]
		  if(flag_ForceSwap == 1) send=5;
 8006314:	4b19      	ldr	r3, [pc, #100]	; (800637c <main+0x128>)
 8006316:	781b      	ldrb	r3, [r3, #0]
 8006318:	2b01      	cmp	r3, #1
 800631a:	d102      	bne.n	8006322 <main+0xce>
 800631c:	4b16      	ldr	r3, [pc, #88]	; (8006378 <main+0x124>)
 800631e:	2205      	movs	r2, #5
 8006320:	701a      	strb	r2, [r3, #0]

		  Ready_Handshaking = 0;					// Variable bantu untuk delay handshaking
 8006322:	4b17      	ldr	r3, [pc, #92]	; (8006380 <main+0x12c>)
 8006324:	2200      	movs	r2, #0
 8006326:	701a      	strb	r2, [r3, #0]
		  Delay_ForceSWAP += 1;
 8006328:	4b16      	ldr	r3, [pc, #88]	; (8006384 <main+0x130>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	3301      	adds	r3, #1
 800632e:	4a15      	ldr	r2, [pc, #84]	; (8006384 <main+0x130>)
 8006330:	6013      	str	r3, [r2, #0]
		  if(Delay_ForceSWAP >= 300){
 8006332:	4b14      	ldr	r3, [pc, #80]	; (8006384 <main+0x130>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800633a:	db08      	blt.n	800634e <main+0xfa>
			  Ready_Handshaking = 1;
 800633c:	4b10      	ldr	r3, [pc, #64]	; (8006380 <main+0x12c>)
 800633e:	2201      	movs	r2, #1
 8006340:	701a      	strb	r2, [r3, #0]
			  flag_charge = 0;
 8006342:	4b0b      	ldr	r3, [pc, #44]	; (8006370 <main+0x11c>)
 8006344:	2200      	movs	r2, #0
 8006346:	701a      	strb	r2, [r3, #0]
			  Delay_ForceSWAP = 0;
 8006348:	4b0e      	ldr	r3, [pc, #56]	; (8006384 <main+0x130>)
 800634a:	2200      	movs	r2, #0
 800634c:	601a      	str	r2, [r3, #0]
		  }
	  }

	  HAL_IWDG_Refresh(&hiwdg);
 800634e:	480e      	ldr	r0, [pc, #56]	; (8006388 <main+0x134>)
 8006350:	f005 fb67 	bl	800ba22 <HAL_IWDG_Refresh>
	  if(Charger_Mode==1) 		{
 8006354:	e7bc      	b.n	80062d0 <main+0x7c>
 8006356:	bf00      	nop
 8006358:	2000071c 	.word	0x2000071c
 800635c:	200006e4 	.word	0x200006e4
 8006360:	20000690 	.word	0x20000690
 8006364:	200006ec 	.word	0x200006ec
 8006368:	20001560 	.word	0x20001560
 800636c:	20003ed8 	.word	0x20003ed8
 8006370:	20000efc 	.word	0x20000efc
 8006374:	20001264 	.word	0x20001264
 8006378:	200008f0 	.word	0x200008f0
 800637c:	20000680 	.word	0x20000680
 8006380:	200010a8 	.word	0x200010a8
 8006384:	20000258 	.word	0x20000258
 8006388:	2000146c 	.word	0x2000146c

0800638c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b092      	sub	sp, #72	; 0x48
 8006390:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006392:	f107 0318 	add.w	r3, r7, #24
 8006396:	2230      	movs	r2, #48	; 0x30
 8006398:	2100      	movs	r1, #0
 800639a:	4618      	mov	r0, r3
 800639c:	f007 fcc2 	bl	800dd24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80063a0:	1d3b      	adds	r3, r7, #4
 80063a2:	2200      	movs	r2, #0
 80063a4:	601a      	str	r2, [r3, #0]
 80063a6:	605a      	str	r2, [r3, #4]
 80063a8:	609a      	str	r2, [r3, #8]
 80063aa:	60da      	str	r2, [r3, #12]
 80063ac:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80063ae:	230a      	movs	r3, #10
 80063b0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80063b2:	2301      	movs	r3, #1
 80063b4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80063b6:	2310      	movs	r3, #16
 80063b8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80063ba:	2301      	movs	r3, #1
 80063bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80063be:	2302      	movs	r3, #2
 80063c0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80063c2:	2300      	movs	r3, #0
 80063c4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = 13;
 80063c6:	230d      	movs	r3, #13
 80063c8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 195;
 80063ca:	23c3      	movs	r3, #195	; 0xc3
 80063cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80063ce:	2302      	movs	r3, #2
 80063d0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80063d2:	2304      	movs	r3, #4
 80063d4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80063d6:	f107 0318 	add.w	r3, r7, #24
 80063da:	4618      	mov	r0, r3
 80063dc:	f005 fb30 	bl	800ba40 <HAL_RCC_OscConfig>
 80063e0:	4603      	mov	r3, r0
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d001      	beq.n	80063ea <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80063e6:	f000 fb15 	bl	8006a14 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80063ea:	230f      	movs	r3, #15
 80063ec:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80063ee:	2302      	movs	r3, #2
 80063f0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80063f2:	2300      	movs	r3, #0
 80063f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80063f6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80063fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80063fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006400:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8006402:	1d3b      	adds	r3, r7, #4
 8006404:	2103      	movs	r1, #3
 8006406:	4618      	mov	r0, r3
 8006408:	f005 fd6a 	bl	800bee0 <HAL_RCC_ClockConfig>
 800640c:	4603      	mov	r3, r0
 800640e:	2b00      	cmp	r3, #0
 8006410:	d001      	beq.n	8006416 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8006412:	f000 faff 	bl	8006a14 <Error_Handler>
  }
}
 8006416:	bf00      	nop
 8006418:	3748      	adds	r7, #72	; 0x48
 800641a:	46bd      	mov	sp, r7
 800641c:	bd80      	pop	{r7, pc}
	...

08006420 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006420:	b480      	push	{r7}
 8006422:	b083      	sub	sp, #12
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
	if (hadc->Instance==ADC1)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a13      	ldr	r2, [pc, #76]	; (800647c <HAL_ADC_ConvCpltCallback+0x5c>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d11f      	bne.n	8006472 <HAL_ADC_ConvCpltCallback+0x52>
	{
		ADC_VoutN = ADC_value[0];
 8006432:	4b13      	ldr	r3, [pc, #76]	; (8006480 <HAL_ADC_ConvCpltCallback+0x60>)
 8006434:	881a      	ldrh	r2, [r3, #0]
 8006436:	4b13      	ldr	r3, [pc, #76]	; (8006484 <HAL_ADC_ConvCpltCallback+0x64>)
 8006438:	801a      	strh	r2, [r3, #0]
		ADC_VoutP = ADC_value[1];
 800643a:	4b11      	ldr	r3, [pc, #68]	; (8006480 <HAL_ADC_ConvCpltCallback+0x60>)
 800643c:	885a      	ldrh	r2, [r3, #2]
 800643e:	4b12      	ldr	r3, [pc, #72]	; (8006488 <HAL_ADC_ConvCpltCallback+0x68>)
 8006440:	801a      	strh	r2, [r3, #0]
		ADC_Iin = ADC_value[2];
 8006442:	4b0f      	ldr	r3, [pc, #60]	; (8006480 <HAL_ADC_ConvCpltCallback+0x60>)
 8006444:	889a      	ldrh	r2, [r3, #4]
 8006446:	4b11      	ldr	r3, [pc, #68]	; (800648c <HAL_ADC_ConvCpltCallback+0x6c>)
 8006448:	801a      	strh	r2, [r3, #0]
		ADC_temp1 = ADC_value[3];
 800644a:	4b0d      	ldr	r3, [pc, #52]	; (8006480 <HAL_ADC_ConvCpltCallback+0x60>)
 800644c:	88da      	ldrh	r2, [r3, #6]
 800644e:	4b10      	ldr	r3, [pc, #64]	; (8006490 <HAL_ADC_ConvCpltCallback+0x70>)
 8006450:	801a      	strh	r2, [r3, #0]
		ADC_temp2 = ADC_value[4];
 8006452:	4b0b      	ldr	r3, [pc, #44]	; (8006480 <HAL_ADC_ConvCpltCallback+0x60>)
 8006454:	891a      	ldrh	r2, [r3, #8]
 8006456:	4b0f      	ldr	r3, [pc, #60]	; (8006494 <HAL_ADC_ConvCpltCallback+0x74>)
 8006458:	801a      	strh	r2, [r3, #0]
		ADC_VinN = ADC_value[5];
 800645a:	4b09      	ldr	r3, [pc, #36]	; (8006480 <HAL_ADC_ConvCpltCallback+0x60>)
 800645c:	895a      	ldrh	r2, [r3, #10]
 800645e:	4b0e      	ldr	r3, [pc, #56]	; (8006498 <HAL_ADC_ConvCpltCallback+0x78>)
 8006460:	801a      	strh	r2, [r3, #0]
		ADC_VinP = ADC_value[6];
 8006462:	4b07      	ldr	r3, [pc, #28]	; (8006480 <HAL_ADC_ConvCpltCallback+0x60>)
 8006464:	899a      	ldrh	r2, [r3, #12]
 8006466:	4b0d      	ldr	r3, [pc, #52]	; (800649c <HAL_ADC_ConvCpltCallback+0x7c>)
 8006468:	801a      	strh	r2, [r3, #0]
		ADC_Iout = ADC_value[7];
 800646a:	4b05      	ldr	r3, [pc, #20]	; (8006480 <HAL_ADC_ConvCpltCallback+0x60>)
 800646c:	89da      	ldrh	r2, [r3, #14]
 800646e:	4b0c      	ldr	r3, [pc, #48]	; (80064a0 <HAL_ADC_ConvCpltCallback+0x80>)
 8006470:	801a      	strh	r2, [r3, #0]
	}
}
 8006472:	bf00      	nop
 8006474:	370c      	adds	r7, #12
 8006476:	46bd      	mov	sp, r7
 8006478:	bc80      	pop	{r7}
 800647a:	4770      	bx	lr
 800647c:	40012000 	.word	0x40012000
 8006480:	20000904 	.word	0x20000904
 8006484:	20000692 	.word	0x20000692
 8006488:	200008e4 	.word	0x200008e4
 800648c:	200006b2 	.word	0x200006b2
 8006490:	200008ee 	.word	0x200008ee
 8006494:	20000696 	.word	0x20000696
 8006498:	20000ca4 	.word	0x20000ca4
 800649c:	20000710 	.word	0x20000710
 80064a0:	200006f8 	.word	0x200006f8

080064a4 <CHARGER_ON_Init>:

void CHARGER_ON_Init(void)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, Buzzer_Pin,1);
 80064a8:	2201      	movs	r2, #1
 80064aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80064ae:	4845      	ldr	r0, [pc, #276]	; (80065c4 <CHARGER_ON_Init+0x120>)
 80064b0:	f004 fb50 	bl	800ab54 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, Led3_Pin,1);
 80064b4:	2201      	movs	r2, #1
 80064b6:	2140      	movs	r1, #64	; 0x40
 80064b8:	4842      	ldr	r0, [pc, #264]	; (80065c4 <CHARGER_ON_Init+0x120>)
 80064ba:	f004 fb4b 	bl	800ab54 <HAL_GPIO_WritePin>
	HAL_Delay(300);
 80064be:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80064c2:	f002 fa8d 	bl	80089e0 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOC, Buzzer_Pin);
 80064c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80064ca:	483e      	ldr	r0, [pc, #248]	; (80065c4 <CHARGER_ON_Init+0x120>)
 80064cc:	f004 fb5a 	bl	800ab84 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOC, Led3_Pin);
 80064d0:	2140      	movs	r1, #64	; 0x40
 80064d2:	483c      	ldr	r0, [pc, #240]	; (80065c4 <CHARGER_ON_Init+0x120>)
 80064d4:	f004 fb56 	bl	800ab84 <HAL_GPIO_TogglePin>
	HAL_Delay(300);
 80064d8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80064dc:	f002 fa80 	bl	80089e0 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOC, Buzzer_Pin);
 80064e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80064e4:	4837      	ldr	r0, [pc, #220]	; (80065c4 <CHARGER_ON_Init+0x120>)
 80064e6:	f004 fb4d 	bl	800ab84 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOC, Led3_Pin);
 80064ea:	2140      	movs	r1, #64	; 0x40
 80064ec:	4835      	ldr	r0, [pc, #212]	; (80065c4 <CHARGER_ON_Init+0x120>)
 80064ee:	f004 fb49 	bl	800ab84 <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 80064f2:	2064      	movs	r0, #100	; 0x64
 80064f4:	f002 fa74 	bl	80089e0 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOC, Buzzer_Pin);
 80064f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80064fc:	4831      	ldr	r0, [pc, #196]	; (80065c4 <CHARGER_ON_Init+0x120>)
 80064fe:	f004 fb41 	bl	800ab84 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOC, Led3_Pin);
 8006502:	2140      	movs	r1, #64	; 0x40
 8006504:	482f      	ldr	r0, [pc, #188]	; (80065c4 <CHARGER_ON_Init+0x120>)
 8006506:	f004 fb3d 	bl	800ab84 <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 800650a:	2064      	movs	r0, #100	; 0x64
 800650c:	f002 fa68 	bl	80089e0 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOC, Buzzer_Pin);
 8006510:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006514:	482b      	ldr	r0, [pc, #172]	; (80065c4 <CHARGER_ON_Init+0x120>)
 8006516:	f004 fb35 	bl	800ab84 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOC, Led3_Pin);
 800651a:	2140      	movs	r1, #64	; 0x40
 800651c:	4829      	ldr	r0, [pc, #164]	; (80065c4 <CHARGER_ON_Init+0x120>)
 800651e:	f004 fb31 	bl	800ab84 <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 8006522:	2064      	movs	r0, #100	; 0x64
 8006524:	f002 fa5c 	bl	80089e0 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOC, Buzzer_Pin);
 8006528:	f44f 7180 	mov.w	r1, #256	; 0x100
 800652c:	4825      	ldr	r0, [pc, #148]	; (80065c4 <CHARGER_ON_Init+0x120>)
 800652e:	f004 fb29 	bl	800ab84 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOC, Led3_Pin);
 8006532:	2140      	movs	r1, #64	; 0x40
 8006534:	4823      	ldr	r0, [pc, #140]	; (80065c4 <CHARGER_ON_Init+0x120>)
 8006536:	f004 fb25 	bl	800ab84 <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 800653a:	2064      	movs	r0, #100	; 0x64
 800653c:	f002 fa50 	bl	80089e0 <HAL_Delay>

	SSD1306_Init();
 8006540:	f000 fa6e 	bl	8006a20 <SSD1306_Init>
	HAL_Delay(1000);
 8006544:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006548:	f002 fa4a 	bl	80089e0 <HAL_Delay>
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800654c:	2000      	movs	r0, #0
 800654e:	f000 fb53 	bl	8006bf8 <SSD1306_Fill>
	SSD1306_UpdateScreen();
 8006552:	f000 fb23 	bl	8006b9c <SSD1306_UpdateScreen>

	CAN_Setting();
 8006556:	f7ff f9ab 	bl	80058b0 <CAN_Setting>

	SSD1306_GotoXY (15,10);
 800655a:	210a      	movs	r1, #10
 800655c:	200f      	movs	r0, #15
 800655e:	f000 fbc1 	bl	8006ce4 <SSD1306_GotoXY>
	SSD1306_Puts ("GEN-I Charger", &Font_7x10, 1);
 8006562:	2201      	movs	r2, #1
 8006564:	4918      	ldr	r1, [pc, #96]	; (80065c8 <CHARGER_ON_Init+0x124>)
 8006566:	4819      	ldr	r0, [pc, #100]	; (80065cc <CHARGER_ON_Init+0x128>)
 8006568:	f000 fc52 	bl	8006e10 <SSD1306_Puts>
	SSD1306_GotoXY (50, 30);
 800656c:	211e      	movs	r1, #30
 800656e:	2032      	movs	r0, #50	; 0x32
 8006570:	f000 fbb8 	bl	8006ce4 <SSD1306_GotoXY>
	SSD1306_Puts ("V1.0", &Font_7x10, 1);
 8006574:	2201      	movs	r2, #1
 8006576:	4914      	ldr	r1, [pc, #80]	; (80065c8 <CHARGER_ON_Init+0x124>)
 8006578:	4815      	ldr	r0, [pc, #84]	; (80065d0 <CHARGER_ON_Init+0x12c>)
 800657a:	f000 fc49 	bl	8006e10 <SSD1306_Puts>
	SSD1306_UpdateScreen(); //display
 800657e:	f000 fb0d 	bl	8006b9c <SSD1306_UpdateScreen>
	SSD1306_Fill (0);
 8006582:	2000      	movs	r0, #0
 8006584:	f000 fb38 	bl	8006bf8 <SSD1306_Fill>

	Ready_Handshaking = 1;
 8006588:	4b12      	ldr	r3, [pc, #72]	; (80065d4 <CHARGER_ON_Init+0x130>)
 800658a:	2201      	movs	r2, #1
 800658c:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Start(&htim1);
 800658e:	4812      	ldr	r0, [pc, #72]	; (80065d8 <CHARGER_ON_Init+0x134>)
 8006590:	f005 fee2 	bl	800c358 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8006594:	2100      	movs	r1, #0
 8006596:	4810      	ldr	r0, [pc, #64]	; (80065d8 <CHARGER_ON_Init+0x134>)
 8006598:	f006 f80a 	bl	800c5b0 <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start_IT(&htim2);
 800659c:	480f      	ldr	r0, [pc, #60]	; (80065dc <CHARGER_ON_Init+0x138>)
 800659e:	f005 ff41 	bl	800c424 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 80065a2:	480f      	ldr	r0, [pc, #60]	; (80065e0 <CHARGER_ON_Init+0x13c>)
 80065a4:	f005 ff3e 	bl	800c424 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim4);
 80065a8:	480e      	ldr	r0, [pc, #56]	; (80065e4 <CHARGER_ON_Init+0x140>)
 80065aa:	f005 ff3b 	bl	800c424 <HAL_TIM_Base_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADC_value, 8);
 80065ae:	2208      	movs	r2, #8
 80065b0:	490d      	ldr	r1, [pc, #52]	; (80065e8 <CHARGER_ON_Init+0x144>)
 80065b2:	480e      	ldr	r0, [pc, #56]	; (80065ec <CHARGER_ON_Init+0x148>)
 80065b4:	f002 fa7a 	bl	8008aac <HAL_ADC_Start_DMA>
	HAL_Delay(1000);
 80065b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80065bc:	f002 fa10 	bl	80089e0 <HAL_Delay>
//	Charger_Mode=1;
}
 80065c0:	bf00      	nop
 80065c2:	bd80      	pop	{r7, pc}
 80065c4:	40020800 	.word	0x40020800
 80065c8:	20000044 	.word	0x20000044
 80065cc:	08010348 	.word	0x08010348
 80065d0:	08010358 	.word	0x08010358
 80065d4:	200010a8 	.word	0x200010a8
 80065d8:	20003e08 	.word	0x20003e08
 80065dc:	20003e50 	.word	0x20003e50
 80065e0:	20003dc0 	.word	0x20003dc0
 80065e4:	20003d78 	.word	0x20003d78
 80065e8:	20000904 	.word	0x20000904
 80065ec:	200012dc 	.word	0x200012dc

080065f0 <Display_StanbyMode>:

void Display_StanbyMode(void){
 80065f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80065f4:	b08a      	sub	sp, #40	; 0x28
 80065f6:	af08      	add	r7, sp, #32
	SSD1306_Fill (0);
 80065f8:	2000      	movs	r0, #0
 80065fa:	f000 fafd 	bl	8006bf8 <SSD1306_Fill>
	SSD1306_GotoXY (20,30);
 80065fe:	211e      	movs	r1, #30
 8006600:	2014      	movs	r0, #20
 8006602:	f000 fb6f 	bl	8006ce4 <SSD1306_GotoXY>
	SSD1306_Puts ("STANBY-Mode", &Font_7x10, 1);
 8006606:	2201      	movs	r2, #1
 8006608:	492a      	ldr	r1, [pc, #168]	; (80066b4 <Display_StanbyMode+0xc4>)
 800660a:	482b      	ldr	r0, [pc, #172]	; (80066b8 <Display_StanbyMode+0xc8>)
 800660c:	f000 fc00 	bl	8006e10 <SSD1306_Puts>
	SSD1306_UpdateScreen(); //display
 8006610:	f000 fac4 	bl	8006b9c <SSD1306_UpdateScreen>
	HAL_GPIO_WritePin(GPIOC, Buzzer_Pin, 0);
 8006614:	2200      	movs	r2, #0
 8006616:	f44f 7180 	mov.w	r1, #256	; 0x100
 800661a:	4828      	ldr	r0, [pc, #160]	; (80066bc <Display_StanbyMode+0xcc>)
 800661c:	f004 fa9a 	bl	800ab54 <HAL_GPIO_WritePin>

	sprintf(buffer_i2c," RS485 TEST %4.3f,%4.2f,%4.2f,%4.2f,%4.0f \r\n", duty, Voltage_Charger, Current_Charger, BPack_SOC, Ah_CONSUMPTION);
 8006620:	4b27      	ldr	r3, [pc, #156]	; (80066c0 <Display_StanbyMode+0xd0>)
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	4618      	mov	r0, r3
 8006626:	f7f9 ff45 	bl	80004b4 <__aeabi_f2d>
 800662a:	e9c7 0100 	strd	r0, r1, [r7]
 800662e:	4b25      	ldr	r3, [pc, #148]	; (80066c4 <Display_StanbyMode+0xd4>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4618      	mov	r0, r3
 8006634:	f7f9 ff3e 	bl	80004b4 <__aeabi_f2d>
 8006638:	4604      	mov	r4, r0
 800663a:	460d      	mov	r5, r1
 800663c:	4b22      	ldr	r3, [pc, #136]	; (80066c8 <Display_StanbyMode+0xd8>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4618      	mov	r0, r3
 8006642:	f7f9 ff37 	bl	80004b4 <__aeabi_f2d>
 8006646:	4680      	mov	r8, r0
 8006648:	4689      	mov	r9, r1
 800664a:	4b20      	ldr	r3, [pc, #128]	; (80066cc <Display_StanbyMode+0xdc>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4618      	mov	r0, r3
 8006650:	f7f9 ff30 	bl	80004b4 <__aeabi_f2d>
 8006654:	4682      	mov	sl, r0
 8006656:	468b      	mov	fp, r1
 8006658:	4b1d      	ldr	r3, [pc, #116]	; (80066d0 <Display_StanbyMode+0xe0>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4618      	mov	r0, r3
 800665e:	f7f9 ff29 	bl	80004b4 <__aeabi_f2d>
 8006662:	4602      	mov	r2, r0
 8006664:	460b      	mov	r3, r1
 8006666:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800666a:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800666e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8006672:	e9cd 4500 	strd	r4, r5, [sp]
 8006676:	e9d7 2300 	ldrd	r2, r3, [r7]
 800667a:	4916      	ldr	r1, [pc, #88]	; (80066d4 <Display_StanbyMode+0xe4>)
 800667c:	4816      	ldr	r0, [pc, #88]	; (80066d8 <Display_StanbyMode+0xe8>)
 800667e:	f007 ffa9 	bl	800e5d4 <siprintf>
	HAL_UART_Transmit_IT(&huart1, (uint8_t *)buffer_i2c, strlen(buffer_i2c));
 8006682:	4815      	ldr	r0, [pc, #84]	; (80066d8 <Display_StanbyMode+0xe8>)
 8006684:	f7f9 fdaa 	bl	80001dc <strlen>
 8006688:	4603      	mov	r3, r0
 800668a:	b29b      	uxth	r3, r3
 800668c:	461a      	mov	r2, r3
 800668e:	4912      	ldr	r1, [pc, #72]	; (80066d8 <Display_StanbyMode+0xe8>)
 8006690:	4812      	ldr	r0, [pc, #72]	; (80066dc <Display_StanbyMode+0xec>)
 8006692:	f006 ff2d 	bl	800d4f0 <HAL_UART_Transmit_IT>
	HAL_UART_Transmit_IT(&huart1, (uint8_t *)buffer_i2c, strlen(buffer_i2c));
 8006696:	4810      	ldr	r0, [pc, #64]	; (80066d8 <Display_StanbyMode+0xe8>)
 8006698:	f7f9 fda0 	bl	80001dc <strlen>
 800669c:	4603      	mov	r3, r0
 800669e:	b29b      	uxth	r3, r3
 80066a0:	461a      	mov	r2, r3
 80066a2:	490d      	ldr	r1, [pc, #52]	; (80066d8 <Display_StanbyMode+0xe8>)
 80066a4:	480d      	ldr	r0, [pc, #52]	; (80066dc <Display_StanbyMode+0xec>)
 80066a6:	f006 ff23 	bl	800d4f0 <HAL_UART_Transmit_IT>
}
 80066aa:	bf00      	nop
 80066ac:	3708      	adds	r7, #8
 80066ae:	46bd      	mov	sp, r7
 80066b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80066b4:	20000044 	.word	0x20000044
 80066b8:	08010360 	.word	0x08010360
 80066bc:	40020800 	.word	0x40020800
 80066c0:	20001270 	.word	0x20001270
 80066c4:	20000ef8 	.word	0x20000ef8
 80066c8:	20001268 	.word	0x20001268
 80066cc:	20000abc 	.word	0x20000abc
 80066d0:	200008f4 	.word	0x200008f4
 80066d4:	0801036c 	.word	0x0801036c
 80066d8:	20001478 	.word	0x20001478
 80066dc:	20003ed8 	.word	0x20003ed8

080066e0 <Display_ProtectionMode>:

void Display_ProtectionMode(void){
 80066e0:	b580      	push	{r7, lr}
 80066e2:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 80066e4:	2000      	movs	r0, #0
 80066e6:	f000 fa87 	bl	8006bf8 <SSD1306_Fill>
	SSD1306_GotoXY (20,10);
 80066ea:	210a      	movs	r1, #10
 80066ec:	2014      	movs	r0, #20
 80066ee:	f000 faf9 	bl	8006ce4 <SSD1306_GotoXY>
	SSD1306_Puts ("FAULT Protect", &Font_7x10, 1);
 80066f2:	2201      	movs	r2, #1
 80066f4:	490b      	ldr	r1, [pc, #44]	; (8006724 <Display_ProtectionMode+0x44>)
 80066f6:	480c      	ldr	r0, [pc, #48]	; (8006728 <Display_ProtectionMode+0x48>)
 80066f8:	f000 fb8a 	bl	8006e10 <SSD1306_Puts>

	sprintf(buffer_i2c, "Eror =%2d", Eror_Code);
 80066fc:	4b0b      	ldr	r3, [pc, #44]	; (800672c <Display_ProtectionMode+0x4c>)
 80066fe:	781b      	ldrb	r3, [r3, #0]
 8006700:	461a      	mov	r2, r3
 8006702:	490b      	ldr	r1, [pc, #44]	; (8006730 <Display_ProtectionMode+0x50>)
 8006704:	480b      	ldr	r0, [pc, #44]	; (8006734 <Display_ProtectionMode+0x54>)
 8006706:	f007 ff65 	bl	800e5d4 <siprintf>
	SSD1306_GotoXY (20,30);
 800670a:	211e      	movs	r1, #30
 800670c:	2014      	movs	r0, #20
 800670e:	f000 fae9 	bl	8006ce4 <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 8006712:	2201      	movs	r2, #1
 8006714:	4903      	ldr	r1, [pc, #12]	; (8006724 <Display_ProtectionMode+0x44>)
 8006716:	4807      	ldr	r0, [pc, #28]	; (8006734 <Display_ProtectionMode+0x54>)
 8006718:	f000 fb7a 	bl	8006e10 <SSD1306_Puts>

	SSD1306_UpdateScreen(); //display
 800671c:	f000 fa3e 	bl	8006b9c <SSD1306_UpdateScreen>
}
 8006720:	bf00      	nop
 8006722:	bd80      	pop	{r7, pc}
 8006724:	20000044 	.word	0x20000044
 8006728:	0801039c 	.word	0x0801039c
 800672c:	20000690 	.word	0x20000690
 8006730:	080103ac 	.word	0x080103ac
 8006734:	20001478 	.word	0x20001478

08006738 <Display_ChargeMode>:

void Display_ChargeMode(void){
 8006738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800673c:	b08b      	sub	sp, #44	; 0x2c
 800673e:	af08      	add	r7, sp, #32
	SSD1306_Fill (0);
 8006740:	2000      	movs	r0, #0
 8006742:	f000 fa59 	bl	8006bf8 <SSD1306_Fill>

	sprintf(buffer_i2c, "HOLE-%d :",HOLE);
 8006746:	2206      	movs	r2, #6
 8006748:	4995      	ldr	r1, [pc, #596]	; (80069a0 <Display_ChargeMode+0x268>)
 800674a:	4896      	ldr	r0, [pc, #600]	; (80069a4 <Display_ChargeMode+0x26c>)
 800674c:	f007 ff42 	bl	800e5d4 <siprintf>
	SSD1306_GotoXY (3,0);
 8006750:	2100      	movs	r1, #0
 8006752:	2003      	movs	r0, #3
 8006754:	f000 fac6 	bl	8006ce4 <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 8006758:	2201      	movs	r2, #1
 800675a:	4993      	ldr	r1, [pc, #588]	; (80069a8 <Display_ChargeMode+0x270>)
 800675c:	4891      	ldr	r0, [pc, #580]	; (80069a4 <Display_ChargeMode+0x26c>)
 800675e:	f000 fb57 	bl	8006e10 <SSD1306_Puts>

	if(flag_CHARGE_MODE == 0) sprintf(buffer_i2c, "(CC)");
 8006762:	4b92      	ldr	r3, [pc, #584]	; (80069ac <Display_ChargeMode+0x274>)
 8006764:	781b      	ldrb	r3, [r3, #0]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d106      	bne.n	8006778 <Display_ChargeMode+0x40>
 800676a:	4b8e      	ldr	r3, [pc, #568]	; (80069a4 <Display_ChargeMode+0x26c>)
 800676c:	4a90      	ldr	r2, [pc, #576]	; (80069b0 <Display_ChargeMode+0x278>)
 800676e:	6810      	ldr	r0, [r2, #0]
 8006770:	6018      	str	r0, [r3, #0]
 8006772:	7912      	ldrb	r2, [r2, #4]
 8006774:	711a      	strb	r2, [r3, #4]
 8006776:	e00e      	b.n	8006796 <Display_ChargeMode+0x5e>
	else if(flag_CHARGE_MODE == 1) sprintf(buffer_i2c, "(CV)");
 8006778:	4b8c      	ldr	r3, [pc, #560]	; (80069ac <Display_ChargeMode+0x274>)
 800677a:	781b      	ldrb	r3, [r3, #0]
 800677c:	2b01      	cmp	r3, #1
 800677e:	d106      	bne.n	800678e <Display_ChargeMode+0x56>
 8006780:	4b88      	ldr	r3, [pc, #544]	; (80069a4 <Display_ChargeMode+0x26c>)
 8006782:	4a8c      	ldr	r2, [pc, #560]	; (80069b4 <Display_ChargeMode+0x27c>)
 8006784:	6810      	ldr	r0, [r2, #0]
 8006786:	6018      	str	r0, [r3, #0]
 8006788:	7912      	ldrb	r2, [r2, #4]
 800678a:	711a      	strb	r2, [r3, #4]
 800678c:	e003      	b.n	8006796 <Display_ChargeMode+0x5e>
	else sprintf(buffer_i2c, "(-)");
 800678e:	4b85      	ldr	r3, [pc, #532]	; (80069a4 <Display_ChargeMode+0x26c>)
 8006790:	4a89      	ldr	r2, [pc, #548]	; (80069b8 <Display_ChargeMode+0x280>)
 8006792:	6810      	ldr	r0, [r2, #0]
 8006794:	6018      	str	r0, [r3, #0]

	SSD1306_GotoXY (95,0);
 8006796:	2100      	movs	r1, #0
 8006798:	205f      	movs	r0, #95	; 0x5f
 800679a:	f000 faa3 	bl	8006ce4 <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 800679e:	2201      	movs	r2, #1
 80067a0:	4981      	ldr	r1, [pc, #516]	; (80069a8 <Display_ChargeMode+0x270>)
 80067a2:	4880      	ldr	r0, [pc, #512]	; (80069a4 <Display_ChargeMode+0x26c>)
 80067a4:	f000 fb34 	bl	8006e10 <SSD1306_Puts>

	sprintf(buffer_i2c, "%s", UPPER_UNIQUE_Code);
 80067a8:	4984      	ldr	r1, [pc, #528]	; (80069bc <Display_ChargeMode+0x284>)
 80067aa:	487e      	ldr	r0, [pc, #504]	; (80069a4 <Display_ChargeMode+0x26c>)
 80067ac:	f007 ff32 	bl	800e614 <strcpy>
	SSD1306_GotoXY (60,0);
 80067b0:	2100      	movs	r1, #0
 80067b2:	203c      	movs	r0, #60	; 0x3c
 80067b4:	f000 fa96 	bl	8006ce4 <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 80067b8:	2201      	movs	r2, #1
 80067ba:	497b      	ldr	r1, [pc, #492]	; (80069a8 <Display_ChargeMode+0x270>)
 80067bc:	4879      	ldr	r0, [pc, #484]	; (80069a4 <Display_ChargeMode+0x26c>)
 80067be:	f000 fb27 	bl	8006e10 <SSD1306_Puts>

	sprintf(buffer_i2c, ">> %4.1f|%4.1f|%4.1f \r\n", dc, BPack_SOC, BPack_Temp);
 80067c2:	4b7f      	ldr	r3, [pc, #508]	; (80069c0 <Display_ChargeMode+0x288>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4618      	mov	r0, r3
 80067c8:	f7f9 fe74 	bl	80004b4 <__aeabi_f2d>
 80067cc:	4680      	mov	r8, r0
 80067ce:	4689      	mov	r9, r1
 80067d0:	4b7c      	ldr	r3, [pc, #496]	; (80069c4 <Display_ChargeMode+0x28c>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4618      	mov	r0, r3
 80067d6:	f7f9 fe6d 	bl	80004b4 <__aeabi_f2d>
 80067da:	4604      	mov	r4, r0
 80067dc:	460d      	mov	r5, r1
 80067de:	4b7a      	ldr	r3, [pc, #488]	; (80069c8 <Display_ChargeMode+0x290>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	4618      	mov	r0, r3
 80067e4:	f7f9 fe66 	bl	80004b4 <__aeabi_f2d>
 80067e8:	4602      	mov	r2, r0
 80067ea:	460b      	mov	r3, r1
 80067ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80067f0:	e9cd 4500 	strd	r4, r5, [sp]
 80067f4:	4642      	mov	r2, r8
 80067f6:	464b      	mov	r3, r9
 80067f8:	4974      	ldr	r1, [pc, #464]	; (80069cc <Display_ChargeMode+0x294>)
 80067fa:	486a      	ldr	r0, [pc, #424]	; (80069a4 <Display_ChargeMode+0x26c>)
 80067fc:	f007 feea 	bl	800e5d4 <siprintf>
//	sprintf(buffer_i2c, "D = %4.1f | %4d   \r\n", dc, EEPROM_ReadData(10));
	SSD1306_GotoXY (3,13);
 8006800:	210d      	movs	r1, #13
 8006802:	2003      	movs	r0, #3
 8006804:	f000 fa6e 	bl	8006ce4 <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 8006808:	2201      	movs	r2, #1
 800680a:	4967      	ldr	r1, [pc, #412]	; (80069a8 <Display_ChargeMode+0x270>)
 800680c:	4865      	ldr	r0, [pc, #404]	; (80069a4 <Display_ChargeMode+0x26c>)
 800680e:	f000 faff 	bl	8006e10 <SSD1306_Puts>

	if(Delay_USART == 1){
 8006812:	4b6f      	ldr	r3, [pc, #444]	; (80069d0 <Display_ChargeMode+0x298>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	2b01      	cmp	r3, #1
 8006818:	d133      	bne.n	8006882 <Display_ChargeMode+0x14a>
	sprintf(buffer_i2c,"%4.3f,%4.2f,%4.2f,%4.2f,%4.0f \r\n", duty, Voltage_Charger, Current_Charger, BPack_SOC, Ah_CONSUMPTION);
 800681a:	4b6e      	ldr	r3, [pc, #440]	; (80069d4 <Display_ChargeMode+0x29c>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4618      	mov	r0, r3
 8006820:	f7f9 fe48 	bl	80004b4 <__aeabi_f2d>
 8006824:	e9c7 0100 	strd	r0, r1, [r7]
 8006828:	4b6b      	ldr	r3, [pc, #428]	; (80069d8 <Display_ChargeMode+0x2a0>)
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4618      	mov	r0, r3
 800682e:	f7f9 fe41 	bl	80004b4 <__aeabi_f2d>
 8006832:	4604      	mov	r4, r0
 8006834:	460d      	mov	r5, r1
 8006836:	4b69      	ldr	r3, [pc, #420]	; (80069dc <Display_ChargeMode+0x2a4>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4618      	mov	r0, r3
 800683c:	f7f9 fe3a 	bl	80004b4 <__aeabi_f2d>
 8006840:	4680      	mov	r8, r0
 8006842:	4689      	mov	r9, r1
 8006844:	4b5f      	ldr	r3, [pc, #380]	; (80069c4 <Display_ChargeMode+0x28c>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4618      	mov	r0, r3
 800684a:	f7f9 fe33 	bl	80004b4 <__aeabi_f2d>
 800684e:	4682      	mov	sl, r0
 8006850:	468b      	mov	fp, r1
 8006852:	4b63      	ldr	r3, [pc, #396]	; (80069e0 <Display_ChargeMode+0x2a8>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4618      	mov	r0, r3
 8006858:	f7f9 fe2c 	bl	80004b4 <__aeabi_f2d>
 800685c:	4602      	mov	r2, r0
 800685e:	460b      	mov	r3, r1
 8006860:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006864:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8006868:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800686c:	e9cd 4500 	strd	r4, r5, [sp]
 8006870:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006874:	495b      	ldr	r1, [pc, #364]	; (80069e4 <Display_ChargeMode+0x2ac>)
 8006876:	484b      	ldr	r0, [pc, #300]	; (80069a4 <Display_ChargeMode+0x26c>)
 8006878:	f007 feac 	bl	800e5d4 <siprintf>
//	sprintf(buffer_i2c,"%4.0f,%4.0f,%4.0f",ADC_Average_VoutP,ADC_Average_VoutN,ADC_VoltageResult);
//	HAL_UART_Transmit_IT(&huart1, (uint8_t *)buffer_i2c, strlen(buffer_i2c));
//	HAL_UART_Transmit_IT(&huart1, (uint8_t *)buffer_i2c, strlen(buffer_i2c));
	Delay_USART = 0;
 800687c:	4b54      	ldr	r3, [pc, #336]	; (80069d0 <Display_ChargeMode+0x298>)
 800687e:	2200      	movs	r2, #0
 8006880:	601a      	str	r2, [r3, #0]
	}

	HAL_Delay(10);
 8006882:	200a      	movs	r0, #10
 8006884:	f002 f8ac 	bl	80089e0 <HAL_Delay>

	sprintf(buffer_i2c, "T = %4.1f | %4.1f", Temp_T1, Temp_T2);
 8006888:	4b57      	ldr	r3, [pc, #348]	; (80069e8 <Display_ChargeMode+0x2b0>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4618      	mov	r0, r3
 800688e:	f7f9 fe11 	bl	80004b4 <__aeabi_f2d>
 8006892:	4605      	mov	r5, r0
 8006894:	460e      	mov	r6, r1
 8006896:	4b55      	ldr	r3, [pc, #340]	; (80069ec <Display_ChargeMode+0x2b4>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	4618      	mov	r0, r3
 800689c:	f7f9 fe0a 	bl	80004b4 <__aeabi_f2d>
 80068a0:	4603      	mov	r3, r0
 80068a2:	460c      	mov	r4, r1
 80068a4:	e9cd 3400 	strd	r3, r4, [sp]
 80068a8:	462a      	mov	r2, r5
 80068aa:	4633      	mov	r3, r6
 80068ac:	4950      	ldr	r1, [pc, #320]	; (80069f0 <Display_ChargeMode+0x2b8>)
 80068ae:	483d      	ldr	r0, [pc, #244]	; (80069a4 <Display_ChargeMode+0x26c>)
 80068b0:	f007 fe90 	bl	800e5d4 <siprintf>
	SSD1306_GotoXY (3,23);
 80068b4:	2117      	movs	r1, #23
 80068b6:	2003      	movs	r0, #3
 80068b8:	f000 fa14 	bl	8006ce4 <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 80068bc:	2201      	movs	r2, #1
 80068be:	493a      	ldr	r1, [pc, #232]	; (80069a8 <Display_ChargeMode+0x270>)
 80068c0:	4838      	ldr	r0, [pc, #224]	; (80069a4 <Display_ChargeMode+0x26c>)
 80068c2:	f000 faa5 	bl	8006e10 <SSD1306_Puts>

	sprintf(buffer_i2c, "V = %4.0f | %5.2f", ADC_VoltageResult, Voltage_Charger);
 80068c6:	4b4b      	ldr	r3, [pc, #300]	; (80069f4 <Display_ChargeMode+0x2bc>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4618      	mov	r0, r3
 80068cc:	f7f9 fdf2 	bl	80004b4 <__aeabi_f2d>
 80068d0:	4605      	mov	r5, r0
 80068d2:	460e      	mov	r6, r1
 80068d4:	4b40      	ldr	r3, [pc, #256]	; (80069d8 <Display_ChargeMode+0x2a0>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4618      	mov	r0, r3
 80068da:	f7f9 fdeb 	bl	80004b4 <__aeabi_f2d>
 80068de:	4603      	mov	r3, r0
 80068e0:	460c      	mov	r4, r1
 80068e2:	e9cd 3400 	strd	r3, r4, [sp]
 80068e6:	462a      	mov	r2, r5
 80068e8:	4633      	mov	r3, r6
 80068ea:	4943      	ldr	r1, [pc, #268]	; (80069f8 <Display_ChargeMode+0x2c0>)
 80068ec:	482d      	ldr	r0, [pc, #180]	; (80069a4 <Display_ChargeMode+0x26c>)
 80068ee:	f007 fe71 	bl	800e5d4 <siprintf>
//	sprintf(buffer_i2c,"%4.0f|%4.0f|%4.0f",ADC_Average_VoutP,ADC_Average_VoutN,ADC_VoltageResult);
	SSD1306_GotoXY (3,33);
 80068f2:	2121      	movs	r1, #33	; 0x21
 80068f4:	2003      	movs	r0, #3
 80068f6:	f000 f9f5 	bl	8006ce4 <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 80068fa:	2201      	movs	r2, #1
 80068fc:	492a      	ldr	r1, [pc, #168]	; (80069a8 <Display_ChargeMode+0x270>)
 80068fe:	4829      	ldr	r0, [pc, #164]	; (80069a4 <Display_ChargeMode+0x26c>)
 8006900:	f000 fa86 	bl	8006e10 <SSD1306_Puts>

	sprintf(buffer_i2c, "A = %4.0f | %5.2f", ADC_Average_Iout, Current_Charger);
 8006904:	4b3d      	ldr	r3, [pc, #244]	; (80069fc <Display_ChargeMode+0x2c4>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	4618      	mov	r0, r3
 800690a:	f7f9 fdd3 	bl	80004b4 <__aeabi_f2d>
 800690e:	4605      	mov	r5, r0
 8006910:	460e      	mov	r6, r1
 8006912:	4b32      	ldr	r3, [pc, #200]	; (80069dc <Display_ChargeMode+0x2a4>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4618      	mov	r0, r3
 8006918:	f7f9 fdcc 	bl	80004b4 <__aeabi_f2d>
 800691c:	4603      	mov	r3, r0
 800691e:	460c      	mov	r4, r1
 8006920:	e9cd 3400 	strd	r3, r4, [sp]
 8006924:	462a      	mov	r2, r5
 8006926:	4633      	mov	r3, r6
 8006928:	4935      	ldr	r1, [pc, #212]	; (8006a00 <Display_ChargeMode+0x2c8>)
 800692a:	481e      	ldr	r0, [pc, #120]	; (80069a4 <Display_ChargeMode+0x26c>)
 800692c:	f007 fe52 	bl	800e5d4 <siprintf>
	SSD1306_GotoXY (3,43);
 8006930:	212b      	movs	r1, #43	; 0x2b
 8006932:	2003      	movs	r0, #3
 8006934:	f000 f9d6 	bl	8006ce4 <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 8006938:	2201      	movs	r2, #1
 800693a:	491b      	ldr	r1, [pc, #108]	; (80069a8 <Display_ChargeMode+0x270>)
 800693c:	4819      	ldr	r0, [pc, #100]	; (80069a4 <Display_ChargeMode+0x26c>)
 800693e:	f000 fa67 	bl	8006e10 <SSD1306_Puts>

	sprintf(buffer_i2c, "E =%2d--%2d ", Eror_Code, LastEror_code);
 8006942:	4b30      	ldr	r3, [pc, #192]	; (8006a04 <Display_ChargeMode+0x2cc>)
 8006944:	781b      	ldrb	r3, [r3, #0]
 8006946:	461a      	mov	r2, r3
 8006948:	4b2f      	ldr	r3, [pc, #188]	; (8006a08 <Display_ChargeMode+0x2d0>)
 800694a:	781b      	ldrb	r3, [r3, #0]
 800694c:	492f      	ldr	r1, [pc, #188]	; (8006a0c <Display_ChargeMode+0x2d4>)
 800694e:	4815      	ldr	r0, [pc, #84]	; (80069a4 <Display_ChargeMode+0x26c>)
 8006950:	f007 fe40 	bl	800e5d4 <siprintf>
	SSD1306_GotoXY (3,53);
 8006954:	2135      	movs	r1, #53	; 0x35
 8006956:	2003      	movs	r0, #3
 8006958:	f000 f9c4 	bl	8006ce4 <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 800695c:	2201      	movs	r2, #1
 800695e:	4912      	ldr	r1, [pc, #72]	; (80069a8 <Display_ChargeMode+0x270>)
 8006960:	4810      	ldr	r0, [pc, #64]	; (80069a4 <Display_ChargeMode+0x26c>)
 8006962:	f000 fa55 	bl	8006e10 <SSD1306_Puts>

	sprintf(buffer_i2c, "%5.0f", Ah_CONSUMPTION);
 8006966:	4b1e      	ldr	r3, [pc, #120]	; (80069e0 <Display_ChargeMode+0x2a8>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4618      	mov	r0, r3
 800696c:	f7f9 fda2 	bl	80004b4 <__aeabi_f2d>
 8006970:	4603      	mov	r3, r0
 8006972:	460c      	mov	r4, r1
 8006974:	461a      	mov	r2, r3
 8006976:	4623      	mov	r3, r4
 8006978:	4925      	ldr	r1, [pc, #148]	; (8006a10 <Display_ChargeMode+0x2d8>)
 800697a:	480a      	ldr	r0, [pc, #40]	; (80069a4 <Display_ChargeMode+0x26c>)
 800697c:	f007 fe2a 	bl	800e5d4 <siprintf>
	SSD1306_GotoXY (80,53);
 8006980:	2135      	movs	r1, #53	; 0x35
 8006982:	2050      	movs	r0, #80	; 0x50
 8006984:	f000 f9ae 	bl	8006ce4 <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 8006988:	2201      	movs	r2, #1
 800698a:	4907      	ldr	r1, [pc, #28]	; (80069a8 <Display_ChargeMode+0x270>)
 800698c:	4805      	ldr	r0, [pc, #20]	; (80069a4 <Display_ChargeMode+0x26c>)
 800698e:	f000 fa3f 	bl	8006e10 <SSD1306_Puts>

	SSD1306_UpdateScreen(); //display
 8006992:	f000 f903 	bl	8006b9c <SSD1306_UpdateScreen>
}
 8006996:	bf00      	nop
 8006998:	370c      	adds	r7, #12
 800699a:	46bd      	mov	sp, r7
 800699c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069a0:	080103b8 	.word	0x080103b8
 80069a4:	20001478 	.word	0x20001478
 80069a8:	20000044 	.word	0x20000044
 80069ac:	200006e4 	.word	0x200006e4
 80069b0:	080103c4 	.word	0x080103c4
 80069b4:	080103cc 	.word	0x080103cc
 80069b8:	080103d4 	.word	0x080103d4
 80069bc:	200006cc 	.word	0x200006cc
 80069c0:	200006c0 	.word	0x200006c0
 80069c4:	20000abc 	.word	0x20000abc
 80069c8:	20000cdc 	.word	0x20000cdc
 80069cc:	080103d8 	.word	0x080103d8
 80069d0:	200006a4 	.word	0x200006a4
 80069d4:	20001270 	.word	0x20001270
 80069d8:	20000ef8 	.word	0x20000ef8
 80069dc:	20001268 	.word	0x20001268
 80069e0:	200008f4 	.word	0x200008f4
 80069e4:	080103f0 	.word	0x080103f0
 80069e8:	20000cd4 	.word	0x20000cd4
 80069ec:	2000069c 	.word	0x2000069c
 80069f0:	08010414 	.word	0x08010414
 80069f4:	20000cd8 	.word	0x20000cd8
 80069f8:	08010428 	.word	0x08010428
 80069fc:	2000128c 	.word	0x2000128c
 8006a00:	0801043c 	.word	0x0801043c
 8006a04:	20000690 	.word	0x20000690
 8006a08:	200006fa 	.word	0x200006fa
 8006a0c:	08010450 	.word	0x08010450
 8006a10:	08010460 	.word	0x08010460

08006a14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006a14:	b480      	push	{r7}
 8006a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8006a18:	bf00      	nop
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bc80      	pop	{r7}
 8006a1e:	4770      	bx	lr

08006a20 <SSD1306_Init>:
} SSD1306_t;

/* Private variable */
static SSD1306_t SSD1306;

uint8_t SSD1306_Init(void) {
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b082      	sub	sp, #8
 8006a24:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8006a26:	f000 fa19 	bl	8006e5c <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c2, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8006a2a:	f644 6320 	movw	r3, #20000	; 0x4e20
 8006a2e:	2201      	movs	r2, #1
 8006a30:	2178      	movs	r1, #120	; 0x78
 8006a32:	4858      	ldr	r0, [pc, #352]	; (8006b94 <SSD1306_Init+0x174>)
 8006a34:	f004 fbf0 	bl	800b218 <HAL_I2C_IsDeviceReady>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d001      	beq.n	8006a42 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8006a3e:	2300      	movs	r3, #0
 8006a40:	e0a4      	b.n	8006b8c <SSD1306_Init+0x16c>
	}
	
	/* A little delay */
	uint32_t p = 25000;
 8006a42:	f246 13a8 	movw	r3, #25000	; 0x61a8
 8006a46:	607b      	str	r3, [r7, #4]
	while(p>0)
 8006a48:	e002      	b.n	8006a50 <SSD1306_Init+0x30>
		p--;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	3b01      	subs	r3, #1
 8006a4e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d1f9      	bne.n	8006a4a <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8006a56:	22ae      	movs	r2, #174	; 0xae
 8006a58:	2100      	movs	r1, #0
 8006a5a:	2078      	movs	r0, #120	; 0x78
 8006a5c:	f000 fa6c 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8006a60:	2220      	movs	r2, #32
 8006a62:	2100      	movs	r1, #0
 8006a64:	2078      	movs	r0, #120	; 0x78
 8006a66:	f000 fa67 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8006a6a:	2210      	movs	r2, #16
 8006a6c:	2100      	movs	r1, #0
 8006a6e:	2078      	movs	r0, #120	; 0x78
 8006a70:	f000 fa62 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8006a74:	22b0      	movs	r2, #176	; 0xb0
 8006a76:	2100      	movs	r1, #0
 8006a78:	2078      	movs	r0, #120	; 0x78
 8006a7a:	f000 fa5d 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8006a7e:	22c8      	movs	r2, #200	; 0xc8
 8006a80:	2100      	movs	r1, #0
 8006a82:	2078      	movs	r0, #120	; 0x78
 8006a84:	f000 fa58 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8006a88:	2200      	movs	r2, #0
 8006a8a:	2100      	movs	r1, #0
 8006a8c:	2078      	movs	r0, #120	; 0x78
 8006a8e:	f000 fa53 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8006a92:	2210      	movs	r2, #16
 8006a94:	2100      	movs	r1, #0
 8006a96:	2078      	movs	r0, #120	; 0x78
 8006a98:	f000 fa4e 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8006a9c:	2240      	movs	r2, #64	; 0x40
 8006a9e:	2100      	movs	r1, #0
 8006aa0:	2078      	movs	r0, #120	; 0x78
 8006aa2:	f000 fa49 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8006aa6:	2281      	movs	r2, #129	; 0x81
 8006aa8:	2100      	movs	r1, #0
 8006aaa:	2078      	movs	r0, #120	; 0x78
 8006aac:	f000 fa44 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8006ab0:	22ff      	movs	r2, #255	; 0xff
 8006ab2:	2100      	movs	r1, #0
 8006ab4:	2078      	movs	r0, #120	; 0x78
 8006ab6:	f000 fa3f 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8006aba:	22a1      	movs	r2, #161	; 0xa1
 8006abc:	2100      	movs	r1, #0
 8006abe:	2078      	movs	r0, #120	; 0x78
 8006ac0:	f000 fa3a 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8006ac4:	22a6      	movs	r2, #166	; 0xa6
 8006ac6:	2100      	movs	r1, #0
 8006ac8:	2078      	movs	r0, #120	; 0x78
 8006aca:	f000 fa35 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8006ace:	22a8      	movs	r2, #168	; 0xa8
 8006ad0:	2100      	movs	r1, #0
 8006ad2:	2078      	movs	r0, #120	; 0x78
 8006ad4:	f000 fa30 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8006ad8:	223f      	movs	r2, #63	; 0x3f
 8006ada:	2100      	movs	r1, #0
 8006adc:	2078      	movs	r0, #120	; 0x78
 8006ade:	f000 fa2b 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8006ae2:	22a4      	movs	r2, #164	; 0xa4
 8006ae4:	2100      	movs	r1, #0
 8006ae6:	2078      	movs	r0, #120	; 0x78
 8006ae8:	f000 fa26 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8006aec:	22d3      	movs	r2, #211	; 0xd3
 8006aee:	2100      	movs	r1, #0
 8006af0:	2078      	movs	r0, #120	; 0x78
 8006af2:	f000 fa21 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8006af6:	2200      	movs	r2, #0
 8006af8:	2100      	movs	r1, #0
 8006afa:	2078      	movs	r0, #120	; 0x78
 8006afc:	f000 fa1c 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8006b00:	22d5      	movs	r2, #213	; 0xd5
 8006b02:	2100      	movs	r1, #0
 8006b04:	2078      	movs	r0, #120	; 0x78
 8006b06:	f000 fa17 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8006b0a:	22f0      	movs	r2, #240	; 0xf0
 8006b0c:	2100      	movs	r1, #0
 8006b0e:	2078      	movs	r0, #120	; 0x78
 8006b10:	f000 fa12 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8006b14:	22d9      	movs	r2, #217	; 0xd9
 8006b16:	2100      	movs	r1, #0
 8006b18:	2078      	movs	r0, #120	; 0x78
 8006b1a:	f000 fa0d 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8006b1e:	2222      	movs	r2, #34	; 0x22
 8006b20:	2100      	movs	r1, #0
 8006b22:	2078      	movs	r0, #120	; 0x78
 8006b24:	f000 fa08 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8006b28:	22da      	movs	r2, #218	; 0xda
 8006b2a:	2100      	movs	r1, #0
 8006b2c:	2078      	movs	r0, #120	; 0x78
 8006b2e:	f000 fa03 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8006b32:	2212      	movs	r2, #18
 8006b34:	2100      	movs	r1, #0
 8006b36:	2078      	movs	r0, #120	; 0x78
 8006b38:	f000 f9fe 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8006b3c:	22db      	movs	r2, #219	; 0xdb
 8006b3e:	2100      	movs	r1, #0
 8006b40:	2078      	movs	r0, #120	; 0x78
 8006b42:	f000 f9f9 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8006b46:	2220      	movs	r2, #32
 8006b48:	2100      	movs	r1, #0
 8006b4a:	2078      	movs	r0, #120	; 0x78
 8006b4c:	f000 f9f4 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8006b50:	228d      	movs	r2, #141	; 0x8d
 8006b52:	2100      	movs	r1, #0
 8006b54:	2078      	movs	r0, #120	; 0x78
 8006b56:	f000 f9ef 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8006b5a:	2214      	movs	r2, #20
 8006b5c:	2100      	movs	r1, #0
 8006b5e:	2078      	movs	r0, #120	; 0x78
 8006b60:	f000 f9ea 	bl	8006f38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8006b64:	22af      	movs	r2, #175	; 0xaf
 8006b66:	2100      	movs	r1, #0
 8006b68:	2078      	movs	r0, #120	; 0x78
 8006b6a:	f000 f9e5 	bl	8006f38 <ssd1306_I2C_Write>
	
	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8006b6e:	2000      	movs	r0, #0
 8006b70:	f000 f842 	bl	8006bf8 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8006b74:	f000 f812 	bl	8006b9c <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8006b78:	4b07      	ldr	r3, [pc, #28]	; (8006b98 <SSD1306_Init+0x178>)
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8006b7e:	4b06      	ldr	r3, [pc, #24]	; (8006b98 <SSD1306_Init+0x178>)
 8006b80:	2200      	movs	r2, #0
 8006b82:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8006b84:	4b04      	ldr	r3, [pc, #16]	; (8006b98 <SSD1306_Init+0x178>)
 8006b86:	2201      	movs	r2, #1
 8006b88:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8006b8a:	2301      	movs	r3, #1
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	3708      	adds	r7, #8
 8006b90:	46bd      	mov	sp, r7
 8006b92:	bd80      	pop	{r7, pc}
 8006b94:	20001418 	.word	0x20001418
 8006b98:	2000065c 	.word	0x2000065c

08006b9c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b082      	sub	sp, #8
 8006ba0:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	71fb      	strb	r3, [r7, #7]
 8006ba6:	e01d      	b.n	8006be4 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8006ba8:	79fb      	ldrb	r3, [r7, #7]
 8006baa:	3b50      	subs	r3, #80	; 0x50
 8006bac:	b2db      	uxtb	r3, r3
 8006bae:	461a      	mov	r2, r3
 8006bb0:	2100      	movs	r1, #0
 8006bb2:	2078      	movs	r0, #120	; 0x78
 8006bb4:	f000 f9c0 	bl	8006f38 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8006bb8:	2200      	movs	r2, #0
 8006bba:	2100      	movs	r1, #0
 8006bbc:	2078      	movs	r0, #120	; 0x78
 8006bbe:	f000 f9bb 	bl	8006f38 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8006bc2:	2210      	movs	r2, #16
 8006bc4:	2100      	movs	r1, #0
 8006bc6:	2078      	movs	r0, #120	; 0x78
 8006bc8:	f000 f9b6 	bl	8006f38 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8006bcc:	79fb      	ldrb	r3, [r7, #7]
 8006bce:	01db      	lsls	r3, r3, #7
 8006bd0:	4a08      	ldr	r2, [pc, #32]	; (8006bf4 <SSD1306_UpdateScreen+0x58>)
 8006bd2:	441a      	add	r2, r3
 8006bd4:	2380      	movs	r3, #128	; 0x80
 8006bd6:	2140      	movs	r1, #64	; 0x40
 8006bd8:	2078      	movs	r0, #120	; 0x78
 8006bda:	f000 f953 	bl	8006e84 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8006bde:	79fb      	ldrb	r3, [r7, #7]
 8006be0:	3301      	adds	r3, #1
 8006be2:	71fb      	strb	r3, [r7, #7]
 8006be4:	79fb      	ldrb	r3, [r7, #7]
 8006be6:	2b07      	cmp	r3, #7
 8006be8:	d9de      	bls.n	8006ba8 <SSD1306_UpdateScreen+0xc>
	}
}
 8006bea:	bf00      	nop
 8006bec:	3708      	adds	r7, #8
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}
 8006bf2:	bf00      	nop
 8006bf4:	2000025c 	.word	0x2000025c

08006bf8 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b082      	sub	sp, #8
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	4603      	mov	r3, r0
 8006c00:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0x100, sizeof(SSD1306_Buffer));
 8006c02:	79fb      	ldrb	r3, [r7, #7]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d101      	bne.n	8006c0c <SSD1306_Fill+0x14>
 8006c08:	2300      	movs	r3, #0
 8006c0a:	e001      	b.n	8006c10 <SSD1306_Fill+0x18>
 8006c0c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006c10:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006c14:	4619      	mov	r1, r3
 8006c16:	4803      	ldr	r0, [pc, #12]	; (8006c24 <SSD1306_Fill+0x2c>)
 8006c18:	f007 f884 	bl	800dd24 <memset>
}
 8006c1c:	bf00      	nop
 8006c1e:	3708      	adds	r7, #8
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bd80      	pop	{r7, pc}
 8006c24:	2000025c 	.word	0x2000025c

08006c28 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8006c28:	b480      	push	{r7}
 8006c2a:	b083      	sub	sp, #12
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	4603      	mov	r3, r0
 8006c30:	80fb      	strh	r3, [r7, #6]
 8006c32:	460b      	mov	r3, r1
 8006c34:	80bb      	strh	r3, [r7, #4]
 8006c36:	4613      	mov	r3, r2
 8006c38:	70fb      	strb	r3, [r7, #3]
	if (
 8006c3a:	88fb      	ldrh	r3, [r7, #6]
 8006c3c:	2b7f      	cmp	r3, #127	; 0x7f
 8006c3e:	d848      	bhi.n	8006cd2 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8006c40:	88bb      	ldrh	r3, [r7, #4]
 8006c42:	2b3f      	cmp	r3, #63	; 0x3f
 8006c44:	d845      	bhi.n	8006cd2 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8006c46:	4b25      	ldr	r3, [pc, #148]	; (8006cdc <SSD1306_DrawPixel+0xb4>)
 8006c48:	791b      	ldrb	r3, [r3, #4]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d006      	beq.n	8006c5c <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8006c4e:	78fb      	ldrb	r3, [r7, #3]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	bf0c      	ite	eq
 8006c54:	2301      	moveq	r3, #1
 8006c56:	2300      	movne	r3, #0
 8006c58:	b2db      	uxtb	r3, r3
 8006c5a:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8006c5c:	78fb      	ldrb	r3, [r7, #3]
 8006c5e:	2b01      	cmp	r3, #1
 8006c60:	d11a      	bne.n	8006c98 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8006c62:	88fa      	ldrh	r2, [r7, #6]
 8006c64:	88bb      	ldrh	r3, [r7, #4]
 8006c66:	08db      	lsrs	r3, r3, #3
 8006c68:	b298      	uxth	r0, r3
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	01db      	lsls	r3, r3, #7
 8006c6e:	4413      	add	r3, r2
 8006c70:	4a1b      	ldr	r2, [pc, #108]	; (8006ce0 <SSD1306_DrawPixel+0xb8>)
 8006c72:	5cd3      	ldrb	r3, [r2, r3]
 8006c74:	b25a      	sxtb	r2, r3
 8006c76:	88bb      	ldrh	r3, [r7, #4]
 8006c78:	f003 0307 	and.w	r3, r3, #7
 8006c7c:	2101      	movs	r1, #1
 8006c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8006c82:	b25b      	sxtb	r3, r3
 8006c84:	4313      	orrs	r3, r2
 8006c86:	b259      	sxtb	r1, r3
 8006c88:	88fa      	ldrh	r2, [r7, #6]
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	01db      	lsls	r3, r3, #7
 8006c8e:	4413      	add	r3, r2
 8006c90:	b2c9      	uxtb	r1, r1
 8006c92:	4a13      	ldr	r2, [pc, #76]	; (8006ce0 <SSD1306_DrawPixel+0xb8>)
 8006c94:	54d1      	strb	r1, [r2, r3]
 8006c96:	e01d      	b.n	8006cd4 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8006c98:	88fa      	ldrh	r2, [r7, #6]
 8006c9a:	88bb      	ldrh	r3, [r7, #4]
 8006c9c:	08db      	lsrs	r3, r3, #3
 8006c9e:	b298      	uxth	r0, r3
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	01db      	lsls	r3, r3, #7
 8006ca4:	4413      	add	r3, r2
 8006ca6:	4a0e      	ldr	r2, [pc, #56]	; (8006ce0 <SSD1306_DrawPixel+0xb8>)
 8006ca8:	5cd3      	ldrb	r3, [r2, r3]
 8006caa:	b25a      	sxtb	r2, r3
 8006cac:	88bb      	ldrh	r3, [r7, #4]
 8006cae:	f003 0307 	and.w	r3, r3, #7
 8006cb2:	2101      	movs	r1, #1
 8006cb4:	fa01 f303 	lsl.w	r3, r1, r3
 8006cb8:	b25b      	sxtb	r3, r3
 8006cba:	43db      	mvns	r3, r3
 8006cbc:	b25b      	sxtb	r3, r3
 8006cbe:	4013      	ands	r3, r2
 8006cc0:	b259      	sxtb	r1, r3
 8006cc2:	88fa      	ldrh	r2, [r7, #6]
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	01db      	lsls	r3, r3, #7
 8006cc8:	4413      	add	r3, r2
 8006cca:	b2c9      	uxtb	r1, r1
 8006ccc:	4a04      	ldr	r2, [pc, #16]	; (8006ce0 <SSD1306_DrawPixel+0xb8>)
 8006cce:	54d1      	strb	r1, [r2, r3]
 8006cd0:	e000      	b.n	8006cd4 <SSD1306_DrawPixel+0xac>
		return;
 8006cd2:	bf00      	nop
	}
}
 8006cd4:	370c      	adds	r7, #12
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bc80      	pop	{r7}
 8006cda:	4770      	bx	lr
 8006cdc:	2000065c 	.word	0x2000065c
 8006ce0:	2000025c 	.word	0x2000025c

08006ce4 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8006ce4:	b480      	push	{r7}
 8006ce6:	b083      	sub	sp, #12
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	4603      	mov	r3, r0
 8006cec:	460a      	mov	r2, r1
 8006cee:	80fb      	strh	r3, [r7, #6]
 8006cf0:	4613      	mov	r3, r2
 8006cf2:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8006cf4:	4a05      	ldr	r2, [pc, #20]	; (8006d0c <SSD1306_GotoXY+0x28>)
 8006cf6:	88fb      	ldrh	r3, [r7, #6]
 8006cf8:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8006cfa:	4a04      	ldr	r2, [pc, #16]	; (8006d0c <SSD1306_GotoXY+0x28>)
 8006cfc:	88bb      	ldrh	r3, [r7, #4]
 8006cfe:	8053      	strh	r3, [r2, #2]
}
 8006d00:	bf00      	nop
 8006d02:	370c      	adds	r7, #12
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bc80      	pop	{r7}
 8006d08:	4770      	bx	lr
 8006d0a:	bf00      	nop
 8006d0c:	2000065c 	.word	0x2000065c

08006d10 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b086      	sub	sp, #24
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	4603      	mov	r3, r0
 8006d18:	6039      	str	r1, [r7, #0]
 8006d1a:	71fb      	strb	r3, [r7, #7]
 8006d1c:	4613      	mov	r3, r2
 8006d1e:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8006d20:	4b3a      	ldr	r3, [pc, #232]	; (8006e0c <SSD1306_Putc+0xfc>)
 8006d22:	881b      	ldrh	r3, [r3, #0]
 8006d24:	461a      	mov	r2, r3
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	781b      	ldrb	r3, [r3, #0]
 8006d2a:	4413      	add	r3, r2
	if (
 8006d2c:	2b7f      	cmp	r3, #127	; 0x7f
 8006d2e:	dc07      	bgt.n	8006d40 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8006d30:	4b36      	ldr	r3, [pc, #216]	; (8006e0c <SSD1306_Putc+0xfc>)
 8006d32:	885b      	ldrh	r3, [r3, #2]
 8006d34:	461a      	mov	r2, r3
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	785b      	ldrb	r3, [r3, #1]
 8006d3a:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8006d3c:	2b3f      	cmp	r3, #63	; 0x3f
 8006d3e:	dd01      	ble.n	8006d44 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8006d40:	2300      	movs	r3, #0
 8006d42:	e05e      	b.n	8006e02 <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8006d44:	2300      	movs	r3, #0
 8006d46:	617b      	str	r3, [r7, #20]
 8006d48:	e04b      	b.n	8006de2 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	685a      	ldr	r2, [r3, #4]
 8006d4e:	79fb      	ldrb	r3, [r7, #7]
 8006d50:	3b20      	subs	r3, #32
 8006d52:	6839      	ldr	r1, [r7, #0]
 8006d54:	7849      	ldrb	r1, [r1, #1]
 8006d56:	fb01 f303 	mul.w	r3, r1, r3
 8006d5a:	4619      	mov	r1, r3
 8006d5c:	697b      	ldr	r3, [r7, #20]
 8006d5e:	440b      	add	r3, r1
 8006d60:	005b      	lsls	r3, r3, #1
 8006d62:	4413      	add	r3, r2
 8006d64:	881b      	ldrh	r3, [r3, #0]
 8006d66:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8006d68:	2300      	movs	r3, #0
 8006d6a:	613b      	str	r3, [r7, #16]
 8006d6c:	e030      	b.n	8006dd0 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8006d6e:	68fa      	ldr	r2, [r7, #12]
 8006d70:	693b      	ldr	r3, [r7, #16]
 8006d72:	fa02 f303 	lsl.w	r3, r2, r3
 8006d76:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d010      	beq.n	8006da0 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8006d7e:	4b23      	ldr	r3, [pc, #140]	; (8006e0c <SSD1306_Putc+0xfc>)
 8006d80:	881a      	ldrh	r2, [r3, #0]
 8006d82:	693b      	ldr	r3, [r7, #16]
 8006d84:	b29b      	uxth	r3, r3
 8006d86:	4413      	add	r3, r2
 8006d88:	b298      	uxth	r0, r3
 8006d8a:	4b20      	ldr	r3, [pc, #128]	; (8006e0c <SSD1306_Putc+0xfc>)
 8006d8c:	885a      	ldrh	r2, [r3, #2]
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	b29b      	uxth	r3, r3
 8006d92:	4413      	add	r3, r2
 8006d94:	b29b      	uxth	r3, r3
 8006d96:	79ba      	ldrb	r2, [r7, #6]
 8006d98:	4619      	mov	r1, r3
 8006d9a:	f7ff ff45 	bl	8006c28 <SSD1306_DrawPixel>
 8006d9e:	e014      	b.n	8006dca <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8006da0:	4b1a      	ldr	r3, [pc, #104]	; (8006e0c <SSD1306_Putc+0xfc>)
 8006da2:	881a      	ldrh	r2, [r3, #0]
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	b29b      	uxth	r3, r3
 8006da8:	4413      	add	r3, r2
 8006daa:	b298      	uxth	r0, r3
 8006dac:	4b17      	ldr	r3, [pc, #92]	; (8006e0c <SSD1306_Putc+0xfc>)
 8006dae:	885a      	ldrh	r2, [r3, #2]
 8006db0:	697b      	ldr	r3, [r7, #20]
 8006db2:	b29b      	uxth	r3, r3
 8006db4:	4413      	add	r3, r2
 8006db6:	b299      	uxth	r1, r3
 8006db8:	79bb      	ldrb	r3, [r7, #6]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	bf0c      	ite	eq
 8006dbe:	2301      	moveq	r3, #1
 8006dc0:	2300      	movne	r3, #0
 8006dc2:	b2db      	uxtb	r3, r3
 8006dc4:	461a      	mov	r2, r3
 8006dc6:	f7ff ff2f 	bl	8006c28 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8006dca:	693b      	ldr	r3, [r7, #16]
 8006dcc:	3301      	adds	r3, #1
 8006dce:	613b      	str	r3, [r7, #16]
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	781b      	ldrb	r3, [r3, #0]
 8006dd4:	461a      	mov	r2, r3
 8006dd6:	693b      	ldr	r3, [r7, #16]
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d3c8      	bcc.n	8006d6e <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	3301      	adds	r3, #1
 8006de0:	617b      	str	r3, [r7, #20]
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	785b      	ldrb	r3, [r3, #1]
 8006de6:	461a      	mov	r2, r3
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d3ad      	bcc.n	8006d4a <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8006dee:	4b07      	ldr	r3, [pc, #28]	; (8006e0c <SSD1306_Putc+0xfc>)
 8006df0:	881a      	ldrh	r2, [r3, #0]
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	781b      	ldrb	r3, [r3, #0]
 8006df6:	b29b      	uxth	r3, r3
 8006df8:	4413      	add	r3, r2
 8006dfa:	b29a      	uxth	r2, r3
 8006dfc:	4b03      	ldr	r3, [pc, #12]	; (8006e0c <SSD1306_Putc+0xfc>)
 8006dfe:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8006e00:	79fb      	ldrb	r3, [r7, #7]
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	3718      	adds	r7, #24
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd80      	pop	{r7, pc}
 8006e0a:	bf00      	nop
 8006e0c:	2000065c 	.word	0x2000065c

08006e10 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b084      	sub	sp, #16
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	60f8      	str	r0, [r7, #12]
 8006e18:	60b9      	str	r1, [r7, #8]
 8006e1a:	4613      	mov	r3, r2
 8006e1c:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8006e1e:	e012      	b.n	8006e46 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	781b      	ldrb	r3, [r3, #0]
 8006e24:	79fa      	ldrb	r2, [r7, #7]
 8006e26:	68b9      	ldr	r1, [r7, #8]
 8006e28:	4618      	mov	r0, r3
 8006e2a:	f7ff ff71 	bl	8006d10 <SSD1306_Putc>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	461a      	mov	r2, r3
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	781b      	ldrb	r3, [r3, #0]
 8006e36:	429a      	cmp	r2, r3
 8006e38:	d002      	beq.n	8006e40 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	781b      	ldrb	r3, [r3, #0]
 8006e3e:	e008      	b.n	8006e52 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	3301      	adds	r3, #1
 8006e44:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	781b      	ldrb	r3, [r3, #0]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d1e8      	bne.n	8006e20 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	781b      	ldrb	r3, [r3, #0]
}
 8006e52:	4618      	mov	r0, r3
 8006e54:	3710      	adds	r7, #16
 8006e56:	46bd      	mov	sp, r7
 8006e58:	bd80      	pop	{r7, pc}
	...

08006e5c <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8006e5c:	b480      	push	{r7}
 8006e5e:	b083      	sub	sp, #12
 8006e60:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 350000;
 8006e62:	4b07      	ldr	r3, [pc, #28]	; (8006e80 <ssd1306_I2C_Init+0x24>)
 8006e64:	607b      	str	r3, [r7, #4]
	while(p>0)
 8006e66:	e002      	b.n	8006e6e <ssd1306_I2C_Init+0x12>
		p--;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	3b01      	subs	r3, #1
 8006e6c:	607b      	str	r3, [r7, #4]
	while(p>0)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d1f9      	bne.n	8006e68 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c2);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8006e74:	bf00      	nop
 8006e76:	370c      	adds	r7, #12
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bc80      	pop	{r7}
 8006e7c:	4770      	bx	lr
 8006e7e:	bf00      	nop
 8006e80:	00055730 	.word	0x00055730

08006e84 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8006e84:	b5b0      	push	{r4, r5, r7, lr}
 8006e86:	b088      	sub	sp, #32
 8006e88:	af02      	add	r7, sp, #8
 8006e8a:	603a      	str	r2, [r7, #0]
 8006e8c:	461a      	mov	r2, r3
 8006e8e:	4603      	mov	r3, r0
 8006e90:	71fb      	strb	r3, [r7, #7]
 8006e92:	460b      	mov	r3, r1
 8006e94:	71bb      	strb	r3, [r7, #6]
 8006e96:	4613      	mov	r3, r2
 8006e98:	80bb      	strh	r3, [r7, #4]
 8006e9a:	466b      	mov	r3, sp
 8006e9c:	461d      	mov	r5, r3
	uint8_t dt[count + 1];
 8006e9e:	88bb      	ldrh	r3, [r7, #4]
 8006ea0:	1c58      	adds	r0, r3, #1
 8006ea2:	1e43      	subs	r3, r0, #1
 8006ea4:	613b      	str	r3, [r7, #16]
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	4619      	mov	r1, r3
 8006eaa:	f04f 0200 	mov.w	r2, #0
 8006eae:	f04f 0300 	mov.w	r3, #0
 8006eb2:	f04f 0400 	mov.w	r4, #0
 8006eb6:	00d4      	lsls	r4, r2, #3
 8006eb8:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8006ebc:	00cb      	lsls	r3, r1, #3
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	4619      	mov	r1, r3
 8006ec2:	f04f 0200 	mov.w	r2, #0
 8006ec6:	f04f 0300 	mov.w	r3, #0
 8006eca:	f04f 0400 	mov.w	r4, #0
 8006ece:	00d4      	lsls	r4, r2, #3
 8006ed0:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8006ed4:	00cb      	lsls	r3, r1, #3
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	3307      	adds	r3, #7
 8006eda:	08db      	lsrs	r3, r3, #3
 8006edc:	00db      	lsls	r3, r3, #3
 8006ede:	ebad 0d03 	sub.w	sp, sp, r3
 8006ee2:	ab02      	add	r3, sp, #8
 8006ee4:	3300      	adds	r3, #0
 8006ee6:	60fb      	str	r3, [r7, #12]
	dt[0] = reg;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	79ba      	ldrb	r2, [r7, #6]
 8006eec:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 1; i <= count; i++)
 8006eee:	2301      	movs	r3, #1
 8006ef0:	75fb      	strb	r3, [r7, #23]
 8006ef2:	e00a      	b.n	8006f0a <ssd1306_I2C_WriteMulti+0x86>
		dt[i] = data[i-1];
 8006ef4:	7dfb      	ldrb	r3, [r7, #23]
 8006ef6:	3b01      	subs	r3, #1
 8006ef8:	683a      	ldr	r2, [r7, #0]
 8006efa:	441a      	add	r2, r3
 8006efc:	7dfb      	ldrb	r3, [r7, #23]
 8006efe:	7811      	ldrb	r1, [r2, #0]
 8006f00:	68fa      	ldr	r2, [r7, #12]
 8006f02:	54d1      	strb	r1, [r2, r3]
	for(i = 1; i <= count; i++)
 8006f04:	7dfb      	ldrb	r3, [r7, #23]
 8006f06:	3301      	adds	r3, #1
 8006f08:	75fb      	strb	r3, [r7, #23]
 8006f0a:	7dfb      	ldrb	r3, [r7, #23]
 8006f0c:	b29b      	uxth	r3, r3
 8006f0e:	88ba      	ldrh	r2, [r7, #4]
 8006f10:	429a      	cmp	r2, r3
 8006f12:	d2ef      	bcs.n	8006ef4 <ssd1306_I2C_WriteMulti+0x70>
	HAL_I2C_Master_Transmit(&hi2c2, address, dt, count, 10);
 8006f14:	79fb      	ldrb	r3, [r7, #7]
 8006f16:	b299      	uxth	r1, r3
 8006f18:	68fa      	ldr	r2, [r7, #12]
 8006f1a:	88b8      	ldrh	r0, [r7, #4]
 8006f1c:	230a      	movs	r3, #10
 8006f1e:	9300      	str	r3, [sp, #0]
 8006f20:	4603      	mov	r3, r0
 8006f22:	4804      	ldr	r0, [pc, #16]	; (8006f34 <ssd1306_I2C_WriteMulti+0xb0>)
 8006f24:	f003 ff80 	bl	800ae28 <HAL_I2C_Master_Transmit>
 8006f28:	46ad      	mov	sp, r5
}
 8006f2a:	bf00      	nop
 8006f2c:	3718      	adds	r7, #24
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bdb0      	pop	{r4, r5, r7, pc}
 8006f32:	bf00      	nop
 8006f34:	20001418 	.word	0x20001418

08006f38 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b086      	sub	sp, #24
 8006f3c:	af02      	add	r7, sp, #8
 8006f3e:	4603      	mov	r3, r0
 8006f40:	71fb      	strb	r3, [r7, #7]
 8006f42:	460b      	mov	r3, r1
 8006f44:	71bb      	strb	r3, [r7, #6]
 8006f46:	4613      	mov	r3, r2
 8006f48:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8006f4a:	79bb      	ldrb	r3, [r7, #6]
 8006f4c:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8006f4e:	797b      	ldrb	r3, [r7, #5]
 8006f50:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c2, address, dt, 2, 10);
 8006f52:	79fb      	ldrb	r3, [r7, #7]
 8006f54:	b299      	uxth	r1, r3
 8006f56:	f107 020c 	add.w	r2, r7, #12
 8006f5a:	230a      	movs	r3, #10
 8006f5c:	9300      	str	r3, [sp, #0]
 8006f5e:	2302      	movs	r3, #2
 8006f60:	4803      	ldr	r0, [pc, #12]	; (8006f70 <ssd1306_I2C_Write+0x38>)
 8006f62:	f003 ff61 	bl	800ae28 <HAL_I2C_Master_Transmit>
}
 8006f66:	bf00      	nop
 8006f68:	3710      	adds	r7, #16
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	bd80      	pop	{r7, pc}
 8006f6e:	bf00      	nop
 8006f70:	20001418 	.word	0x20001418

08006f74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b083      	sub	sp, #12
 8006f78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	607b      	str	r3, [r7, #4]
 8006f7e:	4b0f      	ldr	r3, [pc, #60]	; (8006fbc <HAL_MspInit+0x48>)
 8006f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f82:	4a0e      	ldr	r2, [pc, #56]	; (8006fbc <HAL_MspInit+0x48>)
 8006f84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006f88:	6453      	str	r3, [r2, #68]	; 0x44
 8006f8a:	4b0c      	ldr	r3, [pc, #48]	; (8006fbc <HAL_MspInit+0x48>)
 8006f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006f92:	607b      	str	r3, [r7, #4]
 8006f94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006f96:	2300      	movs	r3, #0
 8006f98:	603b      	str	r3, [r7, #0]
 8006f9a:	4b08      	ldr	r3, [pc, #32]	; (8006fbc <HAL_MspInit+0x48>)
 8006f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f9e:	4a07      	ldr	r2, [pc, #28]	; (8006fbc <HAL_MspInit+0x48>)
 8006fa0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006fa4:	6413      	str	r3, [r2, #64]	; 0x40
 8006fa6:	4b05      	ldr	r3, [pc, #20]	; (8006fbc <HAL_MspInit+0x48>)
 8006fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006faa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fae:	603b      	str	r3, [r7, #0]
 8006fb0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006fb2:	bf00      	nop
 8006fb4:	370c      	adds	r7, #12
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bc80      	pop	{r7}
 8006fba:	4770      	bx	lr
 8006fbc:	40023800 	.word	0x40023800

08006fc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006fc4:	bf00      	nop
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bc80      	pop	{r7}
 8006fca:	4770      	bx	lr

08006fcc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006fd0:	e7fe      	b.n	8006fd0 <HardFault_Handler+0x4>

08006fd2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006fd2:	b480      	push	{r7}
 8006fd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006fd6:	e7fe      	b.n	8006fd6 <MemManage_Handler+0x4>

08006fd8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006fdc:	e7fe      	b.n	8006fdc <BusFault_Handler+0x4>

08006fde <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006fde:	b480      	push	{r7}
 8006fe0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006fe2:	e7fe      	b.n	8006fe2 <UsageFault_Handler+0x4>

08006fe4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006fe8:	bf00      	nop
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bc80      	pop	{r7}
 8006fee:	4770      	bx	lr

08006ff0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006ff4:	bf00      	nop
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	bc80      	pop	{r7}
 8006ffa:	4770      	bx	lr

08006ffc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006ffc:	b480      	push	{r7}
 8006ffe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007000:	bf00      	nop
 8007002:	46bd      	mov	sp, r7
 8007004:	bc80      	pop	{r7}
 8007006:	4770      	bx	lr

08007008 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800700c:	f001 fccc 	bl	80089a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007010:	bf00      	nop
 8007012:	bd80      	pop	{r7, pc}

08007014 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8007018:	4802      	ldr	r0, [pc, #8]	; (8007024 <CAN1_RX0_IRQHandler+0x10>)
 800701a:	f002 fd43 	bl	8009aa4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800701e:	bf00      	nop
 8007020:	bd80      	pop	{r7, pc}
 8007022:	bf00      	nop
 8007024:	2000139c 	.word	0x2000139c

08007028 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8007028:	b5b0      	push	{r4, r5, r7, lr}
 800702a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

	// *********************** Sensing Process (ADC average) ******************************
	ADC_SUM_Iin = ADC_SUM_Iin - ADC_Array_Iin[i];		//delete old data
 800702c:	4ba2      	ldr	r3, [pc, #648]	; (80072b8 <TIM2_IRQHandler+0x290>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4aa2      	ldr	r2, [pc, #648]	; (80072bc <TIM2_IRQHandler+0x294>)
 8007032:	7812      	ldrb	r2, [r2, #0]
 8007034:	4611      	mov	r1, r2
 8007036:	4aa2      	ldr	r2, [pc, #648]	; (80072c0 <TIM2_IRQHandler+0x298>)
 8007038:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 800703c:	1a9b      	subs	r3, r3, r2
 800703e:	4a9e      	ldr	r2, [pc, #632]	; (80072b8 <TIM2_IRQHandler+0x290>)
 8007040:	6013      	str	r3, [r2, #0]
	ADC_SUM_VinN = ADC_SUM_VinN - ADC_Array_VinN[i];
 8007042:	4ba0      	ldr	r3, [pc, #640]	; (80072c4 <TIM2_IRQHandler+0x29c>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4a9d      	ldr	r2, [pc, #628]	; (80072bc <TIM2_IRQHandler+0x294>)
 8007048:	7812      	ldrb	r2, [r2, #0]
 800704a:	4611      	mov	r1, r2
 800704c:	4a9e      	ldr	r2, [pc, #632]	; (80072c8 <TIM2_IRQHandler+0x2a0>)
 800704e:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8007052:	1a9b      	subs	r3, r3, r2
 8007054:	4a9b      	ldr	r2, [pc, #620]	; (80072c4 <TIM2_IRQHandler+0x29c>)
 8007056:	6013      	str	r3, [r2, #0]
	ADC_SUM_VinP = ADC_SUM_VinP - ADC_Array_VinP[i];
 8007058:	4b9c      	ldr	r3, [pc, #624]	; (80072cc <TIM2_IRQHandler+0x2a4>)
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	4a97      	ldr	r2, [pc, #604]	; (80072bc <TIM2_IRQHandler+0x294>)
 800705e:	7812      	ldrb	r2, [r2, #0]
 8007060:	4611      	mov	r1, r2
 8007062:	4a9b      	ldr	r2, [pc, #620]	; (80072d0 <TIM2_IRQHandler+0x2a8>)
 8007064:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8007068:	1a9b      	subs	r3, r3, r2
 800706a:	4a98      	ldr	r2, [pc, #608]	; (80072cc <TIM2_IRQHandler+0x2a4>)
 800706c:	6013      	str	r3, [r2, #0]
	ADC_SUM_Iout = ADC_SUM_Iout - ADC_Array_Iout[i];
 800706e:	4b99      	ldr	r3, [pc, #612]	; (80072d4 <TIM2_IRQHandler+0x2ac>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4a92      	ldr	r2, [pc, #584]	; (80072bc <TIM2_IRQHandler+0x294>)
 8007074:	7812      	ldrb	r2, [r2, #0]
 8007076:	4611      	mov	r1, r2
 8007078:	4a97      	ldr	r2, [pc, #604]	; (80072d8 <TIM2_IRQHandler+0x2b0>)
 800707a:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 800707e:	1a9b      	subs	r3, r3, r2
 8007080:	4a94      	ldr	r2, [pc, #592]	; (80072d4 <TIM2_IRQHandler+0x2ac>)
 8007082:	6013      	str	r3, [r2, #0]
	ADC_SUM_VoutN = ADC_SUM_VoutN - ADC_Array_VoutN[i];
 8007084:	4b95      	ldr	r3, [pc, #596]	; (80072dc <TIM2_IRQHandler+0x2b4>)
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4a8c      	ldr	r2, [pc, #560]	; (80072bc <TIM2_IRQHandler+0x294>)
 800708a:	7812      	ldrb	r2, [r2, #0]
 800708c:	4611      	mov	r1, r2
 800708e:	4a94      	ldr	r2, [pc, #592]	; (80072e0 <TIM2_IRQHandler+0x2b8>)
 8007090:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8007094:	1a9b      	subs	r3, r3, r2
 8007096:	4a91      	ldr	r2, [pc, #580]	; (80072dc <TIM2_IRQHandler+0x2b4>)
 8007098:	6013      	str	r3, [r2, #0]
	ADC_SUM_VoutP = ADC_SUM_VoutP - ADC_Array_VoutP[i];
 800709a:	4b92      	ldr	r3, [pc, #584]	; (80072e4 <TIM2_IRQHandler+0x2bc>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4a87      	ldr	r2, [pc, #540]	; (80072bc <TIM2_IRQHandler+0x294>)
 80070a0:	7812      	ldrb	r2, [r2, #0]
 80070a2:	4611      	mov	r1, r2
 80070a4:	4a90      	ldr	r2, [pc, #576]	; (80072e8 <TIM2_IRQHandler+0x2c0>)
 80070a6:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 80070aa:	1a9b      	subs	r3, r3, r2
 80070ac:	4a8d      	ldr	r2, [pc, #564]	; (80072e4 <TIM2_IRQHandler+0x2bc>)
 80070ae:	6013      	str	r3, [r2, #0]

	ADC_Array_Iin[i] = ADC_Iin;				//save data from ADC read
 80070b0:	4b82      	ldr	r3, [pc, #520]	; (80072bc <TIM2_IRQHandler+0x294>)
 80070b2:	781b      	ldrb	r3, [r3, #0]
 80070b4:	461a      	mov	r2, r3
 80070b6:	4b8d      	ldr	r3, [pc, #564]	; (80072ec <TIM2_IRQHandler+0x2c4>)
 80070b8:	8819      	ldrh	r1, [r3, #0]
 80070ba:	4b81      	ldr	r3, [pc, #516]	; (80072c0 <TIM2_IRQHandler+0x298>)
 80070bc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	ADC_Array_VinN[i] = ADC_VinN;
 80070c0:	4b7e      	ldr	r3, [pc, #504]	; (80072bc <TIM2_IRQHandler+0x294>)
 80070c2:	781b      	ldrb	r3, [r3, #0]
 80070c4:	461a      	mov	r2, r3
 80070c6:	4b8a      	ldr	r3, [pc, #552]	; (80072f0 <TIM2_IRQHandler+0x2c8>)
 80070c8:	8819      	ldrh	r1, [r3, #0]
 80070ca:	4b7f      	ldr	r3, [pc, #508]	; (80072c8 <TIM2_IRQHandler+0x2a0>)
 80070cc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	ADC_Array_VinP[i] = ADC_VinP;
 80070d0:	4b7a      	ldr	r3, [pc, #488]	; (80072bc <TIM2_IRQHandler+0x294>)
 80070d2:	781b      	ldrb	r3, [r3, #0]
 80070d4:	461a      	mov	r2, r3
 80070d6:	4b87      	ldr	r3, [pc, #540]	; (80072f4 <TIM2_IRQHandler+0x2cc>)
 80070d8:	8819      	ldrh	r1, [r3, #0]
 80070da:	4b7d      	ldr	r3, [pc, #500]	; (80072d0 <TIM2_IRQHandler+0x2a8>)
 80070dc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	ADC_Array_Iout[i] = ADC_Iout;
 80070e0:	4b76      	ldr	r3, [pc, #472]	; (80072bc <TIM2_IRQHandler+0x294>)
 80070e2:	781b      	ldrb	r3, [r3, #0]
 80070e4:	461a      	mov	r2, r3
 80070e6:	4b84      	ldr	r3, [pc, #528]	; (80072f8 <TIM2_IRQHandler+0x2d0>)
 80070e8:	8819      	ldrh	r1, [r3, #0]
 80070ea:	4b7b      	ldr	r3, [pc, #492]	; (80072d8 <TIM2_IRQHandler+0x2b0>)
 80070ec:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	ADC_Array_VoutN[i] = ADC_VoutN;
 80070f0:	4b72      	ldr	r3, [pc, #456]	; (80072bc <TIM2_IRQHandler+0x294>)
 80070f2:	781b      	ldrb	r3, [r3, #0]
 80070f4:	461a      	mov	r2, r3
 80070f6:	4b81      	ldr	r3, [pc, #516]	; (80072fc <TIM2_IRQHandler+0x2d4>)
 80070f8:	8819      	ldrh	r1, [r3, #0]
 80070fa:	4b79      	ldr	r3, [pc, #484]	; (80072e0 <TIM2_IRQHandler+0x2b8>)
 80070fc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	ADC_Array_VoutP[i] = ADC_VoutP;
 8007100:	4b6e      	ldr	r3, [pc, #440]	; (80072bc <TIM2_IRQHandler+0x294>)
 8007102:	781b      	ldrb	r3, [r3, #0]
 8007104:	461a      	mov	r2, r3
 8007106:	4b7e      	ldr	r3, [pc, #504]	; (8007300 <TIM2_IRQHandler+0x2d8>)
 8007108:	8819      	ldrh	r1, [r3, #0]
 800710a:	4b77      	ldr	r3, [pc, #476]	; (80072e8 <TIM2_IRQHandler+0x2c0>)
 800710c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

	ADC_SUM_Iin = ADC_SUM_Iin + ADC_Array_Iin[i];		//summing data and add new data
 8007110:	4b6a      	ldr	r3, [pc, #424]	; (80072bc <TIM2_IRQHandler+0x294>)
 8007112:	781b      	ldrb	r3, [r3, #0]
 8007114:	461a      	mov	r2, r3
 8007116:	4b6a      	ldr	r3, [pc, #424]	; (80072c0 <TIM2_IRQHandler+0x298>)
 8007118:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800711c:	461a      	mov	r2, r3
 800711e:	4b66      	ldr	r3, [pc, #408]	; (80072b8 <TIM2_IRQHandler+0x290>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	4413      	add	r3, r2
 8007124:	4a64      	ldr	r2, [pc, #400]	; (80072b8 <TIM2_IRQHandler+0x290>)
 8007126:	6013      	str	r3, [r2, #0]
	ADC_SUM_VinN = ADC_SUM_VinN + ADC_Array_VinN[i];
 8007128:	4b64      	ldr	r3, [pc, #400]	; (80072bc <TIM2_IRQHandler+0x294>)
 800712a:	781b      	ldrb	r3, [r3, #0]
 800712c:	461a      	mov	r2, r3
 800712e:	4b66      	ldr	r3, [pc, #408]	; (80072c8 <TIM2_IRQHandler+0x2a0>)
 8007130:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007134:	461a      	mov	r2, r3
 8007136:	4b63      	ldr	r3, [pc, #396]	; (80072c4 <TIM2_IRQHandler+0x29c>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4413      	add	r3, r2
 800713c:	4a61      	ldr	r2, [pc, #388]	; (80072c4 <TIM2_IRQHandler+0x29c>)
 800713e:	6013      	str	r3, [r2, #0]
	ADC_SUM_VinP = ADC_SUM_VinP + ADC_Array_VinP[i];
 8007140:	4b5e      	ldr	r3, [pc, #376]	; (80072bc <TIM2_IRQHandler+0x294>)
 8007142:	781b      	ldrb	r3, [r3, #0]
 8007144:	461a      	mov	r2, r3
 8007146:	4b62      	ldr	r3, [pc, #392]	; (80072d0 <TIM2_IRQHandler+0x2a8>)
 8007148:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800714c:	461a      	mov	r2, r3
 800714e:	4b5f      	ldr	r3, [pc, #380]	; (80072cc <TIM2_IRQHandler+0x2a4>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4413      	add	r3, r2
 8007154:	4a5d      	ldr	r2, [pc, #372]	; (80072cc <TIM2_IRQHandler+0x2a4>)
 8007156:	6013      	str	r3, [r2, #0]
	ADC_SUM_Iout = ADC_SUM_Iout + ADC_Array_Iout[i];
 8007158:	4b58      	ldr	r3, [pc, #352]	; (80072bc <TIM2_IRQHandler+0x294>)
 800715a:	781b      	ldrb	r3, [r3, #0]
 800715c:	461a      	mov	r2, r3
 800715e:	4b5e      	ldr	r3, [pc, #376]	; (80072d8 <TIM2_IRQHandler+0x2b0>)
 8007160:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007164:	461a      	mov	r2, r3
 8007166:	4b5b      	ldr	r3, [pc, #364]	; (80072d4 <TIM2_IRQHandler+0x2ac>)
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	4413      	add	r3, r2
 800716c:	4a59      	ldr	r2, [pc, #356]	; (80072d4 <TIM2_IRQHandler+0x2ac>)
 800716e:	6013      	str	r3, [r2, #0]
	ADC_SUM_VoutN = ADC_SUM_VoutN + ADC_Array_VoutN[i];
 8007170:	4b52      	ldr	r3, [pc, #328]	; (80072bc <TIM2_IRQHandler+0x294>)
 8007172:	781b      	ldrb	r3, [r3, #0]
 8007174:	461a      	mov	r2, r3
 8007176:	4b5a      	ldr	r3, [pc, #360]	; (80072e0 <TIM2_IRQHandler+0x2b8>)
 8007178:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800717c:	461a      	mov	r2, r3
 800717e:	4b57      	ldr	r3, [pc, #348]	; (80072dc <TIM2_IRQHandler+0x2b4>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4413      	add	r3, r2
 8007184:	4a55      	ldr	r2, [pc, #340]	; (80072dc <TIM2_IRQHandler+0x2b4>)
 8007186:	6013      	str	r3, [r2, #0]
	ADC_SUM_VoutP = ADC_SUM_VoutP + ADC_Array_VoutP[i];
 8007188:	4b4c      	ldr	r3, [pc, #304]	; (80072bc <TIM2_IRQHandler+0x294>)
 800718a:	781b      	ldrb	r3, [r3, #0]
 800718c:	461a      	mov	r2, r3
 800718e:	4b56      	ldr	r3, [pc, #344]	; (80072e8 <TIM2_IRQHandler+0x2c0>)
 8007190:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007194:	461a      	mov	r2, r3
 8007196:	4b53      	ldr	r3, [pc, #332]	; (80072e4 <TIM2_IRQHandler+0x2bc>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4413      	add	r3, r2
 800719c:	4a51      	ldr	r2, [pc, #324]	; (80072e4 <TIM2_IRQHandler+0x2bc>)
 800719e:	6013      	str	r3, [r2, #0]

	ADC_Average_Iin = (float) ADC_SUM_Iin / maxdata;	//calculate average data
 80071a0:	4b45      	ldr	r3, [pc, #276]	; (80072b8 <TIM2_IRQHandler+0x290>)
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	4618      	mov	r0, r3
 80071a6:	f7f9 fdbf 	bl	8000d28 <__aeabi_i2f>
 80071aa:	4603      	mov	r3, r0
 80071ac:	4955      	ldr	r1, [pc, #340]	; (8007304 <TIM2_IRQHandler+0x2dc>)
 80071ae:	4618      	mov	r0, r3
 80071b0:	f7f9 fec2 	bl	8000f38 <__aeabi_fdiv>
 80071b4:	4603      	mov	r3, r0
 80071b6:	461a      	mov	r2, r3
 80071b8:	4b53      	ldr	r3, [pc, #332]	; (8007308 <TIM2_IRQHandler+0x2e0>)
 80071ba:	601a      	str	r2, [r3, #0]
	ADC_Average_VinN = (float) ADC_SUM_VinN / maxdata;
 80071bc:	4b41      	ldr	r3, [pc, #260]	; (80072c4 <TIM2_IRQHandler+0x29c>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	4618      	mov	r0, r3
 80071c2:	f7f9 fdb1 	bl	8000d28 <__aeabi_i2f>
 80071c6:	4603      	mov	r3, r0
 80071c8:	494e      	ldr	r1, [pc, #312]	; (8007304 <TIM2_IRQHandler+0x2dc>)
 80071ca:	4618      	mov	r0, r3
 80071cc:	f7f9 feb4 	bl	8000f38 <__aeabi_fdiv>
 80071d0:	4603      	mov	r3, r0
 80071d2:	461a      	mov	r2, r3
 80071d4:	4b4d      	ldr	r3, [pc, #308]	; (800730c <TIM2_IRQHandler+0x2e4>)
 80071d6:	601a      	str	r2, [r3, #0]
	ADC_Average_VinP = (float) ADC_SUM_VinP / maxdata;
 80071d8:	4b3c      	ldr	r3, [pc, #240]	; (80072cc <TIM2_IRQHandler+0x2a4>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4618      	mov	r0, r3
 80071de:	f7f9 fda3 	bl	8000d28 <__aeabi_i2f>
 80071e2:	4603      	mov	r3, r0
 80071e4:	4947      	ldr	r1, [pc, #284]	; (8007304 <TIM2_IRQHandler+0x2dc>)
 80071e6:	4618      	mov	r0, r3
 80071e8:	f7f9 fea6 	bl	8000f38 <__aeabi_fdiv>
 80071ec:	4603      	mov	r3, r0
 80071ee:	461a      	mov	r2, r3
 80071f0:	4b47      	ldr	r3, [pc, #284]	; (8007310 <TIM2_IRQHandler+0x2e8>)
 80071f2:	601a      	str	r2, [r3, #0]
	ADC_Average_Iout = (float) ADC_SUM_Iout / maxdata;
 80071f4:	4b37      	ldr	r3, [pc, #220]	; (80072d4 <TIM2_IRQHandler+0x2ac>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4618      	mov	r0, r3
 80071fa:	f7f9 fd95 	bl	8000d28 <__aeabi_i2f>
 80071fe:	4603      	mov	r3, r0
 8007200:	4940      	ldr	r1, [pc, #256]	; (8007304 <TIM2_IRQHandler+0x2dc>)
 8007202:	4618      	mov	r0, r3
 8007204:	f7f9 fe98 	bl	8000f38 <__aeabi_fdiv>
 8007208:	4603      	mov	r3, r0
 800720a:	461a      	mov	r2, r3
 800720c:	4b41      	ldr	r3, [pc, #260]	; (8007314 <TIM2_IRQHandler+0x2ec>)
 800720e:	601a      	str	r2, [r3, #0]
	ADC_Average_VoutN = (float) ADC_SUM_VoutN / maxdata;
 8007210:	4b32      	ldr	r3, [pc, #200]	; (80072dc <TIM2_IRQHandler+0x2b4>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	4618      	mov	r0, r3
 8007216:	f7f9 fd87 	bl	8000d28 <__aeabi_i2f>
 800721a:	4603      	mov	r3, r0
 800721c:	4939      	ldr	r1, [pc, #228]	; (8007304 <TIM2_IRQHandler+0x2dc>)
 800721e:	4618      	mov	r0, r3
 8007220:	f7f9 fe8a 	bl	8000f38 <__aeabi_fdiv>
 8007224:	4603      	mov	r3, r0
 8007226:	461a      	mov	r2, r3
 8007228:	4b3b      	ldr	r3, [pc, #236]	; (8007318 <TIM2_IRQHandler+0x2f0>)
 800722a:	601a      	str	r2, [r3, #0]
	ADC_Average_VoutP = (float) ADC_SUM_VoutP / maxdata;
 800722c:	4b2d      	ldr	r3, [pc, #180]	; (80072e4 <TIM2_IRQHandler+0x2bc>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	4618      	mov	r0, r3
 8007232:	f7f9 fd79 	bl	8000d28 <__aeabi_i2f>
 8007236:	4603      	mov	r3, r0
 8007238:	4932      	ldr	r1, [pc, #200]	; (8007304 <TIM2_IRQHandler+0x2dc>)
 800723a:	4618      	mov	r0, r3
 800723c:	f7f9 fe7c 	bl	8000f38 <__aeabi_fdiv>
 8007240:	4603      	mov	r3, r0
 8007242:	461a      	mov	r2, r3
 8007244:	4b35      	ldr	r3, [pc, #212]	; (800731c <TIM2_IRQHandler+0x2f4>)
 8007246:	601a      	str	r2, [r3, #0]

	i++;
 8007248:	4b1c      	ldr	r3, [pc, #112]	; (80072bc <TIM2_IRQHandler+0x294>)
 800724a:	781b      	ldrb	r3, [r3, #0]
 800724c:	3301      	adds	r3, #1
 800724e:	b2da      	uxtb	r2, r3
 8007250:	4b1a      	ldr	r3, [pc, #104]	; (80072bc <TIM2_IRQHandler+0x294>)
 8007252:	701a      	strb	r2, [r3, #0]
	i = i % maxdata;
 8007254:	4b19      	ldr	r3, [pc, #100]	; (80072bc <TIM2_IRQHandler+0x294>)
 8007256:	781b      	ldrb	r3, [r3, #0]
 8007258:	4a31      	ldr	r2, [pc, #196]	; (8007320 <TIM2_IRQHandler+0x2f8>)
 800725a:	fba2 1203 	umull	r1, r2, r2, r3
 800725e:	0992      	lsrs	r2, r2, #6
 8007260:	21c8      	movs	r1, #200	; 0xc8
 8007262:	fb01 f202 	mul.w	r2, r1, r2
 8007266:	1a9b      	subs	r3, r3, r2
 8007268:	b2da      	uxtb	r2, r3
 800726a:	4b14      	ldr	r3, [pc, #80]	; (80072bc <TIM2_IRQHandler+0x294>)
 800726c:	701a      	strb	r2, [r3, #0]

	//Current value calculation and calibration
	Current_Charger = 0.0125*ADC_Average_Iout - 24.845 - OFFSET_CurrentSense;
 800726e:	4b29      	ldr	r3, [pc, #164]	; (8007314 <TIM2_IRQHandler+0x2ec>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4618      	mov	r0, r3
 8007274:	f7f9 f91e 	bl	80004b4 <__aeabi_f2d>
 8007278:	a30b      	add	r3, pc, #44	; (adr r3, 80072a8 <TIM2_IRQHandler+0x280>)
 800727a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800727e:	f7f9 f971 	bl	8000564 <__aeabi_dmul>
 8007282:	4603      	mov	r3, r0
 8007284:	460c      	mov	r4, r1
 8007286:	4618      	mov	r0, r3
 8007288:	4621      	mov	r1, r4
 800728a:	a309      	add	r3, pc, #36	; (adr r3, 80072b0 <TIM2_IRQHandler+0x288>)
 800728c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007290:	f7f8 ffb0 	bl	80001f4 <__aeabi_dsub>
 8007294:	4603      	mov	r3, r0
 8007296:	460c      	mov	r4, r1
 8007298:	4625      	mov	r5, r4
 800729a:	461c      	mov	r4, r3
 800729c:	4b21      	ldr	r3, [pc, #132]	; (8007324 <TIM2_IRQHandler+0x2fc>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	e042      	b.n	8007328 <TIM2_IRQHandler+0x300>
 80072a2:	bf00      	nop
 80072a4:	f3af 8000 	nop.w
 80072a8:	9999999a 	.word	0x9999999a
 80072ac:	3f899999 	.word	0x3f899999
 80072b0:	eb851eb8 	.word	0xeb851eb8
 80072b4:	4038d851 	.word	0x4038d851
 80072b8:	200006fc 	.word	0x200006fc
 80072bc:	20001650 	.word	0x20001650
 80072c0:	20000720 	.word	0x20000720
 80072c4:	20000c68 	.word	0x20000c68
 80072c8:	20000d60 	.word	0x20000d60
 80072cc:	200010b4 	.word	0x200010b4
 80072d0:	20000f10 	.word	0x20000f10
 80072d4:	20000ccc 	.word	0x20000ccc
 80072d8:	20000ad8 	.word	0x20000ad8
 80072dc:	20000684 	.word	0x20000684
 80072e0:	20000920 	.word	0x20000920
 80072e4:	20000704 	.word	0x20000704
 80072e8:	200010d0 	.word	0x200010d0
 80072ec:	200006b2 	.word	0x200006b2
 80072f0:	20000ca4 	.word	0x20000ca4
 80072f4:	20000710 	.word	0x20000710
 80072f8:	200006f8 	.word	0x200006f8
 80072fc:	20000692 	.word	0x20000692
 8007300:	200008e4 	.word	0x200008e4
 8007304:	43480000 	.word	0x43480000
 8007308:	20000acc 	.word	0x20000acc
 800730c:	200008c4 	.word	0x200008c4
 8007310:	20000cb8 	.word	0x20000cb8
 8007314:	2000128c 	.word	0x2000128c
 8007318:	20000688 	.word	0x20000688
 800731c:	200008e0 	.word	0x200008e0
 8007320:	51eb851f 	.word	0x51eb851f
 8007324:	200008c0 	.word	0x200008c0
 8007328:	4618      	mov	r0, r3
 800732a:	f7f9 f8c3 	bl	80004b4 <__aeabi_f2d>
 800732e:	4602      	mov	r2, r0
 8007330:	460b      	mov	r3, r1
 8007332:	4620      	mov	r0, r4
 8007334:	4629      	mov	r1, r5
 8007336:	f7f8 ff5d 	bl	80001f4 <__aeabi_dsub>
 800733a:	4603      	mov	r3, r0
 800733c:	460c      	mov	r4, r1
 800733e:	4618      	mov	r0, r3
 8007340:	4621      	mov	r1, r4
 8007342:	f7f9 fbe7 	bl	8000b14 <__aeabi_d2f>
 8007346:	4602      	mov	r2, r0
 8007348:	4b99      	ldr	r3, [pc, #612]	; (80075b0 <TIM2_IRQHandler+0x588>)
 800734a:	601a      	str	r2, [r3, #0]
	OFFSET_Calibration = 0.0125*ADC_Average_Iout - 24.845;
 800734c:	4b99      	ldr	r3, [pc, #612]	; (80075b4 <TIM2_IRQHandler+0x58c>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4618      	mov	r0, r3
 8007352:	f7f9 f8af 	bl	80004b4 <__aeabi_f2d>
 8007356:	a388      	add	r3, pc, #544	; (adr r3, 8007578 <TIM2_IRQHandler+0x550>)
 8007358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800735c:	f7f9 f902 	bl	8000564 <__aeabi_dmul>
 8007360:	4603      	mov	r3, r0
 8007362:	460c      	mov	r4, r1
 8007364:	4618      	mov	r0, r3
 8007366:	4621      	mov	r1, r4
 8007368:	a385      	add	r3, pc, #532	; (adr r3, 8007580 <TIM2_IRQHandler+0x558>)
 800736a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800736e:	f7f8 ff41 	bl	80001f4 <__aeabi_dsub>
 8007372:	4603      	mov	r3, r0
 8007374:	460c      	mov	r4, r1
 8007376:	4618      	mov	r0, r3
 8007378:	4621      	mov	r1, r4
 800737a:	f7f9 fbcb 	bl	8000b14 <__aeabi_d2f>
 800737e:	4602      	mov	r2, r0
 8007380:	4b8d      	ldr	r3, [pc, #564]	; (80075b8 <TIM2_IRQHandler+0x590>)
 8007382:	601a      	str	r2, [r3, #0]
	if (Current_Charger<=0)
 8007384:	4b8a      	ldr	r3, [pc, #552]	; (80075b0 <TIM2_IRQHandler+0x588>)
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f04f 0100 	mov.w	r1, #0
 800738c:	4618      	mov	r0, r3
 800738e:	f7f9 fec7 	bl	8001120 <__aeabi_fcmple>
 8007392:	4603      	mov	r3, r0
 8007394:	2b00      	cmp	r3, #0
 8007396:	d003      	beq.n	80073a0 <TIM2_IRQHandler+0x378>
		Current_Charger = 0;
 8007398:	4b85      	ldr	r3, [pc, #532]	; (80075b0 <TIM2_IRQHandler+0x588>)
 800739a:	f04f 0200 	mov.w	r2, #0
 800739e:	601a      	str	r2, [r3, #0]

	//Voltage value calculation and calibration
	ADC_VoltageResult = fabs (ADC_Average_VoutN - ADC_Average_VoutP);
 80073a0:	4b86      	ldr	r3, [pc, #536]	; (80075bc <TIM2_IRQHandler+0x594>)
 80073a2:	681a      	ldr	r2, [r3, #0]
 80073a4:	4b86      	ldr	r3, [pc, #536]	; (80075c0 <TIM2_IRQHandler+0x598>)
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4619      	mov	r1, r3
 80073aa:	4610      	mov	r0, r2
 80073ac:	f7f9 fc06 	bl	8000bbc <__aeabi_fsub>
 80073b0:	4603      	mov	r3, r0
 80073b2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80073b6:	4a83      	ldr	r2, [pc, #524]	; (80075c4 <TIM2_IRQHandler+0x59c>)
 80073b8:	6013      	str	r3, [r2, #0]
	Voltage_Charger = ADC_VoltageResult*0.042318765307477 - 0.240709805391821;
 80073ba:	4b82      	ldr	r3, [pc, #520]	; (80075c4 <TIM2_IRQHandler+0x59c>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4618      	mov	r0, r3
 80073c0:	f7f9 f878 	bl	80004b4 <__aeabi_f2d>
 80073c4:	a370      	add	r3, pc, #448	; (adr r3, 8007588 <TIM2_IRQHandler+0x560>)
 80073c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ca:	f7f9 f8cb 	bl	8000564 <__aeabi_dmul>
 80073ce:	4603      	mov	r3, r0
 80073d0:	460c      	mov	r4, r1
 80073d2:	4618      	mov	r0, r3
 80073d4:	4621      	mov	r1, r4
 80073d6:	a36e      	add	r3, pc, #440	; (adr r3, 8007590 <TIM2_IRQHandler+0x568>)
 80073d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073dc:	f7f8 ff0a 	bl	80001f4 <__aeabi_dsub>
 80073e0:	4603      	mov	r3, r0
 80073e2:	460c      	mov	r4, r1
 80073e4:	4618      	mov	r0, r3
 80073e6:	4621      	mov	r1, r4
 80073e8:	f7f9 fb94 	bl	8000b14 <__aeabi_d2f>
 80073ec:	4602      	mov	r2, r0
 80073ee:	4b76      	ldr	r3, [pc, #472]	; (80075c8 <TIM2_IRQHandler+0x5a0>)
 80073f0:	601a      	str	r2, [r3, #0]
	if(Voltage_Charger <= 0)
 80073f2:	4b75      	ldr	r3, [pc, #468]	; (80075c8 <TIM2_IRQHandler+0x5a0>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f04f 0100 	mov.w	r1, #0
 80073fa:	4618      	mov	r0, r3
 80073fc:	f7f9 fe90 	bl	8001120 <__aeabi_fcmple>
 8007400:	4603      	mov	r3, r0
 8007402:	2b00      	cmp	r3, #0
 8007404:	d003      	beq.n	800740e <TIM2_IRQHandler+0x3e6>
		Voltage_Charger = 0;
 8007406:	4b70      	ldr	r3, [pc, #448]	; (80075c8 <TIM2_IRQHandler+0x5a0>)
 8007408:	f04f 0200 	mov.w	r2, #0
 800740c:	601a      	str	r2, [r3, #0]

	Temp_delay_calc++;
 800740e:	4b6f      	ldr	r3, [pc, #444]	; (80075cc <TIM2_IRQHandler+0x5a4>)
 8007410:	781b      	ldrb	r3, [r3, #0]
 8007412:	3301      	adds	r3, #1
 8007414:	b2da      	uxtb	r2, r3
 8007416:	4b6d      	ldr	r3, [pc, #436]	; (80075cc <TIM2_IRQHandler+0x5a4>)
 8007418:	701a      	strb	r2, [r3, #0]

	if(Temp_delay_calc >= 100)
 800741a:	4b6c      	ldr	r3, [pc, #432]	; (80075cc <TIM2_IRQHandler+0x5a4>)
 800741c:	781b      	ldrb	r3, [r3, #0]
 800741e:	2b63      	cmp	r3, #99	; 0x63
 8007420:	d96e      	bls.n	8007500 <TIM2_IRQHandler+0x4d8>
	{
		Temp_delay_calc = 0;
 8007422:	4b6a      	ldr	r3, [pc, #424]	; (80075cc <TIM2_IRQHandler+0x5a4>)
 8007424:	2200      	movs	r2, #0
 8007426:	701a      	strb	r2, [r3, #0]
		Res_T1 = ADC_temp1*10000/(3900-ADC_temp1); 	// 10000 => R1 , 3900 => Vcc dalam nilai digital
 8007428:	4b69      	ldr	r3, [pc, #420]	; (80075d0 <TIM2_IRQHandler+0x5a8>)
 800742a:	881b      	ldrh	r3, [r3, #0]
 800742c:	461a      	mov	r2, r3
 800742e:	f242 7310 	movw	r3, #10000	; 0x2710
 8007432:	fb03 f202 	mul.w	r2, r3, r2
 8007436:	4b66      	ldr	r3, [pc, #408]	; (80075d0 <TIM2_IRQHandler+0x5a8>)
 8007438:	881b      	ldrh	r3, [r3, #0]
 800743a:	f5c3 6373 	rsb	r3, r3, #3888	; 0xf30
 800743e:	330c      	adds	r3, #12
 8007440:	fb92 f3f3 	sdiv	r3, r2, r3
 8007444:	4618      	mov	r0, r3
 8007446:	f7f9 fc6f 	bl	8000d28 <__aeabi_i2f>
 800744a:	4602      	mov	r2, r0
 800744c:	4b61      	ldr	r3, [pc, #388]	; (80075d4 <TIM2_IRQHandler+0x5ac>)
 800744e:	601a      	str	r2, [r3, #0]
		Temp_T1 = -24.05*log(Res_T1) + 246.41;			//1 / a + b (Ln RT / R25) + c b (Ln RT / R25)2
 8007450:	4b60      	ldr	r3, [pc, #384]	; (80075d4 <TIM2_IRQHandler+0x5ac>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4618      	mov	r0, r3
 8007456:	f7f9 f82d 	bl	80004b4 <__aeabi_f2d>
 800745a:	4603      	mov	r3, r0
 800745c:	460c      	mov	r4, r1
 800745e:	4618      	mov	r0, r3
 8007460:	4621      	mov	r1, r4
 8007462:	f008 fd2d 	bl	800fec0 <log>
 8007466:	a34c      	add	r3, pc, #304	; (adr r3, 8007598 <TIM2_IRQHandler+0x570>)
 8007468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800746c:	f7f9 f87a 	bl	8000564 <__aeabi_dmul>
 8007470:	4603      	mov	r3, r0
 8007472:	460c      	mov	r4, r1
 8007474:	4618      	mov	r0, r3
 8007476:	4621      	mov	r1, r4
 8007478:	a349      	add	r3, pc, #292	; (adr r3, 80075a0 <TIM2_IRQHandler+0x578>)
 800747a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800747e:	f7f8 febb 	bl	80001f8 <__adddf3>
 8007482:	4603      	mov	r3, r0
 8007484:	460c      	mov	r4, r1
 8007486:	4618      	mov	r0, r3
 8007488:	4621      	mov	r1, r4
 800748a:	f7f9 fb43 	bl	8000b14 <__aeabi_d2f>
 800748e:	4602      	mov	r2, r0
 8007490:	4b51      	ldr	r3, [pc, #324]	; (80075d8 <TIM2_IRQHandler+0x5b0>)
 8007492:	601a      	str	r2, [r3, #0]
		Res_T2 = ADC_temp2*10000/(3900-ADC_temp2);
 8007494:	4b51      	ldr	r3, [pc, #324]	; (80075dc <TIM2_IRQHandler+0x5b4>)
 8007496:	881b      	ldrh	r3, [r3, #0]
 8007498:	461a      	mov	r2, r3
 800749a:	f242 7310 	movw	r3, #10000	; 0x2710
 800749e:	fb03 f202 	mul.w	r2, r3, r2
 80074a2:	4b4e      	ldr	r3, [pc, #312]	; (80075dc <TIM2_IRQHandler+0x5b4>)
 80074a4:	881b      	ldrh	r3, [r3, #0]
 80074a6:	f5c3 6373 	rsb	r3, r3, #3888	; 0xf30
 80074aa:	330c      	adds	r3, #12
 80074ac:	fb92 f3f3 	sdiv	r3, r2, r3
 80074b0:	4618      	mov	r0, r3
 80074b2:	f7f9 fc39 	bl	8000d28 <__aeabi_i2f>
 80074b6:	4602      	mov	r2, r0
 80074b8:	4b49      	ldr	r3, [pc, #292]	; (80075e0 <TIM2_IRQHandler+0x5b8>)
 80074ba:	601a      	str	r2, [r3, #0]
		Temp_T2 = -24.05*log(Res_T2) + 246.41;			//1 / a + b (Ln RT / R25) + c b (Ln RT / R25)2
 80074bc:	4b48      	ldr	r3, [pc, #288]	; (80075e0 <TIM2_IRQHandler+0x5b8>)
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4618      	mov	r0, r3
 80074c2:	f7f8 fff7 	bl	80004b4 <__aeabi_f2d>
 80074c6:	4603      	mov	r3, r0
 80074c8:	460c      	mov	r4, r1
 80074ca:	4618      	mov	r0, r3
 80074cc:	4621      	mov	r1, r4
 80074ce:	f008 fcf7 	bl	800fec0 <log>
 80074d2:	a331      	add	r3, pc, #196	; (adr r3, 8007598 <TIM2_IRQHandler+0x570>)
 80074d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d8:	f7f9 f844 	bl	8000564 <__aeabi_dmul>
 80074dc:	4603      	mov	r3, r0
 80074de:	460c      	mov	r4, r1
 80074e0:	4618      	mov	r0, r3
 80074e2:	4621      	mov	r1, r4
 80074e4:	a32e      	add	r3, pc, #184	; (adr r3, 80075a0 <TIM2_IRQHandler+0x578>)
 80074e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ea:	f7f8 fe85 	bl	80001f8 <__adddf3>
 80074ee:	4603      	mov	r3, r0
 80074f0:	460c      	mov	r4, r1
 80074f2:	4618      	mov	r0, r3
 80074f4:	4621      	mov	r1, r4
 80074f6:	f7f9 fb0d 	bl	8000b14 <__aeabi_d2f>
 80074fa:	4602      	mov	r2, r0
 80074fc:	4b39      	ldr	r3, [pc, #228]	; (80075e4 <TIM2_IRQHandler+0x5bc>)
 80074fe:	601a      	str	r2, [r3, #0]
	// *********************** end of Sensing Process (ADC average) ******************************


	// ***********************Charge or standby State ******************************

	if (Charger_Mode == 1){	//charge mode
 8007500:	4b39      	ldr	r3, [pc, #228]	; (80075e8 <TIM2_IRQHandler+0x5c0>)
 8007502:	781b      	ldrb	r3, [r3, #0]
 8007504:	2b01      	cmp	r3, #1
 8007506:	f040 80f3 	bne.w	80076f0 <TIM2_IRQHandler+0x6c8>
		flag_FullCharge = 0;
 800750a:	4b38      	ldr	r3, [pc, #224]	; (80075ec <TIM2_IRQHandler+0x5c4>)
 800750c:	2200      	movs	r2, #0
 800750e:	701a      	strb	r2, [r3, #0]
		flag_ForceSwap = 0;
 8007510:	4b37      	ldr	r3, [pc, #220]	; (80075f0 <TIM2_IRQHandler+0x5c8>)
 8007512:	2200      	movs	r2, #0
 8007514:	701a      	strb	r2, [r3, #0]
		Fault_Check();
 8007516:	f000 fceb 	bl	8007ef0 <Fault_Check>
		htim1.Instance->CCR1=duty*TIM1->ARR;
 800751a:	4b36      	ldr	r3, [pc, #216]	; (80075f4 <TIM2_IRQHandler+0x5cc>)
 800751c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800751e:	4618      	mov	r0, r3
 8007520:	f7f9 fbfe 	bl	8000d20 <__aeabi_ui2f>
 8007524:	4602      	mov	r2, r0
 8007526:	4b34      	ldr	r3, [pc, #208]	; (80075f8 <TIM2_IRQHandler+0x5d0>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4619      	mov	r1, r3
 800752c:	4610      	mov	r0, r2
 800752e:	f7f9 fc4f 	bl	8000dd0 <__aeabi_fmul>
 8007532:	4603      	mov	r3, r0
 8007534:	461a      	mov	r2, r3
 8007536:	4b31      	ldr	r3, [pc, #196]	; (80075fc <TIM2_IRQHandler+0x5d4>)
 8007538:	681c      	ldr	r4, [r3, #0]
 800753a:	4610      	mov	r0, r2
 800753c:	f7f9 fe0e 	bl	800115c <__aeabi_f2uiz>
 8007540:	4603      	mov	r3, r0
 8007542:	6363      	str	r3, [r4, #52]	; 0x34
//		if(duty>=0.85)
//			duty=0.85;

		if(Voltage_Charger > MAX_CHARGE_VOLTAGE) flag_CHARGE_MODE = 1;
 8007544:	4b20      	ldr	r3, [pc, #128]	; (80075c8 <TIM2_IRQHandler+0x5a0>)
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4618      	mov	r0, r3
 800754a:	f7f8 ffb3 	bl	80004b4 <__aeabi_f2d>
 800754e:	a316      	add	r3, pc, #88	; (adr r3, 80075a8 <TIM2_IRQHandler+0x580>)
 8007550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007554:	f7f9 fa96 	bl	8000a84 <__aeabi_dcmpgt>
 8007558:	4603      	mov	r3, r0
 800755a:	2b00      	cmp	r3, #0
 800755c:	d002      	beq.n	8007564 <TIM2_IRQHandler+0x53c>
 800755e:	4b28      	ldr	r3, [pc, #160]	; (8007600 <TIM2_IRQHandler+0x5d8>)
 8007560:	2201      	movs	r2, #1
 8007562:	701a      	strb	r2, [r3, #0]

		if(flag_CHARGE_MODE == 0) Constant_Current();
 8007564:	4b26      	ldr	r3, [pc, #152]	; (8007600 <TIM2_IRQHandler+0x5d8>)
 8007566:	781b      	ldrb	r3, [r3, #0]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d14b      	bne.n	8007604 <TIM2_IRQHandler+0x5dc>
 800756c:	f7f9 ff98 	bl	80014a0 <Constant_Current>
 8007570:	e04e      	b.n	8007610 <TIM2_IRQHandler+0x5e8>
 8007572:	bf00      	nop
 8007574:	f3af 8000 	nop.w
 8007578:	9999999a 	.word	0x9999999a
 800757c:	3f899999 	.word	0x3f899999
 8007580:	eb851eb8 	.word	0xeb851eb8
 8007584:	4038d851 	.word	0x4038d851
 8007588:	2201639d 	.word	0x2201639d
 800758c:	3fa5aace 	.word	0x3fa5aace
 8007590:	32fe00ad 	.word	0x32fe00ad
 8007594:	3fcecf94 	.word	0x3fcecf94
 8007598:	cccccccd 	.word	0xcccccccd
 800759c:	c0380ccc 	.word	0xc0380ccc
 80075a0:	b851eb85 	.word	0xb851eb85
 80075a4:	406ecd1e 	.word	0x406ecd1e
 80075a8:	66666666 	.word	0x66666666
 80075ac:	404f2666 	.word	0x404f2666
 80075b0:	20001268 	.word	0x20001268
 80075b4:	2000128c 	.word	0x2000128c
 80075b8:	200006f0 	.word	0x200006f0
 80075bc:	20000688 	.word	0x20000688
 80075c0:	200008e0 	.word	0x200008e0
 80075c4:	20000cd8 	.word	0x20000cd8
 80075c8:	20000ef8 	.word	0x20000ef8
 80075cc:	20003d6a 	.word	0x20003d6a
 80075d0:	200008ee 	.word	0x200008ee
 80075d4:	20000900 	.word	0x20000900
 80075d8:	20000cd4 	.word	0x20000cd4
 80075dc:	20000696 	.word	0x20000696
 80075e0:	20000d5c 	.word	0x20000d5c
 80075e4:	2000069c 	.word	0x2000069c
 80075e8:	2000071c 	.word	0x2000071c
 80075ec:	20001264 	.word	0x20001264
 80075f0:	20000680 	.word	0x20000680
 80075f4:	40010000 	.word	0x40010000
 80075f8:	20001270 	.word	0x20001270
 80075fc:	20003e08 	.word	0x20003e08
 8007600:	200006e4 	.word	0x200006e4
		else if(flag_CHARGE_MODE == 1) Constant_Voltage();
 8007604:	4ba8      	ldr	r3, [pc, #672]	; (80078a8 <TIM2_IRQHandler+0x880>)
 8007606:	781b      	ldrb	r3, [r3, #0]
 8007608:	2b01      	cmp	r3, #1
 800760a:	d101      	bne.n	8007610 <TIM2_IRQHandler+0x5e8>
 800760c:	f7fb ffb2 	bl	8003574 <Constant_Voltage>

		//Clearing Charger Decrease rating flag
		if (flag_Derating == 1 && Temp_T1<=(SetProtection_Temp1-15) && Temp_T2<=(SetProtection_Temp2-25)){
 8007610:	4ba6      	ldr	r3, [pc, #664]	; (80078ac <TIM2_IRQHandler+0x884>)
 8007612:	781b      	ldrb	r3, [r3, #0]
 8007614:	2b01      	cmp	r3, #1
 8007616:	d122      	bne.n	800765e <TIM2_IRQHandler+0x636>
 8007618:	4ba5      	ldr	r3, [pc, #660]	; (80078b0 <TIM2_IRQHandler+0x888>)
 800761a:	781b      	ldrb	r3, [r3, #0]
 800761c:	3b0f      	subs	r3, #15
 800761e:	4618      	mov	r0, r3
 8007620:	f7f9 fb82 	bl	8000d28 <__aeabi_i2f>
 8007624:	4602      	mov	r2, r0
 8007626:	4ba3      	ldr	r3, [pc, #652]	; (80078b4 <TIM2_IRQHandler+0x88c>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	4619      	mov	r1, r3
 800762c:	4610      	mov	r0, r2
 800762e:	f7f9 fd81 	bl	8001134 <__aeabi_fcmpge>
 8007632:	4603      	mov	r3, r0
 8007634:	2b00      	cmp	r3, #0
 8007636:	d012      	beq.n	800765e <TIM2_IRQHandler+0x636>
 8007638:	4b9f      	ldr	r3, [pc, #636]	; (80078b8 <TIM2_IRQHandler+0x890>)
 800763a:	781b      	ldrb	r3, [r3, #0]
 800763c:	3b19      	subs	r3, #25
 800763e:	4618      	mov	r0, r3
 8007640:	f7f9 fb72 	bl	8000d28 <__aeabi_i2f>
 8007644:	4602      	mov	r2, r0
 8007646:	4b9d      	ldr	r3, [pc, #628]	; (80078bc <TIM2_IRQHandler+0x894>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	4619      	mov	r1, r3
 800764c:	4610      	mov	r0, r2
 800764e:	f7f9 fd71 	bl	8001134 <__aeabi_fcmpge>
 8007652:	4603      	mov	r3, r0
 8007654:	2b00      	cmp	r3, #0
 8007656:	d002      	beq.n	800765e <TIM2_IRQHandler+0x636>
			flag_Derating = 0;
 8007658:	4b94      	ldr	r3, [pc, #592]	; (80078ac <TIM2_IRQHandler+0x884>)
 800765a:	2200      	movs	r2, #0
 800765c:	701a      	strb	r2, [r3, #0]
		}

		if(BPack_SOC>=100 || (Current_Charger < (0.02*BPack_Capacity) && flag_CHARGE_MODE == 1)) {
 800765e:	4b98      	ldr	r3, [pc, #608]	; (80078c0 <TIM2_IRQHandler+0x898>)
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	4998      	ldr	r1, [pc, #608]	; (80078c4 <TIM2_IRQHandler+0x89c>)
 8007664:	4618      	mov	r0, r3
 8007666:	f7f9 fd65 	bl	8001134 <__aeabi_fcmpge>
 800766a:	4603      	mov	r3, r0
 800766c:	2b00      	cmp	r3, #0
 800766e:	d11d      	bne.n	80076ac <TIM2_IRQHandler+0x684>
 8007670:	4b95      	ldr	r3, [pc, #596]	; (80078c8 <TIM2_IRQHandler+0x8a0>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	4618      	mov	r0, r3
 8007676:	f7f8 ff1d 	bl	80004b4 <__aeabi_f2d>
 800767a:	4604      	mov	r4, r0
 800767c:	460d      	mov	r5, r1
 800767e:	4b93      	ldr	r3, [pc, #588]	; (80078cc <TIM2_IRQHandler+0x8a4>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	4618      	mov	r0, r3
 8007684:	f7f8 ff16 	bl	80004b4 <__aeabi_f2d>
 8007688:	a385      	add	r3, pc, #532	; (adr r3, 80078a0 <TIM2_IRQHandler+0x878>)
 800768a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800768e:	f7f8 ff69 	bl	8000564 <__aeabi_dmul>
 8007692:	4602      	mov	r2, r0
 8007694:	460b      	mov	r3, r1
 8007696:	4620      	mov	r0, r4
 8007698:	4629      	mov	r1, r5
 800769a:	f7f9 f9d5 	bl	8000a48 <__aeabi_dcmplt>
 800769e:	4603      	mov	r3, r0
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d01e      	beq.n	80076e2 <TIM2_IRQHandler+0x6ba>
 80076a4:	4b80      	ldr	r3, [pc, #512]	; (80078a8 <TIM2_IRQHandler+0x880>)
 80076a6:	781b      	ldrb	r3, [r3, #0]
 80076a8:	2b01      	cmp	r3, #1
 80076aa:	d11a      	bne.n	80076e2 <TIM2_IRQHandler+0x6ba>
//			check=15;
			LAST_UNIQUE_Code = UNIQUE_Code;
 80076ac:	4b88      	ldr	r3, [pc, #544]	; (80078d0 <TIM2_IRQHandler+0x8a8>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4a88      	ldr	r2, [pc, #544]	; (80078d4 <TIM2_IRQHandler+0x8ac>)
 80076b2:	6013      	str	r3, [r2, #0]
			send = 6;
 80076b4:	4b88      	ldr	r3, [pc, #544]	; (80078d8 <TIM2_IRQHandler+0x8b0>)
 80076b6:	2206      	movs	r2, #6
 80076b8:	701a      	strb	r2, [r3, #0]
			duty=0;
 80076ba:	4b88      	ldr	r3, [pc, #544]	; (80078dc <TIM2_IRQHandler+0x8b4>)
 80076bc:	f04f 0200 	mov.w	r2, #0
 80076c0:	601a      	str	r2, [r3, #0]
			LastCharger_Mode = 0;
 80076c2:	4b87      	ldr	r3, [pc, #540]	; (80078e0 <TIM2_IRQHandler+0x8b8>)
 80076c4:	2200      	movs	r2, #0
 80076c6:	701a      	strb	r2, [r3, #0]
			Charger_Mode = 0;
 80076c8:	4b86      	ldr	r3, [pc, #536]	; (80078e4 <TIM2_IRQHandler+0x8bc>)
 80076ca:	2200      	movs	r2, #0
 80076cc:	701a      	strb	r2, [r3, #0]
			Ready_toCharge = 0;
 80076ce:	4b86      	ldr	r3, [pc, #536]	; (80078e8 <TIM2_IRQHandler+0x8c0>)
 80076d0:	2200      	movs	r2, #0
 80076d2:	701a      	strb	r2, [r3, #0]
			flag_FullCharge = 1;
 80076d4:	4b85      	ldr	r3, [pc, #532]	; (80078ec <TIM2_IRQHandler+0x8c4>)
 80076d6:	2201      	movs	r2, #1
 80076d8:	701a      	strb	r2, [r3, #0]
			BPack_SOC=0;
 80076da:	4b79      	ldr	r3, [pc, #484]	; (80078c0 <TIM2_IRQHandler+0x898>)
 80076dc:	f04f 0200 	mov.w	r2, #0
 80076e0:	601a      	str	r2, [r3, #0]
//			Handshaking = 0;
//			UNIQUE_Code = 0;
//			identified = 0;
//			flag_Check_SOCawal = 0;
		}
		L=0; Tbuzz=999;
 80076e2:	4b83      	ldr	r3, [pc, #524]	; (80078f0 <TIM2_IRQHandler+0x8c8>)
 80076e4:	2200      	movs	r2, #0
 80076e6:	701a      	strb	r2, [r3, #0]
 80076e8:	4b82      	ldr	r3, [pc, #520]	; (80078f4 <TIM2_IRQHandler+0x8cc>)
 80076ea:	f240 32e7 	movw	r2, #999	; 0x3e7
 80076ee:	801a      	strh	r2, [r3, #0]
	}

	if(Charger_Mode == 0){	//standby mode
 80076f0:	4b7c      	ldr	r3, [pc, #496]	; (80078e4 <TIM2_IRQHandler+0x8bc>)
 80076f2:	781b      	ldrb	r3, [r3, #0]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d124      	bne.n	8007742 <TIM2_IRQHandler+0x71a>
		duty=0;
 80076f8:	4b78      	ldr	r3, [pc, #480]	; (80078dc <TIM2_IRQHandler+0x8b4>)
 80076fa:	f04f 0200 	mov.w	r2, #0
 80076fe:	601a      	str	r2, [r3, #0]
		dc=0;
 8007700:	4b7d      	ldr	r3, [pc, #500]	; (80078f8 <TIM2_IRQHandler+0x8d0>)
 8007702:	f04f 0200 	mov.w	r2, #0
 8007706:	601a      	str	r2, [r3, #0]
		htim1.Instance->CCR1=duty*TIM1->ARR;
 8007708:	4b7c      	ldr	r3, [pc, #496]	; (80078fc <TIM2_IRQHandler+0x8d4>)
 800770a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800770c:	4618      	mov	r0, r3
 800770e:	f7f9 fb07 	bl	8000d20 <__aeabi_ui2f>
 8007712:	4602      	mov	r2, r0
 8007714:	4b71      	ldr	r3, [pc, #452]	; (80078dc <TIM2_IRQHandler+0x8b4>)
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	4619      	mov	r1, r3
 800771a:	4610      	mov	r0, r2
 800771c:	f7f9 fb58 	bl	8000dd0 <__aeabi_fmul>
 8007720:	4603      	mov	r3, r0
 8007722:	461a      	mov	r2, r3
 8007724:	4b76      	ldr	r3, [pc, #472]	; (8007900 <TIM2_IRQHandler+0x8d8>)
 8007726:	681c      	ldr	r4, [r3, #0]
 8007728:	4610      	mov	r0, r2
 800772a:	f7f9 fd17 	bl	800115c <__aeabi_f2uiz>
 800772e:	4603      	mov	r3, r0
 8007730:	6363      	str	r3, [r4, #52]	; 0x34
//		Clear_ProtectionFlag();
//		Eror_Code = 0;
		Ah_CONSUMPTION = 0;
 8007732:	4b74      	ldr	r3, [pc, #464]	; (8007904 <TIM2_IRQHandler+0x8dc>)
 8007734:	f04f 0200 	mov.w	r2, #0
 8007738:	601a      	str	r2, [r3, #0]
		OFFSET_CurrentSense = OFFSET_Calibration;
 800773a:	4b73      	ldr	r3, [pc, #460]	; (8007908 <TIM2_IRQHandler+0x8e0>)
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	4a73      	ldr	r2, [pc, #460]	; (800790c <TIM2_IRQHandler+0x8e4>)
 8007740:	6013      	str	r3, [r2, #0]

	}

	if(Charger_Mode == 2){	//Protection mode
 8007742:	4b68      	ldr	r3, [pc, #416]	; (80078e4 <TIM2_IRQHandler+0x8bc>)
 8007744:	781b      	ldrb	r3, [r3, #0]
 8007746:	2b02      	cmp	r3, #2
 8007748:	f040 8096 	bne.w	8007878 <TIM2_IRQHandler+0x850>
		Tbuzz=Tbuzz+1;
 800774c:	4b69      	ldr	r3, [pc, #420]	; (80078f4 <TIM2_IRQHandler+0x8cc>)
 800774e:	881b      	ldrh	r3, [r3, #0]
 8007750:	3301      	adds	r3, #1
 8007752:	b29a      	uxth	r2, r3
 8007754:	4b67      	ldr	r3, [pc, #412]	; (80078f4 <TIM2_IRQHandler+0x8cc>)
 8007756:	801a      	strh	r2, [r3, #0]
		if (Tbuzz==1000 && L<=5){
 8007758:	4b66      	ldr	r3, [pc, #408]	; (80078f4 <TIM2_IRQHandler+0x8cc>)
 800775a:	881b      	ldrh	r3, [r3, #0]
 800775c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007760:	d116      	bne.n	8007790 <TIM2_IRQHandler+0x768>
 8007762:	4b63      	ldr	r3, [pc, #396]	; (80078f0 <TIM2_IRQHandler+0x8c8>)
 8007764:	781b      	ldrb	r3, [r3, #0]
 8007766:	2b05      	cmp	r3, #5
 8007768:	d812      	bhi.n	8007790 <TIM2_IRQHandler+0x768>
			HAL_GPIO_TogglePin(GPIOC, Buzzer_Pin);
 800776a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800776e:	4868      	ldr	r0, [pc, #416]	; (8007910 <TIM2_IRQHandler+0x8e8>)
 8007770:	f003 fa08 	bl	800ab84 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOB, Led1_Pin);
 8007774:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007778:	4866      	ldr	r0, [pc, #408]	; (8007914 <TIM2_IRQHandler+0x8ec>)
 800777a:	f003 fa03 	bl	800ab84 <HAL_GPIO_TogglePin>
			Tbuzz=0; L+=1;
 800777e:	4b5d      	ldr	r3, [pc, #372]	; (80078f4 <TIM2_IRQHandler+0x8cc>)
 8007780:	2200      	movs	r2, #0
 8007782:	801a      	strh	r2, [r3, #0]
 8007784:	4b5a      	ldr	r3, [pc, #360]	; (80078f0 <TIM2_IRQHandler+0x8c8>)
 8007786:	781b      	ldrb	r3, [r3, #0]
 8007788:	3301      	adds	r3, #1
 800778a:	b2da      	uxtb	r2, r3
 800778c:	4b58      	ldr	r3, [pc, #352]	; (80078f0 <TIM2_IRQHandler+0x8c8>)
 800778e:	701a      	strb	r2, [r3, #0]
//			Clear_ProtectionFlag();
//			dc=0; Charger_Mode =1;
//		}

		//Clearing Charger Over Temperature
		if (Flag_ChargerOverTemperature == 1 && Temp_T1<=(SetProtection_Temp1-10) && Temp_T2<=(SetProtection_Temp2-10) && L>5){
 8007790:	4b61      	ldr	r3, [pc, #388]	; (8007918 <TIM2_IRQHandler+0x8f0>)
 8007792:	781b      	ldrb	r3, [r3, #0]
 8007794:	2b01      	cmp	r3, #1
 8007796:	d13f      	bne.n	8007818 <TIM2_IRQHandler+0x7f0>
 8007798:	4b45      	ldr	r3, [pc, #276]	; (80078b0 <TIM2_IRQHandler+0x888>)
 800779a:	781b      	ldrb	r3, [r3, #0]
 800779c:	3b0a      	subs	r3, #10
 800779e:	4618      	mov	r0, r3
 80077a0:	f7f9 fac2 	bl	8000d28 <__aeabi_i2f>
 80077a4:	4602      	mov	r2, r0
 80077a6:	4b43      	ldr	r3, [pc, #268]	; (80078b4 <TIM2_IRQHandler+0x88c>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	4619      	mov	r1, r3
 80077ac:	4610      	mov	r0, r2
 80077ae:	f7f9 fcc1 	bl	8001134 <__aeabi_fcmpge>
 80077b2:	4603      	mov	r3, r0
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d02f      	beq.n	8007818 <TIM2_IRQHandler+0x7f0>
 80077b8:	4b3f      	ldr	r3, [pc, #252]	; (80078b8 <TIM2_IRQHandler+0x890>)
 80077ba:	781b      	ldrb	r3, [r3, #0]
 80077bc:	3b0a      	subs	r3, #10
 80077be:	4618      	mov	r0, r3
 80077c0:	f7f9 fab2 	bl	8000d28 <__aeabi_i2f>
 80077c4:	4602      	mov	r2, r0
 80077c6:	4b3d      	ldr	r3, [pc, #244]	; (80078bc <TIM2_IRQHandler+0x894>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	4619      	mov	r1, r3
 80077cc:	4610      	mov	r0, r2
 80077ce:	f7f9 fcb1 	bl	8001134 <__aeabi_fcmpge>
 80077d2:	4603      	mov	r3, r0
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d01f      	beq.n	8007818 <TIM2_IRQHandler+0x7f0>
 80077d8:	4b45      	ldr	r3, [pc, #276]	; (80078f0 <TIM2_IRQHandler+0x8c8>)
 80077da:	781b      	ldrb	r3, [r3, #0]
 80077dc:	2b05      	cmp	r3, #5
 80077de:	d91b      	bls.n	8007818 <TIM2_IRQHandler+0x7f0>
			Flag_ChargerOverTemperature = 0;
 80077e0:	4b4d      	ldr	r3, [pc, #308]	; (8007918 <TIM2_IRQHandler+0x8f0>)
 80077e2:	2200      	movs	r2, #0
 80077e4:	701a      	strb	r2, [r3, #0]
			flag_CHARGE_MODE = 0;
 80077e6:	4b30      	ldr	r3, [pc, #192]	; (80078a8 <TIM2_IRQHandler+0x880>)
 80077e8:	2200      	movs	r2, #0
 80077ea:	701a      	strb	r2, [r3, #0]
			dc=0; Charger_Mode =1;
 80077ec:	4b42      	ldr	r3, [pc, #264]	; (80078f8 <TIM2_IRQHandler+0x8d0>)
 80077ee:	f04f 0200 	mov.w	r2, #0
 80077f2:	601a      	str	r2, [r3, #0]
 80077f4:	4b3b      	ldr	r3, [pc, #236]	; (80078e4 <TIM2_IRQHandler+0x8bc>)
 80077f6:	2201      	movs	r2, #1
 80077f8:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOC, Buzzer_Pin, 0);
 80077fa:	2200      	movs	r2, #0
 80077fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007800:	4843      	ldr	r0, [pc, #268]	; (8007910 <TIM2_IRQHandler+0x8e8>)
 8007802:	f003 f9a7 	bl	800ab54 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, Led1_Pin,0);
 8007806:	2200      	movs	r2, #0
 8007808:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800780c:	4841      	ldr	r0, [pc, #260]	; (8007914 <TIM2_IRQHandler+0x8ec>)
 800780e:	f003 f9a1 	bl	800ab54 <HAL_GPIO_WritePin>
			flag_CHARGE_MODE = 0;
 8007812:	4b25      	ldr	r3, [pc, #148]	; (80078a8 <TIM2_IRQHandler+0x880>)
 8007814:	2200      	movs	r2, #0
 8007816:	701a      	strb	r2, [r3, #0]
		}

		//Clearing Battery Over Temperature
		if (flag_trip_overtemperature == 0 && LastFlag_OverTemperature == 1){
 8007818:	4b40      	ldr	r3, [pc, #256]	; (800791c <TIM2_IRQHandler+0x8f4>)
 800781a:	781b      	ldrb	r3, [r3, #0]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d12b      	bne.n	8007878 <TIM2_IRQHandler+0x850>
 8007820:	4b3f      	ldr	r3, [pc, #252]	; (8007920 <TIM2_IRQHandler+0x8f8>)
 8007822:	781b      	ldrb	r3, [r3, #0]
 8007824:	2b01      	cmp	r3, #1
 8007826:	d127      	bne.n	8007878 <TIM2_IRQHandler+0x850>
			delay_clearing_overtemp ++;
 8007828:	4b3e      	ldr	r3, [pc, #248]	; (8007924 <TIM2_IRQHandler+0x8fc>)
 800782a:	881b      	ldrh	r3, [r3, #0]
 800782c:	3301      	adds	r3, #1
 800782e:	b29a      	uxth	r2, r3
 8007830:	4b3c      	ldr	r3, [pc, #240]	; (8007924 <TIM2_IRQHandler+0x8fc>)
 8007832:	801a      	strh	r2, [r3, #0]
			if(delay_clearing_overtemp >= 1500) {
 8007834:	4b3b      	ldr	r3, [pc, #236]	; (8007924 <TIM2_IRQHandler+0x8fc>)
 8007836:	881b      	ldrh	r3, [r3, #0]
 8007838:	f240 52db 	movw	r2, #1499	; 0x5db
 800783c:	4293      	cmp	r3, r2
 800783e:	d91b      	bls.n	8007878 <TIM2_IRQHandler+0x850>
				flag_CHARGE_MODE = 0;
 8007840:	4b19      	ldr	r3, [pc, #100]	; (80078a8 <TIM2_IRQHandler+0x880>)
 8007842:	2200      	movs	r2, #0
 8007844:	701a      	strb	r2, [r3, #0]
				dc=0; Charger_Mode =1;
 8007846:	4b2c      	ldr	r3, [pc, #176]	; (80078f8 <TIM2_IRQHandler+0x8d0>)
 8007848:	f04f 0200 	mov.w	r2, #0
 800784c:	601a      	str	r2, [r3, #0]
 800784e:	4b25      	ldr	r3, [pc, #148]	; (80078e4 <TIM2_IRQHandler+0x8bc>)
 8007850:	2201      	movs	r2, #1
 8007852:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOC, Buzzer_Pin, 0);
 8007854:	2200      	movs	r2, #0
 8007856:	f44f 7180 	mov.w	r1, #256	; 0x100
 800785a:	482d      	ldr	r0, [pc, #180]	; (8007910 <TIM2_IRQHandler+0x8e8>)
 800785c:	f003 f97a 	bl	800ab54 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, Led1_Pin,0);
 8007860:	2200      	movs	r2, #0
 8007862:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007866:	482b      	ldr	r0, [pc, #172]	; (8007914 <TIM2_IRQHandler+0x8ec>)
 8007868:	f003 f974 	bl	800ab54 <HAL_GPIO_WritePin>
				flag_CHARGE_MODE = 0;
 800786c:	4b0e      	ldr	r3, [pc, #56]	; (80078a8 <TIM2_IRQHandler+0x880>)
 800786e:	2200      	movs	r2, #0
 8007870:	701a      	strb	r2, [r3, #0]
				delay_clearing_overtemp = 0;
 8007872:	4b2c      	ldr	r3, [pc, #176]	; (8007924 <TIM2_IRQHandler+0x8fc>)
 8007874:	2200      	movs	r2, #0
 8007876:	801a      	strh	r2, [r3, #0]
			}
		}
	}

	Eror_CodeCheck();
 8007878:	f000 fa84 	bl	8007d84 <Eror_CodeCheck>
	if(	flag_trip_overvoltage == 1		||
 800787c:	4b2a      	ldr	r3, [pc, #168]	; (8007928 <TIM2_IRQHandler+0x900>)
 800787e:	781b      	ldrb	r3, [r3, #0]
 8007880:	2b01      	cmp	r3, #1
 8007882:	d07b      	beq.n	800797c <TIM2_IRQHandler+0x954>
		flag_trip_overtemperature == 1	||
 8007884:	4b25      	ldr	r3, [pc, #148]	; (800791c <TIM2_IRQHandler+0x8f4>)
 8007886:	781b      	ldrb	r3, [r3, #0]
	if(	flag_trip_overvoltage == 1		||
 8007888:	2b01      	cmp	r3, #1
 800788a:	d077      	beq.n	800797c <TIM2_IRQHandler+0x954>
		flag_trip_undertemperature == 1	||
 800788c:	4b27      	ldr	r3, [pc, #156]	; (800792c <TIM2_IRQHandler+0x904>)
 800788e:	781b      	ldrb	r3, [r3, #0]
		flag_trip_overtemperature == 1	||
 8007890:	2b01      	cmp	r3, #1
 8007892:	d073      	beq.n	800797c <TIM2_IRQHandler+0x954>
		flag_trip_overcurrentcharge == 1||
 8007894:	4b26      	ldr	r3, [pc, #152]	; (8007930 <TIM2_IRQHandler+0x908>)
 8007896:	781b      	ldrb	r3, [r3, #0]
		flag_trip_undertemperature == 1	||
 8007898:	2b01      	cmp	r3, #1
 800789a:	d06f      	beq.n	800797c <TIM2_IRQHandler+0x954>
 800789c:	e04a      	b.n	8007934 <TIM2_IRQHandler+0x90c>
 800789e:	bf00      	nop
 80078a0:	47ae147b 	.word	0x47ae147b
 80078a4:	3f947ae1 	.word	0x3f947ae1
 80078a8:	200006e4 	.word	0x200006e4
 80078ac:	200010bc 	.word	0x200010bc
 80078b0:	20000052 	.word	0x20000052
 80078b4:	20000cd4 	.word	0x20000cd4
 80078b8:	20000051 	.word	0x20000051
 80078bc:	2000069c 	.word	0x2000069c
 80078c0:	20000abc 	.word	0x20000abc
 80078c4:	42c80000 	.word	0x42c80000
 80078c8:	20001268 	.word	0x20001268
 80078cc:	20001260 	.word	0x20001260
 80078d0:	20000d3c 	.word	0x20000d3c
 80078d4:	20000674 	.word	0x20000674
 80078d8:	200008f0 	.word	0x200008f0
 80078dc:	20001270 	.word	0x20001270
 80078e0:	20000691 	.word	0x20000691
 80078e4:	2000071c 	.word	0x2000071c
 80078e8:	20000d40 	.word	0x20000d40
 80078ec:	20001264 	.word	0x20001264
 80078f0:	20000662 	.word	0x20000662
 80078f4:	2000004c 	.word	0x2000004c
 80078f8:	200006c0 	.word	0x200006c0
 80078fc:	40010000 	.word	0x40010000
 8007900:	20003e08 	.word	0x20003e08
 8007904:	200008f4 	.word	0x200008f4
 8007908:	200006f0 	.word	0x200006f0
 800790c:	200008c0 	.word	0x200008c0
 8007910:	40020800 	.word	0x40020800
 8007914:	40020400 	.word	0x40020400
 8007918:	200006fb 	.word	0x200006fb
 800791c:	200008b0 	.word	0x200008b0
 8007920:	20000cac 	.word	0x20000cac
 8007924:	20003d68 	.word	0x20003d68
 8007928:	200012a8 	.word	0x200012a8
 800792c:	20000ac4 	.word	0x20000ac4
 8007930:	20000d38 	.word	0x20000d38
		flag_trip_SOCOverCharge == 1	||
 8007934:	4b22      	ldr	r3, [pc, #136]	; (80079c0 <TIM2_IRQHandler+0x998>)
 8007936:	781b      	ldrb	r3, [r3, #0]
		flag_trip_overcurrentcharge == 1||
 8007938:	2b01      	cmp	r3, #1
 800793a:	d01f      	beq.n	800797c <TIM2_IRQHandler+0x954>
		flag_trip_shortcircuit == 1		||
 800793c:	4b21      	ldr	r3, [pc, #132]	; (80079c4 <TIM2_IRQHandler+0x99c>)
 800793e:	781b      	ldrb	r3, [r3, #0]
		flag_trip_SOCOverCharge == 1	||
 8007940:	2b01      	cmp	r3, #1
 8007942:	d01b      	beq.n	800797c <TIM2_IRQHandler+0x954>
		flag_trip_systemfailure == 1	||
 8007944:	4b20      	ldr	r3, [pc, #128]	; (80079c8 <TIM2_IRQHandler+0x9a0>)
 8007946:	781b      	ldrb	r3, [r3, #0]
		flag_trip_shortcircuit == 1		||
 8007948:	2b01      	cmp	r3, #1
 800794a:	d017      	beq.n	800797c <TIM2_IRQHandler+0x954>
		Flag_ChargerShortCircuit == 1	||
 800794c:	4b1f      	ldr	r3, [pc, #124]	; (80079cc <TIM2_IRQHandler+0x9a4>)
 800794e:	781b      	ldrb	r3, [r3, #0]
		flag_trip_systemfailure == 1	||
 8007950:	2b01      	cmp	r3, #1
 8007952:	d013      	beq.n	800797c <TIM2_IRQHandler+0x954>
		Flag_ChargerOverCurrent == 1	||
 8007954:	4b1e      	ldr	r3, [pc, #120]	; (80079d0 <TIM2_IRQHandler+0x9a8>)
 8007956:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerShortCircuit == 1	||
 8007958:	2b01      	cmp	r3, #1
 800795a:	d00f      	beq.n	800797c <TIM2_IRQHandler+0x954>
		Flag_ChargerOverTemperature == 1||
 800795c:	4b1d      	ldr	r3, [pc, #116]	; (80079d4 <TIM2_IRQHandler+0x9ac>)
 800795e:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerOverCurrent == 1	||
 8007960:	2b01      	cmp	r3, #1
 8007962:	d00b      	beq.n	800797c <TIM2_IRQHandler+0x954>
		Flag_ChargerOverVoltage == 1	||
 8007964:	4b1c      	ldr	r3, [pc, #112]	; (80079d8 <TIM2_IRQHandler+0x9b0>)
 8007966:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerOverTemperature == 1||
 8007968:	2b01      	cmp	r3, #1
 800796a:	d007      	beq.n	800797c <TIM2_IRQHandler+0x954>
		Flag_MiniPC_LostCommunication==1||
 800796c:	4b1b      	ldr	r3, [pc, #108]	; (80079dc <TIM2_IRQHandler+0x9b4>)
 800796e:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerOverVoltage == 1	||
 8007970:	2b01      	cmp	r3, #1
 8007972:	d003      	beq.n	800797c <TIM2_IRQHandler+0x954>
		Flag_BMS_LostCommunication == 1)
 8007974:	4b1a      	ldr	r3, [pc, #104]	; (80079e0 <TIM2_IRQHandler+0x9b8>)
 8007976:	781b      	ldrb	r3, [r3, #0]
		Flag_MiniPC_LostCommunication==1||
 8007978:	2b01      	cmp	r3, #1
 800797a:	d11b      	bne.n	80079b4 <TIM2_IRQHandler+0x98c>
		{
			duty=0;
 800797c:	4b19      	ldr	r3, [pc, #100]	; (80079e4 <TIM2_IRQHandler+0x9bc>)
 800797e:	f04f 0200 	mov.w	r2, #0
 8007982:	601a      	str	r2, [r3, #0]
			htim1.Instance->CCR1=duty*TIM1->ARR;
 8007984:	4b18      	ldr	r3, [pc, #96]	; (80079e8 <TIM2_IRQHandler+0x9c0>)
 8007986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007988:	4618      	mov	r0, r3
 800798a:	f7f9 f9c9 	bl	8000d20 <__aeabi_ui2f>
 800798e:	4602      	mov	r2, r0
 8007990:	4b14      	ldr	r3, [pc, #80]	; (80079e4 <TIM2_IRQHandler+0x9bc>)
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	4619      	mov	r1, r3
 8007996:	4610      	mov	r0, r2
 8007998:	f7f9 fa1a 	bl	8000dd0 <__aeabi_fmul>
 800799c:	4603      	mov	r3, r0
 800799e:	461a      	mov	r2, r3
 80079a0:	4b12      	ldr	r3, [pc, #72]	; (80079ec <TIM2_IRQHandler+0x9c4>)
 80079a2:	681c      	ldr	r4, [r3, #0]
 80079a4:	4610      	mov	r0, r2
 80079a6:	f7f9 fbd9 	bl	800115c <__aeabi_f2uiz>
 80079aa:	4603      	mov	r3, r0
 80079ac:	6363      	str	r3, [r4, #52]	; 0x34
			Charger_Mode = 2;
 80079ae:	4b10      	ldr	r3, [pc, #64]	; (80079f0 <TIM2_IRQHandler+0x9c8>)
 80079b0:	2202      	movs	r2, #2
 80079b2:	701a      	strb	r2, [r3, #0]
		}

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80079b4:	480f      	ldr	r0, [pc, #60]	; (80079f4 <TIM2_IRQHandler+0x9cc>)
 80079b6:	f004 fec3 	bl	800c740 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80079ba:	bf00      	nop
 80079bc:	bdb0      	pop	{r4, r5, r7, pc}
 80079be:	bf00      	nop
 80079c0:	20000695 	.word	0x20000695
 80079c4:	200006b0 	.word	0x200006b0
 80079c8:	200006dc 	.word	0x200006dc
 80079cc:	200008ec 	.word	0x200008ec
 80079d0:	200008d0 	.word	0x200008d0
 80079d4:	200006fb 	.word	0x200006fb
 80079d8:	200008f8 	.word	0x200008f8
 80079dc:	2000126c 	.word	0x2000126c
 80079e0:	200006d6 	.word	0x200006d6
 80079e4:	20001270 	.word	0x20001270
 80079e8:	40010000 	.word	0x40010000
 80079ec:	20003e08 	.word	0x20003e08
 80079f0:	2000071c 	.word	0x2000071c
 80079f4:	20003e50 	.word	0x20003e50

080079f8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

//	if(!(Handshaking == 0 && identified == 1) ) CAN_Tx_Process();
	CAN_Tx_Process();
 80079fc:	f7fd ff96 	bl	800592c <CAN_Tx_Process>

	if(Handshaking == 1){
 8007a00:	4b30      	ldr	r3, [pc, #192]	; (8007ac4 <TIM3_IRQHandler+0xcc>)
 8007a02:	781b      	ldrb	r3, [r3, #0]
 8007a04:	2b01      	cmp	r3, #1
 8007a06:	d117      	bne.n	8007a38 <TIM3_IRQHandler+0x40>
		SS+=1;
 8007a08:	4b2f      	ldr	r3, [pc, #188]	; (8007ac8 <TIM3_IRQHandler+0xd0>)
 8007a0a:	781b      	ldrb	r3, [r3, #0]
 8007a0c:	3301      	adds	r3, #1
 8007a0e:	b2da      	uxtb	r2, r3
 8007a10:	4b2d      	ldr	r3, [pc, #180]	; (8007ac8 <TIM3_IRQHandler+0xd0>)
 8007a12:	701a      	strb	r2, [r3, #0]
		if(SS >= 50){
 8007a14:	4b2c      	ldr	r3, [pc, #176]	; (8007ac8 <TIM3_IRQHandler+0xd0>)
 8007a16:	781b      	ldrb	r3, [r3, #0]
 8007a18:	2b31      	cmp	r3, #49	; 0x31
 8007a1a:	d90d      	bls.n	8007a38 <TIM3_IRQHandler+0x40>
			if(Communication_BMS_Flag == 1) Communication_BMS_Flag = 0;
 8007a1c:	4b2b      	ldr	r3, [pc, #172]	; (8007acc <TIM3_IRQHandler+0xd4>)
 8007a1e:	781b      	ldrb	r3, [r3, #0]
 8007a20:	2b01      	cmp	r3, #1
 8007a22:	d103      	bne.n	8007a2c <TIM3_IRQHandler+0x34>
 8007a24:	4b29      	ldr	r3, [pc, #164]	; (8007acc <TIM3_IRQHandler+0xd4>)
 8007a26:	2200      	movs	r2, #0
 8007a28:	701a      	strb	r2, [r3, #0]
 8007a2a:	e002      	b.n	8007a32 <TIM3_IRQHandler+0x3a>
			else Flag_BMS_LostCommunication = 1;
 8007a2c:	4b28      	ldr	r3, [pc, #160]	; (8007ad0 <TIM3_IRQHandler+0xd8>)
 8007a2e:	2201      	movs	r2, #1
 8007a30:	701a      	strb	r2, [r3, #0]
			SS = 0;
 8007a32:	4b25      	ldr	r3, [pc, #148]	; (8007ac8 <TIM3_IRQHandler+0xd0>)
 8007a34:	2200      	movs	r2, #0
 8007a36:	701a      	strb	r2, [r3, #0]
//			else Flag_MiniPC_LostCommunication = 1;
//
		}
	}

	if (Charger_Mode == 1){
 8007a38:	4b26      	ldr	r3, [pc, #152]	; (8007ad4 <TIM3_IRQHandler+0xdc>)
 8007a3a:	781b      	ldrb	r3, [r3, #0]
 8007a3c:	2b01      	cmp	r3, #1
 8007a3e:	d138      	bne.n	8007ab2 <TIM3_IRQHandler+0xba>
		Time_Ah++;
 8007a40:	4b25      	ldr	r3, [pc, #148]	; (8007ad8 <TIM3_IRQHandler+0xe0>)
 8007a42:	781b      	ldrb	r3, [r3, #0]
 8007a44:	3301      	adds	r3, #1
 8007a46:	b2da      	uxtb	r2, r3
 8007a48:	4b23      	ldr	r3, [pc, #140]	; (8007ad8 <TIM3_IRQHandler+0xe0>)
 8007a4a:	701a      	strb	r2, [r3, #0]
		SUM_Ah += Current_Charger;
 8007a4c:	4b23      	ldr	r3, [pc, #140]	; (8007adc <TIM3_IRQHandler+0xe4>)
 8007a4e:	681a      	ldr	r2, [r3, #0]
 8007a50:	4b23      	ldr	r3, [pc, #140]	; (8007ae0 <TIM3_IRQHandler+0xe8>)
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	4619      	mov	r1, r3
 8007a56:	4610      	mov	r0, r2
 8007a58:	f7f9 f8b2 	bl	8000bc0 <__addsf3>
 8007a5c:	4603      	mov	r3, r0
 8007a5e:	461a      	mov	r2, r3
 8007a60:	4b1e      	ldr	r3, [pc, #120]	; (8007adc <TIM3_IRQHandler+0xe4>)
 8007a62:	601a      	str	r2, [r3, #0]
		if(Time_Ah == 10){
 8007a64:	4b1c      	ldr	r3, [pc, #112]	; (8007ad8 <TIM3_IRQHandler+0xe0>)
 8007a66:	781b      	ldrb	r3, [r3, #0]
 8007a68:	2b0a      	cmp	r3, #10
 8007a6a:	d122      	bne.n	8007ab2 <TIM3_IRQHandler+0xba>
			Ah_CONSUMPTION = Ah_CONSUMPTION + (SUM_Ah*1000/10/3600); //1000 mAh, 1/10 Hz, 3600 secon
 8007a6c:	4b1b      	ldr	r3, [pc, #108]	; (8007adc <TIM3_IRQHandler+0xe4>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	491c      	ldr	r1, [pc, #112]	; (8007ae4 <TIM3_IRQHandler+0xec>)
 8007a72:	4618      	mov	r0, r3
 8007a74:	f7f9 f9ac 	bl	8000dd0 <__aeabi_fmul>
 8007a78:	4603      	mov	r3, r0
 8007a7a:	491b      	ldr	r1, [pc, #108]	; (8007ae8 <TIM3_IRQHandler+0xf0>)
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	f7f9 fa5b 	bl	8000f38 <__aeabi_fdiv>
 8007a82:	4603      	mov	r3, r0
 8007a84:	4919      	ldr	r1, [pc, #100]	; (8007aec <TIM3_IRQHandler+0xf4>)
 8007a86:	4618      	mov	r0, r3
 8007a88:	f7f9 fa56 	bl	8000f38 <__aeabi_fdiv>
 8007a8c:	4603      	mov	r3, r0
 8007a8e:	461a      	mov	r2, r3
 8007a90:	4b17      	ldr	r3, [pc, #92]	; (8007af0 <TIM3_IRQHandler+0xf8>)
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	4619      	mov	r1, r3
 8007a96:	4610      	mov	r0, r2
 8007a98:	f7f9 f892 	bl	8000bc0 <__addsf3>
 8007a9c:	4603      	mov	r3, r0
 8007a9e:	461a      	mov	r2, r3
 8007aa0:	4b13      	ldr	r3, [pc, #76]	; (8007af0 <TIM3_IRQHandler+0xf8>)
 8007aa2:	601a      	str	r2, [r3, #0]
			SUM_Ah = 0;
 8007aa4:	4b0d      	ldr	r3, [pc, #52]	; (8007adc <TIM3_IRQHandler+0xe4>)
 8007aa6:	f04f 0200 	mov.w	r2, #0
 8007aaa:	601a      	str	r2, [r3, #0]
			Time_Ah = 0;
 8007aac:	4b0a      	ldr	r3, [pc, #40]	; (8007ad8 <TIM3_IRQHandler+0xe0>)
 8007aae:	2200      	movs	r2, #0
 8007ab0:	701a      	strb	r2, [r3, #0]
		}
	}
	Delay_USART = 1;
 8007ab2:	4b10      	ldr	r3, [pc, #64]	; (8007af4 <TIM3_IRQHandler+0xfc>)
 8007ab4:	2201      	movs	r2, #1
 8007ab6:	601a      	str	r2, [r3, #0]
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8007ab8:	480f      	ldr	r0, [pc, #60]	; (8007af8 <TIM3_IRQHandler+0x100>)
 8007aba:	f004 fe41 	bl	800c740 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8007abe:	bf00      	nop
 8007ac0:	bd80      	pop	{r7, pc}
 8007ac2:	bf00      	nop
 8007ac4:	20000d58 	.word	0x20000d58
 8007ac8:	20000663 	.word	0x20000663
 8007acc:	20000ab4 	.word	0x20000ab4
 8007ad0:	200006d6 	.word	0x200006d6
 8007ad4:	2000071c 	.word	0x2000071c
 8007ad8:	20000664 	.word	0x20000664
 8007adc:	2000164c 	.word	0x2000164c
 8007ae0:	20001268 	.word	0x20001268
 8007ae4:	447a0000 	.word	0x447a0000
 8007ae8:	41200000 	.word	0x41200000
 8007aec:	45610000 	.word	0x45610000
 8007af0:	200008f4 	.word	0x200008f4
 8007af4:	200006a4 	.word	0x200006a4
 8007af8:	20003dc0 	.word	0x20003dc0

08007afc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
//	CAN_Rx_Process();	//can receive handle

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8007b00:	4802      	ldr	r0, [pc, #8]	; (8007b0c <TIM4_IRQHandler+0x10>)
 8007b02:	f004 fe1d 	bl	800c740 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8007b06:	bf00      	nop
 8007b08:	bd80      	pop	{r7, pc}
 8007b0a:	bf00      	nop
 8007b0c:	20003d78 	.word	0x20003d78

08007b10 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8007b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b14:	b09d      	sub	sp, #116	; 0x74
 8007b16:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8007b18:	4876      	ldr	r0, [pc, #472]	; (8007cf4 <USART1_IRQHandler+0x1e4>)
 8007b1a:	f005 fd81 	bl	800d620 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  uint8_t kl;

  	if(buffer_serial =='#'){
 8007b1e:	4b76      	ldr	r3, [pc, #472]	; (8007cf8 <USART1_IRQHandler+0x1e8>)
 8007b20:	781b      	ldrb	r3, [r3, #0]
 8007b22:	2b23      	cmp	r3, #35	; 0x23
 8007b24:	d127      	bne.n	8007b76 <USART1_IRQHandler+0x66>
  		clear_data_receive();
 8007b26:	f000 fb2f 	bl	8008188 <clear_data_receive>
  		for(kl=0;kl<=indeks_words;kl++){
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007b30:	e01b      	b.n	8007b6a <USART1_IRQHandler+0x5a>
  			memset(words[kl],0,strlen(words[kl]));
 8007b32:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007b36:	2264      	movs	r2, #100	; 0x64
 8007b38:	fb02 f303 	mul.w	r3, r2, r3
 8007b3c:	4a6f      	ldr	r2, [pc, #444]	; (8007cfc <USART1_IRQHandler+0x1ec>)
 8007b3e:	189c      	adds	r4, r3, r2
 8007b40:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007b44:	2264      	movs	r2, #100	; 0x64
 8007b46:	fb02 f303 	mul.w	r3, r2, r3
 8007b4a:	4a6c      	ldr	r2, [pc, #432]	; (8007cfc <USART1_IRQHandler+0x1ec>)
 8007b4c:	4413      	add	r3, r2
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f7f8 fb44 	bl	80001dc <strlen>
 8007b54:	4603      	mov	r3, r0
 8007b56:	461a      	mov	r2, r3
 8007b58:	2100      	movs	r1, #0
 8007b5a:	4620      	mov	r0, r4
 8007b5c:	f006 f8e2 	bl	800dd24 <memset>
  		for(kl=0;kl<=indeks_words;kl++){
 8007b60:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007b64:	3301      	adds	r3, #1
 8007b66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007b6a:	4b65      	ldr	r3, [pc, #404]	; (8007d00 <USART1_IRQHandler+0x1f0>)
 8007b6c:	781b      	ldrb	r3, [r3, #0]
 8007b6e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8007b72:	429a      	cmp	r2, r3
 8007b74:	d9dd      	bls.n	8007b32 <USART1_IRQHandler+0x22>
  		}
  	}

  	if(buffer_serial=='*'){
 8007b76:	4b60      	ldr	r3, [pc, #384]	; (8007cf8 <USART1_IRQHandler+0x1e8>)
 8007b78:	781b      	ldrb	r3, [r3, #0]
 8007b7a:	2b2a      	cmp	r3, #42	; 0x2a
 8007b7c:	f040 80a5 	bne.w	8007cca <USART1_IRQHandler+0x1ba>
		token = strtok(data_receive, s);
 8007b80:	4960      	ldr	r1, [pc, #384]	; (8007d04 <USART1_IRQHandler+0x1f4>)
 8007b82:	4861      	ldr	r0, [pc, #388]	; (8007d08 <USART1_IRQHandler+0x1f8>)
 8007b84:	f006 fd4e 	bl	800e624 <strtok>
 8007b88:	4602      	mov	r2, r0
 8007b8a:	4b60      	ldr	r3, [pc, #384]	; (8007d0c <USART1_IRQHandler+0x1fc>)
 8007b8c:	601a      	str	r2, [r3, #0]
		indeks_words=0;
 8007b8e:	4b5c      	ldr	r3, [pc, #368]	; (8007d00 <USART1_IRQHandler+0x1f0>)
 8007b90:	2200      	movs	r2, #0
 8007b92:	701a      	strb	r2, [r3, #0]
		while( token != NULL ) {
 8007b94:	e01a      	b.n	8007bcc <USART1_IRQHandler+0xbc>
			sprintf(words[indeks_words],"%s", token );
 8007b96:	4b5a      	ldr	r3, [pc, #360]	; (8007d00 <USART1_IRQHandler+0x1f0>)
 8007b98:	781b      	ldrb	r3, [r3, #0]
 8007b9a:	461a      	mov	r2, r3
 8007b9c:	2364      	movs	r3, #100	; 0x64
 8007b9e:	fb03 f302 	mul.w	r3, r3, r2
 8007ba2:	4a56      	ldr	r2, [pc, #344]	; (8007cfc <USART1_IRQHandler+0x1ec>)
 8007ba4:	441a      	add	r2, r3
 8007ba6:	4b59      	ldr	r3, [pc, #356]	; (8007d0c <USART1_IRQHandler+0x1fc>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	4619      	mov	r1, r3
 8007bac:	4610      	mov	r0, r2
 8007bae:	f006 fd31 	bl	800e614 <strcpy>

			token = strtok(NULL, s);
 8007bb2:	4954      	ldr	r1, [pc, #336]	; (8007d04 <USART1_IRQHandler+0x1f4>)
 8007bb4:	2000      	movs	r0, #0
 8007bb6:	f006 fd35 	bl	800e624 <strtok>
 8007bba:	4602      	mov	r2, r0
 8007bbc:	4b53      	ldr	r3, [pc, #332]	; (8007d0c <USART1_IRQHandler+0x1fc>)
 8007bbe:	601a      	str	r2, [r3, #0]
			indeks_words++;
 8007bc0:	4b4f      	ldr	r3, [pc, #316]	; (8007d00 <USART1_IRQHandler+0x1f0>)
 8007bc2:	781b      	ldrb	r3, [r3, #0]
 8007bc4:	3301      	adds	r3, #1
 8007bc6:	b2da      	uxtb	r2, r3
 8007bc8:	4b4d      	ldr	r3, [pc, #308]	; (8007d00 <USART1_IRQHandler+0x1f0>)
 8007bca:	701a      	strb	r2, [r3, #0]
		while( token != NULL ) {
 8007bcc:	4b4f      	ldr	r3, [pc, #316]	; (8007d0c <USART1_IRQHandler+0x1fc>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d1e0      	bne.n	8007b96 <USART1_IRQHandler+0x86>
		}

		if(data_receive[1] == HOLE) { //
 8007bd4:	4b4c      	ldr	r3, [pc, #304]	; (8007d08 <USART1_IRQHandler+0x1f8>)
 8007bd6:	785b      	ldrb	r3, [r3, #1]
 8007bd8:	2b06      	cmp	r3, #6
 8007bda:	d168      	bne.n	8007cae <USART1_IRQHandler+0x19e>
			sprintf(buffer_RS485,"%s,%d,%d,%d,%5.2f,%5.2f,%5.2f,%5.2f,%5.2f,%5.2f,%5.2f,%d,%d",
 8007bdc:	4b4c      	ldr	r3, [pc, #304]	; (8007d10 <USART1_IRQHandler+0x200>)
 8007bde:	781b      	ldrb	r3, [r3, #0]
 8007be0:	61fb      	str	r3, [r7, #28]
 8007be2:	4b4c      	ldr	r3, [pc, #304]	; (8007d14 <USART1_IRQHandler+0x204>)
 8007be4:	781b      	ldrb	r3, [r3, #0]
 8007be6:	461e      	mov	r6, r3
 8007be8:	4b4b      	ldr	r3, [pc, #300]	; (8007d18 <USART1_IRQHandler+0x208>)
 8007bea:	781b      	ldrb	r3, [r3, #0]
 8007bec:	61bb      	str	r3, [r7, #24]
 8007bee:	4b4b      	ldr	r3, [pc, #300]	; (8007d1c <USART1_IRQHandler+0x20c>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	f7f8 fc5e 	bl	80004b4 <__aeabi_f2d>
 8007bf8:	4682      	mov	sl, r0
 8007bfa:	468b      	mov	fp, r1
 8007bfc:	4b48      	ldr	r3, [pc, #288]	; (8007d20 <USART1_IRQHandler+0x210>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	4618      	mov	r0, r3
 8007c02:	f7f8 fc57 	bl	80004b4 <__aeabi_f2d>
 8007c06:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8007c0a:	4b46      	ldr	r3, [pc, #280]	; (8007d24 <USART1_IRQHandler+0x214>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	4618      	mov	r0, r3
 8007c10:	f7f8 fc50 	bl	80004b4 <__aeabi_f2d>
 8007c14:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8007c18:	4b43      	ldr	r3, [pc, #268]	; (8007d28 <USART1_IRQHandler+0x218>)
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	f7f8 fc49 	bl	80004b4 <__aeabi_f2d>
 8007c22:	e9c7 0100 	strd	r0, r1, [r7]
 8007c26:	4b41      	ldr	r3, [pc, #260]	; (8007d2c <USART1_IRQHandler+0x21c>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	f7f8 fc42 	bl	80004b4 <__aeabi_f2d>
 8007c30:	4680      	mov	r8, r0
 8007c32:	4689      	mov	r9, r1
 8007c34:	4b3e      	ldr	r3, [pc, #248]	; (8007d30 <USART1_IRQHandler+0x220>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	4618      	mov	r0, r3
 8007c3a:	f7f8 fc3b 	bl	80004b4 <__aeabi_f2d>
 8007c3e:	4604      	mov	r4, r0
 8007c40:	460d      	mov	r5, r1
 8007c42:	4b3c      	ldr	r3, [pc, #240]	; (8007d34 <USART1_IRQHandler+0x224>)
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	4618      	mov	r0, r3
 8007c48:	f7f8 fc34 	bl	80004b4 <__aeabi_f2d>
 8007c4c:	460a      	mov	r2, r1
 8007c4e:	4601      	mov	r1, r0
 8007c50:	4b39      	ldr	r3, [pc, #228]	; (8007d38 <USART1_IRQHandler+0x228>)
 8007c52:	781b      	ldrb	r3, [r3, #0]
 8007c54:	4618      	mov	r0, r3
 8007c56:	4b39      	ldr	r3, [pc, #228]	; (8007d3c <USART1_IRQHandler+0x22c>)
 8007c58:	781b      	ldrb	r3, [r3, #0]
 8007c5a:	9311      	str	r3, [sp, #68]	; 0x44
 8007c5c:	9010      	str	r0, [sp, #64]	; 0x40
 8007c5e:	e9cd 120e 	strd	r1, r2, [sp, #56]	; 0x38
 8007c62:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
 8007c66:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 8007c6a:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007c6e:	e9cd 1208 	strd	r1, r2, [sp, #32]
 8007c72:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007c76:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8007c7a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007c7e:	e9cd 1204 	strd	r1, r2, [sp, #16]
 8007c82:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8007c86:	69ba      	ldr	r2, [r7, #24]
 8007c88:	9201      	str	r2, [sp, #4]
 8007c8a:	9600      	str	r6, [sp, #0]
 8007c8c:	69fb      	ldr	r3, [r7, #28]
 8007c8e:	4a2c      	ldr	r2, [pc, #176]	; (8007d40 <USART1_IRQHandler+0x230>)
 8007c90:	492c      	ldr	r1, [pc, #176]	; (8007d44 <USART1_IRQHandler+0x234>)
 8007c92:	482d      	ldr	r0, [pc, #180]	; (8007d48 <USART1_IRQHandler+0x238>)
 8007c94:	f006 fc9e 	bl	800e5d4 <siprintf>
					BPack_Capacity,
					BPack_SOH,
					BPack_cycle,
					BPack_byte6,
					BPack_byte7);
			HAL_UART_Transmit_IT(&huart1, (uint8_t *)buffer_RS485, strlen(buffer_RS485));
 8007c98:	482b      	ldr	r0, [pc, #172]	; (8007d48 <USART1_IRQHandler+0x238>)
 8007c9a:	f7f8 fa9f 	bl	80001dc <strlen>
 8007c9e:	4603      	mov	r3, r0
 8007ca0:	b29b      	uxth	r3, r3
 8007ca2:	461a      	mov	r2, r3
 8007ca4:	4928      	ldr	r1, [pc, #160]	; (8007d48 <USART1_IRQHandler+0x238>)
 8007ca6:	4813      	ldr	r0, [pc, #76]	; (8007cf4 <USART1_IRQHandler+0x1e4>)
 8007ca8:	f005 fc22 	bl	800d4f0 <HAL_UART_Transmit_IT>
 8007cac:	e00d      	b.n	8007cca <USART1_IRQHandler+0x1ba>
		}

		else if(data_receive[1] == 9) { //
 8007cae:	4b16      	ldr	r3, [pc, #88]	; (8007d08 <USART1_IRQHandler+0x1f8>)
 8007cb0:	785b      	ldrb	r3, [r3, #1]
 8007cb2:	2b09      	cmp	r3, #9
 8007cb4:	d109      	bne.n	8007cca <USART1_IRQHandler+0x1ba>
			if(strcmp(words[HOLE],"01") == 0){
 8007cb6:	4925      	ldr	r1, [pc, #148]	; (8007d4c <USART1_IRQHandler+0x23c>)
 8007cb8:	4825      	ldr	r0, [pc, #148]	; (8007d50 <USART1_IRQHandler+0x240>)
 8007cba:	f7f8 fa85 	bl	80001c8 <strcmp>
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d102      	bne.n	8007cca <USART1_IRQHandler+0x1ba>
				Charger_Mode = 1;
 8007cc4:	4b23      	ldr	r3, [pc, #140]	; (8007d54 <USART1_IRQHandler+0x244>)
 8007cc6:	2201      	movs	r2, #1
 8007cc8:	701a      	strb	r2, [r3, #0]
			}
		}

  	}
  	data_receive[indeks]=buffer_serial;
 8007cca:	4b23      	ldr	r3, [pc, #140]	; (8007d58 <USART1_IRQHandler+0x248>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	4a0a      	ldr	r2, [pc, #40]	; (8007cf8 <USART1_IRQHandler+0x1e8>)
 8007cd0:	7811      	ldrb	r1, [r2, #0]
 8007cd2:	4a0d      	ldr	r2, [pc, #52]	; (8007d08 <USART1_IRQHandler+0x1f8>)
 8007cd4:	54d1      	strb	r1, [r2, r3]
  	indeks++;
 8007cd6:	4b20      	ldr	r3, [pc, #128]	; (8007d58 <USART1_IRQHandler+0x248>)
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	3301      	adds	r3, #1
 8007cdc:	4a1e      	ldr	r2, [pc, #120]	; (8007d58 <USART1_IRQHandler+0x248>)
 8007cde:	6013      	str	r3, [r2, #0]
  	HAL_UART_Receive_IT(&huart1,&buffer_serial,1);
 8007ce0:	2201      	movs	r2, #1
 8007ce2:	4905      	ldr	r1, [pc, #20]	; (8007cf8 <USART1_IRQHandler+0x1e8>)
 8007ce4:	4803      	ldr	r0, [pc, #12]	; (8007cf4 <USART1_IRQHandler+0x1e4>)
 8007ce6:	f005 fc47 	bl	800d578 <HAL_UART_Receive_IT>

  /* USER CODE END USART1_IRQn 1 */
}
 8007cea:	bf00      	nop
 8007cec:	372c      	adds	r7, #44	; 0x2c
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cf4:	20003ed8 	.word	0x20003ed8
 8007cf8:	20001560 	.word	0x20001560
 8007cfc:	20001654 	.word	0x20001654
 8007d00:	20001648 	.word	0x20001648
 8007d04:	08010c14 	.word	0x08010c14
 8007d08:	20001580 	.word	0x20001580
 8007d0c:	20003d6c 	.word	0x20003d6c
 8007d10:	20000690 	.word	0x20000690
 8007d14:	20000d58 	.word	0x20000d58
 8007d18:	20000d40 	.word	0x20000d40
 8007d1c:	20000cd0 	.word	0x20000cd0
 8007d20:	20000698 	.word	0x20000698
 8007d24:	20000abc 	.word	0x20000abc
 8007d28:	20000cdc 	.word	0x20000cdc
 8007d2c:	20001260 	.word	0x20001260
 8007d30:	20000708 	.word	0x20000708
 8007d34:	200008b4 	.word	0x200008b4
 8007d38:	20000c8c 	.word	0x20000c8c
 8007d3c:	20000681 	.word	0x20000681
 8007d40:	200006cc 	.word	0x200006cc
 8007d44:	08010468 	.word	0x08010468
 8007d48:	200015e4 	.word	0x200015e4
 8007d4c:	080104a4 	.word	0x080104a4
 8007d50:	200018ac 	.word	0x200018ac
 8007d54:	2000071c 	.word	0x2000071c
 8007d58:	20003d70 	.word	0x20003d70

08007d5c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8007d60:	4802      	ldr	r0, [pc, #8]	; (8007d6c <USART3_IRQHandler+0x10>)
 8007d62:	f005 fc5d 	bl	800d620 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8007d66:	bf00      	nop
 8007d68:	bd80      	pop	{r7, pc}
 8007d6a:	bf00      	nop
 8007d6c:	20003e98 	.word	0x20003e98

08007d70 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8007d74:	4802      	ldr	r0, [pc, #8]	; (8007d80 <DMA2_Stream0_IRQHandler+0x10>)
 8007d76:	f002 fae9 	bl	800a34c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8007d7a:	bf00      	nop
 8007d7c:	bd80      	pop	{r7, pc}
 8007d7e:	bf00      	nop
 8007d80:	20001324 	.word	0x20001324

08007d84 <Eror_CodeCheck>:

/* USER CODE BEGIN 1 */

void Eror_CodeCheck(void)
{
 8007d84:	b480      	push	{r7}
 8007d86:	af00      	add	r7, sp, #0
	if (flag_trip_unbalance==1)
 8007d88:	4b46      	ldr	r3, [pc, #280]	; (8007ea4 <Eror_CodeCheck+0x120>)
 8007d8a:	781b      	ldrb	r3, [r3, #0]
 8007d8c:	2b01      	cmp	r3, #1
 8007d8e:	d103      	bne.n	8007d98 <Eror_CodeCheck+0x14>
			Eror_Code=6;	//Battery Pack imbalance
 8007d90:	4b45      	ldr	r3, [pc, #276]	; (8007ea8 <Eror_CodeCheck+0x124>)
 8007d92:	2206      	movs	r2, #6
 8007d94:	701a      	strb	r2, [r3, #0]

	else if(Flag_BMS_LostCommunication==1)
		Eror_Code=22;
	else if(Flag_MiniPC_LostCommunication==1)
		Eror_Code=23;
}
 8007d96:	e081      	b.n	8007e9c <Eror_CodeCheck+0x118>
	else if (flag_trip_overtemperature==1){
 8007d98:	4b44      	ldr	r3, [pc, #272]	; (8007eac <Eror_CodeCheck+0x128>)
 8007d9a:	781b      	ldrb	r3, [r3, #0]
 8007d9c:	2b01      	cmp	r3, #1
 8007d9e:	d106      	bne.n	8007dae <Eror_CodeCheck+0x2a>
			Eror_Code=8;	//Battery Pack over temperature
 8007da0:	4b41      	ldr	r3, [pc, #260]	; (8007ea8 <Eror_CodeCheck+0x124>)
 8007da2:	2208      	movs	r2, #8
 8007da4:	701a      	strb	r2, [r3, #0]
			LastFlag_OverTemperature = 1;
 8007da6:	4b42      	ldr	r3, [pc, #264]	; (8007eb0 <Eror_CodeCheck+0x12c>)
 8007da8:	2201      	movs	r2, #1
 8007daa:	701a      	strb	r2, [r3, #0]
}
 8007dac:	e076      	b.n	8007e9c <Eror_CodeCheck+0x118>
	else if (flag_trip_undertemperature==1)
 8007dae:	4b41      	ldr	r3, [pc, #260]	; (8007eb4 <Eror_CodeCheck+0x130>)
 8007db0:	781b      	ldrb	r3, [r3, #0]
 8007db2:	2b01      	cmp	r3, #1
 8007db4:	d103      	bne.n	8007dbe <Eror_CodeCheck+0x3a>
			Eror_Code=9;	//Battery Pack under temperature
 8007db6:	4b3c      	ldr	r3, [pc, #240]	; (8007ea8 <Eror_CodeCheck+0x124>)
 8007db8:	2209      	movs	r2, #9
 8007dba:	701a      	strb	r2, [r3, #0]
}
 8007dbc:	e06e      	b.n	8007e9c <Eror_CodeCheck+0x118>
	else if (flag_trip_overcurrentcharge==1)
 8007dbe:	4b3e      	ldr	r3, [pc, #248]	; (8007eb8 <Eror_CodeCheck+0x134>)
 8007dc0:	781b      	ldrb	r3, [r3, #0]
 8007dc2:	2b01      	cmp	r3, #1
 8007dc4:	d103      	bne.n	8007dce <Eror_CodeCheck+0x4a>
			Eror_Code=10;	//Battery Pack over current charge
 8007dc6:	4b38      	ldr	r3, [pc, #224]	; (8007ea8 <Eror_CodeCheck+0x124>)
 8007dc8:	220a      	movs	r2, #10
 8007dca:	701a      	strb	r2, [r3, #0]
}
 8007dcc:	e066      	b.n	8007e9c <Eror_CodeCheck+0x118>
	else if (flag_trip_overvoltage==1)
 8007dce:	4b3b      	ldr	r3, [pc, #236]	; (8007ebc <Eror_CodeCheck+0x138>)
 8007dd0:	781b      	ldrb	r3, [r3, #0]
 8007dd2:	2b01      	cmp	r3, #1
 8007dd4:	d103      	bne.n	8007dde <Eror_CodeCheck+0x5a>
			Eror_Code=11;	//Battery Pack over voltage
 8007dd6:	4b34      	ldr	r3, [pc, #208]	; (8007ea8 <Eror_CodeCheck+0x124>)
 8007dd8:	220b      	movs	r2, #11
 8007dda:	701a      	strb	r2, [r3, #0]
}
 8007ddc:	e05e      	b.n	8007e9c <Eror_CodeCheck+0x118>
	else if (flag_trip_shortcircuit==1)
 8007dde:	4b38      	ldr	r3, [pc, #224]	; (8007ec0 <Eror_CodeCheck+0x13c>)
 8007de0:	781b      	ldrb	r3, [r3, #0]
 8007de2:	2b01      	cmp	r3, #1
 8007de4:	d103      	bne.n	8007dee <Eror_CodeCheck+0x6a>
			Eror_Code=12;	//Battery Pack short circuit
 8007de6:	4b30      	ldr	r3, [pc, #192]	; (8007ea8 <Eror_CodeCheck+0x124>)
 8007de8:	220c      	movs	r2, #12
 8007dea:	701a      	strb	r2, [r3, #0]
}
 8007dec:	e056      	b.n	8007e9c <Eror_CodeCheck+0x118>
	else if (flag_trip_systemfailure==1)
 8007dee:	4b35      	ldr	r3, [pc, #212]	; (8007ec4 <Eror_CodeCheck+0x140>)
 8007df0:	781b      	ldrb	r3, [r3, #0]
 8007df2:	2b01      	cmp	r3, #1
 8007df4:	d103      	bne.n	8007dfe <Eror_CodeCheck+0x7a>
			Eror_Code=13;	//Battery Pack system failure
 8007df6:	4b2c      	ldr	r3, [pc, #176]	; (8007ea8 <Eror_CodeCheck+0x124>)
 8007df8:	220d      	movs	r2, #13
 8007dfa:	701a      	strb	r2, [r3, #0]
}
 8007dfc:	e04e      	b.n	8007e9c <Eror_CodeCheck+0x118>
	else if (Flag_ChargerUnderVoltage==1)
 8007dfe:	4b32      	ldr	r3, [pc, #200]	; (8007ec8 <Eror_CodeCheck+0x144>)
 8007e00:	781b      	ldrb	r3, [r3, #0]
 8007e02:	2b01      	cmp	r3, #1
 8007e04:	d103      	bne.n	8007e0e <Eror_CodeCheck+0x8a>
		Eror_Code=14;	//Charger Under Voltage
 8007e06:	4b28      	ldr	r3, [pc, #160]	; (8007ea8 <Eror_CodeCheck+0x124>)
 8007e08:	220e      	movs	r2, #14
 8007e0a:	701a      	strb	r2, [r3, #0]
}
 8007e0c:	e046      	b.n	8007e9c <Eror_CodeCheck+0x118>
	else if (Flag_ChargerOverVoltage==1)
 8007e0e:	4b2f      	ldr	r3, [pc, #188]	; (8007ecc <Eror_CodeCheck+0x148>)
 8007e10:	781b      	ldrb	r3, [r3, #0]
 8007e12:	2b01      	cmp	r3, #1
 8007e14:	d103      	bne.n	8007e1e <Eror_CodeCheck+0x9a>
		Eror_Code=15;	//Charger Over Current
 8007e16:	4b24      	ldr	r3, [pc, #144]	; (8007ea8 <Eror_CodeCheck+0x124>)
 8007e18:	220f      	movs	r2, #15
 8007e1a:	701a      	strb	r2, [r3, #0]
}
 8007e1c:	e03e      	b.n	8007e9c <Eror_CodeCheck+0x118>
	else if (Flag_ChargerOverTemperature==1)
 8007e1e:	4b2c      	ldr	r3, [pc, #176]	; (8007ed0 <Eror_CodeCheck+0x14c>)
 8007e20:	781b      	ldrb	r3, [r3, #0]
 8007e22:	2b01      	cmp	r3, #1
 8007e24:	d103      	bne.n	8007e2e <Eror_CodeCheck+0xaa>
		Eror_Code=16;	//Charger Over Temperature
 8007e26:	4b20      	ldr	r3, [pc, #128]	; (8007ea8 <Eror_CodeCheck+0x124>)
 8007e28:	2210      	movs	r2, #16
 8007e2a:	701a      	strb	r2, [r3, #0]
}
 8007e2c:	e036      	b.n	8007e9c <Eror_CodeCheck+0x118>
	else if (Flag_ChargerUnderTemperature==1)
 8007e2e:	4b29      	ldr	r3, [pc, #164]	; (8007ed4 <Eror_CodeCheck+0x150>)
 8007e30:	781b      	ldrb	r3, [r3, #0]
 8007e32:	2b01      	cmp	r3, #1
 8007e34:	d103      	bne.n	8007e3e <Eror_CodeCheck+0xba>
		Eror_Code=17;	//Charger Under Temperature
 8007e36:	4b1c      	ldr	r3, [pc, #112]	; (8007ea8 <Eror_CodeCheck+0x124>)
 8007e38:	2211      	movs	r2, #17
 8007e3a:	701a      	strb	r2, [r3, #0]
}
 8007e3c:	e02e      	b.n	8007e9c <Eror_CodeCheck+0x118>
	else if (Flag_ChargerShortCircuit==1)
 8007e3e:	4b26      	ldr	r3, [pc, #152]	; (8007ed8 <Eror_CodeCheck+0x154>)
 8007e40:	781b      	ldrb	r3, [r3, #0]
 8007e42:	2b01      	cmp	r3, #1
 8007e44:	d103      	bne.n	8007e4e <Eror_CodeCheck+0xca>
		Eror_Code=18;	//Charger Short Circuit
 8007e46:	4b18      	ldr	r3, [pc, #96]	; (8007ea8 <Eror_CodeCheck+0x124>)
 8007e48:	2212      	movs	r2, #18
 8007e4a:	701a      	strb	r2, [r3, #0]
}
 8007e4c:	e026      	b.n	8007e9c <Eror_CodeCheck+0x118>
	else if (Flag_ChargerOverCurrent==1)
 8007e4e:	4b23      	ldr	r3, [pc, #140]	; (8007edc <Eror_CodeCheck+0x158>)
 8007e50:	781b      	ldrb	r3, [r3, #0]
 8007e52:	2b01      	cmp	r3, #1
 8007e54:	d103      	bne.n	8007e5e <Eror_CodeCheck+0xda>
		Eror_Code=19;	//Charger Over Current
 8007e56:	4b14      	ldr	r3, [pc, #80]	; (8007ea8 <Eror_CodeCheck+0x124>)
 8007e58:	2213      	movs	r2, #19
 8007e5a:	701a      	strb	r2, [r3, #0]
}
 8007e5c:	e01e      	b.n	8007e9c <Eror_CodeCheck+0x118>
	else if (Flag_InputUnderVoltage==1)
 8007e5e:	4b20      	ldr	r3, [pc, #128]	; (8007ee0 <Eror_CodeCheck+0x15c>)
 8007e60:	781b      	ldrb	r3, [r3, #0]
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d103      	bne.n	8007e6e <Eror_CodeCheck+0xea>
		Eror_Code=20;	//Input Under Voltage
 8007e66:	4b10      	ldr	r3, [pc, #64]	; (8007ea8 <Eror_CodeCheck+0x124>)
 8007e68:	2214      	movs	r2, #20
 8007e6a:	701a      	strb	r2, [r3, #0]
}
 8007e6c:	e016      	b.n	8007e9c <Eror_CodeCheck+0x118>
	else if (Flag_InputOverVoltage==1)
 8007e6e:	4b1d      	ldr	r3, [pc, #116]	; (8007ee4 <Eror_CodeCheck+0x160>)
 8007e70:	781b      	ldrb	r3, [r3, #0]
 8007e72:	2b01      	cmp	r3, #1
 8007e74:	d103      	bne.n	8007e7e <Eror_CodeCheck+0xfa>
		Eror_Code=21;	//Input Over Current
 8007e76:	4b0c      	ldr	r3, [pc, #48]	; (8007ea8 <Eror_CodeCheck+0x124>)
 8007e78:	2215      	movs	r2, #21
 8007e7a:	701a      	strb	r2, [r3, #0]
}
 8007e7c:	e00e      	b.n	8007e9c <Eror_CodeCheck+0x118>
	else if(Flag_BMS_LostCommunication==1)
 8007e7e:	4b1a      	ldr	r3, [pc, #104]	; (8007ee8 <Eror_CodeCheck+0x164>)
 8007e80:	781b      	ldrb	r3, [r3, #0]
 8007e82:	2b01      	cmp	r3, #1
 8007e84:	d103      	bne.n	8007e8e <Eror_CodeCheck+0x10a>
		Eror_Code=22;
 8007e86:	4b08      	ldr	r3, [pc, #32]	; (8007ea8 <Eror_CodeCheck+0x124>)
 8007e88:	2216      	movs	r2, #22
 8007e8a:	701a      	strb	r2, [r3, #0]
}
 8007e8c:	e006      	b.n	8007e9c <Eror_CodeCheck+0x118>
	else if(Flag_MiniPC_LostCommunication==1)
 8007e8e:	4b17      	ldr	r3, [pc, #92]	; (8007eec <Eror_CodeCheck+0x168>)
 8007e90:	781b      	ldrb	r3, [r3, #0]
 8007e92:	2b01      	cmp	r3, #1
 8007e94:	d102      	bne.n	8007e9c <Eror_CodeCheck+0x118>
		Eror_Code=23;
 8007e96:	4b04      	ldr	r3, [pc, #16]	; (8007ea8 <Eror_CodeCheck+0x124>)
 8007e98:	2217      	movs	r2, #23
 8007e9a:	701a      	strb	r2, [r3, #0]
}
 8007e9c:	bf00      	nop
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	bc80      	pop	{r7}
 8007ea2:	4770      	bx	lr
 8007ea4:	20000694 	.word	0x20000694
 8007ea8:	20000690 	.word	0x20000690
 8007eac:	200008b0 	.word	0x200008b0
 8007eb0:	20000cac 	.word	0x20000cac
 8007eb4:	20000ac4 	.word	0x20000ac4
 8007eb8:	20000d38 	.word	0x20000d38
 8007ebc:	200012a8 	.word	0x200012a8
 8007ec0:	200006b0 	.word	0x200006b0
 8007ec4:	200006dc 	.word	0x200006dc
 8007ec8:	200008bc 	.word	0x200008bc
 8007ecc:	200008f8 	.word	0x200008f8
 8007ed0:	200006fb 	.word	0x200006fb
 8007ed4:	200012c4 	.word	0x200012c4
 8007ed8:	200008ec 	.word	0x200008ec
 8007edc:	200008d0 	.word	0x200008d0
 8007ee0:	200006bc 	.word	0x200006bc
 8007ee4:	20000ce0 	.word	0x20000ce0
 8007ee8:	200006d6 	.word	0x200006d6
 8007eec:	2000126c 	.word	0x2000126c

08007ef0 <Fault_Check>:
	Flag_MiniPC_LostCommunication = 0;
	Flag_BMS_LostCommunication = 0;
}

void Fault_Check(void)
{
 8007ef0:	b5b0      	push	{r4, r5, r7, lr}
 8007ef2:	af00      	add	r7, sp, #0
	if(Current_Charger >= SetProtection_ShortCircuit){
 8007ef4:	4b90      	ldr	r3, [pc, #576]	; (8008138 <Fault_Check+0x248>)
 8007ef6:	781b      	ldrb	r3, [r3, #0]
 8007ef8:	4618      	mov	r0, r3
 8007efa:	f7f8 ff15 	bl	8000d28 <__aeabi_i2f>
 8007efe:	4602      	mov	r2, r0
 8007f00:	4b8e      	ldr	r3, [pc, #568]	; (800813c <Fault_Check+0x24c>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	4619      	mov	r1, r3
 8007f06:	4610      	mov	r0, r2
 8007f08:	f7f9 f90a 	bl	8001120 <__aeabi_fcmple>
 8007f0c:	4603      	mov	r3, r0
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d009      	beq.n	8007f26 <Fault_Check+0x36>
		Flag_ChargerShortCircuit=1;
 8007f12:	4b8b      	ldr	r3, [pc, #556]	; (8008140 <Fault_Check+0x250>)
 8007f14:	2201      	movs	r2, #1
 8007f16:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOC, Buzzer_Pin,1);
 8007f18:	2201      	movs	r2, #1
 8007f1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007f1e:	4889      	ldr	r0, [pc, #548]	; (8008144 <Fault_Check+0x254>)
 8007f20:	f002 fe18 	bl	800ab54 <HAL_GPIO_WritePin>
		if (Eror_Code != 0) LastEror_code = Eror_Code;
		Eror_Code = 0;
		TripTime_OverCurrent = 0;
		Count_TripTime -= 0.001;
	}
}
 8007f24:	e0fb      	b.n	800811e <Fault_Check+0x22e>
	else if((SetProtection_OverCurrent - Current_Charger)<=0 && Flag_ChargerOverCurrent==0 ){
 8007f26:	4b88      	ldr	r3, [pc, #544]	; (8008148 <Fault_Check+0x258>)
 8007f28:	781b      	ldrb	r3, [r3, #0]
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	f7f8 fefc 	bl	8000d28 <__aeabi_i2f>
 8007f30:	4602      	mov	r2, r0
 8007f32:	4b82      	ldr	r3, [pc, #520]	; (800813c <Fault_Check+0x24c>)
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	4619      	mov	r1, r3
 8007f38:	4610      	mov	r0, r2
 8007f3a:	f7f8 fe3f 	bl	8000bbc <__aeabi_fsub>
 8007f3e:	4603      	mov	r3, r0
 8007f40:	f04f 0100 	mov.w	r1, #0
 8007f44:	4618      	mov	r0, r3
 8007f46:	f7f9 f8eb 	bl	8001120 <__aeabi_fcmple>
 8007f4a:	4603      	mov	r3, r0
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d064      	beq.n	800801a <Fault_Check+0x12a>
 8007f50:	4b7e      	ldr	r3, [pc, #504]	; (800814c <Fault_Check+0x25c>)
 8007f52:	781b      	ldrb	r3, [r3, #0]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d160      	bne.n	800801a <Fault_Check+0x12a>
		Eror_Code=17;
 8007f58:	4b7d      	ldr	r3, [pc, #500]	; (8008150 <Fault_Check+0x260>)
 8007f5a:	2211      	movs	r2, #17
 8007f5c:	701a      	strb	r2, [r3, #0]
		TripTime_OverCurrent = 1.8/(((Current_Charger/SetProtection_OverCurrent)*(Current_Charger/SetProtection_OverCurrent))-1);
 8007f5e:	4b77      	ldr	r3, [pc, #476]	; (800813c <Fault_Check+0x24c>)
 8007f60:	681c      	ldr	r4, [r3, #0]
 8007f62:	4b79      	ldr	r3, [pc, #484]	; (8008148 <Fault_Check+0x258>)
 8007f64:	781b      	ldrb	r3, [r3, #0]
 8007f66:	4618      	mov	r0, r3
 8007f68:	f7f8 fede 	bl	8000d28 <__aeabi_i2f>
 8007f6c:	4603      	mov	r3, r0
 8007f6e:	4619      	mov	r1, r3
 8007f70:	4620      	mov	r0, r4
 8007f72:	f7f8 ffe1 	bl	8000f38 <__aeabi_fdiv>
 8007f76:	4603      	mov	r3, r0
 8007f78:	461d      	mov	r5, r3
 8007f7a:	4b70      	ldr	r3, [pc, #448]	; (800813c <Fault_Check+0x24c>)
 8007f7c:	681c      	ldr	r4, [r3, #0]
 8007f7e:	4b72      	ldr	r3, [pc, #456]	; (8008148 <Fault_Check+0x258>)
 8007f80:	781b      	ldrb	r3, [r3, #0]
 8007f82:	4618      	mov	r0, r3
 8007f84:	f7f8 fed0 	bl	8000d28 <__aeabi_i2f>
 8007f88:	4603      	mov	r3, r0
 8007f8a:	4619      	mov	r1, r3
 8007f8c:	4620      	mov	r0, r4
 8007f8e:	f7f8 ffd3 	bl	8000f38 <__aeabi_fdiv>
 8007f92:	4603      	mov	r3, r0
 8007f94:	4619      	mov	r1, r3
 8007f96:	4628      	mov	r0, r5
 8007f98:	f7f8 ff1a 	bl	8000dd0 <__aeabi_fmul>
 8007f9c:	4603      	mov	r3, r0
 8007f9e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	f7f8 fe0a 	bl	8000bbc <__aeabi_fsub>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	4618      	mov	r0, r3
 8007fac:	f7f8 fa82 	bl	80004b4 <__aeabi_f2d>
 8007fb0:	4603      	mov	r3, r0
 8007fb2:	460c      	mov	r4, r1
 8007fb4:	461a      	mov	r2, r3
 8007fb6:	4623      	mov	r3, r4
 8007fb8:	a15b      	add	r1, pc, #364	; (adr r1, 8008128 <Fault_Check+0x238>)
 8007fba:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007fbe:	f7f8 fbfb 	bl	80007b8 <__aeabi_ddiv>
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	460c      	mov	r4, r1
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	4621      	mov	r1, r4
 8007fca:	f7f8 fda3 	bl	8000b14 <__aeabi_d2f>
 8007fce:	4602      	mov	r2, r0
 8007fd0:	4b60      	ldr	r3, [pc, #384]	; (8008154 <Fault_Check+0x264>)
 8007fd2:	601a      	str	r2, [r3, #0]
		Count_TripTime += 0.001;
 8007fd4:	4b60      	ldr	r3, [pc, #384]	; (8008158 <Fault_Check+0x268>)
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	4618      	mov	r0, r3
 8007fda:	f7f8 fa6b 	bl	80004b4 <__aeabi_f2d>
 8007fde:	a354      	add	r3, pc, #336	; (adr r3, 8008130 <Fault_Check+0x240>)
 8007fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fe4:	f7f8 f908 	bl	80001f8 <__adddf3>
 8007fe8:	4603      	mov	r3, r0
 8007fea:	460c      	mov	r4, r1
 8007fec:	4618      	mov	r0, r3
 8007fee:	4621      	mov	r1, r4
 8007ff0:	f7f8 fd90 	bl	8000b14 <__aeabi_d2f>
 8007ff4:	4602      	mov	r2, r0
 8007ff6:	4b58      	ldr	r3, [pc, #352]	; (8008158 <Fault_Check+0x268>)
 8007ff8:	601a      	str	r2, [r3, #0]
		if(Count_TripTime >= TripTime_OverCurrent){
 8007ffa:	4b57      	ldr	r3, [pc, #348]	; (8008158 <Fault_Check+0x268>)
 8007ffc:	681a      	ldr	r2, [r3, #0]
 8007ffe:	4b55      	ldr	r3, [pc, #340]	; (8008154 <Fault_Check+0x264>)
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	4619      	mov	r1, r3
 8008004:	4610      	mov	r0, r2
 8008006:	f7f9 f895 	bl	8001134 <__aeabi_fcmpge>
 800800a:	4603      	mov	r3, r0
 800800c:	2b00      	cmp	r3, #0
 800800e:	f000 8086 	beq.w	800811e <Fault_Check+0x22e>
			Flag_ChargerOverCurrent=1;
 8008012:	4b4e      	ldr	r3, [pc, #312]	; (800814c <Fault_Check+0x25c>)
 8008014:	2201      	movs	r2, #1
 8008016:	701a      	strb	r2, [r3, #0]
		if(Count_TripTime >= TripTime_OverCurrent){
 8008018:	e081      	b.n	800811e <Fault_Check+0x22e>
	else if ( Temp_T1 >= (SetProtection_Temp1-10)  || Temp_T2 >= (SetProtection_Temp2-10)){
 800801a:	4b50      	ldr	r3, [pc, #320]	; (800815c <Fault_Check+0x26c>)
 800801c:	781b      	ldrb	r3, [r3, #0]
 800801e:	3b0a      	subs	r3, #10
 8008020:	4618      	mov	r0, r3
 8008022:	f7f8 fe81 	bl	8000d28 <__aeabi_i2f>
 8008026:	4602      	mov	r2, r0
 8008028:	4b4d      	ldr	r3, [pc, #308]	; (8008160 <Fault_Check+0x270>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4619      	mov	r1, r3
 800802e:	4610      	mov	r0, r2
 8008030:	f7f9 f876 	bl	8001120 <__aeabi_fcmple>
 8008034:	4603      	mov	r3, r0
 8008036:	2b00      	cmp	r3, #0
 8008038:	d10f      	bne.n	800805a <Fault_Check+0x16a>
 800803a:	4b4a      	ldr	r3, [pc, #296]	; (8008164 <Fault_Check+0x274>)
 800803c:	781b      	ldrb	r3, [r3, #0]
 800803e:	3b0a      	subs	r3, #10
 8008040:	4618      	mov	r0, r3
 8008042:	f7f8 fe71 	bl	8000d28 <__aeabi_i2f>
 8008046:	4602      	mov	r2, r0
 8008048:	4b47      	ldr	r3, [pc, #284]	; (8008168 <Fault_Check+0x278>)
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4619      	mov	r1, r3
 800804e:	4610      	mov	r0, r2
 8008050:	f7f9 f866 	bl	8001120 <__aeabi_fcmple>
 8008054:	4603      	mov	r3, r0
 8008056:	2b00      	cmp	r3, #0
 8008058:	d02b      	beq.n	80080b2 <Fault_Check+0x1c2>
		flag_Derating = 1;
 800805a:	4b44      	ldr	r3, [pc, #272]	; (800816c <Fault_Check+0x27c>)
 800805c:	2201      	movs	r2, #1
 800805e:	701a      	strb	r2, [r3, #0]
		Eror_Code = 14;
 8008060:	4b3b      	ldr	r3, [pc, #236]	; (8008150 <Fault_Check+0x260>)
 8008062:	220e      	movs	r2, #14
 8008064:	701a      	strb	r2, [r3, #0]
		if(Temp_T1 >= SetProtection_Temp1 || Temp_T2 >= SetProtection_Temp2){
 8008066:	4b3d      	ldr	r3, [pc, #244]	; (800815c <Fault_Check+0x26c>)
 8008068:	781b      	ldrb	r3, [r3, #0]
 800806a:	4618      	mov	r0, r3
 800806c:	f7f8 fe5c 	bl	8000d28 <__aeabi_i2f>
 8008070:	4602      	mov	r2, r0
 8008072:	4b3b      	ldr	r3, [pc, #236]	; (8008160 <Fault_Check+0x270>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	4619      	mov	r1, r3
 8008078:	4610      	mov	r0, r2
 800807a:	f7f9 f851 	bl	8001120 <__aeabi_fcmple>
 800807e:	4603      	mov	r3, r0
 8008080:	2b00      	cmp	r3, #0
 8008082:	d10f      	bne.n	80080a4 <Fault_Check+0x1b4>
 8008084:	4b37      	ldr	r3, [pc, #220]	; (8008164 <Fault_Check+0x274>)
 8008086:	781b      	ldrb	r3, [r3, #0]
 8008088:	4618      	mov	r0, r3
 800808a:	f7f8 fe4d 	bl	8000d28 <__aeabi_i2f>
 800808e:	4602      	mov	r2, r0
 8008090:	4b35      	ldr	r3, [pc, #212]	; (8008168 <Fault_Check+0x278>)
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	4619      	mov	r1, r3
 8008096:	4610      	mov	r0, r2
 8008098:	f7f9 f842 	bl	8001120 <__aeabi_fcmple>
 800809c:	4603      	mov	r3, r0
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d100      	bne.n	80080a4 <Fault_Check+0x1b4>
 80080a2:	e03c      	b.n	800811e <Fault_Check+0x22e>
			Flag_ChargerOverTemperature = 1;
 80080a4:	4b32      	ldr	r3, [pc, #200]	; (8008170 <Fault_Check+0x280>)
 80080a6:	2201      	movs	r2, #1
 80080a8:	701a      	strb	r2, [r3, #0]
			Charger_Mode = 2;
 80080aa:	4b32      	ldr	r3, [pc, #200]	; (8008174 <Fault_Check+0x284>)
 80080ac:	2202      	movs	r2, #2
 80080ae:	701a      	strb	r2, [r3, #0]
		if(Temp_T1 >= SetProtection_Temp1 || Temp_T2 >= SetProtection_Temp2){
 80080b0:	e035      	b.n	800811e <Fault_Check+0x22e>
	else if(Voltage_Charger >= SetProtection_OverVoltage){
 80080b2:	4b31      	ldr	r3, [pc, #196]	; (8008178 <Fault_Check+0x288>)
 80080b4:	781b      	ldrb	r3, [r3, #0]
 80080b6:	4618      	mov	r0, r3
 80080b8:	f7f8 fe36 	bl	8000d28 <__aeabi_i2f>
 80080bc:	4602      	mov	r2, r0
 80080be:	4b2f      	ldr	r3, [pc, #188]	; (800817c <Fault_Check+0x28c>)
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	4619      	mov	r1, r3
 80080c4:	4610      	mov	r0, r2
 80080c6:	f7f9 f82b 	bl	8001120 <__aeabi_fcmple>
 80080ca:	4603      	mov	r3, r0
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d003      	beq.n	80080d8 <Fault_Check+0x1e8>
		Flag_ChargerOverVoltage=1;
 80080d0:	4b2b      	ldr	r3, [pc, #172]	; (8008180 <Fault_Check+0x290>)
 80080d2:	2201      	movs	r2, #1
 80080d4:	701a      	strb	r2, [r3, #0]
}
 80080d6:	e022      	b.n	800811e <Fault_Check+0x22e>
		if (Eror_Code != 0) LastEror_code = Eror_Code;
 80080d8:	4b1d      	ldr	r3, [pc, #116]	; (8008150 <Fault_Check+0x260>)
 80080da:	781b      	ldrb	r3, [r3, #0]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d003      	beq.n	80080e8 <Fault_Check+0x1f8>
 80080e0:	4b1b      	ldr	r3, [pc, #108]	; (8008150 <Fault_Check+0x260>)
 80080e2:	781a      	ldrb	r2, [r3, #0]
 80080e4:	4b27      	ldr	r3, [pc, #156]	; (8008184 <Fault_Check+0x294>)
 80080e6:	701a      	strb	r2, [r3, #0]
		Eror_Code = 0;
 80080e8:	4b19      	ldr	r3, [pc, #100]	; (8008150 <Fault_Check+0x260>)
 80080ea:	2200      	movs	r2, #0
 80080ec:	701a      	strb	r2, [r3, #0]
		TripTime_OverCurrent = 0;
 80080ee:	4b19      	ldr	r3, [pc, #100]	; (8008154 <Fault_Check+0x264>)
 80080f0:	f04f 0200 	mov.w	r2, #0
 80080f4:	601a      	str	r2, [r3, #0]
		Count_TripTime -= 0.001;
 80080f6:	4b18      	ldr	r3, [pc, #96]	; (8008158 <Fault_Check+0x268>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	4618      	mov	r0, r3
 80080fc:	f7f8 f9da 	bl	80004b4 <__aeabi_f2d>
 8008100:	a30b      	add	r3, pc, #44	; (adr r3, 8008130 <Fault_Check+0x240>)
 8008102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008106:	f7f8 f875 	bl	80001f4 <__aeabi_dsub>
 800810a:	4603      	mov	r3, r0
 800810c:	460c      	mov	r4, r1
 800810e:	4618      	mov	r0, r3
 8008110:	4621      	mov	r1, r4
 8008112:	f7f8 fcff 	bl	8000b14 <__aeabi_d2f>
 8008116:	4602      	mov	r2, r0
 8008118:	4b0f      	ldr	r3, [pc, #60]	; (8008158 <Fault_Check+0x268>)
 800811a:	601a      	str	r2, [r3, #0]
}
 800811c:	e7ff      	b.n	800811e <Fault_Check+0x22e>
 800811e:	bf00      	nop
 8008120:	bdb0      	pop	{r4, r5, r7, pc}
 8008122:	bf00      	nop
 8008124:	f3af 8000 	nop.w
 8008128:	cccccccd 	.word	0xcccccccd
 800812c:	3ffccccc 	.word	0x3ffccccc
 8008130:	d2f1a9fc 	.word	0xd2f1a9fc
 8008134:	3f50624d 	.word	0x3f50624d
 8008138:	2000004e 	.word	0x2000004e
 800813c:	20001268 	.word	0x20001268
 8008140:	200008ec 	.word	0x200008ec
 8008144:	40020800 	.word	0x40020800
 8008148:	2000004f 	.word	0x2000004f
 800814c:	200008d0 	.word	0x200008d0
 8008150:	20000690 	.word	0x20000690
 8008154:	20003d64 	.word	0x20003d64
 8008158:	20003d74 	.word	0x20003d74
 800815c:	20000052 	.word	0x20000052
 8008160:	20000cd4 	.word	0x20000cd4
 8008164:	20000051 	.word	0x20000051
 8008168:	2000069c 	.word	0x2000069c
 800816c:	200010bc 	.word	0x200010bc
 8008170:	200006fb 	.word	0x200006fb
 8008174:	2000071c 	.word	0x2000071c
 8008178:	20000050 	.word	0x20000050
 800817c:	20000ef8 	.word	0x20000ef8
 8008180:	200008f8 	.word	0x200008f8
 8008184:	200006fa 	.word	0x200006fa

08008188 <clear_data_receive>:

void clear_data_receive(void)
{
 8008188:	b480      	push	{r7}
 800818a:	b083      	sub	sp, #12
 800818c:	af00      	add	r7, sp, #0
	int i;
	for(i=indeks;i>=0;i--)
 800818e:	4b0b      	ldr	r3, [pc, #44]	; (80081bc <clear_data_receive+0x34>)
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	607b      	str	r3, [r7, #4]
 8008194:	e007      	b.n	80081a6 <clear_data_receive+0x1e>
	{
		data_receive[i]=0;
 8008196:	4a0a      	ldr	r2, [pc, #40]	; (80081c0 <clear_data_receive+0x38>)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	4413      	add	r3, r2
 800819c:	2200      	movs	r2, #0
 800819e:	701a      	strb	r2, [r3, #0]
	for(i=indeks;i>=0;i--)
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	3b01      	subs	r3, #1
 80081a4:	607b      	str	r3, [r7, #4]
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	daf4      	bge.n	8008196 <clear_data_receive+0xe>
	}
	indeks=0;
 80081ac:	4b03      	ldr	r3, [pc, #12]	; (80081bc <clear_data_receive+0x34>)
 80081ae:	2200      	movs	r2, #0
 80081b0:	601a      	str	r2, [r3, #0]
}
 80081b2:	bf00      	nop
 80081b4:	370c      	adds	r7, #12
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bc80      	pop	{r7}
 80081ba:	4770      	bx	lr
 80081bc:	20003d70 	.word	0x20003d70
 80081c0:	20001580 	.word	0x20001580

080081c4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b084      	sub	sp, #16
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80081cc:	4b11      	ldr	r3, [pc, #68]	; (8008214 <_sbrk+0x50>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d102      	bne.n	80081da <_sbrk+0x16>
		heap_end = &end;
 80081d4:	4b0f      	ldr	r3, [pc, #60]	; (8008214 <_sbrk+0x50>)
 80081d6:	4a10      	ldr	r2, [pc, #64]	; (8008218 <_sbrk+0x54>)
 80081d8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80081da:	4b0e      	ldr	r3, [pc, #56]	; (8008214 <_sbrk+0x50>)
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80081e0:	4b0c      	ldr	r3, [pc, #48]	; (8008214 <_sbrk+0x50>)
 80081e2:	681a      	ldr	r2, [r3, #0]
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	4413      	add	r3, r2
 80081e8:	466a      	mov	r2, sp
 80081ea:	4293      	cmp	r3, r2
 80081ec:	d907      	bls.n	80081fe <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80081ee:	f005 fd35 	bl	800dc5c <__errno>
 80081f2:	4602      	mov	r2, r0
 80081f4:	230c      	movs	r3, #12
 80081f6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80081f8:	f04f 33ff 	mov.w	r3, #4294967295
 80081fc:	e006      	b.n	800820c <_sbrk+0x48>
	}

	heap_end += incr;
 80081fe:	4b05      	ldr	r3, [pc, #20]	; (8008214 <_sbrk+0x50>)
 8008200:	681a      	ldr	r2, [r3, #0]
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	4413      	add	r3, r2
 8008206:	4a03      	ldr	r2, [pc, #12]	; (8008214 <_sbrk+0x50>)
 8008208:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800820a:	68fb      	ldr	r3, [r7, #12]
}
 800820c:	4618      	mov	r0, r3
 800820e:	3710      	adds	r7, #16
 8008210:	46bd      	mov	sp, r7
 8008212:	bd80      	pop	{r7, pc}
 8008214:	20000668 	.word	0x20000668
 8008218:	20003f20 	.word	0x20003f20

0800821c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800821c:	b480      	push	{r7}
 800821e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8008220:	4b12      	ldr	r3, [pc, #72]	; (800826c <SystemInit+0x50>)
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	4a11      	ldr	r2, [pc, #68]	; (800826c <SystemInit+0x50>)
 8008226:	f043 0301 	orr.w	r3, r3, #1
 800822a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800822c:	4b0f      	ldr	r3, [pc, #60]	; (800826c <SystemInit+0x50>)
 800822e:	2200      	movs	r2, #0
 8008230:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8008232:	4b0e      	ldr	r3, [pc, #56]	; (800826c <SystemInit+0x50>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	4a0d      	ldr	r2, [pc, #52]	; (800826c <SystemInit+0x50>)
 8008238:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800823c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008240:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8008242:	4b0a      	ldr	r3, [pc, #40]	; (800826c <SystemInit+0x50>)
 8008244:	4a0a      	ldr	r2, [pc, #40]	; (8008270 <SystemInit+0x54>)
 8008246:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8008248:	4b08      	ldr	r3, [pc, #32]	; (800826c <SystemInit+0x50>)
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	4a07      	ldr	r2, [pc, #28]	; (800826c <SystemInit+0x50>)
 800824e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008252:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8008254:	4b05      	ldr	r3, [pc, #20]	; (800826c <SystemInit+0x50>)
 8008256:	2200      	movs	r2, #0
 8008258:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800825a:	4b06      	ldr	r3, [pc, #24]	; (8008274 <SystemInit+0x58>)
 800825c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008260:	609a      	str	r2, [r3, #8]
#endif
}
 8008262:	bf00      	nop
 8008264:	46bd      	mov	sp, r7
 8008266:	bc80      	pop	{r7}
 8008268:	4770      	bx	lr
 800826a:	bf00      	nop
 800826c:	40023800 	.word	0x40023800
 8008270:	24003010 	.word	0x24003010
 8008274:	e000ed00 	.word	0xe000ed00

08008278 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b096      	sub	sp, #88	; 0x58
 800827c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800827e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8008282:	2200      	movs	r2, #0
 8008284:	601a      	str	r2, [r3, #0]
 8008286:	605a      	str	r2, [r3, #4]
 8008288:	609a      	str	r2, [r3, #8]
 800828a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800828c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008290:	2200      	movs	r2, #0
 8008292:	601a      	str	r2, [r3, #0]
 8008294:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008296:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800829a:	2200      	movs	r2, #0
 800829c:	601a      	str	r2, [r3, #0]
 800829e:	605a      	str	r2, [r3, #4]
 80082a0:	609a      	str	r2, [r3, #8]
 80082a2:	60da      	str	r2, [r3, #12]
 80082a4:	611a      	str	r2, [r3, #16]
 80082a6:	615a      	str	r2, [r3, #20]
 80082a8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80082aa:	1d3b      	adds	r3, r7, #4
 80082ac:	2220      	movs	r2, #32
 80082ae:	2100      	movs	r1, #0
 80082b0:	4618      	mov	r0, r3
 80082b2:	f005 fd37 	bl	800dd24 <memset>

  htim1.Instance = TIM1;
 80082b6:	4b3e      	ldr	r3, [pc, #248]	; (80083b0 <MX_TIM1_Init+0x138>)
 80082b8:	4a3e      	ldr	r2, [pc, #248]	; (80083b4 <MX_TIM1_Init+0x13c>)
 80082ba:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80082bc:	4b3c      	ldr	r3, [pc, #240]	; (80083b0 <MX_TIM1_Init+0x138>)
 80082be:	2200      	movs	r2, #0
 80082c0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80082c2:	4b3b      	ldr	r3, [pc, #236]	; (80083b0 <MX_TIM1_Init+0x138>)
 80082c4:	2200      	movs	r2, #0
 80082c6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 5999;
 80082c8:	4b39      	ldr	r3, [pc, #228]	; (80083b0 <MX_TIM1_Init+0x138>)
 80082ca:	f241 726f 	movw	r2, #5999	; 0x176f
 80082ce:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80082d0:	4b37      	ldr	r3, [pc, #220]	; (80083b0 <MX_TIM1_Init+0x138>)
 80082d2:	2200      	movs	r2, #0
 80082d4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80082d6:	4b36      	ldr	r3, [pc, #216]	; (80083b0 <MX_TIM1_Init+0x138>)
 80082d8:	2200      	movs	r2, #0
 80082da:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80082dc:	4b34      	ldr	r3, [pc, #208]	; (80083b0 <MX_TIM1_Init+0x138>)
 80082de:	2200      	movs	r2, #0
 80082e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80082e2:	4833      	ldr	r0, [pc, #204]	; (80083b0 <MX_TIM1_Init+0x138>)
 80082e4:	f003 ffe8 	bl	800c2b8 <HAL_TIM_Base_Init>
 80082e8:	4603      	mov	r3, r0
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d001      	beq.n	80082f2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80082ee:	f7fe fb91 	bl	8006a14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80082f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80082f6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80082f8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80082fc:	4619      	mov	r1, r3
 80082fe:	482c      	ldr	r0, [pc, #176]	; (80083b0 <MX_TIM1_Init+0x138>)
 8008300:	f004 fbe4 	bl	800cacc <HAL_TIM_ConfigClockSource>
 8008304:	4603      	mov	r3, r0
 8008306:	2b00      	cmp	r3, #0
 8008308:	d001      	beq.n	800830e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800830a:	f7fe fb83 	bl	8006a14 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800830e:	4828      	ldr	r0, [pc, #160]	; (80083b0 <MX_TIM1_Init+0x138>)
 8008310:	f004 f8f6 	bl	800c500 <HAL_TIM_PWM_Init>
 8008314:	4603      	mov	r3, r0
 8008316:	2b00      	cmp	r3, #0
 8008318:	d001      	beq.n	800831e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800831a:	f7fe fb7b 	bl	8006a14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800831e:	2300      	movs	r3, #0
 8008320:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008322:	2300      	movs	r3, #0
 8008324:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8008326:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800832a:	4619      	mov	r1, r3
 800832c:	4820      	ldr	r0, [pc, #128]	; (80083b0 <MX_TIM1_Init+0x138>)
 800832e:	f004 ffb5 	bl	800d29c <HAL_TIMEx_MasterConfigSynchronization>
 8008332:	4603      	mov	r3, r0
 8008334:	2b00      	cmp	r3, #0
 8008336:	d001      	beq.n	800833c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8008338:	f7fe fb6c 	bl	8006a14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800833c:	2360      	movs	r3, #96	; 0x60
 800833e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8008340:	2300      	movs	r3, #0
 8008342:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008344:	2300      	movs	r3, #0
 8008346:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8008348:	2300      	movs	r3, #0
 800834a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800834c:	2300      	movs	r3, #0
 800834e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8008350:	2300      	movs	r3, #0
 8008352:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8008354:	2300      	movs	r3, #0
 8008356:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008358:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800835c:	2200      	movs	r2, #0
 800835e:	4619      	mov	r1, r3
 8008360:	4813      	ldr	r0, [pc, #76]	; (80083b0 <MX_TIM1_Init+0x138>)
 8008362:	f004 faf5 	bl	800c950 <HAL_TIM_PWM_ConfigChannel>
 8008366:	4603      	mov	r3, r0
 8008368:	2b00      	cmp	r3, #0
 800836a:	d001      	beq.n	8008370 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800836c:	f7fe fb52 	bl	8006a14 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008370:	2300      	movs	r3, #0
 8008372:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8008374:	2300      	movs	r3, #0
 8008376:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8008378:	2300      	movs	r3, #0
 800837a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800837c:	2300      	movs	r3, #0
 800837e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8008380:	2300      	movs	r3, #0
 8008382:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008384:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008388:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800838a:	2300      	movs	r3, #0
 800838c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800838e:	1d3b      	adds	r3, r7, #4
 8008390:	4619      	mov	r1, r3
 8008392:	4807      	ldr	r0, [pc, #28]	; (80083b0 <MX_TIM1_Init+0x138>)
 8008394:	f004 fffc 	bl	800d390 <HAL_TIMEx_ConfigBreakDeadTime>
 8008398:	4603      	mov	r3, r0
 800839a:	2b00      	cmp	r3, #0
 800839c:	d001      	beq.n	80083a2 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 800839e:	f7fe fb39 	bl	8006a14 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 80083a2:	4803      	ldr	r0, [pc, #12]	; (80083b0 <MX_TIM1_Init+0x138>)
 80083a4:	f000 f968 	bl	8008678 <HAL_TIM_MspPostInit>

}
 80083a8:	bf00      	nop
 80083aa:	3758      	adds	r7, #88	; 0x58
 80083ac:	46bd      	mov	sp, r7
 80083ae:	bd80      	pop	{r7, pc}
 80083b0:	20003e08 	.word	0x20003e08
 80083b4:	40010000 	.word	0x40010000

080083b8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b086      	sub	sp, #24
 80083bc:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80083be:	f107 0308 	add.w	r3, r7, #8
 80083c2:	2200      	movs	r2, #0
 80083c4:	601a      	str	r2, [r3, #0]
 80083c6:	605a      	str	r2, [r3, #4]
 80083c8:	609a      	str	r2, [r3, #8]
 80083ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80083cc:	463b      	mov	r3, r7
 80083ce:	2200      	movs	r2, #0
 80083d0:	601a      	str	r2, [r3, #0]
 80083d2:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 80083d4:	4b1d      	ldr	r3, [pc, #116]	; (800844c <MX_TIM2_Init+0x94>)
 80083d6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80083da:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 59;
 80083dc:	4b1b      	ldr	r3, [pc, #108]	; (800844c <MX_TIM2_Init+0x94>)
 80083de:	223b      	movs	r2, #59	; 0x3b
 80083e0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80083e2:	4b1a      	ldr	r3, [pc, #104]	; (800844c <MX_TIM2_Init+0x94>)
 80083e4:	2200      	movs	r2, #0
 80083e6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80083e8:	4b18      	ldr	r3, [pc, #96]	; (800844c <MX_TIM2_Init+0x94>)
 80083ea:	f240 32e7 	movw	r2, #999	; 0x3e7
 80083ee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80083f0:	4b16      	ldr	r3, [pc, #88]	; (800844c <MX_TIM2_Init+0x94>)
 80083f2:	2200      	movs	r2, #0
 80083f4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80083f6:	4b15      	ldr	r3, [pc, #84]	; (800844c <MX_TIM2_Init+0x94>)
 80083f8:	2200      	movs	r2, #0
 80083fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80083fc:	4813      	ldr	r0, [pc, #76]	; (800844c <MX_TIM2_Init+0x94>)
 80083fe:	f003 ff5b 	bl	800c2b8 <HAL_TIM_Base_Init>
 8008402:	4603      	mov	r3, r0
 8008404:	2b00      	cmp	r3, #0
 8008406:	d001      	beq.n	800840c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8008408:	f7fe fb04 	bl	8006a14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800840c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008410:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8008412:	f107 0308 	add.w	r3, r7, #8
 8008416:	4619      	mov	r1, r3
 8008418:	480c      	ldr	r0, [pc, #48]	; (800844c <MX_TIM2_Init+0x94>)
 800841a:	f004 fb57 	bl	800cacc <HAL_TIM_ConfigClockSource>
 800841e:	4603      	mov	r3, r0
 8008420:	2b00      	cmp	r3, #0
 8008422:	d001      	beq.n	8008428 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8008424:	f7fe faf6 	bl	8006a14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008428:	2300      	movs	r3, #0
 800842a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800842c:	2300      	movs	r3, #0
 800842e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8008430:	463b      	mov	r3, r7
 8008432:	4619      	mov	r1, r3
 8008434:	4805      	ldr	r0, [pc, #20]	; (800844c <MX_TIM2_Init+0x94>)
 8008436:	f004 ff31 	bl	800d29c <HAL_TIMEx_MasterConfigSynchronization>
 800843a:	4603      	mov	r3, r0
 800843c:	2b00      	cmp	r3, #0
 800843e:	d001      	beq.n	8008444 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8008440:	f7fe fae8 	bl	8006a14 <Error_Handler>
  }

}
 8008444:	bf00      	nop
 8008446:	3718      	adds	r7, #24
 8008448:	46bd      	mov	sp, r7
 800844a:	bd80      	pop	{r7, pc}
 800844c:	20003e50 	.word	0x20003e50

08008450 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b086      	sub	sp, #24
 8008454:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008456:	f107 0308 	add.w	r3, r7, #8
 800845a:	2200      	movs	r2, #0
 800845c:	601a      	str	r2, [r3, #0]
 800845e:	605a      	str	r2, [r3, #4]
 8008460:	609a      	str	r2, [r3, #8]
 8008462:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008464:	463b      	mov	r3, r7
 8008466:	2200      	movs	r2, #0
 8008468:	601a      	str	r2, [r3, #0]
 800846a:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 800846c:	4b1d      	ldr	r3, [pc, #116]	; (80084e4 <MX_TIM3_Init+0x94>)
 800846e:	4a1e      	ldr	r2, [pc, #120]	; (80084e8 <MX_TIM3_Init+0x98>)
 8008470:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 599;
 8008472:	4b1c      	ldr	r3, [pc, #112]	; (80084e4 <MX_TIM3_Init+0x94>)
 8008474:	f240 2257 	movw	r2, #599	; 0x257
 8008478:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800847a:	4b1a      	ldr	r3, [pc, #104]	; (80084e4 <MX_TIM3_Init+0x94>)
 800847c:	2200      	movs	r2, #0
 800847e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8008480:	4b18      	ldr	r3, [pc, #96]	; (80084e4 <MX_TIM3_Init+0x94>)
 8008482:	f242 720f 	movw	r2, #9999	; 0x270f
 8008486:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008488:	4b16      	ldr	r3, [pc, #88]	; (80084e4 <MX_TIM3_Init+0x94>)
 800848a:	2200      	movs	r2, #0
 800848c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800848e:	4b15      	ldr	r3, [pc, #84]	; (80084e4 <MX_TIM3_Init+0x94>)
 8008490:	2200      	movs	r2, #0
 8008492:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8008494:	4813      	ldr	r0, [pc, #76]	; (80084e4 <MX_TIM3_Init+0x94>)
 8008496:	f003 ff0f 	bl	800c2b8 <HAL_TIM_Base_Init>
 800849a:	4603      	mov	r3, r0
 800849c:	2b00      	cmp	r3, #0
 800849e:	d001      	beq.n	80084a4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80084a0:	f7fe fab8 	bl	8006a14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80084a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80084a8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80084aa:	f107 0308 	add.w	r3, r7, #8
 80084ae:	4619      	mov	r1, r3
 80084b0:	480c      	ldr	r0, [pc, #48]	; (80084e4 <MX_TIM3_Init+0x94>)
 80084b2:	f004 fb0b 	bl	800cacc <HAL_TIM_ConfigClockSource>
 80084b6:	4603      	mov	r3, r0
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d001      	beq.n	80084c0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80084bc:	f7fe faaa 	bl	8006a14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80084c0:	2300      	movs	r3, #0
 80084c2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80084c4:	2300      	movs	r3, #0
 80084c6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80084c8:	463b      	mov	r3, r7
 80084ca:	4619      	mov	r1, r3
 80084cc:	4805      	ldr	r0, [pc, #20]	; (80084e4 <MX_TIM3_Init+0x94>)
 80084ce:	f004 fee5 	bl	800d29c <HAL_TIMEx_MasterConfigSynchronization>
 80084d2:	4603      	mov	r3, r0
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d001      	beq.n	80084dc <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80084d8:	f7fe fa9c 	bl	8006a14 <Error_Handler>
  }

}
 80084dc:	bf00      	nop
 80084de:	3718      	adds	r7, #24
 80084e0:	46bd      	mov	sp, r7
 80084e2:	bd80      	pop	{r7, pc}
 80084e4:	20003dc0 	.word	0x20003dc0
 80084e8:	40000400 	.word	0x40000400

080084ec <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80084ec:	b580      	push	{r7, lr}
 80084ee:	b086      	sub	sp, #24
 80084f0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80084f2:	f107 0308 	add.w	r3, r7, #8
 80084f6:	2200      	movs	r2, #0
 80084f8:	601a      	str	r2, [r3, #0]
 80084fa:	605a      	str	r2, [r3, #4]
 80084fc:	609a      	str	r2, [r3, #8]
 80084fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008500:	463b      	mov	r3, r7
 8008502:	2200      	movs	r2, #0
 8008504:	601a      	str	r2, [r3, #0]
 8008506:	605a      	str	r2, [r3, #4]

  htim4.Instance = TIM4;
 8008508:	4b1d      	ldr	r3, [pc, #116]	; (8008580 <MX_TIM4_Init+0x94>)
 800850a:	4a1e      	ldr	r2, [pc, #120]	; (8008584 <MX_TIM4_Init+0x98>)
 800850c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 4;
 800850e:	4b1c      	ldr	r3, [pc, #112]	; (8008580 <MX_TIM4_Init+0x94>)
 8008510:	2204      	movs	r2, #4
 8008512:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008514:	4b1a      	ldr	r3, [pc, #104]	; (8008580 <MX_TIM4_Init+0x94>)
 8008516:	2200      	movs	r2, #0
 8008518:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 5999;
 800851a:	4b19      	ldr	r3, [pc, #100]	; (8008580 <MX_TIM4_Init+0x94>)
 800851c:	f241 726f 	movw	r2, #5999	; 0x176f
 8008520:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008522:	4b17      	ldr	r3, [pc, #92]	; (8008580 <MX_TIM4_Init+0x94>)
 8008524:	2200      	movs	r2, #0
 8008526:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008528:	4b15      	ldr	r3, [pc, #84]	; (8008580 <MX_TIM4_Init+0x94>)
 800852a:	2200      	movs	r2, #0
 800852c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800852e:	4814      	ldr	r0, [pc, #80]	; (8008580 <MX_TIM4_Init+0x94>)
 8008530:	f003 fec2 	bl	800c2b8 <HAL_TIM_Base_Init>
 8008534:	4603      	mov	r3, r0
 8008536:	2b00      	cmp	r3, #0
 8008538:	d001      	beq.n	800853e <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800853a:	f7fe fa6b 	bl	8006a14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800853e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008542:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8008544:	f107 0308 	add.w	r3, r7, #8
 8008548:	4619      	mov	r1, r3
 800854a:	480d      	ldr	r0, [pc, #52]	; (8008580 <MX_TIM4_Init+0x94>)
 800854c:	f004 fabe 	bl	800cacc <HAL_TIM_ConfigClockSource>
 8008550:	4603      	mov	r3, r0
 8008552:	2b00      	cmp	r3, #0
 8008554:	d001      	beq.n	800855a <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8008556:	f7fe fa5d 	bl	8006a14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800855a:	2300      	movs	r3, #0
 800855c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800855e:	2300      	movs	r3, #0
 8008560:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8008562:	463b      	mov	r3, r7
 8008564:	4619      	mov	r1, r3
 8008566:	4806      	ldr	r0, [pc, #24]	; (8008580 <MX_TIM4_Init+0x94>)
 8008568:	f004 fe98 	bl	800d29c <HAL_TIMEx_MasterConfigSynchronization>
 800856c:	4603      	mov	r3, r0
 800856e:	2b00      	cmp	r3, #0
 8008570:	d001      	beq.n	8008576 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8008572:	f7fe fa4f 	bl	8006a14 <Error_Handler>
  }

}
 8008576:	bf00      	nop
 8008578:	3718      	adds	r7, #24
 800857a:	46bd      	mov	sp, r7
 800857c:	bd80      	pop	{r7, pc}
 800857e:	bf00      	nop
 8008580:	20003d78 	.word	0x20003d78
 8008584:	40000800 	.word	0x40000800

08008588 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b086      	sub	sp, #24
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	4a34      	ldr	r2, [pc, #208]	; (8008668 <HAL_TIM_Base_MspInit+0xe0>)
 8008596:	4293      	cmp	r3, r2
 8008598:	d10e      	bne.n	80085b8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800859a:	2300      	movs	r3, #0
 800859c:	617b      	str	r3, [r7, #20]
 800859e:	4b33      	ldr	r3, [pc, #204]	; (800866c <HAL_TIM_Base_MspInit+0xe4>)
 80085a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085a2:	4a32      	ldr	r2, [pc, #200]	; (800866c <HAL_TIM_Base_MspInit+0xe4>)
 80085a4:	f043 0301 	orr.w	r3, r3, #1
 80085a8:	6453      	str	r3, [r2, #68]	; 0x44
 80085aa:	4b30      	ldr	r3, [pc, #192]	; (800866c <HAL_TIM_Base_MspInit+0xe4>)
 80085ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085ae:	f003 0301 	and.w	r3, r3, #1
 80085b2:	617b      	str	r3, [r7, #20]
 80085b4:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80085b6:	e052      	b.n	800865e <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM2)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085c0:	d116      	bne.n	80085f0 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80085c2:	2300      	movs	r3, #0
 80085c4:	613b      	str	r3, [r7, #16]
 80085c6:	4b29      	ldr	r3, [pc, #164]	; (800866c <HAL_TIM_Base_MspInit+0xe4>)
 80085c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085ca:	4a28      	ldr	r2, [pc, #160]	; (800866c <HAL_TIM_Base_MspInit+0xe4>)
 80085cc:	f043 0301 	orr.w	r3, r3, #1
 80085d0:	6413      	str	r3, [r2, #64]	; 0x40
 80085d2:	4b26      	ldr	r3, [pc, #152]	; (800866c <HAL_TIM_Base_MspInit+0xe4>)
 80085d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085d6:	f003 0301 	and.w	r3, r3, #1
 80085da:	613b      	str	r3, [r7, #16]
 80085dc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80085de:	2200      	movs	r2, #0
 80085e0:	2100      	movs	r1, #0
 80085e2:	201c      	movs	r0, #28
 80085e4:	f001 fd53 	bl	800a08e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80085e8:	201c      	movs	r0, #28
 80085ea:	f001 fd6c 	bl	800a0c6 <HAL_NVIC_EnableIRQ>
}
 80085ee:	e036      	b.n	800865e <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM3)
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	4a1e      	ldr	r2, [pc, #120]	; (8008670 <HAL_TIM_Base_MspInit+0xe8>)
 80085f6:	4293      	cmp	r3, r2
 80085f8:	d116      	bne.n	8008628 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80085fa:	2300      	movs	r3, #0
 80085fc:	60fb      	str	r3, [r7, #12]
 80085fe:	4b1b      	ldr	r3, [pc, #108]	; (800866c <HAL_TIM_Base_MspInit+0xe4>)
 8008600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008602:	4a1a      	ldr	r2, [pc, #104]	; (800866c <HAL_TIM_Base_MspInit+0xe4>)
 8008604:	f043 0302 	orr.w	r3, r3, #2
 8008608:	6413      	str	r3, [r2, #64]	; 0x40
 800860a:	4b18      	ldr	r3, [pc, #96]	; (800866c <HAL_TIM_Base_MspInit+0xe4>)
 800860c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800860e:	f003 0302 	and.w	r3, r3, #2
 8008612:	60fb      	str	r3, [r7, #12]
 8008614:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8008616:	2200      	movs	r2, #0
 8008618:	2100      	movs	r1, #0
 800861a:	201d      	movs	r0, #29
 800861c:	f001 fd37 	bl	800a08e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8008620:	201d      	movs	r0, #29
 8008622:	f001 fd50 	bl	800a0c6 <HAL_NVIC_EnableIRQ>
}
 8008626:	e01a      	b.n	800865e <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM4)
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4a11      	ldr	r2, [pc, #68]	; (8008674 <HAL_TIM_Base_MspInit+0xec>)
 800862e:	4293      	cmp	r3, r2
 8008630:	d115      	bne.n	800865e <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8008632:	2300      	movs	r3, #0
 8008634:	60bb      	str	r3, [r7, #8]
 8008636:	4b0d      	ldr	r3, [pc, #52]	; (800866c <HAL_TIM_Base_MspInit+0xe4>)
 8008638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800863a:	4a0c      	ldr	r2, [pc, #48]	; (800866c <HAL_TIM_Base_MspInit+0xe4>)
 800863c:	f043 0304 	orr.w	r3, r3, #4
 8008640:	6413      	str	r3, [r2, #64]	; 0x40
 8008642:	4b0a      	ldr	r3, [pc, #40]	; (800866c <HAL_TIM_Base_MspInit+0xe4>)
 8008644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008646:	f003 0304 	and.w	r3, r3, #4
 800864a:	60bb      	str	r3, [r7, #8]
 800864c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800864e:	2200      	movs	r2, #0
 8008650:	2100      	movs	r1, #0
 8008652:	201e      	movs	r0, #30
 8008654:	f001 fd1b 	bl	800a08e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8008658:	201e      	movs	r0, #30
 800865a:	f001 fd34 	bl	800a0c6 <HAL_NVIC_EnableIRQ>
}
 800865e:	bf00      	nop
 8008660:	3718      	adds	r7, #24
 8008662:	46bd      	mov	sp, r7
 8008664:	bd80      	pop	{r7, pc}
 8008666:	bf00      	nop
 8008668:	40010000 	.word	0x40010000
 800866c:	40023800 	.word	0x40023800
 8008670:	40000400 	.word	0x40000400
 8008674:	40000800 	.word	0x40000800

08008678 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b088      	sub	sp, #32
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008680:	f107 030c 	add.w	r3, r7, #12
 8008684:	2200      	movs	r2, #0
 8008686:	601a      	str	r2, [r3, #0]
 8008688:	605a      	str	r2, [r3, #4]
 800868a:	609a      	str	r2, [r3, #8]
 800868c:	60da      	str	r2, [r3, #12]
 800868e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	4a12      	ldr	r2, [pc, #72]	; (80086e0 <HAL_TIM_MspPostInit+0x68>)
 8008696:	4293      	cmp	r3, r2
 8008698:	d11e      	bne.n	80086d8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800869a:	2300      	movs	r3, #0
 800869c:	60bb      	str	r3, [r7, #8]
 800869e:	4b11      	ldr	r3, [pc, #68]	; (80086e4 <HAL_TIM_MspPostInit+0x6c>)
 80086a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086a2:	4a10      	ldr	r2, [pc, #64]	; (80086e4 <HAL_TIM_MspPostInit+0x6c>)
 80086a4:	f043 0301 	orr.w	r3, r3, #1
 80086a8:	6313      	str	r3, [r2, #48]	; 0x30
 80086aa:	4b0e      	ldr	r3, [pc, #56]	; (80086e4 <HAL_TIM_MspPostInit+0x6c>)
 80086ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086ae:	f003 0301 	and.w	r3, r3, #1
 80086b2:	60bb      	str	r3, [r7, #8]
 80086b4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80086b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80086ba:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80086bc:	2302      	movs	r3, #2
 80086be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80086c0:	2300      	movs	r3, #0
 80086c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80086c4:	2303      	movs	r3, #3
 80086c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80086c8:	2301      	movs	r3, #1
 80086ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80086cc:	f107 030c 	add.w	r3, r7, #12
 80086d0:	4619      	mov	r1, r3
 80086d2:	4805      	ldr	r0, [pc, #20]	; (80086e8 <HAL_TIM_MspPostInit+0x70>)
 80086d4:	f002 f8a0 	bl	800a818 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80086d8:	bf00      	nop
 80086da:	3720      	adds	r7, #32
 80086dc:	46bd      	mov	sp, r7
 80086de:	bd80      	pop	{r7, pc}
 80086e0:	40010000 	.word	0x40010000
 80086e4:	40023800 	.word	0x40023800
 80086e8:	40020000 	.word	0x40020000

080086ec <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80086f0:	4b11      	ldr	r3, [pc, #68]	; (8008738 <MX_USART1_UART_Init+0x4c>)
 80086f2:	4a12      	ldr	r2, [pc, #72]	; (800873c <MX_USART1_UART_Init+0x50>)
 80086f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80086f6:	4b10      	ldr	r3, [pc, #64]	; (8008738 <MX_USART1_UART_Init+0x4c>)
 80086f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80086fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80086fe:	4b0e      	ldr	r3, [pc, #56]	; (8008738 <MX_USART1_UART_Init+0x4c>)
 8008700:	2200      	movs	r2, #0
 8008702:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8008704:	4b0c      	ldr	r3, [pc, #48]	; (8008738 <MX_USART1_UART_Init+0x4c>)
 8008706:	2200      	movs	r2, #0
 8008708:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800870a:	4b0b      	ldr	r3, [pc, #44]	; (8008738 <MX_USART1_UART_Init+0x4c>)
 800870c:	2200      	movs	r2, #0
 800870e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8008710:	4b09      	ldr	r3, [pc, #36]	; (8008738 <MX_USART1_UART_Init+0x4c>)
 8008712:	220c      	movs	r2, #12
 8008714:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008716:	4b08      	ldr	r3, [pc, #32]	; (8008738 <MX_USART1_UART_Init+0x4c>)
 8008718:	2200      	movs	r2, #0
 800871a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800871c:	4b06      	ldr	r3, [pc, #24]	; (8008738 <MX_USART1_UART_Init+0x4c>)
 800871e:	2200      	movs	r2, #0
 8008720:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8008722:	4805      	ldr	r0, [pc, #20]	; (8008738 <MX_USART1_UART_Init+0x4c>)
 8008724:	f004 fe97 	bl	800d456 <HAL_UART_Init>
 8008728:	4603      	mov	r3, r0
 800872a:	2b00      	cmp	r3, #0
 800872c:	d001      	beq.n	8008732 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800872e:	f7fe f971 	bl	8006a14 <Error_Handler>
  }

}
 8008732:	bf00      	nop
 8008734:	bd80      	pop	{r7, pc}
 8008736:	bf00      	nop
 8008738:	20003ed8 	.word	0x20003ed8
 800873c:	40011000 	.word	0x40011000

08008740 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8008740:	b580      	push	{r7, lr}
 8008742:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8008744:	4b11      	ldr	r3, [pc, #68]	; (800878c <MX_USART3_UART_Init+0x4c>)
 8008746:	4a12      	ldr	r2, [pc, #72]	; (8008790 <MX_USART3_UART_Init+0x50>)
 8008748:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800874a:	4b10      	ldr	r3, [pc, #64]	; (800878c <MX_USART3_UART_Init+0x4c>)
 800874c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8008750:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8008752:	4b0e      	ldr	r3, [pc, #56]	; (800878c <MX_USART3_UART_Init+0x4c>)
 8008754:	2200      	movs	r2, #0
 8008756:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8008758:	4b0c      	ldr	r3, [pc, #48]	; (800878c <MX_USART3_UART_Init+0x4c>)
 800875a:	2200      	movs	r2, #0
 800875c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800875e:	4b0b      	ldr	r3, [pc, #44]	; (800878c <MX_USART3_UART_Init+0x4c>)
 8008760:	2200      	movs	r2, #0
 8008762:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8008764:	4b09      	ldr	r3, [pc, #36]	; (800878c <MX_USART3_UART_Init+0x4c>)
 8008766:	220c      	movs	r2, #12
 8008768:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800876a:	4b08      	ldr	r3, [pc, #32]	; (800878c <MX_USART3_UART_Init+0x4c>)
 800876c:	2200      	movs	r2, #0
 800876e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8008770:	4b06      	ldr	r3, [pc, #24]	; (800878c <MX_USART3_UART_Init+0x4c>)
 8008772:	2200      	movs	r2, #0
 8008774:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8008776:	4805      	ldr	r0, [pc, #20]	; (800878c <MX_USART3_UART_Init+0x4c>)
 8008778:	f004 fe6d 	bl	800d456 <HAL_UART_Init>
 800877c:	4603      	mov	r3, r0
 800877e:	2b00      	cmp	r3, #0
 8008780:	d001      	beq.n	8008786 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8008782:	f7fe f947 	bl	8006a14 <Error_Handler>
  }

}
 8008786:	bf00      	nop
 8008788:	bd80      	pop	{r7, pc}
 800878a:	bf00      	nop
 800878c:	20003e98 	.word	0x20003e98
 8008790:	40004800 	.word	0x40004800

08008794 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b08c      	sub	sp, #48	; 0x30
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800879c:	f107 031c 	add.w	r3, r7, #28
 80087a0:	2200      	movs	r2, #0
 80087a2:	601a      	str	r2, [r3, #0]
 80087a4:	605a      	str	r2, [r3, #4]
 80087a6:	609a      	str	r2, [r3, #8]
 80087a8:	60da      	str	r2, [r3, #12]
 80087aa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4a3a      	ldr	r2, [pc, #232]	; (800889c <HAL_UART_MspInit+0x108>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d134      	bne.n	8008820 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80087b6:	2300      	movs	r3, #0
 80087b8:	61bb      	str	r3, [r7, #24]
 80087ba:	4b39      	ldr	r3, [pc, #228]	; (80088a0 <HAL_UART_MspInit+0x10c>)
 80087bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087be:	4a38      	ldr	r2, [pc, #224]	; (80088a0 <HAL_UART_MspInit+0x10c>)
 80087c0:	f043 0310 	orr.w	r3, r3, #16
 80087c4:	6453      	str	r3, [r2, #68]	; 0x44
 80087c6:	4b36      	ldr	r3, [pc, #216]	; (80088a0 <HAL_UART_MspInit+0x10c>)
 80087c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087ca:	f003 0310 	and.w	r3, r3, #16
 80087ce:	61bb      	str	r3, [r7, #24]
 80087d0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80087d2:	2300      	movs	r3, #0
 80087d4:	617b      	str	r3, [r7, #20]
 80087d6:	4b32      	ldr	r3, [pc, #200]	; (80088a0 <HAL_UART_MspInit+0x10c>)
 80087d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087da:	4a31      	ldr	r2, [pc, #196]	; (80088a0 <HAL_UART_MspInit+0x10c>)
 80087dc:	f043 0302 	orr.w	r3, r3, #2
 80087e0:	6313      	str	r3, [r2, #48]	; 0x30
 80087e2:	4b2f      	ldr	r3, [pc, #188]	; (80088a0 <HAL_UART_MspInit+0x10c>)
 80087e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087e6:	f003 0302 	and.w	r3, r3, #2
 80087ea:	617b      	str	r3, [r7, #20]
 80087ec:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80087ee:	23c0      	movs	r3, #192	; 0xc0
 80087f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80087f2:	2302      	movs	r3, #2
 80087f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80087f6:	2300      	movs	r3, #0
 80087f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80087fa:	2303      	movs	r3, #3
 80087fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80087fe:	2307      	movs	r3, #7
 8008800:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008802:	f107 031c 	add.w	r3, r7, #28
 8008806:	4619      	mov	r1, r3
 8008808:	4826      	ldr	r0, [pc, #152]	; (80088a4 <HAL_UART_MspInit+0x110>)
 800880a:	f002 f805 	bl	800a818 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 800880e:	2200      	movs	r2, #0
 8008810:	2101      	movs	r1, #1
 8008812:	2025      	movs	r0, #37	; 0x25
 8008814:	f001 fc3b 	bl	800a08e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8008818:	2025      	movs	r0, #37	; 0x25
 800881a:	f001 fc54 	bl	800a0c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800881e:	e039      	b.n	8008894 <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART3)
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	4a20      	ldr	r2, [pc, #128]	; (80088a8 <HAL_UART_MspInit+0x114>)
 8008826:	4293      	cmp	r3, r2
 8008828:	d134      	bne.n	8008894 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART3_CLK_ENABLE();
 800882a:	2300      	movs	r3, #0
 800882c:	613b      	str	r3, [r7, #16]
 800882e:	4b1c      	ldr	r3, [pc, #112]	; (80088a0 <HAL_UART_MspInit+0x10c>)
 8008830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008832:	4a1b      	ldr	r2, [pc, #108]	; (80088a0 <HAL_UART_MspInit+0x10c>)
 8008834:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008838:	6413      	str	r3, [r2, #64]	; 0x40
 800883a:	4b19      	ldr	r3, [pc, #100]	; (80088a0 <HAL_UART_MspInit+0x10c>)
 800883c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800883e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008842:	613b      	str	r3, [r7, #16]
 8008844:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008846:	2300      	movs	r3, #0
 8008848:	60fb      	str	r3, [r7, #12]
 800884a:	4b15      	ldr	r3, [pc, #84]	; (80088a0 <HAL_UART_MspInit+0x10c>)
 800884c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800884e:	4a14      	ldr	r2, [pc, #80]	; (80088a0 <HAL_UART_MspInit+0x10c>)
 8008850:	f043 0304 	orr.w	r3, r3, #4
 8008854:	6313      	str	r3, [r2, #48]	; 0x30
 8008856:	4b12      	ldr	r3, [pc, #72]	; (80088a0 <HAL_UART_MspInit+0x10c>)
 8008858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800885a:	f003 0304 	and.w	r3, r3, #4
 800885e:	60fb      	str	r3, [r7, #12]
 8008860:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8008862:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8008866:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008868:	2302      	movs	r3, #2
 800886a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800886c:	2300      	movs	r3, #0
 800886e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008870:	2303      	movs	r3, #3
 8008872:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8008874:	2307      	movs	r3, #7
 8008876:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008878:	f107 031c 	add.w	r3, r7, #28
 800887c:	4619      	mov	r1, r3
 800887e:	480b      	ldr	r0, [pc, #44]	; (80088ac <HAL_UART_MspInit+0x118>)
 8008880:	f001 ffca 	bl	800a818 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8008884:	2200      	movs	r2, #0
 8008886:	2101      	movs	r1, #1
 8008888:	2027      	movs	r0, #39	; 0x27
 800888a:	f001 fc00 	bl	800a08e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800888e:	2027      	movs	r0, #39	; 0x27
 8008890:	f001 fc19 	bl	800a0c6 <HAL_NVIC_EnableIRQ>
}
 8008894:	bf00      	nop
 8008896:	3730      	adds	r7, #48	; 0x30
 8008898:	46bd      	mov	sp, r7
 800889a:	bd80      	pop	{r7, pc}
 800889c:	40011000 	.word	0x40011000
 80088a0:	40023800 	.word	0x40023800
 80088a4:	40020400 	.word	0x40020400
 80088a8:	40004800 	.word	0x40004800
 80088ac:	40020800 	.word	0x40020800

080088b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80088b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80088e8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 80088b4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80088b6:	e003      	b.n	80088c0 <LoopCopyDataInit>

080088b8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80088b8:	4b0c      	ldr	r3, [pc, #48]	; (80088ec <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80088ba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80088bc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80088be:	3104      	adds	r1, #4

080088c0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80088c0:	480b      	ldr	r0, [pc, #44]	; (80088f0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80088c2:	4b0c      	ldr	r3, [pc, #48]	; (80088f4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80088c4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80088c6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80088c8:	d3f6      	bcc.n	80088b8 <CopyDataInit>
  ldr  r2, =_sbss
 80088ca:	4a0b      	ldr	r2, [pc, #44]	; (80088f8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80088cc:	e002      	b.n	80088d4 <LoopFillZerobss>

080088ce <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 80088ce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80088d0:	f842 3b04 	str.w	r3, [r2], #4

080088d4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80088d4:	4b09      	ldr	r3, [pc, #36]	; (80088fc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80088d6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80088d8:	d3f9      	bcc.n	80088ce <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80088da:	f7ff fc9f 	bl	800821c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80088de:	f005 f9c3 	bl	800dc68 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80088e2:	f7fd fcb7 	bl	8006254 <main>
  bx  lr    
 80088e6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80088e8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80088ec:	08010ed4 	.word	0x08010ed4
  ldr  r0, =_sdata
 80088f0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80088f4:	20000234 	.word	0x20000234
  ldr  r2, =_sbss
 80088f8:	20000234 	.word	0x20000234
  ldr  r3, = _ebss
 80088fc:	20003f20 	.word	0x20003f20

08008900 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008900:	e7fe      	b.n	8008900 <ADC_IRQHandler>
	...

08008904 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008904:	b580      	push	{r7, lr}
 8008906:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8008908:	4b0e      	ldr	r3, [pc, #56]	; (8008944 <HAL_Init+0x40>)
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	4a0d      	ldr	r2, [pc, #52]	; (8008944 <HAL_Init+0x40>)
 800890e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008912:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8008914:	4b0b      	ldr	r3, [pc, #44]	; (8008944 <HAL_Init+0x40>)
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	4a0a      	ldr	r2, [pc, #40]	; (8008944 <HAL_Init+0x40>)
 800891a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800891e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008920:	4b08      	ldr	r3, [pc, #32]	; (8008944 <HAL_Init+0x40>)
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	4a07      	ldr	r2, [pc, #28]	; (8008944 <HAL_Init+0x40>)
 8008926:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800892a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800892c:	2003      	movs	r0, #3
 800892e:	f001 fba3 	bl	800a078 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8008932:	2000      	movs	r0, #0
 8008934:	f000 f808 	bl	8008948 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8008938:	f7fe fb1c 	bl	8006f74 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800893c:	2300      	movs	r3, #0
}
 800893e:	4618      	mov	r0, r3
 8008940:	bd80      	pop	{r7, pc}
 8008942:	bf00      	nop
 8008944:	40023c00 	.word	0x40023c00

08008948 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b082      	sub	sp, #8
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8008950:	4b12      	ldr	r3, [pc, #72]	; (800899c <HAL_InitTick+0x54>)
 8008952:	681a      	ldr	r2, [r3, #0]
 8008954:	4b12      	ldr	r3, [pc, #72]	; (80089a0 <HAL_InitTick+0x58>)
 8008956:	781b      	ldrb	r3, [r3, #0]
 8008958:	4619      	mov	r1, r3
 800895a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800895e:	fbb3 f3f1 	udiv	r3, r3, r1
 8008962:	fbb2 f3f3 	udiv	r3, r2, r3
 8008966:	4618      	mov	r0, r3
 8008968:	f001 fbbb 	bl	800a0e2 <HAL_SYSTICK_Config>
 800896c:	4603      	mov	r3, r0
 800896e:	2b00      	cmp	r3, #0
 8008970:	d001      	beq.n	8008976 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8008972:	2301      	movs	r3, #1
 8008974:	e00e      	b.n	8008994 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2b0f      	cmp	r3, #15
 800897a:	d80a      	bhi.n	8008992 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800897c:	2200      	movs	r2, #0
 800897e:	6879      	ldr	r1, [r7, #4]
 8008980:	f04f 30ff 	mov.w	r0, #4294967295
 8008984:	f001 fb83 	bl	800a08e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8008988:	4a06      	ldr	r2, [pc, #24]	; (80089a4 <HAL_InitTick+0x5c>)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800898e:	2300      	movs	r3, #0
 8008990:	e000      	b.n	8008994 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8008992:	2301      	movs	r3, #1
}
 8008994:	4618      	mov	r0, r3
 8008996:	3708      	adds	r7, #8
 8008998:	46bd      	mov	sp, r7
 800899a:	bd80      	pop	{r7, pc}
 800899c:	20000054 	.word	0x20000054
 80089a0:	2000005c 	.word	0x2000005c
 80089a4:	20000058 	.word	0x20000058

080089a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80089a8:	b480      	push	{r7}
 80089aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80089ac:	4b05      	ldr	r3, [pc, #20]	; (80089c4 <HAL_IncTick+0x1c>)
 80089ae:	781b      	ldrb	r3, [r3, #0]
 80089b0:	461a      	mov	r2, r3
 80089b2:	4b05      	ldr	r3, [pc, #20]	; (80089c8 <HAL_IncTick+0x20>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	4413      	add	r3, r2
 80089b8:	4a03      	ldr	r2, [pc, #12]	; (80089c8 <HAL_IncTick+0x20>)
 80089ba:	6013      	str	r3, [r2, #0]
}
 80089bc:	bf00      	nop
 80089be:	46bd      	mov	sp, r7
 80089c0:	bc80      	pop	{r7}
 80089c2:	4770      	bx	lr
 80089c4:	2000005c 	.word	0x2000005c
 80089c8:	20003f18 	.word	0x20003f18

080089cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80089cc:	b480      	push	{r7}
 80089ce:	af00      	add	r7, sp, #0
  return uwTick;
 80089d0:	4b02      	ldr	r3, [pc, #8]	; (80089dc <HAL_GetTick+0x10>)
 80089d2:	681b      	ldr	r3, [r3, #0]
}
 80089d4:	4618      	mov	r0, r3
 80089d6:	46bd      	mov	sp, r7
 80089d8:	bc80      	pop	{r7}
 80089da:	4770      	bx	lr
 80089dc:	20003f18 	.word	0x20003f18

080089e0 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b084      	sub	sp, #16
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80089e8:	f7ff fff0 	bl	80089cc <HAL_GetTick>
 80089ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089f8:	d005      	beq.n	8008a06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80089fa:	4b09      	ldr	r3, [pc, #36]	; (8008a20 <HAL_Delay+0x40>)
 80089fc:	781b      	ldrb	r3, [r3, #0]
 80089fe:	461a      	mov	r2, r3
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	4413      	add	r3, r2
 8008a04:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008a06:	bf00      	nop
 8008a08:	f7ff ffe0 	bl	80089cc <HAL_GetTick>
 8008a0c:	4602      	mov	r2, r0
 8008a0e:	68bb      	ldr	r3, [r7, #8]
 8008a10:	1ad3      	subs	r3, r2, r3
 8008a12:	68fa      	ldr	r2, [r7, #12]
 8008a14:	429a      	cmp	r2, r3
 8008a16:	d8f7      	bhi.n	8008a08 <HAL_Delay+0x28>
  {
  }
}
 8008a18:	bf00      	nop
 8008a1a:	3710      	adds	r7, #16
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	bd80      	pop	{r7, pc}
 8008a20:	2000005c 	.word	0x2000005c

08008a24 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b084      	sub	sp, #16
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d101      	bne.n	8008a3a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8008a36:	2301      	movs	r3, #1
 8008a38:	e033      	b.n	8008aa2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d109      	bne.n	8008a56 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f7fc fdfc 	bl	8005640 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2200      	movs	r2, #0
 8008a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a5a:	f003 0310 	and.w	r3, r3, #16
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d118      	bne.n	8008a94 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a66:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8008a6a:	f023 0302 	bic.w	r3, r3, #2
 8008a6e:	f043 0202 	orr.w	r2, r3, #2
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f000 fa28 	bl	8008ecc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2200      	movs	r2, #0
 8008a80:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a86:	f023 0303 	bic.w	r3, r3, #3
 8008a8a:	f043 0201 	orr.w	r2, r3, #1
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	641a      	str	r2, [r3, #64]	; 0x40
 8008a92:	e001      	b.n	8008a98 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8008a94:	2301      	movs	r3, #1
 8008a96:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8008aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	3710      	adds	r7, #16
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	bd80      	pop	{r7, pc}
	...

08008aac <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b086      	sub	sp, #24
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	60f8      	str	r0, [r7, #12]
 8008ab4:	60b9      	str	r1, [r7, #8]
 8008ab6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8008ab8:	2300      	movs	r3, #0
 8008aba:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ac2:	2b01      	cmp	r3, #1
 8008ac4:	d101      	bne.n	8008aca <HAL_ADC_Start_DMA+0x1e>
 8008ac6:	2302      	movs	r3, #2
 8008ac8:	e0bc      	b.n	8008c44 <HAL_ADC_Start_DMA+0x198>
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	2201      	movs	r2, #1
 8008ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	689b      	ldr	r3, [r3, #8]
 8008ad8:	f003 0301 	and.w	r3, r3, #1
 8008adc:	2b01      	cmp	r3, #1
 8008ade:	d018      	beq.n	8008b12 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	689a      	ldr	r2, [r3, #8]
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f042 0201 	orr.w	r2, r2, #1
 8008aee:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8008af0:	4b56      	ldr	r3, [pc, #344]	; (8008c4c <HAL_ADC_Start_DMA+0x1a0>)
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	4a56      	ldr	r2, [pc, #344]	; (8008c50 <HAL_ADC_Start_DMA+0x1a4>)
 8008af6:	fba2 2303 	umull	r2, r3, r2, r3
 8008afa:	0c9a      	lsrs	r2, r3, #18
 8008afc:	4613      	mov	r3, r2
 8008afe:	005b      	lsls	r3, r3, #1
 8008b00:	4413      	add	r3, r2
 8008b02:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 8008b04:	e002      	b.n	8008b0c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8008b06:	697b      	ldr	r3, [r7, #20]
 8008b08:	3b01      	subs	r3, #1
 8008b0a:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 8008b0c:	697b      	ldr	r3, [r7, #20]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d1f9      	bne.n	8008b06 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	689b      	ldr	r3, [r3, #8]
 8008b18:	f003 0301 	and.w	r3, r3, #1
 8008b1c:	2b01      	cmp	r3, #1
 8008b1e:	f040 8084 	bne.w	8008c2a <HAL_ADC_Start_DMA+0x17e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b26:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8008b2a:	f023 0301 	bic.w	r3, r3, #1
 8008b2e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	685b      	ldr	r3, [r3, #4]
 8008b3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d007      	beq.n	8008b54 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b48:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8008b4c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008b5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b60:	d106      	bne.n	8008b70 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b66:	f023 0206 	bic.w	r2, r3, #6
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	645a      	str	r2, [r3, #68]	; 0x44
 8008b6e:	e002      	b.n	8008b76 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	2200      	movs	r2, #0
 8008b74:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b82:	4a34      	ldr	r2, [pc, #208]	; (8008c54 <HAL_ADC_Start_DMA+0x1a8>)
 8008b84:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b8a:	4a33      	ldr	r2, [pc, #204]	; (8008c58 <HAL_ADC_Start_DMA+0x1ac>)
 8008b8c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b92:	4a32      	ldr	r2, [pc, #200]	; (8008c5c <HAL_ADC_Start_DMA+0x1b0>)
 8008b94:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8008b9e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	685a      	ldr	r2, [r3, #4]
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8008bae:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	689a      	ldr	r2, [r3, #8]
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008bbe:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	334c      	adds	r3, #76	; 0x4c
 8008bca:	4619      	mov	r1, r3
 8008bcc:	68ba      	ldr	r2, [r7, #8]
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	f001 fb42 	bl	800a258 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8008bd4:	4b22      	ldr	r3, [pc, #136]	; (8008c60 <HAL_ADC_Start_DMA+0x1b4>)
 8008bd6:	685b      	ldr	r3, [r3, #4]
 8008bd8:	f003 031f 	and.w	r3, r3, #31
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d10f      	bne.n	8008c00 <HAL_ADC_Start_DMA+0x154>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	689b      	ldr	r3, [r3, #8]
 8008be6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d129      	bne.n	8008c42 <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	689a      	ldr	r2, [r3, #8]
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8008bfc:	609a      	str	r2, [r3, #8]
 8008bfe:	e020      	b.n	8008c42 <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	4a17      	ldr	r2, [pc, #92]	; (8008c64 <HAL_ADC_Start_DMA+0x1b8>)
 8008c06:	4293      	cmp	r3, r2
 8008c08:	d11b      	bne.n	8008c42 <HAL_ADC_Start_DMA+0x196>
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	689b      	ldr	r3, [r3, #8]
 8008c10:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d114      	bne.n	8008c42 <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	689a      	ldr	r2, [r3, #8]
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8008c26:	609a      	str	r2, [r3, #8]
 8008c28:	e00b      	b.n	8008c42 <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c2e:	f043 0210 	orr.w	r2, r3, #16
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c3a:	f043 0201 	orr.w	r2, r3, #1
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8008c42:	2300      	movs	r3, #0
}
 8008c44:	4618      	mov	r0, r3
 8008c46:	3718      	adds	r7, #24
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	bd80      	pop	{r7, pc}
 8008c4c:	20000054 	.word	0x20000054
 8008c50:	431bde83 	.word	0x431bde83
 8008c54:	080090d9 	.word	0x080090d9
 8008c58:	08009193 	.word	0x08009193
 8008c5c:	080091af 	.word	0x080091af
 8008c60:	40012300 	.word	0x40012300
 8008c64:	40012000 	.word	0x40012000

08008c68 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8008c68:	b480      	push	{r7}
 8008c6a:	b083      	sub	sp, #12
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8008c70:	bf00      	nop
 8008c72:	370c      	adds	r7, #12
 8008c74:	46bd      	mov	sp, r7
 8008c76:	bc80      	pop	{r7}
 8008c78:	4770      	bx	lr

08008c7a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8008c7a:	b480      	push	{r7}
 8008c7c:	b083      	sub	sp, #12
 8008c7e:	af00      	add	r7, sp, #0
 8008c80:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8008c82:	bf00      	nop
 8008c84:	370c      	adds	r7, #12
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bc80      	pop	{r7}
 8008c8a:	4770      	bx	lr

08008c8c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	b085      	sub	sp, #20
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
 8008c94:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8008c96:	2300      	movs	r3, #0
 8008c98:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ca0:	2b01      	cmp	r3, #1
 8008ca2:	d101      	bne.n	8008ca8 <HAL_ADC_ConfigChannel+0x1c>
 8008ca4:	2302      	movs	r3, #2
 8008ca6:	e103      	b.n	8008eb0 <HAL_ADC_ConfigChannel+0x224>
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2201      	movs	r2, #1
 8008cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	2b09      	cmp	r3, #9
 8008cb6:	d925      	bls.n	8008d04 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	68d9      	ldr	r1, [r3, #12]
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	b29b      	uxth	r3, r3
 8008cc4:	461a      	mov	r2, r3
 8008cc6:	4613      	mov	r3, r2
 8008cc8:	005b      	lsls	r3, r3, #1
 8008cca:	4413      	add	r3, r2
 8008ccc:	3b1e      	subs	r3, #30
 8008cce:	2207      	movs	r2, #7
 8008cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8008cd4:	43da      	mvns	r2, r3
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	400a      	ands	r2, r1
 8008cdc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	68d9      	ldr	r1, [r3, #12]
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	689a      	ldr	r2, [r3, #8]
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	b29b      	uxth	r3, r3
 8008cee:	4618      	mov	r0, r3
 8008cf0:	4603      	mov	r3, r0
 8008cf2:	005b      	lsls	r3, r3, #1
 8008cf4:	4403      	add	r3, r0
 8008cf6:	3b1e      	subs	r3, #30
 8008cf8:	409a      	lsls	r2, r3
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	430a      	orrs	r2, r1
 8008d00:	60da      	str	r2, [r3, #12]
 8008d02:	e022      	b.n	8008d4a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	6919      	ldr	r1, [r3, #16]
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	b29b      	uxth	r3, r3
 8008d10:	461a      	mov	r2, r3
 8008d12:	4613      	mov	r3, r2
 8008d14:	005b      	lsls	r3, r3, #1
 8008d16:	4413      	add	r3, r2
 8008d18:	2207      	movs	r2, #7
 8008d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8008d1e:	43da      	mvns	r2, r3
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	400a      	ands	r2, r1
 8008d26:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	6919      	ldr	r1, [r3, #16]
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	689a      	ldr	r2, [r3, #8]
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	b29b      	uxth	r3, r3
 8008d38:	4618      	mov	r0, r3
 8008d3a:	4603      	mov	r3, r0
 8008d3c:	005b      	lsls	r3, r3, #1
 8008d3e:	4403      	add	r3, r0
 8008d40:	409a      	lsls	r2, r3
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	430a      	orrs	r2, r1
 8008d48:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	685b      	ldr	r3, [r3, #4]
 8008d4e:	2b06      	cmp	r3, #6
 8008d50:	d824      	bhi.n	8008d9c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	685a      	ldr	r2, [r3, #4]
 8008d5c:	4613      	mov	r3, r2
 8008d5e:	009b      	lsls	r3, r3, #2
 8008d60:	4413      	add	r3, r2
 8008d62:	3b05      	subs	r3, #5
 8008d64:	221f      	movs	r2, #31
 8008d66:	fa02 f303 	lsl.w	r3, r2, r3
 8008d6a:	43da      	mvns	r2, r3
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	400a      	ands	r2, r1
 8008d72:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	b29b      	uxth	r3, r3
 8008d80:	4618      	mov	r0, r3
 8008d82:	683b      	ldr	r3, [r7, #0]
 8008d84:	685a      	ldr	r2, [r3, #4]
 8008d86:	4613      	mov	r3, r2
 8008d88:	009b      	lsls	r3, r3, #2
 8008d8a:	4413      	add	r3, r2
 8008d8c:	3b05      	subs	r3, #5
 8008d8e:	fa00 f203 	lsl.w	r2, r0, r3
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	430a      	orrs	r2, r1
 8008d98:	635a      	str	r2, [r3, #52]	; 0x34
 8008d9a:	e04c      	b.n	8008e36 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8008d9c:	683b      	ldr	r3, [r7, #0]
 8008d9e:	685b      	ldr	r3, [r3, #4]
 8008da0:	2b0c      	cmp	r3, #12
 8008da2:	d824      	bhi.n	8008dee <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008daa:	683b      	ldr	r3, [r7, #0]
 8008dac:	685a      	ldr	r2, [r3, #4]
 8008dae:	4613      	mov	r3, r2
 8008db0:	009b      	lsls	r3, r3, #2
 8008db2:	4413      	add	r3, r2
 8008db4:	3b23      	subs	r3, #35	; 0x23
 8008db6:	221f      	movs	r2, #31
 8008db8:	fa02 f303 	lsl.w	r3, r2, r3
 8008dbc:	43da      	mvns	r2, r3
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	400a      	ands	r2, r1
 8008dc4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	b29b      	uxth	r3, r3
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	685a      	ldr	r2, [r3, #4]
 8008dd8:	4613      	mov	r3, r2
 8008dda:	009b      	lsls	r3, r3, #2
 8008ddc:	4413      	add	r3, r2
 8008dde:	3b23      	subs	r3, #35	; 0x23
 8008de0:	fa00 f203 	lsl.w	r2, r0, r3
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	430a      	orrs	r2, r1
 8008dea:	631a      	str	r2, [r3, #48]	; 0x30
 8008dec:	e023      	b.n	8008e36 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	685a      	ldr	r2, [r3, #4]
 8008df8:	4613      	mov	r3, r2
 8008dfa:	009b      	lsls	r3, r3, #2
 8008dfc:	4413      	add	r3, r2
 8008dfe:	3b41      	subs	r3, #65	; 0x41
 8008e00:	221f      	movs	r2, #31
 8008e02:	fa02 f303 	lsl.w	r3, r2, r3
 8008e06:	43da      	mvns	r2, r3
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	400a      	ands	r2, r1
 8008e0e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	b29b      	uxth	r3, r3
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	685a      	ldr	r2, [r3, #4]
 8008e22:	4613      	mov	r3, r2
 8008e24:	009b      	lsls	r3, r3, #2
 8008e26:	4413      	add	r3, r2
 8008e28:	3b41      	subs	r3, #65	; 0x41
 8008e2a:	fa00 f203 	lsl.w	r2, r0, r3
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	430a      	orrs	r2, r1
 8008e34:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	4a20      	ldr	r2, [pc, #128]	; (8008ebc <HAL_ADC_ConfigChannel+0x230>)
 8008e3c:	4293      	cmp	r3, r2
 8008e3e:	d109      	bne.n	8008e54 <HAL_ADC_ConfigChannel+0x1c8>
 8008e40:	683b      	ldr	r3, [r7, #0]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	2b12      	cmp	r3, #18
 8008e46:	d105      	bne.n	8008e54 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8008e48:	4b1d      	ldr	r3, [pc, #116]	; (8008ec0 <HAL_ADC_ConfigChannel+0x234>)
 8008e4a:	685b      	ldr	r3, [r3, #4]
 8008e4c:	4a1c      	ldr	r2, [pc, #112]	; (8008ec0 <HAL_ADC_ConfigChannel+0x234>)
 8008e4e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008e52:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	4a18      	ldr	r2, [pc, #96]	; (8008ebc <HAL_ADC_ConfigChannel+0x230>)
 8008e5a:	4293      	cmp	r3, r2
 8008e5c:	d123      	bne.n	8008ea6 <HAL_ADC_ConfigChannel+0x21a>
 8008e5e:	683b      	ldr	r3, [r7, #0]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	2b10      	cmp	r3, #16
 8008e64:	d003      	beq.n	8008e6e <HAL_ADC_ConfigChannel+0x1e2>
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	2b11      	cmp	r3, #17
 8008e6c:	d11b      	bne.n	8008ea6 <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8008e6e:	4b14      	ldr	r3, [pc, #80]	; (8008ec0 <HAL_ADC_ConfigChannel+0x234>)
 8008e70:	685b      	ldr	r3, [r3, #4]
 8008e72:	4a13      	ldr	r2, [pc, #76]	; (8008ec0 <HAL_ADC_ConfigChannel+0x234>)
 8008e74:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008e78:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8008e7a:	683b      	ldr	r3, [r7, #0]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	2b10      	cmp	r3, #16
 8008e80:	d111      	bne.n	8008ea6 <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8008e82:	4b10      	ldr	r3, [pc, #64]	; (8008ec4 <HAL_ADC_ConfigChannel+0x238>)
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	4a10      	ldr	r2, [pc, #64]	; (8008ec8 <HAL_ADC_ConfigChannel+0x23c>)
 8008e88:	fba2 2303 	umull	r2, r3, r2, r3
 8008e8c:	0c9a      	lsrs	r2, r3, #18
 8008e8e:	4613      	mov	r3, r2
 8008e90:	009b      	lsls	r3, r3, #2
 8008e92:	4413      	add	r3, r2
 8008e94:	005b      	lsls	r3, r3, #1
 8008e96:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8008e98:	e002      	b.n	8008ea0 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	3b01      	subs	r3, #1
 8008e9e:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d1f9      	bne.n	8008e9a <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8008eae:	2300      	movs	r3, #0
}
 8008eb0:	4618      	mov	r0, r3
 8008eb2:	3714      	adds	r7, #20
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	bc80      	pop	{r7}
 8008eb8:	4770      	bx	lr
 8008eba:	bf00      	nop
 8008ebc:	40012000 	.word	0x40012000
 8008ec0:	40012300 	.word	0x40012300
 8008ec4:	20000054 	.word	0x20000054
 8008ec8:	431bde83 	.word	0x431bde83

08008ecc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8008ecc:	b480      	push	{r7}
 8008ece:	b085      	sub	sp, #20
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8008ed4:	4b7e      	ldr	r3, [pc, #504]	; (80090d0 <ADC_Init+0x204>)
 8008ed6:	685b      	ldr	r3, [r3, #4]
 8008ed8:	4a7d      	ldr	r2, [pc, #500]	; (80090d0 <ADC_Init+0x204>)
 8008eda:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8008ede:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8008ee0:	4b7b      	ldr	r3, [pc, #492]	; (80090d0 <ADC_Init+0x204>)
 8008ee2:	685a      	ldr	r2, [r3, #4]
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	685b      	ldr	r3, [r3, #4]
 8008ee8:	4979      	ldr	r1, [pc, #484]	; (80090d0 <ADC_Init+0x204>)
 8008eea:	4313      	orrs	r3, r2
 8008eec:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	685a      	ldr	r2, [r3, #4]
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008efc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	6859      	ldr	r1, [r3, #4]
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	691b      	ldr	r3, [r3, #16]
 8008f08:	021a      	lsls	r2, r3, #8
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	430a      	orrs	r2, r1
 8008f10:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	685a      	ldr	r2, [r3, #4]
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8008f20:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	6859      	ldr	r1, [r3, #4]
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	689a      	ldr	r2, [r3, #8]
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	430a      	orrs	r2, r1
 8008f32:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	689a      	ldr	r2, [r3, #8]
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008f42:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	6899      	ldr	r1, [r3, #8]
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	68da      	ldr	r2, [r3, #12]
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	430a      	orrs	r2, r1
 8008f54:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f5a:	4a5e      	ldr	r2, [pc, #376]	; (80090d4 <ADC_Init+0x208>)
 8008f5c:	4293      	cmp	r3, r2
 8008f5e:	d022      	beq.n	8008fa6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	689a      	ldr	r2, [r3, #8]
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008f6e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	6899      	ldr	r1, [r3, #8]
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	430a      	orrs	r2, r1
 8008f80:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	689a      	ldr	r2, [r3, #8]
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8008f90:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	6899      	ldr	r1, [r3, #8]
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	430a      	orrs	r2, r1
 8008fa2:	609a      	str	r2, [r3, #8]
 8008fa4:	e00f      	b.n	8008fc6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	689a      	ldr	r2, [r3, #8]
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008fb4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	689a      	ldr	r2, [r3, #8]
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8008fc4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	689a      	ldr	r2, [r3, #8]
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f022 0202 	bic.w	r2, r2, #2
 8008fd4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	6899      	ldr	r1, [r3, #8]
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	7e1b      	ldrb	r3, [r3, #24]
 8008fe0:	005a      	lsls	r2, r3, #1
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	430a      	orrs	r2, r1
 8008fe8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d027      	beq.n	8009044 <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	685a      	ldr	r2, [r3, #4]
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009002:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	685a      	ldr	r2, [r3, #4]
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8009012:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009018:	3b01      	subs	r3, #1
 800901a:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 800901e:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009020:	68fa      	ldr	r2, [r7, #12]
 8009022:	fa92 f2a2 	rbit	r2, r2
 8009026:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8009028:	68ba      	ldr	r2, [r7, #8]
 800902a:	fab2 f282 	clz	r2, r2
 800902e:	b2d2      	uxtb	r2, r2
 8009030:	fa03 f102 	lsl.w	r1, r3, r2
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	685a      	ldr	r2, [r3, #4]
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	430a      	orrs	r2, r1
 8009040:	605a      	str	r2, [r3, #4]
 8009042:	e007      	b.n	8009054 <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	685a      	ldr	r2, [r3, #4]
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009052:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8009062:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	69db      	ldr	r3, [r3, #28]
 800906e:	3b01      	subs	r3, #1
 8009070:	051a      	lsls	r2, r3, #20
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	430a      	orrs	r2, r1
 8009078:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	689a      	ldr	r2, [r3, #8]
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8009088:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	6899      	ldr	r1, [r3, #8]
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009096:	025a      	lsls	r2, r3, #9
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	430a      	orrs	r2, r1
 800909e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	689a      	ldr	r2, [r3, #8]
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80090ae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	6899      	ldr	r1, [r3, #8]
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	695b      	ldr	r3, [r3, #20]
 80090ba:	029a      	lsls	r2, r3, #10
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	430a      	orrs	r2, r1
 80090c2:	609a      	str	r2, [r3, #8]
}
 80090c4:	bf00      	nop
 80090c6:	3714      	adds	r7, #20
 80090c8:	46bd      	mov	sp, r7
 80090ca:	bc80      	pop	{r7}
 80090cc:	4770      	bx	lr
 80090ce:	bf00      	nop
 80090d0:	40012300 	.word	0x40012300
 80090d4:	0f000001 	.word	0x0f000001

080090d8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b084      	sub	sp, #16
 80090dc:	af00      	add	r7, sp, #0
 80090de:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090e4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090ea:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d13c      	bne.n	800916c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090f6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	689b      	ldr	r3, [r3, #8]
 8009104:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009108:	2b00      	cmp	r3, #0
 800910a:	d12b      	bne.n	8009164 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8009110:	2b00      	cmp	r3, #0
 8009112:	d127      	bne.n	8009164 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800911a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800911e:	2b00      	cmp	r3, #0
 8009120:	d006      	beq.n	8009130 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	689b      	ldr	r3, [r3, #8]
 8009128:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800912c:	2b00      	cmp	r3, #0
 800912e:	d119      	bne.n	8009164 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	685a      	ldr	r2, [r3, #4]
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	f022 0220 	bic.w	r2, r2, #32
 800913e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009144:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009150:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009154:	2b00      	cmp	r3, #0
 8009156:	d105      	bne.n	8009164 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800915c:	f043 0201 	orr.w	r2, r3, #1
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8009164:	68f8      	ldr	r0, [r7, #12]
 8009166:	f7fd f95b 	bl	8006420 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800916a:	e00e      	b.n	800918a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009170:	f003 0310 	and.w	r3, r3, #16
 8009174:	2b00      	cmp	r3, #0
 8009176:	d003      	beq.n	8009180 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8009178:	68f8      	ldr	r0, [r7, #12]
 800917a:	f7ff fd7e 	bl	8008c7a <HAL_ADC_ErrorCallback>
}
 800917e:	e004      	b.n	800918a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009184:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009186:	6878      	ldr	r0, [r7, #4]
 8009188:	4798      	blx	r3
}
 800918a:	bf00      	nop
 800918c:	3710      	adds	r7, #16
 800918e:	46bd      	mov	sp, r7
 8009190:	bd80      	pop	{r7, pc}

08009192 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8009192:	b580      	push	{r7, lr}
 8009194:	b084      	sub	sp, #16
 8009196:	af00      	add	r7, sp, #0
 8009198:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800919e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80091a0:	68f8      	ldr	r0, [r7, #12]
 80091a2:	f7ff fd61 	bl	8008c68 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80091a6:	bf00      	nop
 80091a8:	3710      	adds	r7, #16
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd80      	pop	{r7, pc}

080091ae <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80091ae:	b580      	push	{r7, lr}
 80091b0:	b084      	sub	sp, #16
 80091b2:	af00      	add	r7, sp, #0
 80091b4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091ba:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	2240      	movs	r2, #64	; 0x40
 80091c0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091c6:	f043 0204 	orr.w	r2, r3, #4
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80091ce:	68f8      	ldr	r0, [r7, #12]
 80091d0:	f7ff fd53 	bl	8008c7a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80091d4:	bf00      	nop
 80091d6:	3710      	adds	r7, #16
 80091d8:	46bd      	mov	sp, r7
 80091da:	bd80      	pop	{r7, pc}

080091dc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80091dc:	b580      	push	{r7, lr}
 80091de:	b084      	sub	sp, #16
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d101      	bne.n	80091ee <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80091ea:	2301      	movs	r3, #1
 80091ec:	e0ed      	b.n	80093ca <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80091f4:	b2db      	uxtb	r3, r3
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d102      	bne.n	8009200 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80091fa:	6878      	ldr	r0, [r7, #4]
 80091fc:	f7fc fb08 	bl	8005810 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	681a      	ldr	r2, [r3, #0]
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	f022 0202 	bic.w	r2, r2, #2
 800920e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009210:	f7ff fbdc 	bl	80089cc <HAL_GetTick>
 8009214:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8009216:	e012      	b.n	800923e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8009218:	f7ff fbd8 	bl	80089cc <HAL_GetTick>
 800921c:	4602      	mov	r2, r0
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	1ad3      	subs	r3, r2, r3
 8009222:	2b0a      	cmp	r3, #10
 8009224:	d90b      	bls.n	800923e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800922a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	2205      	movs	r2, #5
 8009236:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800923a:	2301      	movs	r3, #1
 800923c:	e0c5      	b.n	80093ca <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	685b      	ldr	r3, [r3, #4]
 8009244:	f003 0302 	and.w	r3, r3, #2
 8009248:	2b00      	cmp	r3, #0
 800924a:	d1e5      	bne.n	8009218 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	681a      	ldr	r2, [r3, #0]
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	f042 0201 	orr.w	r2, r2, #1
 800925a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800925c:	f7ff fbb6 	bl	80089cc <HAL_GetTick>
 8009260:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8009262:	e012      	b.n	800928a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8009264:	f7ff fbb2 	bl	80089cc <HAL_GetTick>
 8009268:	4602      	mov	r2, r0
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	1ad3      	subs	r3, r2, r3
 800926e:	2b0a      	cmp	r3, #10
 8009270:	d90b      	bls.n	800928a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009276:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2205      	movs	r2, #5
 8009282:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8009286:	2301      	movs	r3, #1
 8009288:	e09f      	b.n	80093ca <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	685b      	ldr	r3, [r3, #4]
 8009290:	f003 0301 	and.w	r3, r3, #1
 8009294:	2b00      	cmp	r3, #0
 8009296:	d0e5      	beq.n	8009264 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	7e1b      	ldrb	r3, [r3, #24]
 800929c:	2b01      	cmp	r3, #1
 800929e:	d108      	bne.n	80092b2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	681a      	ldr	r2, [r3, #0]
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80092ae:	601a      	str	r2, [r3, #0]
 80092b0:	e007      	b.n	80092c2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	681a      	ldr	r2, [r3, #0]
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80092c0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	7e5b      	ldrb	r3, [r3, #25]
 80092c6:	2b01      	cmp	r3, #1
 80092c8:	d108      	bne.n	80092dc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	681a      	ldr	r2, [r3, #0]
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80092d8:	601a      	str	r2, [r3, #0]
 80092da:	e007      	b.n	80092ec <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	681a      	ldr	r2, [r3, #0]
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80092ea:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	7e9b      	ldrb	r3, [r3, #26]
 80092f0:	2b01      	cmp	r3, #1
 80092f2:	d108      	bne.n	8009306 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	681a      	ldr	r2, [r3, #0]
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	f042 0220 	orr.w	r2, r2, #32
 8009302:	601a      	str	r2, [r3, #0]
 8009304:	e007      	b.n	8009316 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	681a      	ldr	r2, [r3, #0]
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	f022 0220 	bic.w	r2, r2, #32
 8009314:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	7edb      	ldrb	r3, [r3, #27]
 800931a:	2b01      	cmp	r3, #1
 800931c:	d108      	bne.n	8009330 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	681a      	ldr	r2, [r3, #0]
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f022 0210 	bic.w	r2, r2, #16
 800932c:	601a      	str	r2, [r3, #0]
 800932e:	e007      	b.n	8009340 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	681a      	ldr	r2, [r3, #0]
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	f042 0210 	orr.w	r2, r2, #16
 800933e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	7f1b      	ldrb	r3, [r3, #28]
 8009344:	2b01      	cmp	r3, #1
 8009346:	d108      	bne.n	800935a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	681a      	ldr	r2, [r3, #0]
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	f042 0208 	orr.w	r2, r2, #8
 8009356:	601a      	str	r2, [r3, #0]
 8009358:	e007      	b.n	800936a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	681a      	ldr	r2, [r3, #0]
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	f022 0208 	bic.w	r2, r2, #8
 8009368:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	7f5b      	ldrb	r3, [r3, #29]
 800936e:	2b01      	cmp	r3, #1
 8009370:	d108      	bne.n	8009384 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	681a      	ldr	r2, [r3, #0]
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	f042 0204 	orr.w	r2, r2, #4
 8009380:	601a      	str	r2, [r3, #0]
 8009382:	e007      	b.n	8009394 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	681a      	ldr	r2, [r3, #0]
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	f022 0204 	bic.w	r2, r2, #4
 8009392:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	689a      	ldr	r2, [r3, #8]
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	68db      	ldr	r3, [r3, #12]
 800939c:	431a      	orrs	r2, r3
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	691b      	ldr	r3, [r3, #16]
 80093a2:	431a      	orrs	r2, r3
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	695b      	ldr	r3, [r3, #20]
 80093a8:	ea42 0103 	orr.w	r1, r2, r3
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	685b      	ldr	r3, [r3, #4]
 80093b0:	1e5a      	subs	r2, r3, #1
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	430a      	orrs	r2, r1
 80093b8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	2200      	movs	r2, #0
 80093be:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	2201      	movs	r2, #1
 80093c4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80093c8:	2300      	movs	r3, #0
}
 80093ca:	4618      	mov	r0, r3
 80093cc:	3710      	adds	r7, #16
 80093ce:	46bd      	mov	sp, r7
 80093d0:	bd80      	pop	{r7, pc}
	...

080093d4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80093d4:	b480      	push	{r7}
 80093d6:	b087      	sub	sp, #28
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
 80093dc:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80093ea:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80093ec:	7cfb      	ldrb	r3, [r7, #19]
 80093ee:	2b01      	cmp	r3, #1
 80093f0:	d003      	beq.n	80093fa <HAL_CAN_ConfigFilter+0x26>
 80093f2:	7cfb      	ldrb	r3, [r7, #19]
 80093f4:	2b02      	cmp	r3, #2
 80093f6:	f040 80be 	bne.w	8009576 <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80093fa:	4b65      	ldr	r3, [pc, #404]	; (8009590 <HAL_CAN_ConfigFilter+0x1bc>)
 80093fc:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80093fe:	697b      	ldr	r3, [r7, #20]
 8009400:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009404:	f043 0201 	orr.w	r2, r3, #1
 8009408:	697b      	ldr	r3, [r7, #20]
 800940a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800940e:	697b      	ldr	r3, [r7, #20]
 8009410:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009414:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8009418:	697b      	ldr	r3, [r7, #20]
 800941a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800941e:	697b      	ldr	r3, [r7, #20]
 8009420:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8009424:	683b      	ldr	r3, [r7, #0]
 8009426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009428:	021b      	lsls	r3, r3, #8
 800942a:	431a      	orrs	r2, r3
 800942c:	697b      	ldr	r3, [r7, #20]
 800942e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8009432:	683b      	ldr	r3, [r7, #0]
 8009434:	695b      	ldr	r3, [r3, #20]
 8009436:	f003 031f 	and.w	r3, r3, #31
 800943a:	2201      	movs	r2, #1
 800943c:	fa02 f303 	lsl.w	r3, r2, r3
 8009440:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8009442:	697b      	ldr	r3, [r7, #20]
 8009444:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	43db      	mvns	r3, r3
 800944c:	401a      	ands	r2, r3
 800944e:	697b      	ldr	r3, [r7, #20]
 8009450:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8009454:	683b      	ldr	r3, [r7, #0]
 8009456:	69db      	ldr	r3, [r3, #28]
 8009458:	2b00      	cmp	r3, #0
 800945a:	d123      	bne.n	80094a4 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800945c:	697b      	ldr	r3, [r7, #20]
 800945e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	43db      	mvns	r3, r3
 8009466:	401a      	ands	r2, r3
 8009468:	697b      	ldr	r3, [r7, #20]
 800946a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	68db      	ldr	r3, [r3, #12]
 8009472:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8009474:	683b      	ldr	r3, [r7, #0]
 8009476:	685b      	ldr	r3, [r3, #4]
 8009478:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800947a:	683a      	ldr	r2, [r7, #0]
 800947c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800947e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8009480:	697b      	ldr	r3, [r7, #20]
 8009482:	3248      	adds	r2, #72	; 0x48
 8009484:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	689b      	ldr	r3, [r3, #8]
 800948c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800948e:	683b      	ldr	r3, [r7, #0]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8009498:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800949a:	6979      	ldr	r1, [r7, #20]
 800949c:	3348      	adds	r3, #72	; 0x48
 800949e:	00db      	lsls	r3, r3, #3
 80094a0:	440b      	add	r3, r1
 80094a2:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80094a4:	683b      	ldr	r3, [r7, #0]
 80094a6:	69db      	ldr	r3, [r3, #28]
 80094a8:	2b01      	cmp	r3, #1
 80094aa:	d122      	bne.n	80094f2 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80094ac:	697b      	ldr	r3, [r7, #20]
 80094ae:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	431a      	orrs	r2, r3
 80094b6:	697b      	ldr	r3, [r7, #20]
 80094b8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	685b      	ldr	r3, [r3, #4]
 80094c6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80094c8:	683a      	ldr	r2, [r7, #0]
 80094ca:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80094cc:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80094ce:	697b      	ldr	r3, [r7, #20]
 80094d0:	3248      	adds	r2, #72	; 0x48
 80094d2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80094d6:	683b      	ldr	r3, [r7, #0]
 80094d8:	689b      	ldr	r3, [r3, #8]
 80094da:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	68db      	ldr	r3, [r3, #12]
 80094e0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80094e2:	683b      	ldr	r3, [r7, #0]
 80094e4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80094e6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80094e8:	6979      	ldr	r1, [r7, #20]
 80094ea:	3348      	adds	r3, #72	; 0x48
 80094ec:	00db      	lsls	r3, r3, #3
 80094ee:	440b      	add	r3, r1
 80094f0:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	699b      	ldr	r3, [r3, #24]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d109      	bne.n	800950e <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80094fa:	697b      	ldr	r3, [r7, #20]
 80094fc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	43db      	mvns	r3, r3
 8009504:	401a      	ands	r2, r3
 8009506:	697b      	ldr	r3, [r7, #20]
 8009508:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800950c:	e007      	b.n	800951e <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800950e:	697b      	ldr	r3, [r7, #20]
 8009510:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	431a      	orrs	r2, r3
 8009518:	697b      	ldr	r3, [r7, #20]
 800951a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	691b      	ldr	r3, [r3, #16]
 8009522:	2b00      	cmp	r3, #0
 8009524:	d109      	bne.n	800953a <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8009526:	697b      	ldr	r3, [r7, #20]
 8009528:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	43db      	mvns	r3, r3
 8009530:	401a      	ands	r2, r3
 8009532:	697b      	ldr	r3, [r7, #20]
 8009534:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8009538:	e007      	b.n	800954a <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800953a:	697b      	ldr	r3, [r7, #20]
 800953c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	431a      	orrs	r2, r3
 8009544:	697b      	ldr	r3, [r7, #20]
 8009546:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800954a:	683b      	ldr	r3, [r7, #0]
 800954c:	6a1b      	ldr	r3, [r3, #32]
 800954e:	2b01      	cmp	r3, #1
 8009550:	d107      	bne.n	8009562 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8009552:	697b      	ldr	r3, [r7, #20]
 8009554:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	431a      	orrs	r2, r3
 800955c:	697b      	ldr	r3, [r7, #20]
 800955e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8009562:	697b      	ldr	r3, [r7, #20]
 8009564:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009568:	f023 0201 	bic.w	r2, r3, #1
 800956c:	697b      	ldr	r3, [r7, #20]
 800956e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8009572:	2300      	movs	r3, #0
 8009574:	e006      	b.n	8009584 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800957a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009582:	2301      	movs	r3, #1
  }
}
 8009584:	4618      	mov	r0, r3
 8009586:	371c      	adds	r7, #28
 8009588:	46bd      	mov	sp, r7
 800958a:	bc80      	pop	{r7}
 800958c:	4770      	bx	lr
 800958e:	bf00      	nop
 8009590:	40006400 	.word	0x40006400

08009594 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b084      	sub	sp, #16
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80095a2:	b2db      	uxtb	r3, r3
 80095a4:	2b01      	cmp	r3, #1
 80095a6:	d12e      	bne.n	8009606 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2202      	movs	r2, #2
 80095ac:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	681a      	ldr	r2, [r3, #0]
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	f022 0201 	bic.w	r2, r2, #1
 80095be:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80095c0:	f7ff fa04 	bl	80089cc <HAL_GetTick>
 80095c4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80095c6:	e012      	b.n	80095ee <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80095c8:	f7ff fa00 	bl	80089cc <HAL_GetTick>
 80095cc:	4602      	mov	r2, r0
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	1ad3      	subs	r3, r2, r3
 80095d2:	2b0a      	cmp	r3, #10
 80095d4:	d90b      	bls.n	80095ee <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095da:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2205      	movs	r2, #5
 80095e6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80095ea:	2301      	movs	r3, #1
 80095ec:	e012      	b.n	8009614 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	685b      	ldr	r3, [r3, #4]
 80095f4:	f003 0301 	and.w	r3, r3, #1
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d1e5      	bne.n	80095c8 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2200      	movs	r2, #0
 8009600:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8009602:	2300      	movs	r3, #0
 8009604:	e006      	b.n	8009614 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800960a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009612:	2301      	movs	r3, #1
  }
}
 8009614:	4618      	mov	r0, r3
 8009616:	3710      	adds	r7, #16
 8009618:	46bd      	mov	sp, r7
 800961a:	bd80      	pop	{r7, pc}

0800961c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800961c:	b480      	push	{r7}
 800961e:	b089      	sub	sp, #36	; 0x24
 8009620:	af00      	add	r7, sp, #0
 8009622:	60f8      	str	r0, [r7, #12]
 8009624:	60b9      	str	r1, [r7, #8]
 8009626:	607a      	str	r2, [r7, #4]
 8009628:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009630:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	689b      	ldr	r3, [r3, #8]
 8009638:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800963a:	7ffb      	ldrb	r3, [r7, #31]
 800963c:	2b01      	cmp	r3, #1
 800963e:	d003      	beq.n	8009648 <HAL_CAN_AddTxMessage+0x2c>
 8009640:	7ffb      	ldrb	r3, [r7, #31]
 8009642:	2b02      	cmp	r3, #2
 8009644:	f040 80b8 	bne.w	80097b8 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8009648:	69bb      	ldr	r3, [r7, #24]
 800964a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800964e:	2b00      	cmp	r3, #0
 8009650:	d10a      	bne.n	8009668 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8009652:	69bb      	ldr	r3, [r7, #24]
 8009654:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8009658:	2b00      	cmp	r3, #0
 800965a:	d105      	bne.n	8009668 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800965c:	69bb      	ldr	r3, [r7, #24]
 800965e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8009662:	2b00      	cmp	r3, #0
 8009664:	f000 80a0 	beq.w	80097a8 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8009668:	69bb      	ldr	r3, [r7, #24]
 800966a:	0e1b      	lsrs	r3, r3, #24
 800966c:	f003 0303 	and.w	r3, r3, #3
 8009670:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8009672:	697b      	ldr	r3, [r7, #20]
 8009674:	2b02      	cmp	r3, #2
 8009676:	d907      	bls.n	8009688 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800967c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8009684:	2301      	movs	r3, #1
 8009686:	e09e      	b.n	80097c6 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8009688:	2201      	movs	r2, #1
 800968a:	697b      	ldr	r3, [r7, #20]
 800968c:	409a      	lsls	r2, r3
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8009692:	68bb      	ldr	r3, [r7, #8]
 8009694:	689b      	ldr	r3, [r3, #8]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d10d      	bne.n	80096b6 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80096a4:	68f9      	ldr	r1, [r7, #12]
 80096a6:	6809      	ldr	r1, [r1, #0]
 80096a8:	431a      	orrs	r2, r3
 80096aa:	697b      	ldr	r3, [r7, #20]
 80096ac:	3318      	adds	r3, #24
 80096ae:	011b      	lsls	r3, r3, #4
 80096b0:	440b      	add	r3, r1
 80096b2:	601a      	str	r2, [r3, #0]
 80096b4:	e00f      	b.n	80096d6 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80096b6:	68bb      	ldr	r3, [r7, #8]
 80096b8:	685b      	ldr	r3, [r3, #4]
 80096ba:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80096bc:	68bb      	ldr	r3, [r7, #8]
 80096be:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80096c0:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80096c2:	68bb      	ldr	r3, [r7, #8]
 80096c4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80096c6:	68f9      	ldr	r1, [r7, #12]
 80096c8:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80096ca:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80096cc:	697b      	ldr	r3, [r7, #20]
 80096ce:	3318      	adds	r3, #24
 80096d0:	011b      	lsls	r3, r3, #4
 80096d2:	440b      	add	r3, r1
 80096d4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	6819      	ldr	r1, [r3, #0]
 80096da:	68bb      	ldr	r3, [r7, #8]
 80096dc:	691a      	ldr	r2, [r3, #16]
 80096de:	697b      	ldr	r3, [r7, #20]
 80096e0:	3318      	adds	r3, #24
 80096e2:	011b      	lsls	r3, r3, #4
 80096e4:	440b      	add	r3, r1
 80096e6:	3304      	adds	r3, #4
 80096e8:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80096ea:	68bb      	ldr	r3, [r7, #8]
 80096ec:	7d1b      	ldrb	r3, [r3, #20]
 80096ee:	2b01      	cmp	r3, #1
 80096f0:	d111      	bne.n	8009716 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	681a      	ldr	r2, [r3, #0]
 80096f6:	697b      	ldr	r3, [r7, #20]
 80096f8:	3318      	adds	r3, #24
 80096fa:	011b      	lsls	r3, r3, #4
 80096fc:	4413      	add	r3, r2
 80096fe:	3304      	adds	r3, #4
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	68fa      	ldr	r2, [r7, #12]
 8009704:	6811      	ldr	r1, [r2, #0]
 8009706:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800970a:	697b      	ldr	r3, [r7, #20]
 800970c:	3318      	adds	r3, #24
 800970e:	011b      	lsls	r3, r3, #4
 8009710:	440b      	add	r3, r1
 8009712:	3304      	adds	r3, #4
 8009714:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	3307      	adds	r3, #7
 800971a:	781b      	ldrb	r3, [r3, #0]
 800971c:	061a      	lsls	r2, r3, #24
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	3306      	adds	r3, #6
 8009722:	781b      	ldrb	r3, [r3, #0]
 8009724:	041b      	lsls	r3, r3, #16
 8009726:	431a      	orrs	r2, r3
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	3305      	adds	r3, #5
 800972c:	781b      	ldrb	r3, [r3, #0]
 800972e:	021b      	lsls	r3, r3, #8
 8009730:	4313      	orrs	r3, r2
 8009732:	687a      	ldr	r2, [r7, #4]
 8009734:	3204      	adds	r2, #4
 8009736:	7812      	ldrb	r2, [r2, #0]
 8009738:	4610      	mov	r0, r2
 800973a:	68fa      	ldr	r2, [r7, #12]
 800973c:	6811      	ldr	r1, [r2, #0]
 800973e:	ea43 0200 	orr.w	r2, r3, r0
 8009742:	697b      	ldr	r3, [r7, #20]
 8009744:	011b      	lsls	r3, r3, #4
 8009746:	440b      	add	r3, r1
 8009748:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800974c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	3303      	adds	r3, #3
 8009752:	781b      	ldrb	r3, [r3, #0]
 8009754:	061a      	lsls	r2, r3, #24
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	3302      	adds	r3, #2
 800975a:	781b      	ldrb	r3, [r3, #0]
 800975c:	041b      	lsls	r3, r3, #16
 800975e:	431a      	orrs	r2, r3
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	3301      	adds	r3, #1
 8009764:	781b      	ldrb	r3, [r3, #0]
 8009766:	021b      	lsls	r3, r3, #8
 8009768:	4313      	orrs	r3, r2
 800976a:	687a      	ldr	r2, [r7, #4]
 800976c:	7812      	ldrb	r2, [r2, #0]
 800976e:	4610      	mov	r0, r2
 8009770:	68fa      	ldr	r2, [r7, #12]
 8009772:	6811      	ldr	r1, [r2, #0]
 8009774:	ea43 0200 	orr.w	r2, r3, r0
 8009778:	697b      	ldr	r3, [r7, #20]
 800977a:	011b      	lsls	r3, r3, #4
 800977c:	440b      	add	r3, r1
 800977e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8009782:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	681a      	ldr	r2, [r3, #0]
 8009788:	697b      	ldr	r3, [r7, #20]
 800978a:	3318      	adds	r3, #24
 800978c:	011b      	lsls	r3, r3, #4
 800978e:	4413      	add	r3, r2
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	68fa      	ldr	r2, [r7, #12]
 8009794:	6811      	ldr	r1, [r2, #0]
 8009796:	f043 0201 	orr.w	r2, r3, #1
 800979a:	697b      	ldr	r3, [r7, #20]
 800979c:	3318      	adds	r3, #24
 800979e:	011b      	lsls	r3, r3, #4
 80097a0:	440b      	add	r3, r1
 80097a2:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80097a4:	2300      	movs	r3, #0
 80097a6:	e00e      	b.n	80097c6 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097ac:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80097b4:	2301      	movs	r3, #1
 80097b6:	e006      	b.n	80097c6 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097bc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80097c4:	2301      	movs	r3, #1
  }
}
 80097c6:	4618      	mov	r0, r3
 80097c8:	3724      	adds	r7, #36	; 0x24
 80097ca:	46bd      	mov	sp, r7
 80097cc:	bc80      	pop	{r7}
 80097ce:	4770      	bx	lr

080097d0 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 80097d0:	b480      	push	{r7}
 80097d2:	b085      	sub	sp, #20
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80097d8:	2300      	movs	r3, #0
 80097da:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80097e2:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80097e4:	7afb      	ldrb	r3, [r7, #11]
 80097e6:	2b01      	cmp	r3, #1
 80097e8:	d002      	beq.n	80097f0 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80097ea:	7afb      	ldrb	r3, [r7, #11]
 80097ec:	2b02      	cmp	r3, #2
 80097ee:	d11d      	bne.n	800982c <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	689b      	ldr	r3, [r3, #8]
 80097f6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d002      	beq.n	8009804 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	3301      	adds	r3, #1
 8009802:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	689b      	ldr	r3, [r3, #8]
 800980a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800980e:	2b00      	cmp	r3, #0
 8009810:	d002      	beq.n	8009818 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	3301      	adds	r3, #1
 8009816:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	689b      	ldr	r3, [r3, #8]
 800981e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009822:	2b00      	cmp	r3, #0
 8009824:	d002      	beq.n	800982c <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	3301      	adds	r3, #1
 800982a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800982c:	68fb      	ldr	r3, [r7, #12]
}
 800982e:	4618      	mov	r0, r3
 8009830:	3714      	adds	r7, #20
 8009832:	46bd      	mov	sp, r7
 8009834:	bc80      	pop	{r7}
 8009836:	4770      	bx	lr

08009838 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8009838:	b480      	push	{r7}
 800983a:	b087      	sub	sp, #28
 800983c:	af00      	add	r7, sp, #0
 800983e:	60f8      	str	r0, [r7, #12]
 8009840:	60b9      	str	r1, [r7, #8]
 8009842:	607a      	str	r2, [r7, #4]
 8009844:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	f893 3020 	ldrb.w	r3, [r3, #32]
 800984c:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800984e:	7dfb      	ldrb	r3, [r7, #23]
 8009850:	2b01      	cmp	r3, #1
 8009852:	d003      	beq.n	800985c <HAL_CAN_GetRxMessage+0x24>
 8009854:	7dfb      	ldrb	r3, [r7, #23]
 8009856:	2b02      	cmp	r3, #2
 8009858:	f040 80f3 	bne.w	8009a42 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800985c:	68bb      	ldr	r3, [r7, #8]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d10e      	bne.n	8009880 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	68db      	ldr	r3, [r3, #12]
 8009868:	f003 0303 	and.w	r3, r3, #3
 800986c:	2b00      	cmp	r3, #0
 800986e:	d116      	bne.n	800989e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009874:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800987c:	2301      	movs	r3, #1
 800987e:	e0e7      	b.n	8009a50 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	691b      	ldr	r3, [r3, #16]
 8009886:	f003 0303 	and.w	r3, r3, #3
 800988a:	2b00      	cmp	r3, #0
 800988c:	d107      	bne.n	800989e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009892:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800989a:	2301      	movs	r3, #1
 800989c:	e0d8      	b.n	8009a50 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	681a      	ldr	r2, [r3, #0]
 80098a2:	68bb      	ldr	r3, [r7, #8]
 80098a4:	331b      	adds	r3, #27
 80098a6:	011b      	lsls	r3, r3, #4
 80098a8:	4413      	add	r3, r2
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	f003 0204 	and.w	r2, r3, #4
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	689b      	ldr	r3, [r3, #8]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d10c      	bne.n	80098d6 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	681a      	ldr	r2, [r3, #0]
 80098c0:	68bb      	ldr	r3, [r7, #8]
 80098c2:	331b      	adds	r3, #27
 80098c4:	011b      	lsls	r3, r3, #4
 80098c6:	4413      	add	r3, r2
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	0d5b      	lsrs	r3, r3, #21
 80098cc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	601a      	str	r2, [r3, #0]
 80098d4:	e00b      	b.n	80098ee <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	681a      	ldr	r2, [r3, #0]
 80098da:	68bb      	ldr	r3, [r7, #8]
 80098dc:	331b      	adds	r3, #27
 80098de:	011b      	lsls	r3, r3, #4
 80098e0:	4413      	add	r3, r2
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	08db      	lsrs	r3, r3, #3
 80098e6:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	681a      	ldr	r2, [r3, #0]
 80098f2:	68bb      	ldr	r3, [r7, #8]
 80098f4:	331b      	adds	r3, #27
 80098f6:	011b      	lsls	r3, r3, #4
 80098f8:	4413      	add	r3, r2
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	f003 0202 	and.w	r2, r3, #2
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	681a      	ldr	r2, [r3, #0]
 8009908:	68bb      	ldr	r3, [r7, #8]
 800990a:	331b      	adds	r3, #27
 800990c:	011b      	lsls	r3, r3, #4
 800990e:	4413      	add	r3, r2
 8009910:	3304      	adds	r3, #4
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	f003 020f 	and.w	r2, r3, #15
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	681a      	ldr	r2, [r3, #0]
 8009920:	68bb      	ldr	r3, [r7, #8]
 8009922:	331b      	adds	r3, #27
 8009924:	011b      	lsls	r3, r3, #4
 8009926:	4413      	add	r3, r2
 8009928:	3304      	adds	r3, #4
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	0a1b      	lsrs	r3, r3, #8
 800992e:	b2da      	uxtb	r2, r3
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	681a      	ldr	r2, [r3, #0]
 8009938:	68bb      	ldr	r3, [r7, #8]
 800993a:	331b      	adds	r3, #27
 800993c:	011b      	lsls	r3, r3, #4
 800993e:	4413      	add	r3, r2
 8009940:	3304      	adds	r3, #4
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	0c1b      	lsrs	r3, r3, #16
 8009946:	b29a      	uxth	r2, r3
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	681a      	ldr	r2, [r3, #0]
 8009950:	68bb      	ldr	r3, [r7, #8]
 8009952:	011b      	lsls	r3, r3, #4
 8009954:	4413      	add	r3, r2
 8009956:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	b2da      	uxtb	r2, r3
 800995e:	683b      	ldr	r3, [r7, #0]
 8009960:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	681a      	ldr	r2, [r3, #0]
 8009966:	68bb      	ldr	r3, [r7, #8]
 8009968:	011b      	lsls	r3, r3, #4
 800996a:	4413      	add	r3, r2
 800996c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	0a1a      	lsrs	r2, r3, #8
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	3301      	adds	r3, #1
 8009978:	b2d2      	uxtb	r2, r2
 800997a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	681a      	ldr	r2, [r3, #0]
 8009980:	68bb      	ldr	r3, [r7, #8]
 8009982:	011b      	lsls	r3, r3, #4
 8009984:	4413      	add	r3, r2
 8009986:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	0c1a      	lsrs	r2, r3, #16
 800998e:	683b      	ldr	r3, [r7, #0]
 8009990:	3302      	adds	r3, #2
 8009992:	b2d2      	uxtb	r2, r2
 8009994:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	681a      	ldr	r2, [r3, #0]
 800999a:	68bb      	ldr	r3, [r7, #8]
 800999c:	011b      	lsls	r3, r3, #4
 800999e:	4413      	add	r3, r2
 80099a0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	0e1a      	lsrs	r2, r3, #24
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	3303      	adds	r3, #3
 80099ac:	b2d2      	uxtb	r2, r2
 80099ae:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	681a      	ldr	r2, [r3, #0]
 80099b4:	68bb      	ldr	r3, [r7, #8]
 80099b6:	011b      	lsls	r3, r3, #4
 80099b8:	4413      	add	r3, r2
 80099ba:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80099be:	681a      	ldr	r2, [r3, #0]
 80099c0:	683b      	ldr	r3, [r7, #0]
 80099c2:	3304      	adds	r3, #4
 80099c4:	b2d2      	uxtb	r2, r2
 80099c6:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	681a      	ldr	r2, [r3, #0]
 80099cc:	68bb      	ldr	r3, [r7, #8]
 80099ce:	011b      	lsls	r3, r3, #4
 80099d0:	4413      	add	r3, r2
 80099d2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	0a1a      	lsrs	r2, r3, #8
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	3305      	adds	r3, #5
 80099de:	b2d2      	uxtb	r2, r2
 80099e0:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	681a      	ldr	r2, [r3, #0]
 80099e6:	68bb      	ldr	r3, [r7, #8]
 80099e8:	011b      	lsls	r3, r3, #4
 80099ea:	4413      	add	r3, r2
 80099ec:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	0c1a      	lsrs	r2, r3, #16
 80099f4:	683b      	ldr	r3, [r7, #0]
 80099f6:	3306      	adds	r3, #6
 80099f8:	b2d2      	uxtb	r2, r2
 80099fa:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	681a      	ldr	r2, [r3, #0]
 8009a00:	68bb      	ldr	r3, [r7, #8]
 8009a02:	011b      	lsls	r3, r3, #4
 8009a04:	4413      	add	r3, r2
 8009a06:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	0e1a      	lsrs	r2, r3, #24
 8009a0e:	683b      	ldr	r3, [r7, #0]
 8009a10:	3307      	adds	r3, #7
 8009a12:	b2d2      	uxtb	r2, r2
 8009a14:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8009a16:	68bb      	ldr	r3, [r7, #8]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d108      	bne.n	8009a2e <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	68da      	ldr	r2, [r3, #12]
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	f042 0220 	orr.w	r2, r2, #32
 8009a2a:	60da      	str	r2, [r3, #12]
 8009a2c:	e007      	b.n	8009a3e <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	691a      	ldr	r2, [r3, #16]
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	f042 0220 	orr.w	r2, r2, #32
 8009a3c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8009a3e:	2300      	movs	r3, #0
 8009a40:	e006      	b.n	8009a50 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a46:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009a4e:	2301      	movs	r3, #1
  }
}
 8009a50:	4618      	mov	r0, r3
 8009a52:	371c      	adds	r7, #28
 8009a54:	46bd      	mov	sp, r7
 8009a56:	bc80      	pop	{r7}
 8009a58:	4770      	bx	lr

08009a5a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8009a5a:	b480      	push	{r7}
 8009a5c:	b085      	sub	sp, #20
 8009a5e:	af00      	add	r7, sp, #0
 8009a60:	6078      	str	r0, [r7, #4]
 8009a62:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009a6a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8009a6c:	7bfb      	ldrb	r3, [r7, #15]
 8009a6e:	2b01      	cmp	r3, #1
 8009a70:	d002      	beq.n	8009a78 <HAL_CAN_ActivateNotification+0x1e>
 8009a72:	7bfb      	ldrb	r3, [r7, #15]
 8009a74:	2b02      	cmp	r3, #2
 8009a76:	d109      	bne.n	8009a8c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	6959      	ldr	r1, [r3, #20]
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	683a      	ldr	r2, [r7, #0]
 8009a84:	430a      	orrs	r2, r1
 8009a86:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8009a88:	2300      	movs	r3, #0
 8009a8a:	e006      	b.n	8009a9a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a90:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009a98:	2301      	movs	r3, #1
  }
}
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	3714      	adds	r7, #20
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	bc80      	pop	{r7}
 8009aa2:	4770      	bx	lr

08009aa4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8009aa4:	b580      	push	{r7, lr}
 8009aa6:	b08a      	sub	sp, #40	; 0x28
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8009aac:	2300      	movs	r3, #0
 8009aae:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	695b      	ldr	r3, [r3, #20]
 8009ab6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	685b      	ldr	r3, [r3, #4]
 8009abe:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	689b      	ldr	r3, [r3, #8]
 8009ac6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	68db      	ldr	r3, [r3, #12]
 8009ace:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	691b      	ldr	r3, [r3, #16]
 8009ad6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	699b      	ldr	r3, [r3, #24]
 8009ade:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8009ae0:	6a3b      	ldr	r3, [r7, #32]
 8009ae2:	f003 0301 	and.w	r3, r3, #1
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d07c      	beq.n	8009be4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8009aea:	69bb      	ldr	r3, [r7, #24]
 8009aec:	f003 0301 	and.w	r3, r3, #1
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d023      	beq.n	8009b3c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	2201      	movs	r2, #1
 8009afa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8009afc:	69bb      	ldr	r3, [r7, #24]
 8009afe:	f003 0302 	and.w	r3, r3, #2
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d003      	beq.n	8009b0e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	f000 f97d 	bl	8009e06 <HAL_CAN_TxMailbox0CompleteCallback>
 8009b0c:	e016      	b.n	8009b3c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8009b0e:	69bb      	ldr	r3, [r7, #24]
 8009b10:	f003 0304 	and.w	r3, r3, #4
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d004      	beq.n	8009b22 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8009b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b1a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8009b1e:	627b      	str	r3, [r7, #36]	; 0x24
 8009b20:	e00c      	b.n	8009b3c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8009b22:	69bb      	ldr	r3, [r7, #24]
 8009b24:	f003 0308 	and.w	r3, r3, #8
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d004      	beq.n	8009b36 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8009b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b2e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009b32:	627b      	str	r3, [r7, #36]	; 0x24
 8009b34:	e002      	b.n	8009b3c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8009b36:	6878      	ldr	r0, [r7, #4]
 8009b38:	f000 f980 	bl	8009e3c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8009b3c:	69bb      	ldr	r3, [r7, #24]
 8009b3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d024      	beq.n	8009b90 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009b4e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8009b50:	69bb      	ldr	r3, [r7, #24]
 8009b52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d003      	beq.n	8009b62 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8009b5a:	6878      	ldr	r0, [r7, #4]
 8009b5c:	f000 f95c 	bl	8009e18 <HAL_CAN_TxMailbox1CompleteCallback>
 8009b60:	e016      	b.n	8009b90 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8009b62:	69bb      	ldr	r3, [r7, #24]
 8009b64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d004      	beq.n	8009b76 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8009b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b6e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009b72:	627b      	str	r3, [r7, #36]	; 0x24
 8009b74:	e00c      	b.n	8009b90 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8009b76:	69bb      	ldr	r3, [r7, #24]
 8009b78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d004      	beq.n	8009b8a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8009b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009b86:	627b      	str	r3, [r7, #36]	; 0x24
 8009b88:	e002      	b.n	8009b90 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8009b8a:	6878      	ldr	r0, [r7, #4]
 8009b8c:	f000 f95f 	bl	8009e4e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8009b90:	69bb      	ldr	r3, [r7, #24]
 8009b92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d024      	beq.n	8009be4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8009ba2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8009ba4:	69bb      	ldr	r3, [r7, #24]
 8009ba6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d003      	beq.n	8009bb6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8009bae:	6878      	ldr	r0, [r7, #4]
 8009bb0:	f000 f93b 	bl	8009e2a <HAL_CAN_TxMailbox2CompleteCallback>
 8009bb4:	e016      	b.n	8009be4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8009bb6:	69bb      	ldr	r3, [r7, #24]
 8009bb8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d004      	beq.n	8009bca <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8009bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bc2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009bc6:	627b      	str	r3, [r7, #36]	; 0x24
 8009bc8:	e00c      	b.n	8009be4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8009bca:	69bb      	ldr	r3, [r7, #24]
 8009bcc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d004      	beq.n	8009bde <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8009bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bd6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009bda:	627b      	str	r3, [r7, #36]	; 0x24
 8009bdc:	e002      	b.n	8009be4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8009bde:	6878      	ldr	r0, [r7, #4]
 8009be0:	f000 f93e 	bl	8009e60 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8009be4:	6a3b      	ldr	r3, [r7, #32]
 8009be6:	f003 0308 	and.w	r3, r3, #8
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d00c      	beq.n	8009c08 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8009bee:	697b      	ldr	r3, [r7, #20]
 8009bf0:	f003 0310 	and.w	r3, r3, #16
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d007      	beq.n	8009c08 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8009bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bfa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009bfe:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	2210      	movs	r2, #16
 8009c06:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8009c08:	6a3b      	ldr	r3, [r7, #32]
 8009c0a:	f003 0304 	and.w	r3, r3, #4
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d00b      	beq.n	8009c2a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8009c12:	697b      	ldr	r3, [r7, #20]
 8009c14:	f003 0308 	and.w	r3, r3, #8
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d006      	beq.n	8009c2a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	2208      	movs	r2, #8
 8009c22:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8009c24:	6878      	ldr	r0, [r7, #4]
 8009c26:	f000 f924 	bl	8009e72 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8009c2a:	6a3b      	ldr	r3, [r7, #32]
 8009c2c:	f003 0302 	and.w	r3, r3, #2
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d009      	beq.n	8009c48 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	68db      	ldr	r3, [r3, #12]
 8009c3a:	f003 0303 	and.w	r3, r3, #3
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d002      	beq.n	8009c48 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8009c42:	6878      	ldr	r0, [r7, #4]
 8009c44:	f7fb fef2 	bl	8005a2c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8009c48:	6a3b      	ldr	r3, [r7, #32]
 8009c4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d00c      	beq.n	8009c6c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8009c52:	693b      	ldr	r3, [r7, #16]
 8009c54:	f003 0310 	and.w	r3, r3, #16
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d007      	beq.n	8009c6c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8009c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009c62:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	2210      	movs	r2, #16
 8009c6a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8009c6c:	6a3b      	ldr	r3, [r7, #32]
 8009c6e:	f003 0320 	and.w	r3, r3, #32
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d00b      	beq.n	8009c8e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8009c76:	693b      	ldr	r3, [r7, #16]
 8009c78:	f003 0308 	and.w	r3, r3, #8
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d006      	beq.n	8009c8e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	2208      	movs	r2, #8
 8009c86:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8009c88:	6878      	ldr	r0, [r7, #4]
 8009c8a:	f000 f904 	bl	8009e96 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8009c8e:	6a3b      	ldr	r3, [r7, #32]
 8009c90:	f003 0310 	and.w	r3, r3, #16
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d009      	beq.n	8009cac <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	691b      	ldr	r3, [r3, #16]
 8009c9e:	f003 0303 	and.w	r3, r3, #3
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d002      	beq.n	8009cac <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	f000 f8ec 	bl	8009e84 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8009cac:	6a3b      	ldr	r3, [r7, #32]
 8009cae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d00b      	beq.n	8009cce <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8009cb6:	69fb      	ldr	r3, [r7, #28]
 8009cb8:	f003 0310 	and.w	r3, r3, #16
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d006      	beq.n	8009cce <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	2210      	movs	r2, #16
 8009cc6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8009cc8:	6878      	ldr	r0, [r7, #4]
 8009cca:	f000 f8ed 	bl	8009ea8 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8009cce:	6a3b      	ldr	r3, [r7, #32]
 8009cd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d00b      	beq.n	8009cf0 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8009cd8:	69fb      	ldr	r3, [r7, #28]
 8009cda:	f003 0308 	and.w	r3, r3, #8
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d006      	beq.n	8009cf0 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	2208      	movs	r2, #8
 8009ce8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8009cea:	6878      	ldr	r0, [r7, #4]
 8009cec:	f000 f8e5 	bl	8009eba <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8009cf0:	6a3b      	ldr	r3, [r7, #32]
 8009cf2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d075      	beq.n	8009de6 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8009cfa:	69fb      	ldr	r3, [r7, #28]
 8009cfc:	f003 0304 	and.w	r3, r3, #4
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d06c      	beq.n	8009dde <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8009d04:	6a3b      	ldr	r3, [r7, #32]
 8009d06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d008      	beq.n	8009d20 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d003      	beq.n	8009d20 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8009d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d1a:	f043 0301 	orr.w	r3, r3, #1
 8009d1e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8009d20:	6a3b      	ldr	r3, [r7, #32]
 8009d22:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d008      	beq.n	8009d3c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d003      	beq.n	8009d3c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8009d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d36:	f043 0302 	orr.w	r3, r3, #2
 8009d3a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8009d3c:	6a3b      	ldr	r3, [r7, #32]
 8009d3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d008      	beq.n	8009d58 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d003      	beq.n	8009d58 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8009d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d52:	f043 0304 	orr.w	r3, r3, #4
 8009d56:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8009d58:	6a3b      	ldr	r3, [r7, #32]
 8009d5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d03d      	beq.n	8009dde <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d038      	beq.n	8009dde <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009d72:	2b30      	cmp	r3, #48	; 0x30
 8009d74:	d017      	beq.n	8009da6 <HAL_CAN_IRQHandler+0x302>
 8009d76:	2b30      	cmp	r3, #48	; 0x30
 8009d78:	d804      	bhi.n	8009d84 <HAL_CAN_IRQHandler+0x2e0>
 8009d7a:	2b10      	cmp	r3, #16
 8009d7c:	d009      	beq.n	8009d92 <HAL_CAN_IRQHandler+0x2ee>
 8009d7e:	2b20      	cmp	r3, #32
 8009d80:	d00c      	beq.n	8009d9c <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8009d82:	e024      	b.n	8009dce <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8009d84:	2b50      	cmp	r3, #80	; 0x50
 8009d86:	d018      	beq.n	8009dba <HAL_CAN_IRQHandler+0x316>
 8009d88:	2b60      	cmp	r3, #96	; 0x60
 8009d8a:	d01b      	beq.n	8009dc4 <HAL_CAN_IRQHandler+0x320>
 8009d8c:	2b40      	cmp	r3, #64	; 0x40
 8009d8e:	d00f      	beq.n	8009db0 <HAL_CAN_IRQHandler+0x30c>
            break;
 8009d90:	e01d      	b.n	8009dce <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8009d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d94:	f043 0308 	orr.w	r3, r3, #8
 8009d98:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009d9a:	e018      	b.n	8009dce <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8009d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d9e:	f043 0310 	orr.w	r3, r3, #16
 8009da2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009da4:	e013      	b.n	8009dce <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8009da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009da8:	f043 0320 	orr.w	r3, r3, #32
 8009dac:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009dae:	e00e      	b.n	8009dce <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8009db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009db2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009db6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009db8:	e009      	b.n	8009dce <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8009dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009dc0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009dc2:	e004      	b.n	8009dce <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8009dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009dca:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009dcc:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	699a      	ldr	r2, [r3, #24]
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8009ddc:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	2204      	movs	r2, #4
 8009de4:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8009de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d008      	beq.n	8009dfe <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009df2:	431a      	orrs	r2, r3
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8009df8:	6878      	ldr	r0, [r7, #4]
 8009dfa:	f000 f867 	bl	8009ecc <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8009dfe:	bf00      	nop
 8009e00:	3728      	adds	r7, #40	; 0x28
 8009e02:	46bd      	mov	sp, r7
 8009e04:	bd80      	pop	{r7, pc}

08009e06 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8009e06:	b480      	push	{r7}
 8009e08:	b083      	sub	sp, #12
 8009e0a:	af00      	add	r7, sp, #0
 8009e0c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8009e0e:	bf00      	nop
 8009e10:	370c      	adds	r7, #12
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bc80      	pop	{r7}
 8009e16:	4770      	bx	lr

08009e18 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8009e18:	b480      	push	{r7}
 8009e1a:	b083      	sub	sp, #12
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8009e20:	bf00      	nop
 8009e22:	370c      	adds	r7, #12
 8009e24:	46bd      	mov	sp, r7
 8009e26:	bc80      	pop	{r7}
 8009e28:	4770      	bx	lr

08009e2a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8009e2a:	b480      	push	{r7}
 8009e2c:	b083      	sub	sp, #12
 8009e2e:	af00      	add	r7, sp, #0
 8009e30:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8009e32:	bf00      	nop
 8009e34:	370c      	adds	r7, #12
 8009e36:	46bd      	mov	sp, r7
 8009e38:	bc80      	pop	{r7}
 8009e3a:	4770      	bx	lr

08009e3c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8009e3c:	b480      	push	{r7}
 8009e3e:	b083      	sub	sp, #12
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8009e44:	bf00      	nop
 8009e46:	370c      	adds	r7, #12
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	bc80      	pop	{r7}
 8009e4c:	4770      	bx	lr

08009e4e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8009e4e:	b480      	push	{r7}
 8009e50:	b083      	sub	sp, #12
 8009e52:	af00      	add	r7, sp, #0
 8009e54:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8009e56:	bf00      	nop
 8009e58:	370c      	adds	r7, #12
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	bc80      	pop	{r7}
 8009e5e:	4770      	bx	lr

08009e60 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8009e60:	b480      	push	{r7}
 8009e62:	b083      	sub	sp, #12
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8009e68:	bf00      	nop
 8009e6a:	370c      	adds	r7, #12
 8009e6c:	46bd      	mov	sp, r7
 8009e6e:	bc80      	pop	{r7}
 8009e70:	4770      	bx	lr

08009e72 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8009e72:	b480      	push	{r7}
 8009e74:	b083      	sub	sp, #12
 8009e76:	af00      	add	r7, sp, #0
 8009e78:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8009e7a:	bf00      	nop
 8009e7c:	370c      	adds	r7, #12
 8009e7e:	46bd      	mov	sp, r7
 8009e80:	bc80      	pop	{r7}
 8009e82:	4770      	bx	lr

08009e84 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8009e84:	b480      	push	{r7}
 8009e86:	b083      	sub	sp, #12
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8009e8c:	bf00      	nop
 8009e8e:	370c      	adds	r7, #12
 8009e90:	46bd      	mov	sp, r7
 8009e92:	bc80      	pop	{r7}
 8009e94:	4770      	bx	lr

08009e96 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8009e96:	b480      	push	{r7}
 8009e98:	b083      	sub	sp, #12
 8009e9a:	af00      	add	r7, sp, #0
 8009e9c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8009e9e:	bf00      	nop
 8009ea0:	370c      	adds	r7, #12
 8009ea2:	46bd      	mov	sp, r7
 8009ea4:	bc80      	pop	{r7}
 8009ea6:	4770      	bx	lr

08009ea8 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8009ea8:	b480      	push	{r7}
 8009eaa:	b083      	sub	sp, #12
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8009eb0:	bf00      	nop
 8009eb2:	370c      	adds	r7, #12
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	bc80      	pop	{r7}
 8009eb8:	4770      	bx	lr

08009eba <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8009eba:	b480      	push	{r7}
 8009ebc:	b083      	sub	sp, #12
 8009ebe:	af00      	add	r7, sp, #0
 8009ec0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8009ec2:	bf00      	nop
 8009ec4:	370c      	adds	r7, #12
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	bc80      	pop	{r7}
 8009eca:	4770      	bx	lr

08009ecc <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8009ecc:	b480      	push	{r7}
 8009ece:	b083      	sub	sp, #12
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8009ed4:	bf00      	nop
 8009ed6:	370c      	adds	r7, #12
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	bc80      	pop	{r7}
 8009edc:	4770      	bx	lr
	...

08009ee0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009ee0:	b480      	push	{r7}
 8009ee2:	b085      	sub	sp, #20
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	f003 0307 	and.w	r3, r3, #7
 8009eee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009ef0:	4b0c      	ldr	r3, [pc, #48]	; (8009f24 <__NVIC_SetPriorityGrouping+0x44>)
 8009ef2:	68db      	ldr	r3, [r3, #12]
 8009ef4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009ef6:	68ba      	ldr	r2, [r7, #8]
 8009ef8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8009efc:	4013      	ands	r3, r2
 8009efe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009f04:	68bb      	ldr	r3, [r7, #8]
 8009f06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009f08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8009f0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009f10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009f12:	4a04      	ldr	r2, [pc, #16]	; (8009f24 <__NVIC_SetPriorityGrouping+0x44>)
 8009f14:	68bb      	ldr	r3, [r7, #8]
 8009f16:	60d3      	str	r3, [r2, #12]
}
 8009f18:	bf00      	nop
 8009f1a:	3714      	adds	r7, #20
 8009f1c:	46bd      	mov	sp, r7
 8009f1e:	bc80      	pop	{r7}
 8009f20:	4770      	bx	lr
 8009f22:	bf00      	nop
 8009f24:	e000ed00 	.word	0xe000ed00

08009f28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009f28:	b480      	push	{r7}
 8009f2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009f2c:	4b04      	ldr	r3, [pc, #16]	; (8009f40 <__NVIC_GetPriorityGrouping+0x18>)
 8009f2e:	68db      	ldr	r3, [r3, #12]
 8009f30:	0a1b      	lsrs	r3, r3, #8
 8009f32:	f003 0307 	and.w	r3, r3, #7
}
 8009f36:	4618      	mov	r0, r3
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	bc80      	pop	{r7}
 8009f3c:	4770      	bx	lr
 8009f3e:	bf00      	nop
 8009f40:	e000ed00 	.word	0xe000ed00

08009f44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009f44:	b480      	push	{r7}
 8009f46:	b083      	sub	sp, #12
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	db0b      	blt.n	8009f6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009f56:	79fb      	ldrb	r3, [r7, #7]
 8009f58:	f003 021f 	and.w	r2, r3, #31
 8009f5c:	4906      	ldr	r1, [pc, #24]	; (8009f78 <__NVIC_EnableIRQ+0x34>)
 8009f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009f62:	095b      	lsrs	r3, r3, #5
 8009f64:	2001      	movs	r0, #1
 8009f66:	fa00 f202 	lsl.w	r2, r0, r2
 8009f6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8009f6e:	bf00      	nop
 8009f70:	370c      	adds	r7, #12
 8009f72:	46bd      	mov	sp, r7
 8009f74:	bc80      	pop	{r7}
 8009f76:	4770      	bx	lr
 8009f78:	e000e100 	.word	0xe000e100

08009f7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009f7c:	b480      	push	{r7}
 8009f7e:	b083      	sub	sp, #12
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	4603      	mov	r3, r0
 8009f84:	6039      	str	r1, [r7, #0]
 8009f86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009f88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	db0a      	blt.n	8009fa6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009f90:	683b      	ldr	r3, [r7, #0]
 8009f92:	b2da      	uxtb	r2, r3
 8009f94:	490c      	ldr	r1, [pc, #48]	; (8009fc8 <__NVIC_SetPriority+0x4c>)
 8009f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009f9a:	0112      	lsls	r2, r2, #4
 8009f9c:	b2d2      	uxtb	r2, r2
 8009f9e:	440b      	add	r3, r1
 8009fa0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009fa4:	e00a      	b.n	8009fbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009fa6:	683b      	ldr	r3, [r7, #0]
 8009fa8:	b2da      	uxtb	r2, r3
 8009faa:	4908      	ldr	r1, [pc, #32]	; (8009fcc <__NVIC_SetPriority+0x50>)
 8009fac:	79fb      	ldrb	r3, [r7, #7]
 8009fae:	f003 030f 	and.w	r3, r3, #15
 8009fb2:	3b04      	subs	r3, #4
 8009fb4:	0112      	lsls	r2, r2, #4
 8009fb6:	b2d2      	uxtb	r2, r2
 8009fb8:	440b      	add	r3, r1
 8009fba:	761a      	strb	r2, [r3, #24]
}
 8009fbc:	bf00      	nop
 8009fbe:	370c      	adds	r7, #12
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	bc80      	pop	{r7}
 8009fc4:	4770      	bx	lr
 8009fc6:	bf00      	nop
 8009fc8:	e000e100 	.word	0xe000e100
 8009fcc:	e000ed00 	.word	0xe000ed00

08009fd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009fd0:	b480      	push	{r7}
 8009fd2:	b089      	sub	sp, #36	; 0x24
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	60f8      	str	r0, [r7, #12]
 8009fd8:	60b9      	str	r1, [r7, #8]
 8009fda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	f003 0307 	and.w	r3, r3, #7
 8009fe2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009fe4:	69fb      	ldr	r3, [r7, #28]
 8009fe6:	f1c3 0307 	rsb	r3, r3, #7
 8009fea:	2b04      	cmp	r3, #4
 8009fec:	bf28      	it	cs
 8009fee:	2304      	movcs	r3, #4
 8009ff0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009ff2:	69fb      	ldr	r3, [r7, #28]
 8009ff4:	3304      	adds	r3, #4
 8009ff6:	2b06      	cmp	r3, #6
 8009ff8:	d902      	bls.n	800a000 <NVIC_EncodePriority+0x30>
 8009ffa:	69fb      	ldr	r3, [r7, #28]
 8009ffc:	3b03      	subs	r3, #3
 8009ffe:	e000      	b.n	800a002 <NVIC_EncodePriority+0x32>
 800a000:	2300      	movs	r3, #0
 800a002:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a004:	f04f 32ff 	mov.w	r2, #4294967295
 800a008:	69bb      	ldr	r3, [r7, #24]
 800a00a:	fa02 f303 	lsl.w	r3, r2, r3
 800a00e:	43da      	mvns	r2, r3
 800a010:	68bb      	ldr	r3, [r7, #8]
 800a012:	401a      	ands	r2, r3
 800a014:	697b      	ldr	r3, [r7, #20]
 800a016:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a018:	f04f 31ff 	mov.w	r1, #4294967295
 800a01c:	697b      	ldr	r3, [r7, #20]
 800a01e:	fa01 f303 	lsl.w	r3, r1, r3
 800a022:	43d9      	mvns	r1, r3
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a028:	4313      	orrs	r3, r2
         );
}
 800a02a:	4618      	mov	r0, r3
 800a02c:	3724      	adds	r7, #36	; 0x24
 800a02e:	46bd      	mov	sp, r7
 800a030:	bc80      	pop	{r7}
 800a032:	4770      	bx	lr

0800a034 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a034:	b580      	push	{r7, lr}
 800a036:	b082      	sub	sp, #8
 800a038:	af00      	add	r7, sp, #0
 800a03a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	3b01      	subs	r3, #1
 800a040:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a044:	d301      	bcc.n	800a04a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a046:	2301      	movs	r3, #1
 800a048:	e00f      	b.n	800a06a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a04a:	4a0a      	ldr	r2, [pc, #40]	; (800a074 <SysTick_Config+0x40>)
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	3b01      	subs	r3, #1
 800a050:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a052:	210f      	movs	r1, #15
 800a054:	f04f 30ff 	mov.w	r0, #4294967295
 800a058:	f7ff ff90 	bl	8009f7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a05c:	4b05      	ldr	r3, [pc, #20]	; (800a074 <SysTick_Config+0x40>)
 800a05e:	2200      	movs	r2, #0
 800a060:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a062:	4b04      	ldr	r3, [pc, #16]	; (800a074 <SysTick_Config+0x40>)
 800a064:	2207      	movs	r2, #7
 800a066:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a068:	2300      	movs	r3, #0
}
 800a06a:	4618      	mov	r0, r3
 800a06c:	3708      	adds	r7, #8
 800a06e:	46bd      	mov	sp, r7
 800a070:	bd80      	pop	{r7, pc}
 800a072:	bf00      	nop
 800a074:	e000e010 	.word	0xe000e010

0800a078 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a078:	b580      	push	{r7, lr}
 800a07a:	b082      	sub	sp, #8
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a080:	6878      	ldr	r0, [r7, #4]
 800a082:	f7ff ff2d 	bl	8009ee0 <__NVIC_SetPriorityGrouping>
}
 800a086:	bf00      	nop
 800a088:	3708      	adds	r7, #8
 800a08a:	46bd      	mov	sp, r7
 800a08c:	bd80      	pop	{r7, pc}

0800a08e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800a08e:	b580      	push	{r7, lr}
 800a090:	b086      	sub	sp, #24
 800a092:	af00      	add	r7, sp, #0
 800a094:	4603      	mov	r3, r0
 800a096:	60b9      	str	r1, [r7, #8]
 800a098:	607a      	str	r2, [r7, #4]
 800a09a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800a09c:	2300      	movs	r3, #0
 800a09e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800a0a0:	f7ff ff42 	bl	8009f28 <__NVIC_GetPriorityGrouping>
 800a0a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a0a6:	687a      	ldr	r2, [r7, #4]
 800a0a8:	68b9      	ldr	r1, [r7, #8]
 800a0aa:	6978      	ldr	r0, [r7, #20]
 800a0ac:	f7ff ff90 	bl	8009fd0 <NVIC_EncodePriority>
 800a0b0:	4602      	mov	r2, r0
 800a0b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a0b6:	4611      	mov	r1, r2
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	f7ff ff5f 	bl	8009f7c <__NVIC_SetPriority>
}
 800a0be:	bf00      	nop
 800a0c0:	3718      	adds	r7, #24
 800a0c2:	46bd      	mov	sp, r7
 800a0c4:	bd80      	pop	{r7, pc}

0800a0c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a0c6:	b580      	push	{r7, lr}
 800a0c8:	b082      	sub	sp, #8
 800a0ca:	af00      	add	r7, sp, #0
 800a0cc:	4603      	mov	r3, r0
 800a0ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a0d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	f7ff ff35 	bl	8009f44 <__NVIC_EnableIRQ>
}
 800a0da:	bf00      	nop
 800a0dc:	3708      	adds	r7, #8
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	bd80      	pop	{r7, pc}

0800a0e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a0e2:	b580      	push	{r7, lr}
 800a0e4:	b082      	sub	sp, #8
 800a0e6:	af00      	add	r7, sp, #0
 800a0e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a0ea:	6878      	ldr	r0, [r7, #4]
 800a0ec:	f7ff ffa2 	bl	800a034 <SysTick_Config>
 800a0f0:	4603      	mov	r3, r0
}
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	3708      	adds	r7, #8
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	bd80      	pop	{r7, pc}
	...

0800a0fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b086      	sub	sp, #24
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800a104:	2300      	movs	r3, #0
 800a106:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800a108:	f7fe fc60 	bl	80089cc <HAL_GetTick>
 800a10c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d101      	bne.n	800a118 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800a114:	2301      	movs	r3, #1
 800a116:	e099      	b.n	800a24c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	2200      	movs	r2, #0
 800a11c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	2202      	movs	r2, #2
 800a124:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	681a      	ldr	r2, [r3, #0]
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	f022 0201 	bic.w	r2, r2, #1
 800a136:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a138:	e00f      	b.n	800a15a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800a13a:	f7fe fc47 	bl	80089cc <HAL_GetTick>
 800a13e:	4602      	mov	r2, r0
 800a140:	693b      	ldr	r3, [r7, #16]
 800a142:	1ad3      	subs	r3, r2, r3
 800a144:	2b05      	cmp	r3, #5
 800a146:	d908      	bls.n	800a15a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	2220      	movs	r2, #32
 800a14c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	2203      	movs	r2, #3
 800a152:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800a156:	2303      	movs	r3, #3
 800a158:	e078      	b.n	800a24c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	f003 0301 	and.w	r3, r3, #1
 800a164:	2b00      	cmp	r3, #0
 800a166:	d1e8      	bne.n	800a13a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800a170:	697a      	ldr	r2, [r7, #20]
 800a172:	4b38      	ldr	r3, [pc, #224]	; (800a254 <HAL_DMA_Init+0x158>)
 800a174:	4013      	ands	r3, r2
 800a176:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	685a      	ldr	r2, [r3, #4]
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	689b      	ldr	r3, [r3, #8]
 800a180:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a186:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	691b      	ldr	r3, [r3, #16]
 800a18c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a192:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	699b      	ldr	r3, [r3, #24]
 800a198:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a19e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	6a1b      	ldr	r3, [r3, #32]
 800a1a4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a1a6:	697a      	ldr	r2, [r7, #20]
 800a1a8:	4313      	orrs	r3, r2
 800a1aa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1b0:	2b04      	cmp	r3, #4
 800a1b2:	d107      	bne.n	800a1c4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1bc:	4313      	orrs	r3, r2
 800a1be:	697a      	ldr	r2, [r7, #20]
 800a1c0:	4313      	orrs	r3, r2
 800a1c2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	697a      	ldr	r2, [r7, #20]
 800a1ca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	695b      	ldr	r3, [r3, #20]
 800a1d2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800a1d4:	697b      	ldr	r3, [r7, #20]
 800a1d6:	f023 0307 	bic.w	r3, r3, #7
 800a1da:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1e0:	697a      	ldr	r2, [r7, #20]
 800a1e2:	4313      	orrs	r3, r2
 800a1e4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1ea:	2b04      	cmp	r3, #4
 800a1ec:	d117      	bne.n	800a21e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1f2:	697a      	ldr	r2, [r7, #20]
 800a1f4:	4313      	orrs	r3, r2
 800a1f6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d00e      	beq.n	800a21e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800a200:	6878      	ldr	r0, [r7, #4]
 800a202:	f000 fa8f 	bl	800a724 <DMA_CheckFifoParam>
 800a206:	4603      	mov	r3, r0
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d008      	beq.n	800a21e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	2240      	movs	r2, #64	; 0x40
 800a210:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	2201      	movs	r2, #1
 800a216:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800a21a:	2301      	movs	r3, #1
 800a21c:	e016      	b.n	800a24c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	697a      	ldr	r2, [r7, #20]
 800a224:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800a226:	6878      	ldr	r0, [r7, #4]
 800a228:	f000 fa48 	bl	800a6bc <DMA_CalcBaseAndBitshift>
 800a22c:	4603      	mov	r3, r0
 800a22e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a234:	223f      	movs	r2, #63	; 0x3f
 800a236:	409a      	lsls	r2, r3
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2200      	movs	r2, #0
 800a240:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	2201      	movs	r2, #1
 800a246:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800a24a:	2300      	movs	r3, #0
}
 800a24c:	4618      	mov	r0, r3
 800a24e:	3718      	adds	r7, #24
 800a250:	46bd      	mov	sp, r7
 800a252:	bd80      	pop	{r7, pc}
 800a254:	f010803f 	.word	0xf010803f

0800a258 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b086      	sub	sp, #24
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	60f8      	str	r0, [r7, #12]
 800a260:	60b9      	str	r1, [r7, #8]
 800a262:	607a      	str	r2, [r7, #4]
 800a264:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a266:	2300      	movs	r3, #0
 800a268:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a26e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a276:	2b01      	cmp	r3, #1
 800a278:	d101      	bne.n	800a27e <HAL_DMA_Start_IT+0x26>
 800a27a:	2302      	movs	r3, #2
 800a27c:	e040      	b.n	800a300 <HAL_DMA_Start_IT+0xa8>
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	2201      	movs	r2, #1
 800a282:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a28c:	b2db      	uxtb	r3, r3
 800a28e:	2b01      	cmp	r3, #1
 800a290:	d12f      	bne.n	800a2f2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	2202      	movs	r2, #2
 800a296:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	2200      	movs	r2, #0
 800a29e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	687a      	ldr	r2, [r7, #4]
 800a2a4:	68b9      	ldr	r1, [r7, #8]
 800a2a6:	68f8      	ldr	r0, [r7, #12]
 800a2a8:	f000 f9da 	bl	800a660 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a2b0:	223f      	movs	r2, #63	; 0x3f
 800a2b2:	409a      	lsls	r2, r3
 800a2b4:	693b      	ldr	r3, [r7, #16]
 800a2b6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	681a      	ldr	r2, [r3, #0]
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	f042 0216 	orr.w	r2, r2, #22
 800a2c6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d007      	beq.n	800a2e0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	681a      	ldr	r2, [r3, #0]
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	f042 0208 	orr.w	r2, r2, #8
 800a2de:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	681a      	ldr	r2, [r3, #0]
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	f042 0201 	orr.w	r2, r2, #1
 800a2ee:	601a      	str	r2, [r3, #0]
 800a2f0:	e005      	b.n	800a2fe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800a2fa:	2302      	movs	r3, #2
 800a2fc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800a2fe:	7dfb      	ldrb	r3, [r7, #23]
}
 800a300:	4618      	mov	r0, r3
 800a302:	3718      	adds	r7, #24
 800a304:	46bd      	mov	sp, r7
 800a306:	bd80      	pop	{r7, pc}

0800a308 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a308:	b480      	push	{r7}
 800a30a:	b083      	sub	sp, #12
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a316:	b2db      	uxtb	r3, r3
 800a318:	2b02      	cmp	r3, #2
 800a31a:	d004      	beq.n	800a326 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	2280      	movs	r2, #128	; 0x80
 800a320:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800a322:	2301      	movs	r3, #1
 800a324:	e00c      	b.n	800a340 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	2205      	movs	r2, #5
 800a32a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	681a      	ldr	r2, [r3, #0]
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	f022 0201 	bic.w	r2, r2, #1
 800a33c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800a33e:	2300      	movs	r3, #0
}
 800a340:	4618      	mov	r0, r3
 800a342:	370c      	adds	r7, #12
 800a344:	46bd      	mov	sp, r7
 800a346:	bc80      	pop	{r7}
 800a348:	4770      	bx	lr
	...

0800a34c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b086      	sub	sp, #24
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800a354:	2300      	movs	r3, #0
 800a356:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800a358:	4b92      	ldr	r3, [pc, #584]	; (800a5a4 <HAL_DMA_IRQHandler+0x258>)
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	4a92      	ldr	r2, [pc, #584]	; (800a5a8 <HAL_DMA_IRQHandler+0x25c>)
 800a35e:	fba2 2303 	umull	r2, r3, r2, r3
 800a362:	0a9b      	lsrs	r3, r3, #10
 800a364:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a36a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800a36c:	693b      	ldr	r3, [r7, #16]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a376:	2208      	movs	r2, #8
 800a378:	409a      	lsls	r2, r3
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	4013      	ands	r3, r2
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d01a      	beq.n	800a3b8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	f003 0304 	and.w	r3, r3, #4
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d013      	beq.n	800a3b8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	681a      	ldr	r2, [r3, #0]
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	f022 0204 	bic.w	r2, r2, #4
 800a39e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a3a4:	2208      	movs	r2, #8
 800a3a6:	409a      	lsls	r2, r3
 800a3a8:	693b      	ldr	r3, [r7, #16]
 800a3aa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a3b0:	f043 0201 	orr.w	r2, r3, #1
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a3bc:	2201      	movs	r2, #1
 800a3be:	409a      	lsls	r2, r3
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	4013      	ands	r3, r2
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d012      	beq.n	800a3ee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	695b      	ldr	r3, [r3, #20]
 800a3ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d00b      	beq.n	800a3ee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a3da:	2201      	movs	r2, #1
 800a3dc:	409a      	lsls	r2, r3
 800a3de:	693b      	ldr	r3, [r7, #16]
 800a3e0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a3e6:	f043 0202 	orr.w	r2, r3, #2
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a3f2:	2204      	movs	r2, #4
 800a3f4:	409a      	lsls	r2, r3
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	4013      	ands	r3, r2
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d012      	beq.n	800a424 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	f003 0302 	and.w	r3, r3, #2
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d00b      	beq.n	800a424 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a410:	2204      	movs	r2, #4
 800a412:	409a      	lsls	r2, r3
 800a414:	693b      	ldr	r3, [r7, #16]
 800a416:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a41c:	f043 0204 	orr.w	r2, r3, #4
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a428:	2210      	movs	r2, #16
 800a42a:	409a      	lsls	r2, r3
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	4013      	ands	r3, r2
 800a430:	2b00      	cmp	r3, #0
 800a432:	d043      	beq.n	800a4bc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	f003 0308 	and.w	r3, r3, #8
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d03c      	beq.n	800a4bc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a446:	2210      	movs	r2, #16
 800a448:	409a      	lsls	r2, r3
 800a44a:	693b      	ldr	r3, [r7, #16]
 800a44c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d018      	beq.n	800a48e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a466:	2b00      	cmp	r3, #0
 800a468:	d108      	bne.n	800a47c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d024      	beq.n	800a4bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a476:	6878      	ldr	r0, [r7, #4]
 800a478:	4798      	blx	r3
 800a47a:	e01f      	b.n	800a4bc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a480:	2b00      	cmp	r3, #0
 800a482:	d01b      	beq.n	800a4bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a488:	6878      	ldr	r0, [r7, #4]
 800a48a:	4798      	blx	r3
 800a48c:	e016      	b.n	800a4bc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d107      	bne.n	800a4ac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	681a      	ldr	r2, [r3, #0]
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	f022 0208 	bic.w	r2, r2, #8
 800a4aa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d003      	beq.n	800a4bc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4b8:	6878      	ldr	r0, [r7, #4]
 800a4ba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a4c0:	2220      	movs	r2, #32
 800a4c2:	409a      	lsls	r2, r3
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	4013      	ands	r3, r2
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	f000 808e 	beq.w	800a5ea <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	f003 0310 	and.w	r3, r3, #16
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	f000 8086 	beq.w	800a5ea <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a4e2:	2220      	movs	r2, #32
 800a4e4:	409a      	lsls	r2, r3
 800a4e6:	693b      	ldr	r3, [r7, #16]
 800a4e8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a4f0:	b2db      	uxtb	r3, r3
 800a4f2:	2b05      	cmp	r3, #5
 800a4f4:	d136      	bne.n	800a564 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	681a      	ldr	r2, [r3, #0]
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	f022 0216 	bic.w	r2, r2, #22
 800a504:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	695a      	ldr	r2, [r3, #20]
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a514:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d103      	bne.n	800a526 <HAL_DMA_IRQHandler+0x1da>
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a522:	2b00      	cmp	r3, #0
 800a524:	d007      	beq.n	800a536 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	681a      	ldr	r2, [r3, #0]
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	f022 0208 	bic.w	r2, r2, #8
 800a534:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a53a:	223f      	movs	r2, #63	; 0x3f
 800a53c:	409a      	lsls	r2, r3
 800a53e:	693b      	ldr	r3, [r7, #16]
 800a540:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	2200      	movs	r2, #0
 800a546:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	2201      	movs	r2, #1
 800a54e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a556:	2b00      	cmp	r3, #0
 800a558:	d07d      	beq.n	800a656 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a55e:	6878      	ldr	r0, [r7, #4]
 800a560:	4798      	blx	r3
        }
        return;
 800a562:	e078      	b.n	800a656 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d01c      	beq.n	800a5ac <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d108      	bne.n	800a592 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a584:	2b00      	cmp	r3, #0
 800a586:	d030      	beq.n	800a5ea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a58c:	6878      	ldr	r0, [r7, #4]
 800a58e:	4798      	blx	r3
 800a590:	e02b      	b.n	800a5ea <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a596:	2b00      	cmp	r3, #0
 800a598:	d027      	beq.n	800a5ea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a59e:	6878      	ldr	r0, [r7, #4]
 800a5a0:	4798      	blx	r3
 800a5a2:	e022      	b.n	800a5ea <HAL_DMA_IRQHandler+0x29e>
 800a5a4:	20000054 	.word	0x20000054
 800a5a8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d10f      	bne.n	800a5da <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	681a      	ldr	r2, [r3, #0]
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	f022 0210 	bic.w	r2, r2, #16
 800a5c8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2201      	movs	r2, #1
 800a5d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d003      	beq.n	800a5ea <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5e6:	6878      	ldr	r0, [r7, #4]
 800a5e8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d032      	beq.n	800a658 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a5f6:	f003 0301 	and.w	r3, r3, #1
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d022      	beq.n	800a644 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	2205      	movs	r2, #5
 800a602:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	681a      	ldr	r2, [r3, #0]
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	f022 0201 	bic.w	r2, r2, #1
 800a614:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800a616:	68bb      	ldr	r3, [r7, #8]
 800a618:	3301      	adds	r3, #1
 800a61a:	60bb      	str	r3, [r7, #8]
 800a61c:	697a      	ldr	r2, [r7, #20]
 800a61e:	429a      	cmp	r2, r3
 800a620:	d307      	bcc.n	800a632 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	f003 0301 	and.w	r3, r3, #1
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d1f2      	bne.n	800a616 <HAL_DMA_IRQHandler+0x2ca>
 800a630:	e000      	b.n	800a634 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800a632:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	2200      	movs	r2, #0
 800a638:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	2201      	movs	r2, #1
 800a640:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d005      	beq.n	800a658 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a650:	6878      	ldr	r0, [r7, #4]
 800a652:	4798      	blx	r3
 800a654:	e000      	b.n	800a658 <HAL_DMA_IRQHandler+0x30c>
        return;
 800a656:	bf00      	nop
    }
  }
}
 800a658:	3718      	adds	r7, #24
 800a65a:	46bd      	mov	sp, r7
 800a65c:	bd80      	pop	{r7, pc}
 800a65e:	bf00      	nop

0800a660 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a660:	b480      	push	{r7}
 800a662:	b085      	sub	sp, #20
 800a664:	af00      	add	r7, sp, #0
 800a666:	60f8      	str	r0, [r7, #12]
 800a668:	60b9      	str	r1, [r7, #8]
 800a66a:	607a      	str	r2, [r7, #4]
 800a66c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	681a      	ldr	r2, [r3, #0]
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a67c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	683a      	ldr	r2, [r7, #0]
 800a684:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	689b      	ldr	r3, [r3, #8]
 800a68a:	2b40      	cmp	r3, #64	; 0x40
 800a68c:	d108      	bne.n	800a6a0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	687a      	ldr	r2, [r7, #4]
 800a694:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	68ba      	ldr	r2, [r7, #8]
 800a69c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800a69e:	e007      	b.n	800a6b0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	68ba      	ldr	r2, [r7, #8]
 800a6a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	687a      	ldr	r2, [r7, #4]
 800a6ae:	60da      	str	r2, [r3, #12]
}
 800a6b0:	bf00      	nop
 800a6b2:	3714      	adds	r7, #20
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	bc80      	pop	{r7}
 800a6b8:	4770      	bx	lr
	...

0800a6bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800a6bc:	b480      	push	{r7}
 800a6be:	b085      	sub	sp, #20
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	b2db      	uxtb	r3, r3
 800a6ca:	3b10      	subs	r3, #16
 800a6cc:	4a13      	ldr	r2, [pc, #76]	; (800a71c <DMA_CalcBaseAndBitshift+0x60>)
 800a6ce:	fba2 2303 	umull	r2, r3, r2, r3
 800a6d2:	091b      	lsrs	r3, r3, #4
 800a6d4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800a6d6:	4a12      	ldr	r2, [pc, #72]	; (800a720 <DMA_CalcBaseAndBitshift+0x64>)
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	4413      	add	r3, r2
 800a6dc:	781b      	ldrb	r3, [r3, #0]
 800a6de:	461a      	mov	r2, r3
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	2b03      	cmp	r3, #3
 800a6e8:	d909      	bls.n	800a6fe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800a6f2:	f023 0303 	bic.w	r3, r3, #3
 800a6f6:	1d1a      	adds	r2, r3, #4
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	659a      	str	r2, [r3, #88]	; 0x58
 800a6fc:	e007      	b.n	800a70e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800a706:	f023 0303 	bic.w	r3, r3, #3
 800a70a:	687a      	ldr	r2, [r7, #4]
 800a70c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800a712:	4618      	mov	r0, r3
 800a714:	3714      	adds	r7, #20
 800a716:	46bd      	mov	sp, r7
 800a718:	bc80      	pop	{r7}
 800a71a:	4770      	bx	lr
 800a71c:	aaaaaaab 	.word	0xaaaaaaab
 800a720:	08010c34 	.word	0x08010c34

0800a724 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800a724:	b480      	push	{r7}
 800a726:	b085      	sub	sp, #20
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a72c:	2300      	movs	r3, #0
 800a72e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a734:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	699b      	ldr	r3, [r3, #24]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d11f      	bne.n	800a77e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800a73e:	68bb      	ldr	r3, [r7, #8]
 800a740:	2b03      	cmp	r3, #3
 800a742:	d855      	bhi.n	800a7f0 <DMA_CheckFifoParam+0xcc>
 800a744:	a201      	add	r2, pc, #4	; (adr r2, 800a74c <DMA_CheckFifoParam+0x28>)
 800a746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a74a:	bf00      	nop
 800a74c:	0800a75d 	.word	0x0800a75d
 800a750:	0800a76f 	.word	0x0800a76f
 800a754:	0800a75d 	.word	0x0800a75d
 800a758:	0800a7f1 	.word	0x0800a7f1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a760:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a764:	2b00      	cmp	r3, #0
 800a766:	d045      	beq.n	800a7f4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800a768:	2301      	movs	r3, #1
 800a76a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a76c:	e042      	b.n	800a7f4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a772:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800a776:	d13f      	bne.n	800a7f8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800a778:	2301      	movs	r3, #1
 800a77a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a77c:	e03c      	b.n	800a7f8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	699b      	ldr	r3, [r3, #24]
 800a782:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a786:	d121      	bne.n	800a7cc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800a788:	68bb      	ldr	r3, [r7, #8]
 800a78a:	2b03      	cmp	r3, #3
 800a78c:	d836      	bhi.n	800a7fc <DMA_CheckFifoParam+0xd8>
 800a78e:	a201      	add	r2, pc, #4	; (adr r2, 800a794 <DMA_CheckFifoParam+0x70>)
 800a790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a794:	0800a7a5 	.word	0x0800a7a5
 800a798:	0800a7ab 	.word	0x0800a7ab
 800a79c:	0800a7a5 	.word	0x0800a7a5
 800a7a0:	0800a7bd 	.word	0x0800a7bd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800a7a4:	2301      	movs	r3, #1
 800a7a6:	73fb      	strb	r3, [r7, #15]
      break;
 800a7a8:	e02f      	b.n	800a80a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d024      	beq.n	800a800 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800a7b6:	2301      	movs	r3, #1
 800a7b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a7ba:	e021      	b.n	800a800 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7c0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800a7c4:	d11e      	bne.n	800a804 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800a7c6:	2301      	movs	r3, #1
 800a7c8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800a7ca:	e01b      	b.n	800a804 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800a7cc:	68bb      	ldr	r3, [r7, #8]
 800a7ce:	2b02      	cmp	r3, #2
 800a7d0:	d902      	bls.n	800a7d8 <DMA_CheckFifoParam+0xb4>
 800a7d2:	2b03      	cmp	r3, #3
 800a7d4:	d003      	beq.n	800a7de <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800a7d6:	e018      	b.n	800a80a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800a7d8:	2301      	movs	r3, #1
 800a7da:	73fb      	strb	r3, [r7, #15]
      break;
 800a7dc:	e015      	b.n	800a80a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d00e      	beq.n	800a808 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800a7ea:	2301      	movs	r3, #1
 800a7ec:	73fb      	strb	r3, [r7, #15]
      break;
 800a7ee:	e00b      	b.n	800a808 <DMA_CheckFifoParam+0xe4>
      break;
 800a7f0:	bf00      	nop
 800a7f2:	e00a      	b.n	800a80a <DMA_CheckFifoParam+0xe6>
      break;
 800a7f4:	bf00      	nop
 800a7f6:	e008      	b.n	800a80a <DMA_CheckFifoParam+0xe6>
      break;
 800a7f8:	bf00      	nop
 800a7fa:	e006      	b.n	800a80a <DMA_CheckFifoParam+0xe6>
      break;
 800a7fc:	bf00      	nop
 800a7fe:	e004      	b.n	800a80a <DMA_CheckFifoParam+0xe6>
      break;
 800a800:	bf00      	nop
 800a802:	e002      	b.n	800a80a <DMA_CheckFifoParam+0xe6>
      break;   
 800a804:	bf00      	nop
 800a806:	e000      	b.n	800a80a <DMA_CheckFifoParam+0xe6>
      break;
 800a808:	bf00      	nop
    }
  } 
  
  return status; 
 800a80a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a80c:	4618      	mov	r0, r3
 800a80e:	3714      	adds	r7, #20
 800a810:	46bd      	mov	sp, r7
 800a812:	bc80      	pop	{r7}
 800a814:	4770      	bx	lr
 800a816:	bf00      	nop

0800a818 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a818:	b480      	push	{r7}
 800a81a:	b087      	sub	sp, #28
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	6078      	str	r0, [r7, #4]
 800a820:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800a822:	2300      	movs	r3, #0
 800a824:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800a826:	e16f      	b.n	800ab08 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800a828:	683b      	ldr	r3, [r7, #0]
 800a82a:	681a      	ldr	r2, [r3, #0]
 800a82c:	2101      	movs	r1, #1
 800a82e:	697b      	ldr	r3, [r7, #20]
 800a830:	fa01 f303 	lsl.w	r3, r1, r3
 800a834:	4013      	ands	r3, r2
 800a836:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	f000 8161 	beq.w	800ab02 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800a840:	683b      	ldr	r3, [r7, #0]
 800a842:	685b      	ldr	r3, [r3, #4]
 800a844:	2b01      	cmp	r3, #1
 800a846:	d00b      	beq.n	800a860 <HAL_GPIO_Init+0x48>
 800a848:	683b      	ldr	r3, [r7, #0]
 800a84a:	685b      	ldr	r3, [r3, #4]
 800a84c:	2b02      	cmp	r3, #2
 800a84e:	d007      	beq.n	800a860 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800a854:	2b11      	cmp	r3, #17
 800a856:	d003      	beq.n	800a860 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a858:	683b      	ldr	r3, [r7, #0]
 800a85a:	685b      	ldr	r3, [r3, #4]
 800a85c:	2b12      	cmp	r3, #18
 800a85e:	d130      	bne.n	800a8c2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	689b      	ldr	r3, [r3, #8]
 800a864:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800a866:	697b      	ldr	r3, [r7, #20]
 800a868:	005b      	lsls	r3, r3, #1
 800a86a:	2203      	movs	r2, #3
 800a86c:	fa02 f303 	lsl.w	r3, r2, r3
 800a870:	43db      	mvns	r3, r3
 800a872:	693a      	ldr	r2, [r7, #16]
 800a874:	4013      	ands	r3, r2
 800a876:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800a878:	683b      	ldr	r3, [r7, #0]
 800a87a:	68da      	ldr	r2, [r3, #12]
 800a87c:	697b      	ldr	r3, [r7, #20]
 800a87e:	005b      	lsls	r3, r3, #1
 800a880:	fa02 f303 	lsl.w	r3, r2, r3
 800a884:	693a      	ldr	r2, [r7, #16]
 800a886:	4313      	orrs	r3, r2
 800a888:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	693a      	ldr	r2, [r7, #16]
 800a88e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	685b      	ldr	r3, [r3, #4]
 800a894:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a896:	2201      	movs	r2, #1
 800a898:	697b      	ldr	r3, [r7, #20]
 800a89a:	fa02 f303 	lsl.w	r3, r2, r3
 800a89e:	43db      	mvns	r3, r3
 800a8a0:	693a      	ldr	r2, [r7, #16]
 800a8a2:	4013      	ands	r3, r2
 800a8a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800a8a6:	683b      	ldr	r3, [r7, #0]
 800a8a8:	685b      	ldr	r3, [r3, #4]
 800a8aa:	091b      	lsrs	r3, r3, #4
 800a8ac:	f003 0201 	and.w	r2, r3, #1
 800a8b0:	697b      	ldr	r3, [r7, #20]
 800a8b2:	fa02 f303 	lsl.w	r3, r2, r3
 800a8b6:	693a      	ldr	r2, [r7, #16]
 800a8b8:	4313      	orrs	r3, r2
 800a8ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	693a      	ldr	r2, [r7, #16]
 800a8c0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	68db      	ldr	r3, [r3, #12]
 800a8c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800a8c8:	697b      	ldr	r3, [r7, #20]
 800a8ca:	005b      	lsls	r3, r3, #1
 800a8cc:	2203      	movs	r2, #3
 800a8ce:	fa02 f303 	lsl.w	r3, r2, r3
 800a8d2:	43db      	mvns	r3, r3
 800a8d4:	693a      	ldr	r2, [r7, #16]
 800a8d6:	4013      	ands	r3, r2
 800a8d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800a8da:	683b      	ldr	r3, [r7, #0]
 800a8dc:	689a      	ldr	r2, [r3, #8]
 800a8de:	697b      	ldr	r3, [r7, #20]
 800a8e0:	005b      	lsls	r3, r3, #1
 800a8e2:	fa02 f303 	lsl.w	r3, r2, r3
 800a8e6:	693a      	ldr	r2, [r7, #16]
 800a8e8:	4313      	orrs	r3, r2
 800a8ea:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	693a      	ldr	r2, [r7, #16]
 800a8f0:	60da      	str	r2, [r3, #12]

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	685b      	ldr	r3, [r3, #4]
 800a8f6:	2b02      	cmp	r3, #2
 800a8f8:	d003      	beq.n	800a902 <HAL_GPIO_Init+0xea>
 800a8fa:	683b      	ldr	r3, [r7, #0]
 800a8fc:	685b      	ldr	r3, [r3, #4]
 800a8fe:	2b12      	cmp	r3, #18
 800a900:	d123      	bne.n	800a94a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800a902:	697b      	ldr	r3, [r7, #20]
 800a904:	08da      	lsrs	r2, r3, #3
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	3208      	adds	r2, #8
 800a90a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a90e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800a910:	697b      	ldr	r3, [r7, #20]
 800a912:	f003 0307 	and.w	r3, r3, #7
 800a916:	009b      	lsls	r3, r3, #2
 800a918:	220f      	movs	r2, #15
 800a91a:	fa02 f303 	lsl.w	r3, r2, r3
 800a91e:	43db      	mvns	r3, r3
 800a920:	693a      	ldr	r2, [r7, #16]
 800a922:	4013      	ands	r3, r2
 800a924:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800a926:	683b      	ldr	r3, [r7, #0]
 800a928:	691a      	ldr	r2, [r3, #16]
 800a92a:	697b      	ldr	r3, [r7, #20]
 800a92c:	f003 0307 	and.w	r3, r3, #7
 800a930:	009b      	lsls	r3, r3, #2
 800a932:	fa02 f303 	lsl.w	r3, r2, r3
 800a936:	693a      	ldr	r2, [r7, #16]
 800a938:	4313      	orrs	r3, r2
 800a93a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800a93c:	697b      	ldr	r3, [r7, #20]
 800a93e:	08da      	lsrs	r2, r3, #3
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	3208      	adds	r2, #8
 800a944:	6939      	ldr	r1, [r7, #16]
 800a946:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800a950:	697b      	ldr	r3, [r7, #20]
 800a952:	005b      	lsls	r3, r3, #1
 800a954:	2203      	movs	r2, #3
 800a956:	fa02 f303 	lsl.w	r3, r2, r3
 800a95a:	43db      	mvns	r3, r3
 800a95c:	693a      	ldr	r2, [r7, #16]
 800a95e:	4013      	ands	r3, r2
 800a960:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800a962:	683b      	ldr	r3, [r7, #0]
 800a964:	685b      	ldr	r3, [r3, #4]
 800a966:	f003 0203 	and.w	r2, r3, #3
 800a96a:	697b      	ldr	r3, [r7, #20]
 800a96c:	005b      	lsls	r3, r3, #1
 800a96e:	fa02 f303 	lsl.w	r3, r2, r3
 800a972:	693a      	ldr	r2, [r7, #16]
 800a974:	4313      	orrs	r3, r2
 800a976:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	693a      	ldr	r2, [r7, #16]
 800a97c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800a97e:	683b      	ldr	r3, [r7, #0]
 800a980:	685b      	ldr	r3, [r3, #4]
 800a982:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a986:	2b00      	cmp	r3, #0
 800a988:	f000 80bb 	beq.w	800ab02 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a98c:	2300      	movs	r3, #0
 800a98e:	60bb      	str	r3, [r7, #8]
 800a990:	4b64      	ldr	r3, [pc, #400]	; (800ab24 <HAL_GPIO_Init+0x30c>)
 800a992:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a994:	4a63      	ldr	r2, [pc, #396]	; (800ab24 <HAL_GPIO_Init+0x30c>)
 800a996:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a99a:	6453      	str	r3, [r2, #68]	; 0x44
 800a99c:	4b61      	ldr	r3, [pc, #388]	; (800ab24 <HAL_GPIO_Init+0x30c>)
 800a99e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a9a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a9a4:	60bb      	str	r3, [r7, #8]
 800a9a6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800a9a8:	4a5f      	ldr	r2, [pc, #380]	; (800ab28 <HAL_GPIO_Init+0x310>)
 800a9aa:	697b      	ldr	r3, [r7, #20]
 800a9ac:	089b      	lsrs	r3, r3, #2
 800a9ae:	3302      	adds	r3, #2
 800a9b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a9b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800a9b6:	697b      	ldr	r3, [r7, #20]
 800a9b8:	f003 0303 	and.w	r3, r3, #3
 800a9bc:	009b      	lsls	r3, r3, #2
 800a9be:	220f      	movs	r2, #15
 800a9c0:	fa02 f303 	lsl.w	r3, r2, r3
 800a9c4:	43db      	mvns	r3, r3
 800a9c6:	693a      	ldr	r2, [r7, #16]
 800a9c8:	4013      	ands	r3, r2
 800a9ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	4a57      	ldr	r2, [pc, #348]	; (800ab2c <HAL_GPIO_Init+0x314>)
 800a9d0:	4293      	cmp	r3, r2
 800a9d2:	d031      	beq.n	800aa38 <HAL_GPIO_Init+0x220>
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	4a56      	ldr	r2, [pc, #344]	; (800ab30 <HAL_GPIO_Init+0x318>)
 800a9d8:	4293      	cmp	r3, r2
 800a9da:	d02b      	beq.n	800aa34 <HAL_GPIO_Init+0x21c>
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	4a55      	ldr	r2, [pc, #340]	; (800ab34 <HAL_GPIO_Init+0x31c>)
 800a9e0:	4293      	cmp	r3, r2
 800a9e2:	d025      	beq.n	800aa30 <HAL_GPIO_Init+0x218>
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	4a54      	ldr	r2, [pc, #336]	; (800ab38 <HAL_GPIO_Init+0x320>)
 800a9e8:	4293      	cmp	r3, r2
 800a9ea:	d01f      	beq.n	800aa2c <HAL_GPIO_Init+0x214>
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	4a53      	ldr	r2, [pc, #332]	; (800ab3c <HAL_GPIO_Init+0x324>)
 800a9f0:	4293      	cmp	r3, r2
 800a9f2:	d019      	beq.n	800aa28 <HAL_GPIO_Init+0x210>
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	4a52      	ldr	r2, [pc, #328]	; (800ab40 <HAL_GPIO_Init+0x328>)
 800a9f8:	4293      	cmp	r3, r2
 800a9fa:	d013      	beq.n	800aa24 <HAL_GPIO_Init+0x20c>
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	4a51      	ldr	r2, [pc, #324]	; (800ab44 <HAL_GPIO_Init+0x32c>)
 800aa00:	4293      	cmp	r3, r2
 800aa02:	d00d      	beq.n	800aa20 <HAL_GPIO_Init+0x208>
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	4a50      	ldr	r2, [pc, #320]	; (800ab48 <HAL_GPIO_Init+0x330>)
 800aa08:	4293      	cmp	r3, r2
 800aa0a:	d007      	beq.n	800aa1c <HAL_GPIO_Init+0x204>
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	4a4f      	ldr	r2, [pc, #316]	; (800ab4c <HAL_GPIO_Init+0x334>)
 800aa10:	4293      	cmp	r3, r2
 800aa12:	d101      	bne.n	800aa18 <HAL_GPIO_Init+0x200>
 800aa14:	2308      	movs	r3, #8
 800aa16:	e010      	b.n	800aa3a <HAL_GPIO_Init+0x222>
 800aa18:	2309      	movs	r3, #9
 800aa1a:	e00e      	b.n	800aa3a <HAL_GPIO_Init+0x222>
 800aa1c:	2307      	movs	r3, #7
 800aa1e:	e00c      	b.n	800aa3a <HAL_GPIO_Init+0x222>
 800aa20:	2306      	movs	r3, #6
 800aa22:	e00a      	b.n	800aa3a <HAL_GPIO_Init+0x222>
 800aa24:	2305      	movs	r3, #5
 800aa26:	e008      	b.n	800aa3a <HAL_GPIO_Init+0x222>
 800aa28:	2304      	movs	r3, #4
 800aa2a:	e006      	b.n	800aa3a <HAL_GPIO_Init+0x222>
 800aa2c:	2303      	movs	r3, #3
 800aa2e:	e004      	b.n	800aa3a <HAL_GPIO_Init+0x222>
 800aa30:	2302      	movs	r3, #2
 800aa32:	e002      	b.n	800aa3a <HAL_GPIO_Init+0x222>
 800aa34:	2301      	movs	r3, #1
 800aa36:	e000      	b.n	800aa3a <HAL_GPIO_Init+0x222>
 800aa38:	2300      	movs	r3, #0
 800aa3a:	697a      	ldr	r2, [r7, #20]
 800aa3c:	f002 0203 	and.w	r2, r2, #3
 800aa40:	0092      	lsls	r2, r2, #2
 800aa42:	4093      	lsls	r3, r2
 800aa44:	461a      	mov	r2, r3
 800aa46:	693b      	ldr	r3, [r7, #16]
 800aa48:	4313      	orrs	r3, r2
 800aa4a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800aa4c:	4936      	ldr	r1, [pc, #216]	; (800ab28 <HAL_GPIO_Init+0x310>)
 800aa4e:	697b      	ldr	r3, [r7, #20]
 800aa50:	089b      	lsrs	r3, r3, #2
 800aa52:	3302      	adds	r3, #2
 800aa54:	693a      	ldr	r2, [r7, #16]
 800aa56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800aa5a:	4b3d      	ldr	r3, [pc, #244]	; (800ab50 <HAL_GPIO_Init+0x338>)
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	43db      	mvns	r3, r3
 800aa64:	693a      	ldr	r2, [r7, #16]
 800aa66:	4013      	ands	r3, r2
 800aa68:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800aa6a:	683b      	ldr	r3, [r7, #0]
 800aa6c:	685b      	ldr	r3, [r3, #4]
 800aa6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d003      	beq.n	800aa7e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800aa76:	693a      	ldr	r2, [r7, #16]
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	4313      	orrs	r3, r2
 800aa7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800aa7e:	4a34      	ldr	r2, [pc, #208]	; (800ab50 <HAL_GPIO_Init+0x338>)
 800aa80:	693b      	ldr	r3, [r7, #16]
 800aa82:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800aa84:	4b32      	ldr	r3, [pc, #200]	; (800ab50 <HAL_GPIO_Init+0x338>)
 800aa86:	685b      	ldr	r3, [r3, #4]
 800aa88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	43db      	mvns	r3, r3
 800aa8e:	693a      	ldr	r2, [r7, #16]
 800aa90:	4013      	ands	r3, r2
 800aa92:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800aa94:	683b      	ldr	r3, [r7, #0]
 800aa96:	685b      	ldr	r3, [r3, #4]
 800aa98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d003      	beq.n	800aaa8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800aaa0:	693a      	ldr	r2, [r7, #16]
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	4313      	orrs	r3, r2
 800aaa6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800aaa8:	4a29      	ldr	r2, [pc, #164]	; (800ab50 <HAL_GPIO_Init+0x338>)
 800aaaa:	693b      	ldr	r3, [r7, #16]
 800aaac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800aaae:	4b28      	ldr	r3, [pc, #160]	; (800ab50 <HAL_GPIO_Init+0x338>)
 800aab0:	689b      	ldr	r3, [r3, #8]
 800aab2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	43db      	mvns	r3, r3
 800aab8:	693a      	ldr	r2, [r7, #16]
 800aaba:	4013      	ands	r3, r2
 800aabc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800aabe:	683b      	ldr	r3, [r7, #0]
 800aac0:	685b      	ldr	r3, [r3, #4]
 800aac2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d003      	beq.n	800aad2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800aaca:	693a      	ldr	r2, [r7, #16]
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	4313      	orrs	r3, r2
 800aad0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800aad2:	4a1f      	ldr	r2, [pc, #124]	; (800ab50 <HAL_GPIO_Init+0x338>)
 800aad4:	693b      	ldr	r3, [r7, #16]
 800aad6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800aad8:	4b1d      	ldr	r3, [pc, #116]	; (800ab50 <HAL_GPIO_Init+0x338>)
 800aada:	68db      	ldr	r3, [r3, #12]
 800aadc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	43db      	mvns	r3, r3
 800aae2:	693a      	ldr	r2, [r7, #16]
 800aae4:	4013      	ands	r3, r2
 800aae6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800aae8:	683b      	ldr	r3, [r7, #0]
 800aaea:	685b      	ldr	r3, [r3, #4]
 800aaec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d003      	beq.n	800aafc <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 800aaf4:	693a      	ldr	r2, [r7, #16]
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	4313      	orrs	r3, r2
 800aafa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800aafc:	4a14      	ldr	r2, [pc, #80]	; (800ab50 <HAL_GPIO_Init+0x338>)
 800aafe:	693b      	ldr	r3, [r7, #16]
 800ab00:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800ab02:	697b      	ldr	r3, [r7, #20]
 800ab04:	3301      	adds	r3, #1
 800ab06:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	681a      	ldr	r2, [r3, #0]
 800ab0c:	697b      	ldr	r3, [r7, #20]
 800ab0e:	fa22 f303 	lsr.w	r3, r2, r3
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	f47f ae88 	bne.w	800a828 <HAL_GPIO_Init+0x10>
  }
}
 800ab18:	bf00      	nop
 800ab1a:	371c      	adds	r7, #28
 800ab1c:	46bd      	mov	sp, r7
 800ab1e:	bc80      	pop	{r7}
 800ab20:	4770      	bx	lr
 800ab22:	bf00      	nop
 800ab24:	40023800 	.word	0x40023800
 800ab28:	40013800 	.word	0x40013800
 800ab2c:	40020000 	.word	0x40020000
 800ab30:	40020400 	.word	0x40020400
 800ab34:	40020800 	.word	0x40020800
 800ab38:	40020c00 	.word	0x40020c00
 800ab3c:	40021000 	.word	0x40021000
 800ab40:	40021400 	.word	0x40021400
 800ab44:	40021800 	.word	0x40021800
 800ab48:	40021c00 	.word	0x40021c00
 800ab4c:	40022000 	.word	0x40022000
 800ab50:	40013c00 	.word	0x40013c00

0800ab54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800ab54:	b480      	push	{r7}
 800ab56:	b083      	sub	sp, #12
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
 800ab5c:	460b      	mov	r3, r1
 800ab5e:	807b      	strh	r3, [r7, #2]
 800ab60:	4613      	mov	r3, r2
 800ab62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800ab64:	787b      	ldrb	r3, [r7, #1]
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d003      	beq.n	800ab72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800ab6a:	887a      	ldrh	r2, [r7, #2]
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800ab70:	e003      	b.n	800ab7a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800ab72:	887b      	ldrh	r3, [r7, #2]
 800ab74:	041a      	lsls	r2, r3, #16
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	619a      	str	r2, [r3, #24]
}
 800ab7a:	bf00      	nop
 800ab7c:	370c      	adds	r7, #12
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	bc80      	pop	{r7}
 800ab82:	4770      	bx	lr

0800ab84 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800ab84:	b480      	push	{r7}
 800ab86:	b085      	sub	sp, #20
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
 800ab8c:	460b      	mov	r3, r1
 800ab8e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	695b      	ldr	r3, [r3, #20]
 800ab94:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800ab96:	887a      	ldrh	r2, [r7, #2]
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	4013      	ands	r3, r2
 800ab9c:	041a      	lsls	r2, r3, #16
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	43d9      	mvns	r1, r3
 800aba2:	887b      	ldrh	r3, [r7, #2]
 800aba4:	400b      	ands	r3, r1
 800aba6:	431a      	orrs	r2, r3
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	619a      	str	r2, [r3, #24]
}
 800abac:	bf00      	nop
 800abae:	3714      	adds	r7, #20
 800abb0:	46bd      	mov	sp, r7
 800abb2:	bc80      	pop	{r7}
 800abb4:	4770      	bx	lr
	...

0800abb8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800abb8:	b580      	push	{r7, lr}
 800abba:	b084      	sub	sp, #16
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d101      	bne.n	800abca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800abc6:	2301      	movs	r3, #1
 800abc8:	e11f      	b.n	800ae0a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800abd0:	b2db      	uxtb	r3, r3
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d106      	bne.n	800abe4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	2200      	movs	r2, #0
 800abda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800abde:	6878      	ldr	r0, [r7, #4]
 800abe0:	f7fb faa0 	bl	8006124 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	2224      	movs	r2, #36	; 0x24
 800abe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	681a      	ldr	r2, [r3, #0]
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	f022 0201 	bic.w	r2, r2, #1
 800abfa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	681a      	ldr	r2, [r3, #0]
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ac0a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	681a      	ldr	r2, [r3, #0]
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800ac1a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800ac1c:	f001 fb08 	bl	800c230 <HAL_RCC_GetPCLK1Freq>
 800ac20:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	685b      	ldr	r3, [r3, #4]
 800ac26:	4a7b      	ldr	r2, [pc, #492]	; (800ae14 <HAL_I2C_Init+0x25c>)
 800ac28:	4293      	cmp	r3, r2
 800ac2a:	d807      	bhi.n	800ac3c <HAL_I2C_Init+0x84>
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	4a7a      	ldr	r2, [pc, #488]	; (800ae18 <HAL_I2C_Init+0x260>)
 800ac30:	4293      	cmp	r3, r2
 800ac32:	bf94      	ite	ls
 800ac34:	2301      	movls	r3, #1
 800ac36:	2300      	movhi	r3, #0
 800ac38:	b2db      	uxtb	r3, r3
 800ac3a:	e006      	b.n	800ac4a <HAL_I2C_Init+0x92>
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	4a77      	ldr	r2, [pc, #476]	; (800ae1c <HAL_I2C_Init+0x264>)
 800ac40:	4293      	cmp	r3, r2
 800ac42:	bf94      	ite	ls
 800ac44:	2301      	movls	r3, #1
 800ac46:	2300      	movhi	r3, #0
 800ac48:	b2db      	uxtb	r3, r3
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d001      	beq.n	800ac52 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800ac4e:	2301      	movs	r3, #1
 800ac50:	e0db      	b.n	800ae0a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	4a72      	ldr	r2, [pc, #456]	; (800ae20 <HAL_I2C_Init+0x268>)
 800ac56:	fba2 2303 	umull	r2, r3, r2, r3
 800ac5a:	0c9b      	lsrs	r3, r3, #18
 800ac5c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	685b      	ldr	r3, [r3, #4]
 800ac64:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	68ba      	ldr	r2, [r7, #8]
 800ac6e:	430a      	orrs	r2, r1
 800ac70:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	6a1b      	ldr	r3, [r3, #32]
 800ac78:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	685b      	ldr	r3, [r3, #4]
 800ac80:	4a64      	ldr	r2, [pc, #400]	; (800ae14 <HAL_I2C_Init+0x25c>)
 800ac82:	4293      	cmp	r3, r2
 800ac84:	d802      	bhi.n	800ac8c <HAL_I2C_Init+0xd4>
 800ac86:	68bb      	ldr	r3, [r7, #8]
 800ac88:	3301      	adds	r3, #1
 800ac8a:	e009      	b.n	800aca0 <HAL_I2C_Init+0xe8>
 800ac8c:	68bb      	ldr	r3, [r7, #8]
 800ac8e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800ac92:	fb02 f303 	mul.w	r3, r2, r3
 800ac96:	4a63      	ldr	r2, [pc, #396]	; (800ae24 <HAL_I2C_Init+0x26c>)
 800ac98:	fba2 2303 	umull	r2, r3, r2, r3
 800ac9c:	099b      	lsrs	r3, r3, #6
 800ac9e:	3301      	adds	r3, #1
 800aca0:	687a      	ldr	r2, [r7, #4]
 800aca2:	6812      	ldr	r2, [r2, #0]
 800aca4:	430b      	orrs	r3, r1
 800aca6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	69db      	ldr	r3, [r3, #28]
 800acae:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800acb2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	685b      	ldr	r3, [r3, #4]
 800acba:	4956      	ldr	r1, [pc, #344]	; (800ae14 <HAL_I2C_Init+0x25c>)
 800acbc:	428b      	cmp	r3, r1
 800acbe:	d80d      	bhi.n	800acdc <HAL_I2C_Init+0x124>
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	1e59      	subs	r1, r3, #1
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	685b      	ldr	r3, [r3, #4]
 800acc8:	005b      	lsls	r3, r3, #1
 800acca:	fbb1 f3f3 	udiv	r3, r1, r3
 800acce:	3301      	adds	r3, #1
 800acd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800acd4:	2b04      	cmp	r3, #4
 800acd6:	bf38      	it	cc
 800acd8:	2304      	movcc	r3, #4
 800acda:	e04f      	b.n	800ad7c <HAL_I2C_Init+0x1c4>
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	689b      	ldr	r3, [r3, #8]
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d111      	bne.n	800ad08 <HAL_I2C_Init+0x150>
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	1e58      	subs	r0, r3, #1
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	6859      	ldr	r1, [r3, #4]
 800acec:	460b      	mov	r3, r1
 800acee:	005b      	lsls	r3, r3, #1
 800acf0:	440b      	add	r3, r1
 800acf2:	fbb0 f3f3 	udiv	r3, r0, r3
 800acf6:	3301      	adds	r3, #1
 800acf8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	bf0c      	ite	eq
 800ad00:	2301      	moveq	r3, #1
 800ad02:	2300      	movne	r3, #0
 800ad04:	b2db      	uxtb	r3, r3
 800ad06:	e012      	b.n	800ad2e <HAL_I2C_Init+0x176>
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	1e58      	subs	r0, r3, #1
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	6859      	ldr	r1, [r3, #4]
 800ad10:	460b      	mov	r3, r1
 800ad12:	009b      	lsls	r3, r3, #2
 800ad14:	440b      	add	r3, r1
 800ad16:	0099      	lsls	r1, r3, #2
 800ad18:	440b      	add	r3, r1
 800ad1a:	fbb0 f3f3 	udiv	r3, r0, r3
 800ad1e:	3301      	adds	r3, #1
 800ad20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	bf0c      	ite	eq
 800ad28:	2301      	moveq	r3, #1
 800ad2a:	2300      	movne	r3, #0
 800ad2c:	b2db      	uxtb	r3, r3
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d001      	beq.n	800ad36 <HAL_I2C_Init+0x17e>
 800ad32:	2301      	movs	r3, #1
 800ad34:	e022      	b.n	800ad7c <HAL_I2C_Init+0x1c4>
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	689b      	ldr	r3, [r3, #8]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d10e      	bne.n	800ad5c <HAL_I2C_Init+0x1a4>
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	1e58      	subs	r0, r3, #1
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	6859      	ldr	r1, [r3, #4]
 800ad46:	460b      	mov	r3, r1
 800ad48:	005b      	lsls	r3, r3, #1
 800ad4a:	440b      	add	r3, r1
 800ad4c:	fbb0 f3f3 	udiv	r3, r0, r3
 800ad50:	3301      	adds	r3, #1
 800ad52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ad56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ad5a:	e00f      	b.n	800ad7c <HAL_I2C_Init+0x1c4>
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	1e58      	subs	r0, r3, #1
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	6859      	ldr	r1, [r3, #4]
 800ad64:	460b      	mov	r3, r1
 800ad66:	009b      	lsls	r3, r3, #2
 800ad68:	440b      	add	r3, r1
 800ad6a:	0099      	lsls	r1, r3, #2
 800ad6c:	440b      	add	r3, r1
 800ad6e:	fbb0 f3f3 	udiv	r3, r0, r3
 800ad72:	3301      	adds	r3, #1
 800ad74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ad78:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800ad7c:	6879      	ldr	r1, [r7, #4]
 800ad7e:	6809      	ldr	r1, [r1, #0]
 800ad80:	4313      	orrs	r3, r2
 800ad82:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	69da      	ldr	r2, [r3, #28]
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	6a1b      	ldr	r3, [r3, #32]
 800ad96:	431a      	orrs	r2, r3
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	430a      	orrs	r2, r1
 800ad9e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	689b      	ldr	r3, [r3, #8]
 800ada6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800adaa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800adae:	687a      	ldr	r2, [r7, #4]
 800adb0:	6911      	ldr	r1, [r2, #16]
 800adb2:	687a      	ldr	r2, [r7, #4]
 800adb4:	68d2      	ldr	r2, [r2, #12]
 800adb6:	4311      	orrs	r1, r2
 800adb8:	687a      	ldr	r2, [r7, #4]
 800adba:	6812      	ldr	r2, [r2, #0]
 800adbc:	430b      	orrs	r3, r1
 800adbe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	68db      	ldr	r3, [r3, #12]
 800adc6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	695a      	ldr	r2, [r3, #20]
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	699b      	ldr	r3, [r3, #24]
 800add2:	431a      	orrs	r2, r3
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	430a      	orrs	r2, r1
 800adda:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	681a      	ldr	r2, [r3, #0]
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	f042 0201 	orr.w	r2, r2, #1
 800adea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	2200      	movs	r2, #0
 800adf0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	2220      	movs	r2, #32
 800adf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	2200      	movs	r2, #0
 800adfe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	2200      	movs	r2, #0
 800ae04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800ae08:	2300      	movs	r3, #0
}
 800ae0a:	4618      	mov	r0, r3
 800ae0c:	3710      	adds	r7, #16
 800ae0e:	46bd      	mov	sp, r7
 800ae10:	bd80      	pop	{r7, pc}
 800ae12:	bf00      	nop
 800ae14:	000186a0 	.word	0x000186a0
 800ae18:	001e847f 	.word	0x001e847f
 800ae1c:	003d08ff 	.word	0x003d08ff
 800ae20:	431bde83 	.word	0x431bde83
 800ae24:	10624dd3 	.word	0x10624dd3

0800ae28 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b088      	sub	sp, #32
 800ae2c:	af02      	add	r7, sp, #8
 800ae2e:	60f8      	str	r0, [r7, #12]
 800ae30:	607a      	str	r2, [r7, #4]
 800ae32:	461a      	mov	r2, r3
 800ae34:	460b      	mov	r3, r1
 800ae36:	817b      	strh	r3, [r7, #10]
 800ae38:	4613      	mov	r3, r2
 800ae3a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800ae3c:	f7fd fdc6 	bl	80089cc <HAL_GetTick>
 800ae40:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ae48:	b2db      	uxtb	r3, r3
 800ae4a:	2b20      	cmp	r3, #32
 800ae4c:	f040 80e0 	bne.w	800b010 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800ae50:	697b      	ldr	r3, [r7, #20]
 800ae52:	9300      	str	r3, [sp, #0]
 800ae54:	2319      	movs	r3, #25
 800ae56:	2201      	movs	r2, #1
 800ae58:	4970      	ldr	r1, [pc, #448]	; (800b01c <HAL_I2C_Master_Transmit+0x1f4>)
 800ae5a:	68f8      	ldr	r0, [r7, #12]
 800ae5c:	f000 fc22 	bl	800b6a4 <I2C_WaitOnFlagUntilTimeout>
 800ae60:	4603      	mov	r3, r0
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d001      	beq.n	800ae6a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800ae66:	2302      	movs	r3, #2
 800ae68:	e0d3      	b.n	800b012 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ae70:	2b01      	cmp	r3, #1
 800ae72:	d101      	bne.n	800ae78 <HAL_I2C_Master_Transmit+0x50>
 800ae74:	2302      	movs	r3, #2
 800ae76:	e0cc      	b.n	800b012 <HAL_I2C_Master_Transmit+0x1ea>
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	2201      	movs	r2, #1
 800ae7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	f003 0301 	and.w	r3, r3, #1
 800ae8a:	2b01      	cmp	r3, #1
 800ae8c:	d007      	beq.n	800ae9e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	681a      	ldr	r2, [r3, #0]
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	f042 0201 	orr.w	r2, r2, #1
 800ae9c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	681a      	ldr	r2, [r3, #0]
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800aeac:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	2221      	movs	r2, #33	; 0x21
 800aeb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	2210      	movs	r2, #16
 800aeba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	2200      	movs	r2, #0
 800aec2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	687a      	ldr	r2, [r7, #4]
 800aec8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	893a      	ldrh	r2, [r7, #8]
 800aece:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800aed4:	b29a      	uxth	r2, r3
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	4a50      	ldr	r2, [pc, #320]	; (800b020 <HAL_I2C_Master_Transmit+0x1f8>)
 800aede:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800aee0:	8979      	ldrh	r1, [r7, #10]
 800aee2:	697b      	ldr	r3, [r7, #20]
 800aee4:	6a3a      	ldr	r2, [r7, #32]
 800aee6:	68f8      	ldr	r0, [r7, #12]
 800aee8:	f000 fac4 	bl	800b474 <I2C_MasterRequestWrite>
 800aeec:	4603      	mov	r3, r0
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d001      	beq.n	800aef6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800aef2:	2301      	movs	r3, #1
 800aef4:	e08d      	b.n	800b012 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800aef6:	2300      	movs	r3, #0
 800aef8:	613b      	str	r3, [r7, #16]
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	695b      	ldr	r3, [r3, #20]
 800af00:	613b      	str	r3, [r7, #16]
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	699b      	ldr	r3, [r3, #24]
 800af08:	613b      	str	r3, [r7, #16]
 800af0a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800af0c:	e066      	b.n	800afdc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800af0e:	697a      	ldr	r2, [r7, #20]
 800af10:	6a39      	ldr	r1, [r7, #32]
 800af12:	68f8      	ldr	r0, [r7, #12]
 800af14:	f000 fc9c 	bl	800b850 <I2C_WaitOnTXEFlagUntilTimeout>
 800af18:	4603      	mov	r3, r0
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d00d      	beq.n	800af3a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af22:	2b04      	cmp	r3, #4
 800af24:	d107      	bne.n	800af36 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	681a      	ldr	r2, [r3, #0]
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800af34:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800af36:	2301      	movs	r3, #1
 800af38:	e06b      	b.n	800b012 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af3e:	781a      	ldrb	r2, [r3, #0]
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af4a:	1c5a      	adds	r2, r3, #1
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800af54:	b29b      	uxth	r3, r3
 800af56:	3b01      	subs	r3, #1
 800af58:	b29a      	uxth	r2, r3
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800af62:	3b01      	subs	r3, #1
 800af64:	b29a      	uxth	r2, r3
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	695b      	ldr	r3, [r3, #20]
 800af70:	f003 0304 	and.w	r3, r3, #4
 800af74:	2b04      	cmp	r3, #4
 800af76:	d11b      	bne.n	800afb0 <HAL_I2C_Master_Transmit+0x188>
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d017      	beq.n	800afb0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af84:	781a      	ldrb	r2, [r3, #0]
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af90:	1c5a      	adds	r2, r3, #1
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800af9a:	b29b      	uxth	r3, r3
 800af9c:	3b01      	subs	r3, #1
 800af9e:	b29a      	uxth	r2, r3
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800afa8:	3b01      	subs	r3, #1
 800afaa:	b29a      	uxth	r2, r3
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800afb0:	697a      	ldr	r2, [r7, #20]
 800afb2:	6a39      	ldr	r1, [r7, #32]
 800afb4:	68f8      	ldr	r0, [r7, #12]
 800afb6:	f000 fc8c 	bl	800b8d2 <I2C_WaitOnBTFFlagUntilTimeout>
 800afba:	4603      	mov	r3, r0
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d00d      	beq.n	800afdc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afc4:	2b04      	cmp	r3, #4
 800afc6:	d107      	bne.n	800afd8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	681a      	ldr	r2, [r3, #0]
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800afd6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800afd8:	2301      	movs	r3, #1
 800afda:	e01a      	b.n	800b012 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d194      	bne.n	800af0e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	681a      	ldr	r2, [r3, #0]
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800aff2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	2220      	movs	r2, #32
 800aff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	2200      	movs	r2, #0
 800b000:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	2200      	movs	r2, #0
 800b008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800b00c:	2300      	movs	r3, #0
 800b00e:	e000      	b.n	800b012 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800b010:	2302      	movs	r3, #2
  }
}
 800b012:	4618      	mov	r0, r3
 800b014:	3718      	adds	r7, #24
 800b016:	46bd      	mov	sp, r7
 800b018:	bd80      	pop	{r7, pc}
 800b01a:	bf00      	nop
 800b01c:	00100002 	.word	0x00100002
 800b020:	ffff0000 	.word	0xffff0000

0800b024 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b024:	b580      	push	{r7, lr}
 800b026:	b088      	sub	sp, #32
 800b028:	af02      	add	r7, sp, #8
 800b02a:	60f8      	str	r0, [r7, #12]
 800b02c:	4608      	mov	r0, r1
 800b02e:	4611      	mov	r1, r2
 800b030:	461a      	mov	r2, r3
 800b032:	4603      	mov	r3, r0
 800b034:	817b      	strh	r3, [r7, #10]
 800b036:	460b      	mov	r3, r1
 800b038:	813b      	strh	r3, [r7, #8]
 800b03a:	4613      	mov	r3, r2
 800b03c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800b03e:	f7fd fcc5 	bl	80089cc <HAL_GetTick>
 800b042:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b04a:	b2db      	uxtb	r3, r3
 800b04c:	2b20      	cmp	r3, #32
 800b04e:	f040 80d9 	bne.w	800b204 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800b052:	697b      	ldr	r3, [r7, #20]
 800b054:	9300      	str	r3, [sp, #0]
 800b056:	2319      	movs	r3, #25
 800b058:	2201      	movs	r2, #1
 800b05a:	496d      	ldr	r1, [pc, #436]	; (800b210 <HAL_I2C_Mem_Write+0x1ec>)
 800b05c:	68f8      	ldr	r0, [r7, #12]
 800b05e:	f000 fb21 	bl	800b6a4 <I2C_WaitOnFlagUntilTimeout>
 800b062:	4603      	mov	r3, r0
 800b064:	2b00      	cmp	r3, #0
 800b066:	d001      	beq.n	800b06c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800b068:	2302      	movs	r3, #2
 800b06a:	e0cc      	b.n	800b206 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b072:	2b01      	cmp	r3, #1
 800b074:	d101      	bne.n	800b07a <HAL_I2C_Mem_Write+0x56>
 800b076:	2302      	movs	r3, #2
 800b078:	e0c5      	b.n	800b206 <HAL_I2C_Mem_Write+0x1e2>
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	2201      	movs	r2, #1
 800b07e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	f003 0301 	and.w	r3, r3, #1
 800b08c:	2b01      	cmp	r3, #1
 800b08e:	d007      	beq.n	800b0a0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	681a      	ldr	r2, [r3, #0]
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	f042 0201 	orr.w	r2, r2, #1
 800b09e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	681a      	ldr	r2, [r3, #0]
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b0ae:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	2221      	movs	r2, #33	; 0x21
 800b0b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	2240      	movs	r2, #64	; 0x40
 800b0bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	2200      	movs	r2, #0
 800b0c4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	6a3a      	ldr	r2, [r7, #32]
 800b0ca:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b0d0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b0d6:	b29a      	uxth	r2, r3
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	4a4d      	ldr	r2, [pc, #308]	; (800b214 <HAL_I2C_Mem_Write+0x1f0>)
 800b0e0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800b0e2:	88f8      	ldrh	r0, [r7, #6]
 800b0e4:	893a      	ldrh	r2, [r7, #8]
 800b0e6:	8979      	ldrh	r1, [r7, #10]
 800b0e8:	697b      	ldr	r3, [r7, #20]
 800b0ea:	9301      	str	r3, [sp, #4]
 800b0ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0ee:	9300      	str	r3, [sp, #0]
 800b0f0:	4603      	mov	r3, r0
 800b0f2:	68f8      	ldr	r0, [r7, #12]
 800b0f4:	f000 fa40 	bl	800b578 <I2C_RequestMemoryWrite>
 800b0f8:	4603      	mov	r3, r0
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d052      	beq.n	800b1a4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800b0fe:	2301      	movs	r3, #1
 800b100:	e081      	b.n	800b206 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b102:	697a      	ldr	r2, [r7, #20]
 800b104:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b106:	68f8      	ldr	r0, [r7, #12]
 800b108:	f000 fba2 	bl	800b850 <I2C_WaitOnTXEFlagUntilTimeout>
 800b10c:	4603      	mov	r3, r0
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d00d      	beq.n	800b12e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b116:	2b04      	cmp	r3, #4
 800b118:	d107      	bne.n	800b12a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	681a      	ldr	r2, [r3, #0]
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b128:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800b12a:	2301      	movs	r3, #1
 800b12c:	e06b      	b.n	800b206 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b132:	781a      	ldrb	r2, [r3, #0]
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b13e:	1c5a      	adds	r2, r3, #1
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b148:	3b01      	subs	r3, #1
 800b14a:	b29a      	uxth	r2, r3
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b154:	b29b      	uxth	r3, r3
 800b156:	3b01      	subs	r3, #1
 800b158:	b29a      	uxth	r2, r3
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	695b      	ldr	r3, [r3, #20]
 800b164:	f003 0304 	and.w	r3, r3, #4
 800b168:	2b04      	cmp	r3, #4
 800b16a:	d11b      	bne.n	800b1a4 <HAL_I2C_Mem_Write+0x180>
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b170:	2b00      	cmp	r3, #0
 800b172:	d017      	beq.n	800b1a4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b178:	781a      	ldrb	r2, [r3, #0]
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b184:	1c5a      	adds	r2, r3, #1
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b18e:	3b01      	subs	r3, #1
 800b190:	b29a      	uxth	r2, r3
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b19a:	b29b      	uxth	r3, r3
 800b19c:	3b01      	subs	r3, #1
 800b19e:	b29a      	uxth	r2, r3
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d1aa      	bne.n	800b102 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b1ac:	697a      	ldr	r2, [r7, #20]
 800b1ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b1b0:	68f8      	ldr	r0, [r7, #12]
 800b1b2:	f000 fb8e 	bl	800b8d2 <I2C_WaitOnBTFFlagUntilTimeout>
 800b1b6:	4603      	mov	r3, r0
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d00d      	beq.n	800b1d8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1c0:	2b04      	cmp	r3, #4
 800b1c2:	d107      	bne.n	800b1d4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	681a      	ldr	r2, [r3, #0]
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b1d2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800b1d4:	2301      	movs	r3, #1
 800b1d6:	e016      	b.n	800b206 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	681a      	ldr	r2, [r3, #0]
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b1e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	2220      	movs	r2, #32
 800b1ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	2200      	movs	r2, #0
 800b1fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800b200:	2300      	movs	r3, #0
 800b202:	e000      	b.n	800b206 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800b204:	2302      	movs	r3, #2
  }
}
 800b206:	4618      	mov	r0, r3
 800b208:	3718      	adds	r7, #24
 800b20a:	46bd      	mov	sp, r7
 800b20c:	bd80      	pop	{r7, pc}
 800b20e:	bf00      	nop
 800b210:	00100002 	.word	0x00100002
 800b214:	ffff0000 	.word	0xffff0000

0800b218 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800b218:	b580      	push	{r7, lr}
 800b21a:	b08a      	sub	sp, #40	; 0x28
 800b21c:	af02      	add	r7, sp, #8
 800b21e:	60f8      	str	r0, [r7, #12]
 800b220:	607a      	str	r2, [r7, #4]
 800b222:	603b      	str	r3, [r7, #0]
 800b224:	460b      	mov	r3, r1
 800b226:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800b228:	f7fd fbd0 	bl	80089cc <HAL_GetTick>
 800b22c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800b22e:	2301      	movs	r3, #1
 800b230:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b238:	b2db      	uxtb	r3, r3
 800b23a:	2b20      	cmp	r3, #32
 800b23c:	f040 8111 	bne.w	800b462 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800b240:	69fb      	ldr	r3, [r7, #28]
 800b242:	9300      	str	r3, [sp, #0]
 800b244:	2319      	movs	r3, #25
 800b246:	2201      	movs	r2, #1
 800b248:	4988      	ldr	r1, [pc, #544]	; (800b46c <HAL_I2C_IsDeviceReady+0x254>)
 800b24a:	68f8      	ldr	r0, [r7, #12]
 800b24c:	f000 fa2a 	bl	800b6a4 <I2C_WaitOnFlagUntilTimeout>
 800b250:	4603      	mov	r3, r0
 800b252:	2b00      	cmp	r3, #0
 800b254:	d001      	beq.n	800b25a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800b256:	2302      	movs	r3, #2
 800b258:	e104      	b.n	800b464 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b260:	2b01      	cmp	r3, #1
 800b262:	d101      	bne.n	800b268 <HAL_I2C_IsDeviceReady+0x50>
 800b264:	2302      	movs	r3, #2
 800b266:	e0fd      	b.n	800b464 <HAL_I2C_IsDeviceReady+0x24c>
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	2201      	movs	r2, #1
 800b26c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	f003 0301 	and.w	r3, r3, #1
 800b27a:	2b01      	cmp	r3, #1
 800b27c:	d007      	beq.n	800b28e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	681a      	ldr	r2, [r3, #0]
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	f042 0201 	orr.w	r2, r2, #1
 800b28c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	681a      	ldr	r2, [r3, #0]
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b29c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	2224      	movs	r2, #36	; 0x24
 800b2a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	2200      	movs	r2, #0
 800b2aa:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	4a70      	ldr	r2, [pc, #448]	; (800b470 <HAL_I2C_IsDeviceReady+0x258>)
 800b2b0:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	681a      	ldr	r2, [r3, #0]
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b2c0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800b2c2:	69fb      	ldr	r3, [r7, #28]
 800b2c4:	9300      	str	r3, [sp, #0]
 800b2c6:	683b      	ldr	r3, [r7, #0]
 800b2c8:	2200      	movs	r2, #0
 800b2ca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800b2ce:	68f8      	ldr	r0, [r7, #12]
 800b2d0:	f000 f9e8 	bl	800b6a4 <I2C_WaitOnFlagUntilTimeout>
 800b2d4:	4603      	mov	r3, r0
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d00d      	beq.n	800b2f6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b2e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b2e8:	d103      	bne.n	800b2f2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b2f0:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800b2f2:	2303      	movs	r3, #3
 800b2f4:	e0b6      	b.n	800b464 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800b2f6:	897b      	ldrh	r3, [r7, #10]
 800b2f8:	b2db      	uxtb	r3, r3
 800b2fa:	461a      	mov	r2, r3
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800b304:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800b306:	f7fd fb61 	bl	80089cc <HAL_GetTick>
 800b30a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	695b      	ldr	r3, [r3, #20]
 800b312:	f003 0302 	and.w	r3, r3, #2
 800b316:	2b02      	cmp	r3, #2
 800b318:	bf0c      	ite	eq
 800b31a:	2301      	moveq	r3, #1
 800b31c:	2300      	movne	r3, #0
 800b31e:	b2db      	uxtb	r3, r3
 800b320:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	695b      	ldr	r3, [r3, #20]
 800b328:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b32c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b330:	bf0c      	ite	eq
 800b332:	2301      	moveq	r3, #1
 800b334:	2300      	movne	r3, #0
 800b336:	b2db      	uxtb	r3, r3
 800b338:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800b33a:	e025      	b.n	800b388 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800b33c:	f7fd fb46 	bl	80089cc <HAL_GetTick>
 800b340:	4602      	mov	r2, r0
 800b342:	69fb      	ldr	r3, [r7, #28]
 800b344:	1ad3      	subs	r3, r2, r3
 800b346:	683a      	ldr	r2, [r7, #0]
 800b348:	429a      	cmp	r2, r3
 800b34a:	d302      	bcc.n	800b352 <HAL_I2C_IsDeviceReady+0x13a>
 800b34c:	683b      	ldr	r3, [r7, #0]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d103      	bne.n	800b35a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	22a0      	movs	r2, #160	; 0xa0
 800b356:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	695b      	ldr	r3, [r3, #20]
 800b360:	f003 0302 	and.w	r3, r3, #2
 800b364:	2b02      	cmp	r3, #2
 800b366:	bf0c      	ite	eq
 800b368:	2301      	moveq	r3, #1
 800b36a:	2300      	movne	r3, #0
 800b36c:	b2db      	uxtb	r3, r3
 800b36e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	695b      	ldr	r3, [r3, #20]
 800b376:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b37a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b37e:	bf0c      	ite	eq
 800b380:	2301      	moveq	r3, #1
 800b382:	2300      	movne	r3, #0
 800b384:	b2db      	uxtb	r3, r3
 800b386:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b38e:	b2db      	uxtb	r3, r3
 800b390:	2ba0      	cmp	r3, #160	; 0xa0
 800b392:	d005      	beq.n	800b3a0 <HAL_I2C_IsDeviceReady+0x188>
 800b394:	7dfb      	ldrb	r3, [r7, #23]
 800b396:	2b00      	cmp	r3, #0
 800b398:	d102      	bne.n	800b3a0 <HAL_I2C_IsDeviceReady+0x188>
 800b39a:	7dbb      	ldrb	r3, [r7, #22]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d0cd      	beq.n	800b33c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	2220      	movs	r2, #32
 800b3a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	695b      	ldr	r3, [r3, #20]
 800b3ae:	f003 0302 	and.w	r3, r3, #2
 800b3b2:	2b02      	cmp	r3, #2
 800b3b4:	d129      	bne.n	800b40a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	681a      	ldr	r2, [r3, #0]
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b3c4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	613b      	str	r3, [r7, #16]
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	695b      	ldr	r3, [r3, #20]
 800b3d0:	613b      	str	r3, [r7, #16]
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	699b      	ldr	r3, [r3, #24]
 800b3d8:	613b      	str	r3, [r7, #16]
 800b3da:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800b3dc:	69fb      	ldr	r3, [r7, #28]
 800b3de:	9300      	str	r3, [sp, #0]
 800b3e0:	2319      	movs	r3, #25
 800b3e2:	2201      	movs	r2, #1
 800b3e4:	4921      	ldr	r1, [pc, #132]	; (800b46c <HAL_I2C_IsDeviceReady+0x254>)
 800b3e6:	68f8      	ldr	r0, [r7, #12]
 800b3e8:	f000 f95c 	bl	800b6a4 <I2C_WaitOnFlagUntilTimeout>
 800b3ec:	4603      	mov	r3, r0
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d001      	beq.n	800b3f6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800b3f2:	2301      	movs	r3, #1
 800b3f4:	e036      	b.n	800b464 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	2220      	movs	r2, #32
 800b3fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	2200      	movs	r2, #0
 800b402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800b406:	2300      	movs	r3, #0
 800b408:	e02c      	b.n	800b464 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	681a      	ldr	r2, [r3, #0]
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b418:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800b422:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800b424:	69fb      	ldr	r3, [r7, #28]
 800b426:	9300      	str	r3, [sp, #0]
 800b428:	2319      	movs	r3, #25
 800b42a:	2201      	movs	r2, #1
 800b42c:	490f      	ldr	r1, [pc, #60]	; (800b46c <HAL_I2C_IsDeviceReady+0x254>)
 800b42e:	68f8      	ldr	r0, [r7, #12]
 800b430:	f000 f938 	bl	800b6a4 <I2C_WaitOnFlagUntilTimeout>
 800b434:	4603      	mov	r3, r0
 800b436:	2b00      	cmp	r3, #0
 800b438:	d001      	beq.n	800b43e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800b43a:	2301      	movs	r3, #1
 800b43c:	e012      	b.n	800b464 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800b43e:	69bb      	ldr	r3, [r7, #24]
 800b440:	3301      	adds	r3, #1
 800b442:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800b444:	69ba      	ldr	r2, [r7, #24]
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	429a      	cmp	r2, r3
 800b44a:	f4ff af32 	bcc.w	800b2b2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	2220      	movs	r2, #32
 800b452:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	2200      	movs	r2, #0
 800b45a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800b45e:	2301      	movs	r3, #1
 800b460:	e000      	b.n	800b464 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800b462:	2302      	movs	r3, #2
  }
}
 800b464:	4618      	mov	r0, r3
 800b466:	3720      	adds	r7, #32
 800b468:	46bd      	mov	sp, r7
 800b46a:	bd80      	pop	{r7, pc}
 800b46c:	00100002 	.word	0x00100002
 800b470:	ffff0000 	.word	0xffff0000

0800b474 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800b474:	b580      	push	{r7, lr}
 800b476:	b088      	sub	sp, #32
 800b478:	af02      	add	r7, sp, #8
 800b47a:	60f8      	str	r0, [r7, #12]
 800b47c:	607a      	str	r2, [r7, #4]
 800b47e:	603b      	str	r3, [r7, #0]
 800b480:	460b      	mov	r3, r1
 800b482:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b488:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800b48a:	697b      	ldr	r3, [r7, #20]
 800b48c:	2b08      	cmp	r3, #8
 800b48e:	d006      	beq.n	800b49e <I2C_MasterRequestWrite+0x2a>
 800b490:	697b      	ldr	r3, [r7, #20]
 800b492:	2b01      	cmp	r3, #1
 800b494:	d003      	beq.n	800b49e <I2C_MasterRequestWrite+0x2a>
 800b496:	697b      	ldr	r3, [r7, #20]
 800b498:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800b49c:	d108      	bne.n	800b4b0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	681a      	ldr	r2, [r3, #0]
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b4ac:	601a      	str	r2, [r3, #0]
 800b4ae:	e00b      	b.n	800b4c8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4b4:	2b12      	cmp	r3, #18
 800b4b6:	d107      	bne.n	800b4c8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	681a      	ldr	r2, [r3, #0]
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b4c6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800b4c8:	683b      	ldr	r3, [r7, #0]
 800b4ca:	9300      	str	r3, [sp, #0]
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800b4d4:	68f8      	ldr	r0, [r7, #12]
 800b4d6:	f000 f8e5 	bl	800b6a4 <I2C_WaitOnFlagUntilTimeout>
 800b4da:	4603      	mov	r3, r0
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d00d      	beq.n	800b4fc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b4ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b4ee:	d103      	bne.n	800b4f8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b4f6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800b4f8:	2303      	movs	r3, #3
 800b4fa:	e035      	b.n	800b568 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	691b      	ldr	r3, [r3, #16]
 800b500:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b504:	d108      	bne.n	800b518 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800b506:	897b      	ldrh	r3, [r7, #10]
 800b508:	b2db      	uxtb	r3, r3
 800b50a:	461a      	mov	r2, r3
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800b514:	611a      	str	r2, [r3, #16]
 800b516:	e01b      	b.n	800b550 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800b518:	897b      	ldrh	r3, [r7, #10]
 800b51a:	11db      	asrs	r3, r3, #7
 800b51c:	b2db      	uxtb	r3, r3
 800b51e:	f003 0306 	and.w	r3, r3, #6
 800b522:	b2db      	uxtb	r3, r3
 800b524:	f063 030f 	orn	r3, r3, #15
 800b528:	b2da      	uxtb	r2, r3
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800b530:	683b      	ldr	r3, [r7, #0]
 800b532:	687a      	ldr	r2, [r7, #4]
 800b534:	490e      	ldr	r1, [pc, #56]	; (800b570 <I2C_MasterRequestWrite+0xfc>)
 800b536:	68f8      	ldr	r0, [r7, #12]
 800b538:	f000 f90b 	bl	800b752 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800b53c:	4603      	mov	r3, r0
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d001      	beq.n	800b546 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800b542:	2301      	movs	r3, #1
 800b544:	e010      	b.n	800b568 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800b546:	897b      	ldrh	r3, [r7, #10]
 800b548:	b2da      	uxtb	r2, r3
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800b550:	683b      	ldr	r3, [r7, #0]
 800b552:	687a      	ldr	r2, [r7, #4]
 800b554:	4907      	ldr	r1, [pc, #28]	; (800b574 <I2C_MasterRequestWrite+0x100>)
 800b556:	68f8      	ldr	r0, [r7, #12]
 800b558:	f000 f8fb 	bl	800b752 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800b55c:	4603      	mov	r3, r0
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d001      	beq.n	800b566 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800b562:	2301      	movs	r3, #1
 800b564:	e000      	b.n	800b568 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800b566:	2300      	movs	r3, #0
}
 800b568:	4618      	mov	r0, r3
 800b56a:	3718      	adds	r7, #24
 800b56c:	46bd      	mov	sp, r7
 800b56e:	bd80      	pop	{r7, pc}
 800b570:	00010008 	.word	0x00010008
 800b574:	00010002 	.word	0x00010002

0800b578 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800b578:	b580      	push	{r7, lr}
 800b57a:	b088      	sub	sp, #32
 800b57c:	af02      	add	r7, sp, #8
 800b57e:	60f8      	str	r0, [r7, #12]
 800b580:	4608      	mov	r0, r1
 800b582:	4611      	mov	r1, r2
 800b584:	461a      	mov	r2, r3
 800b586:	4603      	mov	r3, r0
 800b588:	817b      	strh	r3, [r7, #10]
 800b58a:	460b      	mov	r3, r1
 800b58c:	813b      	strh	r3, [r7, #8]
 800b58e:	4613      	mov	r3, r2
 800b590:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	681a      	ldr	r2, [r3, #0]
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b5a0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800b5a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5a4:	9300      	str	r3, [sp, #0]
 800b5a6:	6a3b      	ldr	r3, [r7, #32]
 800b5a8:	2200      	movs	r2, #0
 800b5aa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800b5ae:	68f8      	ldr	r0, [r7, #12]
 800b5b0:	f000 f878 	bl	800b6a4 <I2C_WaitOnFlagUntilTimeout>
 800b5b4:	4603      	mov	r3, r0
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d00d      	beq.n	800b5d6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b5c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b5c8:	d103      	bne.n	800b5d2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b5d0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800b5d2:	2303      	movs	r3, #3
 800b5d4:	e05f      	b.n	800b696 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800b5d6:	897b      	ldrh	r3, [r7, #10]
 800b5d8:	b2db      	uxtb	r3, r3
 800b5da:	461a      	mov	r2, r3
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800b5e4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800b5e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5e8:	6a3a      	ldr	r2, [r7, #32]
 800b5ea:	492d      	ldr	r1, [pc, #180]	; (800b6a0 <I2C_RequestMemoryWrite+0x128>)
 800b5ec:	68f8      	ldr	r0, [r7, #12]
 800b5ee:	f000 f8b0 	bl	800b752 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800b5f2:	4603      	mov	r3, r0
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d001      	beq.n	800b5fc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800b5f8:	2301      	movs	r3, #1
 800b5fa:	e04c      	b.n	800b696 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b5fc:	2300      	movs	r3, #0
 800b5fe:	617b      	str	r3, [r7, #20]
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	695b      	ldr	r3, [r3, #20]
 800b606:	617b      	str	r3, [r7, #20]
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	699b      	ldr	r3, [r3, #24]
 800b60e:	617b      	str	r3, [r7, #20]
 800b610:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b612:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b614:	6a39      	ldr	r1, [r7, #32]
 800b616:	68f8      	ldr	r0, [r7, #12]
 800b618:	f000 f91a 	bl	800b850 <I2C_WaitOnTXEFlagUntilTimeout>
 800b61c:	4603      	mov	r3, r0
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d00d      	beq.n	800b63e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b626:	2b04      	cmp	r3, #4
 800b628:	d107      	bne.n	800b63a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	681a      	ldr	r2, [r3, #0]
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b638:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800b63a:	2301      	movs	r3, #1
 800b63c:	e02b      	b.n	800b696 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b63e:	88fb      	ldrh	r3, [r7, #6]
 800b640:	2b01      	cmp	r3, #1
 800b642:	d105      	bne.n	800b650 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800b644:	893b      	ldrh	r3, [r7, #8]
 800b646:	b2da      	uxtb	r2, r3
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	611a      	str	r2, [r3, #16]
 800b64e:	e021      	b.n	800b694 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800b650:	893b      	ldrh	r3, [r7, #8]
 800b652:	0a1b      	lsrs	r3, r3, #8
 800b654:	b29b      	uxth	r3, r3
 800b656:	b2da      	uxtb	r2, r3
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b65e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b660:	6a39      	ldr	r1, [r7, #32]
 800b662:	68f8      	ldr	r0, [r7, #12]
 800b664:	f000 f8f4 	bl	800b850 <I2C_WaitOnTXEFlagUntilTimeout>
 800b668:	4603      	mov	r3, r0
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d00d      	beq.n	800b68a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b672:	2b04      	cmp	r3, #4
 800b674:	d107      	bne.n	800b686 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	681a      	ldr	r2, [r3, #0]
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b684:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800b686:	2301      	movs	r3, #1
 800b688:	e005      	b.n	800b696 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800b68a:	893b      	ldrh	r3, [r7, #8]
 800b68c:	b2da      	uxtb	r2, r3
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800b694:	2300      	movs	r3, #0
}
 800b696:	4618      	mov	r0, r3
 800b698:	3718      	adds	r7, #24
 800b69a:	46bd      	mov	sp, r7
 800b69c:	bd80      	pop	{r7, pc}
 800b69e:	bf00      	nop
 800b6a0:	00010002 	.word	0x00010002

0800b6a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800b6a4:	b580      	push	{r7, lr}
 800b6a6:	b084      	sub	sp, #16
 800b6a8:	af00      	add	r7, sp, #0
 800b6aa:	60f8      	str	r0, [r7, #12]
 800b6ac:	60b9      	str	r1, [r7, #8]
 800b6ae:	603b      	str	r3, [r7, #0]
 800b6b0:	4613      	mov	r3, r2
 800b6b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b6b4:	e025      	b.n	800b702 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b6b6:	683b      	ldr	r3, [r7, #0]
 800b6b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6bc:	d021      	beq.n	800b702 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b6be:	f7fd f985 	bl	80089cc <HAL_GetTick>
 800b6c2:	4602      	mov	r2, r0
 800b6c4:	69bb      	ldr	r3, [r7, #24]
 800b6c6:	1ad3      	subs	r3, r2, r3
 800b6c8:	683a      	ldr	r2, [r7, #0]
 800b6ca:	429a      	cmp	r2, r3
 800b6cc:	d302      	bcc.n	800b6d4 <I2C_WaitOnFlagUntilTimeout+0x30>
 800b6ce:	683b      	ldr	r3, [r7, #0]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d116      	bne.n	800b702 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	2200      	movs	r2, #0
 800b6d8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	2220      	movs	r2, #32
 800b6de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	2200      	movs	r2, #0
 800b6e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b6ee:	f043 0220 	orr.w	r2, r3, #32
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	2200      	movs	r2, #0
 800b6fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800b6fe:	2301      	movs	r3, #1
 800b700:	e023      	b.n	800b74a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b702:	68bb      	ldr	r3, [r7, #8]
 800b704:	0c1b      	lsrs	r3, r3, #16
 800b706:	b2db      	uxtb	r3, r3
 800b708:	2b01      	cmp	r3, #1
 800b70a:	d10d      	bne.n	800b728 <I2C_WaitOnFlagUntilTimeout+0x84>
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	695b      	ldr	r3, [r3, #20]
 800b712:	43da      	mvns	r2, r3
 800b714:	68bb      	ldr	r3, [r7, #8]
 800b716:	4013      	ands	r3, r2
 800b718:	b29b      	uxth	r3, r3
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	bf0c      	ite	eq
 800b71e:	2301      	moveq	r3, #1
 800b720:	2300      	movne	r3, #0
 800b722:	b2db      	uxtb	r3, r3
 800b724:	461a      	mov	r2, r3
 800b726:	e00c      	b.n	800b742 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	699b      	ldr	r3, [r3, #24]
 800b72e:	43da      	mvns	r2, r3
 800b730:	68bb      	ldr	r3, [r7, #8]
 800b732:	4013      	ands	r3, r2
 800b734:	b29b      	uxth	r3, r3
 800b736:	2b00      	cmp	r3, #0
 800b738:	bf0c      	ite	eq
 800b73a:	2301      	moveq	r3, #1
 800b73c:	2300      	movne	r3, #0
 800b73e:	b2db      	uxtb	r3, r3
 800b740:	461a      	mov	r2, r3
 800b742:	79fb      	ldrb	r3, [r7, #7]
 800b744:	429a      	cmp	r2, r3
 800b746:	d0b6      	beq.n	800b6b6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b748:	2300      	movs	r3, #0
}
 800b74a:	4618      	mov	r0, r3
 800b74c:	3710      	adds	r7, #16
 800b74e:	46bd      	mov	sp, r7
 800b750:	bd80      	pop	{r7, pc}

0800b752 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800b752:	b580      	push	{r7, lr}
 800b754:	b084      	sub	sp, #16
 800b756:	af00      	add	r7, sp, #0
 800b758:	60f8      	str	r0, [r7, #12]
 800b75a:	60b9      	str	r1, [r7, #8]
 800b75c:	607a      	str	r2, [r7, #4]
 800b75e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800b760:	e051      	b.n	800b806 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	695b      	ldr	r3, [r3, #20]
 800b768:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b76c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b770:	d123      	bne.n	800b7ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	681a      	ldr	r2, [r3, #0]
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b780:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800b78a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	2200      	movs	r2, #0
 800b790:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	2220      	movs	r2, #32
 800b796:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	2200      	movs	r2, #0
 800b79e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7a6:	f043 0204 	orr.w	r2, r3, #4
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	2200      	movs	r2, #0
 800b7b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800b7b6:	2301      	movs	r3, #1
 800b7b8:	e046      	b.n	800b848 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7c0:	d021      	beq.n	800b806 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b7c2:	f7fd f903 	bl	80089cc <HAL_GetTick>
 800b7c6:	4602      	mov	r2, r0
 800b7c8:	683b      	ldr	r3, [r7, #0]
 800b7ca:	1ad3      	subs	r3, r2, r3
 800b7cc:	687a      	ldr	r2, [r7, #4]
 800b7ce:	429a      	cmp	r2, r3
 800b7d0:	d302      	bcc.n	800b7d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d116      	bne.n	800b806 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	2200      	movs	r2, #0
 800b7dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	2220      	movs	r2, #32
 800b7e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	2200      	movs	r2, #0
 800b7ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7f2:	f043 0220 	orr.w	r2, r3, #32
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	2200      	movs	r2, #0
 800b7fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800b802:	2301      	movs	r3, #1
 800b804:	e020      	b.n	800b848 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800b806:	68bb      	ldr	r3, [r7, #8]
 800b808:	0c1b      	lsrs	r3, r3, #16
 800b80a:	b2db      	uxtb	r3, r3
 800b80c:	2b01      	cmp	r3, #1
 800b80e:	d10c      	bne.n	800b82a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	695b      	ldr	r3, [r3, #20]
 800b816:	43da      	mvns	r2, r3
 800b818:	68bb      	ldr	r3, [r7, #8]
 800b81a:	4013      	ands	r3, r2
 800b81c:	b29b      	uxth	r3, r3
 800b81e:	2b00      	cmp	r3, #0
 800b820:	bf14      	ite	ne
 800b822:	2301      	movne	r3, #1
 800b824:	2300      	moveq	r3, #0
 800b826:	b2db      	uxtb	r3, r3
 800b828:	e00b      	b.n	800b842 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	699b      	ldr	r3, [r3, #24]
 800b830:	43da      	mvns	r2, r3
 800b832:	68bb      	ldr	r3, [r7, #8]
 800b834:	4013      	ands	r3, r2
 800b836:	b29b      	uxth	r3, r3
 800b838:	2b00      	cmp	r3, #0
 800b83a:	bf14      	ite	ne
 800b83c:	2301      	movne	r3, #1
 800b83e:	2300      	moveq	r3, #0
 800b840:	b2db      	uxtb	r3, r3
 800b842:	2b00      	cmp	r3, #0
 800b844:	d18d      	bne.n	800b762 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800b846:	2300      	movs	r3, #0
}
 800b848:	4618      	mov	r0, r3
 800b84a:	3710      	adds	r7, #16
 800b84c:	46bd      	mov	sp, r7
 800b84e:	bd80      	pop	{r7, pc}

0800b850 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b850:	b580      	push	{r7, lr}
 800b852:	b084      	sub	sp, #16
 800b854:	af00      	add	r7, sp, #0
 800b856:	60f8      	str	r0, [r7, #12]
 800b858:	60b9      	str	r1, [r7, #8]
 800b85a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800b85c:	e02d      	b.n	800b8ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800b85e:	68f8      	ldr	r0, [r7, #12]
 800b860:	f000 f878 	bl	800b954 <I2C_IsAcknowledgeFailed>
 800b864:	4603      	mov	r3, r0
 800b866:	2b00      	cmp	r3, #0
 800b868:	d001      	beq.n	800b86e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800b86a:	2301      	movs	r3, #1
 800b86c:	e02d      	b.n	800b8ca <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b86e:	68bb      	ldr	r3, [r7, #8]
 800b870:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b874:	d021      	beq.n	800b8ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b876:	f7fd f8a9 	bl	80089cc <HAL_GetTick>
 800b87a:	4602      	mov	r2, r0
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	1ad3      	subs	r3, r2, r3
 800b880:	68ba      	ldr	r2, [r7, #8]
 800b882:	429a      	cmp	r2, r3
 800b884:	d302      	bcc.n	800b88c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800b886:	68bb      	ldr	r3, [r7, #8]
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d116      	bne.n	800b8ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	2200      	movs	r2, #0
 800b890:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	2220      	movs	r2, #32
 800b896:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	2200      	movs	r2, #0
 800b89e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b8a6:	f043 0220 	orr.w	r2, r3, #32
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	2200      	movs	r2, #0
 800b8b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800b8b6:	2301      	movs	r3, #1
 800b8b8:	e007      	b.n	800b8ca <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	695b      	ldr	r3, [r3, #20]
 800b8c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b8c4:	2b80      	cmp	r3, #128	; 0x80
 800b8c6:	d1ca      	bne.n	800b85e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800b8c8:	2300      	movs	r3, #0
}
 800b8ca:	4618      	mov	r0, r3
 800b8cc:	3710      	adds	r7, #16
 800b8ce:	46bd      	mov	sp, r7
 800b8d0:	bd80      	pop	{r7, pc}

0800b8d2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b8d2:	b580      	push	{r7, lr}
 800b8d4:	b084      	sub	sp, #16
 800b8d6:	af00      	add	r7, sp, #0
 800b8d8:	60f8      	str	r0, [r7, #12]
 800b8da:	60b9      	str	r1, [r7, #8]
 800b8dc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800b8de:	e02d      	b.n	800b93c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800b8e0:	68f8      	ldr	r0, [r7, #12]
 800b8e2:	f000 f837 	bl	800b954 <I2C_IsAcknowledgeFailed>
 800b8e6:	4603      	mov	r3, r0
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d001      	beq.n	800b8f0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800b8ec:	2301      	movs	r3, #1
 800b8ee:	e02d      	b.n	800b94c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b8f0:	68bb      	ldr	r3, [r7, #8]
 800b8f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8f6:	d021      	beq.n	800b93c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b8f8:	f7fd f868 	bl	80089cc <HAL_GetTick>
 800b8fc:	4602      	mov	r2, r0
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	1ad3      	subs	r3, r2, r3
 800b902:	68ba      	ldr	r2, [r7, #8]
 800b904:	429a      	cmp	r2, r3
 800b906:	d302      	bcc.n	800b90e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800b908:	68bb      	ldr	r3, [r7, #8]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d116      	bne.n	800b93c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	2200      	movs	r2, #0
 800b912:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	2220      	movs	r2, #32
 800b918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	2200      	movs	r2, #0
 800b920:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b928:	f043 0220 	orr.w	r2, r3, #32
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	2200      	movs	r2, #0
 800b934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800b938:	2301      	movs	r3, #1
 800b93a:	e007      	b.n	800b94c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	695b      	ldr	r3, [r3, #20]
 800b942:	f003 0304 	and.w	r3, r3, #4
 800b946:	2b04      	cmp	r3, #4
 800b948:	d1ca      	bne.n	800b8e0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800b94a:	2300      	movs	r3, #0
}
 800b94c:	4618      	mov	r0, r3
 800b94e:	3710      	adds	r7, #16
 800b950:	46bd      	mov	sp, r7
 800b952:	bd80      	pop	{r7, pc}

0800b954 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800b954:	b480      	push	{r7}
 800b956:	b083      	sub	sp, #12
 800b958:	af00      	add	r7, sp, #0
 800b95a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	695b      	ldr	r3, [r3, #20]
 800b962:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b966:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b96a:	d11b      	bne.n	800b9a4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800b974:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	2200      	movs	r2, #0
 800b97a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	2220      	movs	r2, #32
 800b980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	2200      	movs	r2, #0
 800b988:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b990:	f043 0204 	orr.w	r2, r3, #4
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	2200      	movs	r2, #0
 800b99c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800b9a0:	2301      	movs	r3, #1
 800b9a2:	e000      	b.n	800b9a6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800b9a4:	2300      	movs	r3, #0
}
 800b9a6:	4618      	mov	r0, r3
 800b9a8:	370c      	adds	r7, #12
 800b9aa:	46bd      	mov	sp, r7
 800b9ac:	bc80      	pop	{r7}
 800b9ae:	4770      	bx	lr

0800b9b0 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800b9b0:	b580      	push	{r7, lr}
 800b9b2:	b084      	sub	sp, #16
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d101      	bne.n	800b9c2 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800b9be:	2301      	movs	r3, #1
 800b9c0:	e02b      	b.n	800ba1a <HAL_IWDG_Init+0x6a>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800b9ca:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	f245 5255 	movw	r2, #21845	; 0x5555
 800b9d4:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	687a      	ldr	r2, [r7, #4]
 800b9dc:	6852      	ldr	r2, [r2, #4]
 800b9de:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	687a      	ldr	r2, [r7, #4]
 800b9e6:	6892      	ldr	r2, [r2, #8]
 800b9e8:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800b9ea:	f7fc ffef 	bl	80089cc <HAL_GetTick>
 800b9ee:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 800b9f0:	e008      	b.n	800ba04 <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800b9f2:	f7fc ffeb 	bl	80089cc <HAL_GetTick>
 800b9f6:	4602      	mov	r2, r0
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	1ad3      	subs	r3, r2, r3
 800b9fc:	2b30      	cmp	r3, #48	; 0x30
 800b9fe:	d901      	bls.n	800ba04 <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 800ba00:	2303      	movs	r3, #3
 800ba02:	e00a      	b.n	800ba1a <HAL_IWDG_Init+0x6a>
  while (hiwdg->Instance->SR != 0x00u)
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	68db      	ldr	r3, [r3, #12]
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d1f1      	bne.n	800b9f2 <HAL_IWDG_Init+0x42>
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800ba16:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800ba18:	2300      	movs	r3, #0
}
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	3710      	adds	r7, #16
 800ba1e:	46bd      	mov	sp, r7
 800ba20:	bd80      	pop	{r7, pc}

0800ba22 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800ba22:	b480      	push	{r7}
 800ba24:	b083      	sub	sp, #12
 800ba26:	af00      	add	r7, sp, #0
 800ba28:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800ba32:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800ba34:	2300      	movs	r3, #0
}
 800ba36:	4618      	mov	r0, r3
 800ba38:	370c      	adds	r7, #12
 800ba3a:	46bd      	mov	sp, r7
 800ba3c:	bc80      	pop	{r7}
 800ba3e:	4770      	bx	lr

0800ba40 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ba40:	b580      	push	{r7, lr}
 800ba42:	b08a      	sub	sp, #40	; 0x28
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d101      	bne.n	800ba52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800ba4e:	2301      	movs	r3, #1
 800ba50:	e237      	b.n	800bec2 <HAL_RCC_OscConfig+0x482>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	f003 0301 	and.w	r3, r3, #1
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d050      	beq.n	800bb00 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800ba5e:	4ba3      	ldr	r3, [pc, #652]	; (800bcec <HAL_RCC_OscConfig+0x2ac>)
 800ba60:	689b      	ldr	r3, [r3, #8]
 800ba62:	f003 030c 	and.w	r3, r3, #12
 800ba66:	2b04      	cmp	r3, #4
 800ba68:	d00c      	beq.n	800ba84 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ba6a:	4ba0      	ldr	r3, [pc, #640]	; (800bcec <HAL_RCC_OscConfig+0x2ac>)
 800ba6c:	689b      	ldr	r3, [r3, #8]
 800ba6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800ba72:	2b08      	cmp	r3, #8
 800ba74:	d112      	bne.n	800ba9c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ba76:	4b9d      	ldr	r3, [pc, #628]	; (800bcec <HAL_RCC_OscConfig+0x2ac>)
 800ba78:	685b      	ldr	r3, [r3, #4]
 800ba7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ba7e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ba82:	d10b      	bne.n	800ba9c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ba84:	4b99      	ldr	r3, [pc, #612]	; (800bcec <HAL_RCC_OscConfig+0x2ac>)
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d036      	beq.n	800bafe <HAL_RCC_OscConfig+0xbe>
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	685b      	ldr	r3, [r3, #4]
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d132      	bne.n	800bafe <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 800ba98:	2301      	movs	r3, #1
 800ba9a:	e212      	b.n	800bec2 <HAL_RCC_OscConfig+0x482>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	685a      	ldr	r2, [r3, #4]
 800baa0:	4b93      	ldr	r3, [pc, #588]	; (800bcf0 <HAL_RCC_OscConfig+0x2b0>)
 800baa2:	b2d2      	uxtb	r2, r2
 800baa4:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	685b      	ldr	r3, [r3, #4]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d013      	beq.n	800bad6 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800baae:	f7fc ff8d 	bl	80089cc <HAL_GetTick>
 800bab2:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800bab4:	e008      	b.n	800bac8 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800bab6:	f7fc ff89 	bl	80089cc <HAL_GetTick>
 800baba:	4602      	mov	r2, r0
 800babc:	6a3b      	ldr	r3, [r7, #32]
 800babe:	1ad3      	subs	r3, r2, r3
 800bac0:	2b64      	cmp	r3, #100	; 0x64
 800bac2:	d901      	bls.n	800bac8 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 800bac4:	2303      	movs	r3, #3
 800bac6:	e1fc      	b.n	800bec2 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800bac8:	4b88      	ldr	r3, [pc, #544]	; (800bcec <HAL_RCC_OscConfig+0x2ac>)
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d0f0      	beq.n	800bab6 <HAL_RCC_OscConfig+0x76>
 800bad4:	e014      	b.n	800bb00 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800bad6:	f7fc ff79 	bl	80089cc <HAL_GetTick>
 800bada:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800badc:	e008      	b.n	800baf0 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800bade:	f7fc ff75 	bl	80089cc <HAL_GetTick>
 800bae2:	4602      	mov	r2, r0
 800bae4:	6a3b      	ldr	r3, [r7, #32]
 800bae6:	1ad3      	subs	r3, r2, r3
 800bae8:	2b64      	cmp	r3, #100	; 0x64
 800baea:	d901      	bls.n	800baf0 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 800baec:	2303      	movs	r3, #3
 800baee:	e1e8      	b.n	800bec2 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800baf0:	4b7e      	ldr	r3, [pc, #504]	; (800bcec <HAL_RCC_OscConfig+0x2ac>)
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d1f0      	bne.n	800bade <HAL_RCC_OscConfig+0x9e>
 800bafc:	e000      	b.n	800bb00 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bafe:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	f003 0302 	and.w	r3, r3, #2
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d077      	beq.n	800bbfc <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800bb0c:	4b77      	ldr	r3, [pc, #476]	; (800bcec <HAL_RCC_OscConfig+0x2ac>)
 800bb0e:	689b      	ldr	r3, [r3, #8]
 800bb10:	f003 030c 	and.w	r3, r3, #12
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d00b      	beq.n	800bb30 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800bb18:	4b74      	ldr	r3, [pc, #464]	; (800bcec <HAL_RCC_OscConfig+0x2ac>)
 800bb1a:	689b      	ldr	r3, [r3, #8]
 800bb1c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800bb20:	2b08      	cmp	r3, #8
 800bb22:	d126      	bne.n	800bb72 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800bb24:	4b71      	ldr	r3, [pc, #452]	; (800bcec <HAL_RCC_OscConfig+0x2ac>)
 800bb26:	685b      	ldr	r3, [r3, #4]
 800bb28:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d120      	bne.n	800bb72 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800bb30:	4b6e      	ldr	r3, [pc, #440]	; (800bcec <HAL_RCC_OscConfig+0x2ac>)
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	f003 0302 	and.w	r3, r3, #2
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d005      	beq.n	800bb48 <HAL_RCC_OscConfig+0x108>
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	68db      	ldr	r3, [r3, #12]
 800bb40:	2b01      	cmp	r3, #1
 800bb42:	d001      	beq.n	800bb48 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800bb44:	2301      	movs	r3, #1
 800bb46:	e1bc      	b.n	800bec2 <HAL_RCC_OscConfig+0x482>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bb48:	4b68      	ldr	r3, [pc, #416]	; (800bcec <HAL_RCC_OscConfig+0x2ac>)
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	691b      	ldr	r3, [r3, #16]
 800bb54:	21f8      	movs	r1, #248	; 0xf8
 800bb56:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bb58:	69b9      	ldr	r1, [r7, #24]
 800bb5a:	fa91 f1a1 	rbit	r1, r1
 800bb5e:	6179      	str	r1, [r7, #20]
  return result;
 800bb60:	6979      	ldr	r1, [r7, #20]
 800bb62:	fab1 f181 	clz	r1, r1
 800bb66:	b2c9      	uxtb	r1, r1
 800bb68:	408b      	lsls	r3, r1
 800bb6a:	4960      	ldr	r1, [pc, #384]	; (800bcec <HAL_RCC_OscConfig+0x2ac>)
 800bb6c:	4313      	orrs	r3, r2
 800bb6e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800bb70:	e044      	b.n	800bbfc <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	68db      	ldr	r3, [r3, #12]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d02a      	beq.n	800bbd0 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800bb7a:	4b5e      	ldr	r3, [pc, #376]	; (800bcf4 <HAL_RCC_OscConfig+0x2b4>)
 800bb7c:	2201      	movs	r2, #1
 800bb7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800bb80:	f7fc ff24 	bl	80089cc <HAL_GetTick>
 800bb84:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800bb86:	e008      	b.n	800bb9a <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800bb88:	f7fc ff20 	bl	80089cc <HAL_GetTick>
 800bb8c:	4602      	mov	r2, r0
 800bb8e:	6a3b      	ldr	r3, [r7, #32]
 800bb90:	1ad3      	subs	r3, r2, r3
 800bb92:	2b02      	cmp	r3, #2
 800bb94:	d901      	bls.n	800bb9a <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800bb96:	2303      	movs	r3, #3
 800bb98:	e193      	b.n	800bec2 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800bb9a:	4b54      	ldr	r3, [pc, #336]	; (800bcec <HAL_RCC_OscConfig+0x2ac>)
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	f003 0302 	and.w	r3, r3, #2
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d0f0      	beq.n	800bb88 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bba6:	4b51      	ldr	r3, [pc, #324]	; (800bcec <HAL_RCC_OscConfig+0x2ac>)
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	691b      	ldr	r3, [r3, #16]
 800bbb2:	21f8      	movs	r1, #248	; 0xf8
 800bbb4:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bbb6:	6939      	ldr	r1, [r7, #16]
 800bbb8:	fa91 f1a1 	rbit	r1, r1
 800bbbc:	60f9      	str	r1, [r7, #12]
  return result;
 800bbbe:	68f9      	ldr	r1, [r7, #12]
 800bbc0:	fab1 f181 	clz	r1, r1
 800bbc4:	b2c9      	uxtb	r1, r1
 800bbc6:	408b      	lsls	r3, r1
 800bbc8:	4948      	ldr	r1, [pc, #288]	; (800bcec <HAL_RCC_OscConfig+0x2ac>)
 800bbca:	4313      	orrs	r3, r2
 800bbcc:	600b      	str	r3, [r1, #0]
 800bbce:	e015      	b.n	800bbfc <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800bbd0:	4b48      	ldr	r3, [pc, #288]	; (800bcf4 <HAL_RCC_OscConfig+0x2b4>)
 800bbd2:	2200      	movs	r2, #0
 800bbd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800bbd6:	f7fc fef9 	bl	80089cc <HAL_GetTick>
 800bbda:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800bbdc:	e008      	b.n	800bbf0 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800bbde:	f7fc fef5 	bl	80089cc <HAL_GetTick>
 800bbe2:	4602      	mov	r2, r0
 800bbe4:	6a3b      	ldr	r3, [r7, #32]
 800bbe6:	1ad3      	subs	r3, r2, r3
 800bbe8:	2b02      	cmp	r3, #2
 800bbea:	d901      	bls.n	800bbf0 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800bbec:	2303      	movs	r3, #3
 800bbee:	e168      	b.n	800bec2 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800bbf0:	4b3e      	ldr	r3, [pc, #248]	; (800bcec <HAL_RCC_OscConfig+0x2ac>)
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	f003 0302 	and.w	r3, r3, #2
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d1f0      	bne.n	800bbde <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	f003 0308 	and.w	r3, r3, #8
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d030      	beq.n	800bc6a <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	695b      	ldr	r3, [r3, #20]
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d016      	beq.n	800bc3e <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800bc10:	4b39      	ldr	r3, [pc, #228]	; (800bcf8 <HAL_RCC_OscConfig+0x2b8>)
 800bc12:	2201      	movs	r2, #1
 800bc14:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800bc16:	f7fc fed9 	bl	80089cc <HAL_GetTick>
 800bc1a:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800bc1c:	e008      	b.n	800bc30 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800bc1e:	f7fc fed5 	bl	80089cc <HAL_GetTick>
 800bc22:	4602      	mov	r2, r0
 800bc24:	6a3b      	ldr	r3, [r7, #32]
 800bc26:	1ad3      	subs	r3, r2, r3
 800bc28:	2b02      	cmp	r3, #2
 800bc2a:	d901      	bls.n	800bc30 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 800bc2c:	2303      	movs	r3, #3
 800bc2e:	e148      	b.n	800bec2 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800bc30:	4b2e      	ldr	r3, [pc, #184]	; (800bcec <HAL_RCC_OscConfig+0x2ac>)
 800bc32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bc34:	f003 0302 	and.w	r3, r3, #2
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d0f0      	beq.n	800bc1e <HAL_RCC_OscConfig+0x1de>
 800bc3c:	e015      	b.n	800bc6a <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800bc3e:	4b2e      	ldr	r3, [pc, #184]	; (800bcf8 <HAL_RCC_OscConfig+0x2b8>)
 800bc40:	2200      	movs	r2, #0
 800bc42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800bc44:	f7fc fec2 	bl	80089cc <HAL_GetTick>
 800bc48:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800bc4a:	e008      	b.n	800bc5e <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800bc4c:	f7fc febe 	bl	80089cc <HAL_GetTick>
 800bc50:	4602      	mov	r2, r0
 800bc52:	6a3b      	ldr	r3, [r7, #32]
 800bc54:	1ad3      	subs	r3, r2, r3
 800bc56:	2b02      	cmp	r3, #2
 800bc58:	d901      	bls.n	800bc5e <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 800bc5a:	2303      	movs	r3, #3
 800bc5c:	e131      	b.n	800bec2 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800bc5e:	4b23      	ldr	r3, [pc, #140]	; (800bcec <HAL_RCC_OscConfig+0x2ac>)
 800bc60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bc62:	f003 0302 	and.w	r3, r3, #2
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d1f0      	bne.n	800bc4c <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	f003 0304 	and.w	r3, r3, #4
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	f000 8088 	beq.w	800bd88 <HAL_RCC_OscConfig+0x348>
  {
    FlagStatus       pwrclkchanged = RESET;
 800bc78:	2300      	movs	r3, #0
 800bc7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800bc7e:	4b1b      	ldr	r3, [pc, #108]	; (800bcec <HAL_RCC_OscConfig+0x2ac>)
 800bc80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d110      	bne.n	800bcac <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	60bb      	str	r3, [r7, #8]
 800bc8e:	4b17      	ldr	r3, [pc, #92]	; (800bcec <HAL_RCC_OscConfig+0x2ac>)
 800bc90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc92:	4a16      	ldr	r2, [pc, #88]	; (800bcec <HAL_RCC_OscConfig+0x2ac>)
 800bc94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bc98:	6413      	str	r3, [r2, #64]	; 0x40
 800bc9a:	4b14      	ldr	r3, [pc, #80]	; (800bcec <HAL_RCC_OscConfig+0x2ac>)
 800bc9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bca2:	60bb      	str	r3, [r7, #8]
 800bca4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800bca6:	2301      	movs	r3, #1
 800bca8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800bcac:	4b13      	ldr	r3, [pc, #76]	; (800bcfc <HAL_RCC_OscConfig+0x2bc>)
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	4a12      	ldr	r2, [pc, #72]	; (800bcfc <HAL_RCC_OscConfig+0x2bc>)
 800bcb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bcb6:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800bcb8:	4b10      	ldr	r3, [pc, #64]	; (800bcfc <HAL_RCC_OscConfig+0x2bc>)
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d123      	bne.n	800bd0c <HAL_RCC_OscConfig+0x2cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800bcc4:	4b0d      	ldr	r3, [pc, #52]	; (800bcfc <HAL_RCC_OscConfig+0x2bc>)
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	4a0c      	ldr	r2, [pc, #48]	; (800bcfc <HAL_RCC_OscConfig+0x2bc>)
 800bcca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bcce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800bcd0:	f7fc fe7c 	bl	80089cc <HAL_GetTick>
 800bcd4:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800bcd6:	e013      	b.n	800bd00 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bcd8:	f7fc fe78 	bl	80089cc <HAL_GetTick>
 800bcdc:	4602      	mov	r2, r0
 800bcde:	6a3b      	ldr	r3, [r7, #32]
 800bce0:	1ad3      	subs	r3, r2, r3
 800bce2:	2b02      	cmp	r3, #2
 800bce4:	d90c      	bls.n	800bd00 <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 800bce6:	2303      	movs	r3, #3
 800bce8:	e0eb      	b.n	800bec2 <HAL_RCC_OscConfig+0x482>
 800bcea:	bf00      	nop
 800bcec:	40023800 	.word	0x40023800
 800bcf0:	40023802 	.word	0x40023802
 800bcf4:	42470000 	.word	0x42470000
 800bcf8:	42470e80 	.word	0x42470e80
 800bcfc:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800bd00:	4b72      	ldr	r3, [pc, #456]	; (800becc <HAL_RCC_OscConfig+0x48c>)
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d0e5      	beq.n	800bcd8 <HAL_RCC_OscConfig+0x298>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	689a      	ldr	r2, [r3, #8]
 800bd10:	4b6f      	ldr	r3, [pc, #444]	; (800bed0 <HAL_RCC_OscConfig+0x490>)
 800bd12:	b2d2      	uxtb	r2, r2
 800bd14:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	689b      	ldr	r3, [r3, #8]
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d015      	beq.n	800bd4a <HAL_RCC_OscConfig+0x30a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800bd1e:	f7fc fe55 	bl	80089cc <HAL_GetTick>
 800bd22:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bd24:	e00a      	b.n	800bd3c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800bd26:	f7fc fe51 	bl	80089cc <HAL_GetTick>
 800bd2a:	4602      	mov	r2, r0
 800bd2c:	6a3b      	ldr	r3, [r7, #32]
 800bd2e:	1ad3      	subs	r3, r2, r3
 800bd30:	f241 3288 	movw	r2, #5000	; 0x1388
 800bd34:	4293      	cmp	r3, r2
 800bd36:	d901      	bls.n	800bd3c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800bd38:	2303      	movs	r3, #3
 800bd3a:	e0c2      	b.n	800bec2 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bd3c:	4b65      	ldr	r3, [pc, #404]	; (800bed4 <HAL_RCC_OscConfig+0x494>)
 800bd3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bd40:	f003 0302 	and.w	r3, r3, #2
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d0ee      	beq.n	800bd26 <HAL_RCC_OscConfig+0x2e6>
 800bd48:	e014      	b.n	800bd74 <HAL_RCC_OscConfig+0x334>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800bd4a:	f7fc fe3f 	bl	80089cc <HAL_GetTick>
 800bd4e:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800bd50:	e00a      	b.n	800bd68 <HAL_RCC_OscConfig+0x328>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800bd52:	f7fc fe3b 	bl	80089cc <HAL_GetTick>
 800bd56:	4602      	mov	r2, r0
 800bd58:	6a3b      	ldr	r3, [r7, #32]
 800bd5a:	1ad3      	subs	r3, r2, r3
 800bd5c:	f241 3288 	movw	r2, #5000	; 0x1388
 800bd60:	4293      	cmp	r3, r2
 800bd62:	d901      	bls.n	800bd68 <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 800bd64:	2303      	movs	r3, #3
 800bd66:	e0ac      	b.n	800bec2 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800bd68:	4b5a      	ldr	r3, [pc, #360]	; (800bed4 <HAL_RCC_OscConfig+0x494>)
 800bd6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bd6c:	f003 0302 	and.w	r3, r3, #2
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d1ee      	bne.n	800bd52 <HAL_RCC_OscConfig+0x312>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800bd74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bd78:	2b01      	cmp	r3, #1
 800bd7a:	d105      	bne.n	800bd88 <HAL_RCC_OscConfig+0x348>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bd7c:	4b55      	ldr	r3, [pc, #340]	; (800bed4 <HAL_RCC_OscConfig+0x494>)
 800bd7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd80:	4a54      	ldr	r2, [pc, #336]	; (800bed4 <HAL_RCC_OscConfig+0x494>)
 800bd82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bd86:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	699b      	ldr	r3, [r3, #24]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	f000 8097 	beq.w	800bec0 <HAL_RCC_OscConfig+0x480>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800bd92:	4b50      	ldr	r3, [pc, #320]	; (800bed4 <HAL_RCC_OscConfig+0x494>)
 800bd94:	689b      	ldr	r3, [r3, #8]
 800bd96:	f003 030c 	and.w	r3, r3, #12
 800bd9a:	2b08      	cmp	r3, #8
 800bd9c:	d061      	beq.n	800be62 <HAL_RCC_OscConfig+0x422>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	699b      	ldr	r3, [r3, #24]
 800bda2:	2b02      	cmp	r3, #2
 800bda4:	d146      	bne.n	800be34 <HAL_RCC_OscConfig+0x3f4>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bda6:	4b4c      	ldr	r3, [pc, #304]	; (800bed8 <HAL_RCC_OscConfig+0x498>)
 800bda8:	2200      	movs	r2, #0
 800bdaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800bdac:	f7fc fe0e 	bl	80089cc <HAL_GetTick>
 800bdb0:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bdb2:	e008      	b.n	800bdc6 <HAL_RCC_OscConfig+0x386>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800bdb4:	f7fc fe0a 	bl	80089cc <HAL_GetTick>
 800bdb8:	4602      	mov	r2, r0
 800bdba:	6a3b      	ldr	r3, [r7, #32]
 800bdbc:	1ad3      	subs	r3, r2, r3
 800bdbe:	2b64      	cmp	r3, #100	; 0x64
 800bdc0:	d901      	bls.n	800bdc6 <HAL_RCC_OscConfig+0x386>
          {
            return HAL_TIMEOUT;
 800bdc2:	2303      	movs	r3, #3
 800bdc4:	e07d      	b.n	800bec2 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bdc6:	4b43      	ldr	r3, [pc, #268]	; (800bed4 <HAL_RCC_OscConfig+0x494>)
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d1f0      	bne.n	800bdb4 <HAL_RCC_OscConfig+0x374>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bdd2:	4b40      	ldr	r3, [pc, #256]	; (800bed4 <HAL_RCC_OscConfig+0x494>)
 800bdd4:	685a      	ldr	r2, [r3, #4]
 800bdd6:	4b41      	ldr	r3, [pc, #260]	; (800bedc <HAL_RCC_OscConfig+0x49c>)
 800bdd8:	4013      	ands	r3, r2
 800bdda:	687a      	ldr	r2, [r7, #4]
 800bddc:	69d1      	ldr	r1, [r2, #28]
 800bdde:	687a      	ldr	r2, [r7, #4]
 800bde0:	6a12      	ldr	r2, [r2, #32]
 800bde2:	4311      	orrs	r1, r2
 800bde4:	687a      	ldr	r2, [r7, #4]
 800bde6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800bde8:	0192      	lsls	r2, r2, #6
 800bdea:	4311      	orrs	r1, r2
 800bdec:	687a      	ldr	r2, [r7, #4]
 800bdee:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800bdf0:	0612      	lsls	r2, r2, #24
 800bdf2:	4311      	orrs	r1, r2
 800bdf4:	687a      	ldr	r2, [r7, #4]
 800bdf6:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800bdf8:	0852      	lsrs	r2, r2, #1
 800bdfa:	3a01      	subs	r2, #1
 800bdfc:	0412      	lsls	r2, r2, #16
 800bdfe:	430a      	orrs	r2, r1
 800be00:	4934      	ldr	r1, [pc, #208]	; (800bed4 <HAL_RCC_OscConfig+0x494>)
 800be02:	4313      	orrs	r3, r2
 800be04:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800be06:	4b34      	ldr	r3, [pc, #208]	; (800bed8 <HAL_RCC_OscConfig+0x498>)
 800be08:	2201      	movs	r2, #1
 800be0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800be0c:	f7fc fdde 	bl	80089cc <HAL_GetTick>
 800be10:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800be12:	e008      	b.n	800be26 <HAL_RCC_OscConfig+0x3e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800be14:	f7fc fdda 	bl	80089cc <HAL_GetTick>
 800be18:	4602      	mov	r2, r0
 800be1a:	6a3b      	ldr	r3, [r7, #32]
 800be1c:	1ad3      	subs	r3, r2, r3
 800be1e:	2b64      	cmp	r3, #100	; 0x64
 800be20:	d901      	bls.n	800be26 <HAL_RCC_OscConfig+0x3e6>
          {
            return HAL_TIMEOUT;
 800be22:	2303      	movs	r3, #3
 800be24:	e04d      	b.n	800bec2 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800be26:	4b2b      	ldr	r3, [pc, #172]	; (800bed4 <HAL_RCC_OscConfig+0x494>)
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d0f0      	beq.n	800be14 <HAL_RCC_OscConfig+0x3d4>
 800be32:	e045      	b.n	800bec0 <HAL_RCC_OscConfig+0x480>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800be34:	4b28      	ldr	r3, [pc, #160]	; (800bed8 <HAL_RCC_OscConfig+0x498>)
 800be36:	2200      	movs	r2, #0
 800be38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800be3a:	f7fc fdc7 	bl	80089cc <HAL_GetTick>
 800be3e:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800be40:	e008      	b.n	800be54 <HAL_RCC_OscConfig+0x414>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800be42:	f7fc fdc3 	bl	80089cc <HAL_GetTick>
 800be46:	4602      	mov	r2, r0
 800be48:	6a3b      	ldr	r3, [r7, #32]
 800be4a:	1ad3      	subs	r3, r2, r3
 800be4c:	2b64      	cmp	r3, #100	; 0x64
 800be4e:	d901      	bls.n	800be54 <HAL_RCC_OscConfig+0x414>
          {
            return HAL_TIMEOUT;
 800be50:	2303      	movs	r3, #3
 800be52:	e036      	b.n	800bec2 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800be54:	4b1f      	ldr	r3, [pc, #124]	; (800bed4 <HAL_RCC_OscConfig+0x494>)
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d1f0      	bne.n	800be42 <HAL_RCC_OscConfig+0x402>
 800be60:	e02e      	b.n	800bec0 <HAL_RCC_OscConfig+0x480>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	699b      	ldr	r3, [r3, #24]
 800be66:	2b01      	cmp	r3, #1
 800be68:	d101      	bne.n	800be6e <HAL_RCC_OscConfig+0x42e>
      {
        return HAL_ERROR;
 800be6a:	2301      	movs	r3, #1
 800be6c:	e029      	b.n	800bec2 <HAL_RCC_OscConfig+0x482>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 800be6e:	4b19      	ldr	r3, [pc, #100]	; (800bed4 <HAL_RCC_OscConfig+0x494>)
 800be70:	685b      	ldr	r3, [r3, #4]
 800be72:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800be74:	69fb      	ldr	r3, [r7, #28]
 800be76:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	69db      	ldr	r3, [r3, #28]
 800be7e:	429a      	cmp	r2, r3
 800be80:	d11c      	bne.n	800bebc <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800be82:	69fb      	ldr	r3, [r7, #28]
 800be84:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800be8c:	429a      	cmp	r2, r3
 800be8e:	d115      	bne.n	800bebc <HAL_RCC_OscConfig+0x47c>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800be90:	69fb      	ldr	r3, [r7, #28]
 800be92:	099b      	lsrs	r3, r3, #6
 800be94:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800be9c:	429a      	cmp	r2, r3
 800be9e:	d10d      	bne.n	800bebc <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800bea0:	69fb      	ldr	r3, [r7, #28]
 800bea2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800beaa:	429a      	cmp	r2, r3
 800beac:	d106      	bne.n	800bebc <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800beae:	69fb      	ldr	r3, [r7, #28]
 800beb0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800beb8:	429a      	cmp	r2, r3
 800beba:	d001      	beq.n	800bec0 <HAL_RCC_OscConfig+0x480>
        {
          return HAL_ERROR;
 800bebc:	2301      	movs	r3, #1
 800bebe:	e000      	b.n	800bec2 <HAL_RCC_OscConfig+0x482>
        }
      }
    }
  }
  return HAL_OK;
 800bec0:	2300      	movs	r3, #0
}
 800bec2:	4618      	mov	r0, r3
 800bec4:	3728      	adds	r7, #40	; 0x28
 800bec6:	46bd      	mov	sp, r7
 800bec8:	bd80      	pop	{r7, pc}
 800beca:	bf00      	nop
 800becc:	40007000 	.word	0x40007000
 800bed0:	40023870 	.word	0x40023870
 800bed4:	40023800 	.word	0x40023800
 800bed8:	42470060 	.word	0x42470060
 800bedc:	f0bc8000 	.word	0xf0bc8000

0800bee0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b086      	sub	sp, #24
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	6078      	str	r0, [r7, #4]
 800bee8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d101      	bne.n	800bef4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800bef0:	2301      	movs	r3, #1
 800bef2:	e0d2      	b.n	800c09a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800bef4:	4b6b      	ldr	r3, [pc, #428]	; (800c0a4 <HAL_RCC_ClockConfig+0x1c4>)
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	f003 030f 	and.w	r3, r3, #15
 800befc:	683a      	ldr	r2, [r7, #0]
 800befe:	429a      	cmp	r2, r3
 800bf00:	d90c      	bls.n	800bf1c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bf02:	4b68      	ldr	r3, [pc, #416]	; (800c0a4 <HAL_RCC_ClockConfig+0x1c4>)
 800bf04:	683a      	ldr	r2, [r7, #0]
 800bf06:	b2d2      	uxtb	r2, r2
 800bf08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800bf0a:	4b66      	ldr	r3, [pc, #408]	; (800c0a4 <HAL_RCC_ClockConfig+0x1c4>)
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	f003 030f 	and.w	r3, r3, #15
 800bf12:	683a      	ldr	r2, [r7, #0]
 800bf14:	429a      	cmp	r2, r3
 800bf16:	d001      	beq.n	800bf1c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800bf18:	2301      	movs	r3, #1
 800bf1a:	e0be      	b.n	800c09a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	f003 0302 	and.w	r3, r3, #2
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d020      	beq.n	800bf6a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	f003 0304 	and.w	r3, r3, #4
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d005      	beq.n	800bf40 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800bf34:	4b5c      	ldr	r3, [pc, #368]	; (800c0a8 <HAL_RCC_ClockConfig+0x1c8>)
 800bf36:	689b      	ldr	r3, [r3, #8]
 800bf38:	4a5b      	ldr	r2, [pc, #364]	; (800c0a8 <HAL_RCC_ClockConfig+0x1c8>)
 800bf3a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800bf3e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	f003 0308 	and.w	r3, r3, #8
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d005      	beq.n	800bf58 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 800bf4c:	4b56      	ldr	r3, [pc, #344]	; (800c0a8 <HAL_RCC_ClockConfig+0x1c8>)
 800bf4e:	689b      	ldr	r3, [r3, #8]
 800bf50:	4a55      	ldr	r2, [pc, #340]	; (800c0a8 <HAL_RCC_ClockConfig+0x1c8>)
 800bf52:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800bf56:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bf58:	4b53      	ldr	r3, [pc, #332]	; (800c0a8 <HAL_RCC_ClockConfig+0x1c8>)
 800bf5a:	689b      	ldr	r3, [r3, #8]
 800bf5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	689b      	ldr	r3, [r3, #8]
 800bf64:	4950      	ldr	r1, [pc, #320]	; (800c0a8 <HAL_RCC_ClockConfig+0x1c8>)
 800bf66:	4313      	orrs	r3, r2
 800bf68:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	f003 0301 	and.w	r3, r3, #1
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d040      	beq.n	800bff8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	685b      	ldr	r3, [r3, #4]
 800bf7a:	2b01      	cmp	r3, #1
 800bf7c:	d107      	bne.n	800bf8e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800bf7e:	4b4a      	ldr	r3, [pc, #296]	; (800c0a8 <HAL_RCC_ClockConfig+0x1c8>)
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d115      	bne.n	800bfb6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800bf8a:	2301      	movs	r3, #1
 800bf8c:	e085      	b.n	800c09a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	685b      	ldr	r3, [r3, #4]
 800bf92:	2b02      	cmp	r3, #2
 800bf94:	d107      	bne.n	800bfa6 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800bf96:	4b44      	ldr	r3, [pc, #272]	; (800c0a8 <HAL_RCC_ClockConfig+0x1c8>)
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d109      	bne.n	800bfb6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800bfa2:	2301      	movs	r3, #1
 800bfa4:	e079      	b.n	800c09a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800bfa6:	4b40      	ldr	r3, [pc, #256]	; (800c0a8 <HAL_RCC_ClockConfig+0x1c8>)
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	f003 0302 	and.w	r3, r3, #2
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d101      	bne.n	800bfb6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800bfb2:	2301      	movs	r3, #1
 800bfb4:	e071      	b.n	800c09a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800bfb6:	4b3c      	ldr	r3, [pc, #240]	; (800c0a8 <HAL_RCC_ClockConfig+0x1c8>)
 800bfb8:	689b      	ldr	r3, [r3, #8]
 800bfba:	f023 0203 	bic.w	r2, r3, #3
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	685b      	ldr	r3, [r3, #4]
 800bfc2:	4939      	ldr	r1, [pc, #228]	; (800c0a8 <HAL_RCC_ClockConfig+0x1c8>)
 800bfc4:	4313      	orrs	r3, r2
 800bfc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800bfc8:	f7fc fd00 	bl	80089cc <HAL_GetTick>
 800bfcc:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bfce:	e00a      	b.n	800bfe6 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bfd0:	f7fc fcfc 	bl	80089cc <HAL_GetTick>
 800bfd4:	4602      	mov	r2, r0
 800bfd6:	697b      	ldr	r3, [r7, #20]
 800bfd8:	1ad3      	subs	r3, r2, r3
 800bfda:	f241 3288 	movw	r2, #5000	; 0x1388
 800bfde:	4293      	cmp	r3, r2
 800bfe0:	d901      	bls.n	800bfe6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800bfe2:	2303      	movs	r3, #3
 800bfe4:	e059      	b.n	800c09a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bfe6:	4b30      	ldr	r3, [pc, #192]	; (800c0a8 <HAL_RCC_ClockConfig+0x1c8>)
 800bfe8:	689b      	ldr	r3, [r3, #8]
 800bfea:	f003 020c 	and.w	r2, r3, #12
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	685b      	ldr	r3, [r3, #4]
 800bff2:	009b      	lsls	r3, r3, #2
 800bff4:	429a      	cmp	r2, r3
 800bff6:	d1eb      	bne.n	800bfd0 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800bff8:	4b2a      	ldr	r3, [pc, #168]	; (800c0a4 <HAL_RCC_ClockConfig+0x1c4>)
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	f003 030f 	and.w	r3, r3, #15
 800c000:	683a      	ldr	r2, [r7, #0]
 800c002:	429a      	cmp	r2, r3
 800c004:	d20c      	bcs.n	800c020 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c006:	4b27      	ldr	r3, [pc, #156]	; (800c0a4 <HAL_RCC_ClockConfig+0x1c4>)
 800c008:	683a      	ldr	r2, [r7, #0]
 800c00a:	b2d2      	uxtb	r2, r2
 800c00c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c00e:	4b25      	ldr	r3, [pc, #148]	; (800c0a4 <HAL_RCC_ClockConfig+0x1c4>)
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	f003 030f 	and.w	r3, r3, #15
 800c016:	683a      	ldr	r2, [r7, #0]
 800c018:	429a      	cmp	r2, r3
 800c01a:	d001      	beq.n	800c020 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 800c01c:	2301      	movs	r3, #1
 800c01e:	e03c      	b.n	800c09a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	f003 0304 	and.w	r3, r3, #4
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d008      	beq.n	800c03e <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c02c:	4b1e      	ldr	r3, [pc, #120]	; (800c0a8 <HAL_RCC_ClockConfig+0x1c8>)
 800c02e:	689b      	ldr	r3, [r3, #8]
 800c030:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	68db      	ldr	r3, [r3, #12]
 800c038:	491b      	ldr	r1, [pc, #108]	; (800c0a8 <HAL_RCC_ClockConfig+0x1c8>)
 800c03a:	4313      	orrs	r3, r2
 800c03c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	f003 0308 	and.w	r3, r3, #8
 800c046:	2b00      	cmp	r3, #0
 800c048:	d009      	beq.n	800c05e <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c04a:	4b17      	ldr	r3, [pc, #92]	; (800c0a8 <HAL_RCC_ClockConfig+0x1c8>)
 800c04c:	689b      	ldr	r3, [r3, #8]
 800c04e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	691b      	ldr	r3, [r3, #16]
 800c056:	00db      	lsls	r3, r3, #3
 800c058:	4913      	ldr	r1, [pc, #76]	; (800c0a8 <HAL_RCC_ClockConfig+0x1c8>)
 800c05a:	4313      	orrs	r3, r2
 800c05c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 800c05e:	f000 f82b 	bl	800c0b8 <HAL_RCC_GetSysClockFreq>
 800c062:	4601      	mov	r1, r0
 800c064:	4b10      	ldr	r3, [pc, #64]	; (800c0a8 <HAL_RCC_ClockConfig+0x1c8>)
 800c066:	689b      	ldr	r3, [r3, #8]
 800c068:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c06c:	22f0      	movs	r2, #240	; 0xf0
 800c06e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c070:	693a      	ldr	r2, [r7, #16]
 800c072:	fa92 f2a2 	rbit	r2, r2
 800c076:	60fa      	str	r2, [r7, #12]
  return result;
 800c078:	68fa      	ldr	r2, [r7, #12]
 800c07a:	fab2 f282 	clz	r2, r2
 800c07e:	b2d2      	uxtb	r2, r2
 800c080:	40d3      	lsrs	r3, r2
 800c082:	4a0a      	ldr	r2, [pc, #40]	; (800c0ac <HAL_RCC_ClockConfig+0x1cc>)
 800c084:	5cd3      	ldrb	r3, [r2, r3]
 800c086:	fa21 f303 	lsr.w	r3, r1, r3
 800c08a:	4a09      	ldr	r2, [pc, #36]	; (800c0b0 <HAL_RCC_ClockConfig+0x1d0>)
 800c08c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800c08e:	4b09      	ldr	r3, [pc, #36]	; (800c0b4 <HAL_RCC_ClockConfig+0x1d4>)
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	4618      	mov	r0, r3
 800c094:	f7fc fc58 	bl	8008948 <HAL_InitTick>

  return HAL_OK;
 800c098:	2300      	movs	r3, #0
}
 800c09a:	4618      	mov	r0, r3
 800c09c:	3718      	adds	r7, #24
 800c09e:	46bd      	mov	sp, r7
 800c0a0:	bd80      	pop	{r7, pc}
 800c0a2:	bf00      	nop
 800c0a4:	40023c00 	.word	0x40023c00
 800c0a8:	40023800 	.word	0x40023800
 800c0ac:	08010c1c 	.word	0x08010c1c
 800c0b0:	20000054 	.word	0x20000054
 800c0b4:	20000058 	.word	0x20000058

0800c0b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c0b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c0ba:	b085      	sub	sp, #20
 800c0bc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800c0be:	2300      	movs	r3, #0
 800c0c0:	607b      	str	r3, [r7, #4]
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	60fb      	str	r3, [r7, #12]
 800c0c6:	2300      	movs	r3, #0
 800c0c8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800c0ca:	2300      	movs	r3, #0
 800c0cc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c0ce:	4b50      	ldr	r3, [pc, #320]	; (800c210 <HAL_RCC_GetSysClockFreq+0x158>)
 800c0d0:	689b      	ldr	r3, [r3, #8]
 800c0d2:	f003 030c 	and.w	r3, r3, #12
 800c0d6:	2b04      	cmp	r3, #4
 800c0d8:	d007      	beq.n	800c0ea <HAL_RCC_GetSysClockFreq+0x32>
 800c0da:	2b08      	cmp	r3, #8
 800c0dc:	d008      	beq.n	800c0f0 <HAL_RCC_GetSysClockFreq+0x38>
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	f040 808d 	bne.w	800c1fe <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800c0e4:	4b4b      	ldr	r3, [pc, #300]	; (800c214 <HAL_RCC_GetSysClockFreq+0x15c>)
 800c0e6:	60bb      	str	r3, [r7, #8]
       break;
 800c0e8:	e08c      	b.n	800c204 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800c0ea:	4b4b      	ldr	r3, [pc, #300]	; (800c218 <HAL_RCC_GetSysClockFreq+0x160>)
 800c0ec:	60bb      	str	r3, [r7, #8]
      break;
 800c0ee:	e089      	b.n	800c204 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800c0f0:	4b47      	ldr	r3, [pc, #284]	; (800c210 <HAL_RCC_GetSysClockFreq+0x158>)
 800c0f2:	685b      	ldr	r3, [r3, #4]
 800c0f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c0f8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800c0fa:	4b45      	ldr	r3, [pc, #276]	; (800c210 <HAL_RCC_GetSysClockFreq+0x158>)
 800c0fc:	685b      	ldr	r3, [r3, #4]
 800c0fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c102:	2b00      	cmp	r3, #0
 800c104:	d023      	beq.n	800c14e <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c106:	4b42      	ldr	r3, [pc, #264]	; (800c210 <HAL_RCC_GetSysClockFreq+0x158>)
 800c108:	685b      	ldr	r3, [r3, #4]
 800c10a:	099b      	lsrs	r3, r3, #6
 800c10c:	f04f 0400 	mov.w	r4, #0
 800c110:	f240 11ff 	movw	r1, #511	; 0x1ff
 800c114:	f04f 0200 	mov.w	r2, #0
 800c118:	ea03 0501 	and.w	r5, r3, r1
 800c11c:	ea04 0602 	and.w	r6, r4, r2
 800c120:	4a3d      	ldr	r2, [pc, #244]	; (800c218 <HAL_RCC_GetSysClockFreq+0x160>)
 800c122:	fb02 f106 	mul.w	r1, r2, r6
 800c126:	2200      	movs	r2, #0
 800c128:	fb02 f205 	mul.w	r2, r2, r5
 800c12c:	440a      	add	r2, r1
 800c12e:	493a      	ldr	r1, [pc, #232]	; (800c218 <HAL_RCC_GetSysClockFreq+0x160>)
 800c130:	fba5 0101 	umull	r0, r1, r5, r1
 800c134:	1853      	adds	r3, r2, r1
 800c136:	4619      	mov	r1, r3
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	f04f 0400 	mov.w	r4, #0
 800c13e:	461a      	mov	r2, r3
 800c140:	4623      	mov	r3, r4
 800c142:	f7f5 f82b 	bl	800119c <__aeabi_uldivmod>
 800c146:	4603      	mov	r3, r0
 800c148:	460c      	mov	r4, r1
 800c14a:	60fb      	str	r3, [r7, #12]
 800c14c:	e049      	b.n	800c1e2 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c14e:	4b30      	ldr	r3, [pc, #192]	; (800c210 <HAL_RCC_GetSysClockFreq+0x158>)
 800c150:	685b      	ldr	r3, [r3, #4]
 800c152:	099b      	lsrs	r3, r3, #6
 800c154:	f04f 0400 	mov.w	r4, #0
 800c158:	f240 11ff 	movw	r1, #511	; 0x1ff
 800c15c:	f04f 0200 	mov.w	r2, #0
 800c160:	ea03 0501 	and.w	r5, r3, r1
 800c164:	ea04 0602 	and.w	r6, r4, r2
 800c168:	4629      	mov	r1, r5
 800c16a:	4632      	mov	r2, r6
 800c16c:	f04f 0300 	mov.w	r3, #0
 800c170:	f04f 0400 	mov.w	r4, #0
 800c174:	0154      	lsls	r4, r2, #5
 800c176:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800c17a:	014b      	lsls	r3, r1, #5
 800c17c:	4619      	mov	r1, r3
 800c17e:	4622      	mov	r2, r4
 800c180:	1b49      	subs	r1, r1, r5
 800c182:	eb62 0206 	sbc.w	r2, r2, r6
 800c186:	f04f 0300 	mov.w	r3, #0
 800c18a:	f04f 0400 	mov.w	r4, #0
 800c18e:	0194      	lsls	r4, r2, #6
 800c190:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800c194:	018b      	lsls	r3, r1, #6
 800c196:	1a5b      	subs	r3, r3, r1
 800c198:	eb64 0402 	sbc.w	r4, r4, r2
 800c19c:	f04f 0100 	mov.w	r1, #0
 800c1a0:	f04f 0200 	mov.w	r2, #0
 800c1a4:	00e2      	lsls	r2, r4, #3
 800c1a6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800c1aa:	00d9      	lsls	r1, r3, #3
 800c1ac:	460b      	mov	r3, r1
 800c1ae:	4614      	mov	r4, r2
 800c1b0:	195b      	adds	r3, r3, r5
 800c1b2:	eb44 0406 	adc.w	r4, r4, r6
 800c1b6:	f04f 0100 	mov.w	r1, #0
 800c1ba:	f04f 0200 	mov.w	r2, #0
 800c1be:	02a2      	lsls	r2, r4, #10
 800c1c0:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800c1c4:	0299      	lsls	r1, r3, #10
 800c1c6:	460b      	mov	r3, r1
 800c1c8:	4614      	mov	r4, r2
 800c1ca:	4618      	mov	r0, r3
 800c1cc:	4621      	mov	r1, r4
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	f04f 0400 	mov.w	r4, #0
 800c1d4:	461a      	mov	r2, r3
 800c1d6:	4623      	mov	r3, r4
 800c1d8:	f7f4 ffe0 	bl	800119c <__aeabi_uldivmod>
 800c1dc:	4603      	mov	r3, r0
 800c1de:	460c      	mov	r4, r1
 800c1e0:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800c1e2:	4b0b      	ldr	r3, [pc, #44]	; (800c210 <HAL_RCC_GetSysClockFreq+0x158>)
 800c1e4:	685b      	ldr	r3, [r3, #4]
 800c1e6:	0c1b      	lsrs	r3, r3, #16
 800c1e8:	f003 0303 	and.w	r3, r3, #3
 800c1ec:	3301      	adds	r3, #1
 800c1ee:	005b      	lsls	r3, r3, #1
 800c1f0:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800c1f2:	68fa      	ldr	r2, [r7, #12]
 800c1f4:	683b      	ldr	r3, [r7, #0]
 800c1f6:	fbb2 f3f3 	udiv	r3, r2, r3
 800c1fa:	60bb      	str	r3, [r7, #8]
      break;
 800c1fc:	e002      	b.n	800c204 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800c1fe:	4b05      	ldr	r3, [pc, #20]	; (800c214 <HAL_RCC_GetSysClockFreq+0x15c>)
 800c200:	60bb      	str	r3, [r7, #8]
      break;
 800c202:	bf00      	nop
    }
  }
  return sysclockfreq;
 800c204:	68bb      	ldr	r3, [r7, #8]
}
 800c206:	4618      	mov	r0, r3
 800c208:	3714      	adds	r7, #20
 800c20a:	46bd      	mov	sp, r7
 800c20c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c20e:	bf00      	nop
 800c210:	40023800 	.word	0x40023800
 800c214:	00f42400 	.word	0x00f42400
 800c218:	017d7840 	.word	0x017d7840

0800c21c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c21c:	b480      	push	{r7}
 800c21e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c220:	4b02      	ldr	r3, [pc, #8]	; (800c22c <HAL_RCC_GetHCLKFreq+0x10>)
 800c222:	681b      	ldr	r3, [r3, #0]
}
 800c224:	4618      	mov	r0, r3
 800c226:	46bd      	mov	sp, r7
 800c228:	bc80      	pop	{r7}
 800c22a:	4770      	bx	lr
 800c22c:	20000054 	.word	0x20000054

0800c230 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c230:	b580      	push	{r7, lr}
 800c232:	b082      	sub	sp, #8
 800c234:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800c236:	f7ff fff1 	bl	800c21c <HAL_RCC_GetHCLKFreq>
 800c23a:	4601      	mov	r1, r0
 800c23c:	4b0b      	ldr	r3, [pc, #44]	; (800c26c <HAL_RCC_GetPCLK1Freq+0x3c>)
 800c23e:	689b      	ldr	r3, [r3, #8]
 800c240:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800c244:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 800c248:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c24a:	687a      	ldr	r2, [r7, #4]
 800c24c:	fa92 f2a2 	rbit	r2, r2
 800c250:	603a      	str	r2, [r7, #0]
  return result;
 800c252:	683a      	ldr	r2, [r7, #0]
 800c254:	fab2 f282 	clz	r2, r2
 800c258:	b2d2      	uxtb	r2, r2
 800c25a:	40d3      	lsrs	r3, r2
 800c25c:	4a04      	ldr	r2, [pc, #16]	; (800c270 <HAL_RCC_GetPCLK1Freq+0x40>)
 800c25e:	5cd3      	ldrb	r3, [r2, r3]
 800c260:	fa21 f303 	lsr.w	r3, r1, r3
}
 800c264:	4618      	mov	r0, r3
 800c266:	3708      	adds	r7, #8
 800c268:	46bd      	mov	sp, r7
 800c26a:	bd80      	pop	{r7, pc}
 800c26c:	40023800 	.word	0x40023800
 800c270:	08010c2c 	.word	0x08010c2c

0800c274 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c274:	b580      	push	{r7, lr}
 800c276:	b082      	sub	sp, #8
 800c278:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 800c27a:	f7ff ffcf 	bl	800c21c <HAL_RCC_GetHCLKFreq>
 800c27e:	4601      	mov	r1, r0
 800c280:	4b0b      	ldr	r3, [pc, #44]	; (800c2b0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800c282:	689b      	ldr	r3, [r3, #8]
 800c284:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800c288:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 800c28c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c28e:	687a      	ldr	r2, [r7, #4]
 800c290:	fa92 f2a2 	rbit	r2, r2
 800c294:	603a      	str	r2, [r7, #0]
  return result;
 800c296:	683a      	ldr	r2, [r7, #0]
 800c298:	fab2 f282 	clz	r2, r2
 800c29c:	b2d2      	uxtb	r2, r2
 800c29e:	40d3      	lsrs	r3, r2
 800c2a0:	4a04      	ldr	r2, [pc, #16]	; (800c2b4 <HAL_RCC_GetPCLK2Freq+0x40>)
 800c2a2:	5cd3      	ldrb	r3, [r2, r3]
 800c2a4:	fa21 f303 	lsr.w	r3, r1, r3
}
 800c2a8:	4618      	mov	r0, r3
 800c2aa:	3708      	adds	r7, #8
 800c2ac:	46bd      	mov	sp, r7
 800c2ae:	bd80      	pop	{r7, pc}
 800c2b0:	40023800 	.word	0x40023800
 800c2b4:	08010c2c 	.word	0x08010c2c

0800c2b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c2b8:	b580      	push	{r7, lr}
 800c2ba:	b082      	sub	sp, #8
 800c2bc:	af00      	add	r7, sp, #0
 800c2be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d101      	bne.n	800c2ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c2c6:	2301      	movs	r3, #1
 800c2c8:	e041      	b.n	800c34e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c2d0:	b2db      	uxtb	r3, r3
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d106      	bne.n	800c2e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	2200      	movs	r2, #0
 800c2da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c2de:	6878      	ldr	r0, [r7, #4]
 800c2e0:	f7fc f952 	bl	8008588 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	2202      	movs	r2, #2
 800c2e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	681a      	ldr	r2, [r3, #0]
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	3304      	adds	r3, #4
 800c2f4:	4619      	mov	r1, r3
 800c2f6:	4610      	mov	r0, r2
 800c2f8:	f000 fccc 	bl	800cc94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	2201      	movs	r2, #1
 800c300:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	2201      	movs	r2, #1
 800c308:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	2201      	movs	r2, #1
 800c310:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	2201      	movs	r2, #1
 800c318:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	2201      	movs	r2, #1
 800c320:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	2201      	movs	r2, #1
 800c328:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	2201      	movs	r2, #1
 800c330:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	2201      	movs	r2, #1
 800c338:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	2201      	movs	r2, #1
 800c340:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	2201      	movs	r2, #1
 800c348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c34c:	2300      	movs	r3, #0
}
 800c34e:	4618      	mov	r0, r3
 800c350:	3708      	adds	r7, #8
 800c352:	46bd      	mov	sp, r7
 800c354:	bd80      	pop	{r7, pc}
	...

0800c358 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800c358:	b480      	push	{r7}
 800c35a:	b085      	sub	sp, #20
 800c35c:	af00      	add	r7, sp, #0
 800c35e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c366:	b2db      	uxtb	r3, r3
 800c368:	2b01      	cmp	r3, #1
 800c36a:	d001      	beq.n	800c370 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800c36c:	2301      	movs	r3, #1
 800c36e:	e046      	b.n	800c3fe <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	2202      	movs	r2, #2
 800c374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	4a22      	ldr	r2, [pc, #136]	; (800c408 <HAL_TIM_Base_Start+0xb0>)
 800c37e:	4293      	cmp	r3, r2
 800c380:	d022      	beq.n	800c3c8 <HAL_TIM_Base_Start+0x70>
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c38a:	d01d      	beq.n	800c3c8 <HAL_TIM_Base_Start+0x70>
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	4a1e      	ldr	r2, [pc, #120]	; (800c40c <HAL_TIM_Base_Start+0xb4>)
 800c392:	4293      	cmp	r3, r2
 800c394:	d018      	beq.n	800c3c8 <HAL_TIM_Base_Start+0x70>
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	4a1d      	ldr	r2, [pc, #116]	; (800c410 <HAL_TIM_Base_Start+0xb8>)
 800c39c:	4293      	cmp	r3, r2
 800c39e:	d013      	beq.n	800c3c8 <HAL_TIM_Base_Start+0x70>
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	4a1b      	ldr	r2, [pc, #108]	; (800c414 <HAL_TIM_Base_Start+0xbc>)
 800c3a6:	4293      	cmp	r3, r2
 800c3a8:	d00e      	beq.n	800c3c8 <HAL_TIM_Base_Start+0x70>
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	4a1a      	ldr	r2, [pc, #104]	; (800c418 <HAL_TIM_Base_Start+0xc0>)
 800c3b0:	4293      	cmp	r3, r2
 800c3b2:	d009      	beq.n	800c3c8 <HAL_TIM_Base_Start+0x70>
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	4a18      	ldr	r2, [pc, #96]	; (800c41c <HAL_TIM_Base_Start+0xc4>)
 800c3ba:	4293      	cmp	r3, r2
 800c3bc:	d004      	beq.n	800c3c8 <HAL_TIM_Base_Start+0x70>
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	4a17      	ldr	r2, [pc, #92]	; (800c420 <HAL_TIM_Base_Start+0xc8>)
 800c3c4:	4293      	cmp	r3, r2
 800c3c6:	d111      	bne.n	800c3ec <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	689b      	ldr	r3, [r3, #8]
 800c3ce:	f003 0307 	and.w	r3, r3, #7
 800c3d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	2b06      	cmp	r3, #6
 800c3d8:	d010      	beq.n	800c3fc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	681a      	ldr	r2, [r3, #0]
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	f042 0201 	orr.w	r2, r2, #1
 800c3e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c3ea:	e007      	b.n	800c3fc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	681a      	ldr	r2, [r3, #0]
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	f042 0201 	orr.w	r2, r2, #1
 800c3fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c3fc:	2300      	movs	r3, #0
}
 800c3fe:	4618      	mov	r0, r3
 800c400:	3714      	adds	r7, #20
 800c402:	46bd      	mov	sp, r7
 800c404:	bc80      	pop	{r7}
 800c406:	4770      	bx	lr
 800c408:	40010000 	.word	0x40010000
 800c40c:	40000400 	.word	0x40000400
 800c410:	40000800 	.word	0x40000800
 800c414:	40000c00 	.word	0x40000c00
 800c418:	40010400 	.word	0x40010400
 800c41c:	40014000 	.word	0x40014000
 800c420:	40001800 	.word	0x40001800

0800c424 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c424:	b480      	push	{r7}
 800c426:	b085      	sub	sp, #20
 800c428:	af00      	add	r7, sp, #0
 800c42a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c432:	b2db      	uxtb	r3, r3
 800c434:	2b01      	cmp	r3, #1
 800c436:	d001      	beq.n	800c43c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c438:	2301      	movs	r3, #1
 800c43a:	e04e      	b.n	800c4da <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	2202      	movs	r2, #2
 800c440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	68da      	ldr	r2, [r3, #12]
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	f042 0201 	orr.w	r2, r2, #1
 800c452:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	4a22      	ldr	r2, [pc, #136]	; (800c4e4 <HAL_TIM_Base_Start_IT+0xc0>)
 800c45a:	4293      	cmp	r3, r2
 800c45c:	d022      	beq.n	800c4a4 <HAL_TIM_Base_Start_IT+0x80>
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c466:	d01d      	beq.n	800c4a4 <HAL_TIM_Base_Start_IT+0x80>
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	4a1e      	ldr	r2, [pc, #120]	; (800c4e8 <HAL_TIM_Base_Start_IT+0xc4>)
 800c46e:	4293      	cmp	r3, r2
 800c470:	d018      	beq.n	800c4a4 <HAL_TIM_Base_Start_IT+0x80>
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	4a1d      	ldr	r2, [pc, #116]	; (800c4ec <HAL_TIM_Base_Start_IT+0xc8>)
 800c478:	4293      	cmp	r3, r2
 800c47a:	d013      	beq.n	800c4a4 <HAL_TIM_Base_Start_IT+0x80>
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	4a1b      	ldr	r2, [pc, #108]	; (800c4f0 <HAL_TIM_Base_Start_IT+0xcc>)
 800c482:	4293      	cmp	r3, r2
 800c484:	d00e      	beq.n	800c4a4 <HAL_TIM_Base_Start_IT+0x80>
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	4a1a      	ldr	r2, [pc, #104]	; (800c4f4 <HAL_TIM_Base_Start_IT+0xd0>)
 800c48c:	4293      	cmp	r3, r2
 800c48e:	d009      	beq.n	800c4a4 <HAL_TIM_Base_Start_IT+0x80>
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	4a18      	ldr	r2, [pc, #96]	; (800c4f8 <HAL_TIM_Base_Start_IT+0xd4>)
 800c496:	4293      	cmp	r3, r2
 800c498:	d004      	beq.n	800c4a4 <HAL_TIM_Base_Start_IT+0x80>
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	4a17      	ldr	r2, [pc, #92]	; (800c4fc <HAL_TIM_Base_Start_IT+0xd8>)
 800c4a0:	4293      	cmp	r3, r2
 800c4a2:	d111      	bne.n	800c4c8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	689b      	ldr	r3, [r3, #8]
 800c4aa:	f003 0307 	and.w	r3, r3, #7
 800c4ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	2b06      	cmp	r3, #6
 800c4b4:	d010      	beq.n	800c4d8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	681a      	ldr	r2, [r3, #0]
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	f042 0201 	orr.w	r2, r2, #1
 800c4c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c4c6:	e007      	b.n	800c4d8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	681a      	ldr	r2, [r3, #0]
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	f042 0201 	orr.w	r2, r2, #1
 800c4d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c4d8:	2300      	movs	r3, #0
}
 800c4da:	4618      	mov	r0, r3
 800c4dc:	3714      	adds	r7, #20
 800c4de:	46bd      	mov	sp, r7
 800c4e0:	bc80      	pop	{r7}
 800c4e2:	4770      	bx	lr
 800c4e4:	40010000 	.word	0x40010000
 800c4e8:	40000400 	.word	0x40000400
 800c4ec:	40000800 	.word	0x40000800
 800c4f0:	40000c00 	.word	0x40000c00
 800c4f4:	40010400 	.word	0x40010400
 800c4f8:	40014000 	.word	0x40014000
 800c4fc:	40001800 	.word	0x40001800

0800c500 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c500:	b580      	push	{r7, lr}
 800c502:	b082      	sub	sp, #8
 800c504:	af00      	add	r7, sp, #0
 800c506:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d101      	bne.n	800c512 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c50e:	2301      	movs	r3, #1
 800c510:	e041      	b.n	800c596 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c518:	b2db      	uxtb	r3, r3
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d106      	bne.n	800c52c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	2200      	movs	r2, #0
 800c522:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c526:	6878      	ldr	r0, [r7, #4]
 800c528:	f000 f839 	bl	800c59e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	2202      	movs	r2, #2
 800c530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	681a      	ldr	r2, [r3, #0]
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	3304      	adds	r3, #4
 800c53c:	4619      	mov	r1, r3
 800c53e:	4610      	mov	r0, r2
 800c540:	f000 fba8 	bl	800cc94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	2201      	movs	r2, #1
 800c548:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	2201      	movs	r2, #1
 800c550:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	2201      	movs	r2, #1
 800c558:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	2201      	movs	r2, #1
 800c560:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	2201      	movs	r2, #1
 800c568:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	2201      	movs	r2, #1
 800c570:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	2201      	movs	r2, #1
 800c578:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	2201      	movs	r2, #1
 800c580:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	2201      	movs	r2, #1
 800c588:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	2201      	movs	r2, #1
 800c590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c594:	2300      	movs	r3, #0
}
 800c596:	4618      	mov	r0, r3
 800c598:	3708      	adds	r7, #8
 800c59a:	46bd      	mov	sp, r7
 800c59c:	bd80      	pop	{r7, pc}

0800c59e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c59e:	b480      	push	{r7}
 800c5a0:	b083      	sub	sp, #12
 800c5a2:	af00      	add	r7, sp, #0
 800c5a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c5a6:	bf00      	nop
 800c5a8:	370c      	adds	r7, #12
 800c5aa:	46bd      	mov	sp, r7
 800c5ac:	bc80      	pop	{r7}
 800c5ae:	4770      	bx	lr

0800c5b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c5b0:	b580      	push	{r7, lr}
 800c5b2:	b084      	sub	sp, #16
 800c5b4:	af00      	add	r7, sp, #0
 800c5b6:	6078      	str	r0, [r7, #4]
 800c5b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c5ba:	683b      	ldr	r3, [r7, #0]
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	d109      	bne.n	800c5d4 <HAL_TIM_PWM_Start+0x24>
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c5c6:	b2db      	uxtb	r3, r3
 800c5c8:	2b01      	cmp	r3, #1
 800c5ca:	bf14      	ite	ne
 800c5cc:	2301      	movne	r3, #1
 800c5ce:	2300      	moveq	r3, #0
 800c5d0:	b2db      	uxtb	r3, r3
 800c5d2:	e022      	b.n	800c61a <HAL_TIM_PWM_Start+0x6a>
 800c5d4:	683b      	ldr	r3, [r7, #0]
 800c5d6:	2b04      	cmp	r3, #4
 800c5d8:	d109      	bne.n	800c5ee <HAL_TIM_PWM_Start+0x3e>
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800c5e0:	b2db      	uxtb	r3, r3
 800c5e2:	2b01      	cmp	r3, #1
 800c5e4:	bf14      	ite	ne
 800c5e6:	2301      	movne	r3, #1
 800c5e8:	2300      	moveq	r3, #0
 800c5ea:	b2db      	uxtb	r3, r3
 800c5ec:	e015      	b.n	800c61a <HAL_TIM_PWM_Start+0x6a>
 800c5ee:	683b      	ldr	r3, [r7, #0]
 800c5f0:	2b08      	cmp	r3, #8
 800c5f2:	d109      	bne.n	800c608 <HAL_TIM_PWM_Start+0x58>
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c5fa:	b2db      	uxtb	r3, r3
 800c5fc:	2b01      	cmp	r3, #1
 800c5fe:	bf14      	ite	ne
 800c600:	2301      	movne	r3, #1
 800c602:	2300      	moveq	r3, #0
 800c604:	b2db      	uxtb	r3, r3
 800c606:	e008      	b.n	800c61a <HAL_TIM_PWM_Start+0x6a>
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c60e:	b2db      	uxtb	r3, r3
 800c610:	2b01      	cmp	r3, #1
 800c612:	bf14      	ite	ne
 800c614:	2301      	movne	r3, #1
 800c616:	2300      	moveq	r3, #0
 800c618:	b2db      	uxtb	r3, r3
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d001      	beq.n	800c622 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800c61e:	2301      	movs	r3, #1
 800c620:	e07c      	b.n	800c71c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c622:	683b      	ldr	r3, [r7, #0]
 800c624:	2b00      	cmp	r3, #0
 800c626:	d104      	bne.n	800c632 <HAL_TIM_PWM_Start+0x82>
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	2202      	movs	r2, #2
 800c62c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c630:	e013      	b.n	800c65a <HAL_TIM_PWM_Start+0xaa>
 800c632:	683b      	ldr	r3, [r7, #0]
 800c634:	2b04      	cmp	r3, #4
 800c636:	d104      	bne.n	800c642 <HAL_TIM_PWM_Start+0x92>
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	2202      	movs	r2, #2
 800c63c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c640:	e00b      	b.n	800c65a <HAL_TIM_PWM_Start+0xaa>
 800c642:	683b      	ldr	r3, [r7, #0]
 800c644:	2b08      	cmp	r3, #8
 800c646:	d104      	bne.n	800c652 <HAL_TIM_PWM_Start+0xa2>
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	2202      	movs	r2, #2
 800c64c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c650:	e003      	b.n	800c65a <HAL_TIM_PWM_Start+0xaa>
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	2202      	movs	r2, #2
 800c656:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	2201      	movs	r2, #1
 800c660:	6839      	ldr	r1, [r7, #0]
 800c662:	4618      	mov	r0, r3
 800c664:	f000 fdf6 	bl	800d254 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	4a2d      	ldr	r2, [pc, #180]	; (800c724 <HAL_TIM_PWM_Start+0x174>)
 800c66e:	4293      	cmp	r3, r2
 800c670:	d004      	beq.n	800c67c <HAL_TIM_PWM_Start+0xcc>
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	4a2c      	ldr	r2, [pc, #176]	; (800c728 <HAL_TIM_PWM_Start+0x178>)
 800c678:	4293      	cmp	r3, r2
 800c67a:	d101      	bne.n	800c680 <HAL_TIM_PWM_Start+0xd0>
 800c67c:	2301      	movs	r3, #1
 800c67e:	e000      	b.n	800c682 <HAL_TIM_PWM_Start+0xd2>
 800c680:	2300      	movs	r3, #0
 800c682:	2b00      	cmp	r3, #0
 800c684:	d007      	beq.n	800c696 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c694:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	4a22      	ldr	r2, [pc, #136]	; (800c724 <HAL_TIM_PWM_Start+0x174>)
 800c69c:	4293      	cmp	r3, r2
 800c69e:	d022      	beq.n	800c6e6 <HAL_TIM_PWM_Start+0x136>
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c6a8:	d01d      	beq.n	800c6e6 <HAL_TIM_PWM_Start+0x136>
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	4a1f      	ldr	r2, [pc, #124]	; (800c72c <HAL_TIM_PWM_Start+0x17c>)
 800c6b0:	4293      	cmp	r3, r2
 800c6b2:	d018      	beq.n	800c6e6 <HAL_TIM_PWM_Start+0x136>
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	4a1d      	ldr	r2, [pc, #116]	; (800c730 <HAL_TIM_PWM_Start+0x180>)
 800c6ba:	4293      	cmp	r3, r2
 800c6bc:	d013      	beq.n	800c6e6 <HAL_TIM_PWM_Start+0x136>
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	4a1c      	ldr	r2, [pc, #112]	; (800c734 <HAL_TIM_PWM_Start+0x184>)
 800c6c4:	4293      	cmp	r3, r2
 800c6c6:	d00e      	beq.n	800c6e6 <HAL_TIM_PWM_Start+0x136>
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	4a16      	ldr	r2, [pc, #88]	; (800c728 <HAL_TIM_PWM_Start+0x178>)
 800c6ce:	4293      	cmp	r3, r2
 800c6d0:	d009      	beq.n	800c6e6 <HAL_TIM_PWM_Start+0x136>
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	4a18      	ldr	r2, [pc, #96]	; (800c738 <HAL_TIM_PWM_Start+0x188>)
 800c6d8:	4293      	cmp	r3, r2
 800c6da:	d004      	beq.n	800c6e6 <HAL_TIM_PWM_Start+0x136>
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	4a16      	ldr	r2, [pc, #88]	; (800c73c <HAL_TIM_PWM_Start+0x18c>)
 800c6e2:	4293      	cmp	r3, r2
 800c6e4:	d111      	bne.n	800c70a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	689b      	ldr	r3, [r3, #8]
 800c6ec:	f003 0307 	and.w	r3, r3, #7
 800c6f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	2b06      	cmp	r3, #6
 800c6f6:	d010      	beq.n	800c71a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	681a      	ldr	r2, [r3, #0]
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	f042 0201 	orr.w	r2, r2, #1
 800c706:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c708:	e007      	b.n	800c71a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	681a      	ldr	r2, [r3, #0]
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	f042 0201 	orr.w	r2, r2, #1
 800c718:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c71a:	2300      	movs	r3, #0
}
 800c71c:	4618      	mov	r0, r3
 800c71e:	3710      	adds	r7, #16
 800c720:	46bd      	mov	sp, r7
 800c722:	bd80      	pop	{r7, pc}
 800c724:	40010000 	.word	0x40010000
 800c728:	40010400 	.word	0x40010400
 800c72c:	40000400 	.word	0x40000400
 800c730:	40000800 	.word	0x40000800
 800c734:	40000c00 	.word	0x40000c00
 800c738:	40014000 	.word	0x40014000
 800c73c:	40001800 	.word	0x40001800

0800c740 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c740:	b580      	push	{r7, lr}
 800c742:	b082      	sub	sp, #8
 800c744:	af00      	add	r7, sp, #0
 800c746:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	691b      	ldr	r3, [r3, #16]
 800c74e:	f003 0302 	and.w	r3, r3, #2
 800c752:	2b02      	cmp	r3, #2
 800c754:	d122      	bne.n	800c79c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	68db      	ldr	r3, [r3, #12]
 800c75c:	f003 0302 	and.w	r3, r3, #2
 800c760:	2b02      	cmp	r3, #2
 800c762:	d11b      	bne.n	800c79c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	f06f 0202 	mvn.w	r2, #2
 800c76c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	2201      	movs	r2, #1
 800c772:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	699b      	ldr	r3, [r3, #24]
 800c77a:	f003 0303 	and.w	r3, r3, #3
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d003      	beq.n	800c78a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c782:	6878      	ldr	r0, [r7, #4]
 800c784:	f000 fa6b 	bl	800cc5e <HAL_TIM_IC_CaptureCallback>
 800c788:	e005      	b.n	800c796 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c78a:	6878      	ldr	r0, [r7, #4]
 800c78c:	f000 fa5e 	bl	800cc4c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c790:	6878      	ldr	r0, [r7, #4]
 800c792:	f000 fa6d 	bl	800cc70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	2200      	movs	r2, #0
 800c79a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	691b      	ldr	r3, [r3, #16]
 800c7a2:	f003 0304 	and.w	r3, r3, #4
 800c7a6:	2b04      	cmp	r3, #4
 800c7a8:	d122      	bne.n	800c7f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	68db      	ldr	r3, [r3, #12]
 800c7b0:	f003 0304 	and.w	r3, r3, #4
 800c7b4:	2b04      	cmp	r3, #4
 800c7b6:	d11b      	bne.n	800c7f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	f06f 0204 	mvn.w	r2, #4
 800c7c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	2202      	movs	r2, #2
 800c7c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	699b      	ldr	r3, [r3, #24]
 800c7ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d003      	beq.n	800c7de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c7d6:	6878      	ldr	r0, [r7, #4]
 800c7d8:	f000 fa41 	bl	800cc5e <HAL_TIM_IC_CaptureCallback>
 800c7dc:	e005      	b.n	800c7ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c7de:	6878      	ldr	r0, [r7, #4]
 800c7e0:	f000 fa34 	bl	800cc4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c7e4:	6878      	ldr	r0, [r7, #4]
 800c7e6:	f000 fa43 	bl	800cc70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	2200      	movs	r2, #0
 800c7ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	691b      	ldr	r3, [r3, #16]
 800c7f6:	f003 0308 	and.w	r3, r3, #8
 800c7fa:	2b08      	cmp	r3, #8
 800c7fc:	d122      	bne.n	800c844 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	68db      	ldr	r3, [r3, #12]
 800c804:	f003 0308 	and.w	r3, r3, #8
 800c808:	2b08      	cmp	r3, #8
 800c80a:	d11b      	bne.n	800c844 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	f06f 0208 	mvn.w	r2, #8
 800c814:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	2204      	movs	r2, #4
 800c81a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	69db      	ldr	r3, [r3, #28]
 800c822:	f003 0303 	and.w	r3, r3, #3
 800c826:	2b00      	cmp	r3, #0
 800c828:	d003      	beq.n	800c832 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c82a:	6878      	ldr	r0, [r7, #4]
 800c82c:	f000 fa17 	bl	800cc5e <HAL_TIM_IC_CaptureCallback>
 800c830:	e005      	b.n	800c83e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c832:	6878      	ldr	r0, [r7, #4]
 800c834:	f000 fa0a 	bl	800cc4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c838:	6878      	ldr	r0, [r7, #4]
 800c83a:	f000 fa19 	bl	800cc70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	2200      	movs	r2, #0
 800c842:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	691b      	ldr	r3, [r3, #16]
 800c84a:	f003 0310 	and.w	r3, r3, #16
 800c84e:	2b10      	cmp	r3, #16
 800c850:	d122      	bne.n	800c898 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	68db      	ldr	r3, [r3, #12]
 800c858:	f003 0310 	and.w	r3, r3, #16
 800c85c:	2b10      	cmp	r3, #16
 800c85e:	d11b      	bne.n	800c898 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	f06f 0210 	mvn.w	r2, #16
 800c868:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	2208      	movs	r2, #8
 800c86e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	69db      	ldr	r3, [r3, #28]
 800c876:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d003      	beq.n	800c886 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c87e:	6878      	ldr	r0, [r7, #4]
 800c880:	f000 f9ed 	bl	800cc5e <HAL_TIM_IC_CaptureCallback>
 800c884:	e005      	b.n	800c892 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c886:	6878      	ldr	r0, [r7, #4]
 800c888:	f000 f9e0 	bl	800cc4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c88c:	6878      	ldr	r0, [r7, #4]
 800c88e:	f000 f9ef 	bl	800cc70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	2200      	movs	r2, #0
 800c896:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	691b      	ldr	r3, [r3, #16]
 800c89e:	f003 0301 	and.w	r3, r3, #1
 800c8a2:	2b01      	cmp	r3, #1
 800c8a4:	d10e      	bne.n	800c8c4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	68db      	ldr	r3, [r3, #12]
 800c8ac:	f003 0301 	and.w	r3, r3, #1
 800c8b0:	2b01      	cmp	r3, #1
 800c8b2:	d107      	bne.n	800c8c4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	f06f 0201 	mvn.w	r2, #1
 800c8bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c8be:	6878      	ldr	r0, [r7, #4]
 800c8c0:	f000 f9bb 	bl	800cc3a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	691b      	ldr	r3, [r3, #16]
 800c8ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c8ce:	2b80      	cmp	r3, #128	; 0x80
 800c8d0:	d10e      	bne.n	800c8f0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	68db      	ldr	r3, [r3, #12]
 800c8d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c8dc:	2b80      	cmp	r3, #128	; 0x80
 800c8de:	d107      	bne.n	800c8f0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c8e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c8ea:	6878      	ldr	r0, [r7, #4]
 800c8ec:	f000 fdaa 	bl	800d444 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	691b      	ldr	r3, [r3, #16]
 800c8f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c8fa:	2b40      	cmp	r3, #64	; 0x40
 800c8fc:	d10e      	bne.n	800c91c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	68db      	ldr	r3, [r3, #12]
 800c904:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c908:	2b40      	cmp	r3, #64	; 0x40
 800c90a:	d107      	bne.n	800c91c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c914:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c916:	6878      	ldr	r0, [r7, #4]
 800c918:	f000 f9b3 	bl	800cc82 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	691b      	ldr	r3, [r3, #16]
 800c922:	f003 0320 	and.w	r3, r3, #32
 800c926:	2b20      	cmp	r3, #32
 800c928:	d10e      	bne.n	800c948 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	68db      	ldr	r3, [r3, #12]
 800c930:	f003 0320 	and.w	r3, r3, #32
 800c934:	2b20      	cmp	r3, #32
 800c936:	d107      	bne.n	800c948 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	f06f 0220 	mvn.w	r2, #32
 800c940:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c942:	6878      	ldr	r0, [r7, #4]
 800c944:	f000 fd75 	bl	800d432 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c948:	bf00      	nop
 800c94a:	3708      	adds	r7, #8
 800c94c:	46bd      	mov	sp, r7
 800c94e:	bd80      	pop	{r7, pc}

0800c950 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c950:	b580      	push	{r7, lr}
 800c952:	b084      	sub	sp, #16
 800c954:	af00      	add	r7, sp, #0
 800c956:	60f8      	str	r0, [r7, #12]
 800c958:	60b9      	str	r1, [r7, #8]
 800c95a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c962:	2b01      	cmp	r3, #1
 800c964:	d101      	bne.n	800c96a <HAL_TIM_PWM_ConfigChannel+0x1a>
 800c966:	2302      	movs	r3, #2
 800c968:	e0ac      	b.n	800cac4 <HAL_TIM_PWM_ConfigChannel+0x174>
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	2201      	movs	r2, #1
 800c96e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	2b0c      	cmp	r3, #12
 800c976:	f200 809f 	bhi.w	800cab8 <HAL_TIM_PWM_ConfigChannel+0x168>
 800c97a:	a201      	add	r2, pc, #4	; (adr r2, 800c980 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800c97c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c980:	0800c9b5 	.word	0x0800c9b5
 800c984:	0800cab9 	.word	0x0800cab9
 800c988:	0800cab9 	.word	0x0800cab9
 800c98c:	0800cab9 	.word	0x0800cab9
 800c990:	0800c9f5 	.word	0x0800c9f5
 800c994:	0800cab9 	.word	0x0800cab9
 800c998:	0800cab9 	.word	0x0800cab9
 800c99c:	0800cab9 	.word	0x0800cab9
 800c9a0:	0800ca37 	.word	0x0800ca37
 800c9a4:	0800cab9 	.word	0x0800cab9
 800c9a8:	0800cab9 	.word	0x0800cab9
 800c9ac:	0800cab9 	.word	0x0800cab9
 800c9b0:	0800ca77 	.word	0x0800ca77
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c9b4:	68fb      	ldr	r3, [r7, #12]
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	68b9      	ldr	r1, [r7, #8]
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	f000 fa08 	bl	800cdd0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	699a      	ldr	r2, [r3, #24]
 800c9c6:	68fb      	ldr	r3, [r7, #12]
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	f042 0208 	orr.w	r2, r2, #8
 800c9ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	699a      	ldr	r2, [r3, #24]
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	f022 0204 	bic.w	r2, r2, #4
 800c9de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	6999      	ldr	r1, [r3, #24]
 800c9e6:	68bb      	ldr	r3, [r7, #8]
 800c9e8:	691a      	ldr	r2, [r3, #16]
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	430a      	orrs	r2, r1
 800c9f0:	619a      	str	r2, [r3, #24]
      break;
 800c9f2:	e062      	b.n	800caba <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	68b9      	ldr	r1, [r7, #8]
 800c9fa:	4618      	mov	r0, r3
 800c9fc:	f000 fa58 	bl	800ceb0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	699a      	ldr	r2, [r3, #24]
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ca0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	699a      	ldr	r2, [r3, #24]
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ca1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	6999      	ldr	r1, [r3, #24]
 800ca26:	68bb      	ldr	r3, [r7, #8]
 800ca28:	691b      	ldr	r3, [r3, #16]
 800ca2a:	021a      	lsls	r2, r3, #8
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	430a      	orrs	r2, r1
 800ca32:	619a      	str	r2, [r3, #24]
      break;
 800ca34:	e041      	b.n	800caba <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	68b9      	ldr	r1, [r7, #8]
 800ca3c:	4618      	mov	r0, r3
 800ca3e:	f000 faab 	bl	800cf98 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	69da      	ldr	r2, [r3, #28]
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	f042 0208 	orr.w	r2, r2, #8
 800ca50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	69da      	ldr	r2, [r3, #28]
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	f022 0204 	bic.w	r2, r2, #4
 800ca60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	69d9      	ldr	r1, [r3, #28]
 800ca68:	68bb      	ldr	r3, [r7, #8]
 800ca6a:	691a      	ldr	r2, [r3, #16]
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	430a      	orrs	r2, r1
 800ca72:	61da      	str	r2, [r3, #28]
      break;
 800ca74:	e021      	b.n	800caba <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	68b9      	ldr	r1, [r7, #8]
 800ca7c:	4618      	mov	r0, r3
 800ca7e:	f000 faff 	bl	800d080 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	69da      	ldr	r2, [r3, #28]
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ca90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	69da      	ldr	r2, [r3, #28]
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800caa0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	69d9      	ldr	r1, [r3, #28]
 800caa8:	68bb      	ldr	r3, [r7, #8]
 800caaa:	691b      	ldr	r3, [r3, #16]
 800caac:	021a      	lsls	r2, r3, #8
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	430a      	orrs	r2, r1
 800cab4:	61da      	str	r2, [r3, #28]
      break;
 800cab6:	e000      	b.n	800caba <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800cab8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	2200      	movs	r2, #0
 800cabe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cac2:	2300      	movs	r3, #0
}
 800cac4:	4618      	mov	r0, r3
 800cac6:	3710      	adds	r7, #16
 800cac8:	46bd      	mov	sp, r7
 800caca:	bd80      	pop	{r7, pc}

0800cacc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800cacc:	b580      	push	{r7, lr}
 800cace:	b084      	sub	sp, #16
 800cad0:	af00      	add	r7, sp, #0
 800cad2:	6078      	str	r0, [r7, #4]
 800cad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cadc:	2b01      	cmp	r3, #1
 800cade:	d101      	bne.n	800cae4 <HAL_TIM_ConfigClockSource+0x18>
 800cae0:	2302      	movs	r3, #2
 800cae2:	e0a6      	b.n	800cc32 <HAL_TIM_ConfigClockSource+0x166>
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	2201      	movs	r2, #1
 800cae8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	2202      	movs	r2, #2
 800caf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	689b      	ldr	r3, [r3, #8]
 800cafa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800cb02:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800cb0a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	68fa      	ldr	r2, [r7, #12]
 800cb12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800cb14:	683b      	ldr	r3, [r7, #0]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	2b40      	cmp	r3, #64	; 0x40
 800cb1a:	d067      	beq.n	800cbec <HAL_TIM_ConfigClockSource+0x120>
 800cb1c:	2b40      	cmp	r3, #64	; 0x40
 800cb1e:	d80b      	bhi.n	800cb38 <HAL_TIM_ConfigClockSource+0x6c>
 800cb20:	2b10      	cmp	r3, #16
 800cb22:	d073      	beq.n	800cc0c <HAL_TIM_ConfigClockSource+0x140>
 800cb24:	2b10      	cmp	r3, #16
 800cb26:	d802      	bhi.n	800cb2e <HAL_TIM_ConfigClockSource+0x62>
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d06f      	beq.n	800cc0c <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800cb2c:	e078      	b.n	800cc20 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800cb2e:	2b20      	cmp	r3, #32
 800cb30:	d06c      	beq.n	800cc0c <HAL_TIM_ConfigClockSource+0x140>
 800cb32:	2b30      	cmp	r3, #48	; 0x30
 800cb34:	d06a      	beq.n	800cc0c <HAL_TIM_ConfigClockSource+0x140>
      break;
 800cb36:	e073      	b.n	800cc20 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800cb38:	2b70      	cmp	r3, #112	; 0x70
 800cb3a:	d00d      	beq.n	800cb58 <HAL_TIM_ConfigClockSource+0x8c>
 800cb3c:	2b70      	cmp	r3, #112	; 0x70
 800cb3e:	d804      	bhi.n	800cb4a <HAL_TIM_ConfigClockSource+0x7e>
 800cb40:	2b50      	cmp	r3, #80	; 0x50
 800cb42:	d033      	beq.n	800cbac <HAL_TIM_ConfigClockSource+0xe0>
 800cb44:	2b60      	cmp	r3, #96	; 0x60
 800cb46:	d041      	beq.n	800cbcc <HAL_TIM_ConfigClockSource+0x100>
      break;
 800cb48:	e06a      	b.n	800cc20 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800cb4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cb4e:	d066      	beq.n	800cc1e <HAL_TIM_ConfigClockSource+0x152>
 800cb50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cb54:	d017      	beq.n	800cb86 <HAL_TIM_ConfigClockSource+0xba>
      break;
 800cb56:	e063      	b.n	800cc20 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	6818      	ldr	r0, [r3, #0]
 800cb5c:	683b      	ldr	r3, [r7, #0]
 800cb5e:	6899      	ldr	r1, [r3, #8]
 800cb60:	683b      	ldr	r3, [r7, #0]
 800cb62:	685a      	ldr	r2, [r3, #4]
 800cb64:	683b      	ldr	r3, [r7, #0]
 800cb66:	68db      	ldr	r3, [r3, #12]
 800cb68:	f000 fb55 	bl	800d216 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	689b      	ldr	r3, [r3, #8]
 800cb72:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800cb7a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	68fa      	ldr	r2, [r7, #12]
 800cb82:	609a      	str	r2, [r3, #8]
      break;
 800cb84:	e04c      	b.n	800cc20 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	6818      	ldr	r0, [r3, #0]
 800cb8a:	683b      	ldr	r3, [r7, #0]
 800cb8c:	6899      	ldr	r1, [r3, #8]
 800cb8e:	683b      	ldr	r3, [r7, #0]
 800cb90:	685a      	ldr	r2, [r3, #4]
 800cb92:	683b      	ldr	r3, [r7, #0]
 800cb94:	68db      	ldr	r3, [r3, #12]
 800cb96:	f000 fb3e 	bl	800d216 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	689a      	ldr	r2, [r3, #8]
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cba8:	609a      	str	r2, [r3, #8]
      break;
 800cbaa:	e039      	b.n	800cc20 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	6818      	ldr	r0, [r3, #0]
 800cbb0:	683b      	ldr	r3, [r7, #0]
 800cbb2:	6859      	ldr	r1, [r3, #4]
 800cbb4:	683b      	ldr	r3, [r7, #0]
 800cbb6:	68db      	ldr	r3, [r3, #12]
 800cbb8:	461a      	mov	r2, r3
 800cbba:	f000 fab5 	bl	800d128 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	2150      	movs	r1, #80	; 0x50
 800cbc4:	4618      	mov	r0, r3
 800cbc6:	f000 fb0c 	bl	800d1e2 <TIM_ITRx_SetConfig>
      break;
 800cbca:	e029      	b.n	800cc20 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	6818      	ldr	r0, [r3, #0]
 800cbd0:	683b      	ldr	r3, [r7, #0]
 800cbd2:	6859      	ldr	r1, [r3, #4]
 800cbd4:	683b      	ldr	r3, [r7, #0]
 800cbd6:	68db      	ldr	r3, [r3, #12]
 800cbd8:	461a      	mov	r2, r3
 800cbda:	f000 fad3 	bl	800d184 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	2160      	movs	r1, #96	; 0x60
 800cbe4:	4618      	mov	r0, r3
 800cbe6:	f000 fafc 	bl	800d1e2 <TIM_ITRx_SetConfig>
      break;
 800cbea:	e019      	b.n	800cc20 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	6818      	ldr	r0, [r3, #0]
 800cbf0:	683b      	ldr	r3, [r7, #0]
 800cbf2:	6859      	ldr	r1, [r3, #4]
 800cbf4:	683b      	ldr	r3, [r7, #0]
 800cbf6:	68db      	ldr	r3, [r3, #12]
 800cbf8:	461a      	mov	r2, r3
 800cbfa:	f000 fa95 	bl	800d128 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	2140      	movs	r1, #64	; 0x40
 800cc04:	4618      	mov	r0, r3
 800cc06:	f000 faec 	bl	800d1e2 <TIM_ITRx_SetConfig>
      break;
 800cc0a:	e009      	b.n	800cc20 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	681a      	ldr	r2, [r3, #0]
 800cc10:	683b      	ldr	r3, [r7, #0]
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	4619      	mov	r1, r3
 800cc16:	4610      	mov	r0, r2
 800cc18:	f000 fae3 	bl	800d1e2 <TIM_ITRx_SetConfig>
        break;
 800cc1c:	e000      	b.n	800cc20 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800cc1e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	2201      	movs	r2, #1
 800cc24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cc30:	2300      	movs	r3, #0
}
 800cc32:	4618      	mov	r0, r3
 800cc34:	3710      	adds	r7, #16
 800cc36:	46bd      	mov	sp, r7
 800cc38:	bd80      	pop	{r7, pc}

0800cc3a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800cc3a:	b480      	push	{r7}
 800cc3c:	b083      	sub	sp, #12
 800cc3e:	af00      	add	r7, sp, #0
 800cc40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800cc42:	bf00      	nop
 800cc44:	370c      	adds	r7, #12
 800cc46:	46bd      	mov	sp, r7
 800cc48:	bc80      	pop	{r7}
 800cc4a:	4770      	bx	lr

0800cc4c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800cc4c:	b480      	push	{r7}
 800cc4e:	b083      	sub	sp, #12
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800cc54:	bf00      	nop
 800cc56:	370c      	adds	r7, #12
 800cc58:	46bd      	mov	sp, r7
 800cc5a:	bc80      	pop	{r7}
 800cc5c:	4770      	bx	lr

0800cc5e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800cc5e:	b480      	push	{r7}
 800cc60:	b083      	sub	sp, #12
 800cc62:	af00      	add	r7, sp, #0
 800cc64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800cc66:	bf00      	nop
 800cc68:	370c      	adds	r7, #12
 800cc6a:	46bd      	mov	sp, r7
 800cc6c:	bc80      	pop	{r7}
 800cc6e:	4770      	bx	lr

0800cc70 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800cc70:	b480      	push	{r7}
 800cc72:	b083      	sub	sp, #12
 800cc74:	af00      	add	r7, sp, #0
 800cc76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800cc78:	bf00      	nop
 800cc7a:	370c      	adds	r7, #12
 800cc7c:	46bd      	mov	sp, r7
 800cc7e:	bc80      	pop	{r7}
 800cc80:	4770      	bx	lr

0800cc82 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800cc82:	b480      	push	{r7}
 800cc84:	b083      	sub	sp, #12
 800cc86:	af00      	add	r7, sp, #0
 800cc88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800cc8a:	bf00      	nop
 800cc8c:	370c      	adds	r7, #12
 800cc8e:	46bd      	mov	sp, r7
 800cc90:	bc80      	pop	{r7}
 800cc92:	4770      	bx	lr

0800cc94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800cc94:	b480      	push	{r7}
 800cc96:	b085      	sub	sp, #20
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	6078      	str	r0, [r7, #4]
 800cc9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	4a3f      	ldr	r2, [pc, #252]	; (800cda4 <TIM_Base_SetConfig+0x110>)
 800cca8:	4293      	cmp	r3, r2
 800ccaa:	d013      	beq.n	800ccd4 <TIM_Base_SetConfig+0x40>
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ccb2:	d00f      	beq.n	800ccd4 <TIM_Base_SetConfig+0x40>
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	4a3c      	ldr	r2, [pc, #240]	; (800cda8 <TIM_Base_SetConfig+0x114>)
 800ccb8:	4293      	cmp	r3, r2
 800ccba:	d00b      	beq.n	800ccd4 <TIM_Base_SetConfig+0x40>
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	4a3b      	ldr	r2, [pc, #236]	; (800cdac <TIM_Base_SetConfig+0x118>)
 800ccc0:	4293      	cmp	r3, r2
 800ccc2:	d007      	beq.n	800ccd4 <TIM_Base_SetConfig+0x40>
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	4a3a      	ldr	r2, [pc, #232]	; (800cdb0 <TIM_Base_SetConfig+0x11c>)
 800ccc8:	4293      	cmp	r3, r2
 800ccca:	d003      	beq.n	800ccd4 <TIM_Base_SetConfig+0x40>
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	4a39      	ldr	r2, [pc, #228]	; (800cdb4 <TIM_Base_SetConfig+0x120>)
 800ccd0:	4293      	cmp	r3, r2
 800ccd2:	d108      	bne.n	800cce6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ccda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ccdc:	683b      	ldr	r3, [r7, #0]
 800ccde:	685b      	ldr	r3, [r3, #4]
 800cce0:	68fa      	ldr	r2, [r7, #12]
 800cce2:	4313      	orrs	r3, r2
 800cce4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	4a2e      	ldr	r2, [pc, #184]	; (800cda4 <TIM_Base_SetConfig+0x110>)
 800ccea:	4293      	cmp	r3, r2
 800ccec:	d02b      	beq.n	800cd46 <TIM_Base_SetConfig+0xb2>
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ccf4:	d027      	beq.n	800cd46 <TIM_Base_SetConfig+0xb2>
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	4a2b      	ldr	r2, [pc, #172]	; (800cda8 <TIM_Base_SetConfig+0x114>)
 800ccfa:	4293      	cmp	r3, r2
 800ccfc:	d023      	beq.n	800cd46 <TIM_Base_SetConfig+0xb2>
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	4a2a      	ldr	r2, [pc, #168]	; (800cdac <TIM_Base_SetConfig+0x118>)
 800cd02:	4293      	cmp	r3, r2
 800cd04:	d01f      	beq.n	800cd46 <TIM_Base_SetConfig+0xb2>
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	4a29      	ldr	r2, [pc, #164]	; (800cdb0 <TIM_Base_SetConfig+0x11c>)
 800cd0a:	4293      	cmp	r3, r2
 800cd0c:	d01b      	beq.n	800cd46 <TIM_Base_SetConfig+0xb2>
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	4a28      	ldr	r2, [pc, #160]	; (800cdb4 <TIM_Base_SetConfig+0x120>)
 800cd12:	4293      	cmp	r3, r2
 800cd14:	d017      	beq.n	800cd46 <TIM_Base_SetConfig+0xb2>
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	4a27      	ldr	r2, [pc, #156]	; (800cdb8 <TIM_Base_SetConfig+0x124>)
 800cd1a:	4293      	cmp	r3, r2
 800cd1c:	d013      	beq.n	800cd46 <TIM_Base_SetConfig+0xb2>
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	4a26      	ldr	r2, [pc, #152]	; (800cdbc <TIM_Base_SetConfig+0x128>)
 800cd22:	4293      	cmp	r3, r2
 800cd24:	d00f      	beq.n	800cd46 <TIM_Base_SetConfig+0xb2>
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	4a25      	ldr	r2, [pc, #148]	; (800cdc0 <TIM_Base_SetConfig+0x12c>)
 800cd2a:	4293      	cmp	r3, r2
 800cd2c:	d00b      	beq.n	800cd46 <TIM_Base_SetConfig+0xb2>
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	4a24      	ldr	r2, [pc, #144]	; (800cdc4 <TIM_Base_SetConfig+0x130>)
 800cd32:	4293      	cmp	r3, r2
 800cd34:	d007      	beq.n	800cd46 <TIM_Base_SetConfig+0xb2>
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	4a23      	ldr	r2, [pc, #140]	; (800cdc8 <TIM_Base_SetConfig+0x134>)
 800cd3a:	4293      	cmp	r3, r2
 800cd3c:	d003      	beq.n	800cd46 <TIM_Base_SetConfig+0xb2>
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	4a22      	ldr	r2, [pc, #136]	; (800cdcc <TIM_Base_SetConfig+0x138>)
 800cd42:	4293      	cmp	r3, r2
 800cd44:	d108      	bne.n	800cd58 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cd4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cd4e:	683b      	ldr	r3, [r7, #0]
 800cd50:	68db      	ldr	r3, [r3, #12]
 800cd52:	68fa      	ldr	r2, [r7, #12]
 800cd54:	4313      	orrs	r3, r2
 800cd56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800cd5e:	683b      	ldr	r3, [r7, #0]
 800cd60:	695b      	ldr	r3, [r3, #20]
 800cd62:	4313      	orrs	r3, r2
 800cd64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	68fa      	ldr	r2, [r7, #12]
 800cd6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cd6c:	683b      	ldr	r3, [r7, #0]
 800cd6e:	689a      	ldr	r2, [r3, #8]
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cd74:	683b      	ldr	r3, [r7, #0]
 800cd76:	681a      	ldr	r2, [r3, #0]
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	4a09      	ldr	r2, [pc, #36]	; (800cda4 <TIM_Base_SetConfig+0x110>)
 800cd80:	4293      	cmp	r3, r2
 800cd82:	d003      	beq.n	800cd8c <TIM_Base_SetConfig+0xf8>
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	4a0b      	ldr	r2, [pc, #44]	; (800cdb4 <TIM_Base_SetConfig+0x120>)
 800cd88:	4293      	cmp	r3, r2
 800cd8a:	d103      	bne.n	800cd94 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cd8c:	683b      	ldr	r3, [r7, #0]
 800cd8e:	691a      	ldr	r2, [r3, #16]
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	2201      	movs	r2, #1
 800cd98:	615a      	str	r2, [r3, #20]
}
 800cd9a:	bf00      	nop
 800cd9c:	3714      	adds	r7, #20
 800cd9e:	46bd      	mov	sp, r7
 800cda0:	bc80      	pop	{r7}
 800cda2:	4770      	bx	lr
 800cda4:	40010000 	.word	0x40010000
 800cda8:	40000400 	.word	0x40000400
 800cdac:	40000800 	.word	0x40000800
 800cdb0:	40000c00 	.word	0x40000c00
 800cdb4:	40010400 	.word	0x40010400
 800cdb8:	40014000 	.word	0x40014000
 800cdbc:	40014400 	.word	0x40014400
 800cdc0:	40014800 	.word	0x40014800
 800cdc4:	40001800 	.word	0x40001800
 800cdc8:	40001c00 	.word	0x40001c00
 800cdcc:	40002000 	.word	0x40002000

0800cdd0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cdd0:	b480      	push	{r7}
 800cdd2:	b087      	sub	sp, #28
 800cdd4:	af00      	add	r7, sp, #0
 800cdd6:	6078      	str	r0, [r7, #4]
 800cdd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	6a1b      	ldr	r3, [r3, #32]
 800cdde:	f023 0201 	bic.w	r2, r3, #1
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	6a1b      	ldr	r3, [r3, #32]
 800cdea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	685b      	ldr	r3, [r3, #4]
 800cdf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	699b      	ldr	r3, [r3, #24]
 800cdf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cdfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	f023 0303 	bic.w	r3, r3, #3
 800ce06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ce08:	683b      	ldr	r3, [r7, #0]
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	68fa      	ldr	r2, [r7, #12]
 800ce0e:	4313      	orrs	r3, r2
 800ce10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ce12:	697b      	ldr	r3, [r7, #20]
 800ce14:	f023 0302 	bic.w	r3, r3, #2
 800ce18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ce1a:	683b      	ldr	r3, [r7, #0]
 800ce1c:	689b      	ldr	r3, [r3, #8]
 800ce1e:	697a      	ldr	r2, [r7, #20]
 800ce20:	4313      	orrs	r3, r2
 800ce22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	4a20      	ldr	r2, [pc, #128]	; (800cea8 <TIM_OC1_SetConfig+0xd8>)
 800ce28:	4293      	cmp	r3, r2
 800ce2a:	d003      	beq.n	800ce34 <TIM_OC1_SetConfig+0x64>
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	4a1f      	ldr	r2, [pc, #124]	; (800ceac <TIM_OC1_SetConfig+0xdc>)
 800ce30:	4293      	cmp	r3, r2
 800ce32:	d10c      	bne.n	800ce4e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ce34:	697b      	ldr	r3, [r7, #20]
 800ce36:	f023 0308 	bic.w	r3, r3, #8
 800ce3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ce3c:	683b      	ldr	r3, [r7, #0]
 800ce3e:	68db      	ldr	r3, [r3, #12]
 800ce40:	697a      	ldr	r2, [r7, #20]
 800ce42:	4313      	orrs	r3, r2
 800ce44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ce46:	697b      	ldr	r3, [r7, #20]
 800ce48:	f023 0304 	bic.w	r3, r3, #4
 800ce4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	4a15      	ldr	r2, [pc, #84]	; (800cea8 <TIM_OC1_SetConfig+0xd8>)
 800ce52:	4293      	cmp	r3, r2
 800ce54:	d003      	beq.n	800ce5e <TIM_OC1_SetConfig+0x8e>
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	4a14      	ldr	r2, [pc, #80]	; (800ceac <TIM_OC1_SetConfig+0xdc>)
 800ce5a:	4293      	cmp	r3, r2
 800ce5c:	d111      	bne.n	800ce82 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ce5e:	693b      	ldr	r3, [r7, #16]
 800ce60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ce64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ce66:	693b      	ldr	r3, [r7, #16]
 800ce68:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ce6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ce6e:	683b      	ldr	r3, [r7, #0]
 800ce70:	695b      	ldr	r3, [r3, #20]
 800ce72:	693a      	ldr	r2, [r7, #16]
 800ce74:	4313      	orrs	r3, r2
 800ce76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ce78:	683b      	ldr	r3, [r7, #0]
 800ce7a:	699b      	ldr	r3, [r3, #24]
 800ce7c:	693a      	ldr	r2, [r7, #16]
 800ce7e:	4313      	orrs	r3, r2
 800ce80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	693a      	ldr	r2, [r7, #16]
 800ce86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	68fa      	ldr	r2, [r7, #12]
 800ce8c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ce8e:	683b      	ldr	r3, [r7, #0]
 800ce90:	685a      	ldr	r2, [r3, #4]
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	697a      	ldr	r2, [r7, #20]
 800ce9a:	621a      	str	r2, [r3, #32]
}
 800ce9c:	bf00      	nop
 800ce9e:	371c      	adds	r7, #28
 800cea0:	46bd      	mov	sp, r7
 800cea2:	bc80      	pop	{r7}
 800cea4:	4770      	bx	lr
 800cea6:	bf00      	nop
 800cea8:	40010000 	.word	0x40010000
 800ceac:	40010400 	.word	0x40010400

0800ceb0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ceb0:	b480      	push	{r7}
 800ceb2:	b087      	sub	sp, #28
 800ceb4:	af00      	add	r7, sp, #0
 800ceb6:	6078      	str	r0, [r7, #4]
 800ceb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	6a1b      	ldr	r3, [r3, #32]
 800cebe:	f023 0210 	bic.w	r2, r3, #16
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	6a1b      	ldr	r3, [r3, #32]
 800ceca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	685b      	ldr	r3, [r3, #4]
 800ced0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	699b      	ldr	r3, [r3, #24]
 800ced6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cede:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cee6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cee8:	683b      	ldr	r3, [r7, #0]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	021b      	lsls	r3, r3, #8
 800ceee:	68fa      	ldr	r2, [r7, #12]
 800cef0:	4313      	orrs	r3, r2
 800cef2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800cef4:	697b      	ldr	r3, [r7, #20]
 800cef6:	f023 0320 	bic.w	r3, r3, #32
 800cefa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cefc:	683b      	ldr	r3, [r7, #0]
 800cefe:	689b      	ldr	r3, [r3, #8]
 800cf00:	011b      	lsls	r3, r3, #4
 800cf02:	697a      	ldr	r2, [r7, #20]
 800cf04:	4313      	orrs	r3, r2
 800cf06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	4a21      	ldr	r2, [pc, #132]	; (800cf90 <TIM_OC2_SetConfig+0xe0>)
 800cf0c:	4293      	cmp	r3, r2
 800cf0e:	d003      	beq.n	800cf18 <TIM_OC2_SetConfig+0x68>
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	4a20      	ldr	r2, [pc, #128]	; (800cf94 <TIM_OC2_SetConfig+0xe4>)
 800cf14:	4293      	cmp	r3, r2
 800cf16:	d10d      	bne.n	800cf34 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800cf18:	697b      	ldr	r3, [r7, #20]
 800cf1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cf1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800cf20:	683b      	ldr	r3, [r7, #0]
 800cf22:	68db      	ldr	r3, [r3, #12]
 800cf24:	011b      	lsls	r3, r3, #4
 800cf26:	697a      	ldr	r2, [r7, #20]
 800cf28:	4313      	orrs	r3, r2
 800cf2a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800cf2c:	697b      	ldr	r3, [r7, #20]
 800cf2e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cf32:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	4a16      	ldr	r2, [pc, #88]	; (800cf90 <TIM_OC2_SetConfig+0xe0>)
 800cf38:	4293      	cmp	r3, r2
 800cf3a:	d003      	beq.n	800cf44 <TIM_OC2_SetConfig+0x94>
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	4a15      	ldr	r2, [pc, #84]	; (800cf94 <TIM_OC2_SetConfig+0xe4>)
 800cf40:	4293      	cmp	r3, r2
 800cf42:	d113      	bne.n	800cf6c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800cf44:	693b      	ldr	r3, [r7, #16]
 800cf46:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cf4a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cf4c:	693b      	ldr	r3, [r7, #16]
 800cf4e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cf52:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800cf54:	683b      	ldr	r3, [r7, #0]
 800cf56:	695b      	ldr	r3, [r3, #20]
 800cf58:	009b      	lsls	r3, r3, #2
 800cf5a:	693a      	ldr	r2, [r7, #16]
 800cf5c:	4313      	orrs	r3, r2
 800cf5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cf60:	683b      	ldr	r3, [r7, #0]
 800cf62:	699b      	ldr	r3, [r3, #24]
 800cf64:	009b      	lsls	r3, r3, #2
 800cf66:	693a      	ldr	r2, [r7, #16]
 800cf68:	4313      	orrs	r3, r2
 800cf6a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	693a      	ldr	r2, [r7, #16]
 800cf70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	68fa      	ldr	r2, [r7, #12]
 800cf76:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800cf78:	683b      	ldr	r3, [r7, #0]
 800cf7a:	685a      	ldr	r2, [r3, #4]
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	697a      	ldr	r2, [r7, #20]
 800cf84:	621a      	str	r2, [r3, #32]
}
 800cf86:	bf00      	nop
 800cf88:	371c      	adds	r7, #28
 800cf8a:	46bd      	mov	sp, r7
 800cf8c:	bc80      	pop	{r7}
 800cf8e:	4770      	bx	lr
 800cf90:	40010000 	.word	0x40010000
 800cf94:	40010400 	.word	0x40010400

0800cf98 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cf98:	b480      	push	{r7}
 800cf9a:	b087      	sub	sp, #28
 800cf9c:	af00      	add	r7, sp, #0
 800cf9e:	6078      	str	r0, [r7, #4]
 800cfa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	6a1b      	ldr	r3, [r3, #32]
 800cfa6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	6a1b      	ldr	r3, [r3, #32]
 800cfb2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	685b      	ldr	r3, [r3, #4]
 800cfb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	69db      	ldr	r3, [r3, #28]
 800cfbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cfc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cfc8:	68fb      	ldr	r3, [r7, #12]
 800cfca:	f023 0303 	bic.w	r3, r3, #3
 800cfce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cfd0:	683b      	ldr	r3, [r7, #0]
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	68fa      	ldr	r2, [r7, #12]
 800cfd6:	4313      	orrs	r3, r2
 800cfd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800cfda:	697b      	ldr	r3, [r7, #20]
 800cfdc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800cfe0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cfe2:	683b      	ldr	r3, [r7, #0]
 800cfe4:	689b      	ldr	r3, [r3, #8]
 800cfe6:	021b      	lsls	r3, r3, #8
 800cfe8:	697a      	ldr	r2, [r7, #20]
 800cfea:	4313      	orrs	r3, r2
 800cfec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	4a21      	ldr	r2, [pc, #132]	; (800d078 <TIM_OC3_SetConfig+0xe0>)
 800cff2:	4293      	cmp	r3, r2
 800cff4:	d003      	beq.n	800cffe <TIM_OC3_SetConfig+0x66>
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	4a20      	ldr	r2, [pc, #128]	; (800d07c <TIM_OC3_SetConfig+0xe4>)
 800cffa:	4293      	cmp	r3, r2
 800cffc:	d10d      	bne.n	800d01a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cffe:	697b      	ldr	r3, [r7, #20]
 800d000:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d004:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d006:	683b      	ldr	r3, [r7, #0]
 800d008:	68db      	ldr	r3, [r3, #12]
 800d00a:	021b      	lsls	r3, r3, #8
 800d00c:	697a      	ldr	r2, [r7, #20]
 800d00e:	4313      	orrs	r3, r2
 800d010:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d012:	697b      	ldr	r3, [r7, #20]
 800d014:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d018:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	4a16      	ldr	r2, [pc, #88]	; (800d078 <TIM_OC3_SetConfig+0xe0>)
 800d01e:	4293      	cmp	r3, r2
 800d020:	d003      	beq.n	800d02a <TIM_OC3_SetConfig+0x92>
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	4a15      	ldr	r2, [pc, #84]	; (800d07c <TIM_OC3_SetConfig+0xe4>)
 800d026:	4293      	cmp	r3, r2
 800d028:	d113      	bne.n	800d052 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d02a:	693b      	ldr	r3, [r7, #16]
 800d02c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d030:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d032:	693b      	ldr	r3, [r7, #16]
 800d034:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d038:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d03a:	683b      	ldr	r3, [r7, #0]
 800d03c:	695b      	ldr	r3, [r3, #20]
 800d03e:	011b      	lsls	r3, r3, #4
 800d040:	693a      	ldr	r2, [r7, #16]
 800d042:	4313      	orrs	r3, r2
 800d044:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d046:	683b      	ldr	r3, [r7, #0]
 800d048:	699b      	ldr	r3, [r3, #24]
 800d04a:	011b      	lsls	r3, r3, #4
 800d04c:	693a      	ldr	r2, [r7, #16]
 800d04e:	4313      	orrs	r3, r2
 800d050:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	693a      	ldr	r2, [r7, #16]
 800d056:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	68fa      	ldr	r2, [r7, #12]
 800d05c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d05e:	683b      	ldr	r3, [r7, #0]
 800d060:	685a      	ldr	r2, [r3, #4]
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	697a      	ldr	r2, [r7, #20]
 800d06a:	621a      	str	r2, [r3, #32]
}
 800d06c:	bf00      	nop
 800d06e:	371c      	adds	r7, #28
 800d070:	46bd      	mov	sp, r7
 800d072:	bc80      	pop	{r7}
 800d074:	4770      	bx	lr
 800d076:	bf00      	nop
 800d078:	40010000 	.word	0x40010000
 800d07c:	40010400 	.word	0x40010400

0800d080 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d080:	b480      	push	{r7}
 800d082:	b087      	sub	sp, #28
 800d084:	af00      	add	r7, sp, #0
 800d086:	6078      	str	r0, [r7, #4]
 800d088:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	6a1b      	ldr	r3, [r3, #32]
 800d08e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	6a1b      	ldr	r3, [r3, #32]
 800d09a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	685b      	ldr	r3, [r3, #4]
 800d0a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	69db      	ldr	r3, [r3, #28]
 800d0a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d0ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d0b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d0b8:	683b      	ldr	r3, [r7, #0]
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	021b      	lsls	r3, r3, #8
 800d0be:	68fa      	ldr	r2, [r7, #12]
 800d0c0:	4313      	orrs	r3, r2
 800d0c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d0c4:	693b      	ldr	r3, [r7, #16]
 800d0c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d0ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d0cc:	683b      	ldr	r3, [r7, #0]
 800d0ce:	689b      	ldr	r3, [r3, #8]
 800d0d0:	031b      	lsls	r3, r3, #12
 800d0d2:	693a      	ldr	r2, [r7, #16]
 800d0d4:	4313      	orrs	r3, r2
 800d0d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	4a11      	ldr	r2, [pc, #68]	; (800d120 <TIM_OC4_SetConfig+0xa0>)
 800d0dc:	4293      	cmp	r3, r2
 800d0de:	d003      	beq.n	800d0e8 <TIM_OC4_SetConfig+0x68>
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	4a10      	ldr	r2, [pc, #64]	; (800d124 <TIM_OC4_SetConfig+0xa4>)
 800d0e4:	4293      	cmp	r3, r2
 800d0e6:	d109      	bne.n	800d0fc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d0e8:	697b      	ldr	r3, [r7, #20]
 800d0ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d0ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d0f0:	683b      	ldr	r3, [r7, #0]
 800d0f2:	695b      	ldr	r3, [r3, #20]
 800d0f4:	019b      	lsls	r3, r3, #6
 800d0f6:	697a      	ldr	r2, [r7, #20]
 800d0f8:	4313      	orrs	r3, r2
 800d0fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	697a      	ldr	r2, [r7, #20]
 800d100:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	68fa      	ldr	r2, [r7, #12]
 800d106:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d108:	683b      	ldr	r3, [r7, #0]
 800d10a:	685a      	ldr	r2, [r3, #4]
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	693a      	ldr	r2, [r7, #16]
 800d114:	621a      	str	r2, [r3, #32]
}
 800d116:	bf00      	nop
 800d118:	371c      	adds	r7, #28
 800d11a:	46bd      	mov	sp, r7
 800d11c:	bc80      	pop	{r7}
 800d11e:	4770      	bx	lr
 800d120:	40010000 	.word	0x40010000
 800d124:	40010400 	.word	0x40010400

0800d128 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d128:	b480      	push	{r7}
 800d12a:	b087      	sub	sp, #28
 800d12c:	af00      	add	r7, sp, #0
 800d12e:	60f8      	str	r0, [r7, #12]
 800d130:	60b9      	str	r1, [r7, #8]
 800d132:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	6a1b      	ldr	r3, [r3, #32]
 800d138:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	6a1b      	ldr	r3, [r3, #32]
 800d13e:	f023 0201 	bic.w	r2, r3, #1
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	699b      	ldr	r3, [r3, #24]
 800d14a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d14c:	693b      	ldr	r3, [r7, #16]
 800d14e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d152:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	011b      	lsls	r3, r3, #4
 800d158:	693a      	ldr	r2, [r7, #16]
 800d15a:	4313      	orrs	r3, r2
 800d15c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d15e:	697b      	ldr	r3, [r7, #20]
 800d160:	f023 030a 	bic.w	r3, r3, #10
 800d164:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d166:	697a      	ldr	r2, [r7, #20]
 800d168:	68bb      	ldr	r3, [r7, #8]
 800d16a:	4313      	orrs	r3, r2
 800d16c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	693a      	ldr	r2, [r7, #16]
 800d172:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	697a      	ldr	r2, [r7, #20]
 800d178:	621a      	str	r2, [r3, #32]
}
 800d17a:	bf00      	nop
 800d17c:	371c      	adds	r7, #28
 800d17e:	46bd      	mov	sp, r7
 800d180:	bc80      	pop	{r7}
 800d182:	4770      	bx	lr

0800d184 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d184:	b480      	push	{r7}
 800d186:	b087      	sub	sp, #28
 800d188:	af00      	add	r7, sp, #0
 800d18a:	60f8      	str	r0, [r7, #12]
 800d18c:	60b9      	str	r1, [r7, #8]
 800d18e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	6a1b      	ldr	r3, [r3, #32]
 800d194:	f023 0210 	bic.w	r2, r3, #16
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	699b      	ldr	r3, [r3, #24]
 800d1a0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	6a1b      	ldr	r3, [r3, #32]
 800d1a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d1a8:	697b      	ldr	r3, [r7, #20]
 800d1aa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d1ae:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	031b      	lsls	r3, r3, #12
 800d1b4:	697a      	ldr	r2, [r7, #20]
 800d1b6:	4313      	orrs	r3, r2
 800d1b8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d1ba:	693b      	ldr	r3, [r7, #16]
 800d1bc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d1c0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d1c2:	68bb      	ldr	r3, [r7, #8]
 800d1c4:	011b      	lsls	r3, r3, #4
 800d1c6:	693a      	ldr	r2, [r7, #16]
 800d1c8:	4313      	orrs	r3, r2
 800d1ca:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	697a      	ldr	r2, [r7, #20]
 800d1d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	693a      	ldr	r2, [r7, #16]
 800d1d6:	621a      	str	r2, [r3, #32]
}
 800d1d8:	bf00      	nop
 800d1da:	371c      	adds	r7, #28
 800d1dc:	46bd      	mov	sp, r7
 800d1de:	bc80      	pop	{r7}
 800d1e0:	4770      	bx	lr

0800d1e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d1e2:	b480      	push	{r7}
 800d1e4:	b085      	sub	sp, #20
 800d1e6:	af00      	add	r7, sp, #0
 800d1e8:	6078      	str	r0, [r7, #4]
 800d1ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	689b      	ldr	r3, [r3, #8]
 800d1f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d1f2:	68fb      	ldr	r3, [r7, #12]
 800d1f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d1f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d1fa:	683a      	ldr	r2, [r7, #0]
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	4313      	orrs	r3, r2
 800d200:	f043 0307 	orr.w	r3, r3, #7
 800d204:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	68fa      	ldr	r2, [r7, #12]
 800d20a:	609a      	str	r2, [r3, #8]
}
 800d20c:	bf00      	nop
 800d20e:	3714      	adds	r7, #20
 800d210:	46bd      	mov	sp, r7
 800d212:	bc80      	pop	{r7}
 800d214:	4770      	bx	lr

0800d216 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d216:	b480      	push	{r7}
 800d218:	b087      	sub	sp, #28
 800d21a:	af00      	add	r7, sp, #0
 800d21c:	60f8      	str	r0, [r7, #12]
 800d21e:	60b9      	str	r1, [r7, #8]
 800d220:	607a      	str	r2, [r7, #4]
 800d222:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	689b      	ldr	r3, [r3, #8]
 800d228:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d22a:	697b      	ldr	r3, [r7, #20]
 800d22c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d230:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d232:	683b      	ldr	r3, [r7, #0]
 800d234:	021a      	lsls	r2, r3, #8
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	431a      	orrs	r2, r3
 800d23a:	68bb      	ldr	r3, [r7, #8]
 800d23c:	4313      	orrs	r3, r2
 800d23e:	697a      	ldr	r2, [r7, #20]
 800d240:	4313      	orrs	r3, r2
 800d242:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	697a      	ldr	r2, [r7, #20]
 800d248:	609a      	str	r2, [r3, #8]
}
 800d24a:	bf00      	nop
 800d24c:	371c      	adds	r7, #28
 800d24e:	46bd      	mov	sp, r7
 800d250:	bc80      	pop	{r7}
 800d252:	4770      	bx	lr

0800d254 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d254:	b480      	push	{r7}
 800d256:	b087      	sub	sp, #28
 800d258:	af00      	add	r7, sp, #0
 800d25a:	60f8      	str	r0, [r7, #12]
 800d25c:	60b9      	str	r1, [r7, #8]
 800d25e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d260:	68bb      	ldr	r3, [r7, #8]
 800d262:	f003 031f 	and.w	r3, r3, #31
 800d266:	2201      	movs	r2, #1
 800d268:	fa02 f303 	lsl.w	r3, r2, r3
 800d26c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d26e:	68fb      	ldr	r3, [r7, #12]
 800d270:	6a1a      	ldr	r2, [r3, #32]
 800d272:	697b      	ldr	r3, [r7, #20]
 800d274:	43db      	mvns	r3, r3
 800d276:	401a      	ands	r2, r3
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	6a1a      	ldr	r2, [r3, #32]
 800d280:	68bb      	ldr	r3, [r7, #8]
 800d282:	f003 031f 	and.w	r3, r3, #31
 800d286:	6879      	ldr	r1, [r7, #4]
 800d288:	fa01 f303 	lsl.w	r3, r1, r3
 800d28c:	431a      	orrs	r2, r3
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	621a      	str	r2, [r3, #32]
}
 800d292:	bf00      	nop
 800d294:	371c      	adds	r7, #28
 800d296:	46bd      	mov	sp, r7
 800d298:	bc80      	pop	{r7}
 800d29a:	4770      	bx	lr

0800d29c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d29c:	b480      	push	{r7}
 800d29e:	b085      	sub	sp, #20
 800d2a0:	af00      	add	r7, sp, #0
 800d2a2:	6078      	str	r0, [r7, #4]
 800d2a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d2ac:	2b01      	cmp	r3, #1
 800d2ae:	d101      	bne.n	800d2b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d2b0:	2302      	movs	r3, #2
 800d2b2:	e05a      	b.n	800d36a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	2201      	movs	r2, #1
 800d2b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	2202      	movs	r2, #2
 800d2c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	685b      	ldr	r3, [r3, #4]
 800d2ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	689b      	ldr	r3, [r3, #8]
 800d2d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d2da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d2dc:	683b      	ldr	r3, [r7, #0]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	68fa      	ldr	r2, [r7, #12]
 800d2e2:	4313      	orrs	r3, r2
 800d2e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	68fa      	ldr	r2, [r7, #12]
 800d2ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	4a20      	ldr	r2, [pc, #128]	; (800d374 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800d2f4:	4293      	cmp	r3, r2
 800d2f6:	d022      	beq.n	800d33e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d300:	d01d      	beq.n	800d33e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	681b      	ldr	r3, [r3, #0]
 800d306:	4a1c      	ldr	r2, [pc, #112]	; (800d378 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800d308:	4293      	cmp	r3, r2
 800d30a:	d018      	beq.n	800d33e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	4a1a      	ldr	r2, [pc, #104]	; (800d37c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800d312:	4293      	cmp	r3, r2
 800d314:	d013      	beq.n	800d33e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	4a19      	ldr	r2, [pc, #100]	; (800d380 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800d31c:	4293      	cmp	r3, r2
 800d31e:	d00e      	beq.n	800d33e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	4a17      	ldr	r2, [pc, #92]	; (800d384 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800d326:	4293      	cmp	r3, r2
 800d328:	d009      	beq.n	800d33e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	4a16      	ldr	r2, [pc, #88]	; (800d388 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800d330:	4293      	cmp	r3, r2
 800d332:	d004      	beq.n	800d33e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	4a14      	ldr	r2, [pc, #80]	; (800d38c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800d33a:	4293      	cmp	r3, r2
 800d33c:	d10c      	bne.n	800d358 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d33e:	68bb      	ldr	r3, [r7, #8]
 800d340:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d344:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d346:	683b      	ldr	r3, [r7, #0]
 800d348:	685b      	ldr	r3, [r3, #4]
 800d34a:	68ba      	ldr	r2, [r7, #8]
 800d34c:	4313      	orrs	r3, r2
 800d34e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	68ba      	ldr	r2, [r7, #8]
 800d356:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	2201      	movs	r2, #1
 800d35c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	2200      	movs	r2, #0
 800d364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d368:	2300      	movs	r3, #0
}
 800d36a:	4618      	mov	r0, r3
 800d36c:	3714      	adds	r7, #20
 800d36e:	46bd      	mov	sp, r7
 800d370:	bc80      	pop	{r7}
 800d372:	4770      	bx	lr
 800d374:	40010000 	.word	0x40010000
 800d378:	40000400 	.word	0x40000400
 800d37c:	40000800 	.word	0x40000800
 800d380:	40000c00 	.word	0x40000c00
 800d384:	40010400 	.word	0x40010400
 800d388:	40014000 	.word	0x40014000
 800d38c:	40001800 	.word	0x40001800

0800d390 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d390:	b480      	push	{r7}
 800d392:	b085      	sub	sp, #20
 800d394:	af00      	add	r7, sp, #0
 800d396:	6078      	str	r0, [r7, #4]
 800d398:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d39a:	2300      	movs	r3, #0
 800d39c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d3a4:	2b01      	cmp	r3, #1
 800d3a6:	d101      	bne.n	800d3ac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d3a8:	2302      	movs	r3, #2
 800d3aa:	e03d      	b.n	800d428 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	2201      	movs	r2, #1
 800d3b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800d3ba:	683b      	ldr	r3, [r7, #0]
 800d3bc:	68db      	ldr	r3, [r3, #12]
 800d3be:	4313      	orrs	r3, r2
 800d3c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d3c8:	683b      	ldr	r3, [r7, #0]
 800d3ca:	689b      	ldr	r3, [r3, #8]
 800d3cc:	4313      	orrs	r3, r2
 800d3ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d3d6:	683b      	ldr	r3, [r7, #0]
 800d3d8:	685b      	ldr	r3, [r3, #4]
 800d3da:	4313      	orrs	r3, r2
 800d3dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d3de:	68fb      	ldr	r3, [r7, #12]
 800d3e0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d3e4:	683b      	ldr	r3, [r7, #0]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	4313      	orrs	r3, r2
 800d3ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d3f2:	683b      	ldr	r3, [r7, #0]
 800d3f4:	691b      	ldr	r3, [r3, #16]
 800d3f6:	4313      	orrs	r3, r2
 800d3f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d400:	683b      	ldr	r3, [r7, #0]
 800d402:	695b      	ldr	r3, [r3, #20]
 800d404:	4313      	orrs	r3, r2
 800d406:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d40e:	683b      	ldr	r3, [r7, #0]
 800d410:	69db      	ldr	r3, [r3, #28]
 800d412:	4313      	orrs	r3, r2
 800d414:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	681b      	ldr	r3, [r3, #0]
 800d41a:	68fa      	ldr	r2, [r7, #12]
 800d41c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	2200      	movs	r2, #0
 800d422:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d426:	2300      	movs	r3, #0
}
 800d428:	4618      	mov	r0, r3
 800d42a:	3714      	adds	r7, #20
 800d42c:	46bd      	mov	sp, r7
 800d42e:	bc80      	pop	{r7}
 800d430:	4770      	bx	lr

0800d432 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d432:	b480      	push	{r7}
 800d434:	b083      	sub	sp, #12
 800d436:	af00      	add	r7, sp, #0
 800d438:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d43a:	bf00      	nop
 800d43c:	370c      	adds	r7, #12
 800d43e:	46bd      	mov	sp, r7
 800d440:	bc80      	pop	{r7}
 800d442:	4770      	bx	lr

0800d444 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d444:	b480      	push	{r7}
 800d446:	b083      	sub	sp, #12
 800d448:	af00      	add	r7, sp, #0
 800d44a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d44c:	bf00      	nop
 800d44e:	370c      	adds	r7, #12
 800d450:	46bd      	mov	sp, r7
 800d452:	bc80      	pop	{r7}
 800d454:	4770      	bx	lr

0800d456 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d456:	b580      	push	{r7, lr}
 800d458:	b082      	sub	sp, #8
 800d45a:	af00      	add	r7, sp, #0
 800d45c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	2b00      	cmp	r3, #0
 800d462:	d101      	bne.n	800d468 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d464:	2301      	movs	r3, #1
 800d466:	e03f      	b.n	800d4e8 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800d46e:	b2db      	uxtb	r3, r3
 800d470:	2b00      	cmp	r3, #0
 800d472:	d106      	bne.n	800d482 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	2200      	movs	r2, #0
 800d478:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d47c:	6878      	ldr	r0, [r7, #4]
 800d47e:	f7fb f989 	bl	8008794 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	2224      	movs	r2, #36	; 0x24
 800d486:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	68da      	ldr	r2, [r3, #12]
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d498:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800d49a:	6878      	ldr	r0, [r7, #4]
 800d49c:	f000 faf4 	bl	800da88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	691a      	ldr	r2, [r3, #16]
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d4ae:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	695a      	ldr	r2, [r3, #20]
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d4be:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	68da      	ldr	r2, [r3, #12]
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d4ce:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	2200      	movs	r2, #0
 800d4d4:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	2220      	movs	r2, #32
 800d4da:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	2220      	movs	r2, #32
 800d4e2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800d4e6:	2300      	movs	r3, #0
}
 800d4e8:	4618      	mov	r0, r3
 800d4ea:	3708      	adds	r7, #8
 800d4ec:	46bd      	mov	sp, r7
 800d4ee:	bd80      	pop	{r7, pc}

0800d4f0 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d4f0:	b480      	push	{r7}
 800d4f2:	b085      	sub	sp, #20
 800d4f4:	af00      	add	r7, sp, #0
 800d4f6:	60f8      	str	r0, [r7, #12]
 800d4f8:	60b9      	str	r1, [r7, #8]
 800d4fa:	4613      	mov	r3, r2
 800d4fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800d504:	b2db      	uxtb	r3, r3
 800d506:	2b20      	cmp	r3, #32
 800d508:	d130      	bne.n	800d56c <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800d50a:	68bb      	ldr	r3, [r7, #8]
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d002      	beq.n	800d516 <HAL_UART_Transmit_IT+0x26>
 800d510:	88fb      	ldrh	r3, [r7, #6]
 800d512:	2b00      	cmp	r3, #0
 800d514:	d101      	bne.n	800d51a <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800d516:	2301      	movs	r3, #1
 800d518:	e029      	b.n	800d56e <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d520:	2b01      	cmp	r3, #1
 800d522:	d101      	bne.n	800d528 <HAL_UART_Transmit_IT+0x38>
 800d524:	2302      	movs	r3, #2
 800d526:	e022      	b.n	800d56e <HAL_UART_Transmit_IT+0x7e>
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	2201      	movs	r2, #1
 800d52c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	68ba      	ldr	r2, [r7, #8]
 800d534:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	88fa      	ldrh	r2, [r7, #6]
 800d53a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	88fa      	ldrh	r2, [r7, #6]
 800d540:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	2200      	movs	r2, #0
 800d546:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	2221      	movs	r2, #33	; 0x21
 800d54c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	2200      	movs	r2, #0
 800d554:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	68da      	ldr	r2, [r3, #12]
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d566:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800d568:	2300      	movs	r3, #0
 800d56a:	e000      	b.n	800d56e <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800d56c:	2302      	movs	r3, #2
  }
}
 800d56e:	4618      	mov	r0, r3
 800d570:	3714      	adds	r7, #20
 800d572:	46bd      	mov	sp, r7
 800d574:	bc80      	pop	{r7}
 800d576:	4770      	bx	lr

0800d578 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d578:	b480      	push	{r7}
 800d57a:	b085      	sub	sp, #20
 800d57c:	af00      	add	r7, sp, #0
 800d57e:	60f8      	str	r0, [r7, #12]
 800d580:	60b9      	str	r1, [r7, #8]
 800d582:	4613      	mov	r3, r2
 800d584:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800d58c:	b2db      	uxtb	r3, r3
 800d58e:	2b20      	cmp	r3, #32
 800d590:	d140      	bne.n	800d614 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800d592:	68bb      	ldr	r3, [r7, #8]
 800d594:	2b00      	cmp	r3, #0
 800d596:	d002      	beq.n	800d59e <HAL_UART_Receive_IT+0x26>
 800d598:	88fb      	ldrh	r3, [r7, #6]
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d101      	bne.n	800d5a2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800d59e:	2301      	movs	r3, #1
 800d5a0:	e039      	b.n	800d616 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d5a8:	2b01      	cmp	r3, #1
 800d5aa:	d101      	bne.n	800d5b0 <HAL_UART_Receive_IT+0x38>
 800d5ac:	2302      	movs	r3, #2
 800d5ae:	e032      	b.n	800d616 <HAL_UART_Receive_IT+0x9e>
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	2201      	movs	r2, #1
 800d5b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	68ba      	ldr	r2, [r7, #8]
 800d5bc:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	88fa      	ldrh	r2, [r7, #6]
 800d5c2:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	88fa      	ldrh	r2, [r7, #6]
 800d5c8:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d5ca:	68fb      	ldr	r3, [r7, #12]
 800d5cc:	2200      	movs	r2, #0
 800d5ce:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	2222      	movs	r2, #34	; 0x22
 800d5d4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	2200      	movs	r2, #0
 800d5dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	68da      	ldr	r2, [r3, #12]
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d5ee:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	681b      	ldr	r3, [r3, #0]
 800d5f4:	695a      	ldr	r2, [r3, #20]
 800d5f6:	68fb      	ldr	r3, [r7, #12]
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	f042 0201 	orr.w	r2, r2, #1
 800d5fe:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	68da      	ldr	r2, [r3, #12]
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	f042 0220 	orr.w	r2, r2, #32
 800d60e:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800d610:	2300      	movs	r3, #0
 800d612:	e000      	b.n	800d616 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800d614:	2302      	movs	r3, #2
  }
}
 800d616:	4618      	mov	r0, r3
 800d618:	3714      	adds	r7, #20
 800d61a:	46bd      	mov	sp, r7
 800d61c:	bc80      	pop	{r7}
 800d61e:	4770      	bx	lr

0800d620 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d620:	b580      	push	{r7, lr}
 800d622:	b088      	sub	sp, #32
 800d624:	af00      	add	r7, sp, #0
 800d626:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	68db      	ldr	r3, [r3, #12]
 800d636:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	695b      	ldr	r3, [r3, #20]
 800d63e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800d640:	2300      	movs	r3, #0
 800d642:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800d644:	2300      	movs	r3, #0
 800d646:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800d648:	69fb      	ldr	r3, [r7, #28]
 800d64a:	f003 030f 	and.w	r3, r3, #15
 800d64e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800d650:	693b      	ldr	r3, [r7, #16]
 800d652:	2b00      	cmp	r3, #0
 800d654:	d10d      	bne.n	800d672 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800d656:	69fb      	ldr	r3, [r7, #28]
 800d658:	f003 0320 	and.w	r3, r3, #32
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d008      	beq.n	800d672 <HAL_UART_IRQHandler+0x52>
 800d660:	69bb      	ldr	r3, [r7, #24]
 800d662:	f003 0320 	and.w	r3, r3, #32
 800d666:	2b00      	cmp	r3, #0
 800d668:	d003      	beq.n	800d672 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800d66a:	6878      	ldr	r0, [r7, #4]
 800d66c:	f000 f98b 	bl	800d986 <UART_Receive_IT>
      return;
 800d670:	e0d1      	b.n	800d816 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800d672:	693b      	ldr	r3, [r7, #16]
 800d674:	2b00      	cmp	r3, #0
 800d676:	f000 80b0 	beq.w	800d7da <HAL_UART_IRQHandler+0x1ba>
 800d67a:	697b      	ldr	r3, [r7, #20]
 800d67c:	f003 0301 	and.w	r3, r3, #1
 800d680:	2b00      	cmp	r3, #0
 800d682:	d105      	bne.n	800d690 <HAL_UART_IRQHandler+0x70>
 800d684:	69bb      	ldr	r3, [r7, #24]
 800d686:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	f000 80a5 	beq.w	800d7da <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800d690:	69fb      	ldr	r3, [r7, #28]
 800d692:	f003 0301 	and.w	r3, r3, #1
 800d696:	2b00      	cmp	r3, #0
 800d698:	d00a      	beq.n	800d6b0 <HAL_UART_IRQHandler+0x90>
 800d69a:	69bb      	ldr	r3, [r7, #24]
 800d69c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	d005      	beq.n	800d6b0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d6a8:	f043 0201 	orr.w	r2, r3, #1
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800d6b0:	69fb      	ldr	r3, [r7, #28]
 800d6b2:	f003 0304 	and.w	r3, r3, #4
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d00a      	beq.n	800d6d0 <HAL_UART_IRQHandler+0xb0>
 800d6ba:	697b      	ldr	r3, [r7, #20]
 800d6bc:	f003 0301 	and.w	r3, r3, #1
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d005      	beq.n	800d6d0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d6c8:	f043 0202 	orr.w	r2, r3, #2
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800d6d0:	69fb      	ldr	r3, [r7, #28]
 800d6d2:	f003 0302 	and.w	r3, r3, #2
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	d00a      	beq.n	800d6f0 <HAL_UART_IRQHandler+0xd0>
 800d6da:	697b      	ldr	r3, [r7, #20]
 800d6dc:	f003 0301 	and.w	r3, r3, #1
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d005      	beq.n	800d6f0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d6e8:	f043 0204 	orr.w	r2, r3, #4
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800d6f0:	69fb      	ldr	r3, [r7, #28]
 800d6f2:	f003 0308 	and.w	r3, r3, #8
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d00f      	beq.n	800d71a <HAL_UART_IRQHandler+0xfa>
 800d6fa:	69bb      	ldr	r3, [r7, #24]
 800d6fc:	f003 0320 	and.w	r3, r3, #32
 800d700:	2b00      	cmp	r3, #0
 800d702:	d104      	bne.n	800d70e <HAL_UART_IRQHandler+0xee>
 800d704:	697b      	ldr	r3, [r7, #20]
 800d706:	f003 0301 	and.w	r3, r3, #1
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d005      	beq.n	800d71a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d712:	f043 0208 	orr.w	r2, r3, #8
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d078      	beq.n	800d814 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800d722:	69fb      	ldr	r3, [r7, #28]
 800d724:	f003 0320 	and.w	r3, r3, #32
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d007      	beq.n	800d73c <HAL_UART_IRQHandler+0x11c>
 800d72c:	69bb      	ldr	r3, [r7, #24]
 800d72e:	f003 0320 	and.w	r3, r3, #32
 800d732:	2b00      	cmp	r3, #0
 800d734:	d002      	beq.n	800d73c <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800d736:	6878      	ldr	r0, [r7, #4]
 800d738:	f000 f925 	bl	800d986 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	695b      	ldr	r3, [r3, #20]
 800d742:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d746:	2b40      	cmp	r3, #64	; 0x40
 800d748:	bf0c      	ite	eq
 800d74a:	2301      	moveq	r3, #1
 800d74c:	2300      	movne	r3, #0
 800d74e:	b2db      	uxtb	r3, r3
 800d750:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d756:	f003 0308 	and.w	r3, r3, #8
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d102      	bne.n	800d764 <HAL_UART_IRQHandler+0x144>
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	2b00      	cmp	r3, #0
 800d762:	d031      	beq.n	800d7c8 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d764:	6878      	ldr	r0, [r7, #4]
 800d766:	f000 f876 	bl	800d856 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	695b      	ldr	r3, [r3, #20]
 800d770:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d774:	2b40      	cmp	r3, #64	; 0x40
 800d776:	d123      	bne.n	800d7c0 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	695a      	ldr	r2, [r3, #20]
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d786:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d013      	beq.n	800d7b8 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d794:	4a21      	ldr	r2, [pc, #132]	; (800d81c <HAL_UART_IRQHandler+0x1fc>)
 800d796:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d79c:	4618      	mov	r0, r3
 800d79e:	f7fc fdb3 	bl	800a308 <HAL_DMA_Abort_IT>
 800d7a2:	4603      	mov	r3, r0
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d016      	beq.n	800d7d6 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d7ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d7ae:	687a      	ldr	r2, [r7, #4]
 800d7b0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800d7b2:	4610      	mov	r0, r2
 800d7b4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d7b6:	e00e      	b.n	800d7d6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d7b8:	6878      	ldr	r0, [r7, #4]
 800d7ba:	f000 f843 	bl	800d844 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d7be:	e00a      	b.n	800d7d6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d7c0:	6878      	ldr	r0, [r7, #4]
 800d7c2:	f000 f83f 	bl	800d844 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d7c6:	e006      	b.n	800d7d6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d7c8:	6878      	ldr	r0, [r7, #4]
 800d7ca:	f000 f83b 	bl	800d844 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	2200      	movs	r2, #0
 800d7d2:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800d7d4:	e01e      	b.n	800d814 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d7d6:	bf00      	nop
    return;
 800d7d8:	e01c      	b.n	800d814 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800d7da:	69fb      	ldr	r3, [r7, #28]
 800d7dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d008      	beq.n	800d7f6 <HAL_UART_IRQHandler+0x1d6>
 800d7e4:	69bb      	ldr	r3, [r7, #24]
 800d7e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	d003      	beq.n	800d7f6 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800d7ee:	6878      	ldr	r0, [r7, #4]
 800d7f0:	f000 f862 	bl	800d8b8 <UART_Transmit_IT>
    return;
 800d7f4:	e00f      	b.n	800d816 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800d7f6:	69fb      	ldr	r3, [r7, #28]
 800d7f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d00a      	beq.n	800d816 <HAL_UART_IRQHandler+0x1f6>
 800d800:	69bb      	ldr	r3, [r7, #24]
 800d802:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d806:	2b00      	cmp	r3, #0
 800d808:	d005      	beq.n	800d816 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800d80a:	6878      	ldr	r0, [r7, #4]
 800d80c:	f000 f8a3 	bl	800d956 <UART_EndTransmit_IT>
    return;
 800d810:	bf00      	nop
 800d812:	e000      	b.n	800d816 <HAL_UART_IRQHandler+0x1f6>
    return;
 800d814:	bf00      	nop
  }
}
 800d816:	3720      	adds	r7, #32
 800d818:	46bd      	mov	sp, r7
 800d81a:	bd80      	pop	{r7, pc}
 800d81c:	0800d891 	.word	0x0800d891

0800d820 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800d820:	b480      	push	{r7}
 800d822:	b083      	sub	sp, #12
 800d824:	af00      	add	r7, sp, #0
 800d826:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800d828:	bf00      	nop
 800d82a:	370c      	adds	r7, #12
 800d82c:	46bd      	mov	sp, r7
 800d82e:	bc80      	pop	{r7}
 800d830:	4770      	bx	lr

0800d832 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800d832:	b480      	push	{r7}
 800d834:	b083      	sub	sp, #12
 800d836:	af00      	add	r7, sp, #0
 800d838:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800d83a:	bf00      	nop
 800d83c:	370c      	adds	r7, #12
 800d83e:	46bd      	mov	sp, r7
 800d840:	bc80      	pop	{r7}
 800d842:	4770      	bx	lr

0800d844 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d844:	b480      	push	{r7}
 800d846:	b083      	sub	sp, #12
 800d848:	af00      	add	r7, sp, #0
 800d84a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800d84c:	bf00      	nop
 800d84e:	370c      	adds	r7, #12
 800d850:	46bd      	mov	sp, r7
 800d852:	bc80      	pop	{r7}
 800d854:	4770      	bx	lr

0800d856 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d856:	b480      	push	{r7}
 800d858:	b083      	sub	sp, #12
 800d85a:	af00      	add	r7, sp, #0
 800d85c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	68da      	ldr	r2, [r3, #12]
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800d86c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	681b      	ldr	r3, [r3, #0]
 800d872:	695a      	ldr	r2, [r3, #20]
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	681b      	ldr	r3, [r3, #0]
 800d878:	f022 0201 	bic.w	r2, r2, #1
 800d87c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	2220      	movs	r2, #32
 800d882:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800d886:	bf00      	nop
 800d888:	370c      	adds	r7, #12
 800d88a:	46bd      	mov	sp, r7
 800d88c:	bc80      	pop	{r7}
 800d88e:	4770      	bx	lr

0800d890 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d890:	b580      	push	{r7, lr}
 800d892:	b084      	sub	sp, #16
 800d894:	af00      	add	r7, sp, #0
 800d896:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d89c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	2200      	movs	r2, #0
 800d8a2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	2200      	movs	r2, #0
 800d8a8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d8aa:	68f8      	ldr	r0, [r7, #12]
 800d8ac:	f7ff ffca 	bl	800d844 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d8b0:	bf00      	nop
 800d8b2:	3710      	adds	r7, #16
 800d8b4:	46bd      	mov	sp, r7
 800d8b6:	bd80      	pop	{r7, pc}

0800d8b8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800d8b8:	b480      	push	{r7}
 800d8ba:	b085      	sub	sp, #20
 800d8bc:	af00      	add	r7, sp, #0
 800d8be:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800d8c6:	b2db      	uxtb	r3, r3
 800d8c8:	2b21      	cmp	r3, #33	; 0x21
 800d8ca:	d13e      	bne.n	800d94a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	689b      	ldr	r3, [r3, #8]
 800d8d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d8d4:	d114      	bne.n	800d900 <UART_Transmit_IT+0x48>
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	691b      	ldr	r3, [r3, #16]
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	d110      	bne.n	800d900 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	6a1b      	ldr	r3, [r3, #32]
 800d8e2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	881b      	ldrh	r3, [r3, #0]
 800d8e8:	461a      	mov	r2, r3
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d8f2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	6a1b      	ldr	r3, [r3, #32]
 800d8f8:	1c9a      	adds	r2, r3, #2
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	621a      	str	r2, [r3, #32]
 800d8fe:	e008      	b.n	800d912 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	6a1b      	ldr	r3, [r3, #32]
 800d904:	1c59      	adds	r1, r3, #1
 800d906:	687a      	ldr	r2, [r7, #4]
 800d908:	6211      	str	r1, [r2, #32]
 800d90a:	781a      	ldrb	r2, [r3, #0]
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800d916:	b29b      	uxth	r3, r3
 800d918:	3b01      	subs	r3, #1
 800d91a:	b29b      	uxth	r3, r3
 800d91c:	687a      	ldr	r2, [r7, #4]
 800d91e:	4619      	mov	r1, r3
 800d920:	84d1      	strh	r1, [r2, #38]	; 0x26
 800d922:	2b00      	cmp	r3, #0
 800d924:	d10f      	bne.n	800d946 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	681b      	ldr	r3, [r3, #0]
 800d92a:	68da      	ldr	r2, [r3, #12]
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d934:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	681b      	ldr	r3, [r3, #0]
 800d93a:	68da      	ldr	r2, [r3, #12]
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d944:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800d946:	2300      	movs	r3, #0
 800d948:	e000      	b.n	800d94c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800d94a:	2302      	movs	r3, #2
  }
}
 800d94c:	4618      	mov	r0, r3
 800d94e:	3714      	adds	r7, #20
 800d950:	46bd      	mov	sp, r7
 800d952:	bc80      	pop	{r7}
 800d954:	4770      	bx	lr

0800d956 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d956:	b580      	push	{r7, lr}
 800d958:	b082      	sub	sp, #8
 800d95a:	af00      	add	r7, sp, #0
 800d95c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	68da      	ldr	r2, [r3, #12]
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d96c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	2220      	movs	r2, #32
 800d972:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d976:	6878      	ldr	r0, [r7, #4]
 800d978:	f7ff ff52 	bl	800d820 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800d97c:	2300      	movs	r3, #0
}
 800d97e:	4618      	mov	r0, r3
 800d980:	3708      	adds	r7, #8
 800d982:	46bd      	mov	sp, r7
 800d984:	bd80      	pop	{r7, pc}

0800d986 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800d986:	b580      	push	{r7, lr}
 800d988:	b084      	sub	sp, #16
 800d98a:	af00      	add	r7, sp, #0
 800d98c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800d994:	b2db      	uxtb	r3, r3
 800d996:	2b22      	cmp	r3, #34	; 0x22
 800d998:	d170      	bne.n	800da7c <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	689b      	ldr	r3, [r3, #8]
 800d99e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d9a2:	d117      	bne.n	800d9d4 <UART_Receive_IT+0x4e>
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	691b      	ldr	r3, [r3, #16]
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d113      	bne.n	800d9d4 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 800d9ac:	2300      	movs	r3, #0
 800d9ae:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d9b4:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	685b      	ldr	r3, [r3, #4]
 800d9bc:	b29b      	uxth	r3, r3
 800d9be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d9c2:	b29a      	uxth	r2, r3
 800d9c4:	68bb      	ldr	r3, [r7, #8]
 800d9c6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d9cc:	1c9a      	adds	r2, r3, #2
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	629a      	str	r2, [r3, #40]	; 0x28
 800d9d2:	e026      	b.n	800da22 <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d9d8:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 800d9da:	2300      	movs	r3, #0
 800d9dc:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	689b      	ldr	r3, [r3, #8]
 800d9e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d9e6:	d007      	beq.n	800d9f8 <UART_Receive_IT+0x72>
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	689b      	ldr	r3, [r3, #8]
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d10a      	bne.n	800da06 <UART_Receive_IT+0x80>
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	691b      	ldr	r3, [r3, #16]
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d106      	bne.n	800da06 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	685b      	ldr	r3, [r3, #4]
 800d9fe:	b2da      	uxtb	r2, r3
 800da00:	68fb      	ldr	r3, [r7, #12]
 800da02:	701a      	strb	r2, [r3, #0]
 800da04:	e008      	b.n	800da18 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	681b      	ldr	r3, [r3, #0]
 800da0a:	685b      	ldr	r3, [r3, #4]
 800da0c:	b2db      	uxtb	r3, r3
 800da0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da12:	b2da      	uxtb	r2, r3
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da1c:	1c5a      	adds	r2, r3, #1
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800da26:	b29b      	uxth	r3, r3
 800da28:	3b01      	subs	r3, #1
 800da2a:	b29b      	uxth	r3, r3
 800da2c:	687a      	ldr	r2, [r7, #4]
 800da2e:	4619      	mov	r1, r3
 800da30:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800da32:	2b00      	cmp	r3, #0
 800da34:	d120      	bne.n	800da78 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	68da      	ldr	r2, [r3, #12]
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	f022 0220 	bic.w	r2, r2, #32
 800da44:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	68da      	ldr	r2, [r3, #12]
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800da54:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	681b      	ldr	r3, [r3, #0]
 800da5a:	695a      	ldr	r2, [r3, #20]
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	f022 0201 	bic.w	r2, r2, #1
 800da64:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	2220      	movs	r2, #32
 800da6a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800da6e:	6878      	ldr	r0, [r7, #4]
 800da70:	f7ff fedf 	bl	800d832 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800da74:	2300      	movs	r3, #0
 800da76:	e002      	b.n	800da7e <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 800da78:	2300      	movs	r3, #0
 800da7a:	e000      	b.n	800da7e <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 800da7c:	2302      	movs	r3, #2
  }
}
 800da7e:	4618      	mov	r0, r3
 800da80:	3710      	adds	r7, #16
 800da82:	46bd      	mov	sp, r7
 800da84:	bd80      	pop	{r7, pc}
	...

0800da88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800da88:	b580      	push	{r7, lr}
 800da8a:	b084      	sub	sp, #16
 800da8c:	af00      	add	r7, sp, #0
 800da8e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	681b      	ldr	r3, [r3, #0]
 800da94:	691b      	ldr	r3, [r3, #16]
 800da96:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	68da      	ldr	r2, [r3, #12]
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	430a      	orrs	r2, r1
 800daa4:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	689a      	ldr	r2, [r3, #8]
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	691b      	ldr	r3, [r3, #16]
 800daae:	431a      	orrs	r2, r3
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	695b      	ldr	r3, [r3, #20]
 800dab4:	431a      	orrs	r2, r3
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	69db      	ldr	r3, [r3, #28]
 800daba:	4313      	orrs	r3, r2
 800dabc:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	68db      	ldr	r3, [r3, #12]
 800dac4:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800dac8:	f023 030c 	bic.w	r3, r3, #12
 800dacc:	687a      	ldr	r2, [r7, #4]
 800dace:	6812      	ldr	r2, [r2, #0]
 800dad0:	68b9      	ldr	r1, [r7, #8]
 800dad2:	430b      	orrs	r3, r1
 800dad4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	681b      	ldr	r3, [r3, #0]
 800dada:	695b      	ldr	r3, [r3, #20]
 800dadc:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	699a      	ldr	r2, [r3, #24]
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	430a      	orrs	r2, r1
 800daea:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	4a57      	ldr	r2, [pc, #348]	; (800dc50 <UART_SetConfig+0x1c8>)
 800daf2:	4293      	cmp	r3, r2
 800daf4:	d004      	beq.n	800db00 <UART_SetConfig+0x78>
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	4a56      	ldr	r2, [pc, #344]	; (800dc54 <UART_SetConfig+0x1cc>)
 800dafc:	4293      	cmp	r3, r2
 800dafe:	d103      	bne.n	800db08 <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800db00:	f7fe fbb8 	bl	800c274 <HAL_RCC_GetPCLK2Freq>
 800db04:	60f8      	str	r0, [r7, #12]
 800db06:	e002      	b.n	800db0e <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800db08:	f7fe fb92 	bl	800c230 <HAL_RCC_GetPCLK1Freq>
 800db0c:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	69db      	ldr	r3, [r3, #28]
 800db12:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800db16:	d14c      	bne.n	800dbb2 <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800db18:	68fa      	ldr	r2, [r7, #12]
 800db1a:	4613      	mov	r3, r2
 800db1c:	009b      	lsls	r3, r3, #2
 800db1e:	4413      	add	r3, r2
 800db20:	009a      	lsls	r2, r3, #2
 800db22:	441a      	add	r2, r3
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	685b      	ldr	r3, [r3, #4]
 800db28:	005b      	lsls	r3, r3, #1
 800db2a:	fbb2 f3f3 	udiv	r3, r2, r3
 800db2e:	4a4a      	ldr	r2, [pc, #296]	; (800dc58 <UART_SetConfig+0x1d0>)
 800db30:	fba2 2303 	umull	r2, r3, r2, r3
 800db34:	095b      	lsrs	r3, r3, #5
 800db36:	0119      	lsls	r1, r3, #4
 800db38:	68fa      	ldr	r2, [r7, #12]
 800db3a:	4613      	mov	r3, r2
 800db3c:	009b      	lsls	r3, r3, #2
 800db3e:	4413      	add	r3, r2
 800db40:	009a      	lsls	r2, r3, #2
 800db42:	441a      	add	r2, r3
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	685b      	ldr	r3, [r3, #4]
 800db48:	005b      	lsls	r3, r3, #1
 800db4a:	fbb2 f2f3 	udiv	r2, r2, r3
 800db4e:	4b42      	ldr	r3, [pc, #264]	; (800dc58 <UART_SetConfig+0x1d0>)
 800db50:	fba3 0302 	umull	r0, r3, r3, r2
 800db54:	095b      	lsrs	r3, r3, #5
 800db56:	2064      	movs	r0, #100	; 0x64
 800db58:	fb00 f303 	mul.w	r3, r0, r3
 800db5c:	1ad3      	subs	r3, r2, r3
 800db5e:	00db      	lsls	r3, r3, #3
 800db60:	3332      	adds	r3, #50	; 0x32
 800db62:	4a3d      	ldr	r2, [pc, #244]	; (800dc58 <UART_SetConfig+0x1d0>)
 800db64:	fba2 2303 	umull	r2, r3, r2, r3
 800db68:	095b      	lsrs	r3, r3, #5
 800db6a:	005b      	lsls	r3, r3, #1
 800db6c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800db70:	4419      	add	r1, r3
 800db72:	68fa      	ldr	r2, [r7, #12]
 800db74:	4613      	mov	r3, r2
 800db76:	009b      	lsls	r3, r3, #2
 800db78:	4413      	add	r3, r2
 800db7a:	009a      	lsls	r2, r3, #2
 800db7c:	441a      	add	r2, r3
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	685b      	ldr	r3, [r3, #4]
 800db82:	005b      	lsls	r3, r3, #1
 800db84:	fbb2 f2f3 	udiv	r2, r2, r3
 800db88:	4b33      	ldr	r3, [pc, #204]	; (800dc58 <UART_SetConfig+0x1d0>)
 800db8a:	fba3 0302 	umull	r0, r3, r3, r2
 800db8e:	095b      	lsrs	r3, r3, #5
 800db90:	2064      	movs	r0, #100	; 0x64
 800db92:	fb00 f303 	mul.w	r3, r0, r3
 800db96:	1ad3      	subs	r3, r2, r3
 800db98:	00db      	lsls	r3, r3, #3
 800db9a:	3332      	adds	r3, #50	; 0x32
 800db9c:	4a2e      	ldr	r2, [pc, #184]	; (800dc58 <UART_SetConfig+0x1d0>)
 800db9e:	fba2 2303 	umull	r2, r3, r2, r3
 800dba2:	095b      	lsrs	r3, r3, #5
 800dba4:	f003 0207 	and.w	r2, r3, #7
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	440a      	add	r2, r1
 800dbae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800dbb0:	e04a      	b.n	800dc48 <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800dbb2:	68fa      	ldr	r2, [r7, #12]
 800dbb4:	4613      	mov	r3, r2
 800dbb6:	009b      	lsls	r3, r3, #2
 800dbb8:	4413      	add	r3, r2
 800dbba:	009a      	lsls	r2, r3, #2
 800dbbc:	441a      	add	r2, r3
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	685b      	ldr	r3, [r3, #4]
 800dbc2:	009b      	lsls	r3, r3, #2
 800dbc4:	fbb2 f3f3 	udiv	r3, r2, r3
 800dbc8:	4a23      	ldr	r2, [pc, #140]	; (800dc58 <UART_SetConfig+0x1d0>)
 800dbca:	fba2 2303 	umull	r2, r3, r2, r3
 800dbce:	095b      	lsrs	r3, r3, #5
 800dbd0:	0119      	lsls	r1, r3, #4
 800dbd2:	68fa      	ldr	r2, [r7, #12]
 800dbd4:	4613      	mov	r3, r2
 800dbd6:	009b      	lsls	r3, r3, #2
 800dbd8:	4413      	add	r3, r2
 800dbda:	009a      	lsls	r2, r3, #2
 800dbdc:	441a      	add	r2, r3
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	685b      	ldr	r3, [r3, #4]
 800dbe2:	009b      	lsls	r3, r3, #2
 800dbe4:	fbb2 f2f3 	udiv	r2, r2, r3
 800dbe8:	4b1b      	ldr	r3, [pc, #108]	; (800dc58 <UART_SetConfig+0x1d0>)
 800dbea:	fba3 0302 	umull	r0, r3, r3, r2
 800dbee:	095b      	lsrs	r3, r3, #5
 800dbf0:	2064      	movs	r0, #100	; 0x64
 800dbf2:	fb00 f303 	mul.w	r3, r0, r3
 800dbf6:	1ad3      	subs	r3, r2, r3
 800dbf8:	011b      	lsls	r3, r3, #4
 800dbfa:	3332      	adds	r3, #50	; 0x32
 800dbfc:	4a16      	ldr	r2, [pc, #88]	; (800dc58 <UART_SetConfig+0x1d0>)
 800dbfe:	fba2 2303 	umull	r2, r3, r2, r3
 800dc02:	095b      	lsrs	r3, r3, #5
 800dc04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dc08:	4419      	add	r1, r3
 800dc0a:	68fa      	ldr	r2, [r7, #12]
 800dc0c:	4613      	mov	r3, r2
 800dc0e:	009b      	lsls	r3, r3, #2
 800dc10:	4413      	add	r3, r2
 800dc12:	009a      	lsls	r2, r3, #2
 800dc14:	441a      	add	r2, r3
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	685b      	ldr	r3, [r3, #4]
 800dc1a:	009b      	lsls	r3, r3, #2
 800dc1c:	fbb2 f2f3 	udiv	r2, r2, r3
 800dc20:	4b0d      	ldr	r3, [pc, #52]	; (800dc58 <UART_SetConfig+0x1d0>)
 800dc22:	fba3 0302 	umull	r0, r3, r3, r2
 800dc26:	095b      	lsrs	r3, r3, #5
 800dc28:	2064      	movs	r0, #100	; 0x64
 800dc2a:	fb00 f303 	mul.w	r3, r0, r3
 800dc2e:	1ad3      	subs	r3, r2, r3
 800dc30:	011b      	lsls	r3, r3, #4
 800dc32:	3332      	adds	r3, #50	; 0x32
 800dc34:	4a08      	ldr	r2, [pc, #32]	; (800dc58 <UART_SetConfig+0x1d0>)
 800dc36:	fba2 2303 	umull	r2, r3, r2, r3
 800dc3a:	095b      	lsrs	r3, r3, #5
 800dc3c:	f003 020f 	and.w	r2, r3, #15
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	440a      	add	r2, r1
 800dc46:	609a      	str	r2, [r3, #8]
}
 800dc48:	bf00      	nop
 800dc4a:	3710      	adds	r7, #16
 800dc4c:	46bd      	mov	sp, r7
 800dc4e:	bd80      	pop	{r7, pc}
 800dc50:	40011000 	.word	0x40011000
 800dc54:	40011400 	.word	0x40011400
 800dc58:	51eb851f 	.word	0x51eb851f

0800dc5c <__errno>:
 800dc5c:	4b01      	ldr	r3, [pc, #4]	; (800dc64 <__errno+0x8>)
 800dc5e:	6818      	ldr	r0, [r3, #0]
 800dc60:	4770      	bx	lr
 800dc62:	bf00      	nop
 800dc64:	20000060 	.word	0x20000060

0800dc68 <__libc_init_array>:
 800dc68:	b570      	push	{r4, r5, r6, lr}
 800dc6a:	2500      	movs	r5, #0
 800dc6c:	4e0c      	ldr	r6, [pc, #48]	; (800dca0 <__libc_init_array+0x38>)
 800dc6e:	4c0d      	ldr	r4, [pc, #52]	; (800dca4 <__libc_init_array+0x3c>)
 800dc70:	1ba4      	subs	r4, r4, r6
 800dc72:	10a4      	asrs	r4, r4, #2
 800dc74:	42a5      	cmp	r5, r4
 800dc76:	d109      	bne.n	800dc8c <__libc_init_array+0x24>
 800dc78:	f002 fb58 	bl	801032c <_init>
 800dc7c:	2500      	movs	r5, #0
 800dc7e:	4e0a      	ldr	r6, [pc, #40]	; (800dca8 <__libc_init_array+0x40>)
 800dc80:	4c0a      	ldr	r4, [pc, #40]	; (800dcac <__libc_init_array+0x44>)
 800dc82:	1ba4      	subs	r4, r4, r6
 800dc84:	10a4      	asrs	r4, r4, #2
 800dc86:	42a5      	cmp	r5, r4
 800dc88:	d105      	bne.n	800dc96 <__libc_init_array+0x2e>
 800dc8a:	bd70      	pop	{r4, r5, r6, pc}
 800dc8c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800dc90:	4798      	blx	r3
 800dc92:	3501      	adds	r5, #1
 800dc94:	e7ee      	b.n	800dc74 <__libc_init_array+0xc>
 800dc96:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800dc9a:	4798      	blx	r3
 800dc9c:	3501      	adds	r5, #1
 800dc9e:	e7f2      	b.n	800dc86 <__libc_init_array+0x1e>
 800dca0:	08010ecc 	.word	0x08010ecc
 800dca4:	08010ecc 	.word	0x08010ecc
 800dca8:	08010ecc 	.word	0x08010ecc
 800dcac:	08010ed0 	.word	0x08010ed0

0800dcb0 <__itoa>:
 800dcb0:	1e93      	subs	r3, r2, #2
 800dcb2:	2b22      	cmp	r3, #34	; 0x22
 800dcb4:	b510      	push	{r4, lr}
 800dcb6:	460c      	mov	r4, r1
 800dcb8:	d904      	bls.n	800dcc4 <__itoa+0x14>
 800dcba:	2300      	movs	r3, #0
 800dcbc:	461c      	mov	r4, r3
 800dcbe:	700b      	strb	r3, [r1, #0]
 800dcc0:	4620      	mov	r0, r4
 800dcc2:	bd10      	pop	{r4, pc}
 800dcc4:	2a0a      	cmp	r2, #10
 800dcc6:	d109      	bne.n	800dcdc <__itoa+0x2c>
 800dcc8:	2800      	cmp	r0, #0
 800dcca:	da07      	bge.n	800dcdc <__itoa+0x2c>
 800dccc:	232d      	movs	r3, #45	; 0x2d
 800dcce:	700b      	strb	r3, [r1, #0]
 800dcd0:	2101      	movs	r1, #1
 800dcd2:	4240      	negs	r0, r0
 800dcd4:	4421      	add	r1, r4
 800dcd6:	f000 fcf9 	bl	800e6cc <__utoa>
 800dcda:	e7f1      	b.n	800dcc0 <__itoa+0x10>
 800dcdc:	2100      	movs	r1, #0
 800dcde:	e7f9      	b.n	800dcd4 <__itoa+0x24>

0800dce0 <itoa>:
 800dce0:	f7ff bfe6 	b.w	800dcb0 <__itoa>

0800dce4 <__locale_ctype_ptr>:
 800dce4:	4b04      	ldr	r3, [pc, #16]	; (800dcf8 <__locale_ctype_ptr+0x14>)
 800dce6:	4a05      	ldr	r2, [pc, #20]	; (800dcfc <__locale_ctype_ptr+0x18>)
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	6a1b      	ldr	r3, [r3, #32]
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	bf08      	it	eq
 800dcf0:	4613      	moveq	r3, r2
 800dcf2:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800dcf6:	4770      	bx	lr
 800dcf8:	20000060 	.word	0x20000060
 800dcfc:	200000c4 	.word	0x200000c4

0800dd00 <__ascii_mbtowc>:
 800dd00:	b082      	sub	sp, #8
 800dd02:	b901      	cbnz	r1, 800dd06 <__ascii_mbtowc+0x6>
 800dd04:	a901      	add	r1, sp, #4
 800dd06:	b142      	cbz	r2, 800dd1a <__ascii_mbtowc+0x1a>
 800dd08:	b14b      	cbz	r3, 800dd1e <__ascii_mbtowc+0x1e>
 800dd0a:	7813      	ldrb	r3, [r2, #0]
 800dd0c:	600b      	str	r3, [r1, #0]
 800dd0e:	7812      	ldrb	r2, [r2, #0]
 800dd10:	1c10      	adds	r0, r2, #0
 800dd12:	bf18      	it	ne
 800dd14:	2001      	movne	r0, #1
 800dd16:	b002      	add	sp, #8
 800dd18:	4770      	bx	lr
 800dd1a:	4610      	mov	r0, r2
 800dd1c:	e7fb      	b.n	800dd16 <__ascii_mbtowc+0x16>
 800dd1e:	f06f 0001 	mvn.w	r0, #1
 800dd22:	e7f8      	b.n	800dd16 <__ascii_mbtowc+0x16>

0800dd24 <memset>:
 800dd24:	4603      	mov	r3, r0
 800dd26:	4402      	add	r2, r0
 800dd28:	4293      	cmp	r3, r2
 800dd2a:	d100      	bne.n	800dd2e <memset+0xa>
 800dd2c:	4770      	bx	lr
 800dd2e:	f803 1b01 	strb.w	r1, [r3], #1
 800dd32:	e7f9      	b.n	800dd28 <memset+0x4>

0800dd34 <__cvt>:
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dd3a:	461e      	mov	r6, r3
 800dd3c:	bfbb      	ittet	lt
 800dd3e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800dd42:	461e      	movlt	r6, r3
 800dd44:	2300      	movge	r3, #0
 800dd46:	232d      	movlt	r3, #45	; 0x2d
 800dd48:	b088      	sub	sp, #32
 800dd4a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800dd4c:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 800dd50:	f027 0720 	bic.w	r7, r7, #32
 800dd54:	2f46      	cmp	r7, #70	; 0x46
 800dd56:	4614      	mov	r4, r2
 800dd58:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800dd5a:	700b      	strb	r3, [r1, #0]
 800dd5c:	d004      	beq.n	800dd68 <__cvt+0x34>
 800dd5e:	2f45      	cmp	r7, #69	; 0x45
 800dd60:	d100      	bne.n	800dd64 <__cvt+0x30>
 800dd62:	3501      	adds	r5, #1
 800dd64:	2302      	movs	r3, #2
 800dd66:	e000      	b.n	800dd6a <__cvt+0x36>
 800dd68:	2303      	movs	r3, #3
 800dd6a:	aa07      	add	r2, sp, #28
 800dd6c:	9204      	str	r2, [sp, #16]
 800dd6e:	aa06      	add	r2, sp, #24
 800dd70:	e9cd a202 	strd	sl, r2, [sp, #8]
 800dd74:	e9cd 3500 	strd	r3, r5, [sp]
 800dd78:	4622      	mov	r2, r4
 800dd7a:	4633      	mov	r3, r6
 800dd7c:	f000 fd80 	bl	800e880 <_dtoa_r>
 800dd80:	2f47      	cmp	r7, #71	; 0x47
 800dd82:	4680      	mov	r8, r0
 800dd84:	d102      	bne.n	800dd8c <__cvt+0x58>
 800dd86:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dd88:	07db      	lsls	r3, r3, #31
 800dd8a:	d526      	bpl.n	800ddda <__cvt+0xa6>
 800dd8c:	2f46      	cmp	r7, #70	; 0x46
 800dd8e:	eb08 0905 	add.w	r9, r8, r5
 800dd92:	d111      	bne.n	800ddb8 <__cvt+0x84>
 800dd94:	f898 3000 	ldrb.w	r3, [r8]
 800dd98:	2b30      	cmp	r3, #48	; 0x30
 800dd9a:	d10a      	bne.n	800ddb2 <__cvt+0x7e>
 800dd9c:	2200      	movs	r2, #0
 800dd9e:	2300      	movs	r3, #0
 800dda0:	4620      	mov	r0, r4
 800dda2:	4631      	mov	r1, r6
 800dda4:	f7f2 fe46 	bl	8000a34 <__aeabi_dcmpeq>
 800dda8:	b918      	cbnz	r0, 800ddb2 <__cvt+0x7e>
 800ddaa:	f1c5 0501 	rsb	r5, r5, #1
 800ddae:	f8ca 5000 	str.w	r5, [sl]
 800ddb2:	f8da 3000 	ldr.w	r3, [sl]
 800ddb6:	4499      	add	r9, r3
 800ddb8:	2200      	movs	r2, #0
 800ddba:	2300      	movs	r3, #0
 800ddbc:	4620      	mov	r0, r4
 800ddbe:	4631      	mov	r1, r6
 800ddc0:	f7f2 fe38 	bl	8000a34 <__aeabi_dcmpeq>
 800ddc4:	b938      	cbnz	r0, 800ddd6 <__cvt+0xa2>
 800ddc6:	2230      	movs	r2, #48	; 0x30
 800ddc8:	9b07      	ldr	r3, [sp, #28]
 800ddca:	454b      	cmp	r3, r9
 800ddcc:	d205      	bcs.n	800ddda <__cvt+0xa6>
 800ddce:	1c59      	adds	r1, r3, #1
 800ddd0:	9107      	str	r1, [sp, #28]
 800ddd2:	701a      	strb	r2, [r3, #0]
 800ddd4:	e7f8      	b.n	800ddc8 <__cvt+0x94>
 800ddd6:	f8cd 901c 	str.w	r9, [sp, #28]
 800ddda:	4640      	mov	r0, r8
 800dddc:	9b07      	ldr	r3, [sp, #28]
 800ddde:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800dde0:	eba3 0308 	sub.w	r3, r3, r8
 800dde4:	6013      	str	r3, [r2, #0]
 800dde6:	b008      	add	sp, #32
 800dde8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800ddec <__exponent>:
 800ddec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ddee:	2900      	cmp	r1, #0
 800ddf0:	bfb4      	ite	lt
 800ddf2:	232d      	movlt	r3, #45	; 0x2d
 800ddf4:	232b      	movge	r3, #43	; 0x2b
 800ddf6:	4604      	mov	r4, r0
 800ddf8:	bfb8      	it	lt
 800ddfa:	4249      	neglt	r1, r1
 800ddfc:	2909      	cmp	r1, #9
 800ddfe:	f804 2b02 	strb.w	r2, [r4], #2
 800de02:	7043      	strb	r3, [r0, #1]
 800de04:	dd21      	ble.n	800de4a <__exponent+0x5e>
 800de06:	f10d 0307 	add.w	r3, sp, #7
 800de0a:	461f      	mov	r7, r3
 800de0c:	260a      	movs	r6, #10
 800de0e:	fb91 f5f6 	sdiv	r5, r1, r6
 800de12:	fb06 1115 	mls	r1, r6, r5, r1
 800de16:	2d09      	cmp	r5, #9
 800de18:	f101 0130 	add.w	r1, r1, #48	; 0x30
 800de1c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800de20:	f103 32ff 	add.w	r2, r3, #4294967295
 800de24:	4629      	mov	r1, r5
 800de26:	dc09      	bgt.n	800de3c <__exponent+0x50>
 800de28:	3130      	adds	r1, #48	; 0x30
 800de2a:	3b02      	subs	r3, #2
 800de2c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800de30:	42bb      	cmp	r3, r7
 800de32:	4622      	mov	r2, r4
 800de34:	d304      	bcc.n	800de40 <__exponent+0x54>
 800de36:	1a10      	subs	r0, r2, r0
 800de38:	b003      	add	sp, #12
 800de3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de3c:	4613      	mov	r3, r2
 800de3e:	e7e6      	b.n	800de0e <__exponent+0x22>
 800de40:	f813 2b01 	ldrb.w	r2, [r3], #1
 800de44:	f804 2b01 	strb.w	r2, [r4], #1
 800de48:	e7f2      	b.n	800de30 <__exponent+0x44>
 800de4a:	2330      	movs	r3, #48	; 0x30
 800de4c:	4419      	add	r1, r3
 800de4e:	7083      	strb	r3, [r0, #2]
 800de50:	1d02      	adds	r2, r0, #4
 800de52:	70c1      	strb	r1, [r0, #3]
 800de54:	e7ef      	b.n	800de36 <__exponent+0x4a>
	...

0800de58 <_printf_float>:
 800de58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de5c:	b091      	sub	sp, #68	; 0x44
 800de5e:	460c      	mov	r4, r1
 800de60:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800de62:	4693      	mov	fp, r2
 800de64:	461e      	mov	r6, r3
 800de66:	4605      	mov	r5, r0
 800de68:	f001 fabe 	bl	800f3e8 <_localeconv_r>
 800de6c:	6803      	ldr	r3, [r0, #0]
 800de6e:	4618      	mov	r0, r3
 800de70:	9309      	str	r3, [sp, #36]	; 0x24
 800de72:	f7f2 f9b3 	bl	80001dc <strlen>
 800de76:	2300      	movs	r3, #0
 800de78:	930e      	str	r3, [sp, #56]	; 0x38
 800de7a:	683b      	ldr	r3, [r7, #0]
 800de7c:	900a      	str	r0, [sp, #40]	; 0x28
 800de7e:	3307      	adds	r3, #7
 800de80:	f023 0307 	bic.w	r3, r3, #7
 800de84:	f103 0208 	add.w	r2, r3, #8
 800de88:	f894 8018 	ldrb.w	r8, [r4, #24]
 800de8c:	f8d4 a000 	ldr.w	sl, [r4]
 800de90:	603a      	str	r2, [r7, #0]
 800de92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de96:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800de9a:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 800de9e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800dea2:	930b      	str	r3, [sp, #44]	; 0x2c
 800dea4:	f04f 32ff 	mov.w	r2, #4294967295
 800dea8:	4ba6      	ldr	r3, [pc, #664]	; (800e144 <_printf_float+0x2ec>)
 800deaa:	4638      	mov	r0, r7
 800deac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800deae:	f7f2 fdf3 	bl	8000a98 <__aeabi_dcmpun>
 800deb2:	bb68      	cbnz	r0, 800df10 <_printf_float+0xb8>
 800deb4:	f04f 32ff 	mov.w	r2, #4294967295
 800deb8:	4ba2      	ldr	r3, [pc, #648]	; (800e144 <_printf_float+0x2ec>)
 800deba:	4638      	mov	r0, r7
 800debc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800debe:	f7f2 fdcd 	bl	8000a5c <__aeabi_dcmple>
 800dec2:	bb28      	cbnz	r0, 800df10 <_printf_float+0xb8>
 800dec4:	2200      	movs	r2, #0
 800dec6:	2300      	movs	r3, #0
 800dec8:	4638      	mov	r0, r7
 800deca:	4649      	mov	r1, r9
 800decc:	f7f2 fdbc 	bl	8000a48 <__aeabi_dcmplt>
 800ded0:	b110      	cbz	r0, 800ded8 <_printf_float+0x80>
 800ded2:	232d      	movs	r3, #45	; 0x2d
 800ded4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ded8:	4f9b      	ldr	r7, [pc, #620]	; (800e148 <_printf_float+0x2f0>)
 800deda:	4b9c      	ldr	r3, [pc, #624]	; (800e14c <_printf_float+0x2f4>)
 800dedc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800dee0:	bf98      	it	ls
 800dee2:	461f      	movls	r7, r3
 800dee4:	2303      	movs	r3, #3
 800dee6:	f04f 0900 	mov.w	r9, #0
 800deea:	6123      	str	r3, [r4, #16]
 800deec:	f02a 0304 	bic.w	r3, sl, #4
 800def0:	6023      	str	r3, [r4, #0]
 800def2:	9600      	str	r6, [sp, #0]
 800def4:	465b      	mov	r3, fp
 800def6:	aa0f      	add	r2, sp, #60	; 0x3c
 800def8:	4621      	mov	r1, r4
 800defa:	4628      	mov	r0, r5
 800defc:	f000 f9e2 	bl	800e2c4 <_printf_common>
 800df00:	3001      	adds	r0, #1
 800df02:	f040 8090 	bne.w	800e026 <_printf_float+0x1ce>
 800df06:	f04f 30ff 	mov.w	r0, #4294967295
 800df0a:	b011      	add	sp, #68	; 0x44
 800df0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df10:	463a      	mov	r2, r7
 800df12:	464b      	mov	r3, r9
 800df14:	4638      	mov	r0, r7
 800df16:	4649      	mov	r1, r9
 800df18:	f7f2 fdbe 	bl	8000a98 <__aeabi_dcmpun>
 800df1c:	b110      	cbz	r0, 800df24 <_printf_float+0xcc>
 800df1e:	4f8c      	ldr	r7, [pc, #560]	; (800e150 <_printf_float+0x2f8>)
 800df20:	4b8c      	ldr	r3, [pc, #560]	; (800e154 <_printf_float+0x2fc>)
 800df22:	e7db      	b.n	800dedc <_printf_float+0x84>
 800df24:	6863      	ldr	r3, [r4, #4]
 800df26:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 800df2a:	1c59      	adds	r1, r3, #1
 800df2c:	a80d      	add	r0, sp, #52	; 0x34
 800df2e:	a90e      	add	r1, sp, #56	; 0x38
 800df30:	d140      	bne.n	800dfb4 <_printf_float+0x15c>
 800df32:	2306      	movs	r3, #6
 800df34:	6063      	str	r3, [r4, #4]
 800df36:	f04f 0c00 	mov.w	ip, #0
 800df3a:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 800df3e:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800df42:	6863      	ldr	r3, [r4, #4]
 800df44:	6022      	str	r2, [r4, #0]
 800df46:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800df4a:	9300      	str	r3, [sp, #0]
 800df4c:	463a      	mov	r2, r7
 800df4e:	464b      	mov	r3, r9
 800df50:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800df54:	4628      	mov	r0, r5
 800df56:	f7ff feed 	bl	800dd34 <__cvt>
 800df5a:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 800df5e:	2b47      	cmp	r3, #71	; 0x47
 800df60:	4607      	mov	r7, r0
 800df62:	d109      	bne.n	800df78 <_printf_float+0x120>
 800df64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800df66:	1cd8      	adds	r0, r3, #3
 800df68:	db02      	blt.n	800df70 <_printf_float+0x118>
 800df6a:	6862      	ldr	r2, [r4, #4]
 800df6c:	4293      	cmp	r3, r2
 800df6e:	dd47      	ble.n	800e000 <_printf_float+0x1a8>
 800df70:	f1a8 0802 	sub.w	r8, r8, #2
 800df74:	fa5f f888 	uxtb.w	r8, r8
 800df78:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800df7c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800df7e:	d824      	bhi.n	800dfca <_printf_float+0x172>
 800df80:	3901      	subs	r1, #1
 800df82:	4642      	mov	r2, r8
 800df84:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800df88:	910d      	str	r1, [sp, #52]	; 0x34
 800df8a:	f7ff ff2f 	bl	800ddec <__exponent>
 800df8e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800df90:	4681      	mov	r9, r0
 800df92:	1813      	adds	r3, r2, r0
 800df94:	2a01      	cmp	r2, #1
 800df96:	6123      	str	r3, [r4, #16]
 800df98:	dc02      	bgt.n	800dfa0 <_printf_float+0x148>
 800df9a:	6822      	ldr	r2, [r4, #0]
 800df9c:	07d1      	lsls	r1, r2, #31
 800df9e:	d501      	bpl.n	800dfa4 <_printf_float+0x14c>
 800dfa0:	3301      	adds	r3, #1
 800dfa2:	6123      	str	r3, [r4, #16]
 800dfa4:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d0a2      	beq.n	800def2 <_printf_float+0x9a>
 800dfac:	232d      	movs	r3, #45	; 0x2d
 800dfae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dfb2:	e79e      	b.n	800def2 <_printf_float+0x9a>
 800dfb4:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800dfb8:	f000 816e 	beq.w	800e298 <_printf_float+0x440>
 800dfbc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800dfc0:	d1b9      	bne.n	800df36 <_printf_float+0xde>
 800dfc2:	2b00      	cmp	r3, #0
 800dfc4:	d1b7      	bne.n	800df36 <_printf_float+0xde>
 800dfc6:	2301      	movs	r3, #1
 800dfc8:	e7b4      	b.n	800df34 <_printf_float+0xdc>
 800dfca:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800dfce:	d119      	bne.n	800e004 <_printf_float+0x1ac>
 800dfd0:	2900      	cmp	r1, #0
 800dfd2:	6863      	ldr	r3, [r4, #4]
 800dfd4:	dd0c      	ble.n	800dff0 <_printf_float+0x198>
 800dfd6:	6121      	str	r1, [r4, #16]
 800dfd8:	b913      	cbnz	r3, 800dfe0 <_printf_float+0x188>
 800dfda:	6822      	ldr	r2, [r4, #0]
 800dfdc:	07d2      	lsls	r2, r2, #31
 800dfde:	d502      	bpl.n	800dfe6 <_printf_float+0x18e>
 800dfe0:	3301      	adds	r3, #1
 800dfe2:	440b      	add	r3, r1
 800dfe4:	6123      	str	r3, [r4, #16]
 800dfe6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dfe8:	f04f 0900 	mov.w	r9, #0
 800dfec:	65a3      	str	r3, [r4, #88]	; 0x58
 800dfee:	e7d9      	b.n	800dfa4 <_printf_float+0x14c>
 800dff0:	b913      	cbnz	r3, 800dff8 <_printf_float+0x1a0>
 800dff2:	6822      	ldr	r2, [r4, #0]
 800dff4:	07d0      	lsls	r0, r2, #31
 800dff6:	d501      	bpl.n	800dffc <_printf_float+0x1a4>
 800dff8:	3302      	adds	r3, #2
 800dffa:	e7f3      	b.n	800dfe4 <_printf_float+0x18c>
 800dffc:	2301      	movs	r3, #1
 800dffe:	e7f1      	b.n	800dfe4 <_printf_float+0x18c>
 800e000:	f04f 0867 	mov.w	r8, #103	; 0x67
 800e004:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800e008:	4293      	cmp	r3, r2
 800e00a:	db05      	blt.n	800e018 <_printf_float+0x1c0>
 800e00c:	6822      	ldr	r2, [r4, #0]
 800e00e:	6123      	str	r3, [r4, #16]
 800e010:	07d1      	lsls	r1, r2, #31
 800e012:	d5e8      	bpl.n	800dfe6 <_printf_float+0x18e>
 800e014:	3301      	adds	r3, #1
 800e016:	e7e5      	b.n	800dfe4 <_printf_float+0x18c>
 800e018:	2b00      	cmp	r3, #0
 800e01a:	bfcc      	ite	gt
 800e01c:	2301      	movgt	r3, #1
 800e01e:	f1c3 0302 	rsble	r3, r3, #2
 800e022:	4413      	add	r3, r2
 800e024:	e7de      	b.n	800dfe4 <_printf_float+0x18c>
 800e026:	6823      	ldr	r3, [r4, #0]
 800e028:	055a      	lsls	r2, r3, #21
 800e02a:	d407      	bmi.n	800e03c <_printf_float+0x1e4>
 800e02c:	6923      	ldr	r3, [r4, #16]
 800e02e:	463a      	mov	r2, r7
 800e030:	4659      	mov	r1, fp
 800e032:	4628      	mov	r0, r5
 800e034:	47b0      	blx	r6
 800e036:	3001      	adds	r0, #1
 800e038:	d129      	bne.n	800e08e <_printf_float+0x236>
 800e03a:	e764      	b.n	800df06 <_printf_float+0xae>
 800e03c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800e040:	f240 80d7 	bls.w	800e1f2 <_printf_float+0x39a>
 800e044:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e048:	2200      	movs	r2, #0
 800e04a:	2300      	movs	r3, #0
 800e04c:	f7f2 fcf2 	bl	8000a34 <__aeabi_dcmpeq>
 800e050:	b388      	cbz	r0, 800e0b6 <_printf_float+0x25e>
 800e052:	2301      	movs	r3, #1
 800e054:	4a40      	ldr	r2, [pc, #256]	; (800e158 <_printf_float+0x300>)
 800e056:	4659      	mov	r1, fp
 800e058:	4628      	mov	r0, r5
 800e05a:	47b0      	blx	r6
 800e05c:	3001      	adds	r0, #1
 800e05e:	f43f af52 	beq.w	800df06 <_printf_float+0xae>
 800e062:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800e066:	429a      	cmp	r2, r3
 800e068:	db02      	blt.n	800e070 <_printf_float+0x218>
 800e06a:	6823      	ldr	r3, [r4, #0]
 800e06c:	07d8      	lsls	r0, r3, #31
 800e06e:	d50e      	bpl.n	800e08e <_printf_float+0x236>
 800e070:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e074:	4659      	mov	r1, fp
 800e076:	4628      	mov	r0, r5
 800e078:	47b0      	blx	r6
 800e07a:	3001      	adds	r0, #1
 800e07c:	f43f af43 	beq.w	800df06 <_printf_float+0xae>
 800e080:	2700      	movs	r7, #0
 800e082:	f104 081a 	add.w	r8, r4, #26
 800e086:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e088:	3b01      	subs	r3, #1
 800e08a:	42bb      	cmp	r3, r7
 800e08c:	dc09      	bgt.n	800e0a2 <_printf_float+0x24a>
 800e08e:	6823      	ldr	r3, [r4, #0]
 800e090:	079f      	lsls	r7, r3, #30
 800e092:	f100 80fd 	bmi.w	800e290 <_printf_float+0x438>
 800e096:	68e0      	ldr	r0, [r4, #12]
 800e098:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e09a:	4298      	cmp	r0, r3
 800e09c:	bfb8      	it	lt
 800e09e:	4618      	movlt	r0, r3
 800e0a0:	e733      	b.n	800df0a <_printf_float+0xb2>
 800e0a2:	2301      	movs	r3, #1
 800e0a4:	4642      	mov	r2, r8
 800e0a6:	4659      	mov	r1, fp
 800e0a8:	4628      	mov	r0, r5
 800e0aa:	47b0      	blx	r6
 800e0ac:	3001      	adds	r0, #1
 800e0ae:	f43f af2a 	beq.w	800df06 <_printf_float+0xae>
 800e0b2:	3701      	adds	r7, #1
 800e0b4:	e7e7      	b.n	800e086 <_printf_float+0x22e>
 800e0b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	dc2b      	bgt.n	800e114 <_printf_float+0x2bc>
 800e0bc:	2301      	movs	r3, #1
 800e0be:	4a26      	ldr	r2, [pc, #152]	; (800e158 <_printf_float+0x300>)
 800e0c0:	4659      	mov	r1, fp
 800e0c2:	4628      	mov	r0, r5
 800e0c4:	47b0      	blx	r6
 800e0c6:	3001      	adds	r0, #1
 800e0c8:	f43f af1d 	beq.w	800df06 <_printf_float+0xae>
 800e0cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e0ce:	b923      	cbnz	r3, 800e0da <_printf_float+0x282>
 800e0d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e0d2:	b913      	cbnz	r3, 800e0da <_printf_float+0x282>
 800e0d4:	6823      	ldr	r3, [r4, #0]
 800e0d6:	07d9      	lsls	r1, r3, #31
 800e0d8:	d5d9      	bpl.n	800e08e <_printf_float+0x236>
 800e0da:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e0de:	4659      	mov	r1, fp
 800e0e0:	4628      	mov	r0, r5
 800e0e2:	47b0      	blx	r6
 800e0e4:	3001      	adds	r0, #1
 800e0e6:	f43f af0e 	beq.w	800df06 <_printf_float+0xae>
 800e0ea:	f04f 0800 	mov.w	r8, #0
 800e0ee:	f104 091a 	add.w	r9, r4, #26
 800e0f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e0f4:	425b      	negs	r3, r3
 800e0f6:	4543      	cmp	r3, r8
 800e0f8:	dc01      	bgt.n	800e0fe <_printf_float+0x2a6>
 800e0fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e0fc:	e797      	b.n	800e02e <_printf_float+0x1d6>
 800e0fe:	2301      	movs	r3, #1
 800e100:	464a      	mov	r2, r9
 800e102:	4659      	mov	r1, fp
 800e104:	4628      	mov	r0, r5
 800e106:	47b0      	blx	r6
 800e108:	3001      	adds	r0, #1
 800e10a:	f43f aefc 	beq.w	800df06 <_printf_float+0xae>
 800e10e:	f108 0801 	add.w	r8, r8, #1
 800e112:	e7ee      	b.n	800e0f2 <_printf_float+0x29a>
 800e114:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e116:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e118:	429a      	cmp	r2, r3
 800e11a:	bfa8      	it	ge
 800e11c:	461a      	movge	r2, r3
 800e11e:	2a00      	cmp	r2, #0
 800e120:	4690      	mov	r8, r2
 800e122:	dd07      	ble.n	800e134 <_printf_float+0x2dc>
 800e124:	4613      	mov	r3, r2
 800e126:	4659      	mov	r1, fp
 800e128:	463a      	mov	r2, r7
 800e12a:	4628      	mov	r0, r5
 800e12c:	47b0      	blx	r6
 800e12e:	3001      	adds	r0, #1
 800e130:	f43f aee9 	beq.w	800df06 <_printf_float+0xae>
 800e134:	f104 031a 	add.w	r3, r4, #26
 800e138:	f04f 0a00 	mov.w	sl, #0
 800e13c:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 800e140:	930b      	str	r3, [sp, #44]	; 0x2c
 800e142:	e015      	b.n	800e170 <_printf_float+0x318>
 800e144:	7fefffff 	.word	0x7fefffff
 800e148:	08010c4a 	.word	0x08010c4a
 800e14c:	08010c46 	.word	0x08010c46
 800e150:	08010c52 	.word	0x08010c52
 800e154:	08010c4e 	.word	0x08010c4e
 800e158:	08010c56 	.word	0x08010c56
 800e15c:	2301      	movs	r3, #1
 800e15e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e160:	4659      	mov	r1, fp
 800e162:	4628      	mov	r0, r5
 800e164:	47b0      	blx	r6
 800e166:	3001      	adds	r0, #1
 800e168:	f43f aecd 	beq.w	800df06 <_printf_float+0xae>
 800e16c:	f10a 0a01 	add.w	sl, sl, #1
 800e170:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 800e174:	eba9 0308 	sub.w	r3, r9, r8
 800e178:	4553      	cmp	r3, sl
 800e17a:	dcef      	bgt.n	800e15c <_printf_float+0x304>
 800e17c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800e180:	429a      	cmp	r2, r3
 800e182:	444f      	add	r7, r9
 800e184:	db14      	blt.n	800e1b0 <_printf_float+0x358>
 800e186:	6823      	ldr	r3, [r4, #0]
 800e188:	07da      	lsls	r2, r3, #31
 800e18a:	d411      	bmi.n	800e1b0 <_printf_float+0x358>
 800e18c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e18e:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e190:	eba3 0209 	sub.w	r2, r3, r9
 800e194:	eba3 0901 	sub.w	r9, r3, r1
 800e198:	4591      	cmp	r9, r2
 800e19a:	bfa8      	it	ge
 800e19c:	4691      	movge	r9, r2
 800e19e:	f1b9 0f00 	cmp.w	r9, #0
 800e1a2:	dc0d      	bgt.n	800e1c0 <_printf_float+0x368>
 800e1a4:	2700      	movs	r7, #0
 800e1a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e1aa:	f104 081a 	add.w	r8, r4, #26
 800e1ae:	e018      	b.n	800e1e2 <_printf_float+0x38a>
 800e1b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e1b4:	4659      	mov	r1, fp
 800e1b6:	4628      	mov	r0, r5
 800e1b8:	47b0      	blx	r6
 800e1ba:	3001      	adds	r0, #1
 800e1bc:	d1e6      	bne.n	800e18c <_printf_float+0x334>
 800e1be:	e6a2      	b.n	800df06 <_printf_float+0xae>
 800e1c0:	464b      	mov	r3, r9
 800e1c2:	463a      	mov	r2, r7
 800e1c4:	4659      	mov	r1, fp
 800e1c6:	4628      	mov	r0, r5
 800e1c8:	47b0      	blx	r6
 800e1ca:	3001      	adds	r0, #1
 800e1cc:	d1ea      	bne.n	800e1a4 <_printf_float+0x34c>
 800e1ce:	e69a      	b.n	800df06 <_printf_float+0xae>
 800e1d0:	2301      	movs	r3, #1
 800e1d2:	4642      	mov	r2, r8
 800e1d4:	4659      	mov	r1, fp
 800e1d6:	4628      	mov	r0, r5
 800e1d8:	47b0      	blx	r6
 800e1da:	3001      	adds	r0, #1
 800e1dc:	f43f ae93 	beq.w	800df06 <_printf_float+0xae>
 800e1e0:	3701      	adds	r7, #1
 800e1e2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800e1e6:	1a9b      	subs	r3, r3, r2
 800e1e8:	eba3 0309 	sub.w	r3, r3, r9
 800e1ec:	42bb      	cmp	r3, r7
 800e1ee:	dcef      	bgt.n	800e1d0 <_printf_float+0x378>
 800e1f0:	e74d      	b.n	800e08e <_printf_float+0x236>
 800e1f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e1f4:	2a01      	cmp	r2, #1
 800e1f6:	dc01      	bgt.n	800e1fc <_printf_float+0x3a4>
 800e1f8:	07db      	lsls	r3, r3, #31
 800e1fa:	d538      	bpl.n	800e26e <_printf_float+0x416>
 800e1fc:	2301      	movs	r3, #1
 800e1fe:	463a      	mov	r2, r7
 800e200:	4659      	mov	r1, fp
 800e202:	4628      	mov	r0, r5
 800e204:	47b0      	blx	r6
 800e206:	3001      	adds	r0, #1
 800e208:	f43f ae7d 	beq.w	800df06 <_printf_float+0xae>
 800e20c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e210:	4659      	mov	r1, fp
 800e212:	4628      	mov	r0, r5
 800e214:	47b0      	blx	r6
 800e216:	3001      	adds	r0, #1
 800e218:	f107 0701 	add.w	r7, r7, #1
 800e21c:	f43f ae73 	beq.w	800df06 <_printf_float+0xae>
 800e220:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e224:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e226:	2200      	movs	r2, #0
 800e228:	f103 38ff 	add.w	r8, r3, #4294967295
 800e22c:	2300      	movs	r3, #0
 800e22e:	f7f2 fc01 	bl	8000a34 <__aeabi_dcmpeq>
 800e232:	b9c0      	cbnz	r0, 800e266 <_printf_float+0x40e>
 800e234:	4643      	mov	r3, r8
 800e236:	463a      	mov	r2, r7
 800e238:	4659      	mov	r1, fp
 800e23a:	4628      	mov	r0, r5
 800e23c:	47b0      	blx	r6
 800e23e:	3001      	adds	r0, #1
 800e240:	d10d      	bne.n	800e25e <_printf_float+0x406>
 800e242:	e660      	b.n	800df06 <_printf_float+0xae>
 800e244:	2301      	movs	r3, #1
 800e246:	4642      	mov	r2, r8
 800e248:	4659      	mov	r1, fp
 800e24a:	4628      	mov	r0, r5
 800e24c:	47b0      	blx	r6
 800e24e:	3001      	adds	r0, #1
 800e250:	f43f ae59 	beq.w	800df06 <_printf_float+0xae>
 800e254:	3701      	adds	r7, #1
 800e256:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e258:	3b01      	subs	r3, #1
 800e25a:	42bb      	cmp	r3, r7
 800e25c:	dcf2      	bgt.n	800e244 <_printf_float+0x3ec>
 800e25e:	464b      	mov	r3, r9
 800e260:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e264:	e6e4      	b.n	800e030 <_printf_float+0x1d8>
 800e266:	2700      	movs	r7, #0
 800e268:	f104 081a 	add.w	r8, r4, #26
 800e26c:	e7f3      	b.n	800e256 <_printf_float+0x3fe>
 800e26e:	2301      	movs	r3, #1
 800e270:	e7e1      	b.n	800e236 <_printf_float+0x3de>
 800e272:	2301      	movs	r3, #1
 800e274:	4642      	mov	r2, r8
 800e276:	4659      	mov	r1, fp
 800e278:	4628      	mov	r0, r5
 800e27a:	47b0      	blx	r6
 800e27c:	3001      	adds	r0, #1
 800e27e:	f43f ae42 	beq.w	800df06 <_printf_float+0xae>
 800e282:	3701      	adds	r7, #1
 800e284:	68e3      	ldr	r3, [r4, #12]
 800e286:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e288:	1a9b      	subs	r3, r3, r2
 800e28a:	42bb      	cmp	r3, r7
 800e28c:	dcf1      	bgt.n	800e272 <_printf_float+0x41a>
 800e28e:	e702      	b.n	800e096 <_printf_float+0x23e>
 800e290:	2700      	movs	r7, #0
 800e292:	f104 0819 	add.w	r8, r4, #25
 800e296:	e7f5      	b.n	800e284 <_printf_float+0x42c>
 800e298:	2b00      	cmp	r3, #0
 800e29a:	f43f ae94 	beq.w	800dfc6 <_printf_float+0x16e>
 800e29e:	f04f 0c00 	mov.w	ip, #0
 800e2a2:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800e2a6:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 800e2aa:	6022      	str	r2, [r4, #0]
 800e2ac:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800e2b0:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800e2b4:	9300      	str	r3, [sp, #0]
 800e2b6:	463a      	mov	r2, r7
 800e2b8:	464b      	mov	r3, r9
 800e2ba:	4628      	mov	r0, r5
 800e2bc:	f7ff fd3a 	bl	800dd34 <__cvt>
 800e2c0:	4607      	mov	r7, r0
 800e2c2:	e64f      	b.n	800df64 <_printf_float+0x10c>

0800e2c4 <_printf_common>:
 800e2c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e2c8:	4691      	mov	r9, r2
 800e2ca:	461f      	mov	r7, r3
 800e2cc:	688a      	ldr	r2, [r1, #8]
 800e2ce:	690b      	ldr	r3, [r1, #16]
 800e2d0:	4606      	mov	r6, r0
 800e2d2:	4293      	cmp	r3, r2
 800e2d4:	bfb8      	it	lt
 800e2d6:	4613      	movlt	r3, r2
 800e2d8:	f8c9 3000 	str.w	r3, [r9]
 800e2dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e2e0:	460c      	mov	r4, r1
 800e2e2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e2e6:	b112      	cbz	r2, 800e2ee <_printf_common+0x2a>
 800e2e8:	3301      	adds	r3, #1
 800e2ea:	f8c9 3000 	str.w	r3, [r9]
 800e2ee:	6823      	ldr	r3, [r4, #0]
 800e2f0:	0699      	lsls	r1, r3, #26
 800e2f2:	bf42      	ittt	mi
 800e2f4:	f8d9 3000 	ldrmi.w	r3, [r9]
 800e2f8:	3302      	addmi	r3, #2
 800e2fa:	f8c9 3000 	strmi.w	r3, [r9]
 800e2fe:	6825      	ldr	r5, [r4, #0]
 800e300:	f015 0506 	ands.w	r5, r5, #6
 800e304:	d107      	bne.n	800e316 <_printf_common+0x52>
 800e306:	f104 0a19 	add.w	sl, r4, #25
 800e30a:	68e3      	ldr	r3, [r4, #12]
 800e30c:	f8d9 2000 	ldr.w	r2, [r9]
 800e310:	1a9b      	subs	r3, r3, r2
 800e312:	42ab      	cmp	r3, r5
 800e314:	dc29      	bgt.n	800e36a <_printf_common+0xa6>
 800e316:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800e31a:	6822      	ldr	r2, [r4, #0]
 800e31c:	3300      	adds	r3, #0
 800e31e:	bf18      	it	ne
 800e320:	2301      	movne	r3, #1
 800e322:	0692      	lsls	r2, r2, #26
 800e324:	d42e      	bmi.n	800e384 <_printf_common+0xc0>
 800e326:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e32a:	4639      	mov	r1, r7
 800e32c:	4630      	mov	r0, r6
 800e32e:	47c0      	blx	r8
 800e330:	3001      	adds	r0, #1
 800e332:	d021      	beq.n	800e378 <_printf_common+0xb4>
 800e334:	6823      	ldr	r3, [r4, #0]
 800e336:	68e5      	ldr	r5, [r4, #12]
 800e338:	f003 0306 	and.w	r3, r3, #6
 800e33c:	2b04      	cmp	r3, #4
 800e33e:	bf18      	it	ne
 800e340:	2500      	movne	r5, #0
 800e342:	f8d9 2000 	ldr.w	r2, [r9]
 800e346:	f04f 0900 	mov.w	r9, #0
 800e34a:	bf08      	it	eq
 800e34c:	1aad      	subeq	r5, r5, r2
 800e34e:	68a3      	ldr	r3, [r4, #8]
 800e350:	6922      	ldr	r2, [r4, #16]
 800e352:	bf08      	it	eq
 800e354:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e358:	4293      	cmp	r3, r2
 800e35a:	bfc4      	itt	gt
 800e35c:	1a9b      	subgt	r3, r3, r2
 800e35e:	18ed      	addgt	r5, r5, r3
 800e360:	341a      	adds	r4, #26
 800e362:	454d      	cmp	r5, r9
 800e364:	d11a      	bne.n	800e39c <_printf_common+0xd8>
 800e366:	2000      	movs	r0, #0
 800e368:	e008      	b.n	800e37c <_printf_common+0xb8>
 800e36a:	2301      	movs	r3, #1
 800e36c:	4652      	mov	r2, sl
 800e36e:	4639      	mov	r1, r7
 800e370:	4630      	mov	r0, r6
 800e372:	47c0      	blx	r8
 800e374:	3001      	adds	r0, #1
 800e376:	d103      	bne.n	800e380 <_printf_common+0xbc>
 800e378:	f04f 30ff 	mov.w	r0, #4294967295
 800e37c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e380:	3501      	adds	r5, #1
 800e382:	e7c2      	b.n	800e30a <_printf_common+0x46>
 800e384:	2030      	movs	r0, #48	; 0x30
 800e386:	18e1      	adds	r1, r4, r3
 800e388:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e38c:	1c5a      	adds	r2, r3, #1
 800e38e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e392:	4422      	add	r2, r4
 800e394:	3302      	adds	r3, #2
 800e396:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e39a:	e7c4      	b.n	800e326 <_printf_common+0x62>
 800e39c:	2301      	movs	r3, #1
 800e39e:	4622      	mov	r2, r4
 800e3a0:	4639      	mov	r1, r7
 800e3a2:	4630      	mov	r0, r6
 800e3a4:	47c0      	blx	r8
 800e3a6:	3001      	adds	r0, #1
 800e3a8:	d0e6      	beq.n	800e378 <_printf_common+0xb4>
 800e3aa:	f109 0901 	add.w	r9, r9, #1
 800e3ae:	e7d8      	b.n	800e362 <_printf_common+0x9e>

0800e3b0 <_printf_i>:
 800e3b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e3b4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800e3b8:	460c      	mov	r4, r1
 800e3ba:	7e09      	ldrb	r1, [r1, #24]
 800e3bc:	b085      	sub	sp, #20
 800e3be:	296e      	cmp	r1, #110	; 0x6e
 800e3c0:	4617      	mov	r7, r2
 800e3c2:	4606      	mov	r6, r0
 800e3c4:	4698      	mov	r8, r3
 800e3c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e3c8:	f000 80b3 	beq.w	800e532 <_printf_i+0x182>
 800e3cc:	d822      	bhi.n	800e414 <_printf_i+0x64>
 800e3ce:	2963      	cmp	r1, #99	; 0x63
 800e3d0:	d036      	beq.n	800e440 <_printf_i+0x90>
 800e3d2:	d80a      	bhi.n	800e3ea <_printf_i+0x3a>
 800e3d4:	2900      	cmp	r1, #0
 800e3d6:	f000 80b9 	beq.w	800e54c <_printf_i+0x19c>
 800e3da:	2958      	cmp	r1, #88	; 0x58
 800e3dc:	f000 8083 	beq.w	800e4e6 <_printf_i+0x136>
 800e3e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e3e4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800e3e8:	e032      	b.n	800e450 <_printf_i+0xa0>
 800e3ea:	2964      	cmp	r1, #100	; 0x64
 800e3ec:	d001      	beq.n	800e3f2 <_printf_i+0x42>
 800e3ee:	2969      	cmp	r1, #105	; 0x69
 800e3f0:	d1f6      	bne.n	800e3e0 <_printf_i+0x30>
 800e3f2:	6820      	ldr	r0, [r4, #0]
 800e3f4:	6813      	ldr	r3, [r2, #0]
 800e3f6:	0605      	lsls	r5, r0, #24
 800e3f8:	f103 0104 	add.w	r1, r3, #4
 800e3fc:	d52a      	bpl.n	800e454 <_printf_i+0xa4>
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	6011      	str	r1, [r2, #0]
 800e402:	2b00      	cmp	r3, #0
 800e404:	da03      	bge.n	800e40e <_printf_i+0x5e>
 800e406:	222d      	movs	r2, #45	; 0x2d
 800e408:	425b      	negs	r3, r3
 800e40a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800e40e:	486f      	ldr	r0, [pc, #444]	; (800e5cc <_printf_i+0x21c>)
 800e410:	220a      	movs	r2, #10
 800e412:	e039      	b.n	800e488 <_printf_i+0xd8>
 800e414:	2973      	cmp	r1, #115	; 0x73
 800e416:	f000 809d 	beq.w	800e554 <_printf_i+0x1a4>
 800e41a:	d808      	bhi.n	800e42e <_printf_i+0x7e>
 800e41c:	296f      	cmp	r1, #111	; 0x6f
 800e41e:	d020      	beq.n	800e462 <_printf_i+0xb2>
 800e420:	2970      	cmp	r1, #112	; 0x70
 800e422:	d1dd      	bne.n	800e3e0 <_printf_i+0x30>
 800e424:	6823      	ldr	r3, [r4, #0]
 800e426:	f043 0320 	orr.w	r3, r3, #32
 800e42a:	6023      	str	r3, [r4, #0]
 800e42c:	e003      	b.n	800e436 <_printf_i+0x86>
 800e42e:	2975      	cmp	r1, #117	; 0x75
 800e430:	d017      	beq.n	800e462 <_printf_i+0xb2>
 800e432:	2978      	cmp	r1, #120	; 0x78
 800e434:	d1d4      	bne.n	800e3e0 <_printf_i+0x30>
 800e436:	2378      	movs	r3, #120	; 0x78
 800e438:	4865      	ldr	r0, [pc, #404]	; (800e5d0 <_printf_i+0x220>)
 800e43a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e43e:	e055      	b.n	800e4ec <_printf_i+0x13c>
 800e440:	6813      	ldr	r3, [r2, #0]
 800e442:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e446:	1d19      	adds	r1, r3, #4
 800e448:	681b      	ldr	r3, [r3, #0]
 800e44a:	6011      	str	r1, [r2, #0]
 800e44c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e450:	2301      	movs	r3, #1
 800e452:	e08c      	b.n	800e56e <_printf_i+0x1be>
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e45a:	6011      	str	r1, [r2, #0]
 800e45c:	bf18      	it	ne
 800e45e:	b21b      	sxthne	r3, r3
 800e460:	e7cf      	b.n	800e402 <_printf_i+0x52>
 800e462:	6813      	ldr	r3, [r2, #0]
 800e464:	6825      	ldr	r5, [r4, #0]
 800e466:	1d18      	adds	r0, r3, #4
 800e468:	6010      	str	r0, [r2, #0]
 800e46a:	0628      	lsls	r0, r5, #24
 800e46c:	d501      	bpl.n	800e472 <_printf_i+0xc2>
 800e46e:	681b      	ldr	r3, [r3, #0]
 800e470:	e002      	b.n	800e478 <_printf_i+0xc8>
 800e472:	0668      	lsls	r0, r5, #25
 800e474:	d5fb      	bpl.n	800e46e <_printf_i+0xbe>
 800e476:	881b      	ldrh	r3, [r3, #0]
 800e478:	296f      	cmp	r1, #111	; 0x6f
 800e47a:	bf14      	ite	ne
 800e47c:	220a      	movne	r2, #10
 800e47e:	2208      	moveq	r2, #8
 800e480:	4852      	ldr	r0, [pc, #328]	; (800e5cc <_printf_i+0x21c>)
 800e482:	2100      	movs	r1, #0
 800e484:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e488:	6865      	ldr	r5, [r4, #4]
 800e48a:	2d00      	cmp	r5, #0
 800e48c:	60a5      	str	r5, [r4, #8]
 800e48e:	f2c0 8095 	blt.w	800e5bc <_printf_i+0x20c>
 800e492:	6821      	ldr	r1, [r4, #0]
 800e494:	f021 0104 	bic.w	r1, r1, #4
 800e498:	6021      	str	r1, [r4, #0]
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d13d      	bne.n	800e51a <_printf_i+0x16a>
 800e49e:	2d00      	cmp	r5, #0
 800e4a0:	f040 808e 	bne.w	800e5c0 <_printf_i+0x210>
 800e4a4:	4665      	mov	r5, ip
 800e4a6:	2a08      	cmp	r2, #8
 800e4a8:	d10b      	bne.n	800e4c2 <_printf_i+0x112>
 800e4aa:	6823      	ldr	r3, [r4, #0]
 800e4ac:	07db      	lsls	r3, r3, #31
 800e4ae:	d508      	bpl.n	800e4c2 <_printf_i+0x112>
 800e4b0:	6923      	ldr	r3, [r4, #16]
 800e4b2:	6862      	ldr	r2, [r4, #4]
 800e4b4:	429a      	cmp	r2, r3
 800e4b6:	bfde      	ittt	le
 800e4b8:	2330      	movle	r3, #48	; 0x30
 800e4ba:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e4be:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e4c2:	ebac 0305 	sub.w	r3, ip, r5
 800e4c6:	6123      	str	r3, [r4, #16]
 800e4c8:	f8cd 8000 	str.w	r8, [sp]
 800e4cc:	463b      	mov	r3, r7
 800e4ce:	aa03      	add	r2, sp, #12
 800e4d0:	4621      	mov	r1, r4
 800e4d2:	4630      	mov	r0, r6
 800e4d4:	f7ff fef6 	bl	800e2c4 <_printf_common>
 800e4d8:	3001      	adds	r0, #1
 800e4da:	d14d      	bne.n	800e578 <_printf_i+0x1c8>
 800e4dc:	f04f 30ff 	mov.w	r0, #4294967295
 800e4e0:	b005      	add	sp, #20
 800e4e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e4e6:	4839      	ldr	r0, [pc, #228]	; (800e5cc <_printf_i+0x21c>)
 800e4e8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800e4ec:	6813      	ldr	r3, [r2, #0]
 800e4ee:	6821      	ldr	r1, [r4, #0]
 800e4f0:	1d1d      	adds	r5, r3, #4
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	6015      	str	r5, [r2, #0]
 800e4f6:	060a      	lsls	r2, r1, #24
 800e4f8:	d50b      	bpl.n	800e512 <_printf_i+0x162>
 800e4fa:	07ca      	lsls	r2, r1, #31
 800e4fc:	bf44      	itt	mi
 800e4fe:	f041 0120 	orrmi.w	r1, r1, #32
 800e502:	6021      	strmi	r1, [r4, #0]
 800e504:	b91b      	cbnz	r3, 800e50e <_printf_i+0x15e>
 800e506:	6822      	ldr	r2, [r4, #0]
 800e508:	f022 0220 	bic.w	r2, r2, #32
 800e50c:	6022      	str	r2, [r4, #0]
 800e50e:	2210      	movs	r2, #16
 800e510:	e7b7      	b.n	800e482 <_printf_i+0xd2>
 800e512:	064d      	lsls	r5, r1, #25
 800e514:	bf48      	it	mi
 800e516:	b29b      	uxthmi	r3, r3
 800e518:	e7ef      	b.n	800e4fa <_printf_i+0x14a>
 800e51a:	4665      	mov	r5, ip
 800e51c:	fbb3 f1f2 	udiv	r1, r3, r2
 800e520:	fb02 3311 	mls	r3, r2, r1, r3
 800e524:	5cc3      	ldrb	r3, [r0, r3]
 800e526:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800e52a:	460b      	mov	r3, r1
 800e52c:	2900      	cmp	r1, #0
 800e52e:	d1f5      	bne.n	800e51c <_printf_i+0x16c>
 800e530:	e7b9      	b.n	800e4a6 <_printf_i+0xf6>
 800e532:	6813      	ldr	r3, [r2, #0]
 800e534:	6825      	ldr	r5, [r4, #0]
 800e536:	1d18      	adds	r0, r3, #4
 800e538:	6961      	ldr	r1, [r4, #20]
 800e53a:	6010      	str	r0, [r2, #0]
 800e53c:	0628      	lsls	r0, r5, #24
 800e53e:	681b      	ldr	r3, [r3, #0]
 800e540:	d501      	bpl.n	800e546 <_printf_i+0x196>
 800e542:	6019      	str	r1, [r3, #0]
 800e544:	e002      	b.n	800e54c <_printf_i+0x19c>
 800e546:	066a      	lsls	r2, r5, #25
 800e548:	d5fb      	bpl.n	800e542 <_printf_i+0x192>
 800e54a:	8019      	strh	r1, [r3, #0]
 800e54c:	2300      	movs	r3, #0
 800e54e:	4665      	mov	r5, ip
 800e550:	6123      	str	r3, [r4, #16]
 800e552:	e7b9      	b.n	800e4c8 <_printf_i+0x118>
 800e554:	6813      	ldr	r3, [r2, #0]
 800e556:	1d19      	adds	r1, r3, #4
 800e558:	6011      	str	r1, [r2, #0]
 800e55a:	681d      	ldr	r5, [r3, #0]
 800e55c:	6862      	ldr	r2, [r4, #4]
 800e55e:	2100      	movs	r1, #0
 800e560:	4628      	mov	r0, r5
 800e562:	f000 ff57 	bl	800f414 <memchr>
 800e566:	b108      	cbz	r0, 800e56c <_printf_i+0x1bc>
 800e568:	1b40      	subs	r0, r0, r5
 800e56a:	6060      	str	r0, [r4, #4]
 800e56c:	6863      	ldr	r3, [r4, #4]
 800e56e:	6123      	str	r3, [r4, #16]
 800e570:	2300      	movs	r3, #0
 800e572:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e576:	e7a7      	b.n	800e4c8 <_printf_i+0x118>
 800e578:	6923      	ldr	r3, [r4, #16]
 800e57a:	462a      	mov	r2, r5
 800e57c:	4639      	mov	r1, r7
 800e57e:	4630      	mov	r0, r6
 800e580:	47c0      	blx	r8
 800e582:	3001      	adds	r0, #1
 800e584:	d0aa      	beq.n	800e4dc <_printf_i+0x12c>
 800e586:	6823      	ldr	r3, [r4, #0]
 800e588:	079b      	lsls	r3, r3, #30
 800e58a:	d413      	bmi.n	800e5b4 <_printf_i+0x204>
 800e58c:	68e0      	ldr	r0, [r4, #12]
 800e58e:	9b03      	ldr	r3, [sp, #12]
 800e590:	4298      	cmp	r0, r3
 800e592:	bfb8      	it	lt
 800e594:	4618      	movlt	r0, r3
 800e596:	e7a3      	b.n	800e4e0 <_printf_i+0x130>
 800e598:	2301      	movs	r3, #1
 800e59a:	464a      	mov	r2, r9
 800e59c:	4639      	mov	r1, r7
 800e59e:	4630      	mov	r0, r6
 800e5a0:	47c0      	blx	r8
 800e5a2:	3001      	adds	r0, #1
 800e5a4:	d09a      	beq.n	800e4dc <_printf_i+0x12c>
 800e5a6:	3501      	adds	r5, #1
 800e5a8:	68e3      	ldr	r3, [r4, #12]
 800e5aa:	9a03      	ldr	r2, [sp, #12]
 800e5ac:	1a9b      	subs	r3, r3, r2
 800e5ae:	42ab      	cmp	r3, r5
 800e5b0:	dcf2      	bgt.n	800e598 <_printf_i+0x1e8>
 800e5b2:	e7eb      	b.n	800e58c <_printf_i+0x1dc>
 800e5b4:	2500      	movs	r5, #0
 800e5b6:	f104 0919 	add.w	r9, r4, #25
 800e5ba:	e7f5      	b.n	800e5a8 <_printf_i+0x1f8>
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	d1ac      	bne.n	800e51a <_printf_i+0x16a>
 800e5c0:	7803      	ldrb	r3, [r0, #0]
 800e5c2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e5c6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e5ca:	e76c      	b.n	800e4a6 <_printf_i+0xf6>
 800e5cc:	08010c58 	.word	0x08010c58
 800e5d0:	08010c69 	.word	0x08010c69

0800e5d4 <siprintf>:
 800e5d4:	b40e      	push	{r1, r2, r3}
 800e5d6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e5da:	b500      	push	{lr}
 800e5dc:	b09c      	sub	sp, #112	; 0x70
 800e5de:	ab1d      	add	r3, sp, #116	; 0x74
 800e5e0:	9002      	str	r0, [sp, #8]
 800e5e2:	9006      	str	r0, [sp, #24]
 800e5e4:	9107      	str	r1, [sp, #28]
 800e5e6:	9104      	str	r1, [sp, #16]
 800e5e8:	4808      	ldr	r0, [pc, #32]	; (800e60c <siprintf+0x38>)
 800e5ea:	4909      	ldr	r1, [pc, #36]	; (800e610 <siprintf+0x3c>)
 800e5ec:	f853 2b04 	ldr.w	r2, [r3], #4
 800e5f0:	9105      	str	r1, [sp, #20]
 800e5f2:	6800      	ldr	r0, [r0, #0]
 800e5f4:	a902      	add	r1, sp, #8
 800e5f6:	9301      	str	r3, [sp, #4]
 800e5f8:	f001 fb10 	bl	800fc1c <_svfiprintf_r>
 800e5fc:	2200      	movs	r2, #0
 800e5fe:	9b02      	ldr	r3, [sp, #8]
 800e600:	701a      	strb	r2, [r3, #0]
 800e602:	b01c      	add	sp, #112	; 0x70
 800e604:	f85d eb04 	ldr.w	lr, [sp], #4
 800e608:	b003      	add	sp, #12
 800e60a:	4770      	bx	lr
 800e60c:	20000060 	.word	0x20000060
 800e610:	ffff0208 	.word	0xffff0208

0800e614 <strcpy>:
 800e614:	4603      	mov	r3, r0
 800e616:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e61a:	f803 2b01 	strb.w	r2, [r3], #1
 800e61e:	2a00      	cmp	r2, #0
 800e620:	d1f9      	bne.n	800e616 <strcpy+0x2>
 800e622:	4770      	bx	lr

0800e624 <strtok>:
 800e624:	4b13      	ldr	r3, [pc, #76]	; (800e674 <strtok+0x50>)
 800e626:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e62a:	681d      	ldr	r5, [r3, #0]
 800e62c:	4606      	mov	r6, r0
 800e62e:	6dac      	ldr	r4, [r5, #88]	; 0x58
 800e630:	460f      	mov	r7, r1
 800e632:	b9b4      	cbnz	r4, 800e662 <strtok+0x3e>
 800e634:	2050      	movs	r0, #80	; 0x50
 800e636:	f000 fee5 	bl	800f404 <malloc>
 800e63a:	65a8      	str	r0, [r5, #88]	; 0x58
 800e63c:	e9c0 4400 	strd	r4, r4, [r0]
 800e640:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800e644:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800e648:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800e64c:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800e650:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800e654:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800e658:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800e65c:	6184      	str	r4, [r0, #24]
 800e65e:	7704      	strb	r4, [r0, #28]
 800e660:	6244      	str	r4, [r0, #36]	; 0x24
 800e662:	6daa      	ldr	r2, [r5, #88]	; 0x58
 800e664:	4639      	mov	r1, r7
 800e666:	4630      	mov	r0, r6
 800e668:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e66c:	2301      	movs	r3, #1
 800e66e:	f000 b803 	b.w	800e678 <__strtok_r>
 800e672:	bf00      	nop
 800e674:	20000060 	.word	0x20000060

0800e678 <__strtok_r>:
 800e678:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e67a:	b918      	cbnz	r0, 800e684 <__strtok_r+0xc>
 800e67c:	6810      	ldr	r0, [r2, #0]
 800e67e:	b908      	cbnz	r0, 800e684 <__strtok_r+0xc>
 800e680:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e682:	4620      	mov	r0, r4
 800e684:	4604      	mov	r4, r0
 800e686:	460f      	mov	r7, r1
 800e688:	f814 5b01 	ldrb.w	r5, [r4], #1
 800e68c:	f817 6b01 	ldrb.w	r6, [r7], #1
 800e690:	b91e      	cbnz	r6, 800e69a <__strtok_r+0x22>
 800e692:	b96d      	cbnz	r5, 800e6b0 <__strtok_r+0x38>
 800e694:	6015      	str	r5, [r2, #0]
 800e696:	4628      	mov	r0, r5
 800e698:	e7f2      	b.n	800e680 <__strtok_r+0x8>
 800e69a:	42b5      	cmp	r5, r6
 800e69c:	d1f6      	bne.n	800e68c <__strtok_r+0x14>
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d1ef      	bne.n	800e682 <__strtok_r+0xa>
 800e6a2:	6014      	str	r4, [r2, #0]
 800e6a4:	7003      	strb	r3, [r0, #0]
 800e6a6:	e7eb      	b.n	800e680 <__strtok_r+0x8>
 800e6a8:	462b      	mov	r3, r5
 800e6aa:	e00d      	b.n	800e6c8 <__strtok_r+0x50>
 800e6ac:	b926      	cbnz	r6, 800e6b8 <__strtok_r+0x40>
 800e6ae:	461c      	mov	r4, r3
 800e6b0:	4623      	mov	r3, r4
 800e6b2:	460f      	mov	r7, r1
 800e6b4:	f813 5b01 	ldrb.w	r5, [r3], #1
 800e6b8:	f817 6b01 	ldrb.w	r6, [r7], #1
 800e6bc:	42b5      	cmp	r5, r6
 800e6be:	d1f5      	bne.n	800e6ac <__strtok_r+0x34>
 800e6c0:	2d00      	cmp	r5, #0
 800e6c2:	d0f1      	beq.n	800e6a8 <__strtok_r+0x30>
 800e6c4:	2100      	movs	r1, #0
 800e6c6:	7021      	strb	r1, [r4, #0]
 800e6c8:	6013      	str	r3, [r2, #0]
 800e6ca:	e7d9      	b.n	800e680 <__strtok_r+0x8>

0800e6cc <__utoa>:
 800e6cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e6ce:	b08b      	sub	sp, #44	; 0x2c
 800e6d0:	4605      	mov	r5, r0
 800e6d2:	460c      	mov	r4, r1
 800e6d4:	466e      	mov	r6, sp
 800e6d6:	4b1b      	ldr	r3, [pc, #108]	; (800e744 <__utoa+0x78>)
 800e6d8:	f103 0c20 	add.w	ip, r3, #32
 800e6dc:	4637      	mov	r7, r6
 800e6de:	6818      	ldr	r0, [r3, #0]
 800e6e0:	6859      	ldr	r1, [r3, #4]
 800e6e2:	3308      	adds	r3, #8
 800e6e4:	c703      	stmia	r7!, {r0, r1}
 800e6e6:	4563      	cmp	r3, ip
 800e6e8:	463e      	mov	r6, r7
 800e6ea:	d1f7      	bne.n	800e6dc <__utoa+0x10>
 800e6ec:	6818      	ldr	r0, [r3, #0]
 800e6ee:	791b      	ldrb	r3, [r3, #4]
 800e6f0:	6038      	str	r0, [r7, #0]
 800e6f2:	713b      	strb	r3, [r7, #4]
 800e6f4:	1e93      	subs	r3, r2, #2
 800e6f6:	2b22      	cmp	r3, #34	; 0x22
 800e6f8:	f04f 0300 	mov.w	r3, #0
 800e6fc:	d904      	bls.n	800e708 <__utoa+0x3c>
 800e6fe:	7023      	strb	r3, [r4, #0]
 800e700:	461c      	mov	r4, r3
 800e702:	4620      	mov	r0, r4
 800e704:	b00b      	add	sp, #44	; 0x2c
 800e706:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e708:	1e66      	subs	r6, r4, #1
 800e70a:	fbb5 f0f2 	udiv	r0, r5, r2
 800e70e:	fb02 5510 	mls	r5, r2, r0, r5
 800e712:	af0a      	add	r7, sp, #40	; 0x28
 800e714:	443d      	add	r5, r7
 800e716:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 800e71a:	1c59      	adds	r1, r3, #1
 800e71c:	f806 5f01 	strb.w	r5, [r6, #1]!
 800e720:	4605      	mov	r5, r0
 800e722:	b968      	cbnz	r0, 800e740 <__utoa+0x74>
 800e724:	4622      	mov	r2, r4
 800e726:	5460      	strb	r0, [r4, r1]
 800e728:	4423      	add	r3, r4
 800e72a:	1b19      	subs	r1, r3, r4
 800e72c:	1b10      	subs	r0, r2, r4
 800e72e:	4281      	cmp	r1, r0
 800e730:	dde7      	ble.n	800e702 <__utoa+0x36>
 800e732:	7811      	ldrb	r1, [r2, #0]
 800e734:	7818      	ldrb	r0, [r3, #0]
 800e736:	f802 0b01 	strb.w	r0, [r2], #1
 800e73a:	f803 1901 	strb.w	r1, [r3], #-1
 800e73e:	e7f4      	b.n	800e72a <__utoa+0x5e>
 800e740:	460b      	mov	r3, r1
 800e742:	e7e2      	b.n	800e70a <__utoa+0x3e>
 800e744:	08010c7a 	.word	0x08010c7a

0800e748 <__ascii_wctomb>:
 800e748:	b149      	cbz	r1, 800e75e <__ascii_wctomb+0x16>
 800e74a:	2aff      	cmp	r2, #255	; 0xff
 800e74c:	bf8b      	itete	hi
 800e74e:	238a      	movhi	r3, #138	; 0x8a
 800e750:	700a      	strbls	r2, [r1, #0]
 800e752:	6003      	strhi	r3, [r0, #0]
 800e754:	2001      	movls	r0, #1
 800e756:	bf88      	it	hi
 800e758:	f04f 30ff 	movhi.w	r0, #4294967295
 800e75c:	4770      	bx	lr
 800e75e:	4608      	mov	r0, r1
 800e760:	4770      	bx	lr

0800e762 <quorem>:
 800e762:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e766:	6903      	ldr	r3, [r0, #16]
 800e768:	690c      	ldr	r4, [r1, #16]
 800e76a:	4680      	mov	r8, r0
 800e76c:	42a3      	cmp	r3, r4
 800e76e:	f2c0 8084 	blt.w	800e87a <quorem+0x118>
 800e772:	3c01      	subs	r4, #1
 800e774:	f101 0714 	add.w	r7, r1, #20
 800e778:	f100 0614 	add.w	r6, r0, #20
 800e77c:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800e780:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800e784:	3501      	adds	r5, #1
 800e786:	fbb0 f5f5 	udiv	r5, r0, r5
 800e78a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800e78e:	eb06 030c 	add.w	r3, r6, ip
 800e792:	eb07 090c 	add.w	r9, r7, ip
 800e796:	9301      	str	r3, [sp, #4]
 800e798:	b39d      	cbz	r5, 800e802 <quorem+0xa0>
 800e79a:	f04f 0a00 	mov.w	sl, #0
 800e79e:	4638      	mov	r0, r7
 800e7a0:	46b6      	mov	lr, r6
 800e7a2:	46d3      	mov	fp, sl
 800e7a4:	f850 2b04 	ldr.w	r2, [r0], #4
 800e7a8:	b293      	uxth	r3, r2
 800e7aa:	fb05 a303 	mla	r3, r5, r3, sl
 800e7ae:	0c12      	lsrs	r2, r2, #16
 800e7b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e7b4:	fb05 a202 	mla	r2, r5, r2, sl
 800e7b8:	b29b      	uxth	r3, r3
 800e7ba:	ebab 0303 	sub.w	r3, fp, r3
 800e7be:	f8de b000 	ldr.w	fp, [lr]
 800e7c2:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800e7c6:	fa1f fb8b 	uxth.w	fp, fp
 800e7ca:	445b      	add	r3, fp
 800e7cc:	fa1f fb82 	uxth.w	fp, r2
 800e7d0:	f8de 2000 	ldr.w	r2, [lr]
 800e7d4:	4581      	cmp	r9, r0
 800e7d6:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800e7da:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e7de:	b29b      	uxth	r3, r3
 800e7e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e7e4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800e7e8:	f84e 3b04 	str.w	r3, [lr], #4
 800e7ec:	d2da      	bcs.n	800e7a4 <quorem+0x42>
 800e7ee:	f856 300c 	ldr.w	r3, [r6, ip]
 800e7f2:	b933      	cbnz	r3, 800e802 <quorem+0xa0>
 800e7f4:	9b01      	ldr	r3, [sp, #4]
 800e7f6:	3b04      	subs	r3, #4
 800e7f8:	429e      	cmp	r6, r3
 800e7fa:	461a      	mov	r2, r3
 800e7fc:	d331      	bcc.n	800e862 <quorem+0x100>
 800e7fe:	f8c8 4010 	str.w	r4, [r8, #16]
 800e802:	4640      	mov	r0, r8
 800e804:	f001 f834 	bl	800f870 <__mcmp>
 800e808:	2800      	cmp	r0, #0
 800e80a:	db26      	blt.n	800e85a <quorem+0xf8>
 800e80c:	4630      	mov	r0, r6
 800e80e:	f04f 0c00 	mov.w	ip, #0
 800e812:	3501      	adds	r5, #1
 800e814:	f857 1b04 	ldr.w	r1, [r7], #4
 800e818:	f8d0 e000 	ldr.w	lr, [r0]
 800e81c:	b28b      	uxth	r3, r1
 800e81e:	ebac 0303 	sub.w	r3, ip, r3
 800e822:	fa1f f28e 	uxth.w	r2, lr
 800e826:	4413      	add	r3, r2
 800e828:	0c0a      	lsrs	r2, r1, #16
 800e82a:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e82e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e832:	b29b      	uxth	r3, r3
 800e834:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e838:	45b9      	cmp	r9, r7
 800e83a:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e83e:	f840 3b04 	str.w	r3, [r0], #4
 800e842:	d2e7      	bcs.n	800e814 <quorem+0xb2>
 800e844:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800e848:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800e84c:	b92a      	cbnz	r2, 800e85a <quorem+0xf8>
 800e84e:	3b04      	subs	r3, #4
 800e850:	429e      	cmp	r6, r3
 800e852:	461a      	mov	r2, r3
 800e854:	d30b      	bcc.n	800e86e <quorem+0x10c>
 800e856:	f8c8 4010 	str.w	r4, [r8, #16]
 800e85a:	4628      	mov	r0, r5
 800e85c:	b003      	add	sp, #12
 800e85e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e862:	6812      	ldr	r2, [r2, #0]
 800e864:	3b04      	subs	r3, #4
 800e866:	2a00      	cmp	r2, #0
 800e868:	d1c9      	bne.n	800e7fe <quorem+0x9c>
 800e86a:	3c01      	subs	r4, #1
 800e86c:	e7c4      	b.n	800e7f8 <quorem+0x96>
 800e86e:	6812      	ldr	r2, [r2, #0]
 800e870:	3b04      	subs	r3, #4
 800e872:	2a00      	cmp	r2, #0
 800e874:	d1ef      	bne.n	800e856 <quorem+0xf4>
 800e876:	3c01      	subs	r4, #1
 800e878:	e7ea      	b.n	800e850 <quorem+0xee>
 800e87a:	2000      	movs	r0, #0
 800e87c:	e7ee      	b.n	800e85c <quorem+0xfa>
	...

0800e880 <_dtoa_r>:
 800e880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e884:	4616      	mov	r6, r2
 800e886:	461f      	mov	r7, r3
 800e888:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e88a:	b095      	sub	sp, #84	; 0x54
 800e88c:	4604      	mov	r4, r0
 800e88e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 800e892:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800e896:	b93d      	cbnz	r5, 800e8a8 <_dtoa_r+0x28>
 800e898:	2010      	movs	r0, #16
 800e89a:	f000 fdb3 	bl	800f404 <malloc>
 800e89e:	6260      	str	r0, [r4, #36]	; 0x24
 800e8a0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e8a4:	6005      	str	r5, [r0, #0]
 800e8a6:	60c5      	str	r5, [r0, #12]
 800e8a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e8aa:	6819      	ldr	r1, [r3, #0]
 800e8ac:	b151      	cbz	r1, 800e8c4 <_dtoa_r+0x44>
 800e8ae:	685a      	ldr	r2, [r3, #4]
 800e8b0:	2301      	movs	r3, #1
 800e8b2:	4093      	lsls	r3, r2
 800e8b4:	604a      	str	r2, [r1, #4]
 800e8b6:	608b      	str	r3, [r1, #8]
 800e8b8:	4620      	mov	r0, r4
 800e8ba:	f000 fdf8 	bl	800f4ae <_Bfree>
 800e8be:	2200      	movs	r2, #0
 800e8c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e8c2:	601a      	str	r2, [r3, #0]
 800e8c4:	1e3b      	subs	r3, r7, #0
 800e8c6:	bfaf      	iteee	ge
 800e8c8:	2300      	movge	r3, #0
 800e8ca:	2201      	movlt	r2, #1
 800e8cc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800e8d0:	9303      	strlt	r3, [sp, #12]
 800e8d2:	bfac      	ite	ge
 800e8d4:	f8c8 3000 	strge.w	r3, [r8]
 800e8d8:	f8c8 2000 	strlt.w	r2, [r8]
 800e8dc:	4bae      	ldr	r3, [pc, #696]	; (800eb98 <_dtoa_r+0x318>)
 800e8de:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800e8e2:	ea33 0308 	bics.w	r3, r3, r8
 800e8e6:	d11b      	bne.n	800e920 <_dtoa_r+0xa0>
 800e8e8:	f242 730f 	movw	r3, #9999	; 0x270f
 800e8ec:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800e8ee:	6013      	str	r3, [r2, #0]
 800e8f0:	9b02      	ldr	r3, [sp, #8]
 800e8f2:	b923      	cbnz	r3, 800e8fe <_dtoa_r+0x7e>
 800e8f4:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800e8f8:	2800      	cmp	r0, #0
 800e8fa:	f000 8545 	beq.w	800f388 <_dtoa_r+0xb08>
 800e8fe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e900:	b953      	cbnz	r3, 800e918 <_dtoa_r+0x98>
 800e902:	4ba6      	ldr	r3, [pc, #664]	; (800eb9c <_dtoa_r+0x31c>)
 800e904:	e021      	b.n	800e94a <_dtoa_r+0xca>
 800e906:	4ba6      	ldr	r3, [pc, #664]	; (800eba0 <_dtoa_r+0x320>)
 800e908:	9306      	str	r3, [sp, #24]
 800e90a:	3308      	adds	r3, #8
 800e90c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800e90e:	6013      	str	r3, [r2, #0]
 800e910:	9806      	ldr	r0, [sp, #24]
 800e912:	b015      	add	sp, #84	; 0x54
 800e914:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e918:	4ba0      	ldr	r3, [pc, #640]	; (800eb9c <_dtoa_r+0x31c>)
 800e91a:	9306      	str	r3, [sp, #24]
 800e91c:	3303      	adds	r3, #3
 800e91e:	e7f5      	b.n	800e90c <_dtoa_r+0x8c>
 800e920:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800e924:	2200      	movs	r2, #0
 800e926:	2300      	movs	r3, #0
 800e928:	4630      	mov	r0, r6
 800e92a:	4639      	mov	r1, r7
 800e92c:	f7f2 f882 	bl	8000a34 <__aeabi_dcmpeq>
 800e930:	4682      	mov	sl, r0
 800e932:	b160      	cbz	r0, 800e94e <_dtoa_r+0xce>
 800e934:	2301      	movs	r3, #1
 800e936:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800e938:	6013      	str	r3, [r2, #0]
 800e93a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	f000 8520 	beq.w	800f382 <_dtoa_r+0xb02>
 800e942:	4b98      	ldr	r3, [pc, #608]	; (800eba4 <_dtoa_r+0x324>)
 800e944:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800e946:	6013      	str	r3, [r2, #0]
 800e948:	3b01      	subs	r3, #1
 800e94a:	9306      	str	r3, [sp, #24]
 800e94c:	e7e0      	b.n	800e910 <_dtoa_r+0x90>
 800e94e:	ab12      	add	r3, sp, #72	; 0x48
 800e950:	9301      	str	r3, [sp, #4]
 800e952:	ab13      	add	r3, sp, #76	; 0x4c
 800e954:	9300      	str	r3, [sp, #0]
 800e956:	4632      	mov	r2, r6
 800e958:	463b      	mov	r3, r7
 800e95a:	4620      	mov	r0, r4
 800e95c:	f001 f800 	bl	800f960 <__d2b>
 800e960:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800e964:	4683      	mov	fp, r0
 800e966:	2d00      	cmp	r5, #0
 800e968:	d07d      	beq.n	800ea66 <_dtoa_r+0x1e6>
 800e96a:	46b0      	mov	r8, r6
 800e96c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e970:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 800e974:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 800e978:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800e97c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 800e980:	2200      	movs	r2, #0
 800e982:	4b89      	ldr	r3, [pc, #548]	; (800eba8 <_dtoa_r+0x328>)
 800e984:	4640      	mov	r0, r8
 800e986:	4649      	mov	r1, r9
 800e988:	f7f1 fc34 	bl	80001f4 <__aeabi_dsub>
 800e98c:	a37c      	add	r3, pc, #496	; (adr r3, 800eb80 <_dtoa_r+0x300>)
 800e98e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e992:	f7f1 fde7 	bl	8000564 <__aeabi_dmul>
 800e996:	a37c      	add	r3, pc, #496	; (adr r3, 800eb88 <_dtoa_r+0x308>)
 800e998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e99c:	f7f1 fc2c 	bl	80001f8 <__adddf3>
 800e9a0:	4606      	mov	r6, r0
 800e9a2:	4628      	mov	r0, r5
 800e9a4:	460f      	mov	r7, r1
 800e9a6:	f7f1 fd73 	bl	8000490 <__aeabi_i2d>
 800e9aa:	a379      	add	r3, pc, #484	; (adr r3, 800eb90 <_dtoa_r+0x310>)
 800e9ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9b0:	f7f1 fdd8 	bl	8000564 <__aeabi_dmul>
 800e9b4:	4602      	mov	r2, r0
 800e9b6:	460b      	mov	r3, r1
 800e9b8:	4630      	mov	r0, r6
 800e9ba:	4639      	mov	r1, r7
 800e9bc:	f7f1 fc1c 	bl	80001f8 <__adddf3>
 800e9c0:	4606      	mov	r6, r0
 800e9c2:	460f      	mov	r7, r1
 800e9c4:	f7f2 f87e 	bl	8000ac4 <__aeabi_d2iz>
 800e9c8:	2200      	movs	r2, #0
 800e9ca:	4682      	mov	sl, r0
 800e9cc:	2300      	movs	r3, #0
 800e9ce:	4630      	mov	r0, r6
 800e9d0:	4639      	mov	r1, r7
 800e9d2:	f7f2 f839 	bl	8000a48 <__aeabi_dcmplt>
 800e9d6:	b148      	cbz	r0, 800e9ec <_dtoa_r+0x16c>
 800e9d8:	4650      	mov	r0, sl
 800e9da:	f7f1 fd59 	bl	8000490 <__aeabi_i2d>
 800e9de:	4632      	mov	r2, r6
 800e9e0:	463b      	mov	r3, r7
 800e9e2:	f7f2 f827 	bl	8000a34 <__aeabi_dcmpeq>
 800e9e6:	b908      	cbnz	r0, 800e9ec <_dtoa_r+0x16c>
 800e9e8:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e9ec:	f1ba 0f16 	cmp.w	sl, #22
 800e9f0:	d85a      	bhi.n	800eaa8 <_dtoa_r+0x228>
 800e9f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e9f6:	496d      	ldr	r1, [pc, #436]	; (800ebac <_dtoa_r+0x32c>)
 800e9f8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800e9fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ea00:	f7f2 f840 	bl	8000a84 <__aeabi_dcmpgt>
 800ea04:	2800      	cmp	r0, #0
 800ea06:	d051      	beq.n	800eaac <_dtoa_r+0x22c>
 800ea08:	2300      	movs	r3, #0
 800ea0a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ea0e:	930d      	str	r3, [sp, #52]	; 0x34
 800ea10:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ea12:	1b5d      	subs	r5, r3, r5
 800ea14:	1e6b      	subs	r3, r5, #1
 800ea16:	9307      	str	r3, [sp, #28]
 800ea18:	bf43      	ittte	mi
 800ea1a:	2300      	movmi	r3, #0
 800ea1c:	f1c5 0901 	rsbmi	r9, r5, #1
 800ea20:	9307      	strmi	r3, [sp, #28]
 800ea22:	f04f 0900 	movpl.w	r9, #0
 800ea26:	f1ba 0f00 	cmp.w	sl, #0
 800ea2a:	db41      	blt.n	800eab0 <_dtoa_r+0x230>
 800ea2c:	9b07      	ldr	r3, [sp, #28]
 800ea2e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800ea32:	4453      	add	r3, sl
 800ea34:	9307      	str	r3, [sp, #28]
 800ea36:	2300      	movs	r3, #0
 800ea38:	9308      	str	r3, [sp, #32]
 800ea3a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ea3c:	2b09      	cmp	r3, #9
 800ea3e:	f200 808f 	bhi.w	800eb60 <_dtoa_r+0x2e0>
 800ea42:	2b05      	cmp	r3, #5
 800ea44:	bfc4      	itt	gt
 800ea46:	3b04      	subgt	r3, #4
 800ea48:	931e      	strgt	r3, [sp, #120]	; 0x78
 800ea4a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ea4c:	bfc8      	it	gt
 800ea4e:	2500      	movgt	r5, #0
 800ea50:	f1a3 0302 	sub.w	r3, r3, #2
 800ea54:	bfd8      	it	le
 800ea56:	2501      	movle	r5, #1
 800ea58:	2b03      	cmp	r3, #3
 800ea5a:	f200 808d 	bhi.w	800eb78 <_dtoa_r+0x2f8>
 800ea5e:	e8df f003 	tbb	[pc, r3]
 800ea62:	7d7b      	.short	0x7d7b
 800ea64:	6f2f      	.short	0x6f2f
 800ea66:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800ea6a:	441d      	add	r5, r3
 800ea6c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800ea70:	2820      	cmp	r0, #32
 800ea72:	dd13      	ble.n	800ea9c <_dtoa_r+0x21c>
 800ea74:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800ea78:	9b02      	ldr	r3, [sp, #8]
 800ea7a:	fa08 f800 	lsl.w	r8, r8, r0
 800ea7e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800ea82:	fa23 f000 	lsr.w	r0, r3, r0
 800ea86:	ea48 0000 	orr.w	r0, r8, r0
 800ea8a:	f7f1 fcf1 	bl	8000470 <__aeabi_ui2d>
 800ea8e:	2301      	movs	r3, #1
 800ea90:	4680      	mov	r8, r0
 800ea92:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 800ea96:	3d01      	subs	r5, #1
 800ea98:	9310      	str	r3, [sp, #64]	; 0x40
 800ea9a:	e771      	b.n	800e980 <_dtoa_r+0x100>
 800ea9c:	9b02      	ldr	r3, [sp, #8]
 800ea9e:	f1c0 0020 	rsb	r0, r0, #32
 800eaa2:	fa03 f000 	lsl.w	r0, r3, r0
 800eaa6:	e7f0      	b.n	800ea8a <_dtoa_r+0x20a>
 800eaa8:	2301      	movs	r3, #1
 800eaaa:	e7b0      	b.n	800ea0e <_dtoa_r+0x18e>
 800eaac:	900d      	str	r0, [sp, #52]	; 0x34
 800eaae:	e7af      	b.n	800ea10 <_dtoa_r+0x190>
 800eab0:	f1ca 0300 	rsb	r3, sl, #0
 800eab4:	9308      	str	r3, [sp, #32]
 800eab6:	2300      	movs	r3, #0
 800eab8:	eba9 090a 	sub.w	r9, r9, sl
 800eabc:	930c      	str	r3, [sp, #48]	; 0x30
 800eabe:	e7bc      	b.n	800ea3a <_dtoa_r+0x1ba>
 800eac0:	2301      	movs	r3, #1
 800eac2:	9309      	str	r3, [sp, #36]	; 0x24
 800eac4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	dd74      	ble.n	800ebb4 <_dtoa_r+0x334>
 800eaca:	4698      	mov	r8, r3
 800eacc:	9304      	str	r3, [sp, #16]
 800eace:	2200      	movs	r2, #0
 800ead0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ead2:	6072      	str	r2, [r6, #4]
 800ead4:	2204      	movs	r2, #4
 800ead6:	f102 0014 	add.w	r0, r2, #20
 800eada:	4298      	cmp	r0, r3
 800eadc:	6871      	ldr	r1, [r6, #4]
 800eade:	d96e      	bls.n	800ebbe <_dtoa_r+0x33e>
 800eae0:	4620      	mov	r0, r4
 800eae2:	f000 fcb0 	bl	800f446 <_Balloc>
 800eae6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eae8:	6030      	str	r0, [r6, #0]
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	f1b8 0f0e 	cmp.w	r8, #14
 800eaf0:	9306      	str	r3, [sp, #24]
 800eaf2:	f200 80ed 	bhi.w	800ecd0 <_dtoa_r+0x450>
 800eaf6:	2d00      	cmp	r5, #0
 800eaf8:	f000 80ea 	beq.w	800ecd0 <_dtoa_r+0x450>
 800eafc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800eb00:	f1ba 0f00 	cmp.w	sl, #0
 800eb04:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800eb08:	dd77      	ble.n	800ebfa <_dtoa_r+0x37a>
 800eb0a:	4a28      	ldr	r2, [pc, #160]	; (800ebac <_dtoa_r+0x32c>)
 800eb0c:	f00a 030f 	and.w	r3, sl, #15
 800eb10:	ea4f 162a 	mov.w	r6, sl, asr #4
 800eb14:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800eb18:	06f0      	lsls	r0, r6, #27
 800eb1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb1e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800eb22:	d568      	bpl.n	800ebf6 <_dtoa_r+0x376>
 800eb24:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800eb28:	4b21      	ldr	r3, [pc, #132]	; (800ebb0 <_dtoa_r+0x330>)
 800eb2a:	2503      	movs	r5, #3
 800eb2c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800eb30:	f7f1 fe42 	bl	80007b8 <__aeabi_ddiv>
 800eb34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eb38:	f006 060f 	and.w	r6, r6, #15
 800eb3c:	4f1c      	ldr	r7, [pc, #112]	; (800ebb0 <_dtoa_r+0x330>)
 800eb3e:	e04f      	b.n	800ebe0 <_dtoa_r+0x360>
 800eb40:	2301      	movs	r3, #1
 800eb42:	9309      	str	r3, [sp, #36]	; 0x24
 800eb44:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800eb46:	4453      	add	r3, sl
 800eb48:	f103 0801 	add.w	r8, r3, #1
 800eb4c:	9304      	str	r3, [sp, #16]
 800eb4e:	4643      	mov	r3, r8
 800eb50:	2b01      	cmp	r3, #1
 800eb52:	bfb8      	it	lt
 800eb54:	2301      	movlt	r3, #1
 800eb56:	e7ba      	b.n	800eace <_dtoa_r+0x24e>
 800eb58:	2300      	movs	r3, #0
 800eb5a:	e7b2      	b.n	800eac2 <_dtoa_r+0x242>
 800eb5c:	2300      	movs	r3, #0
 800eb5e:	e7f0      	b.n	800eb42 <_dtoa_r+0x2c2>
 800eb60:	2501      	movs	r5, #1
 800eb62:	2300      	movs	r3, #0
 800eb64:	9509      	str	r5, [sp, #36]	; 0x24
 800eb66:	931e      	str	r3, [sp, #120]	; 0x78
 800eb68:	f04f 33ff 	mov.w	r3, #4294967295
 800eb6c:	2200      	movs	r2, #0
 800eb6e:	9304      	str	r3, [sp, #16]
 800eb70:	4698      	mov	r8, r3
 800eb72:	2312      	movs	r3, #18
 800eb74:	921f      	str	r2, [sp, #124]	; 0x7c
 800eb76:	e7aa      	b.n	800eace <_dtoa_r+0x24e>
 800eb78:	2301      	movs	r3, #1
 800eb7a:	9309      	str	r3, [sp, #36]	; 0x24
 800eb7c:	e7f4      	b.n	800eb68 <_dtoa_r+0x2e8>
 800eb7e:	bf00      	nop
 800eb80:	636f4361 	.word	0x636f4361
 800eb84:	3fd287a7 	.word	0x3fd287a7
 800eb88:	8b60c8b3 	.word	0x8b60c8b3
 800eb8c:	3fc68a28 	.word	0x3fc68a28
 800eb90:	509f79fb 	.word	0x509f79fb
 800eb94:	3fd34413 	.word	0x3fd34413
 800eb98:	7ff00000 	.word	0x7ff00000
 800eb9c:	08010da9 	.word	0x08010da9
 800eba0:	08010da0 	.word	0x08010da0
 800eba4:	08010c57 	.word	0x08010c57
 800eba8:	3ff80000 	.word	0x3ff80000
 800ebac:	08010dd8 	.word	0x08010dd8
 800ebb0:	08010db0 	.word	0x08010db0
 800ebb4:	2301      	movs	r3, #1
 800ebb6:	9304      	str	r3, [sp, #16]
 800ebb8:	4698      	mov	r8, r3
 800ebba:	461a      	mov	r2, r3
 800ebbc:	e7da      	b.n	800eb74 <_dtoa_r+0x2f4>
 800ebbe:	3101      	adds	r1, #1
 800ebc0:	6071      	str	r1, [r6, #4]
 800ebc2:	0052      	lsls	r2, r2, #1
 800ebc4:	e787      	b.n	800ead6 <_dtoa_r+0x256>
 800ebc6:	07f1      	lsls	r1, r6, #31
 800ebc8:	d508      	bpl.n	800ebdc <_dtoa_r+0x35c>
 800ebca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ebce:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ebd2:	f7f1 fcc7 	bl	8000564 <__aeabi_dmul>
 800ebd6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800ebda:	3501      	adds	r5, #1
 800ebdc:	1076      	asrs	r6, r6, #1
 800ebde:	3708      	adds	r7, #8
 800ebe0:	2e00      	cmp	r6, #0
 800ebe2:	d1f0      	bne.n	800ebc6 <_dtoa_r+0x346>
 800ebe4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ebe8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ebec:	f7f1 fde4 	bl	80007b8 <__aeabi_ddiv>
 800ebf0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ebf4:	e01b      	b.n	800ec2e <_dtoa_r+0x3ae>
 800ebf6:	2502      	movs	r5, #2
 800ebf8:	e7a0      	b.n	800eb3c <_dtoa_r+0x2bc>
 800ebfa:	f000 80a4 	beq.w	800ed46 <_dtoa_r+0x4c6>
 800ebfe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800ec02:	f1ca 0600 	rsb	r6, sl, #0
 800ec06:	4ba0      	ldr	r3, [pc, #640]	; (800ee88 <_dtoa_r+0x608>)
 800ec08:	f006 020f 	and.w	r2, r6, #15
 800ec0c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ec10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec14:	f7f1 fca6 	bl	8000564 <__aeabi_dmul>
 800ec18:	2502      	movs	r5, #2
 800ec1a:	2300      	movs	r3, #0
 800ec1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ec20:	4f9a      	ldr	r7, [pc, #616]	; (800ee8c <_dtoa_r+0x60c>)
 800ec22:	1136      	asrs	r6, r6, #4
 800ec24:	2e00      	cmp	r6, #0
 800ec26:	f040 8083 	bne.w	800ed30 <_dtoa_r+0x4b0>
 800ec2a:	2b00      	cmp	r3, #0
 800ec2c:	d1e0      	bne.n	800ebf0 <_dtoa_r+0x370>
 800ec2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	f000 808a 	beq.w	800ed4a <_dtoa_r+0x4ca>
 800ec36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ec3a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800ec3e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ec42:	2200      	movs	r2, #0
 800ec44:	4b92      	ldr	r3, [pc, #584]	; (800ee90 <_dtoa_r+0x610>)
 800ec46:	f7f1 feff 	bl	8000a48 <__aeabi_dcmplt>
 800ec4a:	2800      	cmp	r0, #0
 800ec4c:	d07d      	beq.n	800ed4a <_dtoa_r+0x4ca>
 800ec4e:	f1b8 0f00 	cmp.w	r8, #0
 800ec52:	d07a      	beq.n	800ed4a <_dtoa_r+0x4ca>
 800ec54:	9b04      	ldr	r3, [sp, #16]
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	dd36      	ble.n	800ecc8 <_dtoa_r+0x448>
 800ec5a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ec5e:	2200      	movs	r2, #0
 800ec60:	4b8c      	ldr	r3, [pc, #560]	; (800ee94 <_dtoa_r+0x614>)
 800ec62:	f7f1 fc7f 	bl	8000564 <__aeabi_dmul>
 800ec66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ec6a:	9e04      	ldr	r6, [sp, #16]
 800ec6c:	f10a 37ff 	add.w	r7, sl, #4294967295
 800ec70:	3501      	adds	r5, #1
 800ec72:	4628      	mov	r0, r5
 800ec74:	f7f1 fc0c 	bl	8000490 <__aeabi_i2d>
 800ec78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ec7c:	f7f1 fc72 	bl	8000564 <__aeabi_dmul>
 800ec80:	2200      	movs	r2, #0
 800ec82:	4b85      	ldr	r3, [pc, #532]	; (800ee98 <_dtoa_r+0x618>)
 800ec84:	f7f1 fab8 	bl	80001f8 <__adddf3>
 800ec88:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800ec8c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800ec90:	950b      	str	r5, [sp, #44]	; 0x2c
 800ec92:	2e00      	cmp	r6, #0
 800ec94:	d15c      	bne.n	800ed50 <_dtoa_r+0x4d0>
 800ec96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ec9a:	2200      	movs	r2, #0
 800ec9c:	4b7f      	ldr	r3, [pc, #508]	; (800ee9c <_dtoa_r+0x61c>)
 800ec9e:	f7f1 faa9 	bl	80001f4 <__aeabi_dsub>
 800eca2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eca4:	462b      	mov	r3, r5
 800eca6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ecaa:	f7f1 feeb 	bl	8000a84 <__aeabi_dcmpgt>
 800ecae:	2800      	cmp	r0, #0
 800ecb0:	f040 8281 	bne.w	800f1b6 <_dtoa_r+0x936>
 800ecb4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ecb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ecba:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800ecbe:	f7f1 fec3 	bl	8000a48 <__aeabi_dcmplt>
 800ecc2:	2800      	cmp	r0, #0
 800ecc4:	f040 8275 	bne.w	800f1b2 <_dtoa_r+0x932>
 800ecc8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800eccc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ecd0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	f2c0 814b 	blt.w	800ef6e <_dtoa_r+0x6ee>
 800ecd8:	f1ba 0f0e 	cmp.w	sl, #14
 800ecdc:	f300 8147 	bgt.w	800ef6e <_dtoa_r+0x6ee>
 800ece0:	4b69      	ldr	r3, [pc, #420]	; (800ee88 <_dtoa_r+0x608>)
 800ece2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ece6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ecee:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	f280 80d7 	bge.w	800eea4 <_dtoa_r+0x624>
 800ecf6:	f1b8 0f00 	cmp.w	r8, #0
 800ecfa:	f300 80d3 	bgt.w	800eea4 <_dtoa_r+0x624>
 800ecfe:	f040 8257 	bne.w	800f1b0 <_dtoa_r+0x930>
 800ed02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ed06:	2200      	movs	r2, #0
 800ed08:	4b64      	ldr	r3, [pc, #400]	; (800ee9c <_dtoa_r+0x61c>)
 800ed0a:	f7f1 fc2b 	bl	8000564 <__aeabi_dmul>
 800ed0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ed12:	f7f1 fead 	bl	8000a70 <__aeabi_dcmpge>
 800ed16:	4646      	mov	r6, r8
 800ed18:	4647      	mov	r7, r8
 800ed1a:	2800      	cmp	r0, #0
 800ed1c:	f040 822d 	bne.w	800f17a <_dtoa_r+0x8fa>
 800ed20:	9b06      	ldr	r3, [sp, #24]
 800ed22:	9a06      	ldr	r2, [sp, #24]
 800ed24:	1c5d      	adds	r5, r3, #1
 800ed26:	2331      	movs	r3, #49	; 0x31
 800ed28:	f10a 0a01 	add.w	sl, sl, #1
 800ed2c:	7013      	strb	r3, [r2, #0]
 800ed2e:	e228      	b.n	800f182 <_dtoa_r+0x902>
 800ed30:	07f2      	lsls	r2, r6, #31
 800ed32:	d505      	bpl.n	800ed40 <_dtoa_r+0x4c0>
 800ed34:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ed38:	f7f1 fc14 	bl	8000564 <__aeabi_dmul>
 800ed3c:	2301      	movs	r3, #1
 800ed3e:	3501      	adds	r5, #1
 800ed40:	1076      	asrs	r6, r6, #1
 800ed42:	3708      	adds	r7, #8
 800ed44:	e76e      	b.n	800ec24 <_dtoa_r+0x3a4>
 800ed46:	2502      	movs	r5, #2
 800ed48:	e771      	b.n	800ec2e <_dtoa_r+0x3ae>
 800ed4a:	4657      	mov	r7, sl
 800ed4c:	4646      	mov	r6, r8
 800ed4e:	e790      	b.n	800ec72 <_dtoa_r+0x3f2>
 800ed50:	4b4d      	ldr	r3, [pc, #308]	; (800ee88 <_dtoa_r+0x608>)
 800ed52:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ed56:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800ed5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	d048      	beq.n	800edf2 <_dtoa_r+0x572>
 800ed60:	4602      	mov	r2, r0
 800ed62:	460b      	mov	r3, r1
 800ed64:	2000      	movs	r0, #0
 800ed66:	494e      	ldr	r1, [pc, #312]	; (800eea0 <_dtoa_r+0x620>)
 800ed68:	f7f1 fd26 	bl	80007b8 <__aeabi_ddiv>
 800ed6c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ed70:	f7f1 fa40 	bl	80001f4 <__aeabi_dsub>
 800ed74:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800ed78:	9d06      	ldr	r5, [sp, #24]
 800ed7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ed7e:	f7f1 fea1 	bl	8000ac4 <__aeabi_d2iz>
 800ed82:	9011      	str	r0, [sp, #68]	; 0x44
 800ed84:	f7f1 fb84 	bl	8000490 <__aeabi_i2d>
 800ed88:	4602      	mov	r2, r0
 800ed8a:	460b      	mov	r3, r1
 800ed8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ed90:	f7f1 fa30 	bl	80001f4 <__aeabi_dsub>
 800ed94:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ed96:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ed9a:	3330      	adds	r3, #48	; 0x30
 800ed9c:	f805 3b01 	strb.w	r3, [r5], #1
 800eda0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800eda4:	f7f1 fe50 	bl	8000a48 <__aeabi_dcmplt>
 800eda8:	2800      	cmp	r0, #0
 800edaa:	d163      	bne.n	800ee74 <_dtoa_r+0x5f4>
 800edac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800edb0:	2000      	movs	r0, #0
 800edb2:	4937      	ldr	r1, [pc, #220]	; (800ee90 <_dtoa_r+0x610>)
 800edb4:	f7f1 fa1e 	bl	80001f4 <__aeabi_dsub>
 800edb8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800edbc:	f7f1 fe44 	bl	8000a48 <__aeabi_dcmplt>
 800edc0:	2800      	cmp	r0, #0
 800edc2:	f040 80b5 	bne.w	800ef30 <_dtoa_r+0x6b0>
 800edc6:	9b06      	ldr	r3, [sp, #24]
 800edc8:	1aeb      	subs	r3, r5, r3
 800edca:	429e      	cmp	r6, r3
 800edcc:	f77f af7c 	ble.w	800ecc8 <_dtoa_r+0x448>
 800edd0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800edd4:	2200      	movs	r2, #0
 800edd6:	4b2f      	ldr	r3, [pc, #188]	; (800ee94 <_dtoa_r+0x614>)
 800edd8:	f7f1 fbc4 	bl	8000564 <__aeabi_dmul>
 800eddc:	2200      	movs	r2, #0
 800edde:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800ede2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ede6:	4b2b      	ldr	r3, [pc, #172]	; (800ee94 <_dtoa_r+0x614>)
 800ede8:	f7f1 fbbc 	bl	8000564 <__aeabi_dmul>
 800edec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800edf0:	e7c3      	b.n	800ed7a <_dtoa_r+0x4fa>
 800edf2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800edf6:	f7f1 fbb5 	bl	8000564 <__aeabi_dmul>
 800edfa:	9b06      	ldr	r3, [sp, #24]
 800edfc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800ee00:	199d      	adds	r5, r3, r6
 800ee02:	461e      	mov	r6, r3
 800ee04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ee08:	f7f1 fe5c 	bl	8000ac4 <__aeabi_d2iz>
 800ee0c:	9011      	str	r0, [sp, #68]	; 0x44
 800ee0e:	f7f1 fb3f 	bl	8000490 <__aeabi_i2d>
 800ee12:	4602      	mov	r2, r0
 800ee14:	460b      	mov	r3, r1
 800ee16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ee1a:	f7f1 f9eb 	bl	80001f4 <__aeabi_dsub>
 800ee1e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ee20:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ee24:	3330      	adds	r3, #48	; 0x30
 800ee26:	f806 3b01 	strb.w	r3, [r6], #1
 800ee2a:	42ae      	cmp	r6, r5
 800ee2c:	f04f 0200 	mov.w	r2, #0
 800ee30:	d124      	bne.n	800ee7c <_dtoa_r+0x5fc>
 800ee32:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ee36:	4b1a      	ldr	r3, [pc, #104]	; (800eea0 <_dtoa_r+0x620>)
 800ee38:	f7f1 f9de 	bl	80001f8 <__adddf3>
 800ee3c:	4602      	mov	r2, r0
 800ee3e:	460b      	mov	r3, r1
 800ee40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ee44:	f7f1 fe1e 	bl	8000a84 <__aeabi_dcmpgt>
 800ee48:	2800      	cmp	r0, #0
 800ee4a:	d171      	bne.n	800ef30 <_dtoa_r+0x6b0>
 800ee4c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ee50:	2000      	movs	r0, #0
 800ee52:	4913      	ldr	r1, [pc, #76]	; (800eea0 <_dtoa_r+0x620>)
 800ee54:	f7f1 f9ce 	bl	80001f4 <__aeabi_dsub>
 800ee58:	4602      	mov	r2, r0
 800ee5a:	460b      	mov	r3, r1
 800ee5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ee60:	f7f1 fdf2 	bl	8000a48 <__aeabi_dcmplt>
 800ee64:	2800      	cmp	r0, #0
 800ee66:	f43f af2f 	beq.w	800ecc8 <_dtoa_r+0x448>
 800ee6a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ee6e:	1e6a      	subs	r2, r5, #1
 800ee70:	2b30      	cmp	r3, #48	; 0x30
 800ee72:	d001      	beq.n	800ee78 <_dtoa_r+0x5f8>
 800ee74:	46ba      	mov	sl, r7
 800ee76:	e04a      	b.n	800ef0e <_dtoa_r+0x68e>
 800ee78:	4615      	mov	r5, r2
 800ee7a:	e7f6      	b.n	800ee6a <_dtoa_r+0x5ea>
 800ee7c:	4b05      	ldr	r3, [pc, #20]	; (800ee94 <_dtoa_r+0x614>)
 800ee7e:	f7f1 fb71 	bl	8000564 <__aeabi_dmul>
 800ee82:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ee86:	e7bd      	b.n	800ee04 <_dtoa_r+0x584>
 800ee88:	08010dd8 	.word	0x08010dd8
 800ee8c:	08010db0 	.word	0x08010db0
 800ee90:	3ff00000 	.word	0x3ff00000
 800ee94:	40240000 	.word	0x40240000
 800ee98:	401c0000 	.word	0x401c0000
 800ee9c:	40140000 	.word	0x40140000
 800eea0:	3fe00000 	.word	0x3fe00000
 800eea4:	9d06      	ldr	r5, [sp, #24]
 800eea6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800eeaa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800eeae:	4630      	mov	r0, r6
 800eeb0:	4639      	mov	r1, r7
 800eeb2:	f7f1 fc81 	bl	80007b8 <__aeabi_ddiv>
 800eeb6:	f7f1 fe05 	bl	8000ac4 <__aeabi_d2iz>
 800eeba:	4681      	mov	r9, r0
 800eebc:	f7f1 fae8 	bl	8000490 <__aeabi_i2d>
 800eec0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800eec4:	f7f1 fb4e 	bl	8000564 <__aeabi_dmul>
 800eec8:	4602      	mov	r2, r0
 800eeca:	460b      	mov	r3, r1
 800eecc:	4630      	mov	r0, r6
 800eece:	4639      	mov	r1, r7
 800eed0:	f7f1 f990 	bl	80001f4 <__aeabi_dsub>
 800eed4:	f109 0630 	add.w	r6, r9, #48	; 0x30
 800eed8:	f805 6b01 	strb.w	r6, [r5], #1
 800eedc:	9e06      	ldr	r6, [sp, #24]
 800eede:	4602      	mov	r2, r0
 800eee0:	1bae      	subs	r6, r5, r6
 800eee2:	45b0      	cmp	r8, r6
 800eee4:	460b      	mov	r3, r1
 800eee6:	d135      	bne.n	800ef54 <_dtoa_r+0x6d4>
 800eee8:	f7f1 f986 	bl	80001f8 <__adddf3>
 800eeec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800eef0:	4606      	mov	r6, r0
 800eef2:	460f      	mov	r7, r1
 800eef4:	f7f1 fdc6 	bl	8000a84 <__aeabi_dcmpgt>
 800eef8:	b9c8      	cbnz	r0, 800ef2e <_dtoa_r+0x6ae>
 800eefa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800eefe:	4630      	mov	r0, r6
 800ef00:	4639      	mov	r1, r7
 800ef02:	f7f1 fd97 	bl	8000a34 <__aeabi_dcmpeq>
 800ef06:	b110      	cbz	r0, 800ef0e <_dtoa_r+0x68e>
 800ef08:	f019 0f01 	tst.w	r9, #1
 800ef0c:	d10f      	bne.n	800ef2e <_dtoa_r+0x6ae>
 800ef0e:	4659      	mov	r1, fp
 800ef10:	4620      	mov	r0, r4
 800ef12:	f000 facc 	bl	800f4ae <_Bfree>
 800ef16:	2300      	movs	r3, #0
 800ef18:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ef1a:	702b      	strb	r3, [r5, #0]
 800ef1c:	f10a 0301 	add.w	r3, sl, #1
 800ef20:	6013      	str	r3, [r2, #0]
 800ef22:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	f43f acf3 	beq.w	800e910 <_dtoa_r+0x90>
 800ef2a:	601d      	str	r5, [r3, #0]
 800ef2c:	e4f0      	b.n	800e910 <_dtoa_r+0x90>
 800ef2e:	4657      	mov	r7, sl
 800ef30:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ef34:	1e6b      	subs	r3, r5, #1
 800ef36:	2a39      	cmp	r2, #57	; 0x39
 800ef38:	d106      	bne.n	800ef48 <_dtoa_r+0x6c8>
 800ef3a:	9a06      	ldr	r2, [sp, #24]
 800ef3c:	429a      	cmp	r2, r3
 800ef3e:	d107      	bne.n	800ef50 <_dtoa_r+0x6d0>
 800ef40:	2330      	movs	r3, #48	; 0x30
 800ef42:	7013      	strb	r3, [r2, #0]
 800ef44:	4613      	mov	r3, r2
 800ef46:	3701      	adds	r7, #1
 800ef48:	781a      	ldrb	r2, [r3, #0]
 800ef4a:	3201      	adds	r2, #1
 800ef4c:	701a      	strb	r2, [r3, #0]
 800ef4e:	e791      	b.n	800ee74 <_dtoa_r+0x5f4>
 800ef50:	461d      	mov	r5, r3
 800ef52:	e7ed      	b.n	800ef30 <_dtoa_r+0x6b0>
 800ef54:	2200      	movs	r2, #0
 800ef56:	4b99      	ldr	r3, [pc, #612]	; (800f1bc <_dtoa_r+0x93c>)
 800ef58:	f7f1 fb04 	bl	8000564 <__aeabi_dmul>
 800ef5c:	2200      	movs	r2, #0
 800ef5e:	2300      	movs	r3, #0
 800ef60:	4606      	mov	r6, r0
 800ef62:	460f      	mov	r7, r1
 800ef64:	f7f1 fd66 	bl	8000a34 <__aeabi_dcmpeq>
 800ef68:	2800      	cmp	r0, #0
 800ef6a:	d09e      	beq.n	800eeaa <_dtoa_r+0x62a>
 800ef6c:	e7cf      	b.n	800ef0e <_dtoa_r+0x68e>
 800ef6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ef70:	2a00      	cmp	r2, #0
 800ef72:	f000 8088 	beq.w	800f086 <_dtoa_r+0x806>
 800ef76:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800ef78:	2a01      	cmp	r2, #1
 800ef7a:	dc6d      	bgt.n	800f058 <_dtoa_r+0x7d8>
 800ef7c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ef7e:	2a00      	cmp	r2, #0
 800ef80:	d066      	beq.n	800f050 <_dtoa_r+0x7d0>
 800ef82:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ef86:	464d      	mov	r5, r9
 800ef88:	9e08      	ldr	r6, [sp, #32]
 800ef8a:	9a07      	ldr	r2, [sp, #28]
 800ef8c:	2101      	movs	r1, #1
 800ef8e:	441a      	add	r2, r3
 800ef90:	4620      	mov	r0, r4
 800ef92:	4499      	add	r9, r3
 800ef94:	9207      	str	r2, [sp, #28]
 800ef96:	f000 fb2a 	bl	800f5ee <__i2b>
 800ef9a:	4607      	mov	r7, r0
 800ef9c:	2d00      	cmp	r5, #0
 800ef9e:	dd0b      	ble.n	800efb8 <_dtoa_r+0x738>
 800efa0:	9b07      	ldr	r3, [sp, #28]
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	dd08      	ble.n	800efb8 <_dtoa_r+0x738>
 800efa6:	42ab      	cmp	r3, r5
 800efa8:	bfa8      	it	ge
 800efaa:	462b      	movge	r3, r5
 800efac:	9a07      	ldr	r2, [sp, #28]
 800efae:	eba9 0903 	sub.w	r9, r9, r3
 800efb2:	1aed      	subs	r5, r5, r3
 800efb4:	1ad3      	subs	r3, r2, r3
 800efb6:	9307      	str	r3, [sp, #28]
 800efb8:	9b08      	ldr	r3, [sp, #32]
 800efba:	b1eb      	cbz	r3, 800eff8 <_dtoa_r+0x778>
 800efbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d065      	beq.n	800f08e <_dtoa_r+0x80e>
 800efc2:	b18e      	cbz	r6, 800efe8 <_dtoa_r+0x768>
 800efc4:	4639      	mov	r1, r7
 800efc6:	4632      	mov	r2, r6
 800efc8:	4620      	mov	r0, r4
 800efca:	f000 fbaf 	bl	800f72c <__pow5mult>
 800efce:	465a      	mov	r2, fp
 800efd0:	4601      	mov	r1, r0
 800efd2:	4607      	mov	r7, r0
 800efd4:	4620      	mov	r0, r4
 800efd6:	f000 fb13 	bl	800f600 <__multiply>
 800efda:	4659      	mov	r1, fp
 800efdc:	900a      	str	r0, [sp, #40]	; 0x28
 800efde:	4620      	mov	r0, r4
 800efe0:	f000 fa65 	bl	800f4ae <_Bfree>
 800efe4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800efe6:	469b      	mov	fp, r3
 800efe8:	9b08      	ldr	r3, [sp, #32]
 800efea:	1b9a      	subs	r2, r3, r6
 800efec:	d004      	beq.n	800eff8 <_dtoa_r+0x778>
 800efee:	4659      	mov	r1, fp
 800eff0:	4620      	mov	r0, r4
 800eff2:	f000 fb9b 	bl	800f72c <__pow5mult>
 800eff6:	4683      	mov	fp, r0
 800eff8:	2101      	movs	r1, #1
 800effa:	4620      	mov	r0, r4
 800effc:	f000 faf7 	bl	800f5ee <__i2b>
 800f000:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f002:	4606      	mov	r6, r0
 800f004:	2b00      	cmp	r3, #0
 800f006:	f000 81c6 	beq.w	800f396 <_dtoa_r+0xb16>
 800f00a:	461a      	mov	r2, r3
 800f00c:	4601      	mov	r1, r0
 800f00e:	4620      	mov	r0, r4
 800f010:	f000 fb8c 	bl	800f72c <__pow5mult>
 800f014:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800f016:	4606      	mov	r6, r0
 800f018:	2b01      	cmp	r3, #1
 800f01a:	dc3e      	bgt.n	800f09a <_dtoa_r+0x81a>
 800f01c:	9b02      	ldr	r3, [sp, #8]
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d137      	bne.n	800f092 <_dtoa_r+0x812>
 800f022:	9b03      	ldr	r3, [sp, #12]
 800f024:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d134      	bne.n	800f096 <_dtoa_r+0x816>
 800f02c:	9b03      	ldr	r3, [sp, #12]
 800f02e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f032:	0d1b      	lsrs	r3, r3, #20
 800f034:	051b      	lsls	r3, r3, #20
 800f036:	b12b      	cbz	r3, 800f044 <_dtoa_r+0x7c4>
 800f038:	9b07      	ldr	r3, [sp, #28]
 800f03a:	f109 0901 	add.w	r9, r9, #1
 800f03e:	3301      	adds	r3, #1
 800f040:	9307      	str	r3, [sp, #28]
 800f042:	2301      	movs	r3, #1
 800f044:	9308      	str	r3, [sp, #32]
 800f046:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d128      	bne.n	800f09e <_dtoa_r+0x81e>
 800f04c:	2001      	movs	r0, #1
 800f04e:	e02e      	b.n	800f0ae <_dtoa_r+0x82e>
 800f050:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f052:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f056:	e796      	b.n	800ef86 <_dtoa_r+0x706>
 800f058:	9b08      	ldr	r3, [sp, #32]
 800f05a:	f108 36ff 	add.w	r6, r8, #4294967295
 800f05e:	42b3      	cmp	r3, r6
 800f060:	bfb7      	itett	lt
 800f062:	9b08      	ldrlt	r3, [sp, #32]
 800f064:	1b9e      	subge	r6, r3, r6
 800f066:	1af2      	sublt	r2, r6, r3
 800f068:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800f06a:	bfbf      	itttt	lt
 800f06c:	9608      	strlt	r6, [sp, #32]
 800f06e:	189b      	addlt	r3, r3, r2
 800f070:	930c      	strlt	r3, [sp, #48]	; 0x30
 800f072:	2600      	movlt	r6, #0
 800f074:	f1b8 0f00 	cmp.w	r8, #0
 800f078:	bfb9      	ittee	lt
 800f07a:	eba9 0508 	sublt.w	r5, r9, r8
 800f07e:	2300      	movlt	r3, #0
 800f080:	464d      	movge	r5, r9
 800f082:	4643      	movge	r3, r8
 800f084:	e781      	b.n	800ef8a <_dtoa_r+0x70a>
 800f086:	9e08      	ldr	r6, [sp, #32]
 800f088:	464d      	mov	r5, r9
 800f08a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800f08c:	e786      	b.n	800ef9c <_dtoa_r+0x71c>
 800f08e:	9a08      	ldr	r2, [sp, #32]
 800f090:	e7ad      	b.n	800efee <_dtoa_r+0x76e>
 800f092:	2300      	movs	r3, #0
 800f094:	e7d6      	b.n	800f044 <_dtoa_r+0x7c4>
 800f096:	9b02      	ldr	r3, [sp, #8]
 800f098:	e7d4      	b.n	800f044 <_dtoa_r+0x7c4>
 800f09a:	2300      	movs	r3, #0
 800f09c:	9308      	str	r3, [sp, #32]
 800f09e:	6933      	ldr	r3, [r6, #16]
 800f0a0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800f0a4:	6918      	ldr	r0, [r3, #16]
 800f0a6:	f000 fa54 	bl	800f552 <__hi0bits>
 800f0aa:	f1c0 0020 	rsb	r0, r0, #32
 800f0ae:	9b07      	ldr	r3, [sp, #28]
 800f0b0:	4418      	add	r0, r3
 800f0b2:	f010 001f 	ands.w	r0, r0, #31
 800f0b6:	d047      	beq.n	800f148 <_dtoa_r+0x8c8>
 800f0b8:	f1c0 0320 	rsb	r3, r0, #32
 800f0bc:	2b04      	cmp	r3, #4
 800f0be:	dd3b      	ble.n	800f138 <_dtoa_r+0x8b8>
 800f0c0:	9b07      	ldr	r3, [sp, #28]
 800f0c2:	f1c0 001c 	rsb	r0, r0, #28
 800f0c6:	4481      	add	r9, r0
 800f0c8:	4405      	add	r5, r0
 800f0ca:	4403      	add	r3, r0
 800f0cc:	9307      	str	r3, [sp, #28]
 800f0ce:	f1b9 0f00 	cmp.w	r9, #0
 800f0d2:	dd05      	ble.n	800f0e0 <_dtoa_r+0x860>
 800f0d4:	4659      	mov	r1, fp
 800f0d6:	464a      	mov	r2, r9
 800f0d8:	4620      	mov	r0, r4
 800f0da:	f000 fb75 	bl	800f7c8 <__lshift>
 800f0de:	4683      	mov	fp, r0
 800f0e0:	9b07      	ldr	r3, [sp, #28]
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	dd05      	ble.n	800f0f2 <_dtoa_r+0x872>
 800f0e6:	4631      	mov	r1, r6
 800f0e8:	461a      	mov	r2, r3
 800f0ea:	4620      	mov	r0, r4
 800f0ec:	f000 fb6c 	bl	800f7c8 <__lshift>
 800f0f0:	4606      	mov	r6, r0
 800f0f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f0f4:	b353      	cbz	r3, 800f14c <_dtoa_r+0x8cc>
 800f0f6:	4631      	mov	r1, r6
 800f0f8:	4658      	mov	r0, fp
 800f0fa:	f000 fbb9 	bl	800f870 <__mcmp>
 800f0fe:	2800      	cmp	r0, #0
 800f100:	da24      	bge.n	800f14c <_dtoa_r+0x8cc>
 800f102:	2300      	movs	r3, #0
 800f104:	4659      	mov	r1, fp
 800f106:	220a      	movs	r2, #10
 800f108:	4620      	mov	r0, r4
 800f10a:	f000 f9e7 	bl	800f4dc <__multadd>
 800f10e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f110:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f114:	4683      	mov	fp, r0
 800f116:	2b00      	cmp	r3, #0
 800f118:	f000 8144 	beq.w	800f3a4 <_dtoa_r+0xb24>
 800f11c:	2300      	movs	r3, #0
 800f11e:	4639      	mov	r1, r7
 800f120:	220a      	movs	r2, #10
 800f122:	4620      	mov	r0, r4
 800f124:	f000 f9da 	bl	800f4dc <__multadd>
 800f128:	9b04      	ldr	r3, [sp, #16]
 800f12a:	4607      	mov	r7, r0
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	dc4d      	bgt.n	800f1cc <_dtoa_r+0x94c>
 800f130:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800f132:	2b02      	cmp	r3, #2
 800f134:	dd4a      	ble.n	800f1cc <_dtoa_r+0x94c>
 800f136:	e011      	b.n	800f15c <_dtoa_r+0x8dc>
 800f138:	d0c9      	beq.n	800f0ce <_dtoa_r+0x84e>
 800f13a:	9a07      	ldr	r2, [sp, #28]
 800f13c:	331c      	adds	r3, #28
 800f13e:	441a      	add	r2, r3
 800f140:	4499      	add	r9, r3
 800f142:	441d      	add	r5, r3
 800f144:	4613      	mov	r3, r2
 800f146:	e7c1      	b.n	800f0cc <_dtoa_r+0x84c>
 800f148:	4603      	mov	r3, r0
 800f14a:	e7f6      	b.n	800f13a <_dtoa_r+0x8ba>
 800f14c:	f1b8 0f00 	cmp.w	r8, #0
 800f150:	dc36      	bgt.n	800f1c0 <_dtoa_r+0x940>
 800f152:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800f154:	2b02      	cmp	r3, #2
 800f156:	dd33      	ble.n	800f1c0 <_dtoa_r+0x940>
 800f158:	f8cd 8010 	str.w	r8, [sp, #16]
 800f15c:	9b04      	ldr	r3, [sp, #16]
 800f15e:	b963      	cbnz	r3, 800f17a <_dtoa_r+0x8fa>
 800f160:	4631      	mov	r1, r6
 800f162:	2205      	movs	r2, #5
 800f164:	4620      	mov	r0, r4
 800f166:	f000 f9b9 	bl	800f4dc <__multadd>
 800f16a:	4601      	mov	r1, r0
 800f16c:	4606      	mov	r6, r0
 800f16e:	4658      	mov	r0, fp
 800f170:	f000 fb7e 	bl	800f870 <__mcmp>
 800f174:	2800      	cmp	r0, #0
 800f176:	f73f add3 	bgt.w	800ed20 <_dtoa_r+0x4a0>
 800f17a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f17c:	9d06      	ldr	r5, [sp, #24]
 800f17e:	ea6f 0a03 	mvn.w	sl, r3
 800f182:	f04f 0900 	mov.w	r9, #0
 800f186:	4631      	mov	r1, r6
 800f188:	4620      	mov	r0, r4
 800f18a:	f000 f990 	bl	800f4ae <_Bfree>
 800f18e:	2f00      	cmp	r7, #0
 800f190:	f43f aebd 	beq.w	800ef0e <_dtoa_r+0x68e>
 800f194:	f1b9 0f00 	cmp.w	r9, #0
 800f198:	d005      	beq.n	800f1a6 <_dtoa_r+0x926>
 800f19a:	45b9      	cmp	r9, r7
 800f19c:	d003      	beq.n	800f1a6 <_dtoa_r+0x926>
 800f19e:	4649      	mov	r1, r9
 800f1a0:	4620      	mov	r0, r4
 800f1a2:	f000 f984 	bl	800f4ae <_Bfree>
 800f1a6:	4639      	mov	r1, r7
 800f1a8:	4620      	mov	r0, r4
 800f1aa:	f000 f980 	bl	800f4ae <_Bfree>
 800f1ae:	e6ae      	b.n	800ef0e <_dtoa_r+0x68e>
 800f1b0:	2600      	movs	r6, #0
 800f1b2:	4637      	mov	r7, r6
 800f1b4:	e7e1      	b.n	800f17a <_dtoa_r+0x8fa>
 800f1b6:	46ba      	mov	sl, r7
 800f1b8:	4637      	mov	r7, r6
 800f1ba:	e5b1      	b.n	800ed20 <_dtoa_r+0x4a0>
 800f1bc:	40240000 	.word	0x40240000
 800f1c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f1c2:	f8cd 8010 	str.w	r8, [sp, #16]
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	f000 80f3 	beq.w	800f3b2 <_dtoa_r+0xb32>
 800f1cc:	2d00      	cmp	r5, #0
 800f1ce:	dd05      	ble.n	800f1dc <_dtoa_r+0x95c>
 800f1d0:	4639      	mov	r1, r7
 800f1d2:	462a      	mov	r2, r5
 800f1d4:	4620      	mov	r0, r4
 800f1d6:	f000 faf7 	bl	800f7c8 <__lshift>
 800f1da:	4607      	mov	r7, r0
 800f1dc:	9b08      	ldr	r3, [sp, #32]
 800f1de:	2b00      	cmp	r3, #0
 800f1e0:	d04c      	beq.n	800f27c <_dtoa_r+0x9fc>
 800f1e2:	6879      	ldr	r1, [r7, #4]
 800f1e4:	4620      	mov	r0, r4
 800f1e6:	f000 f92e 	bl	800f446 <_Balloc>
 800f1ea:	4605      	mov	r5, r0
 800f1ec:	693a      	ldr	r2, [r7, #16]
 800f1ee:	f107 010c 	add.w	r1, r7, #12
 800f1f2:	3202      	adds	r2, #2
 800f1f4:	0092      	lsls	r2, r2, #2
 800f1f6:	300c      	adds	r0, #12
 800f1f8:	f000 f91a 	bl	800f430 <memcpy>
 800f1fc:	2201      	movs	r2, #1
 800f1fe:	4629      	mov	r1, r5
 800f200:	4620      	mov	r0, r4
 800f202:	f000 fae1 	bl	800f7c8 <__lshift>
 800f206:	46b9      	mov	r9, r7
 800f208:	4607      	mov	r7, r0
 800f20a:	9b06      	ldr	r3, [sp, #24]
 800f20c:	9307      	str	r3, [sp, #28]
 800f20e:	9b02      	ldr	r3, [sp, #8]
 800f210:	f003 0301 	and.w	r3, r3, #1
 800f214:	9308      	str	r3, [sp, #32]
 800f216:	4631      	mov	r1, r6
 800f218:	4658      	mov	r0, fp
 800f21a:	f7ff faa2 	bl	800e762 <quorem>
 800f21e:	4649      	mov	r1, r9
 800f220:	4605      	mov	r5, r0
 800f222:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800f226:	4658      	mov	r0, fp
 800f228:	f000 fb22 	bl	800f870 <__mcmp>
 800f22c:	463a      	mov	r2, r7
 800f22e:	9002      	str	r0, [sp, #8]
 800f230:	4631      	mov	r1, r6
 800f232:	4620      	mov	r0, r4
 800f234:	f000 fb36 	bl	800f8a4 <__mdiff>
 800f238:	68c3      	ldr	r3, [r0, #12]
 800f23a:	4602      	mov	r2, r0
 800f23c:	bb03      	cbnz	r3, 800f280 <_dtoa_r+0xa00>
 800f23e:	4601      	mov	r1, r0
 800f240:	9009      	str	r0, [sp, #36]	; 0x24
 800f242:	4658      	mov	r0, fp
 800f244:	f000 fb14 	bl	800f870 <__mcmp>
 800f248:	4603      	mov	r3, r0
 800f24a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f24c:	4611      	mov	r1, r2
 800f24e:	4620      	mov	r0, r4
 800f250:	9309      	str	r3, [sp, #36]	; 0x24
 800f252:	f000 f92c 	bl	800f4ae <_Bfree>
 800f256:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f258:	b9a3      	cbnz	r3, 800f284 <_dtoa_r+0xa04>
 800f25a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800f25c:	b992      	cbnz	r2, 800f284 <_dtoa_r+0xa04>
 800f25e:	9a08      	ldr	r2, [sp, #32]
 800f260:	b982      	cbnz	r2, 800f284 <_dtoa_r+0xa04>
 800f262:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800f266:	d029      	beq.n	800f2bc <_dtoa_r+0xa3c>
 800f268:	9b02      	ldr	r3, [sp, #8]
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	dd01      	ble.n	800f272 <_dtoa_r+0x9f2>
 800f26e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800f272:	9b07      	ldr	r3, [sp, #28]
 800f274:	1c5d      	adds	r5, r3, #1
 800f276:	f883 8000 	strb.w	r8, [r3]
 800f27a:	e784      	b.n	800f186 <_dtoa_r+0x906>
 800f27c:	4638      	mov	r0, r7
 800f27e:	e7c2      	b.n	800f206 <_dtoa_r+0x986>
 800f280:	2301      	movs	r3, #1
 800f282:	e7e3      	b.n	800f24c <_dtoa_r+0x9cc>
 800f284:	9a02      	ldr	r2, [sp, #8]
 800f286:	2a00      	cmp	r2, #0
 800f288:	db04      	blt.n	800f294 <_dtoa_r+0xa14>
 800f28a:	d123      	bne.n	800f2d4 <_dtoa_r+0xa54>
 800f28c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800f28e:	bb0a      	cbnz	r2, 800f2d4 <_dtoa_r+0xa54>
 800f290:	9a08      	ldr	r2, [sp, #32]
 800f292:	b9fa      	cbnz	r2, 800f2d4 <_dtoa_r+0xa54>
 800f294:	2b00      	cmp	r3, #0
 800f296:	ddec      	ble.n	800f272 <_dtoa_r+0x9f2>
 800f298:	4659      	mov	r1, fp
 800f29a:	2201      	movs	r2, #1
 800f29c:	4620      	mov	r0, r4
 800f29e:	f000 fa93 	bl	800f7c8 <__lshift>
 800f2a2:	4631      	mov	r1, r6
 800f2a4:	4683      	mov	fp, r0
 800f2a6:	f000 fae3 	bl	800f870 <__mcmp>
 800f2aa:	2800      	cmp	r0, #0
 800f2ac:	dc03      	bgt.n	800f2b6 <_dtoa_r+0xa36>
 800f2ae:	d1e0      	bne.n	800f272 <_dtoa_r+0x9f2>
 800f2b0:	f018 0f01 	tst.w	r8, #1
 800f2b4:	d0dd      	beq.n	800f272 <_dtoa_r+0x9f2>
 800f2b6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800f2ba:	d1d8      	bne.n	800f26e <_dtoa_r+0x9ee>
 800f2bc:	9b07      	ldr	r3, [sp, #28]
 800f2be:	9a07      	ldr	r2, [sp, #28]
 800f2c0:	1c5d      	adds	r5, r3, #1
 800f2c2:	2339      	movs	r3, #57	; 0x39
 800f2c4:	7013      	strb	r3, [r2, #0]
 800f2c6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f2ca:	1e6a      	subs	r2, r5, #1
 800f2cc:	2b39      	cmp	r3, #57	; 0x39
 800f2ce:	d04d      	beq.n	800f36c <_dtoa_r+0xaec>
 800f2d0:	3301      	adds	r3, #1
 800f2d2:	e052      	b.n	800f37a <_dtoa_r+0xafa>
 800f2d4:	9a07      	ldr	r2, [sp, #28]
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	f102 0501 	add.w	r5, r2, #1
 800f2dc:	dd06      	ble.n	800f2ec <_dtoa_r+0xa6c>
 800f2de:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800f2e2:	d0eb      	beq.n	800f2bc <_dtoa_r+0xa3c>
 800f2e4:	f108 0801 	add.w	r8, r8, #1
 800f2e8:	9b07      	ldr	r3, [sp, #28]
 800f2ea:	e7c4      	b.n	800f276 <_dtoa_r+0x9f6>
 800f2ec:	9b06      	ldr	r3, [sp, #24]
 800f2ee:	9a04      	ldr	r2, [sp, #16]
 800f2f0:	1aeb      	subs	r3, r5, r3
 800f2f2:	4293      	cmp	r3, r2
 800f2f4:	f805 8c01 	strb.w	r8, [r5, #-1]
 800f2f8:	d021      	beq.n	800f33e <_dtoa_r+0xabe>
 800f2fa:	4659      	mov	r1, fp
 800f2fc:	2300      	movs	r3, #0
 800f2fe:	220a      	movs	r2, #10
 800f300:	4620      	mov	r0, r4
 800f302:	f000 f8eb 	bl	800f4dc <__multadd>
 800f306:	45b9      	cmp	r9, r7
 800f308:	4683      	mov	fp, r0
 800f30a:	f04f 0300 	mov.w	r3, #0
 800f30e:	f04f 020a 	mov.w	r2, #10
 800f312:	4649      	mov	r1, r9
 800f314:	4620      	mov	r0, r4
 800f316:	d105      	bne.n	800f324 <_dtoa_r+0xaa4>
 800f318:	f000 f8e0 	bl	800f4dc <__multadd>
 800f31c:	4681      	mov	r9, r0
 800f31e:	4607      	mov	r7, r0
 800f320:	9507      	str	r5, [sp, #28]
 800f322:	e778      	b.n	800f216 <_dtoa_r+0x996>
 800f324:	f000 f8da 	bl	800f4dc <__multadd>
 800f328:	4639      	mov	r1, r7
 800f32a:	4681      	mov	r9, r0
 800f32c:	2300      	movs	r3, #0
 800f32e:	220a      	movs	r2, #10
 800f330:	4620      	mov	r0, r4
 800f332:	f000 f8d3 	bl	800f4dc <__multadd>
 800f336:	4607      	mov	r7, r0
 800f338:	e7f2      	b.n	800f320 <_dtoa_r+0xaa0>
 800f33a:	f04f 0900 	mov.w	r9, #0
 800f33e:	4659      	mov	r1, fp
 800f340:	2201      	movs	r2, #1
 800f342:	4620      	mov	r0, r4
 800f344:	f000 fa40 	bl	800f7c8 <__lshift>
 800f348:	4631      	mov	r1, r6
 800f34a:	4683      	mov	fp, r0
 800f34c:	f000 fa90 	bl	800f870 <__mcmp>
 800f350:	2800      	cmp	r0, #0
 800f352:	dcb8      	bgt.n	800f2c6 <_dtoa_r+0xa46>
 800f354:	d102      	bne.n	800f35c <_dtoa_r+0xadc>
 800f356:	f018 0f01 	tst.w	r8, #1
 800f35a:	d1b4      	bne.n	800f2c6 <_dtoa_r+0xa46>
 800f35c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f360:	1e6a      	subs	r2, r5, #1
 800f362:	2b30      	cmp	r3, #48	; 0x30
 800f364:	f47f af0f 	bne.w	800f186 <_dtoa_r+0x906>
 800f368:	4615      	mov	r5, r2
 800f36a:	e7f7      	b.n	800f35c <_dtoa_r+0xadc>
 800f36c:	9b06      	ldr	r3, [sp, #24]
 800f36e:	4293      	cmp	r3, r2
 800f370:	d105      	bne.n	800f37e <_dtoa_r+0xafe>
 800f372:	2331      	movs	r3, #49	; 0x31
 800f374:	9a06      	ldr	r2, [sp, #24]
 800f376:	f10a 0a01 	add.w	sl, sl, #1
 800f37a:	7013      	strb	r3, [r2, #0]
 800f37c:	e703      	b.n	800f186 <_dtoa_r+0x906>
 800f37e:	4615      	mov	r5, r2
 800f380:	e7a1      	b.n	800f2c6 <_dtoa_r+0xa46>
 800f382:	4b17      	ldr	r3, [pc, #92]	; (800f3e0 <_dtoa_r+0xb60>)
 800f384:	f7ff bae1 	b.w	800e94a <_dtoa_r+0xca>
 800f388:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	f47f aabb 	bne.w	800e906 <_dtoa_r+0x86>
 800f390:	4b14      	ldr	r3, [pc, #80]	; (800f3e4 <_dtoa_r+0xb64>)
 800f392:	f7ff bada 	b.w	800e94a <_dtoa_r+0xca>
 800f396:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800f398:	2b01      	cmp	r3, #1
 800f39a:	f77f ae3f 	ble.w	800f01c <_dtoa_r+0x79c>
 800f39e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f3a0:	9308      	str	r3, [sp, #32]
 800f3a2:	e653      	b.n	800f04c <_dtoa_r+0x7cc>
 800f3a4:	9b04      	ldr	r3, [sp, #16]
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	dc03      	bgt.n	800f3b2 <_dtoa_r+0xb32>
 800f3aa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800f3ac:	2b02      	cmp	r3, #2
 800f3ae:	f73f aed5 	bgt.w	800f15c <_dtoa_r+0x8dc>
 800f3b2:	9d06      	ldr	r5, [sp, #24]
 800f3b4:	4631      	mov	r1, r6
 800f3b6:	4658      	mov	r0, fp
 800f3b8:	f7ff f9d3 	bl	800e762 <quorem>
 800f3bc:	9b06      	ldr	r3, [sp, #24]
 800f3be:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800f3c2:	f805 8b01 	strb.w	r8, [r5], #1
 800f3c6:	9a04      	ldr	r2, [sp, #16]
 800f3c8:	1aeb      	subs	r3, r5, r3
 800f3ca:	429a      	cmp	r2, r3
 800f3cc:	ddb5      	ble.n	800f33a <_dtoa_r+0xaba>
 800f3ce:	4659      	mov	r1, fp
 800f3d0:	2300      	movs	r3, #0
 800f3d2:	220a      	movs	r2, #10
 800f3d4:	4620      	mov	r0, r4
 800f3d6:	f000 f881 	bl	800f4dc <__multadd>
 800f3da:	4683      	mov	fp, r0
 800f3dc:	e7ea      	b.n	800f3b4 <_dtoa_r+0xb34>
 800f3de:	bf00      	nop
 800f3e0:	08010c56 	.word	0x08010c56
 800f3e4:	08010da0 	.word	0x08010da0

0800f3e8 <_localeconv_r>:
 800f3e8:	4b04      	ldr	r3, [pc, #16]	; (800f3fc <_localeconv_r+0x14>)
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	6a18      	ldr	r0, [r3, #32]
 800f3ee:	4b04      	ldr	r3, [pc, #16]	; (800f400 <_localeconv_r+0x18>)
 800f3f0:	2800      	cmp	r0, #0
 800f3f2:	bf08      	it	eq
 800f3f4:	4618      	moveq	r0, r3
 800f3f6:	30f0      	adds	r0, #240	; 0xf0
 800f3f8:	4770      	bx	lr
 800f3fa:	bf00      	nop
 800f3fc:	20000060 	.word	0x20000060
 800f400:	200000c4 	.word	0x200000c4

0800f404 <malloc>:
 800f404:	4b02      	ldr	r3, [pc, #8]	; (800f410 <malloc+0xc>)
 800f406:	4601      	mov	r1, r0
 800f408:	6818      	ldr	r0, [r3, #0]
 800f40a:	f000 bb53 	b.w	800fab4 <_malloc_r>
 800f40e:	bf00      	nop
 800f410:	20000060 	.word	0x20000060

0800f414 <memchr>:
 800f414:	b510      	push	{r4, lr}
 800f416:	b2c9      	uxtb	r1, r1
 800f418:	4402      	add	r2, r0
 800f41a:	4290      	cmp	r0, r2
 800f41c:	4603      	mov	r3, r0
 800f41e:	d101      	bne.n	800f424 <memchr+0x10>
 800f420:	2300      	movs	r3, #0
 800f422:	e003      	b.n	800f42c <memchr+0x18>
 800f424:	781c      	ldrb	r4, [r3, #0]
 800f426:	3001      	adds	r0, #1
 800f428:	428c      	cmp	r4, r1
 800f42a:	d1f6      	bne.n	800f41a <memchr+0x6>
 800f42c:	4618      	mov	r0, r3
 800f42e:	bd10      	pop	{r4, pc}

0800f430 <memcpy>:
 800f430:	b510      	push	{r4, lr}
 800f432:	1e43      	subs	r3, r0, #1
 800f434:	440a      	add	r2, r1
 800f436:	4291      	cmp	r1, r2
 800f438:	d100      	bne.n	800f43c <memcpy+0xc>
 800f43a:	bd10      	pop	{r4, pc}
 800f43c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f440:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f444:	e7f7      	b.n	800f436 <memcpy+0x6>

0800f446 <_Balloc>:
 800f446:	b570      	push	{r4, r5, r6, lr}
 800f448:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f44a:	4604      	mov	r4, r0
 800f44c:	460e      	mov	r6, r1
 800f44e:	b93d      	cbnz	r5, 800f460 <_Balloc+0x1a>
 800f450:	2010      	movs	r0, #16
 800f452:	f7ff ffd7 	bl	800f404 <malloc>
 800f456:	6260      	str	r0, [r4, #36]	; 0x24
 800f458:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f45c:	6005      	str	r5, [r0, #0]
 800f45e:	60c5      	str	r5, [r0, #12]
 800f460:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800f462:	68eb      	ldr	r3, [r5, #12]
 800f464:	b183      	cbz	r3, 800f488 <_Balloc+0x42>
 800f466:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f468:	68db      	ldr	r3, [r3, #12]
 800f46a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800f46e:	b9b8      	cbnz	r0, 800f4a0 <_Balloc+0x5a>
 800f470:	2101      	movs	r1, #1
 800f472:	fa01 f506 	lsl.w	r5, r1, r6
 800f476:	1d6a      	adds	r2, r5, #5
 800f478:	0092      	lsls	r2, r2, #2
 800f47a:	4620      	mov	r0, r4
 800f47c:	f000 fabf 	bl	800f9fe <_calloc_r>
 800f480:	b160      	cbz	r0, 800f49c <_Balloc+0x56>
 800f482:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800f486:	e00e      	b.n	800f4a6 <_Balloc+0x60>
 800f488:	2221      	movs	r2, #33	; 0x21
 800f48a:	2104      	movs	r1, #4
 800f48c:	4620      	mov	r0, r4
 800f48e:	f000 fab6 	bl	800f9fe <_calloc_r>
 800f492:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f494:	60e8      	str	r0, [r5, #12]
 800f496:	68db      	ldr	r3, [r3, #12]
 800f498:	2b00      	cmp	r3, #0
 800f49a:	d1e4      	bne.n	800f466 <_Balloc+0x20>
 800f49c:	2000      	movs	r0, #0
 800f49e:	bd70      	pop	{r4, r5, r6, pc}
 800f4a0:	6802      	ldr	r2, [r0, #0]
 800f4a2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800f4a6:	2300      	movs	r3, #0
 800f4a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f4ac:	e7f7      	b.n	800f49e <_Balloc+0x58>

0800f4ae <_Bfree>:
 800f4ae:	b570      	push	{r4, r5, r6, lr}
 800f4b0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800f4b2:	4606      	mov	r6, r0
 800f4b4:	460d      	mov	r5, r1
 800f4b6:	b93c      	cbnz	r4, 800f4c8 <_Bfree+0x1a>
 800f4b8:	2010      	movs	r0, #16
 800f4ba:	f7ff ffa3 	bl	800f404 <malloc>
 800f4be:	6270      	str	r0, [r6, #36]	; 0x24
 800f4c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f4c4:	6004      	str	r4, [r0, #0]
 800f4c6:	60c4      	str	r4, [r0, #12]
 800f4c8:	b13d      	cbz	r5, 800f4da <_Bfree+0x2c>
 800f4ca:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800f4cc:	686a      	ldr	r2, [r5, #4]
 800f4ce:	68db      	ldr	r3, [r3, #12]
 800f4d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f4d4:	6029      	str	r1, [r5, #0]
 800f4d6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800f4da:	bd70      	pop	{r4, r5, r6, pc}

0800f4dc <__multadd>:
 800f4dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f4e0:	461f      	mov	r7, r3
 800f4e2:	4606      	mov	r6, r0
 800f4e4:	460c      	mov	r4, r1
 800f4e6:	2300      	movs	r3, #0
 800f4e8:	690d      	ldr	r5, [r1, #16]
 800f4ea:	f101 0c14 	add.w	ip, r1, #20
 800f4ee:	f8dc 0000 	ldr.w	r0, [ip]
 800f4f2:	3301      	adds	r3, #1
 800f4f4:	b281      	uxth	r1, r0
 800f4f6:	fb02 7101 	mla	r1, r2, r1, r7
 800f4fa:	0c00      	lsrs	r0, r0, #16
 800f4fc:	0c0f      	lsrs	r7, r1, #16
 800f4fe:	fb02 7000 	mla	r0, r2, r0, r7
 800f502:	b289      	uxth	r1, r1
 800f504:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800f508:	429d      	cmp	r5, r3
 800f50a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800f50e:	f84c 1b04 	str.w	r1, [ip], #4
 800f512:	dcec      	bgt.n	800f4ee <__multadd+0x12>
 800f514:	b1d7      	cbz	r7, 800f54c <__multadd+0x70>
 800f516:	68a3      	ldr	r3, [r4, #8]
 800f518:	42ab      	cmp	r3, r5
 800f51a:	dc12      	bgt.n	800f542 <__multadd+0x66>
 800f51c:	6861      	ldr	r1, [r4, #4]
 800f51e:	4630      	mov	r0, r6
 800f520:	3101      	adds	r1, #1
 800f522:	f7ff ff90 	bl	800f446 <_Balloc>
 800f526:	4680      	mov	r8, r0
 800f528:	6922      	ldr	r2, [r4, #16]
 800f52a:	f104 010c 	add.w	r1, r4, #12
 800f52e:	3202      	adds	r2, #2
 800f530:	0092      	lsls	r2, r2, #2
 800f532:	300c      	adds	r0, #12
 800f534:	f7ff ff7c 	bl	800f430 <memcpy>
 800f538:	4621      	mov	r1, r4
 800f53a:	4630      	mov	r0, r6
 800f53c:	f7ff ffb7 	bl	800f4ae <_Bfree>
 800f540:	4644      	mov	r4, r8
 800f542:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f546:	3501      	adds	r5, #1
 800f548:	615f      	str	r7, [r3, #20]
 800f54a:	6125      	str	r5, [r4, #16]
 800f54c:	4620      	mov	r0, r4
 800f54e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800f552 <__hi0bits>:
 800f552:	0c02      	lsrs	r2, r0, #16
 800f554:	0412      	lsls	r2, r2, #16
 800f556:	4603      	mov	r3, r0
 800f558:	b9b2      	cbnz	r2, 800f588 <__hi0bits+0x36>
 800f55a:	0403      	lsls	r3, r0, #16
 800f55c:	2010      	movs	r0, #16
 800f55e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800f562:	bf04      	itt	eq
 800f564:	021b      	lsleq	r3, r3, #8
 800f566:	3008      	addeq	r0, #8
 800f568:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800f56c:	bf04      	itt	eq
 800f56e:	011b      	lsleq	r3, r3, #4
 800f570:	3004      	addeq	r0, #4
 800f572:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800f576:	bf04      	itt	eq
 800f578:	009b      	lsleq	r3, r3, #2
 800f57a:	3002      	addeq	r0, #2
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	db06      	blt.n	800f58e <__hi0bits+0x3c>
 800f580:	005b      	lsls	r3, r3, #1
 800f582:	d503      	bpl.n	800f58c <__hi0bits+0x3a>
 800f584:	3001      	adds	r0, #1
 800f586:	4770      	bx	lr
 800f588:	2000      	movs	r0, #0
 800f58a:	e7e8      	b.n	800f55e <__hi0bits+0xc>
 800f58c:	2020      	movs	r0, #32
 800f58e:	4770      	bx	lr

0800f590 <__lo0bits>:
 800f590:	6803      	ldr	r3, [r0, #0]
 800f592:	4601      	mov	r1, r0
 800f594:	f013 0207 	ands.w	r2, r3, #7
 800f598:	d00b      	beq.n	800f5b2 <__lo0bits+0x22>
 800f59a:	07da      	lsls	r2, r3, #31
 800f59c:	d423      	bmi.n	800f5e6 <__lo0bits+0x56>
 800f59e:	0798      	lsls	r0, r3, #30
 800f5a0:	bf49      	itett	mi
 800f5a2:	085b      	lsrmi	r3, r3, #1
 800f5a4:	089b      	lsrpl	r3, r3, #2
 800f5a6:	2001      	movmi	r0, #1
 800f5a8:	600b      	strmi	r3, [r1, #0]
 800f5aa:	bf5c      	itt	pl
 800f5ac:	600b      	strpl	r3, [r1, #0]
 800f5ae:	2002      	movpl	r0, #2
 800f5b0:	4770      	bx	lr
 800f5b2:	b298      	uxth	r0, r3
 800f5b4:	b9a8      	cbnz	r0, 800f5e2 <__lo0bits+0x52>
 800f5b6:	2010      	movs	r0, #16
 800f5b8:	0c1b      	lsrs	r3, r3, #16
 800f5ba:	f013 0fff 	tst.w	r3, #255	; 0xff
 800f5be:	bf04      	itt	eq
 800f5c0:	0a1b      	lsreq	r3, r3, #8
 800f5c2:	3008      	addeq	r0, #8
 800f5c4:	071a      	lsls	r2, r3, #28
 800f5c6:	bf04      	itt	eq
 800f5c8:	091b      	lsreq	r3, r3, #4
 800f5ca:	3004      	addeq	r0, #4
 800f5cc:	079a      	lsls	r2, r3, #30
 800f5ce:	bf04      	itt	eq
 800f5d0:	089b      	lsreq	r3, r3, #2
 800f5d2:	3002      	addeq	r0, #2
 800f5d4:	07da      	lsls	r2, r3, #31
 800f5d6:	d402      	bmi.n	800f5de <__lo0bits+0x4e>
 800f5d8:	085b      	lsrs	r3, r3, #1
 800f5da:	d006      	beq.n	800f5ea <__lo0bits+0x5a>
 800f5dc:	3001      	adds	r0, #1
 800f5de:	600b      	str	r3, [r1, #0]
 800f5e0:	4770      	bx	lr
 800f5e2:	4610      	mov	r0, r2
 800f5e4:	e7e9      	b.n	800f5ba <__lo0bits+0x2a>
 800f5e6:	2000      	movs	r0, #0
 800f5e8:	4770      	bx	lr
 800f5ea:	2020      	movs	r0, #32
 800f5ec:	4770      	bx	lr

0800f5ee <__i2b>:
 800f5ee:	b510      	push	{r4, lr}
 800f5f0:	460c      	mov	r4, r1
 800f5f2:	2101      	movs	r1, #1
 800f5f4:	f7ff ff27 	bl	800f446 <_Balloc>
 800f5f8:	2201      	movs	r2, #1
 800f5fa:	6144      	str	r4, [r0, #20]
 800f5fc:	6102      	str	r2, [r0, #16]
 800f5fe:	bd10      	pop	{r4, pc}

0800f600 <__multiply>:
 800f600:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f604:	4614      	mov	r4, r2
 800f606:	690a      	ldr	r2, [r1, #16]
 800f608:	6923      	ldr	r3, [r4, #16]
 800f60a:	4688      	mov	r8, r1
 800f60c:	429a      	cmp	r2, r3
 800f60e:	bfbe      	ittt	lt
 800f610:	460b      	movlt	r3, r1
 800f612:	46a0      	movlt	r8, r4
 800f614:	461c      	movlt	r4, r3
 800f616:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f61a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800f61e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f622:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f626:	eb07 0609 	add.w	r6, r7, r9
 800f62a:	42b3      	cmp	r3, r6
 800f62c:	bfb8      	it	lt
 800f62e:	3101      	addlt	r1, #1
 800f630:	f7ff ff09 	bl	800f446 <_Balloc>
 800f634:	f100 0514 	add.w	r5, r0, #20
 800f638:	462b      	mov	r3, r5
 800f63a:	2200      	movs	r2, #0
 800f63c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800f640:	4573      	cmp	r3, lr
 800f642:	d316      	bcc.n	800f672 <__multiply+0x72>
 800f644:	f104 0214 	add.w	r2, r4, #20
 800f648:	f108 0114 	add.w	r1, r8, #20
 800f64c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800f650:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800f654:	9300      	str	r3, [sp, #0]
 800f656:	9b00      	ldr	r3, [sp, #0]
 800f658:	9201      	str	r2, [sp, #4]
 800f65a:	4293      	cmp	r3, r2
 800f65c:	d80c      	bhi.n	800f678 <__multiply+0x78>
 800f65e:	2e00      	cmp	r6, #0
 800f660:	dd03      	ble.n	800f66a <__multiply+0x6a>
 800f662:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f666:	2b00      	cmp	r3, #0
 800f668:	d05d      	beq.n	800f726 <__multiply+0x126>
 800f66a:	6106      	str	r6, [r0, #16]
 800f66c:	b003      	add	sp, #12
 800f66e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f672:	f843 2b04 	str.w	r2, [r3], #4
 800f676:	e7e3      	b.n	800f640 <__multiply+0x40>
 800f678:	f8b2 b000 	ldrh.w	fp, [r2]
 800f67c:	f1bb 0f00 	cmp.w	fp, #0
 800f680:	d023      	beq.n	800f6ca <__multiply+0xca>
 800f682:	4689      	mov	r9, r1
 800f684:	46ac      	mov	ip, r5
 800f686:	f04f 0800 	mov.w	r8, #0
 800f68a:	f859 4b04 	ldr.w	r4, [r9], #4
 800f68e:	f8dc a000 	ldr.w	sl, [ip]
 800f692:	b2a3      	uxth	r3, r4
 800f694:	fa1f fa8a 	uxth.w	sl, sl
 800f698:	fb0b a303 	mla	r3, fp, r3, sl
 800f69c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800f6a0:	f8dc 4000 	ldr.w	r4, [ip]
 800f6a4:	4443      	add	r3, r8
 800f6a6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800f6aa:	fb0b 840a 	mla	r4, fp, sl, r8
 800f6ae:	46e2      	mov	sl, ip
 800f6b0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800f6b4:	b29b      	uxth	r3, r3
 800f6b6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800f6ba:	454f      	cmp	r7, r9
 800f6bc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800f6c0:	f84a 3b04 	str.w	r3, [sl], #4
 800f6c4:	d82b      	bhi.n	800f71e <__multiply+0x11e>
 800f6c6:	f8cc 8004 	str.w	r8, [ip, #4]
 800f6ca:	9b01      	ldr	r3, [sp, #4]
 800f6cc:	3204      	adds	r2, #4
 800f6ce:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800f6d2:	f1ba 0f00 	cmp.w	sl, #0
 800f6d6:	d020      	beq.n	800f71a <__multiply+0x11a>
 800f6d8:	4689      	mov	r9, r1
 800f6da:	46a8      	mov	r8, r5
 800f6dc:	f04f 0b00 	mov.w	fp, #0
 800f6e0:	682b      	ldr	r3, [r5, #0]
 800f6e2:	f8b9 c000 	ldrh.w	ip, [r9]
 800f6e6:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800f6ea:	b29b      	uxth	r3, r3
 800f6ec:	fb0a 440c 	mla	r4, sl, ip, r4
 800f6f0:	46c4      	mov	ip, r8
 800f6f2:	445c      	add	r4, fp
 800f6f4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800f6f8:	f84c 3b04 	str.w	r3, [ip], #4
 800f6fc:	f859 3b04 	ldr.w	r3, [r9], #4
 800f700:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800f704:	0c1b      	lsrs	r3, r3, #16
 800f706:	fb0a b303 	mla	r3, sl, r3, fp
 800f70a:	454f      	cmp	r7, r9
 800f70c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800f710:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800f714:	d805      	bhi.n	800f722 <__multiply+0x122>
 800f716:	f8c8 3004 	str.w	r3, [r8, #4]
 800f71a:	3504      	adds	r5, #4
 800f71c:	e79b      	b.n	800f656 <__multiply+0x56>
 800f71e:	46d4      	mov	ip, sl
 800f720:	e7b3      	b.n	800f68a <__multiply+0x8a>
 800f722:	46e0      	mov	r8, ip
 800f724:	e7dd      	b.n	800f6e2 <__multiply+0xe2>
 800f726:	3e01      	subs	r6, #1
 800f728:	e799      	b.n	800f65e <__multiply+0x5e>
	...

0800f72c <__pow5mult>:
 800f72c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f730:	4615      	mov	r5, r2
 800f732:	f012 0203 	ands.w	r2, r2, #3
 800f736:	4606      	mov	r6, r0
 800f738:	460f      	mov	r7, r1
 800f73a:	d007      	beq.n	800f74c <__pow5mult+0x20>
 800f73c:	4c21      	ldr	r4, [pc, #132]	; (800f7c4 <__pow5mult+0x98>)
 800f73e:	3a01      	subs	r2, #1
 800f740:	2300      	movs	r3, #0
 800f742:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f746:	f7ff fec9 	bl	800f4dc <__multadd>
 800f74a:	4607      	mov	r7, r0
 800f74c:	10ad      	asrs	r5, r5, #2
 800f74e:	d035      	beq.n	800f7bc <__pow5mult+0x90>
 800f750:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f752:	b93c      	cbnz	r4, 800f764 <__pow5mult+0x38>
 800f754:	2010      	movs	r0, #16
 800f756:	f7ff fe55 	bl	800f404 <malloc>
 800f75a:	6270      	str	r0, [r6, #36]	; 0x24
 800f75c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f760:	6004      	str	r4, [r0, #0]
 800f762:	60c4      	str	r4, [r0, #12]
 800f764:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f768:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f76c:	b94c      	cbnz	r4, 800f782 <__pow5mult+0x56>
 800f76e:	f240 2171 	movw	r1, #625	; 0x271
 800f772:	4630      	mov	r0, r6
 800f774:	f7ff ff3b 	bl	800f5ee <__i2b>
 800f778:	2300      	movs	r3, #0
 800f77a:	4604      	mov	r4, r0
 800f77c:	f8c8 0008 	str.w	r0, [r8, #8]
 800f780:	6003      	str	r3, [r0, #0]
 800f782:	f04f 0800 	mov.w	r8, #0
 800f786:	07eb      	lsls	r3, r5, #31
 800f788:	d50a      	bpl.n	800f7a0 <__pow5mult+0x74>
 800f78a:	4639      	mov	r1, r7
 800f78c:	4622      	mov	r2, r4
 800f78e:	4630      	mov	r0, r6
 800f790:	f7ff ff36 	bl	800f600 <__multiply>
 800f794:	4681      	mov	r9, r0
 800f796:	4639      	mov	r1, r7
 800f798:	4630      	mov	r0, r6
 800f79a:	f7ff fe88 	bl	800f4ae <_Bfree>
 800f79e:	464f      	mov	r7, r9
 800f7a0:	106d      	asrs	r5, r5, #1
 800f7a2:	d00b      	beq.n	800f7bc <__pow5mult+0x90>
 800f7a4:	6820      	ldr	r0, [r4, #0]
 800f7a6:	b938      	cbnz	r0, 800f7b8 <__pow5mult+0x8c>
 800f7a8:	4622      	mov	r2, r4
 800f7aa:	4621      	mov	r1, r4
 800f7ac:	4630      	mov	r0, r6
 800f7ae:	f7ff ff27 	bl	800f600 <__multiply>
 800f7b2:	6020      	str	r0, [r4, #0]
 800f7b4:	f8c0 8000 	str.w	r8, [r0]
 800f7b8:	4604      	mov	r4, r0
 800f7ba:	e7e4      	b.n	800f786 <__pow5mult+0x5a>
 800f7bc:	4638      	mov	r0, r7
 800f7be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f7c2:	bf00      	nop
 800f7c4:	08010ea0 	.word	0x08010ea0

0800f7c8 <__lshift>:
 800f7c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f7cc:	460c      	mov	r4, r1
 800f7ce:	4607      	mov	r7, r0
 800f7d0:	4616      	mov	r6, r2
 800f7d2:	6923      	ldr	r3, [r4, #16]
 800f7d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f7d8:	eb0a 0903 	add.w	r9, sl, r3
 800f7dc:	6849      	ldr	r1, [r1, #4]
 800f7de:	68a3      	ldr	r3, [r4, #8]
 800f7e0:	f109 0501 	add.w	r5, r9, #1
 800f7e4:	42ab      	cmp	r3, r5
 800f7e6:	db32      	blt.n	800f84e <__lshift+0x86>
 800f7e8:	4638      	mov	r0, r7
 800f7ea:	f7ff fe2c 	bl	800f446 <_Balloc>
 800f7ee:	2300      	movs	r3, #0
 800f7f0:	4680      	mov	r8, r0
 800f7f2:	461a      	mov	r2, r3
 800f7f4:	f100 0114 	add.w	r1, r0, #20
 800f7f8:	4553      	cmp	r3, sl
 800f7fa:	db2b      	blt.n	800f854 <__lshift+0x8c>
 800f7fc:	6920      	ldr	r0, [r4, #16]
 800f7fe:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f802:	f104 0314 	add.w	r3, r4, #20
 800f806:	f016 021f 	ands.w	r2, r6, #31
 800f80a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f80e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f812:	d025      	beq.n	800f860 <__lshift+0x98>
 800f814:	2000      	movs	r0, #0
 800f816:	f1c2 0e20 	rsb	lr, r2, #32
 800f81a:	468a      	mov	sl, r1
 800f81c:	681e      	ldr	r6, [r3, #0]
 800f81e:	4096      	lsls	r6, r2
 800f820:	4330      	orrs	r0, r6
 800f822:	f84a 0b04 	str.w	r0, [sl], #4
 800f826:	f853 0b04 	ldr.w	r0, [r3], #4
 800f82a:	459c      	cmp	ip, r3
 800f82c:	fa20 f00e 	lsr.w	r0, r0, lr
 800f830:	d814      	bhi.n	800f85c <__lshift+0x94>
 800f832:	6048      	str	r0, [r1, #4]
 800f834:	b108      	cbz	r0, 800f83a <__lshift+0x72>
 800f836:	f109 0502 	add.w	r5, r9, #2
 800f83a:	3d01      	subs	r5, #1
 800f83c:	4638      	mov	r0, r7
 800f83e:	f8c8 5010 	str.w	r5, [r8, #16]
 800f842:	4621      	mov	r1, r4
 800f844:	f7ff fe33 	bl	800f4ae <_Bfree>
 800f848:	4640      	mov	r0, r8
 800f84a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f84e:	3101      	adds	r1, #1
 800f850:	005b      	lsls	r3, r3, #1
 800f852:	e7c7      	b.n	800f7e4 <__lshift+0x1c>
 800f854:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800f858:	3301      	adds	r3, #1
 800f85a:	e7cd      	b.n	800f7f8 <__lshift+0x30>
 800f85c:	4651      	mov	r1, sl
 800f85e:	e7dc      	b.n	800f81a <__lshift+0x52>
 800f860:	3904      	subs	r1, #4
 800f862:	f853 2b04 	ldr.w	r2, [r3], #4
 800f866:	459c      	cmp	ip, r3
 800f868:	f841 2f04 	str.w	r2, [r1, #4]!
 800f86c:	d8f9      	bhi.n	800f862 <__lshift+0x9a>
 800f86e:	e7e4      	b.n	800f83a <__lshift+0x72>

0800f870 <__mcmp>:
 800f870:	6903      	ldr	r3, [r0, #16]
 800f872:	690a      	ldr	r2, [r1, #16]
 800f874:	b530      	push	{r4, r5, lr}
 800f876:	1a9b      	subs	r3, r3, r2
 800f878:	d10c      	bne.n	800f894 <__mcmp+0x24>
 800f87a:	0092      	lsls	r2, r2, #2
 800f87c:	3014      	adds	r0, #20
 800f87e:	3114      	adds	r1, #20
 800f880:	1884      	adds	r4, r0, r2
 800f882:	4411      	add	r1, r2
 800f884:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f888:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f88c:	4295      	cmp	r5, r2
 800f88e:	d003      	beq.n	800f898 <__mcmp+0x28>
 800f890:	d305      	bcc.n	800f89e <__mcmp+0x2e>
 800f892:	2301      	movs	r3, #1
 800f894:	4618      	mov	r0, r3
 800f896:	bd30      	pop	{r4, r5, pc}
 800f898:	42a0      	cmp	r0, r4
 800f89a:	d3f3      	bcc.n	800f884 <__mcmp+0x14>
 800f89c:	e7fa      	b.n	800f894 <__mcmp+0x24>
 800f89e:	f04f 33ff 	mov.w	r3, #4294967295
 800f8a2:	e7f7      	b.n	800f894 <__mcmp+0x24>

0800f8a4 <__mdiff>:
 800f8a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f8a8:	460d      	mov	r5, r1
 800f8aa:	4607      	mov	r7, r0
 800f8ac:	4611      	mov	r1, r2
 800f8ae:	4628      	mov	r0, r5
 800f8b0:	4614      	mov	r4, r2
 800f8b2:	f7ff ffdd 	bl	800f870 <__mcmp>
 800f8b6:	1e06      	subs	r6, r0, #0
 800f8b8:	d108      	bne.n	800f8cc <__mdiff+0x28>
 800f8ba:	4631      	mov	r1, r6
 800f8bc:	4638      	mov	r0, r7
 800f8be:	f7ff fdc2 	bl	800f446 <_Balloc>
 800f8c2:	2301      	movs	r3, #1
 800f8c4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800f8c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f8cc:	bfa4      	itt	ge
 800f8ce:	4623      	movge	r3, r4
 800f8d0:	462c      	movge	r4, r5
 800f8d2:	4638      	mov	r0, r7
 800f8d4:	6861      	ldr	r1, [r4, #4]
 800f8d6:	bfa6      	itte	ge
 800f8d8:	461d      	movge	r5, r3
 800f8da:	2600      	movge	r6, #0
 800f8dc:	2601      	movlt	r6, #1
 800f8de:	f7ff fdb2 	bl	800f446 <_Balloc>
 800f8e2:	f04f 0e00 	mov.w	lr, #0
 800f8e6:	60c6      	str	r6, [r0, #12]
 800f8e8:	692b      	ldr	r3, [r5, #16]
 800f8ea:	6926      	ldr	r6, [r4, #16]
 800f8ec:	f104 0214 	add.w	r2, r4, #20
 800f8f0:	f105 0914 	add.w	r9, r5, #20
 800f8f4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800f8f8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800f8fc:	f100 0114 	add.w	r1, r0, #20
 800f900:	f852 ab04 	ldr.w	sl, [r2], #4
 800f904:	f859 5b04 	ldr.w	r5, [r9], #4
 800f908:	fa1f f38a 	uxth.w	r3, sl
 800f90c:	4473      	add	r3, lr
 800f90e:	b2ac      	uxth	r4, r5
 800f910:	1b1b      	subs	r3, r3, r4
 800f912:	0c2c      	lsrs	r4, r5, #16
 800f914:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800f918:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800f91c:	b29b      	uxth	r3, r3
 800f91e:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800f922:	45c8      	cmp	r8, r9
 800f924:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800f928:	4694      	mov	ip, r2
 800f92a:	f841 4b04 	str.w	r4, [r1], #4
 800f92e:	d8e7      	bhi.n	800f900 <__mdiff+0x5c>
 800f930:	45bc      	cmp	ip, r7
 800f932:	d304      	bcc.n	800f93e <__mdiff+0x9a>
 800f934:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800f938:	b183      	cbz	r3, 800f95c <__mdiff+0xb8>
 800f93a:	6106      	str	r6, [r0, #16]
 800f93c:	e7c4      	b.n	800f8c8 <__mdiff+0x24>
 800f93e:	f85c 4b04 	ldr.w	r4, [ip], #4
 800f942:	b2a2      	uxth	r2, r4
 800f944:	4472      	add	r2, lr
 800f946:	1413      	asrs	r3, r2, #16
 800f948:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800f94c:	b292      	uxth	r2, r2
 800f94e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800f952:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800f956:	f841 2b04 	str.w	r2, [r1], #4
 800f95a:	e7e9      	b.n	800f930 <__mdiff+0x8c>
 800f95c:	3e01      	subs	r6, #1
 800f95e:	e7e9      	b.n	800f934 <__mdiff+0x90>

0800f960 <__d2b>:
 800f960:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800f964:	461c      	mov	r4, r3
 800f966:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800f96a:	2101      	movs	r1, #1
 800f96c:	4690      	mov	r8, r2
 800f96e:	f7ff fd6a 	bl	800f446 <_Balloc>
 800f972:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800f976:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800f97a:	4607      	mov	r7, r0
 800f97c:	bb34      	cbnz	r4, 800f9cc <__d2b+0x6c>
 800f97e:	9201      	str	r2, [sp, #4]
 800f980:	f1b8 0200 	subs.w	r2, r8, #0
 800f984:	d027      	beq.n	800f9d6 <__d2b+0x76>
 800f986:	a802      	add	r0, sp, #8
 800f988:	f840 2d08 	str.w	r2, [r0, #-8]!
 800f98c:	f7ff fe00 	bl	800f590 <__lo0bits>
 800f990:	9900      	ldr	r1, [sp, #0]
 800f992:	b1f0      	cbz	r0, 800f9d2 <__d2b+0x72>
 800f994:	9a01      	ldr	r2, [sp, #4]
 800f996:	f1c0 0320 	rsb	r3, r0, #32
 800f99a:	fa02 f303 	lsl.w	r3, r2, r3
 800f99e:	430b      	orrs	r3, r1
 800f9a0:	40c2      	lsrs	r2, r0
 800f9a2:	617b      	str	r3, [r7, #20]
 800f9a4:	9201      	str	r2, [sp, #4]
 800f9a6:	9b01      	ldr	r3, [sp, #4]
 800f9a8:	2b00      	cmp	r3, #0
 800f9aa:	bf14      	ite	ne
 800f9ac:	2102      	movne	r1, #2
 800f9ae:	2101      	moveq	r1, #1
 800f9b0:	61bb      	str	r3, [r7, #24]
 800f9b2:	6139      	str	r1, [r7, #16]
 800f9b4:	b1c4      	cbz	r4, 800f9e8 <__d2b+0x88>
 800f9b6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800f9ba:	4404      	add	r4, r0
 800f9bc:	6034      	str	r4, [r6, #0]
 800f9be:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f9c2:	6028      	str	r0, [r5, #0]
 800f9c4:	4638      	mov	r0, r7
 800f9c6:	b002      	add	sp, #8
 800f9c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f9cc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800f9d0:	e7d5      	b.n	800f97e <__d2b+0x1e>
 800f9d2:	6179      	str	r1, [r7, #20]
 800f9d4:	e7e7      	b.n	800f9a6 <__d2b+0x46>
 800f9d6:	a801      	add	r0, sp, #4
 800f9d8:	f7ff fdda 	bl	800f590 <__lo0bits>
 800f9dc:	2101      	movs	r1, #1
 800f9de:	9b01      	ldr	r3, [sp, #4]
 800f9e0:	6139      	str	r1, [r7, #16]
 800f9e2:	617b      	str	r3, [r7, #20]
 800f9e4:	3020      	adds	r0, #32
 800f9e6:	e7e5      	b.n	800f9b4 <__d2b+0x54>
 800f9e8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f9ec:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800f9f0:	6030      	str	r0, [r6, #0]
 800f9f2:	6918      	ldr	r0, [r3, #16]
 800f9f4:	f7ff fdad 	bl	800f552 <__hi0bits>
 800f9f8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800f9fc:	e7e1      	b.n	800f9c2 <__d2b+0x62>

0800f9fe <_calloc_r>:
 800f9fe:	b538      	push	{r3, r4, r5, lr}
 800fa00:	fb02 f401 	mul.w	r4, r2, r1
 800fa04:	4621      	mov	r1, r4
 800fa06:	f000 f855 	bl	800fab4 <_malloc_r>
 800fa0a:	4605      	mov	r5, r0
 800fa0c:	b118      	cbz	r0, 800fa16 <_calloc_r+0x18>
 800fa0e:	4622      	mov	r2, r4
 800fa10:	2100      	movs	r1, #0
 800fa12:	f7fe f987 	bl	800dd24 <memset>
 800fa16:	4628      	mov	r0, r5
 800fa18:	bd38      	pop	{r3, r4, r5, pc}
	...

0800fa1c <_free_r>:
 800fa1c:	b538      	push	{r3, r4, r5, lr}
 800fa1e:	4605      	mov	r5, r0
 800fa20:	2900      	cmp	r1, #0
 800fa22:	d043      	beq.n	800faac <_free_r+0x90>
 800fa24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fa28:	1f0c      	subs	r4, r1, #4
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	bfb8      	it	lt
 800fa2e:	18e4      	addlt	r4, r4, r3
 800fa30:	f000 fa15 	bl	800fe5e <__malloc_lock>
 800fa34:	4a1e      	ldr	r2, [pc, #120]	; (800fab0 <_free_r+0x94>)
 800fa36:	6813      	ldr	r3, [r2, #0]
 800fa38:	4610      	mov	r0, r2
 800fa3a:	b933      	cbnz	r3, 800fa4a <_free_r+0x2e>
 800fa3c:	6063      	str	r3, [r4, #4]
 800fa3e:	6014      	str	r4, [r2, #0]
 800fa40:	4628      	mov	r0, r5
 800fa42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fa46:	f000 ba0b 	b.w	800fe60 <__malloc_unlock>
 800fa4a:	42a3      	cmp	r3, r4
 800fa4c:	d90b      	bls.n	800fa66 <_free_r+0x4a>
 800fa4e:	6821      	ldr	r1, [r4, #0]
 800fa50:	1862      	adds	r2, r4, r1
 800fa52:	4293      	cmp	r3, r2
 800fa54:	bf01      	itttt	eq
 800fa56:	681a      	ldreq	r2, [r3, #0]
 800fa58:	685b      	ldreq	r3, [r3, #4]
 800fa5a:	1852      	addeq	r2, r2, r1
 800fa5c:	6022      	streq	r2, [r4, #0]
 800fa5e:	6063      	str	r3, [r4, #4]
 800fa60:	6004      	str	r4, [r0, #0]
 800fa62:	e7ed      	b.n	800fa40 <_free_r+0x24>
 800fa64:	4613      	mov	r3, r2
 800fa66:	685a      	ldr	r2, [r3, #4]
 800fa68:	b10a      	cbz	r2, 800fa6e <_free_r+0x52>
 800fa6a:	42a2      	cmp	r2, r4
 800fa6c:	d9fa      	bls.n	800fa64 <_free_r+0x48>
 800fa6e:	6819      	ldr	r1, [r3, #0]
 800fa70:	1858      	adds	r0, r3, r1
 800fa72:	42a0      	cmp	r0, r4
 800fa74:	d10b      	bne.n	800fa8e <_free_r+0x72>
 800fa76:	6820      	ldr	r0, [r4, #0]
 800fa78:	4401      	add	r1, r0
 800fa7a:	1858      	adds	r0, r3, r1
 800fa7c:	4282      	cmp	r2, r0
 800fa7e:	6019      	str	r1, [r3, #0]
 800fa80:	d1de      	bne.n	800fa40 <_free_r+0x24>
 800fa82:	6810      	ldr	r0, [r2, #0]
 800fa84:	6852      	ldr	r2, [r2, #4]
 800fa86:	4401      	add	r1, r0
 800fa88:	6019      	str	r1, [r3, #0]
 800fa8a:	605a      	str	r2, [r3, #4]
 800fa8c:	e7d8      	b.n	800fa40 <_free_r+0x24>
 800fa8e:	d902      	bls.n	800fa96 <_free_r+0x7a>
 800fa90:	230c      	movs	r3, #12
 800fa92:	602b      	str	r3, [r5, #0]
 800fa94:	e7d4      	b.n	800fa40 <_free_r+0x24>
 800fa96:	6820      	ldr	r0, [r4, #0]
 800fa98:	1821      	adds	r1, r4, r0
 800fa9a:	428a      	cmp	r2, r1
 800fa9c:	bf01      	itttt	eq
 800fa9e:	6811      	ldreq	r1, [r2, #0]
 800faa0:	6852      	ldreq	r2, [r2, #4]
 800faa2:	1809      	addeq	r1, r1, r0
 800faa4:	6021      	streq	r1, [r4, #0]
 800faa6:	6062      	str	r2, [r4, #4]
 800faa8:	605c      	str	r4, [r3, #4]
 800faaa:	e7c9      	b.n	800fa40 <_free_r+0x24>
 800faac:	bd38      	pop	{r3, r4, r5, pc}
 800faae:	bf00      	nop
 800fab0:	2000066c 	.word	0x2000066c

0800fab4 <_malloc_r>:
 800fab4:	b570      	push	{r4, r5, r6, lr}
 800fab6:	1ccd      	adds	r5, r1, #3
 800fab8:	f025 0503 	bic.w	r5, r5, #3
 800fabc:	3508      	adds	r5, #8
 800fabe:	2d0c      	cmp	r5, #12
 800fac0:	bf38      	it	cc
 800fac2:	250c      	movcc	r5, #12
 800fac4:	2d00      	cmp	r5, #0
 800fac6:	4606      	mov	r6, r0
 800fac8:	db01      	blt.n	800face <_malloc_r+0x1a>
 800faca:	42a9      	cmp	r1, r5
 800facc:	d903      	bls.n	800fad6 <_malloc_r+0x22>
 800face:	230c      	movs	r3, #12
 800fad0:	6033      	str	r3, [r6, #0]
 800fad2:	2000      	movs	r0, #0
 800fad4:	bd70      	pop	{r4, r5, r6, pc}
 800fad6:	f000 f9c2 	bl	800fe5e <__malloc_lock>
 800fada:	4a21      	ldr	r2, [pc, #132]	; (800fb60 <_malloc_r+0xac>)
 800fadc:	6814      	ldr	r4, [r2, #0]
 800fade:	4621      	mov	r1, r4
 800fae0:	b991      	cbnz	r1, 800fb08 <_malloc_r+0x54>
 800fae2:	4c20      	ldr	r4, [pc, #128]	; (800fb64 <_malloc_r+0xb0>)
 800fae4:	6823      	ldr	r3, [r4, #0]
 800fae6:	b91b      	cbnz	r3, 800faf0 <_malloc_r+0x3c>
 800fae8:	4630      	mov	r0, r6
 800faea:	f000 f98f 	bl	800fe0c <_sbrk_r>
 800faee:	6020      	str	r0, [r4, #0]
 800faf0:	4629      	mov	r1, r5
 800faf2:	4630      	mov	r0, r6
 800faf4:	f000 f98a 	bl	800fe0c <_sbrk_r>
 800faf8:	1c43      	adds	r3, r0, #1
 800fafa:	d124      	bne.n	800fb46 <_malloc_r+0x92>
 800fafc:	230c      	movs	r3, #12
 800fafe:	4630      	mov	r0, r6
 800fb00:	6033      	str	r3, [r6, #0]
 800fb02:	f000 f9ad 	bl	800fe60 <__malloc_unlock>
 800fb06:	e7e4      	b.n	800fad2 <_malloc_r+0x1e>
 800fb08:	680b      	ldr	r3, [r1, #0]
 800fb0a:	1b5b      	subs	r3, r3, r5
 800fb0c:	d418      	bmi.n	800fb40 <_malloc_r+0x8c>
 800fb0e:	2b0b      	cmp	r3, #11
 800fb10:	d90f      	bls.n	800fb32 <_malloc_r+0x7e>
 800fb12:	600b      	str	r3, [r1, #0]
 800fb14:	18cc      	adds	r4, r1, r3
 800fb16:	50cd      	str	r5, [r1, r3]
 800fb18:	4630      	mov	r0, r6
 800fb1a:	f000 f9a1 	bl	800fe60 <__malloc_unlock>
 800fb1e:	f104 000b 	add.w	r0, r4, #11
 800fb22:	1d23      	adds	r3, r4, #4
 800fb24:	f020 0007 	bic.w	r0, r0, #7
 800fb28:	1ac3      	subs	r3, r0, r3
 800fb2a:	d0d3      	beq.n	800fad4 <_malloc_r+0x20>
 800fb2c:	425a      	negs	r2, r3
 800fb2e:	50e2      	str	r2, [r4, r3]
 800fb30:	e7d0      	b.n	800fad4 <_malloc_r+0x20>
 800fb32:	684b      	ldr	r3, [r1, #4]
 800fb34:	428c      	cmp	r4, r1
 800fb36:	bf16      	itet	ne
 800fb38:	6063      	strne	r3, [r4, #4]
 800fb3a:	6013      	streq	r3, [r2, #0]
 800fb3c:	460c      	movne	r4, r1
 800fb3e:	e7eb      	b.n	800fb18 <_malloc_r+0x64>
 800fb40:	460c      	mov	r4, r1
 800fb42:	6849      	ldr	r1, [r1, #4]
 800fb44:	e7cc      	b.n	800fae0 <_malloc_r+0x2c>
 800fb46:	1cc4      	adds	r4, r0, #3
 800fb48:	f024 0403 	bic.w	r4, r4, #3
 800fb4c:	42a0      	cmp	r0, r4
 800fb4e:	d005      	beq.n	800fb5c <_malloc_r+0xa8>
 800fb50:	1a21      	subs	r1, r4, r0
 800fb52:	4630      	mov	r0, r6
 800fb54:	f000 f95a 	bl	800fe0c <_sbrk_r>
 800fb58:	3001      	adds	r0, #1
 800fb5a:	d0cf      	beq.n	800fafc <_malloc_r+0x48>
 800fb5c:	6025      	str	r5, [r4, #0]
 800fb5e:	e7db      	b.n	800fb18 <_malloc_r+0x64>
 800fb60:	2000066c 	.word	0x2000066c
 800fb64:	20000670 	.word	0x20000670

0800fb68 <__ssputs_r>:
 800fb68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fb6c:	688e      	ldr	r6, [r1, #8]
 800fb6e:	4682      	mov	sl, r0
 800fb70:	429e      	cmp	r6, r3
 800fb72:	460c      	mov	r4, r1
 800fb74:	4690      	mov	r8, r2
 800fb76:	4699      	mov	r9, r3
 800fb78:	d837      	bhi.n	800fbea <__ssputs_r+0x82>
 800fb7a:	898a      	ldrh	r2, [r1, #12]
 800fb7c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800fb80:	d031      	beq.n	800fbe6 <__ssputs_r+0x7e>
 800fb82:	2302      	movs	r3, #2
 800fb84:	6825      	ldr	r5, [r4, #0]
 800fb86:	6909      	ldr	r1, [r1, #16]
 800fb88:	1a6f      	subs	r7, r5, r1
 800fb8a:	6965      	ldr	r5, [r4, #20]
 800fb8c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fb90:	fb95 f5f3 	sdiv	r5, r5, r3
 800fb94:	f109 0301 	add.w	r3, r9, #1
 800fb98:	443b      	add	r3, r7
 800fb9a:	429d      	cmp	r5, r3
 800fb9c:	bf38      	it	cc
 800fb9e:	461d      	movcc	r5, r3
 800fba0:	0553      	lsls	r3, r2, #21
 800fba2:	d530      	bpl.n	800fc06 <__ssputs_r+0x9e>
 800fba4:	4629      	mov	r1, r5
 800fba6:	f7ff ff85 	bl	800fab4 <_malloc_r>
 800fbaa:	4606      	mov	r6, r0
 800fbac:	b950      	cbnz	r0, 800fbc4 <__ssputs_r+0x5c>
 800fbae:	230c      	movs	r3, #12
 800fbb0:	f04f 30ff 	mov.w	r0, #4294967295
 800fbb4:	f8ca 3000 	str.w	r3, [sl]
 800fbb8:	89a3      	ldrh	r3, [r4, #12]
 800fbba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fbbe:	81a3      	strh	r3, [r4, #12]
 800fbc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fbc4:	463a      	mov	r2, r7
 800fbc6:	6921      	ldr	r1, [r4, #16]
 800fbc8:	f7ff fc32 	bl	800f430 <memcpy>
 800fbcc:	89a3      	ldrh	r3, [r4, #12]
 800fbce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800fbd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fbd6:	81a3      	strh	r3, [r4, #12]
 800fbd8:	6126      	str	r6, [r4, #16]
 800fbda:	443e      	add	r6, r7
 800fbdc:	6026      	str	r6, [r4, #0]
 800fbde:	464e      	mov	r6, r9
 800fbe0:	6165      	str	r5, [r4, #20]
 800fbe2:	1bed      	subs	r5, r5, r7
 800fbe4:	60a5      	str	r5, [r4, #8]
 800fbe6:	454e      	cmp	r6, r9
 800fbe8:	d900      	bls.n	800fbec <__ssputs_r+0x84>
 800fbea:	464e      	mov	r6, r9
 800fbec:	4632      	mov	r2, r6
 800fbee:	4641      	mov	r1, r8
 800fbf0:	6820      	ldr	r0, [r4, #0]
 800fbf2:	f000 f91b 	bl	800fe2c <memmove>
 800fbf6:	68a3      	ldr	r3, [r4, #8]
 800fbf8:	2000      	movs	r0, #0
 800fbfa:	1b9b      	subs	r3, r3, r6
 800fbfc:	60a3      	str	r3, [r4, #8]
 800fbfe:	6823      	ldr	r3, [r4, #0]
 800fc00:	441e      	add	r6, r3
 800fc02:	6026      	str	r6, [r4, #0]
 800fc04:	e7dc      	b.n	800fbc0 <__ssputs_r+0x58>
 800fc06:	462a      	mov	r2, r5
 800fc08:	f000 f92b 	bl	800fe62 <_realloc_r>
 800fc0c:	4606      	mov	r6, r0
 800fc0e:	2800      	cmp	r0, #0
 800fc10:	d1e2      	bne.n	800fbd8 <__ssputs_r+0x70>
 800fc12:	6921      	ldr	r1, [r4, #16]
 800fc14:	4650      	mov	r0, sl
 800fc16:	f7ff ff01 	bl	800fa1c <_free_r>
 800fc1a:	e7c8      	b.n	800fbae <__ssputs_r+0x46>

0800fc1c <_svfiprintf_r>:
 800fc1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc20:	461d      	mov	r5, r3
 800fc22:	898b      	ldrh	r3, [r1, #12]
 800fc24:	b09d      	sub	sp, #116	; 0x74
 800fc26:	061f      	lsls	r7, r3, #24
 800fc28:	4680      	mov	r8, r0
 800fc2a:	460c      	mov	r4, r1
 800fc2c:	4616      	mov	r6, r2
 800fc2e:	d50f      	bpl.n	800fc50 <_svfiprintf_r+0x34>
 800fc30:	690b      	ldr	r3, [r1, #16]
 800fc32:	b96b      	cbnz	r3, 800fc50 <_svfiprintf_r+0x34>
 800fc34:	2140      	movs	r1, #64	; 0x40
 800fc36:	f7ff ff3d 	bl	800fab4 <_malloc_r>
 800fc3a:	6020      	str	r0, [r4, #0]
 800fc3c:	6120      	str	r0, [r4, #16]
 800fc3e:	b928      	cbnz	r0, 800fc4c <_svfiprintf_r+0x30>
 800fc40:	230c      	movs	r3, #12
 800fc42:	f8c8 3000 	str.w	r3, [r8]
 800fc46:	f04f 30ff 	mov.w	r0, #4294967295
 800fc4a:	e0c8      	b.n	800fdde <_svfiprintf_r+0x1c2>
 800fc4c:	2340      	movs	r3, #64	; 0x40
 800fc4e:	6163      	str	r3, [r4, #20]
 800fc50:	2300      	movs	r3, #0
 800fc52:	9309      	str	r3, [sp, #36]	; 0x24
 800fc54:	2320      	movs	r3, #32
 800fc56:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fc5a:	2330      	movs	r3, #48	; 0x30
 800fc5c:	f04f 0b01 	mov.w	fp, #1
 800fc60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fc64:	9503      	str	r5, [sp, #12]
 800fc66:	4637      	mov	r7, r6
 800fc68:	463d      	mov	r5, r7
 800fc6a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800fc6e:	b10b      	cbz	r3, 800fc74 <_svfiprintf_r+0x58>
 800fc70:	2b25      	cmp	r3, #37	; 0x25
 800fc72:	d13e      	bne.n	800fcf2 <_svfiprintf_r+0xd6>
 800fc74:	ebb7 0a06 	subs.w	sl, r7, r6
 800fc78:	d00b      	beq.n	800fc92 <_svfiprintf_r+0x76>
 800fc7a:	4653      	mov	r3, sl
 800fc7c:	4632      	mov	r2, r6
 800fc7e:	4621      	mov	r1, r4
 800fc80:	4640      	mov	r0, r8
 800fc82:	f7ff ff71 	bl	800fb68 <__ssputs_r>
 800fc86:	3001      	adds	r0, #1
 800fc88:	f000 80a4 	beq.w	800fdd4 <_svfiprintf_r+0x1b8>
 800fc8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fc8e:	4453      	add	r3, sl
 800fc90:	9309      	str	r3, [sp, #36]	; 0x24
 800fc92:	783b      	ldrb	r3, [r7, #0]
 800fc94:	2b00      	cmp	r3, #0
 800fc96:	f000 809d 	beq.w	800fdd4 <_svfiprintf_r+0x1b8>
 800fc9a:	2300      	movs	r3, #0
 800fc9c:	f04f 32ff 	mov.w	r2, #4294967295
 800fca0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fca4:	9304      	str	r3, [sp, #16]
 800fca6:	9307      	str	r3, [sp, #28]
 800fca8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fcac:	931a      	str	r3, [sp, #104]	; 0x68
 800fcae:	462f      	mov	r7, r5
 800fcb0:	2205      	movs	r2, #5
 800fcb2:	f817 1b01 	ldrb.w	r1, [r7], #1
 800fcb6:	4850      	ldr	r0, [pc, #320]	; (800fdf8 <_svfiprintf_r+0x1dc>)
 800fcb8:	f7ff fbac 	bl	800f414 <memchr>
 800fcbc:	9b04      	ldr	r3, [sp, #16]
 800fcbe:	b9d0      	cbnz	r0, 800fcf6 <_svfiprintf_r+0xda>
 800fcc0:	06d9      	lsls	r1, r3, #27
 800fcc2:	bf44      	itt	mi
 800fcc4:	2220      	movmi	r2, #32
 800fcc6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800fcca:	071a      	lsls	r2, r3, #28
 800fccc:	bf44      	itt	mi
 800fcce:	222b      	movmi	r2, #43	; 0x2b
 800fcd0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800fcd4:	782a      	ldrb	r2, [r5, #0]
 800fcd6:	2a2a      	cmp	r2, #42	; 0x2a
 800fcd8:	d015      	beq.n	800fd06 <_svfiprintf_r+0xea>
 800fcda:	462f      	mov	r7, r5
 800fcdc:	2000      	movs	r0, #0
 800fcde:	250a      	movs	r5, #10
 800fce0:	9a07      	ldr	r2, [sp, #28]
 800fce2:	4639      	mov	r1, r7
 800fce4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fce8:	3b30      	subs	r3, #48	; 0x30
 800fcea:	2b09      	cmp	r3, #9
 800fcec:	d94d      	bls.n	800fd8a <_svfiprintf_r+0x16e>
 800fcee:	b1b8      	cbz	r0, 800fd20 <_svfiprintf_r+0x104>
 800fcf0:	e00f      	b.n	800fd12 <_svfiprintf_r+0xf6>
 800fcf2:	462f      	mov	r7, r5
 800fcf4:	e7b8      	b.n	800fc68 <_svfiprintf_r+0x4c>
 800fcf6:	4a40      	ldr	r2, [pc, #256]	; (800fdf8 <_svfiprintf_r+0x1dc>)
 800fcf8:	463d      	mov	r5, r7
 800fcfa:	1a80      	subs	r0, r0, r2
 800fcfc:	fa0b f000 	lsl.w	r0, fp, r0
 800fd00:	4318      	orrs	r0, r3
 800fd02:	9004      	str	r0, [sp, #16]
 800fd04:	e7d3      	b.n	800fcae <_svfiprintf_r+0x92>
 800fd06:	9a03      	ldr	r2, [sp, #12]
 800fd08:	1d11      	adds	r1, r2, #4
 800fd0a:	6812      	ldr	r2, [r2, #0]
 800fd0c:	9103      	str	r1, [sp, #12]
 800fd0e:	2a00      	cmp	r2, #0
 800fd10:	db01      	blt.n	800fd16 <_svfiprintf_r+0xfa>
 800fd12:	9207      	str	r2, [sp, #28]
 800fd14:	e004      	b.n	800fd20 <_svfiprintf_r+0x104>
 800fd16:	4252      	negs	r2, r2
 800fd18:	f043 0302 	orr.w	r3, r3, #2
 800fd1c:	9207      	str	r2, [sp, #28]
 800fd1e:	9304      	str	r3, [sp, #16]
 800fd20:	783b      	ldrb	r3, [r7, #0]
 800fd22:	2b2e      	cmp	r3, #46	; 0x2e
 800fd24:	d10c      	bne.n	800fd40 <_svfiprintf_r+0x124>
 800fd26:	787b      	ldrb	r3, [r7, #1]
 800fd28:	2b2a      	cmp	r3, #42	; 0x2a
 800fd2a:	d133      	bne.n	800fd94 <_svfiprintf_r+0x178>
 800fd2c:	9b03      	ldr	r3, [sp, #12]
 800fd2e:	3702      	adds	r7, #2
 800fd30:	1d1a      	adds	r2, r3, #4
 800fd32:	681b      	ldr	r3, [r3, #0]
 800fd34:	9203      	str	r2, [sp, #12]
 800fd36:	2b00      	cmp	r3, #0
 800fd38:	bfb8      	it	lt
 800fd3a:	f04f 33ff 	movlt.w	r3, #4294967295
 800fd3e:	9305      	str	r3, [sp, #20]
 800fd40:	4d2e      	ldr	r5, [pc, #184]	; (800fdfc <_svfiprintf_r+0x1e0>)
 800fd42:	2203      	movs	r2, #3
 800fd44:	7839      	ldrb	r1, [r7, #0]
 800fd46:	4628      	mov	r0, r5
 800fd48:	f7ff fb64 	bl	800f414 <memchr>
 800fd4c:	b138      	cbz	r0, 800fd5e <_svfiprintf_r+0x142>
 800fd4e:	2340      	movs	r3, #64	; 0x40
 800fd50:	1b40      	subs	r0, r0, r5
 800fd52:	fa03 f000 	lsl.w	r0, r3, r0
 800fd56:	9b04      	ldr	r3, [sp, #16]
 800fd58:	3701      	adds	r7, #1
 800fd5a:	4303      	orrs	r3, r0
 800fd5c:	9304      	str	r3, [sp, #16]
 800fd5e:	7839      	ldrb	r1, [r7, #0]
 800fd60:	2206      	movs	r2, #6
 800fd62:	4827      	ldr	r0, [pc, #156]	; (800fe00 <_svfiprintf_r+0x1e4>)
 800fd64:	1c7e      	adds	r6, r7, #1
 800fd66:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fd6a:	f7ff fb53 	bl	800f414 <memchr>
 800fd6e:	2800      	cmp	r0, #0
 800fd70:	d038      	beq.n	800fde4 <_svfiprintf_r+0x1c8>
 800fd72:	4b24      	ldr	r3, [pc, #144]	; (800fe04 <_svfiprintf_r+0x1e8>)
 800fd74:	bb13      	cbnz	r3, 800fdbc <_svfiprintf_r+0x1a0>
 800fd76:	9b03      	ldr	r3, [sp, #12]
 800fd78:	3307      	adds	r3, #7
 800fd7a:	f023 0307 	bic.w	r3, r3, #7
 800fd7e:	3308      	adds	r3, #8
 800fd80:	9303      	str	r3, [sp, #12]
 800fd82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd84:	444b      	add	r3, r9
 800fd86:	9309      	str	r3, [sp, #36]	; 0x24
 800fd88:	e76d      	b.n	800fc66 <_svfiprintf_r+0x4a>
 800fd8a:	fb05 3202 	mla	r2, r5, r2, r3
 800fd8e:	2001      	movs	r0, #1
 800fd90:	460f      	mov	r7, r1
 800fd92:	e7a6      	b.n	800fce2 <_svfiprintf_r+0xc6>
 800fd94:	2300      	movs	r3, #0
 800fd96:	250a      	movs	r5, #10
 800fd98:	4619      	mov	r1, r3
 800fd9a:	3701      	adds	r7, #1
 800fd9c:	9305      	str	r3, [sp, #20]
 800fd9e:	4638      	mov	r0, r7
 800fda0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fda4:	3a30      	subs	r2, #48	; 0x30
 800fda6:	2a09      	cmp	r2, #9
 800fda8:	d903      	bls.n	800fdb2 <_svfiprintf_r+0x196>
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	d0c8      	beq.n	800fd40 <_svfiprintf_r+0x124>
 800fdae:	9105      	str	r1, [sp, #20]
 800fdb0:	e7c6      	b.n	800fd40 <_svfiprintf_r+0x124>
 800fdb2:	fb05 2101 	mla	r1, r5, r1, r2
 800fdb6:	2301      	movs	r3, #1
 800fdb8:	4607      	mov	r7, r0
 800fdba:	e7f0      	b.n	800fd9e <_svfiprintf_r+0x182>
 800fdbc:	ab03      	add	r3, sp, #12
 800fdbe:	9300      	str	r3, [sp, #0]
 800fdc0:	4622      	mov	r2, r4
 800fdc2:	4b11      	ldr	r3, [pc, #68]	; (800fe08 <_svfiprintf_r+0x1ec>)
 800fdc4:	a904      	add	r1, sp, #16
 800fdc6:	4640      	mov	r0, r8
 800fdc8:	f7fe f846 	bl	800de58 <_printf_float>
 800fdcc:	f1b0 3fff 	cmp.w	r0, #4294967295
 800fdd0:	4681      	mov	r9, r0
 800fdd2:	d1d6      	bne.n	800fd82 <_svfiprintf_r+0x166>
 800fdd4:	89a3      	ldrh	r3, [r4, #12]
 800fdd6:	065b      	lsls	r3, r3, #25
 800fdd8:	f53f af35 	bmi.w	800fc46 <_svfiprintf_r+0x2a>
 800fddc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fdde:	b01d      	add	sp, #116	; 0x74
 800fde0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fde4:	ab03      	add	r3, sp, #12
 800fde6:	9300      	str	r3, [sp, #0]
 800fde8:	4622      	mov	r2, r4
 800fdea:	4b07      	ldr	r3, [pc, #28]	; (800fe08 <_svfiprintf_r+0x1ec>)
 800fdec:	a904      	add	r1, sp, #16
 800fdee:	4640      	mov	r0, r8
 800fdf0:	f7fe fade 	bl	800e3b0 <_printf_i>
 800fdf4:	e7ea      	b.n	800fdcc <_svfiprintf_r+0x1b0>
 800fdf6:	bf00      	nop
 800fdf8:	08010eac 	.word	0x08010eac
 800fdfc:	08010eb2 	.word	0x08010eb2
 800fe00:	08010eb6 	.word	0x08010eb6
 800fe04:	0800de59 	.word	0x0800de59
 800fe08:	0800fb69 	.word	0x0800fb69

0800fe0c <_sbrk_r>:
 800fe0c:	b538      	push	{r3, r4, r5, lr}
 800fe0e:	2300      	movs	r3, #0
 800fe10:	4c05      	ldr	r4, [pc, #20]	; (800fe28 <_sbrk_r+0x1c>)
 800fe12:	4605      	mov	r5, r0
 800fe14:	4608      	mov	r0, r1
 800fe16:	6023      	str	r3, [r4, #0]
 800fe18:	f7f8 f9d4 	bl	80081c4 <_sbrk>
 800fe1c:	1c43      	adds	r3, r0, #1
 800fe1e:	d102      	bne.n	800fe26 <_sbrk_r+0x1a>
 800fe20:	6823      	ldr	r3, [r4, #0]
 800fe22:	b103      	cbz	r3, 800fe26 <_sbrk_r+0x1a>
 800fe24:	602b      	str	r3, [r5, #0]
 800fe26:	bd38      	pop	{r3, r4, r5, pc}
 800fe28:	20003f1c 	.word	0x20003f1c

0800fe2c <memmove>:
 800fe2c:	4288      	cmp	r0, r1
 800fe2e:	b510      	push	{r4, lr}
 800fe30:	eb01 0302 	add.w	r3, r1, r2
 800fe34:	d807      	bhi.n	800fe46 <memmove+0x1a>
 800fe36:	1e42      	subs	r2, r0, #1
 800fe38:	4299      	cmp	r1, r3
 800fe3a:	d00a      	beq.n	800fe52 <memmove+0x26>
 800fe3c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fe40:	f802 4f01 	strb.w	r4, [r2, #1]!
 800fe44:	e7f8      	b.n	800fe38 <memmove+0xc>
 800fe46:	4283      	cmp	r3, r0
 800fe48:	d9f5      	bls.n	800fe36 <memmove+0xa>
 800fe4a:	1881      	adds	r1, r0, r2
 800fe4c:	1ad2      	subs	r2, r2, r3
 800fe4e:	42d3      	cmn	r3, r2
 800fe50:	d100      	bne.n	800fe54 <memmove+0x28>
 800fe52:	bd10      	pop	{r4, pc}
 800fe54:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fe58:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800fe5c:	e7f7      	b.n	800fe4e <memmove+0x22>

0800fe5e <__malloc_lock>:
 800fe5e:	4770      	bx	lr

0800fe60 <__malloc_unlock>:
 800fe60:	4770      	bx	lr

0800fe62 <_realloc_r>:
 800fe62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe64:	4607      	mov	r7, r0
 800fe66:	4614      	mov	r4, r2
 800fe68:	460e      	mov	r6, r1
 800fe6a:	b921      	cbnz	r1, 800fe76 <_realloc_r+0x14>
 800fe6c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800fe70:	4611      	mov	r1, r2
 800fe72:	f7ff be1f 	b.w	800fab4 <_malloc_r>
 800fe76:	b922      	cbnz	r2, 800fe82 <_realloc_r+0x20>
 800fe78:	f7ff fdd0 	bl	800fa1c <_free_r>
 800fe7c:	4625      	mov	r5, r4
 800fe7e:	4628      	mov	r0, r5
 800fe80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fe82:	f000 f814 	bl	800feae <_malloc_usable_size_r>
 800fe86:	42a0      	cmp	r0, r4
 800fe88:	d20f      	bcs.n	800feaa <_realloc_r+0x48>
 800fe8a:	4621      	mov	r1, r4
 800fe8c:	4638      	mov	r0, r7
 800fe8e:	f7ff fe11 	bl	800fab4 <_malloc_r>
 800fe92:	4605      	mov	r5, r0
 800fe94:	2800      	cmp	r0, #0
 800fe96:	d0f2      	beq.n	800fe7e <_realloc_r+0x1c>
 800fe98:	4631      	mov	r1, r6
 800fe9a:	4622      	mov	r2, r4
 800fe9c:	f7ff fac8 	bl	800f430 <memcpy>
 800fea0:	4631      	mov	r1, r6
 800fea2:	4638      	mov	r0, r7
 800fea4:	f7ff fdba 	bl	800fa1c <_free_r>
 800fea8:	e7e9      	b.n	800fe7e <_realloc_r+0x1c>
 800feaa:	4635      	mov	r5, r6
 800feac:	e7e7      	b.n	800fe7e <_realloc_r+0x1c>

0800feae <_malloc_usable_size_r>:
 800feae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800feb2:	1f18      	subs	r0, r3, #4
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	bfbc      	itt	lt
 800feb8:	580b      	ldrlt	r3, [r1, r0]
 800feba:	18c0      	addlt	r0, r0, r3
 800febc:	4770      	bx	lr
	...

0800fec0 <log>:
 800fec0:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 800fec4:	b08a      	sub	sp, #40	; 0x28
 800fec6:	4604      	mov	r4, r0
 800fec8:	460d      	mov	r5, r1
 800feca:	f000 f875 	bl	800ffb8 <__ieee754_log>
 800fece:	4b34      	ldr	r3, [pc, #208]	; (800ffa0 <log+0xe0>)
 800fed0:	4680      	mov	r8, r0
 800fed2:	f993 6000 	ldrsb.w	r6, [r3]
 800fed6:	4689      	mov	r9, r1
 800fed8:	1c73      	adds	r3, r6, #1
 800feda:	d05b      	beq.n	800ff94 <log+0xd4>
 800fedc:	4622      	mov	r2, r4
 800fede:	462b      	mov	r3, r5
 800fee0:	4620      	mov	r0, r4
 800fee2:	4629      	mov	r1, r5
 800fee4:	f7f0 fdd8 	bl	8000a98 <__aeabi_dcmpun>
 800fee8:	2800      	cmp	r0, #0
 800feea:	d153      	bne.n	800ff94 <log+0xd4>
 800feec:	2200      	movs	r2, #0
 800feee:	2300      	movs	r3, #0
 800fef0:	4620      	mov	r0, r4
 800fef2:	4629      	mov	r1, r5
 800fef4:	f7f0 fdc6 	bl	8000a84 <__aeabi_dcmpgt>
 800fef8:	2800      	cmp	r0, #0
 800fefa:	d14b      	bne.n	800ff94 <log+0xd4>
 800fefc:	4b29      	ldr	r3, [pc, #164]	; (800ffa4 <log+0xe4>)
 800fefe:	9008      	str	r0, [sp, #32]
 800ff00:	9301      	str	r3, [sp, #4]
 800ff02:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800ff06:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800ff0a:	b9a6      	cbnz	r6, 800ff36 <log+0x76>
 800ff0c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800ff10:	4b25      	ldr	r3, [pc, #148]	; (800ffa8 <log+0xe8>)
 800ff12:	4620      	mov	r0, r4
 800ff14:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ff18:	4629      	mov	r1, r5
 800ff1a:	2200      	movs	r2, #0
 800ff1c:	2300      	movs	r3, #0
 800ff1e:	f7f0 fd89 	bl	8000a34 <__aeabi_dcmpeq>
 800ff22:	bb40      	cbnz	r0, 800ff76 <log+0xb6>
 800ff24:	2301      	movs	r3, #1
 800ff26:	2e02      	cmp	r6, #2
 800ff28:	9300      	str	r3, [sp, #0]
 800ff2a:	d119      	bne.n	800ff60 <log+0xa0>
 800ff2c:	f7fd fe96 	bl	800dc5c <__errno>
 800ff30:	2321      	movs	r3, #33	; 0x21
 800ff32:	6003      	str	r3, [r0, #0]
 800ff34:	e019      	b.n	800ff6a <log+0xaa>
 800ff36:	2200      	movs	r2, #0
 800ff38:	4b1c      	ldr	r3, [pc, #112]	; (800ffac <log+0xec>)
 800ff3a:	4620      	mov	r0, r4
 800ff3c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ff40:	4629      	mov	r1, r5
 800ff42:	2200      	movs	r2, #0
 800ff44:	2300      	movs	r3, #0
 800ff46:	f7f0 fd75 	bl	8000a34 <__aeabi_dcmpeq>
 800ff4a:	2800      	cmp	r0, #0
 800ff4c:	d0ea      	beq.n	800ff24 <log+0x64>
 800ff4e:	2302      	movs	r3, #2
 800ff50:	429e      	cmp	r6, r3
 800ff52:	9300      	str	r3, [sp, #0]
 800ff54:	d111      	bne.n	800ff7a <log+0xba>
 800ff56:	f7fd fe81 	bl	800dc5c <__errno>
 800ff5a:	2322      	movs	r3, #34	; 0x22
 800ff5c:	6003      	str	r3, [r0, #0]
 800ff5e:	e011      	b.n	800ff84 <log+0xc4>
 800ff60:	4668      	mov	r0, sp
 800ff62:	f000 f9db 	bl	801031c <matherr>
 800ff66:	2800      	cmp	r0, #0
 800ff68:	d0e0      	beq.n	800ff2c <log+0x6c>
 800ff6a:	4811      	ldr	r0, [pc, #68]	; (800ffb0 <log+0xf0>)
 800ff6c:	f000 f9d8 	bl	8010320 <nan>
 800ff70:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ff74:	e006      	b.n	800ff84 <log+0xc4>
 800ff76:	2302      	movs	r3, #2
 800ff78:	9300      	str	r3, [sp, #0]
 800ff7a:	4668      	mov	r0, sp
 800ff7c:	f000 f9ce 	bl	801031c <matherr>
 800ff80:	2800      	cmp	r0, #0
 800ff82:	d0e8      	beq.n	800ff56 <log+0x96>
 800ff84:	9b08      	ldr	r3, [sp, #32]
 800ff86:	b11b      	cbz	r3, 800ff90 <log+0xd0>
 800ff88:	f7fd fe68 	bl	800dc5c <__errno>
 800ff8c:	9b08      	ldr	r3, [sp, #32]
 800ff8e:	6003      	str	r3, [r0, #0]
 800ff90:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 800ff94:	4640      	mov	r0, r8
 800ff96:	4649      	mov	r1, r9
 800ff98:	b00a      	add	sp, #40	; 0x28
 800ff9a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800ff9e:	bf00      	nop
 800ffa0:	20000230 	.word	0x20000230
 800ffa4:	08010ebd 	.word	0x08010ebd
 800ffa8:	c7efffff 	.word	0xc7efffff
 800ffac:	fff00000 	.word	0xfff00000
 800ffb0:	08010eb1 	.word	0x08010eb1
 800ffb4:	00000000 	.word	0x00000000

0800ffb8 <__ieee754_log>:
 800ffb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffbc:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800ffc0:	b087      	sub	sp, #28
 800ffc2:	4602      	mov	r2, r0
 800ffc4:	460b      	mov	r3, r1
 800ffc6:	460d      	mov	r5, r1
 800ffc8:	da24      	bge.n	8010014 <__ieee754_log+0x5c>
 800ffca:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800ffce:	4304      	orrs	r4, r0
 800ffd0:	d108      	bne.n	800ffe4 <__ieee754_log+0x2c>
 800ffd2:	2200      	movs	r2, #0
 800ffd4:	2300      	movs	r3, #0
 800ffd6:	2000      	movs	r0, #0
 800ffd8:	49cb      	ldr	r1, [pc, #812]	; (8010308 <__ieee754_log+0x350>)
 800ffda:	f7f0 fbed 	bl	80007b8 <__aeabi_ddiv>
 800ffde:	b007      	add	sp, #28
 800ffe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ffe4:	2900      	cmp	r1, #0
 800ffe6:	da04      	bge.n	800fff2 <__ieee754_log+0x3a>
 800ffe8:	f7f0 f904 	bl	80001f4 <__aeabi_dsub>
 800ffec:	2200      	movs	r2, #0
 800ffee:	2300      	movs	r3, #0
 800fff0:	e7f3      	b.n	800ffda <__ieee754_log+0x22>
 800fff2:	2200      	movs	r2, #0
 800fff4:	4bc5      	ldr	r3, [pc, #788]	; (801030c <__ieee754_log+0x354>)
 800fff6:	f7f0 fab5 	bl	8000564 <__aeabi_dmul>
 800fffa:	f06f 0635 	mvn.w	r6, #53	; 0x35
 800fffe:	4602      	mov	r2, r0
 8010000:	460b      	mov	r3, r1
 8010002:	460d      	mov	r5, r1
 8010004:	49c2      	ldr	r1, [pc, #776]	; (8010310 <__ieee754_log+0x358>)
 8010006:	428d      	cmp	r5, r1
 8010008:	dd06      	ble.n	8010018 <__ieee754_log+0x60>
 801000a:	4610      	mov	r0, r2
 801000c:	4619      	mov	r1, r3
 801000e:	f7f0 f8f3 	bl	80001f8 <__adddf3>
 8010012:	e7e4      	b.n	800ffde <__ieee754_log+0x26>
 8010014:	2600      	movs	r6, #0
 8010016:	e7f5      	b.n	8010004 <__ieee754_log+0x4c>
 8010018:	152c      	asrs	r4, r5, #20
 801001a:	f3c5 0513 	ubfx	r5, r5, #0, #20
 801001e:	f505 2115 	add.w	r1, r5, #610304	; 0x95000
 8010022:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8010026:	f601 7164 	addw	r1, r1, #3940	; 0xf64
 801002a:	4426      	add	r6, r4
 801002c:	f401 1480 	and.w	r4, r1, #1048576	; 0x100000
 8010030:	f084 517f 	eor.w	r1, r4, #1069547520	; 0x3fc00000
 8010034:	f481 1140 	eor.w	r1, r1, #3145728	; 0x300000
 8010038:	ea41 0305 	orr.w	r3, r1, r5
 801003c:	4610      	mov	r0, r2
 801003e:	4619      	mov	r1, r3
 8010040:	2200      	movs	r2, #0
 8010042:	4bb4      	ldr	r3, [pc, #720]	; (8010314 <__ieee754_log+0x35c>)
 8010044:	f7f0 f8d6 	bl	80001f4 <__aeabi_dsub>
 8010048:	1cab      	adds	r3, r5, #2
 801004a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801004e:	2b02      	cmp	r3, #2
 8010050:	eb06 5414 	add.w	r4, r6, r4, lsr #20
 8010054:	4682      	mov	sl, r0
 8010056:	468b      	mov	fp, r1
 8010058:	f04f 0200 	mov.w	r2, #0
 801005c:	dc53      	bgt.n	8010106 <__ieee754_log+0x14e>
 801005e:	2300      	movs	r3, #0
 8010060:	f7f0 fce8 	bl	8000a34 <__aeabi_dcmpeq>
 8010064:	b1d0      	cbz	r0, 801009c <__ieee754_log+0xe4>
 8010066:	2c00      	cmp	r4, #0
 8010068:	f000 8120 	beq.w	80102ac <__ieee754_log+0x2f4>
 801006c:	4620      	mov	r0, r4
 801006e:	f7f0 fa0f 	bl	8000490 <__aeabi_i2d>
 8010072:	a391      	add	r3, pc, #580	; (adr r3, 80102b8 <__ieee754_log+0x300>)
 8010074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010078:	4606      	mov	r6, r0
 801007a:	460f      	mov	r7, r1
 801007c:	f7f0 fa72 	bl	8000564 <__aeabi_dmul>
 8010080:	a38f      	add	r3, pc, #572	; (adr r3, 80102c0 <__ieee754_log+0x308>)
 8010082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010086:	4604      	mov	r4, r0
 8010088:	460d      	mov	r5, r1
 801008a:	4630      	mov	r0, r6
 801008c:	4639      	mov	r1, r7
 801008e:	f7f0 fa69 	bl	8000564 <__aeabi_dmul>
 8010092:	4602      	mov	r2, r0
 8010094:	460b      	mov	r3, r1
 8010096:	4620      	mov	r0, r4
 8010098:	4629      	mov	r1, r5
 801009a:	e7b8      	b.n	801000e <__ieee754_log+0x56>
 801009c:	a38a      	add	r3, pc, #552	; (adr r3, 80102c8 <__ieee754_log+0x310>)
 801009e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100a2:	4650      	mov	r0, sl
 80100a4:	4659      	mov	r1, fp
 80100a6:	f7f0 fa5d 	bl	8000564 <__aeabi_dmul>
 80100aa:	4602      	mov	r2, r0
 80100ac:	460b      	mov	r3, r1
 80100ae:	2000      	movs	r0, #0
 80100b0:	4999      	ldr	r1, [pc, #612]	; (8010318 <__ieee754_log+0x360>)
 80100b2:	f7f0 f89f 	bl	80001f4 <__aeabi_dsub>
 80100b6:	4652      	mov	r2, sl
 80100b8:	4606      	mov	r6, r0
 80100ba:	460f      	mov	r7, r1
 80100bc:	465b      	mov	r3, fp
 80100be:	4650      	mov	r0, sl
 80100c0:	4659      	mov	r1, fp
 80100c2:	f7f0 fa4f 	bl	8000564 <__aeabi_dmul>
 80100c6:	4602      	mov	r2, r0
 80100c8:	460b      	mov	r3, r1
 80100ca:	4630      	mov	r0, r6
 80100cc:	4639      	mov	r1, r7
 80100ce:	f7f0 fa49 	bl	8000564 <__aeabi_dmul>
 80100d2:	4606      	mov	r6, r0
 80100d4:	460f      	mov	r7, r1
 80100d6:	b914      	cbnz	r4, 80100de <__ieee754_log+0x126>
 80100d8:	4632      	mov	r2, r6
 80100da:	463b      	mov	r3, r7
 80100dc:	e0a0      	b.n	8010220 <__ieee754_log+0x268>
 80100de:	4620      	mov	r0, r4
 80100e0:	f7f0 f9d6 	bl	8000490 <__aeabi_i2d>
 80100e4:	a374      	add	r3, pc, #464	; (adr r3, 80102b8 <__ieee754_log+0x300>)
 80100e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100ea:	4680      	mov	r8, r0
 80100ec:	4689      	mov	r9, r1
 80100ee:	f7f0 fa39 	bl	8000564 <__aeabi_dmul>
 80100f2:	a373      	add	r3, pc, #460	; (adr r3, 80102c0 <__ieee754_log+0x308>)
 80100f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100f8:	4604      	mov	r4, r0
 80100fa:	460d      	mov	r5, r1
 80100fc:	4640      	mov	r0, r8
 80100fe:	4649      	mov	r1, r9
 8010100:	f7f0 fa30 	bl	8000564 <__aeabi_dmul>
 8010104:	e0a5      	b.n	8010252 <__ieee754_log+0x29a>
 8010106:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801010a:	f7f0 f875 	bl	80001f8 <__adddf3>
 801010e:	4602      	mov	r2, r0
 8010110:	460b      	mov	r3, r1
 8010112:	4650      	mov	r0, sl
 8010114:	4659      	mov	r1, fp
 8010116:	f7f0 fb4f 	bl	80007b8 <__aeabi_ddiv>
 801011a:	e9cd 0100 	strd	r0, r1, [sp]
 801011e:	4620      	mov	r0, r4
 8010120:	f7f0 f9b6 	bl	8000490 <__aeabi_i2d>
 8010124:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010128:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801012c:	4610      	mov	r0, r2
 801012e:	4619      	mov	r1, r3
 8010130:	f7f0 fa18 	bl	8000564 <__aeabi_dmul>
 8010134:	4602      	mov	r2, r0
 8010136:	460b      	mov	r3, r1
 8010138:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801013c:	f7f0 fa12 	bl	8000564 <__aeabi_dmul>
 8010140:	a363      	add	r3, pc, #396	; (adr r3, 80102d0 <__ieee754_log+0x318>)
 8010142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010146:	4680      	mov	r8, r0
 8010148:	4689      	mov	r9, r1
 801014a:	f7f0 fa0b 	bl	8000564 <__aeabi_dmul>
 801014e:	a362      	add	r3, pc, #392	; (adr r3, 80102d8 <__ieee754_log+0x320>)
 8010150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010154:	f7f0 f850 	bl	80001f8 <__adddf3>
 8010158:	4642      	mov	r2, r8
 801015a:	464b      	mov	r3, r9
 801015c:	f7f0 fa02 	bl	8000564 <__aeabi_dmul>
 8010160:	a35f      	add	r3, pc, #380	; (adr r3, 80102e0 <__ieee754_log+0x328>)
 8010162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010166:	f7f0 f847 	bl	80001f8 <__adddf3>
 801016a:	4642      	mov	r2, r8
 801016c:	464b      	mov	r3, r9
 801016e:	f7f0 f9f9 	bl	8000564 <__aeabi_dmul>
 8010172:	a35d      	add	r3, pc, #372	; (adr r3, 80102e8 <__ieee754_log+0x330>)
 8010174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010178:	f7f0 f83e 	bl	80001f8 <__adddf3>
 801017c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010180:	f7f0 f9f0 	bl	8000564 <__aeabi_dmul>
 8010184:	a35a      	add	r3, pc, #360	; (adr r3, 80102f0 <__ieee754_log+0x338>)
 8010186:	e9d3 2300 	ldrd	r2, r3, [r3]
 801018a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801018e:	4640      	mov	r0, r8
 8010190:	4649      	mov	r1, r9
 8010192:	f7f0 f9e7 	bl	8000564 <__aeabi_dmul>
 8010196:	a358      	add	r3, pc, #352	; (adr r3, 80102f8 <__ieee754_log+0x340>)
 8010198:	e9d3 2300 	ldrd	r2, r3, [r3]
 801019c:	f7f0 f82c 	bl	80001f8 <__adddf3>
 80101a0:	4642      	mov	r2, r8
 80101a2:	464b      	mov	r3, r9
 80101a4:	f7f0 f9de 	bl	8000564 <__aeabi_dmul>
 80101a8:	a355      	add	r3, pc, #340	; (adr r3, 8010300 <__ieee754_log+0x348>)
 80101aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101ae:	f7f0 f823 	bl	80001f8 <__adddf3>
 80101b2:	4642      	mov	r2, r8
 80101b4:	464b      	mov	r3, r9
 80101b6:	f7f0 f9d5 	bl	8000564 <__aeabi_dmul>
 80101ba:	4602      	mov	r2, r0
 80101bc:	460b      	mov	r3, r1
 80101be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80101c2:	f7f0 f819 	bl	80001f8 <__adddf3>
 80101c6:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 80101ca:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 80101ce:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 80101d2:	3551      	adds	r5, #81	; 0x51
 80101d4:	4335      	orrs	r5, r6
 80101d6:	2d00      	cmp	r5, #0
 80101d8:	4680      	mov	r8, r0
 80101da:	4689      	mov	r9, r1
 80101dc:	dd48      	ble.n	8010270 <__ieee754_log+0x2b8>
 80101de:	2200      	movs	r2, #0
 80101e0:	4b4d      	ldr	r3, [pc, #308]	; (8010318 <__ieee754_log+0x360>)
 80101e2:	4650      	mov	r0, sl
 80101e4:	4659      	mov	r1, fp
 80101e6:	f7f0 f9bd 	bl	8000564 <__aeabi_dmul>
 80101ea:	4652      	mov	r2, sl
 80101ec:	465b      	mov	r3, fp
 80101ee:	f7f0 f9b9 	bl	8000564 <__aeabi_dmul>
 80101f2:	4602      	mov	r2, r0
 80101f4:	460b      	mov	r3, r1
 80101f6:	4606      	mov	r6, r0
 80101f8:	460f      	mov	r7, r1
 80101fa:	4640      	mov	r0, r8
 80101fc:	4649      	mov	r1, r9
 80101fe:	f7ef fffb 	bl	80001f8 <__adddf3>
 8010202:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010206:	f7f0 f9ad 	bl	8000564 <__aeabi_dmul>
 801020a:	4680      	mov	r8, r0
 801020c:	4689      	mov	r9, r1
 801020e:	b964      	cbnz	r4, 801022a <__ieee754_log+0x272>
 8010210:	4602      	mov	r2, r0
 8010212:	460b      	mov	r3, r1
 8010214:	4630      	mov	r0, r6
 8010216:	4639      	mov	r1, r7
 8010218:	f7ef ffec 	bl	80001f4 <__aeabi_dsub>
 801021c:	4602      	mov	r2, r0
 801021e:	460b      	mov	r3, r1
 8010220:	4650      	mov	r0, sl
 8010222:	4659      	mov	r1, fp
 8010224:	f7ef ffe6 	bl	80001f4 <__aeabi_dsub>
 8010228:	e6d9      	b.n	800ffde <__ieee754_log+0x26>
 801022a:	a323      	add	r3, pc, #140	; (adr r3, 80102b8 <__ieee754_log+0x300>)
 801022c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010230:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010234:	f7f0 f996 	bl	8000564 <__aeabi_dmul>
 8010238:	a321      	add	r3, pc, #132	; (adr r3, 80102c0 <__ieee754_log+0x308>)
 801023a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801023e:	4604      	mov	r4, r0
 8010240:	460d      	mov	r5, r1
 8010242:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010246:	f7f0 f98d 	bl	8000564 <__aeabi_dmul>
 801024a:	4642      	mov	r2, r8
 801024c:	464b      	mov	r3, r9
 801024e:	f7ef ffd3 	bl	80001f8 <__adddf3>
 8010252:	4602      	mov	r2, r0
 8010254:	460b      	mov	r3, r1
 8010256:	4630      	mov	r0, r6
 8010258:	4639      	mov	r1, r7
 801025a:	f7ef ffcb 	bl	80001f4 <__aeabi_dsub>
 801025e:	4652      	mov	r2, sl
 8010260:	465b      	mov	r3, fp
 8010262:	f7ef ffc7 	bl	80001f4 <__aeabi_dsub>
 8010266:	4602      	mov	r2, r0
 8010268:	460b      	mov	r3, r1
 801026a:	4620      	mov	r0, r4
 801026c:	4629      	mov	r1, r5
 801026e:	e7d9      	b.n	8010224 <__ieee754_log+0x26c>
 8010270:	4602      	mov	r2, r0
 8010272:	460b      	mov	r3, r1
 8010274:	4650      	mov	r0, sl
 8010276:	4659      	mov	r1, fp
 8010278:	f7ef ffbc 	bl	80001f4 <__aeabi_dsub>
 801027c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010280:	f7f0 f970 	bl	8000564 <__aeabi_dmul>
 8010284:	4606      	mov	r6, r0
 8010286:	460f      	mov	r7, r1
 8010288:	2c00      	cmp	r4, #0
 801028a:	f43f af25 	beq.w	80100d8 <__ieee754_log+0x120>
 801028e:	a30a      	add	r3, pc, #40	; (adr r3, 80102b8 <__ieee754_log+0x300>)
 8010290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010294:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010298:	f7f0 f964 	bl	8000564 <__aeabi_dmul>
 801029c:	a308      	add	r3, pc, #32	; (adr r3, 80102c0 <__ieee754_log+0x308>)
 801029e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102a2:	4604      	mov	r4, r0
 80102a4:	460d      	mov	r5, r1
 80102a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80102aa:	e729      	b.n	8010100 <__ieee754_log+0x148>
 80102ac:	2000      	movs	r0, #0
 80102ae:	2100      	movs	r1, #0
 80102b0:	e695      	b.n	800ffde <__ieee754_log+0x26>
 80102b2:	bf00      	nop
 80102b4:	f3af 8000 	nop.w
 80102b8:	fee00000 	.word	0xfee00000
 80102bc:	3fe62e42 	.word	0x3fe62e42
 80102c0:	35793c76 	.word	0x35793c76
 80102c4:	3dea39ef 	.word	0x3dea39ef
 80102c8:	55555555 	.word	0x55555555
 80102cc:	3fd55555 	.word	0x3fd55555
 80102d0:	df3e5244 	.word	0xdf3e5244
 80102d4:	3fc2f112 	.word	0x3fc2f112
 80102d8:	96cb03de 	.word	0x96cb03de
 80102dc:	3fc74664 	.word	0x3fc74664
 80102e0:	94229359 	.word	0x94229359
 80102e4:	3fd24924 	.word	0x3fd24924
 80102e8:	55555593 	.word	0x55555593
 80102ec:	3fe55555 	.word	0x3fe55555
 80102f0:	d078c69f 	.word	0xd078c69f
 80102f4:	3fc39a09 	.word	0x3fc39a09
 80102f8:	1d8e78af 	.word	0x1d8e78af
 80102fc:	3fcc71c5 	.word	0x3fcc71c5
 8010300:	9997fa04 	.word	0x9997fa04
 8010304:	3fd99999 	.word	0x3fd99999
 8010308:	c3500000 	.word	0xc3500000
 801030c:	43500000 	.word	0x43500000
 8010310:	7fefffff 	.word	0x7fefffff
 8010314:	3ff00000 	.word	0x3ff00000
 8010318:	3fe00000 	.word	0x3fe00000

0801031c <matherr>:
 801031c:	2000      	movs	r0, #0
 801031e:	4770      	bx	lr

08010320 <nan>:
 8010320:	2000      	movs	r0, #0
 8010322:	4901      	ldr	r1, [pc, #4]	; (8010328 <nan+0x8>)
 8010324:	4770      	bx	lr
 8010326:	bf00      	nop
 8010328:	7ff80000 	.word	0x7ff80000

0801032c <_init>:
 801032c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801032e:	bf00      	nop
 8010330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010332:	bc08      	pop	{r3}
 8010334:	469e      	mov	lr, r3
 8010336:	4770      	bx	lr

08010338 <_fini>:
 8010338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801033a:	bf00      	nop
 801033c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801033e:	bc08      	pop	{r3}
 8010340:	469e      	mov	lr, r3
 8010342:	4770      	bx	lr
