

================================================================
== Vivado HLS Report for 'p_hls_fptosi_float_i'
================================================================
* Date:           Tue Dec 18 16:01:46 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        convolution.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      4.42|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    360|    341|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|     50|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    410|    341|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      1|      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+-----+-----+------------+------------+
    |     Variable Name    | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+-----+-----+------------+------------+
    |sh_assign_fu_74_p2    |     +    |      0|   32|   14|           8|           9|
    |tmp_10_i_i_fu_173_p2  |     -    |      0|   53|   21|           1|          16|
    |tmp_2_i_i_fu_88_p2    |     -    |      0|   29|   13|           7|           8|
    |tmp_4_i_i_fu_129_p2   |   lshr   |      0|   85|   73|          25|          25|
    |ap_return             |  select  |      0|    0|   16|           1|          16|
    |p_Val2_2_fu_163_p3    |  select  |      0|    0|   15|           1|          15|
    |sh_assign_1_fu_98_p3  |  select  |      0|    0|    9|           1|           9|
    |tmp_5_i_i_fu_135_p2   |    shl   |      0|  161|  180|          63|          63|
    +----------------------+----------+-------+-----+-----+------------+------------+
    |Total                 |          |      0|  360|  341|         107|         161|
    +----------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_reg_pp0_iter1_p_Result_s_reg_186  |   1|   0|    1|          0|
    |isNeg_reg_196                        |   1|   0|    1|          0|
    |loc_V_1_reg_191                      |  23|   0|   23|          0|
    |p_Result_s_reg_186                   |   1|   0|    1|          0|
    |p_Val2_2_reg_207                     |  15|   0|   15|          0|
    |sh_assign_1_reg_201                  |   9|   0|    9|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |  50|   0|   50|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | __hls_fptosi_float_i | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | __hls_fptosi_float_i | return value |
|ap_return  | out |   16| ap_ctrl_hs | __hls_fptosi_float_i | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | __hls_fptosi_float_i | return value |
|x          |  in |   32|   ap_none  |           x          |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

