<html><body><samp><pre>
<!@TC:1628829917>
#Build: Synplify Pro (R) Q-2020.03M-SP1, Build 166R, Oct 19 2020
#install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
#OS: Windows 7 6.1
#Hostname: WIN7-2020MEADRD

# Fri Aug 13 12:45:17 2021

#Implementation: synthesis


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: WIN7-2020MEADRD

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202003synp2, Build 166R, Built Oct 19 2020 10:50:56, @</a>

@N: : <!@TM:1628829939> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: WIN7-2020MEADRD

Implementation : synthesis
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp202003synp2, Build 170R, Built Oct 21 2020 10:52:30, @</a>

@N: : <!@TM:1628829939> | Running in 64-bit mode 
@I::"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\DAC\igloo\work\test.v" (library work)
@I::"E:\DAC\igloo\work\crc7.v" (library work)
@I::"E:\DAC\igloo\work\sound.v" (library work)
@I::"E:\DAC\igloo\work\mult28x32.v" (library work)
@I::"E:\DAC\igloo\work\tap_rom.v" (library work)
@I::"E:\DAC\igloo\work\fir.v" (library work)
@I::"E:\DAC\igloo\work\tap_rom2.v" (library work)
@I::"E:\DAC\igloo\work\fir2.v" (library work)
@I::"E:\DAC\igloo\work\bigfifo.v" (library work)
@I::"E:\DAC\igloo\work\ram.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="E:\DAC\igloo\work\ram.v:545:7:545:18:@W:CG1337:@XP_MSG">ram.v(545)</a><!@TM:1628829939> | Net almost_full is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="E:\DAC\igloo\work\ram.v:546:7:546:19:@W:CG1337:@XP_MSG">ram.v(546)</a><!@TM:1628829939> | Net almost_empty is not declared.</font>
@I::"E:\DAC\igloo\work\pipe_pcm.v" (library work)
@I::"E:\DAC\igloo\work\sdm.v" (library work)
@I::"E:\DAC\igloo\work\sd.v" (library work)
@I::"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v" (library work)
@I::"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v" (library work)
@I::"E:\DAC\igloo\soc\sdio25\component\work\u8_sb\CCC_0\u8_sb_CCC_0_FCCC.v" (library work)
@I::"E:\DAC\igloo\soc\sdio25\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@I::"E:\DAC\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v" (library work)
@I::"E:\DAC\igloo\soc\sdio25\component\work\u8_sb_HPMS\u8_sb_HPMS_syn.v" (library work)
@I::"E:\DAC\igloo\soc\sdio25\component\work\u8_sb_HPMS\u8_sb_HPMS.v" (library work)
@I::"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v" (library COREAHBLITE_LIB)
@I::"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v" (library COREAHBLITE_LIB)
@I::"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v" (library COREAHBLITE_LIB)
@I::"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v" (library COREAHBLITE_LIB)
@I::"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v" (library COREAHBLITE_LIB)
@I::"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v" (library COREAHBLITE_LIB)
@I::"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v" (library COREAHBLITE_LIB)
@I::"E:\DAC\igloo\soc\sdio25\component\work\u8_sb\u8_sb.v" (library work)
@I::"E:\DAC\igloo\soc\sdio25\component\work\u8\u8.v" (library work)
Verilog syntax check successful!
File E:\DAC\igloo\work\test.v changed - recompiling
Selecting top level module u8
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:23:7:23:18:@N:CG775:@XP_MSG">coreahblite.v(23)</a><!@TM:1628829939> | Component CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:541:2:541:12:@W:CG1283:@XP_MSG">coreahblite.v(541)</a><!@TM:1628829939> | Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:541:2:541:12:@W:CG1283:@XP_MSG">coreahblite.v(541)</a><!@TM:1628829939> | Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:541:2:541:12:@W:CG1283:@XP_MSG">coreahblite.v(541)</a><!@TM:1628829939> | Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:541:2:541:12:@W:CG1283:@XP_MSG">coreahblite.v(541)</a><!@TM:1628829939> | Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2639:2:2639:15:@W:CG1283:@XP_MSG">coreahblite_matrix4x16.v(2639)</a><!@TM:1628829939> | Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@W:CG1283:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1628829939> | Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2703:2:2703:15:@W:CG1283:@XP_MSG">coreahblite_matrix4x16.v(2703)</a><!@TM:1628829939> | Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@W:CG1283:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1628829939> | Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2767:2:2767:15:@W:CG1283:@XP_MSG">coreahblite_matrix4x16.v(2767)</a><!@TM:1628829939> | Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@W:CG1283:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1628829939> | Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2831:2:2831:15:@W:CG1283:@XP_MSG">coreahblite_matrix4x16.v(2831)</a><!@TM:1628829939> | Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@W:CG1283:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1628829939> | Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v:367:7:367:22:@N:CG364:@XP_MSG">igloo2.v(367)</a><!@TM:1628829939> | Synthesizing module CLKINT_PRESERVE in library work.
Running optimization stage 1 on CLKINT_PRESERVE .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v:362:7:362:13:@N:CG364:@XP_MSG">igloo2.v(362)</a><!@TM:1628829939> | Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v:286:7:286:12:@N:CG364:@XP_MSG">igloo2.v(286)</a><!@TM:1628829939> | Synthesizing module BIBUF in library work.
Running optimization stage 1 on BIBUF .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\crc7.v:47:7:47:12:@N:CG364:@XP_MSG">crc7.v(47)</a><!@TM:1628829939> | Synthesizing module crc16 in library work.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\DAC\igloo\work\crc7.v:72:20:72:23:@N:CG179:@XP_MSG">crc7.v(72)</a><!@TM:1628829939> | Removing redundant assignment.
Running optimization stage 1 on crc16 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\sd.v:1365:7:1365:14:@N:CG364:@XP_MSG">sd.v(1365)</a><!@TM:1628829939> | Synthesizing module sd_data in library work.
Running optimization stage 1 on sd_data .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\work\sd.v:1441:0:1441:6:@W:CL169:@XP_MSG">sd.v(1441)</a><!@TM:1628829939> | Pruning unused register demo[17:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="E:\DAC\igloo\work\sd.v:1441:0:1441:6:@W:CL271:@XP_MSG">sd.v(1441)</a><!@TM:1628829939> | Pruning unused bits 31 to 28 of odin[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="E:\DAC\igloo\work\sd.v:1441:0:1441:6:@W:CL113:@XP_MSG">sd.v(1441)</a><!@TM:1628829939> | Feedback mux created for signal db[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL250:@XP_HELP">CL250</a> : <a href="E:\DAC\igloo\work\sd.v:1441:0:1441:6:@W:CL250:@XP_MSG">sd.v(1441)</a><!@TM:1628829939> | All reachable assignments to db[7:0] assign 0, register removed by optimization</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\sound.v:38:7:38:20:@N:CG364:@XP_MSG">sound.v(38)</a><!@TM:1628829939> | Synthesizing module clock_divider in library work.
Running optimization stage 1 on clock_divider .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\sound.v:495:7:495:13:@N:CG364:@XP_MSG">sound.v(495)</a><!@TM:1628829939> | Synthesizing module inctrl in library work.
Running optimization stage 1 on inctrl .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\sound.v:640:7:640:14:@N:CG364:@XP_MSG">sound.v(640)</a><!@TM:1628829939> | Synthesizing module pcm2dsd in library work.
Running optimization stage 1 on pcm2dsd .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\sound.v:1214:7:1214:13:@N:CG364:@XP_MSG">sound.v(1214)</a><!@TM:1628829939> | Synthesizing module dsd_tx in library work.
Running optimization stage 1 on dsd_tx .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\sound.v:1174:7:1174:13:@N:CG364:@XP_MSG">sound.v(1174)</a><!@TM:1628829939> | Synthesizing module pcm_tx in library work.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="E:\DAC\igloo\work\sound.v:1187:11:1187:15:@W:CG133:@XP_MSG">sound.v(1187)</a><!@TM:1628829939> | Object word is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on pcm_tx .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\tap_rom.v:1:7:1:14:@N:CG364:@XP_MSG">tap_rom.v(1)</a><!@TM:1628829939> | Synthesizing module tap_rom in library work.
Running optimization stage 1 on tap_rom .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\mult28x32.v:4:7:4:16:@N:CG364:@XP_MSG">mult28x32.v(4)</a><!@TM:1628829939> | Synthesizing module mult28x32 in library work.
Running optimization stage 1 on mult28x32 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\fir.v:16:7:16:18:@N:CG364:@XP_MSG">fir.v(16)</a><!@TM:1628829939> | Synthesizing module fir_stage_1 in library work.
Running optimization stage 1 on fir_stage_1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\tap_rom2.v:4:7:4:15:@N:CG364:@XP_MSG">tap_rom2.v(4)</a><!@TM:1628829939> | Synthesizing module tap_rom2 in library work.
Running optimization stage 1 on tap_rom2 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\fir2.v:4:7:4:18:@N:CG364:@XP_MSG">fir2.v(4)</a><!@TM:1628829939> | Synthesizing module fir_stage_2 in library work.
Running optimization stage 1 on fir_stage_2 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\pipe_pcm.v:128:7:128:12:@N:CG364:@XP_MSG">pipe_pcm.v(128)</a><!@TM:1628829939> | Synthesizing module mulb1 in library work.
Running optimization stage 1 on mulb1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\pipe_pcm.v:12:7:12:15:@N:CG364:@XP_MSG">pipe_pcm.v(12)</a><!@TM:1628829939> | Synthesizing module pipe_pcm in library work.
Running optimization stage 1 on pipe_pcm .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\DAC\igloo\work\pipe_pcm.v:58:0:58:6:@W:CL190:@XP_MSG">pipe_pcm.v(58)</a><!@TM:1628829939> | Optimizing register bit plus[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\DAC\igloo\work\pipe_pcm.v:58:0:58:6:@W:CL190:@XP_MSG">pipe_pcm.v(58)</a><!@TM:1628829939> | Optimizing register bit plus[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\DAC\igloo\work\pipe_pcm.v:58:0:58:6:@W:CL279:@XP_MSG">pipe_pcm.v(58)</a><!@TM:1628829939> | Pruning register bits 27 to 26 of plus[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\sdm.v:437:7:437:13:@N:CG364:@XP_MSG">sdm.v(437)</a><!@TM:1628829939> | Synthesizing module ext_i1 in library work.
Running optimization stage 1 on ext_i1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\sdm.v:441:7:441:13:@N:CG364:@XP_MSG">sdm.v(441)</a><!@TM:1628829939> | Synthesizing module ext_i2 in library work.
Running optimization stage 1 on ext_i2 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\sdm.v:445:7:445:13:@N:CG364:@XP_MSG">sdm.v(445)</a><!@TM:1628829939> | Synthesizing module ext_i3 in library work.
Running optimization stage 1 on ext_i3 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\sdm.v:449:7:449:13:@N:CG364:@XP_MSG">sdm.v(449)</a><!@TM:1628829939> | Synthesizing module ext_i4 in library work.
Running optimization stage 1 on ext_i4 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\sdm.v:453:7:453:13:@N:CG364:@XP_MSG">sdm.v(453)</a><!@TM:1628829939> | Synthesizing module ext_i5 in library work.
Running optimization stage 1 on ext_i5 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\sdm.v:281:7:281:12:@N:CG364:@XP_MSG">sdm.v(281)</a><!@TM:1628829939> | Synthesizing module mi1a1 in library work.
Running optimization stage 1 on mi1a1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\sdm.v:307:7:307:12:@N:CG364:@XP_MSG">sdm.v(307)</a><!@TM:1628829939> | Synthesizing module mi2a2 in library work.
Running optimization stage 1 on mi2a2 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\sdm.v:333:7:333:12:@N:CG364:@XP_MSG">sdm.v(333)</a><!@TM:1628829939> | Synthesizing module mi3a3 in library work.
Running optimization stage 1 on mi3a3 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\sdm.v:358:7:358:12:@N:CG364:@XP_MSG">sdm.v(358)</a><!@TM:1628829939> | Synthesizing module mi4a4 in library work.
Running optimization stage 1 on mi4a4 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\sdm.v:384:7:384:12:@N:CG364:@XP_MSG">sdm.v(384)</a><!@TM:1628829939> | Synthesizing module mi5a5 in library work.
Running optimization stage 1 on mi5a5 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\sdm.v:410:7:410:12:@N:CG364:@XP_MSG">sdm.v(410)</a><!@TM:1628829939> | Synthesizing module mi6b6 in library work.
Running optimization stage 1 on mi6b6 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\sdm.v:266:7:266:15:@N:CG364:@XP_MSG">sdm.v(266)</a><!@TM:1628829939> | Synthesizing module abs_cost in library work.
Running optimization stage 1 on abs_cost .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\sdm.v:17:7:17:15:@N:CG364:@XP_MSG">sdm.v(17)</a><!@TM:1628829939> | Synthesizing module pipe_sdm in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\DAC\igloo\work\sdm.v:28:7:28:15:@W:CG360:@XP_MSG">sdm.v(28)</a><!@TM:1628829939> | Removing wire overflow, as there is no assignment to it.</font>
Running optimization stage 1 on pipe_sdm .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="E:\DAC\igloo\work\sdm.v:28:7:28:15:@W:CL318:@XP_MSG">sdm.v(28)</a><!@TM:1628829939> | *Output overflow has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\work\sdm.v:46:0:46:6:@W:CL169:@XP_MSG">sdm.v(46)</a><!@TM:1628829939> | Pruning unused register buffer[27:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\work\sdm.v:46:0:46:6:@W:CL169:@XP_MSG">sdm.v(46)</a><!@TM:1628829939> | Pruning unused register of. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\sound.v:730:7:730:15:@N:CG364:@XP_MSG">sound.v(730)</a><!@TM:1628829939> | Synthesizing module dop_gear in library work.
Running optimization stage 1 on dop_gear .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\sound.v:795:7:795:15:@N:CG364:@XP_MSG">sound.v(795)</a><!@TM:1628829939> | Synthesizing module spdif_tx in library work.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\DAC\igloo\work\sound.v:905:29:905:41:@N:CG179:@XP_MSG">sound.v(905)</a><!@TM:1628829939> | Removing redundant assignment.
Running optimization stage 1 on spdif_tx .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\work\sound.v:859:0:859:6:@W:CL169:@XP_MSG">sound.v(859)</a><!@TM:1628829939> | Pruning unused register address_out. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\DAC\igloo\work\sound.v:859:0:859:6:@W:CL190:@XP_MSG">sound.v(859)</a><!@TM:1628829939> | Optimizing register bit channel_status_shift[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\DAC\igloo\work\sound.v:859:0:859:6:@W:CL260:@XP_MSG">sound.v(859)</a><!@TM:1628829939> | Pruning register bit 0 of channel_status_shift[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\ram.v:402:7:402:17:@N:CG364:@XP_MSG">ram.v(402)</a><!@TM:1628829939> | Synthesizing module sync_logic in library work.

	c_DATA_WIDTH=32'b00000000000000000000000000000001
   Generated name = sync_logic_1s
Running optimization stage 1 on sync_logic_1s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\ram.v:402:7:402:17:@N:CG364:@XP_MSG">ram.v(402)</a><!@TM:1628829939> | Synthesizing module sync_logic in library work.

	c_DATA_WIDTH=32'b00000000000000000000000000000011
   Generated name = sync_logic_3s
Running optimization stage 1 on sync_logic_3s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\bigfifo.v:6:7:6:14:@N:CG364:@XP_MSG">bigfifo.v(6)</a><!@TM:1628829939> | Synthesizing module bigfifo in library work.
Running optimization stage 1 on bigfifo .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\work\bigfifo.v:110:0:110:6:@W:CL169:@XP_MSG">bigfifo.v(110)</a><!@TM:1628829939> | Pruning unused register c3[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\work\bigfifo.v:109:0:109:6:@W:CL169:@XP_MSG">bigfifo.v(109)</a><!@TM:1628829939> | Pruning unused register c2[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\DAC\igloo\work\bigfifo.v:142:0:142:6:@W:CL190:@XP_MSG">bigfifo.v(142)</a><!@TM:1628829939> | Optimizing register bit HTRANS[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\DAC\igloo\work\bigfifo.v:142:0:142:6:@W:CL260:@XP_MSG">bigfifo.v(142)</a><!@TM:1628829939> | Pruning register bit 0 of HTRANS[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\ram.v:16:7:16:21:@N:CG364:@XP_MSG">ram.v(16)</a><!@TM:1628829939> | Synthesizing module mem_controller in library work.
Running optimization stage 1 on mem_controller .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\work\ram.v:116:0:116:6:@W:CL169:@XP_MSG">ram.v(116)</a><!@TM:1628829939> | Pruning unused register fifo_clear_i2s. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\crc7.v:6:7:6:11:@N:CG364:@XP_MSG">crc7.v(6)</a><!@TM:1628829939> | Synthesizing module crc7 in library work.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\DAC\igloo\work\crc7.v:33:20:33:23:@N:CG179:@XP_MSG">crc7.v(33)</a><!@TM:1628829939> | Removing redundant assignment.
Running optimization stage 1 on crc7 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\sd.v:43:7:43:12:@N:CG364:@XP_MSG">sd.v(43)</a><!@TM:1628829939> | Synthesizing module sdtop in library work.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="E:\DAC\igloo\work\sd.v:247:9:247:16:@W:CG296:@XP_MSG">sd.v(247)</a><!@TM:1628829939> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="E:\DAC\igloo\work\sd.v:247:36:247:50:@W:CG290:@XP_MSG">sd.v(247)</a><!@TM:1628829939> | Referenced variable oversampling_y is not in sensitivity list.</font>
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="E:\DAC\igloo\work\sd.v:426:24:426:36:@N:CG179:@XP_MSG">sd.v(426)</a><!@TM:1628829939> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\DAC\igloo\work\sd.v:103:23:103:32:@W:CG360:@XP_MSG">sd.v(103)</a><!@TM:1628829939> | Removing wire HADDR_ADC, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\DAC\igloo\work\sd.v:104:24:104:34:@W:CG360:@XP_MSG">sd.v(104)</a><!@TM:1628829939> | Removing wire HWDATA_ADC, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\DAC\igloo\work\sd.v:105:23:105:33:@W:CG360:@XP_MSG">sd.v(105)</a><!@TM:1628829939> | Removing wire HTRANS_ADC, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\DAC\igloo\work\sd.v:106:17:106:27:@W:CG360:@XP_MSG">sd.v(106)</a><!@TM:1628829939> | Removing wire HWRITE_ADC, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="E:\DAC\igloo\work\sd.v:152:12:152:21:@W:CG360:@XP_MSG">sd.v(152)</a><!@TM:1628829939> | Removing wire read_data, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="E:\DAC\igloo\work\sd.v:185:25:185:38:@W:CG133:@XP_MSG">sd.v(185)</a><!@TM:1628829939> | Object wsource_right is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on sdtop .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\work\sd.v:575:0:575:6:@W:CL169:@XP_MSG">sd.v(575)</a><!@TM:1628829939> | Pruning unused register use_adc_mode. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\work\sd.v:397:0:397:6:@W:CL169:@XP_MSG">sd.v(397)</a><!@TM:1628829939> | Pruning unused register master_lrckd4. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\work\sd.v:394:0:394:6:@W:CL169:@XP_MSG">sd.v(394)</a><!@TM:1628829939> | Pruning unused register master_lrckd2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\work\sd.v:392:0:392:6:@W:CL169:@XP_MSG">sd.v(392)</a><!@TM:1628829939> | Pruning unused register master_bckd4. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\work\sd.v:389:0:389:6:@W:CL169:@XP_MSG">sd.v(389)</a><!@TM:1628829939> | Pruning unused register master_bckd2. Make sure that there are no unused intermediate registers.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="E:\DAC\igloo\work\sd.v:411:0:411:6:@A:CL282:@XP_MSG">sd.v(411)</a><!@TM:1628829939> | Feedback mux created for signal wsource_left[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\DAC\igloo\work\sd.v:575:0:575:6:@W:CL190:@XP_MSG">sd.v(575)</a><!@TM:1628829939> | Optimizing register bit sound_card_ctrl[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\DAC\igloo\work\sd.v:575:0:575:6:@W:CL190:@XP_MSG">sd.v(575)</a><!@TM:1628829939> | Optimizing register bit sound_card_ctrl[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\DAC\igloo\work\sd.v:575:0:575:6:@W:CL279:@XP_MSG">sd.v(575)</a><!@TM:1628829939> | Pruning register bits 4 to 3 of sound_card_ctrl[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\test.v:384:7:384:21:@N:CG364:@XP_MSG">test.v(384)</a><!@TM:1628829939> | Synthesizing module clock138master in library work.
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="E:\DAC\igloo\work\test.v:438:16:438:29:@W:CG1340:@XP_MSG">test.v(438)</a><!@TM:1628829939> | Index into variable key could be out of range ; a simulation mismatch is possible.</font>
Running optimization stage 1 on clock138master .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\work\test.v:414:0:414:6:@W:CL169:@XP_MSG">test.v(414)</a><!@TM:1628829939> | Pruning unused register do_selftest. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\work\test.v:6:7:6:11:@N:CG364:@XP_MSG">test.v(6)</a><!@TM:1628829939> | Synthesizing module test in library work.
Running optimization stage 1 on test .......
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="E:\DAC\igloo\work\test.v:227:0:227:6:@W:CL265:@XP_MSG">test.v(227)</a><!@TM:1628829939> | Removing unused bit 0 of dsd_rpp[7:0]. Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="E:\DAC\igloo\work\test.v:216:0:216:6:@W:CL271:@XP_MSG">test.v(216)</a><!@TM:1628829939> | Pruning unused bits 63 to 8 of dsdlq[63:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="E:\DAC\igloo\work\test.v:216:0:216:6:@W:CL271:@XP_MSG">test.v(216)</a><!@TM:1628829939> | Pruning unused bits 63 to 8 of dsdrq[63:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v:376:7:376:10:@N:CG364:@XP_MSG">igloo2.v(376)</a><!@TM:1628829939> | Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v:372:7:372:10:@N:CG364:@XP_MSG">igloo2.v(372)</a><!@TM:1628829939> | Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v:729:7:729:10:@N:CG364:@XP_MSG">igloo2.v(729)</a><!@TM:1628829939> | Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\soc\sdio25\component\work\u8_sb\CCC_0\u8_sb_CCC_0_FCCC.v:5:7:5:23:@N:CG364:@XP_MSG">u8_sb_CCC_0_FCCC.v(5)</a><!@TM:1628829939> | Synthesizing module u8_sb_CCC_0_FCCC in library work.
Running optimization stage 1 on u8_sb_CCC_0_FCCC .......
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:541:2:541:12:@W:CG1283:@XP_MSG">coreahblite.v(541)</a><!@TM:1628829939> | Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:541:2:541:12:@W:CG1283:@XP_MSG">coreahblite.v(541)</a><!@TM:1628829939> | Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:541:2:541:12:@W:CG1283:@XP_MSG">coreahblite.v(541)</a><!@TM:1628829939> | Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:541:2:541:12:@W:CG1283:@XP_MSG">coreahblite.v(541)</a><!@TM:1628829939> | Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2639:2:2639:15:@W:CG1283:@XP_MSG">coreahblite_matrix4x16.v(2639)</a><!@TM:1628829939> | Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@W:CG1283:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1628829939> | Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v:20:7:20:26:@N:CG364:@XP_MSG">coreahblite_addrdec.v(20)</a><!@TM:1628829939> | Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b10000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z1
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v:20:7:20:33:@N:CG364:@XP_MSG">coreahblite_defaultslavesm.v(20)</a><!@TM:1628829939> | Synthesizing module COREAHBLITE_DEFAULTSLAVESM in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	HRESPEXTEND=1'b1
   Generated name = COREAHBLITE_DEFAULTSLAVESM_0s_0_1
Running optimization stage 1 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:22:7:22:30:@N:CG364:@XP_MSG">coreahblite_masterstage.v(22)</a><!@TM:1628829939> | Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b10000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_85_65536_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_85_65536_0s_0_1_0 .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:625:0:625:6:@W:CL177:@XP_MSG">coreahblite_masterstage.v(625)</a><!@TM:1628829939> | Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2703:2:2703:15:@W:CG1283:@XP_MSG">coreahblite_matrix4x16.v(2703)</a><!@TM:1628829939> | Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@W:CG1283:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1628829939> | Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v:20:7:20:26:@N:CG364:@XP_MSG">coreahblite_addrdec.v(20)</a><!@TM:1628829939> | Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b00000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z2
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z2 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:22:7:22:30:@N:CG364:@XP_MSG">coreahblite_masterstage.v(22)</a><!@TM:1628829939> | Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_85_0_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_85_0_0s_0_1_0 .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:625:0:625:6:@W:CL177:@XP_MSG">coreahblite_masterstage.v(625)</a><!@TM:1628829939> | Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2767:2:2767:15:@W:CG1283:@XP_MSG">coreahblite_matrix4x16.v(2767)</a><!@TM:1628829939> | Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2831:2:2831:15:@W:CG1283:@XP_MSG">coreahblite_matrix4x16.v(2831)</a><!@TM:1628829939> | Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:20:7:20:31:@N:CG364:@XP_MSG">coreahblite_slavearbiter.v(20)</a><!@TM:1628829939> | Synthesizing module COREAHBLITE_SLAVEARBITER in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	M0EXTEND=4'b0000
	M0DONE=4'b0001
	M0LOCK=4'b0010
	M0LOCKEXTEND=4'b0011
	M1EXTEND=4'b0100
	M1DONE=4'b0101
	M1LOCK=4'b0110
	M1LOCKEXTEND=4'b0111
	M2EXTEND=4'b1000
	M2DONE=4'b1001
	M2LOCK=4'b1010
	M2LOCKEXTEND=4'b1011
	M3EXTEND=4'b1100
	M3DONE=4'b1101
	M3LOCK=4'b1110
	M3LOCKEXTEND=4'b1111
	MASTER_0=4'b0001
	MASTER_1=4'b0010
	MASTER_2=4'b0100
	MASTER_3=4'b1000
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVEARBITER_Z3
Running optimization stage 1 on COREAHBLITE_SLAVEARBITER_Z3 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:22:7:22:29:@N:CG364:@XP_MSG">coreahblite_slavestage.v(22)</a><!@TM:1628829939> | Synthesizing module COREAHBLITE_SLAVESTAGE in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	TRN_IDLE=1'b0
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVESTAGE_0s_0_0
Running optimization stage 1 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:23:7:23:29:@N:CG364:@XP_MSG">coreahblite_matrix4x16.v(23)</a><!@TM:1628829939> | Synthesizing module COREAHBLITE_MATRIX4X16 in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M0_AHBSLOTENABLE=17'b10000000000000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s
Running optimization stage 1 on COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:23:7:23:18:@N:CG364:@XP_MSG">coreahblite.v(23)</a><!@TM:1628829939> | Synthesizing module CoreAHBLite in library COREAHBLITE_LIB.

	FAMILY=6'b011000
	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC_0=1'b1
	SC_1=1'b0
	SC_2=1'b1
	SC_3=1'b0
	SC_4=1'b1
	SC_5=1'b0
	SC_6=1'b1
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	M0_AHBSLOT0ENABLE=1'b0
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b0
	M0_AHBSLOT7ENABLE=1'b0
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M0_AHBSLOT16ENABLE=1'b1
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b0
	M1_AHBSLOT6ENABLE=1'b0
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b0
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT16ENABLE=1'b0
	M2_AHBSLOT0ENABLE=1'b0
	M2_AHBSLOT1ENABLE=1'b0
	M2_AHBSLOT2ENABLE=1'b0
	M2_AHBSLOT3ENABLE=1'b0
	M2_AHBSLOT4ENABLE=1'b0
	M2_AHBSLOT5ENABLE=1'b0
	M2_AHBSLOT6ENABLE=1'b0
	M2_AHBSLOT7ENABLE=1'b0
	M2_AHBSLOT8ENABLE=1'b0
	M2_AHBSLOT9ENABLE=1'b0
	M2_AHBSLOT10ENABLE=1'b0
	M2_AHBSLOT11ENABLE=1'b0
	M2_AHBSLOT12ENABLE=1'b0
	M2_AHBSLOT13ENABLE=1'b0
	M2_AHBSLOT14ENABLE=1'b0
	M2_AHBSLOT15ENABLE=1'b0
	M2_AHBSLOT16ENABLE=1'b0
	M3_AHBSLOT0ENABLE=1'b0
	M3_AHBSLOT1ENABLE=1'b0
	M3_AHBSLOT2ENABLE=1'b0
	M3_AHBSLOT3ENABLE=1'b0
	M3_AHBSLOT4ENABLE=1'b0
	M3_AHBSLOT5ENABLE=1'b0
	M3_AHBSLOT6ENABLE=1'b0
	M3_AHBSLOT7ENABLE=1'b0
	M3_AHBSLOT8ENABLE=1'b0
	M3_AHBSLOT9ENABLE=1'b0
	M3_AHBSLOT10ENABLE=1'b0
	M3_AHBSLOT11ENABLE=1'b0
	M3_AHBSLOT12ENABLE=1'b0
	M3_AHBSLOT13ENABLE=1'b0
	M3_AHBSLOT14ENABLE=1'b0
	M3_AHBSLOT15ENABLE=1'b0
	M3_AHBSLOT16ENABLE=1'b0
	SYNC_RESET=32'b00000000000000000000000000000000
	M0_AHBSLOTENABLE=17'b10000000000000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SC=16'b0000000001010101
   Generated name = CoreAHBLite_Z4
Running optimization stage 1 on CoreAHBLite_Z4 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:23:7:23:17:@N:CG364:@XP_MSG">coreresetp.v(23)</a><!@TM:1628829939> | Synthesizing module CoreResetP in library work.

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000000
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000000
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z5
Running optimization stage 1 on CoreResetP_Z5 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1613:4:1613:10:@W:CL169:@XP_MSG">coreresetp.v(1613)</a><!@TM:1628829939> | Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1581:4:1581:10:@W:CL169:@XP_MSG">coreresetp.v(1581)</a><!@TM:1628829939> | Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1549:4:1549:10:@W:CL169:@XP_MSG">coreresetp.v(1549)</a><!@TM:1628829939> | Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1517:4:1517:10:@W:CL169:@XP_MSG">coreresetp.v(1517)</a><!@TM:1628829939> | Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1485:4:1485:10:@W:CL169:@XP_MSG">coreresetp.v(1485)</a><!@TM:1628829939> | Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1628829939> | Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1628829939> | Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1628829939> | Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1628829939> | Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1628829939> | Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1628829939> | Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1628829939> | Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1628829939> | Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1628829939> | Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1628829939> | Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@W:CL169:@XP_MSG">coreresetp.v(1365)</a><!@TM:1628829939> | Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@W:CL169:@XP_MSG">coreresetp.v(1300)</a><!@TM:1628829939> | Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@W:CL169:@XP_MSG">coreresetp.v(1235)</a><!@TM:1628829939> | Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@W:CL169:@XP_MSG">coreresetp.v(1170)</a><!@TM:1628829939> | Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@W:CL169:@XP_MSG">coreresetp.v(1089)</a><!@TM:1628829939> | Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1388:4:1388:10:@W:CL177:@XP_MSG">coreresetp.v(1388)</a><!@TM:1628829939> | Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1628829939> | Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1628829939> | Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1628829939> | Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1628829939> | Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL190:@XP_MSG">coreresetp.v(1433)</a><!@TM:1628829939> | Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@W:CL169:@XP_MSG">coreresetp.v(1089)</a><!@TM:1628829939> | Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL169:@XP_MSG">coreresetp.v(1433)</a><!@TM:1628829939> | Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL169:@XP_MSG">coreresetp.v(1433)</a><!@TM:1628829939> | Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:783:4:783:10:@W:CL169:@XP_MSG">coreresetp.v(783)</a><!@TM:1628829939> | Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:783:4:783:10:@W:CL169:@XP_MSG">coreresetp.v(783)</a><!@TM:1628829939> | Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:51:7:51:25:@N:CG364:@XP_MSG">osc_comps.v(51)</a><!@TM:1628829939> | Synthesizing module RCOSC_25_50MHZ_FAB in library work.
Running optimization stage 1 on RCOSC_25_50MHZ_FAB .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:11:7:11:21:@N:CG364:@XP_MSG">osc_comps.v(11)</a><!@TM:1628829939> | Synthesizing module RCOSC_25_50MHZ in library work.
Running optimization stage 1 on RCOSC_25_50MHZ .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v:5:7:5:25:@N:CG364:@XP_MSG">u8_sb_FABOSC_0_OSC.v(5)</a><!@TM:1628829939> | Synthesizing module u8_sb_FABOSC_0_OSC in library work.
Running optimization stage 1 on u8_sb_FABOSC_0_OSC .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="E:\DAC\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v:15:7:15:25:@W:CL318:@XP_MSG">u8_sb_FABOSC_0_OSC.v(15)</a><!@TM:1628829939> | *Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="E:\DAC\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v:17:7:17:21:@W:CL318:@XP_MSG">u8_sb_FABOSC_0_OSC.v(17)</a><!@TM:1628829939> | *Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="E:\DAC\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v:18:7:18:21:@W:CL318:@XP_MSG">u8_sb_FABOSC_0_OSC.v(18)</a><!@TM:1628829939> | *Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="E:\DAC\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v:19:7:19:17:@W:CL318:@XP_MSG">u8_sb_FABOSC_0_OSC.v(19)</a><!@TM:1628829939> | *Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="E:\DAC\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v:20:7:20:17:@W:CL318:@XP_MSG">u8_sb_FABOSC_0_OSC.v(20)</a><!@TM:1628829939> | *Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v:720:7:720:15:@N:CG364:@XP_MSG">igloo2.v(720)</a><!@TM:1628829939> | Synthesizing module SYSRESET in library work.
Running optimization stage 1 on SYSRESET .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\soc\sdio25\component\work\u8_sb_HPMS\u8_sb_HPMS_syn.v:5:7:5:14:@N:CG364:@XP_MSG">u8_sb_HPMS_syn.v(5)</a><!@TM:1628829939> | Synthesizing module MSS_025 in library work.
Running optimization stage 1 on MSS_025 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\soc\sdio25\component\work\u8_sb_HPMS\u8_sb_HPMS.v:9:7:9:17:@N:CG364:@XP_MSG">u8_sb_HPMS.v(9)</a><!@TM:1628829939> | Synthesizing module u8_sb_HPMS in library work.
Running optimization stage 1 on u8_sb_HPMS .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\soc\sdio25\component\work\u8_sb\u8_sb.v:9:7:9:12:@N:CG364:@XP_MSG">u8_sb.v(9)</a><!@TM:1628829939> | Synthesizing module u8_sb in library work.
Running optimization stage 1 on u8_sb .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\DAC\igloo\soc\sdio25\component\work\u8\u8.v:9:7:9:9:@N:CG364:@XP_MSG">u8.v(9)</a><!@TM:1628829939> | Synthesizing module u8 in library work.
Running optimization stage 1 on u8 .......
Running optimization stage 2 on u8 .......
Running optimization stage 2 on u8_sb .......
Running optimization stage 2 on u8_sb_HPMS .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\DAC\igloo\soc\sdio25\component\work\u8_sb_HPMS\u8_sb_HPMS.v:51:14:51:32:@W:CL247:@XP_MSG">u8_sb_HPMS.v(51)</a><!@TM:1628829939> | Input port bit 0 of FIC_0_AHB_S_HTRANS[1:0] is unused</font>

Running optimization stage 2 on MSS_025 .......
Running optimization stage 2 on SYSRESET .......
Running optimization stage 2 on u8_sb_FABOSC_0_OSC .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v:14:7:14:10:@N:CL159:@XP_MSG">u8_sb_FABOSC_0_OSC.v(14)</a><!@TM:1628829939> | Input XTL is unused.
Running optimization stage 2 on RCOSC_25_50MHZ .......
Running optimization stage 2 on RCOSC_25_50MHZ_FAB .......
Running optimization stage 2 on CoreResetP_Z5 .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1628829939> | Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1628829939> | Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1628829939> | Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1628829939> | Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:CL201:@XP_MSG">coreresetp.v(1365)</a><!@TM:1628829939> | Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:CL201:@XP_MSG">coreresetp.v(1300)</a><!@TM:1628829939> | Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:CL201:@XP_MSG">coreresetp.v(1235)</a><!@TM:1628829939> | Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:CL201:@XP_MSG">coreresetp.v(1170)</a><!@TM:1628829939> | Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:CL201:@XP_MSG">coreresetp.v(1089)</a><!@TM:1628829939> | Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:29:20:29:29:@N:CL159:@XP_MSG">coreresetp.v(29)</a><!@TM:1628829939> | Input CLK_LTSSM is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:56:20:56:29:@N:CL159:@XP_MSG">coreresetp.v(56)</a><!@TM:1628829939> | Input FPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:59:20:59:35:@N:CL159:@XP_MSG">coreresetp.v(59)</a><!@TM:1628829939> | Input SDIF0_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:68:20:68:35:@N:CL159:@XP_MSG">coreresetp.v(68)</a><!@TM:1628829939> | Input SDIF1_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:72:20:72:35:@N:CL159:@XP_MSG">coreresetp.v(72)</a><!@TM:1628829939> | Input SDIF2_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:76:20:76:35:@N:CL159:@XP_MSG">coreresetp.v(76)</a><!@TM:1628829939> | Input SDIF3_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:90:20:90:30:@N:CL159:@XP_MSG">coreresetp.v(90)</a><!@TM:1628829939> | Input SDIF0_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:91:20:91:32:@N:CL159:@XP_MSG">coreresetp.v(91)</a><!@TM:1628829939> | Input SDIF0_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:92:20:92:32:@N:CL159:@XP_MSG">coreresetp.v(92)</a><!@TM:1628829939> | Input SDIF0_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:93:20:93:30:@N:CL159:@XP_MSG">coreresetp.v(93)</a><!@TM:1628829939> | Input SDIF1_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:94:20:94:32:@N:CL159:@XP_MSG">coreresetp.v(94)</a><!@TM:1628829939> | Input SDIF1_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:95:20:95:32:@N:CL159:@XP_MSG">coreresetp.v(95)</a><!@TM:1628829939> | Input SDIF1_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:96:20:96:30:@N:CL159:@XP_MSG">coreresetp.v(96)</a><!@TM:1628829939> | Input SDIF2_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:97:20:97:32:@N:CL159:@XP_MSG">coreresetp.v(97)</a><!@TM:1628829939> | Input SDIF2_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:98:20:98:32:@N:CL159:@XP_MSG">coreresetp.v(98)</a><!@TM:1628829939> | Input SDIF2_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:99:20:99:30:@N:CL159:@XP_MSG">coreresetp.v(99)</a><!@TM:1628829939> | Input SDIF3_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:100:20:100:32:@N:CL159:@XP_MSG">coreresetp.v(100)</a><!@TM:1628829939> | Input SDIF3_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:101:20:101:32:@N:CL159:@XP_MSG">coreresetp.v(101)</a><!@TM:1628829939> | Input SDIF3_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:107:20:107:38:@N:CL159:@XP_MSG">coreresetp.v(107)</a><!@TM:1628829939> | Input SOFT_EXT_RESET_OUT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:108:20:108:34:@N:CL159:@XP_MSG">coreresetp.v(108)</a><!@TM:1628829939> | Input SOFT_RESET_F2M is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:109:20:109:33:@N:CL159:@XP_MSG">coreresetp.v(109)</a><!@TM:1628829939> | Input SOFT_M3_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:110:20:110:50:@N:CL159:@XP_MSG">coreresetp.v(110)</a><!@TM:1628829939> | Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:111:20:111:40:@N:CL159:@XP_MSG">coreresetp.v(111)</a><!@TM:1628829939> | Input SOFT_FDDR_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:112:20:112:40:@N:CL159:@XP_MSG">coreresetp.v(112)</a><!@TM:1628829939> | Input SOFT_SDIF0_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:113:20:113:41:@N:CL159:@XP_MSG">coreresetp.v(113)</a><!@TM:1628829939> | Input SOFT_SDIF0_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:114:20:114:40:@N:CL159:@XP_MSG">coreresetp.v(114)</a><!@TM:1628829939> | Input SOFT_SDIF1_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:115:20:115:41:@N:CL159:@XP_MSG">coreresetp.v(115)</a><!@TM:1628829939> | Input SOFT_SDIF1_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:116:20:116:40:@N:CL159:@XP_MSG">coreresetp.v(116)</a><!@TM:1628829939> | Input SOFT_SDIF2_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:117:20:117:41:@N:CL159:@XP_MSG">coreresetp.v(117)</a><!@TM:1628829939> | Input SOFT_SDIF2_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:118:20:118:40:@N:CL159:@XP_MSG">coreresetp.v(118)</a><!@TM:1628829939> | Input SOFT_SDIF3_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:119:20:119:41:@N:CL159:@XP_MSG">coreresetp.v(119)</a><!@TM:1628829939> | Input SOFT_SDIF3_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:123:20:123:43:@N:CL159:@XP_MSG">coreresetp.v(123)</a><!@TM:1628829939> | Input SOFT_SDIF0_0_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:124:20:124:43:@N:CL159:@XP_MSG">coreresetp.v(124)</a><!@TM:1628829939> | Input SOFT_SDIF0_1_CORE_RESET is unused.
Running optimization stage 2 on CoreAHBLite_Z4 .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:120:15:120:24:@W:CL247:@XP_MSG">coreahblite.v(120)</a><!@TM:1628829939> | Input port bit 0 of HTRANS_M0[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:131:15:131:24:@W:CL247:@XP_MSG">coreahblite.v(131)</a><!@TM:1628829939> | Input port bit 0 of HTRANS_M1[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:142:15:142:24:@W:CL247:@XP_MSG">coreahblite.v(142)</a><!@TM:1628829939> | Input port bit 0 of HTRANS_M2[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:153:15:153:24:@W:CL247:@XP_MSG">coreahblite.v(153)</a><!@TM:1628829939> | Input port bit 0 of HTRANS_M3[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:163:15:163:23:@W:CL247:@XP_MSG">coreahblite.v(163)</a><!@TM:1628829939> | Input port bit 1 of HRESP_S0[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:176:15:176:23:@W:CL247:@XP_MSG">coreahblite.v(176)</a><!@TM:1628829939> | Input port bit 1 of HRESP_S1[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:189:15:189:23:@W:CL247:@XP_MSG">coreahblite.v(189)</a><!@TM:1628829939> | Input port bit 1 of HRESP_S2[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:202:15:202:23:@W:CL247:@XP_MSG">coreahblite.v(202)</a><!@TM:1628829939> | Input port bit 1 of HRESP_S3[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:215:15:215:23:@W:CL247:@XP_MSG">coreahblite.v(215)</a><!@TM:1628829939> | Input port bit 1 of HRESP_S4[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:228:15:228:23:@W:CL247:@XP_MSG">coreahblite.v(228)</a><!@TM:1628829939> | Input port bit 1 of HRESP_S5[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:241:15:241:23:@W:CL247:@XP_MSG">coreahblite.v(241)</a><!@TM:1628829939> | Input port bit 1 of HRESP_S6[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:254:15:254:23:@W:CL247:@XP_MSG">coreahblite.v(254)</a><!@TM:1628829939> | Input port bit 1 of HRESP_S7[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:267:15:267:23:@W:CL247:@XP_MSG">coreahblite.v(267)</a><!@TM:1628829939> | Input port bit 1 of HRESP_S8[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:280:15:280:23:@W:CL247:@XP_MSG">coreahblite.v(280)</a><!@TM:1628829939> | Input port bit 1 of HRESP_S9[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:293:15:293:24:@W:CL247:@XP_MSG">coreahblite.v(293)</a><!@TM:1628829939> | Input port bit 1 of HRESP_S10[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:306:15:306:24:@W:CL247:@XP_MSG">coreahblite.v(306)</a><!@TM:1628829939> | Input port bit 1 of HRESP_S11[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:319:15:319:24:@W:CL247:@XP_MSG">coreahblite.v(319)</a><!@TM:1628829939> | Input port bit 1 of HRESP_S12[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:332:15:332:24:@W:CL247:@XP_MSG">coreahblite.v(332)</a><!@TM:1628829939> | Input port bit 1 of HRESP_S13[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:345:15:345:24:@W:CL247:@XP_MSG">coreahblite.v(345)</a><!@TM:1628829939> | Input port bit 1 of HRESP_S14[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:358:15:358:24:@W:CL247:@XP_MSG">coreahblite.v(358)</a><!@TM:1628829939> | Input port bit 1 of HRESP_S15[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:371:15:371:24:@W:CL247:@XP_MSG">coreahblite.v(371)</a><!@TM:1628829939> | Input port bit 1 of HRESP_S16[1:0] is unused</font>

@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:123:15:123:24:@N:CL159:@XP_MSG">coreahblite.v(123)</a><!@TM:1628829939> | Input HBURST_M0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:124:15:124:23:@N:CL159:@XP_MSG">coreahblite.v(124)</a><!@TM:1628829939> | Input HPROT_M0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:134:15:134:24:@N:CL159:@XP_MSG">coreahblite.v(134)</a><!@TM:1628829939> | Input HBURST_M1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:135:15:135:23:@N:CL159:@XP_MSG">coreahblite.v(135)</a><!@TM:1628829939> | Input HPROT_M1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:145:15:145:24:@N:CL159:@XP_MSG">coreahblite.v(145)</a><!@TM:1628829939> | Input HBURST_M2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:146:15:146:23:@N:CL159:@XP_MSG">coreahblite.v(146)</a><!@TM:1628829939> | Input HPROT_M2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:156:15:156:24:@N:CL159:@XP_MSG">coreahblite.v(156)</a><!@TM:1628829939> | Input HBURST_M3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v:157:15:157:23:@N:CL159:@XP_MSG">coreahblite.v(157)</a><!@TM:1628829939> | Input HPROT_M3 is unused.
Running optimization stage 2 on COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:51:18:51:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(51)</a><!@TM:1628829939> | Input HWDATA_M1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:60:18:60:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(60)</a><!@TM:1628829939> | Input HWDATA_M2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:69:18:69:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(69)</a><!@TM:1628829939> | Input HWDATA_M3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:73:18:73:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(73)</a><!@TM:1628829939> | Input HRDATA_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:74:13:74:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(74)</a><!@TM:1628829939> | Input HREADYOUT_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:75:13:75:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(75)</a><!@TM:1628829939> | Input HRESP_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:84:18:84:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(84)</a><!@TM:1628829939> | Input HRDATA_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:85:13:85:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(85)</a><!@TM:1628829939> | Input HREADYOUT_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:86:13:86:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(86)</a><!@TM:1628829939> | Input HRESP_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:95:18:95:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(95)</a><!@TM:1628829939> | Input HRDATA_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:96:13:96:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(96)</a><!@TM:1628829939> | Input HREADYOUT_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:97:13:97:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(97)</a><!@TM:1628829939> | Input HRESP_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:106:18:106:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(106)</a><!@TM:1628829939> | Input HRDATA_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:107:13:107:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(107)</a><!@TM:1628829939> | Input HREADYOUT_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:108:13:108:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(108)</a><!@TM:1628829939> | Input HRESP_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:117:18:117:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(117)</a><!@TM:1628829939> | Input HRDATA_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:118:13:118:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(118)</a><!@TM:1628829939> | Input HREADYOUT_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:119:13:119:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(119)</a><!@TM:1628829939> | Input HRESP_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:128:18:128:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(128)</a><!@TM:1628829939> | Input HRDATA_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:129:13:129:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(129)</a><!@TM:1628829939> | Input HREADYOUT_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:130:13:130:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(130)</a><!@TM:1628829939> | Input HRESP_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:139:18:139:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(139)</a><!@TM:1628829939> | Input HRDATA_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:140:13:140:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(140)</a><!@TM:1628829939> | Input HREADYOUT_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:141:13:141:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(141)</a><!@TM:1628829939> | Input HRESP_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:150:18:150:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(150)</a><!@TM:1628829939> | Input HRDATA_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:151:13:151:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(151)</a><!@TM:1628829939> | Input HREADYOUT_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:152:13:152:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(152)</a><!@TM:1628829939> | Input HRESP_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:161:18:161:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(161)</a><!@TM:1628829939> | Input HRDATA_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:162:13:162:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(162)</a><!@TM:1628829939> | Input HREADYOUT_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:163:13:163:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(163)</a><!@TM:1628829939> | Input HRESP_S8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:172:18:172:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(172)</a><!@TM:1628829939> | Input HRDATA_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:173:13:173:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(173)</a><!@TM:1628829939> | Input HREADYOUT_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:174:13:174:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(174)</a><!@TM:1628829939> | Input HRESP_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:183:18:183:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(183)</a><!@TM:1628829939> | Input HRDATA_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:184:13:184:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(184)</a><!@TM:1628829939> | Input HREADYOUT_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:185:13:185:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(185)</a><!@TM:1628829939> | Input HRESP_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:194:18:194:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(194)</a><!@TM:1628829939> | Input HRDATA_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:195:13:195:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(195)</a><!@TM:1628829939> | Input HREADYOUT_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:196:13:196:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(196)</a><!@TM:1628829939> | Input HRESP_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:205:18:205:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(205)</a><!@TM:1628829939> | Input HRDATA_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:206:13:206:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(206)</a><!@TM:1628829939> | Input HREADYOUT_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:207:13:207:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(207)</a><!@TM:1628829939> | Input HRESP_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:216:18:216:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(216)</a><!@TM:1628829939> | Input HRDATA_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:217:13:217:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(217)</a><!@TM:1628829939> | Input HREADYOUT_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:218:13:218:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(218)</a><!@TM:1628829939> | Input HRESP_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:227:18:227:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(227)</a><!@TM:1628829939> | Input HRDATA_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:228:13:228:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(228)</a><!@TM:1628829939> | Input HREADYOUT_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:229:13:229:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(229)</a><!@TM:1628829939> | Input HRESP_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:238:18:238:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(238)</a><!@TM:1628829939> | Input HRDATA_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:239:13:239:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(239)</a><!@TM:1628829939> | Input HREADYOUT_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:240:13:240:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(240)</a><!@TM:1628829939> | Input HRESP_S15 is unused.
Running optimization stage 2 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
Running optimization stage 2 on COREAHBLITE_SLAVEARBITER_Z3 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@N:CL201:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1628829939> | Trying to extract state machine for register arbRegSMCurrentState.
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_85_0_0s_0_1_0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:42:16:42:26:@N:CL159:@XP_MSG">coreahblite_masterstage.v(42)</a><!@TM:1628829939> | Input SDATAREADY is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:43:16:43:22:@N:CL159:@XP_MSG">coreahblite_masterstage.v(43)</a><!@TM:1628829939> | Input SHRESP is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:52:16:52:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(52)</a><!@TM:1628829939> | Input HRDATA_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:53:11:53:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(53)</a><!@TM:1628829939> | Input HREADYOUT_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:54:16:54:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(54)</a><!@TM:1628829939> | Input HRDATA_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:55:11:55:23:@N:CL159:@XP_MSG">coreahblite_masterstage.v(55)</a><!@TM:1628829939> | Input HREADYOUT_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:56:16:56:25:@N:CL159:@XP_MSG">coreahblite_masterstage.v(56)</a><!@TM:1628829939> | Input HRDATA_S2 is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log E:\DAC\igloo\soc\sdio25\synthesis\synlog\u8_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z2 .......
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_85_65536_0s_0_1_0 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:42:16:42:26:@W:CL246:@XP_MSG">coreahblite_masterstage.v(42)</a><!@TM:1628829939> | Input port bits 15 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:43:16:43:22:@W:CL246:@XP_MSG">coreahblite_masterstage.v(43)</a><!@TM:1628829939> | Input port bits 15 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z1 .......
Running optimization stage 2 on u8_sb_CCC_0_FCCC .......
Running optimization stage 2 on CCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on test .......
Running optimization stage 2 on clock138master .......
Running optimization stage 2 on sdtop .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\DAC\igloo\work\sd.v:575:0:575:6:@N:CL201:@XP_MSG">sd.v(575)</a><!@TM:1628829939> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 13 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\DAC\igloo\work\sd.v:575:0:575:6:@N:CL201:@XP_MSG">sd.v(575)</a><!@TM:1628829939> | Trying to extract state machine for register bus_state.
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="E:\DAC\igloo\work\sd.v:152:12:152:21:@W:CL156:@XP_MSG">sd.v(152)</a><!@TM:1628829939> | *Input read_data[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
Running optimization stage 2 on crc7 .......
Running optimization stage 2 on mem_controller .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\DAC\igloo\work\ram.v:116:0:116:6:@N:CL201:@XP_MSG">ram.v(116)</a><!@TM:1628829939> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\DAC\igloo\work\ram.v:30:12:30:16:@W:CL246:@XP_MSG">ram.v(30)</a><!@TM:1628829939> | Input port bits 4 to 3 of ctrl[7:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on bigfifo .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\DAC\igloo\work\bigfifo.v:142:0:142:6:@W:CL190:@XP_MSG">bigfifo.v(142)</a><!@TM:1628829939> | Optimizing register bit j[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\DAC\igloo\work\bigfifo.v:142:0:142:6:@W:CL190:@XP_MSG">bigfifo.v(142)</a><!@TM:1628829939> | Optimizing register bit j[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\DAC\igloo\work\bigfifo.v:142:0:142:6:@W:CL190:@XP_MSG">bigfifo.v(142)</a><!@TM:1628829939> | Optimizing register bit j[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\DAC\igloo\work\bigfifo.v:142:0:142:6:@W:CL190:@XP_MSG">bigfifo.v(142)</a><!@TM:1628829939> | Optimizing register bit j[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\DAC\igloo\work\bigfifo.v:142:0:142:6:@W:CL279:@XP_MSG">bigfifo.v(142)</a><!@TM:1628829939> | Pruning register bits 7 to 4 of j[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\DAC\igloo\work\bigfifo.v:142:0:142:6:@N:CL201:@XP_MSG">bigfifo.v(142)</a><!@TM:1628829939> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Running optimization stage 2 on sync_logic_3s .......
Running optimization stage 2 on sync_logic_1s .......
Running optimization stage 2 on spdif_tx .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\DAC\igloo\work\sound.v:859:0:859:6:@W:CL190:@XP_MSG">sound.v(859)</a><!@TM:1628829939> | Optimizing register bit channel_status_shift[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\DAC\igloo\work\sound.v:859:0:859:6:@W:CL260:@XP_MSG">sound.v(859)</a><!@TM:1628829939> | Pruning register bit 1 of channel_status_shift[23:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\DAC\igloo\work\sound.v:859:0:859:6:@W:CL190:@XP_MSG">sound.v(859)</a><!@TM:1628829939> | Optimizing register bit channel_status_shift[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\DAC\igloo\work\sound.v:859:0:859:6:@W:CL260:@XP_MSG">sound.v(859)</a><!@TM:1628829939> | Pruning register bit 2 of channel_status_shift[23:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\DAC\igloo\work\sound.v:859:0:859:6:@W:CL190:@XP_MSG">sound.v(859)</a><!@TM:1628829939> | Optimizing register bit channel_status_shift[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\DAC\igloo\work\sound.v:859:0:859:6:@W:CL260:@XP_MSG">sound.v(859)</a><!@TM:1628829939> | Pruning register bit 3 of channel_status_shift[23:3]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\DAC\igloo\work\sound.v:859:0:859:6:@W:CL190:@XP_MSG">sound.v(859)</a><!@TM:1628829939> | Optimizing register bit channel_status_shift[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\DAC\igloo\work\sound.v:859:0:859:6:@W:CL260:@XP_MSG">sound.v(859)</a><!@TM:1628829939> | Pruning register bit 4 of channel_status_shift[23:4]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\DAC\igloo\work\sound.v:859:0:859:6:@W:CL190:@XP_MSG">sound.v(859)</a><!@TM:1628829939> | Optimizing register bit channel_status_shift[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\DAC\igloo\work\sound.v:859:0:859:6:@W:CL260:@XP_MSG">sound.v(859)</a><!@TM:1628829939> | Pruning register bit 5 of channel_status_shift[23:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\DAC\igloo\work\sound.v:800:13:800:24:@W:CL246:@XP_MSG">sound.v(800)</a><!@TM:1628829939> | Input port bits 7 to 0 of source_left[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\DAC\igloo\work\sound.v:801:13:801:25:@W:CL246:@XP_MSG">sound.v(801)</a><!@TM:1628829939> | Input port bits 7 to 0 of source_right[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on dop_gear .......
Running optimization stage 2 on pipe_sdm .......
Running optimization stage 2 on abs_cost .......
Running optimization stage 2 on mi6b6 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\DAC\igloo\work\sdm.v:411:20:411:22:@W:CL246:@XP_MSG">sdm.v(411)</a><!@TM:1628829939> | Input port bits 35 to 18 of b6[35:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\DAC\igloo\work\sdm.v:411:20:411:22:@W:CL246:@XP_MSG">sdm.v(411)</a><!@TM:1628829939> | Input port bits 11 to 0 of b6[35:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on mi5a5 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\DAC\igloo\work\sdm.v:385:20:385:22:@W:CL246:@XP_MSG">sdm.v(385)</a><!@TM:1628829939> | Input port bits 35 to 21 of a5[35:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\DAC\igloo\work\sdm.v:385:20:385:22:@W:CL246:@XP_MSG">sdm.v(385)</a><!@TM:1628829939> | Input port bits 11 to 0 of a5[35:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on mi4a4 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\DAC\igloo\work\sdm.v:359:20:359:22:@W:CL246:@XP_MSG">sdm.v(359)</a><!@TM:1628829939> | Input port bits 35 to 25 of a4[35:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\DAC\igloo\work\sdm.v:359:20:359:22:@W:CL246:@XP_MSG">sdm.v(359)</a><!@TM:1628829939> | Input port bits 11 to 0 of a4[35:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on mi3a3 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\DAC\igloo\work\sdm.v:334:20:334:22:@W:CL246:@XP_MSG">sdm.v(334)</a><!@TM:1628829939> | Input port bits 35 to 28 of a3[35:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\DAC\igloo\work\sdm.v:334:20:334:22:@W:CL246:@XP_MSG">sdm.v(334)</a><!@TM:1628829939> | Input port bits 11 to 0 of a3[35:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on mi2a2 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\DAC\igloo\work\sdm.v:308:19:308:21:@W:CL246:@XP_MSG">sdm.v(308)</a><!@TM:1628829939> | Input port bits 35 to 30 of a2[35:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\DAC\igloo\work\sdm.v:308:19:308:21:@W:CL246:@XP_MSG">sdm.v(308)</a><!@TM:1628829939> | Input port bits 11 to 0 of a2[35:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on mi1a1 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\DAC\igloo\work\sdm.v:282:19:282:21:@W:CL246:@XP_MSG">sdm.v(282)</a><!@TM:1628829939> | Input port bits 35 to 32 of a1[35:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\DAC\igloo\work\sdm.v:282:19:282:21:@W:CL246:@XP_MSG">sdm.v(282)</a><!@TM:1628829939> | Input port bits 11 to 0 of a1[35:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on ext_i5 .......
Running optimization stage 2 on ext_i4 .......
Running optimization stage 2 on ext_i3 .......
Running optimization stage 2 on ext_i2 .......
Running optimization stage 2 on ext_i1 .......
Running optimization stage 2 on pipe_pcm .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\DAC\igloo\work\pipe_pcm.v:58:0:58:6:@W:CL190:@XP_MSG">pipe_pcm.v(58)</a><!@TM:1628829939> | Optimizing register bit xx0[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\DAC\igloo\work\pipe_pcm.v:58:0:58:6:@W:CL190:@XP_MSG">pipe_pcm.v(58)</a><!@TM:1628829939> | Optimizing register bit xx0[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\DAC\igloo\work\pipe_pcm.v:58:0:58:6:@W:CL279:@XP_MSG">pipe_pcm.v(58)</a><!@TM:1628829939> | Pruning register bits 27 to 26 of xx0[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\DAC\igloo\work\pipe_pcm.v:58:0:58:6:@W:CL260:@XP_MSG">pipe_pcm.v(58)</a><!@TM:1628829939> | Pruning register bit 27 of minus[27:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\DAC\igloo\work\pipe_pcm.v:58:0:58:6:@W:CL260:@XP_MSG">pipe_pcm.v(58)</a><!@TM:1628829939> | Pruning register bit 27 of xx1[27:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\DAC\igloo\work\pipe_pcm.v:17:20:17:23:@W:CL246:@XP_MSG">pipe_pcm.v(17)</a><!@TM:1628829939> | Input port bits 5 to 0 of pcm[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on mulb1 .......
Running optimization stage 2 on fir_stage_2 .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="E:\DAC\igloo\work\fir2.v:49:51:49:60:@N:CL135:@XP_MSG">fir2.v(49)</a><!@TM:1628829939> | Found sequential shift fir_0 with address depth of 16 words and data bit width of 28.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="E:\DAC\igloo\work\fir2.v:50:51:50:60:@N:CL135:@XP_MSG">fir2.v(50)</a><!@TM:1628829939> | Found sequential shift fir_1 with address depth of 16 words and data bit width of 28.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\DAC\igloo\work\fir2.v:8:19:8:22:@W:CL246:@XP_MSG">fir2.v(8)</a><!@TM:1628829939> | Input port bits 3 to 0 of x_0[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\DAC\igloo\work\fir2.v:9:19:9:22:@W:CL246:@XP_MSG">fir2.v(9)</a><!@TM:1628829939> | Input port bits 3 to 0 of x_1[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on tap_rom2 .......
Running optimization stage 2 on fir_stage_1 .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="E:\DAC\igloo\work\fir.v:70:51:70:60:@N:CL135:@XP_MSG">fir.v(70)</a><!@TM:1628829939> | Found sequential shift fir_0 with address depth of 128 words and data bit width of 28.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="E:\DAC\igloo\work\fir.v:71:51:71:60:@N:CL135:@XP_MSG">fir.v(71)</a><!@TM:1628829939> | Found sequential shift fir_1 with address depth of 128 words and data bit width of 28.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\DAC\igloo\work\fir.v:21:19:21:22:@W:CL246:@XP_MSG">fir.v(21)</a><!@TM:1628829939> | Input port bits 3 to 0 of x_0[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\DAC\igloo\work\fir.v:22:19:22:22:@W:CL246:@XP_MSG">fir.v(22)</a><!@TM:1628829939> | Input port bits 3 to 0 of x_1[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on mult28x32 .......
Running optimization stage 2 on tap_rom .......
Running optimization stage 2 on pcm_tx .......
Running optimization stage 2 on dsd_tx .......
Running optimization stage 2 on pcm2dsd .......
Running optimization stage 2 on inctrl .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\DAC\igloo\work\sound.v:498:12:498:17:@W:CL246:@XP_MSG">sound.v(498)</a><!@TM:1628829939> | Input port bits 6 to 3 of ictrl[7:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on clock_divider .......
Running optimization stage 2 on sd_data .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\DAC\igloo\work\sd.v:1441:0:1441:6:@N:CL201:@XP_MSG">sd.v(1441)</a><!@TM:1628829939> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
Running optimization stage 2 on crc16 .......
Running optimization stage 2 on BIBUF .......
Running optimization stage 2 on CLKINT .......
Running optimization stage 2 on CLKINT_PRESERVE .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="E:\DAC\igloo\soc\sdio25\synthesis\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 145MB peak: 162MB)

Process took 0h:00m:21s realtime, 0h:00m:21s cputime

Process completed successfully.
# Fri Aug 13 12:45:38 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: WIN7-2020MEADRD

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 166R, Built Oct 19 2020 10:50:56, @</a>

@N: : <!@TM:1628829939> | Running in 64-bit mode 
File E:\DAC\igloo\soc\sdio25\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 105MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 13 12:45:39 2021

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="E:\DAC\igloo\soc\sdio25\synthesis\synwork\u8_comp.rt.csv:@XP_FILE">u8_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 24MB peak: 24MB)

Process took 0h:00m:21s realtime, 0h:00m:21s cputime

Process completed successfully.
# Fri Aug 13 12:45:39 2021

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1628829917>
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: WIN7-2020MEADRD

Implementation : synthesis
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 166R, Built Oct 19 2020 10:50:56, @</a>

@N: : <!@TM:1628829941> | Running in 64-bit mode 
File E:\DAC\igloo\soc\sdio25\synthesis\synwork\u8_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 113MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 13 12:45:41 2021

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1628829917>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1628829917>
# Fri Aug 13 12:45:41 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: WIN7-2020MEADRD

Implementation : synthesis
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version map202003act, Build 160R, Built Oct 22 2020 12:05:41, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

Reading constraint file: E:\DAC\igloo\soc\sdio25\designer\u8\synthesis.fdc
Linked File:  <a href="E:\DAC\igloo\soc\sdio25\synthesis\u8_scck.rpt:@XP_FILE">u8_scck.rpt</a>
See clock summary report "E:\DAC\igloo\soc\sdio25\synthesis\u8_scck.rpt"
<font color=#A52A2A>@W:<a href="@W:BN238:@XP_HELP">BN238</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:23:0:23:1:@W:BN238:@XP_MSG">synthesis.fdc(23)</a><!@TM:1628829945> | Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { gl0 }] -to test_0*</font>
<font color=#A52A2A>@W:<a href="@W:BN238:@XP_HELP">BN238</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:24:0:24:1:@W:BN238:@XP_MSG">synthesis.fdc(24)</a><!@TM:1628829945> | Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk4549 }] -to u8_sb*</font>
<font color=#A52A2A>@W:<a href="@W:BN238:@XP_HELP">BN238</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:25:0:25:1:@W:BN238:@XP_MSG">synthesis.fdc(25)</a><!@TM:1628829945> | Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk4549 }] -to *USPDIF_TX*</font>
<font color=#A52A2A>@W:<a href="@W:BN238:@XP_HELP">BN238</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:26:0:26:1:@W:BN238:@XP_MSG">synthesis.fdc(26)</a><!@TM:1628829945> | Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk }] -to test_0.u100*</font>
<font color=#A52A2A>@W:<a href="@W:BN238:@XP_HELP">BN238</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:27:0:27:1:@W:BN238:@XP_MSG">synthesis.fdc(27)</a><!@TM:1628829945> | Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to test_0.u200*</font>
<font color=#A52A2A>@W:<a href="@W:BN238:@XP_HELP">BN238</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:28:0:28:1:@W:BN238:@XP_MSG">synthesis.fdc(28)</a><!@TM:1628829945> | Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk4549 }] -to test_0.mclk_d2*</font>
<font color=#A52A2A>@W:<a href="@W:BN238:@XP_HELP">BN238</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:29:0:29:1:@W:BN238:@XP_MSG">synthesis.fdc(29)</a><!@TM:1628829945> | Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *usync*</font>
<font color=#A52A2A>@W:<a href="@W:BN238:@XP_HELP">BN238</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:30:0:30:1:@W:BN238:@XP_MSG">synthesis.fdc(30)</a><!@TM:1628829945> | Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *usync*</font>
<font color=#A52A2A>@W:<a href="@W:BN238:@XP_HELP">BN238</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:31:0:31:1:@W:BN238:@XP_MSG">synthesis.fdc(31)</a><!@TM:1628829945> | Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *ufifo*</font>
<font color=#A52A2A>@W:<a href="@W:BN238:@XP_HELP">BN238</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:32:0:32:1:@W:BN238:@XP_MSG">synthesis.fdc(32)</a><!@TM:1628829945> | Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from test_0.u100.uctrl.sound_card_start*</font>
<font color=#A52A2A>@W:<a href="@W:BN238:@XP_HELP">BN238</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:33:0:33:1:@W:BN238:@XP_MSG">synthesis.fdc(33)</a><!@TM:1628829945> | Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from test_0.u100.uctrl.use_dsd*</font>
<font color=#A52A2A>@W:<a href="@W:BN238:@XP_HELP">BN238</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:34:0:34:1:@W:BN238:@XP_MSG">synthesis.fdc(34)</a><!@TM:1628829945> | Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to u8_sb*</font>
<font color=#A52A2A>@W:<a href="@W:BN238:@XP_HELP">BN238</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:35:0:35:1:@W:BN238:@XP_MSG">synthesis.fdc(35)</a><!@TM:1628829945> | Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { clock138_bck }] -to test_0.u200*</font>
<font color=#A52A2A>@W:<a href="@W:BN238:@XP_HELP">BN238</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:36:0:36:1:@W:BN238:@XP_MSG">synthesis.fdc(36)</a><!@TM:1628829945> | Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk }] -to test_0.u200*</font>
<font color=#A52A2A>@W:<a href="@W:BN238:@XP_HELP">BN238</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:37:0:37:1:@W:BN238:@XP_MSG">synthesis.fdc(37)</a><!@TM:1628829945> | Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *uctrl*</font>
<font color=#A52A2A>@W:<a href="@W:BN238:@XP_HELP">BN238</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:38:0:38:1:@W:BN238:@XP_MSG">synthesis.fdc(38)</a><!@TM:1628829945> | Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk4549 }] -to *UDOP*</font>
<font color=#A52A2A>@W:<a href="@W:BN238:@XP_HELP">BN238</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:39:0:39:1:@W:BN238:@XP_MSG">synthesis.fdc(39)</a><!@TM:1628829945> | Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { dop_clock }] -to *USPDIF_TX*</font>
<font color=#A52A2A>@W:<a href="@W:BN238:@XP_HELP">BN238</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:40:0:40:1:@W:BN238:@XP_MSG">synthesis.fdc(40)</a><!@TM:1628829945> | Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { dsd_clk }] -to *dsd_lp*</font>
<font color=#A52A2A>@W:<a href="@W:BN238:@XP_HELP">BN238</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:41:0:41:1:@W:BN238:@XP_MSG">synthesis.fdc(41)</a><!@TM:1628829945> | Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { dsd_clk }] -to *dsd_rp*</font>
<font color=#A52A2A>@W:<a href="@W:BN238:@XP_HELP">BN238</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:42:0:42:1:@W:BN238:@XP_MSG">synthesis.fdc(42)</a><!@TM:1628829945> | Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { dsd_clk }] -to *dsd_ln*</font>
<font color=#A52A2A>@W:<a href="@W:BN238:@XP_HELP">BN238</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:43:0:43:1:@W:BN238:@XP_MSG">synthesis.fdc(43)</a><!@TM:1628829945> | Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { dsd_clk }] -to *dsd_rn*</font>
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1628829945> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1628829945> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1628829945> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 150MB peak: 150MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 150MB peak: 151MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 160MB peak: 160MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 160MB peak: 162MB)

@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\dac\igloo\work\sd.v:311:9:311:15:@N:BN115:@XP_MSG">sd.v(311)</a><!@TM:1628829945> | Removing instance DUT500 (in view: work.sdtop(verilog)) of type view:work.pipe_sdm(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\dac\igloo\work\sd.v:322:9:322:15:@N:BN115:@XP_MSG">sd.v(322)</a><!@TM:1628829945> | Removing instance DUT501 (in view: work.sdtop(verilog)) of type view:work.pipe_sdm(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\dac\igloo\work\sd.v:290:9:290:15:@N:BN115:@XP_MSG">sd.v(290)</a><!@TM:1628829945> | Removing instance DUT400 (in view: work.sdtop(verilog)) of type view:work.pipe_pcm(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\dac\igloo\work\sd.v:298:9:298:15:@N:BN115:@XP_MSG">sd.v(298)</a><!@TM:1628829945> | Removing instance DUT401 (in view: work.sdtop(verilog)) of type view:work.pipe_pcm(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\dac\igloo\work\sd.v:273:12:273:18:@N:BN115:@XP_MSG">sd.v(273)</a><!@TM:1628829945> | Removing instance DUT300 (in view: work.sdtop(verilog)) of type view:work.fir_stage_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\dac\igloo\work\sd.v:258:12:258:18:@N:BN115:@XP_MSG">sd.v(258)</a><!@TM:1628829945> | Removing instance DUT200 (in view: work.sdtop(verilog)) of type view:work.fir_stage_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\work\sd.v:411:0:411:6:@N:BN362:@XP_MSG">sd.v(411)</a><!@TM:1628829945> | Removing sequential instance wsource_left[31:0] (in view: work.sdtop(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3580:2:3580:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3580)</a><!@TM:1628829945> | Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3534:2:3534:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3534)</a><!@TM:1628829945> | Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3488:2:3488:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3488)</a><!@TM:1628829945> | Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3442:2:3442:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3442)</a><!@TM:1628829945> | Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3396:2:3396:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3396)</a><!@TM:1628829945> | Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3304:2:3304:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3304)</a><!@TM:1628829945> | Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3258:2:3258:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3258)</a><!@TM:1628829945> | Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3212:2:3212:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3212)</a><!@TM:1628829945> | Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3166:2:3166:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3166)</a><!@TM:1628829945> | Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3120:2:3120:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3120)</a><!@TM:1628829945> | Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_5 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3074:2:3074:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3074)</a><!@TM:1628829945> | Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_4 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3028:2:3028:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3028)</a><!@TM:1628829945> | Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_3 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2982:2:2982:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(2982)</a><!@TM:1628829945> | Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_2 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:3350:2:3350:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3350)</a><!@TM:1628829945> | Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2936:2:2936:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(2936)</a><!@TM:1628829945> | Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@W:BN132:@XP_MSG">coreresetp.v(1089)</a><!@TM:1628829945> | Removing sequential instance u8_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance u8_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\dac\igloo\soc\sdio25\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v:17:7:17:21:@N:MO111:@XP_MSG">u8_sb_fabosc_0_osc.v(17)</a><!@TM:1628829945> | Tristate driver RCOSC_1MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\dac\igloo\soc\sdio25\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v:18:7:18:21:@N:MO111:@XP_MSG">u8_sb_fabosc_0_osc.v(18)</a><!@TM:1628829945> | Tristate driver RCOSC_1MHZ_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\dac\igloo\soc\sdio25\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v:15:7:15:25:@N:MO111:@XP_MSG">u8_sb_fabosc_0_osc.v(15)</a><!@TM:1628829945> | Tristate driver RCOSC_25_50MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\dac\igloo\soc\sdio25\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v:19:7:19:17:@N:MO111:@XP_MSG">u8_sb_fabosc_0_osc.v(19)</a><!@TM:1628829945> | Tristate driver XTLOSC_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\dac\igloo\soc\sdio25\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v:20:7:20:17:@N:MO111:@XP_MSG">u8_sb_fabosc_0_osc.v(20)</a><!@TM:1628829945> | Tristate driver XTLOSC_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO129:@XP_MSG">coreresetp.v(676)</a><!@TM:1628829945> | Sequential instance u8_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO129:@XP_MSG">coreresetp.v(695)</a><!@TM:1628829945> | Sequential instance u8_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO129:@XP_MSG">coreresetp.v(714)</a><!@TM:1628829945> | Sequential instance u8_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO129:@XP_MSG">coreresetp.v(733)</a><!@TM:1628829945> | Sequential instance u8_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:769:4:769:10:@W:MO129:@XP_MSG">coreresetp.v(769)</a><!@TM:1628829945> | Sequential instance u8_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO129:@XP_MSG">coreresetp.v(676)</a><!@TM:1628829945> | Sequential instance u8_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO129:@XP_MSG">coreresetp.v(695)</a><!@TM:1628829945> | Sequential instance u8_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO129:@XP_MSG">coreresetp.v(714)</a><!@TM:1628829945> | Sequential instance u8_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO129:@XP_MSG">coreresetp.v(733)</a><!@TM:1628829945> | Sequential instance u8_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:769:4:769:10:@W:MO129:@XP_MSG">coreresetp.v(769)</a><!@TM:1628829945> | Sequential instance u8_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO129:@XP_MSG">coreresetp.v(676)</a><!@TM:1628829945> | Sequential instance u8_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO129:@XP_MSG">coreresetp.v(695)</a><!@TM:1628829945> | Sequential instance u8_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO129:@XP_MSG">coreresetp.v(714)</a><!@TM:1628829945> | Sequential instance u8_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO129:@XP_MSG">coreresetp.v(733)</a><!@TM:1628829945> | Sequential instance u8_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1388:4:1388:10:@W:MO129:@XP_MSG">coreresetp.v(1388)</a><!@TM:1628829945> | Sequential instance u8_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\work\sd.v:575:0:575:6:@N:BN362:@XP_MSG">sd.v(575)</a><!@TM:1628829945> | Removing sequential instance demo_mute (in view: work.sdtop(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:639:4:639:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(639)</a><!@TM:1628829945> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1628829945> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1628829945> | Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:639:4:639:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(639)</a><!@TM:1628829945> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1628829945> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1628829945> | Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:639:4:639:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(639)</a><!@TM:1628829945> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1628829945> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1628829945> | Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2703:2:2703:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2703)</a><!@TM:1628829945> | Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2767:2:2767:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2767)</a><!@TM:1628829945> | Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2831:2:2831:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2831)</a><!@TM:1628829945> | Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\work\sd.v:1441:0:1441:6:@N:BN362:@XP_MSG">sd.v(1441)</a><!@TM:1628829945> | Removing sequential instance read_en (in view: work.sd_data(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\work\ram.v:116:0:116:6:@N:BN362:@XP_MSG">ram.v(116)</a><!@TM:1628829945> | Removing sequential instance data (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1628829945> | Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1628829945> | Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1628829945> | Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1628829945> | Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1628829945> | Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1628829945> | Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1628829945> | Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1628829945> | Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1628829945> | Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1628829945> | Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1628829945> | Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1628829945> | Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v:2890:1:2890:13:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2890)</a><!@TM:1628829945> | Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1628829945> | Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1628829945> | Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1628829945> | Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1628829945> | Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\work\ram.v:116:0:116:6:@N:BN362:@XP_MSG">ram.v(116)</a><!@TM:1628829945> | Removing sequential instance pcm[31:0] (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1628829945> | Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:797:4:797:10:@N:BN362:@XP_MSG">coreresetp.v(797)</a><!@TM:1628829945> | Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:811:4:811:10:@N:BN362:@XP_MSG">coreresetp.v(811)</a><!@TM:1628829945> | Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:825:4:825:10:@N:BN362:@XP_MSG">coreresetp.v(825)</a><!@TM:1628829945> | Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:839:4:839:10:@N:BN362:@XP_MSG">coreresetp.v(839)</a><!@TM:1628829945> | Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:87:56:87:69:@N:BN115:@XP_MSG">coreahblite_slavestage.v(87)</a><!@TM:1628829945> | Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:797:4:797:10:@N:BN362:@XP_MSG">coreresetp.v(797)</a><!@TM:1628829945> | Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:811:4:811:10:@N:BN362:@XP_MSG">coreresetp.v(811)</a><!@TM:1628829945> | Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:825:4:825:10:@N:BN362:@XP_MSG">coreresetp.v(825)</a><!@TM:1628829945> | Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:839:4:839:10:@N:BN362:@XP_MSG">coreresetp.v(839)</a><!@TM:1628829945> | Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1628829945> | Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1628829945> | Applying syn_allowed_resources blockrams=31 on top level netlist u8  

Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 214MB peak: 214MB)

<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:8:0:8:1:@W:MT548:@XP_MSG">synthesis.fdc(8)</a><!@TM:1628829945> | Source for clock gl0 not found in netlist.</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:12:0:12:1:@W:MT548:@XP_MSG">synthesis.fdc(12)</a><!@TM:1628829945> | Source for clock dsd_clk not found in netlist.</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:13:0:13:1:@W:MT548:@XP_MSG">synthesis.fdc(13)</a><!@TM:1628829945> | Source for clock spdif_clock not found in netlist.</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:14:0:14:1:@W:MT548:@XP_MSG">synthesis.fdc(14)</a><!@TM:1628829945> | Source for clock dop_clock not found in netlist.</font>
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:15:0:15:1:@W:MT548:@XP_MSG">synthesis.fdc(15)</a><!@TM:1628829945> | Source for clock dem_clk not found in netlist.</font>


<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                                         Requested     Requested     Clock        Clock                   Clock
Level     Clock                                                         Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------
0 -       mclk4549                                                      62.5 MHz      16.000        declared     default_clkgroup        762  
                                                                                                                                              
0 -       sdclk_n                                                       62.5 MHz      16.000        declared     default_clkgroup        356  
                                                                                                                                              
0 -       mclk                                                          125.0 MHz     8.000         declared     default_clkgroup        32   
                                                                                                                                              
0 -       clock138_bck                                                  62.5 MHz      16.000        declared     default_clkgroup        18   
                                                                                                                                              
0 -       clock_divider|clk2_inferred_clock                             100.0 MHz     10.000        inferred     Inferred_clkgroup_1     409  
                                                                                                                                              
0 -       clock_divider|clk4_inferred_clock                             100.0 MHz     10.000        inferred     Inferred_clkgroup_2     409  
                                                                                                                                              
0 -       clock_divider|clk8_inferred_clock                             100.0 MHz     10.000        inferred     Inferred_clkgroup_3     409  
                                                                                                                                              
0 -       clock_divider|clk16_inferred_clock                            100.0 MHz     10.000        inferred     Inferred_clkgroup_9     409  
                                                                                                                                              
0 -       u8_sb_CCC_0_FCCC|GL0_net_inferred_clock                       100.0 MHz     10.000        inferred     Inferred_clkgroup_4     113  
                                                                                                                                              
0 -       sdtop|dsd_clkr_inferred_clock                                 100.0 MHz     10.000        inferred     Inferred_clkgroup_0     86   
                                                                                                                                              
0 -       u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_5     15   
                                                                                                                                              
0 -       u8|sdclk                                                      100.0 MHz     10.000        inferred     Inferred_clkgroup_6     5    
                                                                                                                                              
0 -       sdtop|clk_d2_inferred_clock                                   100.0 MHz     10.000        inferred     Inferred_clkgroup_7     1    
                                                                                                                                              
0 -       sdtop|clk_d4_inferred_clock                                   100.0 MHz     10.000        inferred     Inferred_clkgroup_8     1    
==============================================================================================================================================



Clock Load Summary
***********************

                                                              Clock     Source                                                       Clock Pin                                        Non-clock Pin                      Non-clock Pin                                              
Clock                                                         Load      Pin                                                          Seq Example                                      Seq Example                        Comb Example                                               
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mclk4549                                                      762       test_0.UCK1.Y(CLKINT_PRESERVE)                               test_0.dsdlq[7:0].C                              test_0.u100.uctrl.old_bck.D[0]     test_0.UCK300.I(BUFG)                                      
                                                                                                                                                                                                                                                                                    
sdclk_n                                                       356       test_0.UCK3.Y(CLKINT_PRESERVE)                               test_0.u100.no_crc.C                             -                                  test_0.u100.uctrl.ufifo.sdclk_n_1.I[0](keepbuf)            
                                                                                                                                                                                                                                                                                    
mclk                                                          32        mclk(port)                                                   test_0.mclk_d2.C                                 -                                  -                                                          
                                                                                                                                                                                                                                                                                    
clock138_bck                                                  18        clock138_bck(port)                                           test_0.u200.olrck.C                              -                                  -                                                          
                                                                                                                                                                                                                                                                                    
clock_divider|clk2_inferred_clock                             409       test_0.u100.DSD138.UIN100.UCK0.clk2.Q[0](dffr)               test_0.dsdlq[7:0].C                              test_0.u100.uctrl.old_bck.D[0]     test_0.UCK300.I(BUFG)                                      
                                                                                                                                                                                                                                                                                    
clock_divider|clk4_inferred_clock                             409       test_0.u100.DSD138.UIN100.UCK0.clk4.Q[0](dffr)               test_0.dsdlq[7:0].C                              test_0.u100.uctrl.old_bck.D[0]     test_0.UCK300.I(BUFG)                                      
                                                                                                                                                                                                                                                                                    
clock_divider|clk8_inferred_clock                             409       test_0.u100.DSD138.UIN100.UCK0.clk8.Q[0](dffr)               test_0.dsdlq[7:0].C                              test_0.u100.uctrl.old_bck.D[0]     test_0.UCK300.I(BUFG)                                      
                                                                                                                                                                                                                                                                                    
clock_divider|clk16_inferred_clock                            409       test_0.u100.DSD138.UIN100.UCK0.clk16.Q[0](dffr)              test_0.dsdlq[7:0].C                              test_0.u100.uctrl.old_bck.D[0]     test_0.UCK300.I(BUFG)                                      
                                                                                                                                                                                                                                                                                    
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock                       113       u8_sb_0.CCC_0.CCC_INST.GL0(CCC)                              u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST.CLK_BASE     -                                  u8_sb_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                                                    
sdtop|dsd_clkr_inferred_clock                                 86        test_0.u100.dsd_clkr.Q[0](dff)                               test_0.dsdlq[7:0].C                              -                                  test_0.UCK300.I(BUFG)                                      
                                                                                                                                                                                                                                                                                    
u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     15        u8_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     u8_sb_0.CORERESETP_0.release_sdif0_core.C        -                                  u8_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
                                                                                                                                                                                                                                                                                    
u8|sdclk                                                      5         sdclk(port)                                                  test_0.u100.cmd0.C                               -                                  test_0.ns.I[0](inv)                                        
                                                                                                                                                                                                                                                                                    
sdtop|clk_d2_inferred_clock                                   1         test_0.u100.clk_d2.Q[0](dffr)                                test_0.u100.clk_d4.C                             -                                  -                                                          
                                                                                                                                                                                                                                                                                    
sdtop|clk_d4_inferred_clock                                   1         test_0.u100.clk_d4.Q[0](dffr)                                test_0.u100.clk_d8.C                             -                                  -                                                          
====================================================================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="e:\dac\igloo\work\sound.v:1227:0:1227:6:@W:MT530:@XP_MSG">sound.v(1227)</a><!@TM:1628829945> | Found inferred clock sdtop|dsd_clkr_inferred_clock which controls 86 sequential elements including test_0.u100.UDSDTX.i[4:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="e:\dac\igloo\work\sound.v:59:0:59:6:@W:MT530:@XP_MSG">sound.v(59)</a><!@TM:1628829945> | Found inferred clock clock_divider|clk2_inferred_clock which controls 409 sequential elements including test_0.u100.DSD138.UIN100.UCK0.clk4. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="e:\dac\igloo\work\sound.v:62:0:62:6:@W:MT530:@XP_MSG">sound.v(62)</a><!@TM:1628829945> | Found inferred clock clock_divider|clk4_inferred_clock which controls 409 sequential elements including test_0.u100.DSD138.UIN100.UCK0.clk8. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="e:\dac\igloo\work\sound.v:65:0:65:6:@W:MT530:@XP_MSG">sound.v(65)</a><!@TM:1628829945> | Found inferred clock clock_divider|clk8_inferred_clock which controls 409 sequential elements including test_0.u100.DSD138.UIN100.UCK0.clk16. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v:64:4:64:10:@W:MT530:@XP_MSG">coreahblite_defaultslavesm.v(64)</a><!@TM:1628829945> | Found inferred clock u8_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 113 sequential elements including u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMCurrentState. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:912:4:912:10:@W:MT530:@XP_MSG">coreresetp.v(912)</a><!@TM:1628829945> | Found inferred clock u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 15 sequential elements including u8_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="e:\dac\igloo\work\sd.v:1436:0:1436:6:@W:MT530:@XP_MSG">sd.v(1436)</a><!@TM:1628829945> | Found inferred clock u8|sdclk which controls 5 sequential elements including test_0.u100.UD100.data0[3:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="e:\dac\igloo\work\sd.v:240:0:240:6:@W:MT530:@XP_MSG">sd.v(240)</a><!@TM:1628829945> | Found inferred clock sdtop|clk_d2_inferred_clock which controls 1 sequential elements including test_0.u100.clk_d4. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="e:\dac\igloo\work\sd.v:241:0:241:6:@W:MT530:@XP_MSG">sd.v(241)</a><!@TM:1628829945> | Found inferred clock sdtop|clk_d4_inferred_clock which controls 1 sequential elements including test_0.u100.clk_d8. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="e:\dac\igloo\work\sound.v:68:0:68:6:@W:MT530:@XP_MSG">sound.v(68)</a><!@TM:1628829945> | Found inferred clock clock_divider|clk16_inferred_clock which controls 409 sequential elements including test_0.u100.DSD138.UIN100.UCK0.clk32. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1628829945> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1628829945> | Writing default property annotation file E:\DAC\igloo\soc\sdio25\synthesis\u8.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 191MB peak: 215MB)

Encoding state machine state[7:0] (in view: work.sd_data(verilog))
original code -> new code
   0000 -> 00000001
   0001 -> 00000010
   0010 -> 00000100
   0011 -> 00001000
   0100 -> 00010000
   0101 -> 00100000
   0110 -> 01000000
   0111 -> 10000000
Encoding state machine state[4:0] (in view: work.bigfifo(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state[3:0] (in view: work.mem_controller(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="e:\dac\igloo\work\ram.v:116:0:116:6:@N:MO225:@XP_MSG">ram.v(116)</a><!@TM:1628829945> | There are no possible illegal states for state machine state[3:0] (in view: work.mem_controller(verilog)); safe FSM implementation is not required.
Encoding state machine state[12:0] (in view: work.sdtop(verilog))
original code -> new code
   0000 -> 0000000000001
   0001 -> 0000000000010
   0010 -> 0000000000100
   0011 -> 0000000001000
   0100 -> 0000000010000
   0101 -> 0000000100000
   0110 -> 0000001000000
   0111 -> 0000010000000
   1000 -> 0000100000000
   1001 -> 0001000000000
   1010 -> 0010000000000
   1011 -> 0100000000000
   1100 -> 1000000000000
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z5(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 193MB peak: 215MB)

<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1628829945> | Found issues with constraints. Please check constraint checker report "E:\DAC\igloo\soc\sdio25\synthesis\u8_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 195MB peak: 215MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 102MB peak: 215MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri Aug 13 12:45:45 2021

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1628829917>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1628829917>
# Fri Aug 13 12:45:45 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: WIN7-2020MEADRD

Implementation : synthesis
<a name=mapperReport7></a>Synopsys Generic Technology Mapper, Version map202003act, Build 160R, Built Oct 22 2020 12:05:41, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1628829960> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1628829960> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1628829960> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 130MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 130MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1628829960> | Tristate driver of_l_t (in view: work.sdtop(verilog)) on net of_l (in view: work.sdtop(verilog)) has its enable tied to GND. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1628829960> | Tristate driver of_r_t (in view: work.sdtop(verilog)) on net of_r (in view: work.sdtop(verilog)) has its enable tied to GND. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\dac\igloo\soc\sdio25\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v:20:7:20:17:@N:MO111:@XP_MSG">u8_sb_fabosc_0_osc.v(20)</a><!@TM:1628829960> | Tristate driver XTLOSC_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\dac\igloo\soc\sdio25\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v:19:7:19:17:@N:MO111:@XP_MSG">u8_sb_fabosc_0_osc.v(19)</a><!@TM:1628829960> | Tristate driver XTLOSC_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\dac\igloo\soc\sdio25\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v:18:7:18:21:@N:MO111:@XP_MSG">u8_sb_fabosc_0_osc.v(18)</a><!@TM:1628829960> | Tristate driver RCOSC_1MHZ_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\dac\igloo\soc\sdio25\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v:17:7:17:21:@N:MO111:@XP_MSG">u8_sb_fabosc_0_osc.v(17)</a><!@TM:1628829960> | Tristate driver RCOSC_1MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="e:\dac\igloo\soc\sdio25\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v:15:7:15:25:@N:MO111:@XP_MSG">u8_sb_fabosc_0_osc.v(15)</a><!@TM:1628829960> | Tristate driver RCOSC_25_50MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:BN132:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHMASTLOCK because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:BN132:@XP_MSG">coreresetp.v(963)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:946:4:946:10:@W:BN132:@XP_MSG">coreresetp.v(946)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:946:4:946:10:@W:BN132:@XP_MSG">coreresetp.v(946)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:929:4:929:10:@W:BN132:@XP_MSG">coreresetp.v(929)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\work\sd.v:575:0:575:6:@N:BN362:@XP_MSG">sd.v(575)</a><!@TM:1628829960> | Removing sequential instance demo[17:0] (in view: work.sdtop(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\work\sd.v:411:0:411:6:@N:BN362:@XP_MSG">sd.v(411)</a><!@TM:1628829960> | Removing sequential instance wi[6:0] (in view: work.sdtop(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\work\sd.v:241:0:241:6:@N:BN362:@XP_MSG">sd.v(241)</a><!@TM:1628829960> | Removing sequential instance clk_d8 (in view: work.sdtop(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\work\sd.v:240:0:240:6:@N:BN362:@XP_MSG">sd.v(240)</a><!@TM:1628829960> | Removing sequential instance clk_d4 (in view: work.sdtop(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\work\sd.v:239:0:239:6:@N:BN362:@XP_MSG">sd.v(239)</a><!@TM:1628829960> | Removing sequential instance clk_d2 (in view: work.sdtop(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)

Encoding state machine state[12:0] (in view: work.sdtop(verilog))
original code -> new code
   0000 -> 0000000000001
   0001 -> 0000000000010
   0010 -> 0000000000100
   0011 -> 0000000001000
   0100 -> 0000000010000
   0101 -> 0000000100000
   0110 -> 0000001000000
   0111 -> 0000010000000
   1000 -> 0000100000000
   1001 -> 0001000000000
   1010 -> 0010000000000
   1011 -> 0100000000000
   1100 -> 1000000000000
@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="e:\dac\igloo\work\sd.v:575:0:575:6:@N:MO230:@XP_MSG">sd.v(575)</a><!@TM:1628829960> | Found up-down counter in view:work.sdtop(verilog) instance i[7:0]  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\dac\igloo\work\sd.v:575:0:575:6:@N:MO231:@XP_MSG">sd.v(575)</a><!@TM:1628829960> | Found counter in view:work.sdtop(verilog) instance buffer_under_run[7:0] 
Encoding state machine state[7:0] (in view: work.sd_data(verilog))
original code -> new code
   0000 -> 00000001
   0001 -> 00000010
   0010 -> 00000100
   0011 -> 00001000
   0100 -> 00010000
   0101 -> 00100000
   0110 -> 01000000
   0111 -> 10000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\dac\igloo\work\sd.v:1441:0:1441:6:@N:MO231:@XP_MSG">sd.v(1441)</a><!@TM:1628829960> | Found counter in view:work.sd_data(verilog) instance i[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\dac\igloo\work\sound.v:564:0:564:6:@N:MO231:@XP_MSG">sound.v(564)</a><!@TM:1628829960> | Found counter in view:work.inctrl(verilog) instance cnt[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\dac\igloo\work\sound.v:1227:0:1227:6:@N:MO231:@XP_MSG">sound.v(1227)</a><!@TM:1628829960> | Found counter in view:work.dsd_tx(verilog) instance i[4:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\dac\igloo\work\sound.v:1190:0:1190:6:@N:MO231:@XP_MSG">sound.v(1190)</a><!@TM:1628829960> | Found counter in view:work.pcm_tx(verilog) instance i[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\dac\igloo\work\sound.v:824:0:824:6:@N:MO231:@XP_MSG">sound.v(824)</a><!@TM:1628829960> | Found counter in view:work.spdif_tx(verilog) instance bit_counter[5:0] 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\work\sound.v:824:0:824:6:@W:BN132:@XP_MSG">sound.v(824)</a><!@TM:1628829960> | Removing instance test_0.u100.USPDIF_TX.dop_fill[2] because it is equivalent to instance test_0.u100.USPDIF_TX.dop_fill[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\work\sound.v:824:0:824:6:@W:BN132:@XP_MSG">sound.v(824)</a><!@TM:1628829960> | Removing instance test_0.u100.USPDIF_TX.dop_fill[6] because it is equivalent to instance test_0.u100.USPDIF_TX.dop_fill[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\work\sound.v:824:0:824:6:@W:BN132:@XP_MSG">sound.v(824)</a><!@TM:1628829960> | Removing instance test_0.u100.USPDIF_TX.dop_fill[7] because it is equivalent to instance test_0.u100.USPDIF_TX.dop_fill[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\work\sound.v:824:0:824:6:@W:BN132:@XP_MSG">sound.v(824)</a><!@TM:1628829960> | Removing instance test_0.u100.USPDIF_TX.dop_fill[5] because it is equivalent to instance test_0.u100.USPDIF_TX.dop_fill[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\work\sound.v:824:0:824:6:@W:BN132:@XP_MSG">sound.v(824)</a><!@TM:1628829960> | Removing instance test_0.u100.USPDIF_TX.dop_fill[4] because it is equivalent to instance test_0.u100.USPDIF_TX.dop_fill[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\work\sound.v:824:0:824:6:@W:BN132:@XP_MSG">sound.v(824)</a><!@TM:1628829960> | Removing instance test_0.u100.USPDIF_TX.dop_fill[3] because it is equivalent to instance test_0.u100.USPDIF_TX.dop_fill[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Encoding state machine state[3:0] (in view: work.mem_controller(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="e:\dac\igloo\work\ram.v:116:0:116:6:@N:MO225:@XP_MSG">ram.v(116)</a><!@TM:1628829960> | There are no possible illegal states for state machine state[3:0] (in view: work.mem_controller(verilog)); safe FSM implementation is not required.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\dac\igloo\work\ram.v:116:0:116:6:@N:MO231:@XP_MSG">ram.v(116)</a><!@TM:1628829960> | Found counter in view:work.mem_controller(verilog) instance k[4:0] 
Encoding state machine state[4:0] (in view: work.bigfifo(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\dac\igloo\work\bigfifo.v:142:0:142:6:@N:MO231:@XP_MSG">bigfifo.v(142)</a><!@TM:1628829960> | Found counter in view:work.bigfifo(verilog) instance i[7:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <!@TM:1628829960> | Found 14 by 14 bit equality operator ('==') next_read_addr (in view: work.bigfifo(verilog)) 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="e:\dac\igloo\work\test.v:414:0:414:6:@N:MO231:@XP_MSG">test.v(414)</a><!@TM:1628829960> | Found counter in view:work.clock138master(verilog) instance i[14:0] 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[6] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[4] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[2] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[31] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[28] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[27] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[26] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[25] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[24] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[23] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[22] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[21] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[20] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[19] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[18] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[1] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[15] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[14] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[13] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[12] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[11] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[10] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[9] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[8] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[7] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[5] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[3] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1628829960> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[1] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v:64:4:64:10:@W:MO129:@XP_MSG">coreahblite_defaultslavesm.v(64)</a><!@TM:1628829960> | Sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMCurrentState is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:BN132:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1628829960> | Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[1] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:BN132:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1628829960> | Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[30] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:BN132:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1628829960> | Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[17] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1628829960> | Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1628829960> | Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1628829960> | Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1628829960> | Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1628829960> | Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1628829960> | Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z5(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 180MB peak: 180MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[6] (in view: work.u8(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 191MB peak: 191MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:BN132:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1628829960> | Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:BN132:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1628829960> | Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:BN132:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1628829960> | Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:BN132:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1628829960> | Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[6] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10] (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11] (in view: work.u8(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 193MB peak: 209MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:BN132:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1628829960> | Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[5] (in view: work.u8(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 194MB peak: 209MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 194MB peak: 209MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 195MB peak: 209MB)

@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="e:\dac\igloo\work\test.v:414:0:414:6:@A:BN291:@XP_MSG">test.v(414)</a><!@TM:1628829960> | Boundary register test_0.u200.data (in view: work.u8(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="e:\dac\igloo\work\test.v:438:12:438:30:@N:MO106:@XP_MSG">test.v(438)</a><!@TM:1628829960> | Found ROM test_0.u200.key_pmux_0[0:0] (in view: work.u8(verilog)) with 64 words by 1 bit.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1549:4:1549:10:@N:BN362:@XP_MSG">coreresetp.v(1549)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif2_core (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1517:4:1517:10:@N:BN362:@XP_MSG">coreresetp.v(1517)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif1_core (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1485:4:1485:10:@N:BN362:@XP_MSG">coreresetp.v(1485)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif0_core (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@N:BN362:@XP_MSG">coreresetp.v(963)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:929:4:929:10:@N:BN362:@XP_MSG">coreresetp.v(929)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:856:4:856:10:@N:BN362:@XP_MSG">coreresetp.v(856)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:856:4:856:10:@N:BN362:@XP_MSG">coreresetp.v(856)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:755:4:755:10:@N:BN362:@XP_MSG">coreresetp.v(755)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:755:4:755:10:@N:BN362:@XP_MSG">coreresetp.v(755)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1613:4:1613:10:@N:BN362:@XP_MSG">coreresetp.v(1613)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.ddr_settled (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1581:4:1581:10:@N:BN362:@XP_MSG">coreresetp.v(1581)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif3_core (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:912:4:912:10:@N:BN362:@XP_MSG">coreresetp.v(912)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:912:4:912:10:@N:BN362:@XP_MSG">coreresetp.v(912)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:898:4:898:10:@N:BN362:@XP_MSG">coreresetp.v(898)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:898:4:898:10:@N:BN362:@XP_MSG">coreresetp.v(898)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:884:4:884:10:@N:BN362:@XP_MSG">coreresetp.v(884)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:884:4:884:10:@N:BN362:@XP_MSG">coreresetp.v(884)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:870:4:870:10:@N:BN362:@XP_MSG">coreresetp.v(870)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:870:4:870:10:@N:BN362:@XP_MSG">coreresetp.v(870)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[5] (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[4] (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[3] (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[2] (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[1] (in view: work.u8(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1628829960> | Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[0] (in view: work.u8(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 195MB peak: 209MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 220MB peak: 220MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		    -1.73ns		1663 /      1120
   2		0h:00m:07s		    -1.73ns		1587 /      1120
   3		0h:00m:07s		    -1.73ns		1588 /      1120
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="e:\dac\igloo\work\sound.v:782:22:782:27:@N:FX271:@XP_MSG">sound.v(782)</a><!@TM:1628829960> | Replicating instance test_0.u100.UDOP.n_tmp_left_0_sqmuxa (in view: work.u8(verilog)) with 64 loads 3 times to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   4		0h:00m:10s		    -1.73ns		1596 /      1120
   5		0h:00m:10s		    -1.73ns		1597 /      1120
   6		0h:00m:10s		    -1.73ns		1596 /      1120
   7		0h:00m:10s		    -1.73ns		1598 /      1120

   8		0h:00m:10s		    -1.73ns		1596 /      1120
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1628829960> | Promoting Net MSS_HPMS_READY_int_arst on CLKINT  I_372  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1628829960> | Promoting Net test_0.u100.uctrl.un1_reset_n_1 on CLKINT  I_373  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1628829960> | Promoting Net test_0.u100.reset_n_arst on CLKINT  I_374  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1628829960> | Promoting Net test_0.u100.UDOP.reset_n on CLKINT  I_375  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1628829960> | Promoting Net test_0.u100.USPDIF_TX.reset_n_arst on CLKINT  I_376  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1628829960> | Promoting Net test_0.u100.UPCMTX.reset_n on CLKINT  I_377  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1628829960> | Promoting Net test_0.u100.UDSDTX.reset_n on CLKINT  I_378  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1628829960> | Promoting Net test_0.u100.UD100.crc_clr on CLKINT  I_379  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1628829960> | Promoting Net mclk_c on CLKINT  I_380  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1628829960> | Promoting Net test_0.u200.reset_n on CLKINT  I_381  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1628829960> | Promoting Net clock138_bck_c on CLKINT  I_382  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 224MB peak: 224MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 224MB peak: 224MB)

@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1628829960> | Automatically generated clock u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock is not used and is being removed 
@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1628829960> | Automatically generated clock sdtop|clk_d2_inferred_clock is not used and is being removed 
@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1628829960> | Automatically generated clock sdtop|clk_d4_inferred_clock is not used and is being removed 


@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
5 non-gated/non-generated clock tree(s) driving 744 clock pin(s) of sequential element(s)
10 gated/generated clock tree(s) driving 378 clock pin(s) of sequential element(s)
0 instances converted, 378 sequential instances remain driven by gated/generated clocks

============================================ Non-Gated/Non-Generated Clocks ============================================
Clock Tree ID     Driving Element     Drive Element Type                      Fanout     Sample Instance                
------------------------------------------------------------------------------------------------------------------------
<a href="@|S:sdclk@|E:test_0.u100.cmd0@|F:@syn_sample_clock_path==CKID0011@|M:ClockId0011  @XP_NAMES_BY_PROP">ClockId0011 </a>       sdclk               port                                    5          test_0.u100.cmd0               
<a href="@|S:test_0.UCK1@|E:test_0.u100.uctrl.old_bck@|F:@syn_sample_clock_path==CKID0012@|M:ClockId0012  @XP_NAMES_BY_PROP">ClockId0012 </a>       test_0.UCK1         clock definition on CLKINT_PRESERVE     351        test_0.u100.uctrl.old_bck      
<a href="@|S:test_0.UCK3@|E:test_0.u100.buffer_under_run[7]@|F:@syn_sample_clock_path==CKID0013@|M:ClockId0013  @XP_NAMES_BY_PROP">ClockId0013 </a>       test_0.UCK3         clock definition on CLKINT_PRESERVE     338        test_0.u100.buffer_under_run[7]
<a href="@|S:mclk@|E:test_0.mclk_d2@|F:@syn_sample_clock_path==CKID0014@|M:ClockId0014  @XP_NAMES_BY_PROP">ClockId0014 </a>       mclk                clock definition on port                32         test_0.mclk_d2                 
<a href="@|S:clock138_bck@|E:test_0.u200.i[14]@|F:@syn_sample_clock_path==CKID0015@|M:ClockId0015  @XP_NAMES_BY_PROP">ClockId0015 </a>       clock138_bck        clock definition on port                18         test_0.u200.i[14]              
========================================================================================================================
===================================================================================== Gated/Generated Clocks =====================================================================================
Clock Tree ID     Driving Element                           Drive Element Type     Fanout     Sample Instance                          Explanation                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:test_0.u100.dsd_clkr@|E:test_0.u100.start_dsd_tx@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       test_0.u100.dsd_clkr                      SLE                    70         test_0.u100.start_dsd_tx                 No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:u8_sb_0.CCC_0.CCC_INST@|E:u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       u8_sb_0.CCC_0.CCC_INST                    CCC                    37         u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST      No gated clock conversion method for cell cell:work.MSS_025
<a href="@|S:test_0.u100.DSD138.UIN100.UCK0.clk16@|E:test_0.u100.DSD138.UIN100.UCK0.clk32@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       test_0.u100.DSD138.UIN100.UCK0.clk16      SLE                    1          test_0.u100.DSD138.UIN100.UCK0.clk32     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:test_0.u100.DSD138.UIN100.UCK0.clk8@|E:test_0.u100.DSD138.UIN100.UCK0.clk16@|F:@syn_sample_clock_path1==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       test_0.u100.DSD138.UIN100.UCK0.clk8       SLE                    1          test_0.u100.DSD138.UIN100.UCK0.clk16     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:test_0.u100.DSD138.UIN100.UCK0.clk4@|E:test_0.u100.DSD138.UIN100.UCK0.clk8@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       test_0.u100.DSD138.UIN100.UCK0.clk4       SLE                    1          test_0.u100.DSD138.UIN100.UCK0.clk8      No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:test_0.u100.DSD138.UIN100.UCK0.clk2@|E:test_0.u100.DSD138.UIN100.UCK0.clk4@|F:@syn_sample_clock_path1==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       test_0.u100.DSD138.UIN100.UCK0.clk2       SLE                    1          test_0.u100.DSD138.UIN100.UCK0.clk4      No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:test_0.u100.DSD138.UIN100.un1_started@|E:test_0.u100.UDOP.state@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007  @XP_NAMES_BY_PROP">ClockId0007 </a>       test_0.u100.DSD138.UIN100.un1_started     CFG2                   102        test_0.u100.UDOP.state                   No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:test_0.u100.DSD138.UIN100.UCK0.bcko_6@|E:test_0.u100.DSD138.UIN100.cnt[5]@|F:@syn_sample_clock_path==CKID0008@|M:ClockId0008  @XP_NAMES_BY_PROP">ClockId0008 </a>       test_0.u100.DSD138.UIN100.UCK0.bcko_6     CFG3                   79         test_0.u100.DSD138.UIN100.cnt[5]         No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:test_0.u100.DSD138.UIN100.un1_bckox2@|E:test_0.u100.USPDIF_TX.bit_counter[5]@|F:@syn_sample_clock_path==CKID0009@|M:ClockId0009  @XP_NAMES_BY_PROP">ClockId0009 </a>       test_0.u100.DSD138.UIN100.un1_bckox2      CFG3                   70         test_0.u100.USPDIF_TX.bit_counter[5]     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:test_0.u100.obck@|E:test_0.dsdlq[0]@|F:@syn_sample_clock_path==CKID0010@|M:ClockId0010  @XP_NAMES_BY_PROP">ClockId0010 </a>       test_0.u100.obck                          CFG3                   16         test_0.dsdlq[0]                          No gated clock conversion method for cell cell:ACG4.SLE    
==================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 188MB peak: 225MB)

Writing Analyst data base E:\DAC\igloo\soc\sdio25\synthesis\synwork\u8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 220MB peak: 225MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1628829960> | Writing EDF file: E:\DAC\igloo\soc\sdio25\synthesis\u8.edn 
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1628829960> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1628829960> | Synopsys Constraint File capacitance units using default value of 1pF  
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1628829960> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1628829960> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1628829960> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1628829960> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1628829960> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW150:@XP_HELP">BW150</a> : <!@TM:1628829960> | Clock u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1628829960> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW150:@XP_HELP">BW150</a> : <!@TM:1628829960> | Clock sdtop|clk_d2_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated</font> 
<font color=#A52A2A>@W:<a href="@W:BW150:@XP_HELP">BW150</a> : <!@TM:1628829960> | Clock sdtop|clk_d4_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1628829960> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
Writing FDC file E:\DAC\igloo\soc\sdio25\synthesis\u8_synplify.fdc

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 222MB peak: 225MB)


Start final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 218MB peak: 225MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="e:\dac\igloo\soc\sdio25\component\work\u8_sb\ccc_0\u8_sb_ccc_0_fccc.v:20:36:20:44:@W:MT246:@XP_MSG">u8_sb_ccc_0_fccc.v(20)</a><!@TM:1628829960> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1628829960> | Found clock mclk with period 8.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1628829960> | Found clock sdclk_n with period 16.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1628829960> | Found clock clock138_bck with period 16.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1628829960> | Found clock mclk4549 with period 16.00ns  
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1628829960> | Found inferred clock sdtop|dsd_clkr_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.u100.dsd_clkr.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1628829960> | Found inferred clock clock_divider|clk2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.u100.DSD138.UIN100.UCK0.clk2.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1628829960> | Found inferred clock clock_divider|clk4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.u100.DSD138.UIN100.UCK0.clk4.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1628829960> | Found inferred clock clock_divider|clk8_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.u100.DSD138.UIN100.UCK0.clk8.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1628829960> | Found inferred clock u8_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net u8_sb_0.CCC_0.GL0_net.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1628829960> | Found inferred clock u8|sdclk with period 10.00ns. Please declare a user-defined clock on port sdclk.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1628829960> | Found inferred clock clock_divider|clk16_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.u100.DSD138.UIN100.UCK0.clk16.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Fri Aug 13 12:45:59 2021
#


Top view:               u8
Requested Frequency:    62.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    E:\DAC\igloo\soc\sdio25\designer\u8\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1628829960> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 


<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -0.512

                                            Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                              Frequency     Frequency     Period        Period        Slack      Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------------
clock138_bck                                62.5 MHz      462.7 MHz     16.000        2.161         13.839     declared     default_clkgroup   
clock_divider|clk2_inferred_clock           100.0 MHz     247.6 MHz     10.000        4.039         3.015      inferred     Inferred_clkgroup_1
clock_divider|clk4_inferred_clock           100.0 MHz     247.6 MHz     10.000        4.039         3.015      inferred     Inferred_clkgroup_2
clock_divider|clk8_inferred_clock           100.0 MHz     123.8 MHz     10.000        8.078         0.961      inferred     Inferred_clkgroup_3
clock_divider|clk16_inferred_clock          100.0 MHz     123.8 MHz     10.000        8.078         0.961      inferred     Inferred_clkgroup_9
mclk                                        125.0 MHz     117.5 MHz     8.000         8.512         -0.512     declared     default_clkgroup   
mclk4549                                    62.5 MHz      165.8 MHz     16.000        6.031         6.015      declared     default_clkgroup   
sdclk_n                                     62.5 MHz      115.4 MHz     16.000        8.667         7.333      declared     default_clkgroup   
sdtop|dsd_clkr_inferred_clock               100.0 MHz     300.8 MHz     10.000        3.324         3.338      inferred     Inferred_clkgroup_0
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     117.1 MHz     10.000        8.539         1.462      inferred     Inferred_clkgroup_4
u8|sdclk                                    100.0 MHz     NA            10.000        NA            NA         inferred     Inferred_clkgroup_6
System                                      100.0 MHz     NA            10.000        NA            NA         system       system_clkgroup    
===============================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                            |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mclk                                     System                                   |  8.000       5.871   |  No paths    -       |  No paths    -      |  No paths    -    
mclk                                     mclk                                     |  8.000       -0.512  |  No paths    -       |  No paths    -      |  No paths    -    
mclk                                     mclk4549                                 |  8.000       5.071   |  No paths    -       |  No paths    -      |  No paths    -    
sdclk_n                                  sdclk_n                                  |  16.000      7.333   |  No paths    -       |  No paths    -      |  No paths    -    
sdclk_n                                  mclk4549                                 |  16.000      15.270  |  No paths    -       |  No paths    -      |  No paths    -    
clock138_bck                             clock138_bck                             |  16.000      13.839  |  No paths    -       |  No paths    -      |  No paths    -    
mclk4549                                 mclk                                     |  No paths    -       |  No paths    -       |  No paths    -      |  8.000       6.733
mclk4549                                 sdclk_n                                  |  16.000      15.270  |  No paths    -       |  No paths    -      |  No paths    -    
mclk4549                                 mclk4549                                 |  16.000      9.969   |  16.000      15.054  |  8.000       6.015  |  No paths    -    
mclk4549                                 sdtop|dsd_clkr_inferred_clock            |  Diff grp    -       |  Diff grp    -       |  Diff grp    -      |  No paths    -    
mclk4549                                 clock_divider|clk2_inferred_clock        |  Diff grp    -       |  Diff grp    -       |  Diff grp    -      |  No paths    -    
mclk4549                                 clock_divider|clk4_inferred_clock        |  Diff grp    -       |  Diff grp    -       |  Diff grp    -      |  No paths    -    
mclk4549                                 clock_divider|clk8_inferred_clock        |  Diff grp    -       |  Diff grp    -       |  Diff grp    -      |  No paths    -    
mclk4549                                 u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
mclk4549                                 clock_divider|clk16_inferred_clock       |  Diff grp    -       |  Diff grp    -       |  Diff grp    -      |  No paths    -    
sdtop|dsd_clkr_inferred_clock            mclk                                     |  No paths    -       |  No paths    -       |  No paths    -      |  Diff grp    -    
sdtop|dsd_clkr_inferred_clock            mclk4549                                 |  No paths    -       |  Diff grp    -       |  Diff grp    -      |  No paths    -    
sdtop|dsd_clkr_inferred_clock            sdtop|dsd_clkr_inferred_clock            |  10.000      6.729   |  10.000      9.054   |  5.000       3.338  |  No paths    -    
sdtop|dsd_clkr_inferred_clock            clock_divider|clk2_inferred_clock        |  No paths    -       |  Diff grp    -       |  Diff grp    -      |  No paths    -    
sdtop|dsd_clkr_inferred_clock            clock_divider|clk4_inferred_clock        |  No paths    -       |  Diff grp    -       |  Diff grp    -      |  No paths    -    
sdtop|dsd_clkr_inferred_clock            clock_divider|clk8_inferred_clock        |  No paths    -       |  Diff grp    -       |  Diff grp    -      |  No paths    -    
sdtop|dsd_clkr_inferred_clock            clock_divider|clk16_inferred_clock       |  No paths    -       |  Diff grp    -       |  Diff grp    -      |  No paths    -    
clock_divider|clk2_inferred_clock        mclk                                     |  No paths    -       |  No paths    -       |  No paths    -      |  Diff grp    -    
clock_divider|clk2_inferred_clock        mclk4549                                 |  Diff grp    -       |  Diff grp    -       |  Diff grp    -      |  No paths    -    
clock_divider|clk2_inferred_clock        sdtop|dsd_clkr_inferred_clock            |  No paths    -       |  Diff grp    -       |  Diff grp    -      |  No paths    -    
clock_divider|clk2_inferred_clock        clock_divider|clk2_inferred_clock        |  10.000      5.961   |  10.000      9.054   |  5.000       3.015  |  No paths    -    
clock_divider|clk2_inferred_clock        clock_divider|clk4_inferred_clock        |  Diff grp    -       |  Diff grp    -       |  Diff grp    -      |  No paths    -    
clock_divider|clk2_inferred_clock        clock_divider|clk8_inferred_clock        |  Diff grp    -       |  Diff grp    -       |  Diff grp    -      |  No paths    -    
clock_divider|clk2_inferred_clock        clock_divider|clk16_inferred_clock       |  Diff grp    -       |  Diff grp    -       |  Diff grp    -      |  No paths    -    
clock_divider|clk4_inferred_clock        mclk                                     |  No paths    -       |  No paths    -       |  No paths    -      |  Diff grp    -    
clock_divider|clk4_inferred_clock        mclk4549                                 |  Diff grp    -       |  Diff grp    -       |  Diff grp    -      |  No paths    -    
clock_divider|clk4_inferred_clock        sdtop|dsd_clkr_inferred_clock            |  No paths    -       |  Diff grp    -       |  Diff grp    -      |  No paths    -    
clock_divider|clk4_inferred_clock        clock_divider|clk2_inferred_clock        |  Diff grp    -       |  Diff grp    -       |  Diff grp    -      |  No paths    -    
clock_divider|clk4_inferred_clock        clock_divider|clk4_inferred_clock        |  10.000      5.961   |  10.000      9.054   |  5.000       3.015  |  No paths    -    
clock_divider|clk4_inferred_clock        clock_divider|clk8_inferred_clock        |  Diff grp    -       |  Diff grp    -       |  Diff grp    -      |  No paths    -    
clock_divider|clk4_inferred_clock        clock_divider|clk16_inferred_clock       |  Diff grp    -       |  Diff grp    -       |  Diff grp    -      |  No paths    -    
clock_divider|clk8_inferred_clock        mclk                                     |  No paths    -       |  No paths    -       |  No paths    -      |  Diff grp    -    
clock_divider|clk8_inferred_clock        mclk4549                                 |  Diff grp    -       |  Diff grp    -       |  Diff grp    -      |  Diff grp    -    
clock_divider|clk8_inferred_clock        sdtop|dsd_clkr_inferred_clock            |  No paths    -       |  Diff grp    -       |  Diff grp    -      |  No paths    -    
clock_divider|clk8_inferred_clock        clock_divider|clk2_inferred_clock        |  Diff grp    -       |  Diff grp    -       |  Diff grp    -      |  Diff grp    -    
clock_divider|clk8_inferred_clock        clock_divider|clk4_inferred_clock        |  Diff grp    -       |  Diff grp    -       |  Diff grp    -      |  Diff grp    -    
clock_divider|clk8_inferred_clock        clock_divider|clk8_inferred_clock        |  10.000      5.961   |  10.000      9.054   |  5.000       3.015  |  5.000       0.961
clock_divider|clk8_inferred_clock        clock_divider|clk16_inferred_clock       |  Diff grp    -       |  Diff grp    -       |  Diff grp    -      |  Diff grp    -    
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  mclk4549                                 |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      1.462   |  No paths    -       |  No paths    -      |  No paths    -    
u8|sdclk                                 sdclk_n                                  |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
clock_divider|clk16_inferred_clock       mclk                                     |  No paths    -       |  No paths    -       |  No paths    -      |  Diff grp    -    
clock_divider|clk16_inferred_clock       mclk4549                                 |  Diff grp    -       |  Diff grp    -       |  Diff grp    -      |  Diff grp    -    
clock_divider|clk16_inferred_clock       sdtop|dsd_clkr_inferred_clock            |  No paths    -       |  Diff grp    -       |  Diff grp    -      |  No paths    -    
clock_divider|clk16_inferred_clock       clock_divider|clk2_inferred_clock        |  Diff grp    -       |  Diff grp    -       |  Diff grp    -      |  Diff grp    -    
clock_divider|clk16_inferred_clock       clock_divider|clk4_inferred_clock        |  Diff grp    -       |  Diff grp    -       |  Diff grp    -      |  Diff grp    -    
clock_divider|clk16_inferred_clock       clock_divider|clk8_inferred_clock        |  Diff grp    -       |  Diff grp    -       |  Diff grp    -      |  Diff grp    -    
clock_divider|clk16_inferred_clock       clock_divider|clk16_inferred_clock       |  10.000      5.961   |  10.000      9.054   |  5.000       3.015  |  5.000       0.961
==========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************



<a name=outputPorts13></a>Output Ports: </a>

Port        Starting             User                      Arrival     Required           
Name        Reference            Constraint                Time        Time         Slack 
            Clock                                                                         
------------------------------------------------------------------------------------------
cmd         sdclk_n (rising)     0.500(sdclk_n rising)     7.756       15.500       7.744 
dsd_ln0     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_ln1     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_ln2     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_ln3     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_ln4     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_ln5     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_ln6     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_ln7     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_lp0     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_lp1     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_lp2     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_lp3     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_lp4     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_lp5     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_lp6     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_lp7     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_rn0     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_rn1     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_rn2     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_rn3     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_rn4     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_rn5     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_rn6     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_rn7     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_rp0     mclk (rising)        3.700(mclk rising)        4.812       4.300        -0.512
dsd_rp1     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_rp2     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_rp3     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_rp4     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_rp5     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_rp6     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
dsd_rp7     mclk (rising)        3.700(mclk rising)        4.807       4.300        -0.507
sd_d0       sdclk_n (rising)     0.500(sdclk_n rising)     7.766       15.500       7.734 
sd_d1       sdclk_n (rising)     0.500(sdclk_n rising)     7.766       15.500       7.734 
sd_d2       sdclk_n (rising)     0.500(sdclk_n rising)     7.766       15.500       7.734 
sd_d3       sdclk_n (rising)     0.500(sdclk_n rising)     7.766       15.500       7.734 
==========================================================================================



====================================
<a name=clockReport14></a>Detailed Report for Clock: clock138_bck</a>
====================================



<a name=startingSlack15></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                    Arrival           
Instance              Reference        Type     Pin     Net       Time        Slack 
                      Clock                                                         
------------------------------------------------------------------------------------
test_0.u200.i[11]     clock138_bck     SLE      Q       i[11]     0.076       13.839
test_0.u200.i[10]     clock138_bck     SLE      Q       i[10]     0.094       13.881
test_0.u200.i[13]     clock138_bck     SLE      Q       i[13]     0.076       14.023
test_0.u200.i[14]     clock138_bck     SLE      Q       i[14]     0.076       14.095
test_0.u200.i[8]      clock138_bck     SLE      Q       i[8]      0.076       14.126
test_0.u200.i[7]      clock138_bck     SLE      Q       i[7]      0.094       14.177
test_0.u200.i[9]      clock138_bck     SLE      Q       i[9]      0.094       14.284
test_0.u200.work      clock138_bck     SLE      Q       work      0.094       14.341
test_0.u200.i[0]      clock138_bck     SLE      Q       i[0]      0.094       14.613
test_0.u200.i[12]     clock138_bck     SLE      Q       i[12]     0.094       14.768
====================================================================================


<a name=endingSlack16></a>Ending Points with Worst Slack</a>
******************************

                                Starting                                     Required           
Instance                        Reference        Type     Pin     Net        Time         Slack 
                                Clock                                                           
------------------------------------------------------------------------------------------------
test_0.u200.key_pmux_0_dreg     clock138_bck     SLE      D       i4_mux     15.778       13.839
test_0.u200.i[0]                clock138_bck     SLE      EN      ie         15.707       14.023
test_0.u200.i[1]                clock138_bck     SLE      EN      ie         15.707       14.023
test_0.u200.i[2]                clock138_bck     SLE      EN      ie         15.707       14.023
test_0.u200.i[3]                clock138_bck     SLE      EN      ie         15.707       14.023
test_0.u200.i[4]                clock138_bck     SLE      EN      ie         15.707       14.023
test_0.u200.i[5]                clock138_bck     SLE      EN      ie         15.707       14.023
test_0.u200.i[6]                clock138_bck     SLE      EN      ie         15.707       14.023
test_0.u200.i[7]                clock138_bck     SLE      EN      ie         15.707       14.023
test_0.u200.i[8]                clock138_bck     SLE      EN      ie         15.707       14.023
================================================================================================



<a name=worstPaths17></a>Worst Path Information</a>
<a href="E:\DAC\igloo\soc\sdio25\synthesis\u8.srr:srsfE:\DAC\igloo\soc\sdio25\synthesis\u8.srs:fp:209016:210204:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      16.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.778

    - Propagation time:                      1.939
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 13.839

    Number of logic level(s):                3
    Starting point:                          test_0.u200.i[11] / Q
    Ending point:                            test_0.u200.key_pmux_0_dreg / D
    The start point is clocked by            clock138_bck [rising] (rise=0.000 fall=8.000 period=16.000) on pin CLK
    The end   point is clocked by            clock138_bck [rising] (rise=0.000 fall=8.000 period=16.000) on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
test_0.u200.i[11]                      SLE      Q        Out     0.076     0.076 r     -         
i[11]                                  Net      -        -       0.648     -           3         
test_0.u200.key_pmux_0_0_0_.m6_1_3     CFG3     C        In      -         0.724 r     -         
test_0.u200.key_pmux_0_0_0_.m6_1_3     CFG3     Y        Out     0.196     0.920 f     -         
m6_1_3                                 Net      -        -       0.216     -           1         
test_0.u200.key_pmux_0_0_0_.m6         CFG4     C        In      -         1.137 f     -         
test_0.u200.key_pmux_0_0_0_.m6         CFG4     Y        Out     0.194     1.331 r     -         
i5_mux                                 Net      -        -       0.216     -           1         
test_0.u200.key_pmux_0_0_0_.m10        CFG3     C        In      -         1.547 r     -         
test_0.u200.key_pmux_0_0_0_.m10        CFG3     Y        Out     0.177     1.723 r     -         
i4_mux                                 Net      -        -       0.216     -           1         
test_0.u200.key_pmux_0_dreg            SLE      D        In      -         1.939 r     -         
=================================================================================================
Total path delay (propagation time + setup) of 2.161 is 0.865(40.0%) logic and 1.296(60.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport18></a>Detailed Report for Clock: clock_divider|clk2_inferred_clock</a>
====================================



<a name=startingSlack19></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                                  Arrival          
Instance                                 Reference                             Type     Pin     Net                Time        Slack
                                         Clock                                                                                      
------------------------------------------------------------------------------------------------------------------------------------
test_0.u100.UPCMTX.i[5]                  clock_divider|clk2_inferred_clock     SLE      Q       olrck2             0.076       3.015
test_0.u100.UPCMTX.d1                    clock_divider|clk2_inferred_clock     SLE      Q       odata2             0.076       3.447
test_0.u100.USPDIF_TX.bit_counter[0]     clock_divider|clk2_inferred_clock     SLE      Q       bit_counter[0]     0.076       5.961
test_0.u100.USPDIF_TX.bit_counter[1]     clock_divider|clk2_inferred_clock     SLE      Q       bit_counter[1]     0.076       6.030
test_0.u100.USPDIF_TX.bit_counter[2]     clock_divider|clk2_inferred_clock     SLE      Q       bit_counter[2]     0.076       6.106
test_0.u100.UDOP.i[0]                    clock_divider|clk2_inferred_clock     SLE      Q       CO0_0              0.094       6.179
test_0.u100.UDOP.i[1]                    clock_divider|clk2_inferred_clock     SLE      Q       i[1]               0.094       6.282
test_0.u100.UDOP.i[2]                    clock_divider|clk2_inferred_clock     SLE      Q       i[2]               0.094       6.382
test_0.u100.USPDIF_TX.bit_counter[3]     clock_divider|clk2_inferred_clock     SLE      Q       bit_counter[3]     0.094       6.463
test_0.u100.USPDIF_TX.bit_counter[4]     clock_divider|clk2_inferred_clock     SLE      Q       bit_counter[4]     0.094       6.503
====================================================================================================================================


<a name=endingSlack20></a>Ending Points with Worst Slack</a>
******************************

                                                   Starting                                                                                Required          
Instance                                           Reference                             Type     Pin     Net                              Time         Slack
                                                   Clock                                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------
test_0.dsdlq[0]                                    clock_divider|clk2_inferred_clock     SLE      D       olrck_o                          4.778        3.015
test_0.dsdrq[0]                                    clock_divider|clk2_inferred_clock     SLE      D       odata_o                          4.778        3.447
test_0.u100.USPDIF_TX.data_out_buffer[0]           clock_divider|clk2_inferred_clock     SLE      D       data_out_buffer_14[0]            9.778        5.961
test_0.u100.USPDIF_TX.data_out_buffer[4]           clock_divider|clk2_inferred_clock     SLE      D       data_out_buffer_14_0_iv_i[4]     9.778        6.053
test_0.u100.USPDIF_TX.data_out_buffer[6]           clock_divider|clk2_inferred_clock     SLE      D       data_out_buffer_14[6]            9.778        6.108
test_0.u100.USPDIF_TX.channel_status_shift[6]      clock_divider|clk2_inferred_clock     SLE      EN      un1_frame_counter15_i            9.707        6.175
test_0.u100.USPDIF_TX.channel_status_shift[7]      clock_divider|clk2_inferred_clock     SLE      EN      un1_frame_counter15_i            9.707        6.175
test_0.u100.USPDIF_TX.channel_status_shift[8]      clock_divider|clk2_inferred_clock     SLE      EN      un1_frame_counter15_i            9.707        6.175
test_0.u100.USPDIF_TX.channel_status_shift[9]      clock_divider|clk2_inferred_clock     SLE      EN      un1_frame_counter15_i            9.707        6.175
test_0.u100.USPDIF_TX.channel_status_shift[10]     clock_divider|clk2_inferred_clock     SLE      EN      un1_frame_counter15_i            9.707        6.175
=============================================================================================================================================================



<a name=worstPaths21></a>Worst Path Information</a>
<a href="E:\DAC\igloo\soc\sdio25\synthesis\u8.srr:srsfE:\DAC\igloo\soc\sdio25\synthesis\u8.srs:fp:216425:216953:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.778

    - Propagation time:                      1.763
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.015

    Number of logic level(s):                1
    Starting point:                          test_0.u100.UPCMTX.i[5] / Q
    Ending point:                            test_0.dsdlq[0] / D
    The start point is clocked by            clock_divider|clk2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            clock_divider|clk2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
test_0.u100.UPCMTX.i[5]     SLE      Q        Out     0.076     0.076 r     -         
olrck2                      Net      -        -       0.648     -           3         
test_0.u100.olrck           CFG3     A        In      -         0.724 r     -         
test_0.u100.olrck           CFG3     Y        Out     0.067     0.791 r     -         
olrck_o                     Net      -        -       0.971     -           2         
test_0.dsdlq[0]             SLE      D        In      -         1.763 r     -         
======================================================================================
Total path delay (propagation time + setup) of 1.985 is 0.365(18.4%) logic and 1.619(81.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport22></a>Detailed Report for Clock: clock_divider|clk4_inferred_clock</a>
====================================



<a name=startingSlack23></a>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                                  Arrival          
Instance                                 Reference                             Type     Pin     Net                Time        Slack
                                         Clock                                                                                      
------------------------------------------------------------------------------------------------------------------------------------
test_0.u100.UPCMTX.i[5]                  clock_divider|clk4_inferred_clock     SLE      Q       olrck2             0.076       3.015
test_0.u100.UPCMTX.d1                    clock_divider|clk4_inferred_clock     SLE      Q       odata2             0.076       3.447
test_0.u100.USPDIF_TX.bit_counter[0]     clock_divider|clk4_inferred_clock     SLE      Q       bit_counter[0]     0.076       5.961
test_0.u100.USPDIF_TX.bit_counter[1]     clock_divider|clk4_inferred_clock     SLE      Q       bit_counter[1]     0.076       6.030
test_0.u100.USPDIF_TX.bit_counter[2]     clock_divider|clk4_inferred_clock     SLE      Q       bit_counter[2]     0.076       6.106
test_0.u100.UDOP.i[0]                    clock_divider|clk4_inferred_clock     SLE      Q       CO0_0              0.094       6.179
test_0.u100.UDOP.i[1]                    clock_divider|clk4_inferred_clock     SLE      Q       i[1]               0.094       6.282
test_0.u100.UDOP.i[2]                    clock_divider|clk4_inferred_clock     SLE      Q       i[2]               0.094       6.382
test_0.u100.USPDIF_TX.bit_counter[3]     clock_divider|clk4_inferred_clock     SLE      Q       bit_counter[3]     0.094       6.463
test_0.u100.USPDIF_TX.bit_counter[4]     clock_divider|clk4_inferred_clock     SLE      Q       bit_counter[4]     0.094       6.503
====================================================================================================================================


<a name=endingSlack24></a>Ending Points with Worst Slack</a>
******************************

                                                   Starting                                                                                Required          
Instance                                           Reference                             Type     Pin     Net                              Time         Slack
                                                   Clock                                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------
test_0.dsdlq[0]                                    clock_divider|clk4_inferred_clock     SLE      D       olrck_o                          4.778        3.015
test_0.dsdrq[0]                                    clock_divider|clk4_inferred_clock     SLE      D       odata_o                          4.778        3.447
test_0.u100.USPDIF_TX.data_out_buffer[0]           clock_divider|clk4_inferred_clock     SLE      D       data_out_buffer_14[0]            9.778        5.961
test_0.u100.USPDIF_TX.data_out_buffer[4]           clock_divider|clk4_inferred_clock     SLE      D       data_out_buffer_14_0_iv_i[4]     9.778        6.053
test_0.u100.USPDIF_TX.data_out_buffer[6]           clock_divider|clk4_inferred_clock     SLE      D       data_out_buffer_14[6]            9.778        6.108
test_0.u100.USPDIF_TX.channel_status_shift[6]      clock_divider|clk4_inferred_clock     SLE      EN      un1_frame_counter15_i            9.707        6.175
test_0.u100.USPDIF_TX.channel_status_shift[7]      clock_divider|clk4_inferred_clock     SLE      EN      un1_frame_counter15_i            9.707        6.175
test_0.u100.USPDIF_TX.channel_status_shift[8]      clock_divider|clk4_inferred_clock     SLE      EN      un1_frame_counter15_i            9.707        6.175
test_0.u100.USPDIF_TX.channel_status_shift[9]      clock_divider|clk4_inferred_clock     SLE      EN      un1_frame_counter15_i            9.707        6.175
test_0.u100.USPDIF_TX.channel_status_shift[10]     clock_divider|clk4_inferred_clock     SLE      EN      un1_frame_counter15_i            9.707        6.175
=============================================================================================================================================================



<a name=worstPaths25></a>Worst Path Information</a>
<a href="E:\DAC\igloo\soc\sdio25\synthesis\u8.srr:srsfE:\DAC\igloo\soc\sdio25\synthesis\u8.srs:fp:223163:223691:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.778

    - Propagation time:                      1.763
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.015

    Number of logic level(s):                1
    Starting point:                          test_0.u100.UPCMTX.i[5] / Q
    Ending point:                            test_0.dsdlq[0] / D
    The start point is clocked by            clock_divider|clk4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            clock_divider|clk4_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
test_0.u100.UPCMTX.i[5]     SLE      Q        Out     0.076     0.076 r     -         
olrck2                      Net      -        -       0.648     -           3         
test_0.u100.olrck           CFG3     A        In      -         0.724 r     -         
test_0.u100.olrck           CFG3     Y        Out     0.067     0.791 r     -         
olrck_o                     Net      -        -       0.971     -           2         
test_0.dsdlq[0]             SLE      D        In      -         1.763 r     -         
======================================================================================
Total path delay (propagation time + setup) of 1.985 is 0.365(18.4%) logic and 1.619(81.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport26></a>Detailed Report for Clock: clock_divider|clk8_inferred_clock</a>
====================================



<a name=startingSlack27></a>Starting Points with Worst Slack</a>
********************************

                                           Starting                                                                    Arrival          
Instance                                   Reference                             Type     Pin     Net                  Time        Slack
                                           Clock                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------
test_0.u100.USPDIF_TX.bit_counter[0]       clock_divider|clk8_inferred_clock     SLE      Q       bit_counter[0]       0.076       0.961
test_0.u100.USPDIF_TX.bit_counter[1]       clock_divider|clk8_inferred_clock     SLE      Q       bit_counter[1]       0.076       1.030
test_0.u100.USPDIF_TX.bit_counter[2]       clock_divider|clk8_inferred_clock     SLE      Q       bit_counter[2]       0.076       1.106
test_0.u100.UDOP.i[0]                      clock_divider|clk8_inferred_clock     SLE      Q       CO0_0                0.094       1.179
test_0.u100.UDOP.i[1]                      clock_divider|clk8_inferred_clock     SLE      Q       i[1]                 0.094       1.282
test_0.u100.UDOP.i[2]                      clock_divider|clk8_inferred_clock     SLE      Q       i[2]                 0.094       1.382
test_0.u100.USPDIF_TX.bit_counter[3]       clock_divider|clk8_inferred_clock     SLE      Q       bit_counter[3]       0.094       1.464
test_0.u100.USPDIF_TX.bit_counter[4]       clock_divider|clk8_inferred_clock     SLE      Q       bit_counter[4]       0.094       1.503
test_0.u100.USPDIF_TX.bit_counter[5]       clock_divider|clk8_inferred_clock     SLE      Q       bit_counter[5]       0.094       1.585
test_0.u100.USPDIF_TX.frame_counter[2]     clock_divider|clk8_inferred_clock     SLE      Q       frame_counter[2]     0.076       1.619
========================================================================================================================================


<a name=endingSlack28></a>Ending Points with Worst Slack</a>
******************************

                                                   Starting                                                                                Required          
Instance                                           Reference                             Type     Pin     Net                              Time         Slack
                                                   Clock                                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------
test_0.u100.USPDIF_TX.data_out_buffer[0]           clock_divider|clk8_inferred_clock     SLE      D       data_out_buffer_14[0]            4.778        0.961
test_0.u100.USPDIF_TX.data_out_buffer[4]           clock_divider|clk8_inferred_clock     SLE      D       data_out_buffer_14_0_iv_i[4]     4.778        1.053
test_0.u100.USPDIF_TX.data_out_buffer[6]           clock_divider|clk8_inferred_clock     SLE      D       data_out_buffer_14[6]            4.778        1.108
test_0.u100.USPDIF_TX.channel_status_shift[6]      clock_divider|clk8_inferred_clock     SLE      EN      un1_frame_counter15_i            4.707        1.175
test_0.u100.USPDIF_TX.channel_status_shift[7]      clock_divider|clk8_inferred_clock     SLE      EN      un1_frame_counter15_i            4.707        1.175
test_0.u100.USPDIF_TX.channel_status_shift[8]      clock_divider|clk8_inferred_clock     SLE      EN      un1_frame_counter15_i            4.707        1.175
test_0.u100.USPDIF_TX.channel_status_shift[9]      clock_divider|clk8_inferred_clock     SLE      EN      un1_frame_counter15_i            4.707        1.175
test_0.u100.USPDIF_TX.channel_status_shift[10]     clock_divider|clk8_inferred_clock     SLE      EN      un1_frame_counter15_i            4.707        1.175
test_0.u100.USPDIF_TX.channel_status_shift[11]     clock_divider|clk8_inferred_clock     SLE      EN      un1_frame_counter15_i            4.707        1.175
test_0.u100.USPDIF_TX.channel_status_shift[12]     clock_divider|clk8_inferred_clock     SLE      EN      un1_frame_counter15_i            4.707        1.175
=============================================================================================================================================================



<a name=worstPaths29></a>Worst Path Information</a>
<a href="E:\DAC\igloo\soc\sdio25\synthesis\u8.srr:srsfE:\DAC\igloo\soc\sdio25\synthesis\u8.srs:fp:230086:231841:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.778

    - Propagation time:                      3.817
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.961

    Number of logic level(s):                4
    Starting point:                          test_0.u100.USPDIF_TX.bit_counter[0] / Q
    Ending point:                            test_0.u100.USPDIF_TX.data_out_buffer[0] / D
    The start point is clocked by            clock_divider|clk8_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            clock_divider|clk8_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
test_0.u100.USPDIF_TX.bit_counter[0]                     SLE      Q        Out     0.076     0.076 r     -         
bit_counter[0]                                           Net      -        -       0.779     -           6         
test_0.u100.USPDIF_TX.data_out_buffer64                  CFG3     C        In      -         0.855 r     -         
test_0.u100.USPDIF_TX.data_out_buffer64                  CFG3     Y        Out     0.177     1.032 r     -         
data_out_buffer64                                        Net      -        -       1.002     -           17        
test_0.u100.USPDIF_TX.bit_counter_RNI6RCF1_0[5]          CFG4     B        In      -         2.034 r     -         
test_0.u100.USPDIF_TX.bit_counter_RNI6RCF1_0[5]          CFG4     Y        Out     0.143     2.177 r     -         
data_out_buffer_5_sqmuxa                                 Net      -        -       0.648     -           3         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_1_0[0]     CFG4     D        In      -         2.825 r     -         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_1_0[0]     CFG4     Y        Out     0.284     3.109 f     -         
data_out_buffer_14_0_iv_1_0[0]                           Net      -        -       0.216     -           1         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv[0]         CFG4     D        In      -         3.325 f     -         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv[0]         CFG4     Y        Out     0.276     3.601 r     -         
data_out_buffer_14[0]                                    Net      -        -       0.216     -           1         
test_0.u100.USPDIF_TX.data_out_buffer[0]                 SLE      D        In      -         3.817 r     -         
===================================================================================================================
Total path delay (propagation time + setup) of 4.039 is 1.178(29.2%) logic and 2.861(70.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport30></a>Detailed Report for Clock: clock_divider|clk16_inferred_clock</a>
====================================



<a name=startingSlack31></a>Starting Points with Worst Slack</a>
********************************

                                           Starting                                                                     Arrival          
Instance                                   Reference                              Type     Pin     Net                  Time        Slack
                                           Clock                                                                                         
-----------------------------------------------------------------------------------------------------------------------------------------
test_0.u100.USPDIF_TX.bit_counter[0]       clock_divider|clk16_inferred_clock     SLE      Q       bit_counter[0]       0.076       0.961
test_0.u100.USPDIF_TX.bit_counter[1]       clock_divider|clk16_inferred_clock     SLE      Q       bit_counter[1]       0.076       1.030
test_0.u100.USPDIF_TX.bit_counter[2]       clock_divider|clk16_inferred_clock     SLE      Q       bit_counter[2]       0.076       1.106
test_0.u100.UDOP.i[0]                      clock_divider|clk16_inferred_clock     SLE      Q       CO0_0                0.094       1.179
test_0.u100.UDOP.i[1]                      clock_divider|clk16_inferred_clock     SLE      Q       i[1]                 0.094       1.282
test_0.u100.UDOP.i[2]                      clock_divider|clk16_inferred_clock     SLE      Q       i[2]                 0.094       1.382
test_0.u100.USPDIF_TX.bit_counter[3]       clock_divider|clk16_inferred_clock     SLE      Q       bit_counter[3]       0.094       1.464
test_0.u100.USPDIF_TX.bit_counter[4]       clock_divider|clk16_inferred_clock     SLE      Q       bit_counter[4]       0.094       1.503
test_0.u100.USPDIF_TX.bit_counter[5]       clock_divider|clk16_inferred_clock     SLE      Q       bit_counter[5]       0.094       1.585
test_0.u100.USPDIF_TX.frame_counter[2]     clock_divider|clk16_inferred_clock     SLE      Q       frame_counter[2]     0.076       1.619
=========================================================================================================================================


<a name=endingSlack32></a>Ending Points with Worst Slack</a>
******************************

                                                   Starting                                                                                 Required          
Instance                                           Reference                              Type     Pin     Net                              Time         Slack
                                                   Clock                                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------------------------
test_0.u100.USPDIF_TX.data_out_buffer[0]           clock_divider|clk16_inferred_clock     SLE      D       data_out_buffer_14[0]            4.778        0.961
test_0.u100.USPDIF_TX.data_out_buffer[4]           clock_divider|clk16_inferred_clock     SLE      D       data_out_buffer_14_0_iv_i[4]     4.778        1.053
test_0.u100.USPDIF_TX.data_out_buffer[6]           clock_divider|clk16_inferred_clock     SLE      D       data_out_buffer_14[6]            4.778        1.108
test_0.u100.USPDIF_TX.channel_status_shift[6]      clock_divider|clk16_inferred_clock     SLE      EN      un1_frame_counter15_i            4.707        1.175
test_0.u100.USPDIF_TX.channel_status_shift[7]      clock_divider|clk16_inferred_clock     SLE      EN      un1_frame_counter15_i            4.707        1.175
test_0.u100.USPDIF_TX.channel_status_shift[8]      clock_divider|clk16_inferred_clock     SLE      EN      un1_frame_counter15_i            4.707        1.175
test_0.u100.USPDIF_TX.channel_status_shift[9]      clock_divider|clk16_inferred_clock     SLE      EN      un1_frame_counter15_i            4.707        1.175
test_0.u100.USPDIF_TX.channel_status_shift[10]     clock_divider|clk16_inferred_clock     SLE      EN      un1_frame_counter15_i            4.707        1.175
test_0.u100.USPDIF_TX.channel_status_shift[11]     clock_divider|clk16_inferred_clock     SLE      EN      un1_frame_counter15_i            4.707        1.175
test_0.u100.USPDIF_TX.channel_status_shift[12]     clock_divider|clk16_inferred_clock     SLE      EN      un1_frame_counter15_i            4.707        1.175
==============================================================================================================================================================



<a name=worstPaths33></a>Worst Path Information</a>
<a href="E:\DAC\igloo\soc\sdio25\synthesis\u8.srr:srsfE:\DAC\igloo\soc\sdio25\synthesis\u8.srs:fp:238298:240053:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.778

    - Propagation time:                      3.817
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.961

    Number of logic level(s):                4
    Starting point:                          test_0.u100.USPDIF_TX.bit_counter[0] / Q
    Ending point:                            test_0.u100.USPDIF_TX.data_out_buffer[0] / D
    The start point is clocked by            clock_divider|clk16_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            clock_divider|clk16_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
test_0.u100.USPDIF_TX.bit_counter[0]                     SLE      Q        Out     0.076     0.076 r     -         
bit_counter[0]                                           Net      -        -       0.779     -           6         
test_0.u100.USPDIF_TX.data_out_buffer64                  CFG3     C        In      -         0.855 r     -         
test_0.u100.USPDIF_TX.data_out_buffer64                  CFG3     Y        Out     0.177     1.032 r     -         
data_out_buffer64                                        Net      -        -       1.002     -           17        
test_0.u100.USPDIF_TX.bit_counter_RNI6RCF1_0[5]          CFG4     B        In      -         2.034 r     -         
test_0.u100.USPDIF_TX.bit_counter_RNI6RCF1_0[5]          CFG4     Y        Out     0.143     2.177 r     -         
data_out_buffer_5_sqmuxa                                 Net      -        -       0.648     -           3         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_1_0[0]     CFG4     D        In      -         2.825 r     -         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_1_0[0]     CFG4     Y        Out     0.284     3.109 f     -         
data_out_buffer_14_0_iv_1_0[0]                           Net      -        -       0.216     -           1         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv[0]         CFG4     D        In      -         3.325 f     -         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv[0]         CFG4     Y        Out     0.276     3.601 r     -         
data_out_buffer_14[0]                                    Net      -        -       0.216     -           1         
test_0.u100.USPDIF_TX.data_out_buffer[0]                 SLE      D        In      -         3.817 r     -         
===================================================================================================================
Total path delay (propagation time + setup) of 4.039 is 1.178(29.2%) logic and 2.861(70.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport34></a>Detailed Report for Clock: mclk</a>
====================================



<a name=startingSlack35></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                     Arrival           
Instance              Reference     Type     Pin     Net           Time        Slack 
                      Clock                                                          
-------------------------------------------------------------------------------------
test_0.mclk_d2        mclk          SLE      Q       dsd_rp0_c     0.094       -0.512
test_0.dsd_lnn[0]     mclk          SLE      Q       dsd_ln7_c     0.094       -0.507
test_0.dsd_lnn[1]     mclk          SLE      Q       dsd_ln6_c     0.094       -0.507
test_0.dsd_lnn[2]     mclk          SLE      Q       dsd_ln5_c     0.094       -0.507
test_0.dsd_lnn[3]     mclk          SLE      Q       dsd_ln4_c     0.094       -0.507
test_0.dsd_lnn[4]     mclk          SLE      Q       dsd_ln3_c     0.094       -0.507
test_0.dsd_lnn[5]     mclk          SLE      Q       dsd_ln2_c     0.094       -0.507
test_0.dsd_lnn[6]     mclk          SLE      Q       dsd_ln1_c     0.094       -0.507
test_0.dsd_lnn[7]     mclk          SLE      Q       dsd_ln0_c     0.094       -0.507
test_0.dsd_lpp[0]     mclk          SLE      Q       dsd_lp0_c     0.094       -0.507
=====================================================================================


<a name=endingSlack36></a>Ending Points with Worst Slack</a>
******************************

             Starting                                       Required           
Instance     Reference     Type     Pin         Net         Time         Slack 
             Clock                                                             
-------------------------------------------------------------------------------
dsd_rp0      mclk          Port     dsd_rp0     dsd_rp0     4.300        -0.512
dsd_ln0      mclk          Port     dsd_ln0     dsd_ln0     4.300        -0.507
dsd_ln1      mclk          Port     dsd_ln1     dsd_ln1     4.300        -0.507
dsd_ln2      mclk          Port     dsd_ln2     dsd_ln2     4.300        -0.507
dsd_ln3      mclk          Port     dsd_ln3     dsd_ln3     4.300        -0.507
dsd_ln4      mclk          Port     dsd_ln4     dsd_ln4     4.300        -0.507
dsd_ln5      mclk          Port     dsd_ln5     dsd_ln5     4.300        -0.507
dsd_ln6      mclk          Port     dsd_ln6     dsd_ln6     4.300        -0.507
dsd_ln7      mclk          Port     dsd_ln7     dsd_ln7     4.300        -0.507
dsd_lp0      mclk          Port     dsd_lp0     dsd_lp0     4.300        -0.507
===============================================================================



<a name=worstPaths37></a>Worst Path Information</a>
<a href="E:\DAC\igloo\soc\sdio25\synthesis\u8.srr:srsfE:\DAC\igloo\soc\sdio25\synthesis\u8.srs:fp:244294:244798:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - User constraint on ending point:       3.700
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.300

    - Propagation time:                      4.812
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.512

    Number of logic level(s):                1
    Starting point:                          test_0.mclk_d2 / Q
    Ending point:                            dsd_rp0 / dsd_rp0
    The start point is clocked by            mclk [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            mclk [rising] (rise=0.000 fall=4.000 period=8.000)

Instance / Net                Pin         Pin               Arrival     No. of    
Name               Type       Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
test_0.mclk_d2     SLE        Q           Out     0.094     0.094 f     -         
dsd_rp0_c          Net        -           -       0.977     -           3         
dsd_rp0_obuf       OUTBUF     D           In      -         1.071 f     -         
dsd_rp0_obuf       OUTBUF     PAD         Out     3.741     4.812 f     -         
dsd_rp0            Net        -           -       0.000     -           1         
dsd_rp0            Port       dsd_rp0     Out     -         4.812 f     -         
==================================================================================
Total path delay (propagation time + setup) of 4.812 is 3.835(79.7%) logic and 0.977(20.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.000
    - User constraint on ending point:       3.700
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.300

    - Propagation time:                      4.807
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.507

    Number of logic level(s):                1
    Starting point:                          test_0.dsd_lnn[0] / Q
    Ending point:                            dsd_ln7 / dsd_ln7
    The start point is clocked by            mclk [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            mclk [rising] (rise=0.000 fall=4.000 period=8.000)

Instance / Net                   Pin         Pin               Arrival     No. of    
Name                  Type       Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
test_0.dsd_lnn[0]     SLE        Q           Out     0.094     0.094 f     -         
dsd_ln7_c             Net        -           -       0.971     -           1         
dsd_ln7_obuf          OUTBUF     D           In      -         1.066 f     -         
dsd_ln7_obuf          OUTBUF     PAD         Out     3.741     4.807 f     -         
dsd_ln7               Net        -           -       0.000     -           1         
dsd_ln7               Port       dsd_ln7     Out     -         4.807 f     -         
=====================================================================================
Total path delay (propagation time + setup) of 4.807 is 3.835(79.8%) logic and 0.971(20.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.000
    - User constraint on ending point:       3.700
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.300

    - Propagation time:                      4.807
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.507

    Number of logic level(s):                1
    Starting point:                          test_0.dsd_lnn[1] / Q
    Ending point:                            dsd_ln6 / dsd_ln6
    The start point is clocked by            mclk [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            mclk [rising] (rise=0.000 fall=4.000 period=8.000)

Instance / Net                   Pin         Pin               Arrival     No. of    
Name                  Type       Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
test_0.dsd_lnn[1]     SLE        Q           Out     0.094     0.094 f     -         
dsd_ln6_c             Net        -           -       0.971     -           1         
dsd_ln6_obuf          OUTBUF     D           In      -         1.066 f     -         
dsd_ln6_obuf          OUTBUF     PAD         Out     3.741     4.807 f     -         
dsd_ln6               Net        -           -       0.000     -           1         
dsd_ln6               Port       dsd_ln6     Out     -         4.807 f     -         
=====================================================================================
Total path delay (propagation time + setup) of 4.807 is 3.835(79.8%) logic and 0.971(20.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.000
    - User constraint on ending point:       3.700
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.300

    - Propagation time:                      4.807
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.507

    Number of logic level(s):                1
    Starting point:                          test_0.dsd_lnn[2] / Q
    Ending point:                            dsd_ln5 / dsd_ln5
    The start point is clocked by            mclk [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            mclk [rising] (rise=0.000 fall=4.000 period=8.000)

Instance / Net                   Pin         Pin               Arrival     No. of    
Name                  Type       Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
test_0.dsd_lnn[2]     SLE        Q           Out     0.094     0.094 f     -         
dsd_ln5_c             Net        -           -       0.971     -           1         
dsd_ln5_obuf          OUTBUF     D           In      -         1.066 f     -         
dsd_ln5_obuf          OUTBUF     PAD         Out     3.741     4.807 f     -         
dsd_ln5               Net        -           -       0.000     -           1         
dsd_ln5               Port       dsd_ln5     Out     -         4.807 f     -         
=====================================================================================
Total path delay (propagation time + setup) of 4.807 is 3.835(79.8%) logic and 0.971(20.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.000
    - User constraint on ending point:       3.700
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.300

    - Propagation time:                      4.807
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.507

    Number of logic level(s):                1
    Starting point:                          test_0.dsd_lnn[3] / Q
    Ending point:                            dsd_ln4 / dsd_ln4
    The start point is clocked by            mclk [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            mclk [rising] (rise=0.000 fall=4.000 period=8.000)

Instance / Net                   Pin         Pin               Arrival     No. of    
Name                  Type       Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
test_0.dsd_lnn[3]     SLE        Q           Out     0.094     0.094 f     -         
dsd_ln4_c             Net        -           -       0.971     -           1         
dsd_ln4_obuf          OUTBUF     D           In      -         1.066 f     -         
dsd_ln4_obuf          OUTBUF     PAD         Out     3.741     4.807 f     -         
dsd_ln4               Net        -           -       0.000     -           1         
dsd_ln4               Port       dsd_ln4     Out     -         4.807 f     -         
=====================================================================================
Total path delay (propagation time + setup) of 4.807 is 3.835(79.8%) logic and 0.971(20.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport38></a>Detailed Report for Clock: mclk4549</a>
====================================



<a name=startingSlack39></a>Starting Points with Worst Slack</a>
********************************

                            Starting                                    Arrival          
Instance                    Reference     Type     Pin     Net          Time        Slack
                            Clock                                                        
-----------------------------------------------------------------------------------------
test_0.u100.UPCMTX.i[5]     mclk4549      SLE      Q       olrck2       0.076       6.015
test_0.u100.UPCMTX.d1       mclk4549      SLE      Q       odata2       0.076       6.447
test_0.dsdlq[0]             mclk4549      SLE      Q       dsdlq[0]     0.094       6.733
test_0.dsdlq[1]             mclk4549      SLE      Q       dsdlq[1]     0.094       6.733
test_0.dsdlq[2]             mclk4549      SLE      Q       dsdlq[2]     0.094       6.733
test_0.dsdlq[3]             mclk4549      SLE      Q       dsdlq[3]     0.094       6.733
test_0.dsdlq[4]             mclk4549      SLE      Q       dsdlq[4]     0.094       6.733
test_0.dsdlq[5]             mclk4549      SLE      Q       dsdlq[5]     0.094       6.733
test_0.dsdlq[6]             mclk4549      SLE      Q       dsdlq[6]     0.094       6.733
test_0.dsdrq[1]             mclk4549      SLE      Q       dsdrq[1]     0.094       6.733
=========================================================================================


<a name=endingSlack40></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                      Required          
Instance              Reference     Type     Pin     Net            Time         Slack
                      Clock                                                           
--------------------------------------------------------------------------------------
test_0.dsdlq[0]       mclk4549      SLE      D       olrck_o        7.778        6.015
test_0.dsdrq[0]       mclk4549      SLE      D       odata_o        7.778        6.447
test_0.dsd_lnn[0]     mclk4549      SLE      D       dsdlq_i[0]     7.778        6.733
test_0.dsd_lnn[1]     mclk4549      SLE      D       dsdlq_i[1]     7.778        6.733
test_0.dsd_lnn[2]     mclk4549      SLE      D       dsdlq_i[2]     7.778        6.733
test_0.dsd_lnn[3]     mclk4549      SLE      D       dsdlq_i[3]     7.778        6.733
test_0.dsd_lnn[4]     mclk4549      SLE      D       dsdlq_i[4]     7.778        6.733
test_0.dsd_lnn[5]     mclk4549      SLE      D       dsdlq_i[5]     7.778        6.733
test_0.dsd_lnn[6]     mclk4549      SLE      D       dsdlq_i[6]     7.778        6.733
test_0.dsd_rnn[1]     mclk4549      SLE      D       dsdrq_i[1]     7.778        6.733
======================================================================================



<a name=worstPaths41></a>Worst Path Information</a>
<a href="E:\DAC\igloo\soc\sdio25\synthesis\u8.srr:srsfE:\DAC\igloo\soc\sdio25\synthesis\u8.srs:fp:256847:257375:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.778

    - Propagation time:                      1.763
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.015

    Number of logic level(s):                1
    Starting point:                          test_0.u100.UPCMTX.i[5] / Q
    Ending point:                            test_0.dsdlq[0] / D
    The start point is clocked by            mclk4549 [rising] (rise=0.000 fall=8.000 period=16.000) on pin CLK
    The end   point is clocked by            mclk4549 [falling] (rise=0.000 fall=8.000 period=16.000) on pin CLK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
test_0.u100.UPCMTX.i[5]     SLE      Q        Out     0.076     0.076 r     -         
olrck2                      Net      -        -       0.648     -           3         
test_0.u100.olrck           CFG3     A        In      -         0.724 r     -         
test_0.u100.olrck           CFG3     Y        Out     0.067     0.791 r     -         
olrck_o                     Net      -        -       0.971     -           2         
test_0.dsdlq[0]             SLE      D        In      -         1.763 r     -         
======================================================================================
Total path delay (propagation time + setup) of 1.985 is 0.365(18.4%) logic and 1.619(81.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport42></a>Detailed Report for Clock: sdclk_n</a>
====================================



<a name=startingSlack43></a>Starting Points with Worst Slack</a>
********************************

                                  Starting                                          Arrival          
Instance                          Reference     Type     Pin     Net                Time        Slack
                                  Clock                                                              
-----------------------------------------------------------------------------------------------------
test_0.u100.UD100.i[3]            sdclk_n       SLE      Q       i[3]               0.094       7.333
test_0.u100.UD100.i[4]            sdclk_n       SLE      Q       i[4]               0.094       7.376
test_0.u100.UD100.i[5]            sdclk_n       SLE      Q       i[5]               0.094       7.379
test_0.u100.UD100.i[2]            sdclk_n       SLE      Q       i[2]               0.094       7.392
test_0.u100.UD100.i[1]            sdclk_n       SLE      Q       i[1]               0.094       7.695
test_0.u100.UD100.data_out_en     sdclk_n       SLE      Q       sd_data_out_en     0.094       7.734
test_0.u100.cmden                 sdclk_n       SLE      Q       cmd_out_en         0.094       7.744
test_0.u100.cmdo                  sdclk_n       SLE      Q       cmd_out            0.094       7.744
test_0.u100.UD100.data_out[0]     sdclk_n       SLE      Q       sd_data_out[0]     0.094       7.744
test_0.u100.UD100.data_out[1]     sdclk_n       SLE      Q       sd_data_out[1]     0.094       7.744
=====================================================================================================


<a name=endingSlack44></a>Ending Points with Worst Slack</a>
******************************

                             Starting                                            Required          
Instance                     Reference     Type     Pin     Net                  Time         Slack
                             Clock                                                                 
---------------------------------------------------------------------------------------------------
test_0.u100.UD100.i[1]       sdclk_n       SLE      D       i_lm[1]              15.778       7.333
test_0.u100.UD100.i[2]       sdclk_n       SLE      D       i_lm[2]              15.778       7.333
test_0.u100.UD100.i[3]       sdclk_n       SLE      D       i_lm[3]              15.778       7.333
test_0.u100.UD100.i[4]       sdclk_n       SLE      D       i_lm[4]              15.778       7.333
test_0.u100.UD100.i[0]       sdclk_n       SLE      D       i_lm[0]              15.778       7.946
test_0.u100.UD100.i[5]       sdclk_n       SLE      D       i_lm[5]              15.778       8.142
test_0.u100.response[11]     sdclk_n       SLE      D       n_response_1[11]     15.778       8.233
test_0.u100.response[1]      sdclk_n       SLE      D       n_response_1[1]      15.778       8.315
test_0.u100.i[7]             sdclk_n       SLE      D       i_s[7]               15.778       8.319
test_0.u100.i[6]             sdclk_n       SLE      D       i_s[6]               15.778       8.334
===================================================================================================



<a name=worstPaths45></a>Worst Path Information</a>
<a href="E:\DAC\igloo\soc\sdio25\synthesis\u8.srr:srsfE:\DAC\igloo\soc\sdio25\synthesis\u8.srs:fp:262248:265578:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      16.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.778

    - Propagation time:                      8.445
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.333

    Number of logic level(s):                9
    Starting point:                          test_0.u100.UD100.i[3] / Q
    Ending point:                            test_0.u100.UD100.i[1] / D
    The start point is clocked by            sdclk_n [rising] (rise=0.000 fall=8.000 period=16.000) on pin CLK
    The end   point is clocked by            sdclk_n [rising] (rise=0.000 fall=8.000 period=16.000) on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
test_0.u100.UD100.i[3]                             SLE      Q        Out     0.094     0.094 f     -         
i[3]                                               Net      -        -       1.048     -           23        
test_0.u100.UD100.i_RNIPMOC[3]                     CFG2     B        In      -         1.143 f     -         
test_0.u100.UD100.i_RNIPMOC[3]                     CFG2     Y        Out     0.143     1.285 f     -         
N_1852                                             Net      -        -       0.708     -           4         
test_0.u100.UD100.state_ns_0_a2_0_1_a2_2_a2[5]     CFG4     C        In      -         1.994 f     -         
test_0.u100.UD100.state_ns_0_a2_0_1_a2_2_a2[5]     CFG4     Y        Out     0.194     2.188 r     -         
N_532_1_0                                          Net      -        -       0.648     -           3         
test_0.u100.UD100.n_read_en_1_sqmuxa_0_a2          CFG4     D        In      -         2.836 r     -         
test_0.u100.UD100.n_read_en_1_sqmuxa_0_a2          CFG4     Y        Out     0.236     3.072 r     -         
N_275                                              Net      -        -       0.708     -           4         
test_0.u100.UD100.un1_state_21_0_0_0_3             CFG4     D        In      -         3.780 r     -         
test_0.u100.UD100.un1_state_21_0_0_0_3             CFG4     Y        Out     0.236     4.016 r     -         
un1_state_21_0_0_0_3                               Net      -        -       0.958     -           11        
test_0.u100.UD100.un1_state_21_0_0_0               CFG4     C        In      -         4.974 r     -         
test_0.u100.UD100.un1_state_21_0_0_0               CFG4     Y        Out     0.177     5.151 r     -         
un1_state_21_i                                     Net      -        -       0.849     -           8         
test_0.u100.UD100.n_i_e3                           CFG4     C        In      -         6.000 r     -         
test_0.u100.UD100.n_i_e3                           CFG4     Y        Out     0.177     6.177 r     -         
n_i_e3                                             Net      -        -       0.648     -           3         
test_0.u100.UD100.n_i[1]                           CFG3     C        In      -         6.825 r     -         
test_0.u100.UD100.n_i[1]                           CFG3     Y        Out     0.177     7.001 r     -         
N_625                                              Net      -        -       0.708     -           4         
test_0.u100.UD100.i_lm_0_RNO[1]                    CFG3     A        In      -         7.710 r     -         
test_0.u100.UD100.i_lm_0_RNO[1]                    CFG3     Y        Out     0.067     7.777 r     -         
un48_n_i_m[1]                                      Net      -        -       0.216     -           1         
test_0.u100.UD100.i_lm_0[1]                        CFG4     D        In      -         7.993 r     -         
test_0.u100.UD100.i_lm_0[1]                        CFG4     Y        Out     0.236     8.229 r     -         
i_lm[1]                                            Net      -        -       0.216     -           1         
test_0.u100.UD100.i[1]                             SLE      D        In      -         8.445 r     -         
=============================================================================================================
Total path delay (propagation time + setup) of 8.667 is 1.958(22.6%) logic and 6.709(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport46></a>Detailed Report for Clock: sdtop|dsd_clkr_inferred_clock</a>
====================================



<a name=startingSlack47></a>Starting Points with Worst Slack</a>
********************************

                              Starting                                                        Arrival          
Instance                      Reference                         Type     Pin     Net          Time        Slack
                              Clock                                                                            
---------------------------------------------------------------------------------------------------------------
test_0.u100.UDSDTX.t1[31]     sdtop|dsd_clkr_inferred_clock     SLE      Q       olrck1       0.076       3.338
test_0.u100.UDSDTX.t2[31]     sdtop|dsd_clkr_inferred_clock     SLE      Q       odata1       0.076       3.338
test_0.u100.UDSDTX.i[0]       sdtop|dsd_clkr_inferred_clock     SLE      Q       i[0]         0.094       6.729
test_0.u100.UDSDTX.i[1]       sdtop|dsd_clkr_inferred_clock     SLE      Q       i[1]         0.094       6.846
test_0.u100.UDSDTX.i[2]       sdtop|dsd_clkr_inferred_clock     SLE      Q       i[2]         0.094       6.971
test_0.u100.UDSDTX.i[3]       sdtop|dsd_clkr_inferred_clock     SLE      Q       i[3]         0.094       7.229
test_0.u100.UDSDTX.i[4]       sdtop|dsd_clkr_inferred_clock     SLE      Q       i[4]         0.094       7.835
test_0.dsdlq[0]               sdtop|dsd_clkr_inferred_clock     SLE      Q       dsdlq[0]     0.076       9.054
test_0.dsdlq[1]               sdtop|dsd_clkr_inferred_clock     SLE      Q       dsdlq[1]     0.076       9.054
test_0.dsdlq[2]               sdtop|dsd_clkr_inferred_clock     SLE      Q       dsdlq[2]     0.076       9.054
===============================================================================================================


<a name=endingSlack48></a>Ending Points with Worst Slack</a>
******************************

                             Starting                                                       Required          
Instance                     Reference                         Type     Pin     Net         Time         Slack
                             Clock                                                                            
--------------------------------------------------------------------------------------------------------------
test_0.dsdlq[0]              sdtop|dsd_clkr_inferred_clock     SLE      D       olrck_o     4.778        3.338
test_0.dsdrq[0]              sdtop|dsd_clkr_inferred_clock     SLE      D       odata_o     4.778        3.338
test_0.u100.UDSDTX.t1[1]     sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[1]     9.778        6.729
test_0.u100.UDSDTX.t1[2]     sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[2]     9.778        6.729
test_0.u100.UDSDTX.t1[3]     sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[3]     9.778        6.729
test_0.u100.UDSDTX.t1[4]     sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[4]     9.778        6.729
test_0.u100.UDSDTX.t1[5]     sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[5]     9.778        6.729
test_0.u100.UDSDTX.t1[6]     sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[6]     9.778        6.729
test_0.u100.UDSDTX.t1[7]     sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[7]     9.778        6.729
test_0.u100.UDSDTX.t1[8]     sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[8]     9.778        6.729
==============================================================================================================



<a name=worstPaths49></a>Worst Path Information</a>
<a href="E:\DAC\igloo\soc\sdio25\synthesis\u8.srr:srsfE:\DAC\igloo\soc\sdio25\synthesis\u8.srs:fp:270787:271327:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.778

    - Propagation time:                      1.440
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.338

    Number of logic level(s):                1
    Starting point:                          test_0.u100.UDSDTX.t1[31] / Q
    Ending point:                            test_0.dsdlq[0] / D
    The start point is clocked by            sdtop|dsd_clkr_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            sdtop|dsd_clkr_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                          Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
test_0.u100.UDSDTX.t1[31]     SLE      Q        Out     0.076     0.076 r     -         
olrck1                        Net      -        -       0.216     -           1         
test_0.u100.olrck             CFG3     C        In      -         0.292 r     -         
test_0.u100.olrck             CFG3     Y        Out     0.177     0.469 r     -         
olrck_o                       Net      -        -       0.971     -           2         
test_0.dsdlq[0]               SLE      D        In      -         1.440 r     -         
========================================================================================
Total path delay (propagation time + setup) of 1.662 is 0.475(28.6%) logic and 1.188(71.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport50></a>Detailed Report for Clock: u8_sb_CCC_0_FCCC|GL0_net_inferred_clock</a>
====================================



<a name=startingSlack51></a>Starting Points with Worst Slack</a>
********************************

                                                                                          Starting                                                                                                        Arrival          
Instance                                                                                  Reference                                   Type        Pin                Net                                  Time        Slack
                                                                                          Clock                                                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel                           u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  masterRegAddrSel                     0.094       1.462
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS                                  u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  regHTRANS                            0.094       1.759
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[1]      u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  arbRegSMCurrentState[1]              0.094       2.100
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[13]     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  arbRegSMCurrentState[13]             0.094       2.334
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[2]      u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  arbRegSMCurrentState[2]              0.094       2.446
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[0]      u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  arbRegSMCurrentState[0]              0.094       2.873
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST                                                       u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_READYOUT     CoreAHBLite_0_AHBmslave16_HREADY     4.166       2.883
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[3]      u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  arbRegSMCurrentState[3]              0.094       2.975
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16]                               u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  regHADDR[16]                         0.094       4.400
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[29]                               u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  regHADDR[29]                         0.094       4.599
===========================================================================================================================================================================================================================


<a name=endingSlack52></a>Ending Points with Worst Slack</a>
******************************

                                        Starting                                                                                                           Required          
Instance                                Reference                                   Type        Pin                Net                                     Time         Slack
                                        Clock                                                                                                                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_TRANS1       CoreAHBLite_0_AHBmslave16_HTRANS[1]     5.949        1.462
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_WRITE        CoreAHBLite_0_AHBmslave16_HWRITE        6.142        1.480
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[29]     CoreAHBLite_0_AHBmslave16_HADDR[29]     6.422        1.935
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[10]     CoreAHBLite_0_AHBmslave16_HADDR[10]     6.597        1.935
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[14]     CoreAHBLite_0_AHBmslave16_HADDR[14]     6.607        1.945
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[30]     CoreAHBLite_0_AHBmslave16_HADDR[30]     6.439        1.952
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[8]      CoreAHBLite_0_AHBmslave16_HADDR[8]      6.631        1.969
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[9]      CoreAHBLite_0_AHBmslave16_HADDR[9]      6.648        1.986
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[7]      CoreAHBLite_0_AHBmslave16_HADDR[7]      6.706        2.044
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[15]     CoreAHBLite_0_AHBmslave16_HADDR[15]     6.730        2.068
=============================================================================================================================================================================



<a name=worstPaths53></a>Worst Path Information</a>
<a href="E:\DAC\igloo\soc\sdio25\synthesis\u8.srr:srsfE:\DAC\igloo\soc\sdio25\synthesis\u8.srs:fp:279388:281284:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            4.051
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.949

    - Propagation time:                      4.487
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.462

    Number of logic level(s):                3
    Starting point:                          u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel / Q
    Ending point:                            u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST / F_FM0_TRANS1
    The start point is clocked by            u8_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            u8_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE

Instance / Net                                                                                     Pin              Pin               Arrival     No. of    
Name                                                                                   Type        Name             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel                        SLE         Q                Out     0.094     0.094 f     -         
masterRegAddrSel                                                                       Net         -                -       1.040     -           22        
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS                             CFG3        A                In      -         1.135 f     -         
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS                             CFG3        Y                Out     0.087     1.222 f     -         
m0s16AddrSel                                                                           Net         -                -       0.920     -           11        
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.MASTERADDRINPROG_m5_i     CFG4        D                In      -         2.142 f     -         
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.MASTERADDRINPROG_m5_i     CFG4        Y                Out     0.250     2.392 f     -         
masterAddrInProg[0]                                                                    Net         -                -       1.048     -           24        
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HTRANS_1                                CFG2        A                In      -         3.440 f     -         
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HTRANS_1                                CFG2        Y                Out     0.076     3.516 f     -         
CoreAHBLite_0_AHBmslave16_HTRANS[1]                                                    Net         -                -       0.971     -           1         
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST                                                    MSS_025     F_FM0_TRANS1     In      -         4.487 f     -         
============================================================================================================================================================
Total path delay (propagation time + setup) of 8.538 is 4.558(53.4%) logic and 3.980(46.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:18:0:18:1:@W:MT447:@XP_MSG">synthesis.fdc(18)</a><!@TM:1628829960> | Timing constraint (from [get_ports { DEVRST_N* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:23:0:23:1:@W:MT447:@XP_MSG">synthesis.fdc(23)</a><!@TM:1628829960> | Timing constraint (from [get_clocks { gl0 }] to test_0*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:24:0:24:1:@W:MT447:@XP_MSG">synthesis.fdc(24)</a><!@TM:1628829960> | Timing constraint (from [get_clocks { mclk4549 }] to u8_sb*) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:25:0:25:1:@W:MT447:@XP_MSG">synthesis.fdc(25)</a><!@TM:1628829960> | Timing constraint (from [get_clocks { mclk4549 }] to *USPDIF_TX*) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:26:0:26:1:@W:MT447:@XP_MSG">synthesis.fdc(26)</a><!@TM:1628829960> | Timing constraint (from [get_clocks { mclk }] to test_0.u100*) (false path) was not applied to the design because the to list is incorrect: it contains no clock, primary output, sequential cell, or sequential cell data input pin </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:27:0:27:1:@W:MT447:@XP_MSG">synthesis.fdc(27)</a><!@TM:1628829960> | Timing constraint (from [get_clocks { sdclk_n }] to test_0.u200*) (false path) was not applied to the design because the to list is incorrect: it contains no clock, primary output, sequential cell, or sequential cell data input pin </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:28:0:28:1:@W:MT447:@XP_MSG">synthesis.fdc(28)</a><!@TM:1628829960> | Timing constraint (from [get_clocks { mclk4549 }] to test_0.mclk_d2*) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:29:0:29:1:@W:MT447:@XP_MSG">synthesis.fdc(29)</a><!@TM:1628829960> | Timing constraint (from [get_clocks { sdclk_n }] to *usync*) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:30:0:30:1:@W:MT447:@XP_MSG">synthesis.fdc(30)</a><!@TM:1628829960> | Timing constraint (from [get_clocks { sdclk_n }] to *usync*) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:31:0:31:1:@W:MT447:@XP_MSG">synthesis.fdc(31)</a><!@TM:1628829960> | Timing constraint (from [get_clocks { sdclk_n }] to *ufifo*) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:34:0:34:1:@W:MT447:@XP_MSG">synthesis.fdc(34)</a><!@TM:1628829960> | Timing constraint (from [get_clocks { sdclk_n }] to u8_sb*) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:35:0:35:1:@W:MT447:@XP_MSG">synthesis.fdc(35)</a><!@TM:1628829960> | Timing constraint (from [get_clocks { clock138_bck }] to test_0.u200*) (false path) was not applied to the design because the to list is incorrect: it contains no clock, primary output, sequential cell, or sequential cell data input pin </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:36:0:36:1:@W:MT447:@XP_MSG">synthesis.fdc(36)</a><!@TM:1628829960> | Timing constraint (from [get_clocks { mclk }] to test_0.u200*) (false path) was not applied to the design because the to list is incorrect: it contains no clock, primary output, sequential cell, or sequential cell data input pin </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:37:0:37:1:@W:MT447:@XP_MSG">synthesis.fdc(37)</a><!@TM:1628829960> | Timing constraint (from [get_clocks { sdclk_n }] to *uctrl*) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:38:0:38:1:@W:MT447:@XP_MSG">synthesis.fdc(38)</a><!@TM:1628829960> | Timing constraint (from [get_clocks { mclk4549 }] to *UDOP*) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:39:0:39:1:@W:MT447:@XP_MSG">synthesis.fdc(39)</a><!@TM:1628829960> | Timing constraint (from [get_clocks { dop_clock }] to *USPDIF_TX*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:40:0:40:1:@W:MT447:@XP_MSG">synthesis.fdc(40)</a><!@TM:1628829960> | Timing constraint (from [get_clocks { dsd_clk }] to *dsd_lp*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:41:0:41:1:@W:MT447:@XP_MSG">synthesis.fdc(41)</a><!@TM:1628829960> | Timing constraint (from [get_clocks { dsd_clk }] to *dsd_rp*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:42:0:42:1:@W:MT447:@XP_MSG">synthesis.fdc(42)</a><!@TM:1628829960> | Timing constraint (from [get_clocks { dsd_clk }] to *dsd_ln*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="e:\dac\igloo\soc\sdio25\designer\u8\synthesis.fdc:43:0:43:1:@W:MT447:@XP_MSG">synthesis.fdc(43)</a><!@TM:1628829960> | Timing constraint (from [get_clocks { dsd_clk }] to *dsd_rn*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design </font>
None

Finished final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 218MB peak: 225MB)


Finished timing report (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 218MB peak: 225MB)

---------------------------------------
<a name=resourceUsage54></a>Resource Usage Report for u8 </a>

Mapping to part: m2gl025vf400-1
Cell usage:
CCC             1 use
CLKINT          18 uses
CLKINT_PRESERVE  2 uses
MSS_025         1 use
SYSRESET        1 use
CFG1           43 uses
CFG2           343 uses
CFG3           352 uses
CFG4           556 uses

Carry cells:
ARI1            129 uses - used for arithmetic functions
ARI1            62 uses - used for Wide-Mux implementation
Total ARI1      191 uses


Sequential Cells: 
SLE            1121 uses

DSP Blocks:    0 of 34 (0%)

I/O ports: 58
I/O primitives: 57
BIBUF          8 uses
INBUF          4 uses
OUTBUF         45 uses


Global Clock Buffers: 18

Total LUTs:    1485

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  1121 + 0 + 0 + 0 = 1121;
Total number of LUTs after P&R:  1485 + 0 + 0 + 0 = 1485;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 76MB peak: 225MB)

Process took 0h:00m:14s realtime, 0h:00m:14s cputime
# Fri Aug 13 12:45:59 2021

###########################################################]

</pre></samp></body></html>
