

================================================================
== Vitis HLS Report for 'kernel_gemm'
================================================================
* Date:           Thu Dec 12 11:03:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_gemm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.392 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4589578|  4589578|  18.358 ms|  18.358 ms|  4589579|  4589579|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_kernel_gemm_Pipeline_L2_fu_805        |kernel_gemm_Pipeline_L2        |     2504|     2504|  10.016 us|  10.016 us|  2504|  2504|       no|
        |grp_kernel_gemm_Pipeline_L21_fu_816       |kernel_gemm_Pipeline_L21       |      403|      403|   1.612 us|   1.612 us|   403|   403|       no|
        |grp_kernel_gemm_Pipeline_L22_fu_887       |kernel_gemm_Pipeline_L22       |       19|       19|  76.000 ns|  76.000 ns|    19|    19|       no|
        |grp_kernel_gemm_Pipeline_merlinL1_fu_910  |kernel_gemm_Pipeline_merlinL1  |      707|      707|   2.828 us|   2.828 us|   707|   707|       no|
        |grp_kernel_gemm_Pipeline_L3_fu_986        |kernel_gemm_Pipeline_L3        |       19|       19|  76.000 ns|  76.000 ns|    19|    19|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL5                     |  4587000|  4587000|    183480|          -|          -|    25|        no|
        | + merlinL4_merlinL3_merlinL2  |   183296|   183296|       716|          -|          -|   256|        no|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      249|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       90|     6|    14663|    10823|    0|
|Memory               |        0|     -|     2560|     4688|    4|
|Multiplexer          |        -|     -|        -|     5146|    -|
|Register             |        -|     -|      626|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       90|     7|    17849|    20906|    4|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        6|    ~0|        2|        5|    1|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        2|    ~0|       ~0|        1|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                 Instance                 |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                           |control_s_axi                        |        0|   0|   246|   424|    0|
    |grp_kernel_gemm_Pipeline_L2_fu_805        |kernel_gemm_Pipeline_L2              |        0|   1|  1106|   369|    0|
    |grp_kernel_gemm_Pipeline_L21_fu_816       |kernel_gemm_Pipeline_L21             |        0|   0|   614|   455|    0|
    |grp_kernel_gemm_Pipeline_L22_fu_887       |kernel_gemm_Pipeline_L22             |        0|   0|   537|   152|    0|
    |grp_kernel_gemm_Pipeline_L3_fu_986        |kernel_gemm_Pipeline_L3              |        0|   0|   651|   443|    0|
    |grp_kernel_gemm_Pipeline_merlinL1_fu_910  |kernel_gemm_Pipeline_merlinL1        |        0|   5|   946|   895|    0|
    |merlin_gmem_kernel_gemm_128_0_m_axi_U     |merlin_gmem_kernel_gemm_128_0_m_axi  |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_gemm_512_0_m_axi_U     |merlin_gmem_kernel_gemm_512_0_m_axi  |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_gemm_512_C_m_axi_U     |merlin_gmem_kernel_gemm_512_C_m_axi  |       30|   0|  3521|  2695|    0|
    +------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                     |                                     |       90|   6| 14663| 10823|    0|
    +------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    +-----------------------------------+------------------------------+----------------+
    |              Instance             |            Module            |   Expression   |
    +-----------------------------------+------------------------------+----------------+
    |am_addmul_7ns_3ns_5ns_12_4_1_U192  |am_addmul_7ns_3ns_5ns_12_4_1  |  (i0 + i1) * i2|
    +-----------------------------------+------------------------------+----------------+

    * Memory: 
    +-----------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |          Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |A_7_0_buf_U      |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  2500|   32|     1|        80000|
    |A_7_0_buf_4_U    |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  2500|   32|     1|        80000|
    |A_7_0_buf_5_U    |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  2500|   32|     1|        80000|
    |A_7_0_buf_6_U    |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  2500|   32|     1|        80000|
    |B_7_0_buf_U      |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_64_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_65_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_66_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_67_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_68_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_69_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_70_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_71_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_72_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_73_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_74_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_75_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_76_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_77_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_78_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_79_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_80_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_81_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_82_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_83_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_84_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_85_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_86_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_87_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_88_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_89_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_90_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_91_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_92_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_93_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_94_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_95_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_96_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_97_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_98_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_99_U   |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_100_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_101_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_102_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_103_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_104_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_105_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_106_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_107_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_108_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_109_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_110_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_111_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_112_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_113_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_114_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_115_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_116_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_117_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_118_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_119_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_120_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_121_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_122_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_123_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_124_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_125_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |B_7_0_buf_126_U  |B_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  65|    0|   100|   32|     1|         3200|
    |C_buf_U          |C_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |C_buf_16_U       |C_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |C_buf_17_U       |C_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |C_buf_18_U       |C_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |C_buf_19_U       |C_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |C_buf_20_U       |C_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |C_buf_21_U       |C_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |C_buf_22_U       |C_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |C_buf_23_U       |C_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |C_buf_24_U       |C_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |C_buf_25_U       |C_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |C_buf_26_U       |C_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |C_buf_27_U       |C_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |C_buf_28_U       |C_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |C_buf_29_U       |C_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |C_buf_30_U       |C_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    +-----------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                         |        0|2560|4688|    4| 16656| 2688|    84|       532992|
    +-----------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln101_1_fu_1274_p2            |         +|   0|  0|  15|           8|           1|
    |add_ln101_fu_1184_p2              |         +|   0|  0|  10|           3|           1|
    |add_ln106_fu_1269_p2              |         +|   0|  0|  12|           5|           1|
    |add_ln84_fu_1063_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln88_fu_1081_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln95_1_fu_1123_p2             |         +|   0|  0|  16|           9|           1|
    |add_ln95_fu_1129_p2               |         +|   0|  0|  10|           3|           1|
    |empty_27_fu_1220_p2               |         +|   0|  0|  12|           4|           4|
    |and_ln95_fu_1178_p2               |       and|   0|  0|   2|           1|           1|
    |icmp_ln101_fu_1135_p2             |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln106_fu_1172_p2             |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln84_fu_1057_p2              |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln95_fu_1117_p2              |      icmp|   0|  0|  17|           9|          10|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |or_ln101_fu_1205_p2               |        or|   0|  0|   2|           1|           1|
    |select_ln101_1_fu_1190_p3         |    select|   0|  0|   3|           1|           3|
    |select_ln101_2_fu_1280_p3         |    select|   0|  0|   8|           1|           1|
    |select_ln101_fu_1209_p3           |    select|   0|  0|   5|           1|           1|
    |select_ln95_1_fu_1141_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln95_fu_1160_p3            |    select|   0|  0|   3|           1|           1|
    |xor_ln95_fu_1167_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 249|         139|         117|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+------+-----------+-----+-----------+
    |                  Name                  |  LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+------+-----------+-----+-----------+
    |A_7_0_buf_4_address0                    |    14|          3|   12|         36|
    |A_7_0_buf_4_ce0                         |    14|          3|    1|          3|
    |A_7_0_buf_4_we0                         |     9|          2|    1|          2|
    |A_7_0_buf_5_address0                    |    14|          3|   12|         36|
    |A_7_0_buf_5_ce0                         |    14|          3|    1|          3|
    |A_7_0_buf_5_we0                         |     9|          2|    1|          2|
    |A_7_0_buf_6_address0                    |    14|          3|   12|         36|
    |A_7_0_buf_6_ce0                         |    14|          3|    1|          3|
    |A_7_0_buf_6_we0                         |     9|          2|    1|          2|
    |A_7_0_buf_address0                      |    14|          3|   12|         36|
    |A_7_0_buf_ce0                           |    14|          3|    1|          3|
    |A_7_0_buf_we0                           |     9|          2|    1|          2|
    |B_7_0_buf_100_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_100_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_100_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_101_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_101_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_101_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_102_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_102_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_102_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_103_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_103_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_103_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_104_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_104_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_104_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_105_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_105_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_105_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_106_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_106_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_106_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_107_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_107_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_107_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_108_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_108_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_108_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_109_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_109_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_109_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_110_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_110_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_110_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_111_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_111_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_111_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_112_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_112_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_112_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_113_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_113_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_113_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_114_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_114_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_114_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_115_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_115_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_115_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_116_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_116_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_116_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_117_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_117_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_117_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_118_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_118_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_118_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_119_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_119_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_119_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_120_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_120_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_120_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_121_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_121_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_121_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_122_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_122_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_122_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_123_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_123_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_123_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_124_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_124_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_124_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_125_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_125_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_125_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_126_address0                  |    14|          3|    7|         21|
    |B_7_0_buf_126_ce0                       |    14|          3|    1|          3|
    |B_7_0_buf_126_we0                       |     9|          2|    1|          2|
    |B_7_0_buf_64_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_64_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_64_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_65_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_65_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_65_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_66_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_66_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_66_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_67_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_67_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_67_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_68_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_68_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_68_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_69_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_69_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_69_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_70_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_70_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_70_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_71_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_71_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_71_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_72_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_72_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_72_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_73_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_73_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_73_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_74_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_74_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_74_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_75_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_75_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_75_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_76_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_76_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_76_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_77_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_77_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_77_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_78_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_78_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_78_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_79_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_79_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_79_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_80_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_80_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_80_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_81_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_81_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_81_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_82_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_82_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_82_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_83_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_83_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_83_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_84_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_84_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_84_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_85_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_85_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_85_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_86_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_86_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_86_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_87_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_87_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_87_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_88_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_88_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_88_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_89_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_89_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_89_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_90_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_90_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_90_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_91_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_91_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_91_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_92_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_92_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_92_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_93_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_93_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_93_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_94_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_94_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_94_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_95_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_95_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_95_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_96_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_96_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_96_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_97_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_97_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_97_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_98_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_98_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_98_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_99_address0                   |    14|          3|    7|         21|
    |B_7_0_buf_99_ce0                        |    14|          3|    1|          3|
    |B_7_0_buf_99_we0                        |     9|          2|    1|          2|
    |B_7_0_buf_address0                      |    14|          3|    7|         21|
    |B_7_0_buf_ce0                           |    14|          3|    1|          3|
    |B_7_0_buf_we0                           |     9|          2|    1|          2|
    |C_buf_16_address0                       |    20|          4|    4|         16|
    |C_buf_16_ce0                            |    20|          4|    1|          4|
    |C_buf_16_d0                             |    14|          3|   32|         96|
    |C_buf_16_we0                            |    14|          3|    1|          3|
    |C_buf_17_address0                       |    20|          4|    4|         16|
    |C_buf_17_ce0                            |    20|          4|    1|          4|
    |C_buf_17_d0                             |    14|          3|   32|         96|
    |C_buf_17_we0                            |    14|          3|    1|          3|
    |C_buf_18_address0                       |    20|          4|    4|         16|
    |C_buf_18_ce0                            |    20|          4|    1|          4|
    |C_buf_18_d0                             |    14|          3|   32|         96|
    |C_buf_18_we0                            |    14|          3|    1|          3|
    |C_buf_19_address0                       |    20|          4|    4|         16|
    |C_buf_19_ce0                            |    20|          4|    1|          4|
    |C_buf_19_d0                             |    14|          3|   32|         96|
    |C_buf_19_we0                            |    14|          3|    1|          3|
    |C_buf_20_address0                       |    20|          4|    4|         16|
    |C_buf_20_ce0                            |    20|          4|    1|          4|
    |C_buf_20_d0                             |    14|          3|   32|         96|
    |C_buf_20_we0                            |    14|          3|    1|          3|
    |C_buf_21_address0                       |    20|          4|    4|         16|
    |C_buf_21_ce0                            |    20|          4|    1|          4|
    |C_buf_21_d0                             |    14|          3|   32|         96|
    |C_buf_21_we0                            |    14|          3|    1|          3|
    |C_buf_22_address0                       |    20|          4|    4|         16|
    |C_buf_22_ce0                            |    20|          4|    1|          4|
    |C_buf_22_d0                             |    14|          3|   32|         96|
    |C_buf_22_we0                            |    14|          3|    1|          3|
    |C_buf_23_address0                       |    20|          4|    4|         16|
    |C_buf_23_ce0                            |    20|          4|    1|          4|
    |C_buf_23_d0                             |    14|          3|   32|         96|
    |C_buf_23_we0                            |    14|          3|    1|          3|
    |C_buf_24_address0                       |    20|          4|    4|         16|
    |C_buf_24_ce0                            |    20|          4|    1|          4|
    |C_buf_24_d0                             |    14|          3|   32|         96|
    |C_buf_24_we0                            |    14|          3|    1|          3|
    |C_buf_25_address0                       |    20|          4|    4|         16|
    |C_buf_25_ce0                            |    20|          4|    1|          4|
    |C_buf_25_d0                             |    14|          3|   32|         96|
    |C_buf_25_we0                            |    14|          3|    1|          3|
    |C_buf_26_address0                       |    20|          4|    4|         16|
    |C_buf_26_ce0                            |    20|          4|    1|          4|
    |C_buf_26_d0                             |    14|          3|   32|         96|
    |C_buf_26_we0                            |    14|          3|    1|          3|
    |C_buf_27_address0                       |    20|          4|    4|         16|
    |C_buf_27_ce0                            |    20|          4|    1|          4|
    |C_buf_27_d0                             |    14|          3|   32|         96|
    |C_buf_27_we0                            |    14|          3|    1|          3|
    |C_buf_28_address0                       |    20|          4|    4|         16|
    |C_buf_28_ce0                            |    20|          4|    1|          4|
    |C_buf_28_d0                             |    14|          3|   32|         96|
    |C_buf_28_we0                            |    14|          3|    1|          3|
    |C_buf_29_address0                       |    20|          4|    4|         16|
    |C_buf_29_ce0                            |    20|          4|    1|          4|
    |C_buf_29_d0                             |    14|          3|   32|         96|
    |C_buf_29_we0                            |    14|          3|    1|          3|
    |C_buf_30_address0                       |    20|          4|    4|         16|
    |C_buf_30_ce0                            |    20|          4|    1|          4|
    |C_buf_30_d0                             |    14|          3|   32|         96|
    |C_buf_30_we0                            |    14|          3|    1|          3|
    |C_buf_address0                          |    20|          4|    4|         16|
    |C_buf_ce0                               |    20|          4|    1|          4|
    |C_buf_d0                                |    14|          3|   32|         96|
    |C_buf_we0                               |    14|          3|    1|          3|
    |ap_NS_fsm                               |  1216|        229|    1|        229|
    |ap_done                                 |     9|          2|    1|          2|
    |i_3_fu_170                              |     9|          2|    5|         10|
    |i_sub_reg_758                           |     9|          2|    3|          6|
    |indvar_flatten44_reg_747                |     9|          2|    9|         18|
    |indvar_flatten_reg_769                  |     9|          2|    8|         16|
    |j_reg_781                               |     9|          2|    3|          6|
    |j_sub_reg_793                           |     9|          2|    5|         10|
    |merlin_gmem_kernel_gemm_128_0_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemm_128_0_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_gemm_128_0_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemm_128_0_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_128_0_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_512_0_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemm_512_0_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_gemm_512_0_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemm_512_0_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_512_0_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_512_C_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemm_512_C_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_gemm_512_C_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemm_512_C_AWADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_gemm_512_C_AWLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_gemm_512_C_AWVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemm_512_C_BREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_gemm_512_C_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_512_C_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_512_C_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_512_C_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_gemm_512_C_blk_n_B   |     9|          2|    1|          2|
    +----------------------------------------+------+-----------+-----+-----------+
    |Total                                   |  5146|       1068| 1673|       5214|
    +----------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |C_read_reg_1301                                        |   64|   0|   64|          0|
    |add_ln84_reg_1340                                      |    5|   0|    5|          0|
    |add_ln95_1_reg_1365                                    |    9|   0|    9|          0|
    |and_ln95_reg_1394                                      |    1|   0|    1|          0|
    |ap_CS_fsm                                              |  228|   0|  228|          0|
    |ap_done_reg                                            |    1|   0|    1|          0|
    |ap_rst_n_inv                                           |    1|   0|    1|          0|
    |ap_rst_reg_1                                           |    1|   0|    1|          0|
    |ap_rst_reg_2                                           |    1|   0|    1|          0|
    |empty_27_reg_1411                                      |    4|   0|    4|          0|
    |grp_kernel_gemm_Pipeline_L21_fu_816_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_gemm_Pipeline_L22_fu_887_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_gemm_Pipeline_L2_fu_805_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_gemm_Pipeline_L3_fu_986_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_gemm_Pipeline_merlinL1_fu_910_ap_start_reg  |    1|   0|    1|          0|
    |i_3_fu_170                                             |    5|   0|    5|          0|
    |i_sub_reg_758                                          |    3|   0|    3|          0|
    |icmp_ln101_reg_1370                                    |    1|   0|    1|          0|
    |indvar_flatten44_reg_747                               |    9|   0|    9|          0|
    |indvar_flatten_reg_769                                 |    8|   0|    8|          0|
    |j_reg_781                                              |    3|   0|    3|          0|
    |j_sub_reg_793                                          |    5|   0|    5|          0|
    |merlin_gmem_kernel_gemm_512_C_addr_reg_1352            |   64|   0|   64|          0|
    |mul_ln132_reg_1389                                     |   12|   0|   12|          0|
    |select_ln101_1_reg_1399                                |    3|   0|    3|          0|
    |select_ln101_reg_1406                                  |    5|   0|    5|          0|
    |select_ln95_1_reg_1378                                 |    3|   0|    3|          0|
    |trunc_ln106_reg_1416                                   |    4|   0|    4|          0|
    |trunc_ln2078_1_reg_1318                                |   58|   0|   58|          0|
    |trunc_ln2_reg_1345                                     |   58|   0|   58|          0|
    |trunc_ln95_reg_1384                                    |    2|   0|    2|          0|
    |trunc_ln_reg_1312                                      |   58|   0|   58|          0|
    |zext_ln88_1_reg_1357                                   |    5|   0|    8|          3|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  |  626|   0|  629|          3|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|    Protocol   |         Source Object         |    C Type    |
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|s_axi_control_AWVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWADDR                          |   in|    6|          s_axi|                        control|        scalar|
|s_axi_control_WVALID                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_WREADY                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_WDATA                           |   in|   32|          s_axi|                        control|        scalar|
|s_axi_control_WSTRB                           |   in|    4|          s_axi|                        control|        scalar|
|s_axi_control_ARVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARADDR                          |   in|    6|          s_axi|                        control|        scalar|
|s_axi_control_RVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_RREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_RDATA                           |  out|   32|          s_axi|                        control|        scalar|
|s_axi_control_RRESP                           |  out|    2|          s_axi|                        control|        scalar|
|s_axi_control_BVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_BREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_BRESP                           |  out|    2|          s_axi|                        control|        scalar|
|ap_clk                                        |   in|    1|  ap_ctrl_chain|                    kernel_gemm|  return value|
|ap_rst_n                                      |   in|    1|  ap_ctrl_chain|                    kernel_gemm|  return value|
|interrupt                                     |  out|    1|  ap_ctrl_chain|                    kernel_gemm|  return value|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_C_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_C|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_128_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_128_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
|m_axi_merlin_gmem_kernel_gemm_512_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_gemm_512_0|       pointer|
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+

