<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="VerySimpleCPU_HW.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="VerySimpleCPU.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="VerySimpleCPU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="VerySimpleCPU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VerySimpleCPU.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="VerySimpleCPU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="VerySimpleCPU.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="VerySimpleCPU.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="VerySimpleCPU.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="VerySimpleCPU.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="VerySimpleCPU.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VerySimpleCPU.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="VerySimpleCPU.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="VerySimpleCPU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="VerySimpleCPU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="VerySimpleCPU.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="VerySimpleCPU.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="VerySimpleCPU.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="VerySimpleCPU.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="VerySimpleCPU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VerySimpleCPU_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="VerySimpleCPU_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VerySimpleCPU_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VerySimpleCPU_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VerySimpleCPU_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="VerySimpleCPU_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VerySimpleCPU_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VerySimpleCPU_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="VerySimpleCPU_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="VerySimpleCPU_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VerySimpleCPU_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VerySimpleCPU_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="VerySimpleCPU_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="VerySimpleCPU_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VerySimpleCPU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1685533635" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1685533635">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1685533635" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-441085957177605139" xil_pn:start_ts="1685533635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1685533635" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4441324566262751765" xil_pn:start_ts="1685533635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1685533635" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1685533635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1685533635" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1054987291954804559" xil_pn:start_ts="1685533635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1685533635" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1685533635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1685533635" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1502336982263719201" xil_pn:start_ts="1685533635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1685538537" xil_pn:in_ck="-4742993371301223506" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="4384345287993611314" xil_pn:start_ts="1685538528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VerySimpleCPU.lso"/>
      <outfile xil_pn:name="VerySimpleCPU.ngc"/>
      <outfile xil_pn:name="VerySimpleCPU.ngr"/>
      <outfile xil_pn:name="VerySimpleCPU.prj"/>
      <outfile xil_pn:name="VerySimpleCPU.stx"/>
      <outfile xil_pn:name="VerySimpleCPU.syr"/>
      <outfile xil_pn:name="VerySimpleCPU.xst"/>
      <outfile xil_pn:name="VerySimpleCPU_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1685533645" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7214054595203110022" xil_pn:start_ts="1685533645">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1685533651" xil_pn:in_ck="-3407076001988048962" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3451718423382012378" xil_pn:start_ts="1685533645">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="VerySimpleCPU.bld"/>
      <outfile xil_pn:name="VerySimpleCPU.ngd"/>
      <outfile xil_pn:name="VerySimpleCPU_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1685534098" xil_pn:in_ck="-3407076001988048961" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1685534073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="VerySimpleCPU.pcf"/>
      <outfile xil_pn:name="VerySimpleCPU_map.map"/>
      <outfile xil_pn:name="VerySimpleCPU_map.mrp"/>
      <outfile xil_pn:name="VerySimpleCPU_map.ncd"/>
      <outfile xil_pn:name="VerySimpleCPU_map.ngm"/>
      <outfile xil_pn:name="VerySimpleCPU_map.xrpt"/>
      <outfile xil_pn:name="VerySimpleCPU_summary.xml"/>
      <outfile xil_pn:name="VerySimpleCPU_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1685533700" xil_pn:in_ck="-3497678463161131432" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1685533676">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="VerySimpleCPU.ncd"/>
      <outfile xil_pn:name="VerySimpleCPU.pad"/>
      <outfile xil_pn:name="VerySimpleCPU.par"/>
      <outfile xil_pn:name="VerySimpleCPU.ptwx"/>
      <outfile xil_pn:name="VerySimpleCPU.unroutes"/>
      <outfile xil_pn:name="VerySimpleCPU.xpi"/>
      <outfile xil_pn:name="VerySimpleCPU_pad.csv"/>
      <outfile xil_pn:name="VerySimpleCPU_pad.txt"/>
      <outfile xil_pn:name="VerySimpleCPU_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1685533700" xil_pn:in_ck="-3407076001988049093" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1685533690">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="VerySimpleCPU.twr"/>
      <outfile xil_pn:name="VerySimpleCPU.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
