{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476777561012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476777561012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 20:59:20 2016 " "Processing started: Tue Oct 18 20:59:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476777561012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476777561012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Design -c Group_16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Design -c Group_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476777561012 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1476777561349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "group_16.vhd 18 9 " "Found 18 design units, including 9 entities, in source file group_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_counter-beh " "Found design unit 1: s_counter-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476777561881 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 n_counter-beh " "Found design unit 2: n_counter-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476777561881 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 s_comp_7-beh " "Found design unit 3: s_comp_7-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476777561881 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 s_comp_15-beh " "Found design unit 4: s_comp_15-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476777561881 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 n_comp_7-beh " "Found design unit 5: n_comp_7-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.vhd" 144 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476777561881 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 shift_reg-beh " "Found design unit 6: shift_reg-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.vhd" 169 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476777561881 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 BCD2SSD-beh " "Found design unit 7: BCD2SSD-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.vhd" 199 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476777561881 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 parallel_register-beh " "Found design unit 8: parallel_register-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.vhd" 253 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476777561881 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 fsm-beh " "Found design unit 9: fsm-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.vhd" 283 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476777561881 ""} { "Info" "ISGN_ENTITY_NAME" "1 s_counter " "Found entity 1: s_counter" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476777561881 ""} { "Info" "ISGN_ENTITY_NAME" "2 n_counter " "Found entity 2: n_counter" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476777561881 ""} { "Info" "ISGN_ENTITY_NAME" "3 s_comp_7 " "Found entity 3: s_comp_7" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.vhd" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476777561881 ""} { "Info" "ISGN_ENTITY_NAME" "4 s_comp_15 " "Found entity 4: s_comp_15" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476777561881 ""} { "Info" "ISGN_ENTITY_NAME" "5 n_comp_7 " "Found entity 5: n_comp_7" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.vhd" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476777561881 ""} { "Info" "ISGN_ENTITY_NAME" "6 shift_reg " "Found entity 6: shift_reg" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.vhd" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476777561881 ""} { "Info" "ISGN_ENTITY_NAME" "7 BCD2SSD " "Found entity 7: BCD2SSD" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.vhd" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476777561881 ""} { "Info" "ISGN_ENTITY_NAME" "8 parallel_register " "Found entity 8: parallel_register" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.vhd" 246 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476777561881 ""} { "Info" "ISGN_ENTITY_NAME" "9 fsm " "Found entity 9: fsm" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.vhd" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476777561881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476777561881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "group_16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file group_16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Group_16 " "Found entity 1: Group_16" {  } { { "Group_16.bdf" "" { Schematic "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476777561885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476777561885 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Group_16 " "Elaborating entity \"Group_16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1476777562115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2SSD BCD2SSD:inst10 " "Elaborating entity \"BCD2SSD\" for hierarchy \"BCD2SSD:inst10\"" {  } { { "Group_16.bdf" "inst10" { Schematic "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.bdf" { { 8 1288 1480 120 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476777562122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_register parallel_register:inst1 " "Elaborating entity \"parallel_register\" for hierarchy \"parallel_register:inst1\"" {  } { { "Group_16.bdf" "inst1" { Schematic "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.bdf" { { 24 1048 1272 136 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476777562138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:inst " "Elaborating entity \"fsm\" for hierarchy \"fsm:inst\"" {  } { { "Group_16.bdf" "inst" { Schematic "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.bdf" { { 168 600 784 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476777562153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_comp_15 s_comp_15:inst4 " "Elaborating entity \"s_comp_15\" for hierarchy \"s_comp_15:inst4\"" {  } { { "Group_16.bdf" "inst4" { Schematic "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.bdf" { { 128 376 560 208 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476777562167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_counter s_counter:inst7 " "Elaborating entity \"s_counter\" for hierarchy \"s_counter:inst7\"" {  } { { "Group_16.bdf" "inst7" { Schematic "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.bdf" { { 272 840 1024 384 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476777562176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_comp_7 s_comp_7:inst3 " "Elaborating entity \"s_comp_7\" for hierarchy \"s_comp_7:inst3\"" {  } { { "Group_16.bdf" "inst3" { Schematic "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.bdf" { { 216 384 560 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476777562189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_comp_7 n_comp_7:inst2 " "Elaborating entity \"n_comp_7\" for hierarchy \"n_comp_7:inst2\"" {  } { { "Group_16.bdf" "inst2" { Schematic "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.bdf" { { 304 384 560 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476777562201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_counter n_counter:inst6 " "Elaborating entity \"n_counter\" for hierarchy \"n_counter:inst6\"" {  } { { "Group_16.bdf" "inst6" { Schematic "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.bdf" { { 152 840 1024 264 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476777562211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg shift_reg:inst8 " "Elaborating entity \"shift_reg\" for hierarchy \"shift_reg:inst8\"" {  } { { "Group_16.bdf" "inst8" { Schematic "C:/Users/WindowsUser/Documents/GitHub/Group16_PhaseII_Interviews/UART_Receiver/Group_16.bdf" { { 24 840 1024 136 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476777562220 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "n_counter:inst6\|n_cnt_rtl_0 4 " "Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"n_counter:inst6\|n_cnt_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476777562319 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1476777562319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "n_counter:inst6\|lpm_counter:n_cnt_rtl_0 " "Elaborated megafunction instantiation \"n_counter:inst6\|lpm_counter:n_cnt_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476777562662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "n_counter:inst6\|lpm_counter:n_cnt_rtl_0 " "Instantiated megafunction \"n_counter:inst6\|lpm_counter:n_cnt_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476777562662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476777562662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476777562662 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1476777562662 ""}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "clk " "Promoted clock signal driven by pin \"clk\" to global clock signal" {  } {  } 0 280014 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "Quartus II" 0 -1 1476777562964 ""}  } {  } 0 280013 "Promoted pin-driven signal(s) to global signal" 0 0 "Quartus II" 0 -1 1476777562964 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1476777563129 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1476777563129 ""} { "Info" "ICUT_CUT_TM_MCELLS" "40 " "Implemented 40 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1476777563129 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1476777563129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476777563777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 18 20:59:23 2016 " "Processing ended: Tue Oct 18 20:59:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476777563777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476777563777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476777563777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476777563777 ""}
