=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.009295 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00772/0 sec (0.001398/0 sec, 0.002099/0 sec, 0.002187/0 sec, 0.002036/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0.002867/0 sec (0.000617/0.000617 sec, 0.000701/0.000701 sec, 0.000916/0.000916 sec, 0.000633/0.000633 sec )
[LOG] Total clause minimization time: 0.003743/0 sec (0.000444/0.000444 sec, 0.00108/0.00108 sec, 0.001032/0.001032 sec, 0.001187/0.001187 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0.01001 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.007578 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.006175/0 sec (0.001101/0 sec, 0.001816/0 sec, 0.00171/0 sec, 0.001548/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0.002437/0 sec (0.000461/0.000461 sec, 0.000647/0.000647 sec, 0.00077/0.00077 sec, 0.000559/0.000559 sec )
[LOG] Total clause minimization time: 0.002724/0 sec (0.000335/0.000335 sec, 0.000888/0.000888 sec, 0.000725/0.000725 sec, 0.000776/0.000776 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0.008168 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.112464 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 85 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 83 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.109842/0 sec (0.003918/0 sec, 0.005189/0 sec, 0.008811/0 sec, 0.022868/0 sec, 0.017193/0 sec, 0.018233/0 sec, 0.017102/0 sec, 0.016528/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0.042503/0 sec (0.001758/0.001758 sec, 0.00197/0.00197 sec, 0.002947/0.002947 sec, 0.008084/0.008084 sec, 0.006819/0.006819 sec, 0.009131/0.009131 sec, 0.006252/0.006252 sec, 0.005542/0.005542 sec )
[LOG] Total clause minimization time: 0.062183/0 sec (0.001508/0.001508 sec, 0.002711/0.002711 sec, 0.005217/0.005217 sec, 0.013757/0.013757 sec, 0.009818/0.009818 sec, 0.00856/0.00856 sec, 0.010259/0.010259 sec, 0.010353/0.010353 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.113265 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 158 8 2 1 146
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.099193 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 93 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 91 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.096922/0 sec (0.002766/0 sec, 0.004023/0 sec, 0.007529/0 sec, 0.019854/0 sec, 0.013523/0 sec, 0.017987/0 sec, 0.014786/0 sec, 0.016454/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0.039492/0 sec (0.001228/0.001228 sec, 0.001565/0.001565 sec, 0.002713/0.002713 sec, 0.006989/0.006989 sec, 0.005672/0.005672 sec, 0.00896/0.00896 sec, 0.006506/0.006506 sec, 0.005859/0.005859 sec )
[LOG] Total clause minimization time: 0.052863/0 sec (0.001055/0.001055 sec, 0.002032/0.002032 sec, 0.004219/0.004219 sec, 0.011927/0.011927 sec, 0.007345/0.007345 sec, 0.008542/0.008542 sec, 0.007743/0.007743 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.099933 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 150 8 2 1 138
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.95534 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 659 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 657 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.950446/1 sec (0.006802/0 sec, 0.008355/0 sec, 0.012084/0 sec, 0.028327/0 sec, 0.07549/1 sec, 0.207719/0 sec, 0.071646/0 sec, 0.089024/0 sec, 0.078359/0 sec, 0.101177/0 sec, 0.118682/0 sec, 0.152781/0 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 0.314791/0 sec (0.003251/0.003251 sec, 0.003657/0.003657 sec, 0.004199/0.004199 sec, 0.009644/0.009644 sec, 0.021876/0.021876 sec, 0.049044/0.049044 sec, 0.029121/0.029121 sec, 0.042793/0.042793 sec, 0.034958/0.034958 sec, 0.046205/0.046205 sec, 0.038815/0.038815 sec, 0.031228/0.031228 sec )
[LOG] Total clause minimization time: 0.60853/1 sec (0.00267/0.00267 sec, 0.003947/0.003947 sec, 0.007016/0.007016 sec, 0.01741/0.01741 sec, 0.051201/0.051201 sec, 0.152508/0.152508 sec, 0.040664/0.040664 sec, 0.044425/0.044425 sec, 0.041373/0.041373 sec, 0.052686/0.052686 sec, 0.076819/0.076819 sec, 0.117811/0.117811 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 0.956402 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.21 sec (Real time) / 1.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 776 12 2 1 758
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.909407 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 716 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 716 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.904169/1 sec (0.004575/0 sec, 0.006061/0 sec, 0.010017/0 sec, 0.023929/0 sec, 0.068803/0 sec, 0.206096/0 sec, 0.069576/0 sec, 0.087157/0 sec, 0.080642/1 sec, 0.094233/0 sec, 0.108348/0 sec, 0.144732/0 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 0.305035/1 sec (0.002011/0.002011 sec, 0.002486/0.002486 sec, 0.003654/0.003654 sec, 0.007959/0.007959 sec, 0.02013/0.02013 sec, 0.045861/0.045861 sec, 0.028474/0.028474 sec, 0.04584/0.04584 sec, 0.040134/0.040134 sec, 0.041842/0.041842 sec, 0.035536/0.035536 sec, 0.031108/0.031108 sec )
[LOG] Total clause minimization time: 0.572695/0 sec (0.001837/0.001837 sec, 0.002965/0.002965 sec, 0.005634/0.005634 sec, 0.014875/0.014875 sec, 0.04628/0.04628 sec, 0.154073/0.154073 sec, 0.039129/0.039129 sec, 0.039398/0.039398 sec, 0.038553/0.038553 sec, 0.050067/0.050067 sec, 0.069968/0.069968 sec, 0.109916/0.109916 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 0.910422 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.17 sec (Real time) / 1.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 809 12 2 1 789
=====================  add8n.aag =====================
[LOG] Relation determinization time: 161.419 sec CPU time.
[LOG] Relation determinization time: 162 sec real time.
[LOG] Final circuit size: 3452 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3450 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 161.399/161 sec (0.01019/0 sec, 0.011421/0 sec, 0.015822/0 sec, 0.032386/0 sec, 0.084793/0 sec, 0.237116/0 sec, 0.800423/1 sec, 3.06858/3 sec, 13.604/13 sec, 20.0262/20 sec, 27.7915/28 sec, 23.6548/24 sec, 26.2917/26 sec, 21.485/22 sec, 18.8468/19 sec, 5.43791/5 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 5.27183/4 sec (0.004835/0.004835 sec, 0.004702/0.004702 sec, 0.005544/0.005544 sec, 0.010902/0.010902 sec, 0.023827/0.023827 sec, 0.05262/0.05262 sec, 0.15543/0.15543 sec, 0.535866/0.535866 sec, 0.364619/0.364619 sec, 0.752424/0.752424 sec, 0.63592/0.63592 sec, 0.624679/0.624679 sec, 0.536051/0.536051 sec, 0.522673/0.522673 sec, 0.59086/0.59086 sec, 0.45088/0.45088 sec )
[LOG] Total clause minimization time: 155.895/157 sec (0.004206/0.004206 sec, 0.005751/0.005751 sec, 0.009179/0.009179 sec, 0.019986/0.019986 sec, 0.058281/0.058281 sec, 0.178061/0.178061 sec, 0.627732/0.627732 sec, 2.48166/2.48166 sec, 13.2302/13.2302 sec, 19.2645/19.2645 sec, 27.145/27.145 sec, 23.0176/23.0176 sec, 25.742/25.742 sec, 20.9418/20.9418 sec, 18.2208/18.2208 sec, 4.94858/4.94858 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 161.421 sec CPU time.
[LOG] Overall execution time: 162 sec real time.
Synthesis time: 162.23 sec (Real time) / 161.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.54 sec (Real time) / 4.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.47 sec (Real time) / 0.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3613 16 2 1 3589
=====================  add8y.aag =====================
[LOG] Relation determinization time: 137.579 sec CPU time.
[LOG] Relation determinization time: 138 sec real time.
[LOG] Final circuit size: 3584 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3582 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 137.558/137 sec (0.006226/0 sec, 0.007853/0 sec, 0.012964/0 sec, 0.02837/0 sec, 0.074517/0 sec, 0.20249/0 sec, 0.783272/1 sec, 3.12718/3 sec, 13.6058/14 sec, 26.1085/26 sec, 20.0014/20 sec, 30.9841/31 sec, 0.928617/1 sec, 20.4697/20 sec, 15.1797/15 sec, 6.03687/6 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 5.14694/6 sec (0.002734/0.002734 sec, 0.003279/0.003279 sec, 0.004664/0.004664 sec, 0.009347/0.009347 sec, 0.021683/0.021683 sec, 0.045102/0.045102 sec, 0.142423/0.142423 sec, 0.519405/0.519405 sec, 0.355641/0.355641 sec, 0.619692/0.619692 sec, 0.713207/0.713207 sec, 0.67087/0.67087 sec, 0.423452/0.423452 sec, 0.567522/0.567522 sec, 0.575248/0.575248 sec, 0.472674/0.472674 sec )
[LOG] Total clause minimization time: 132.177/131 sec (0.002544/0.002544 sec, 0.003825/0.003825 sec, 0.007429/0.007429 sec, 0.017705/0.017705 sec, 0.05036/0.05036 sec, 0.151237/0.151237 sec, 0.623731/0.623731 sec, 2.5532/2.5532 sec, 13.2404/13.2404 sec, 25.4796/25.4796 sec, 19.2781/19.2781 sec, 30.301/30.301 sec, 0.489689/0.489689 sec, 19.8829/19.8829 sec, 14.5709/14.5709 sec, 5.52405/5.52405 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 137.58 sec CPU time.
[LOG] Overall execution time: 138 sec real time.
Synthesis time: 138.40 sec (Real time) / 137.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.92 sec (Real time) / 4.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3709 16 2 1 3685
=====================  add10n.aag =====================
[LOG] Relation determinization time: 803.306 sec CPU time.
[LOG] Relation determinization time: 808 sec real time.
[LOG] Final circuit size: 15229 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15227 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 803.193/804 sec (0.01355/0 sec, 0.014929/0 sec, 0.020724/0 sec, 0.03927/0 sec, 0.09533/0 sec, 0.249757/0 sec, 0.851804/1 sec, 3.23778/3 sec, 12.1907/13 sec, 51.3929/51 sec, 30.6683/31 sec, 142.954/143 sec, 118.531/118 sec, 101.17/102 sec, 9.11156/9 sec, 9.98277/10 sec, 12.7971/13 sec, 90.602/91 sec, 157.424/157 sec, 61.8453/62 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 61.0513/56 sec (0.006206/0.006206 sec, 0.006347/0.006347 sec, 0.00767/0.00767 sec, 0.013725/0.013725 sec, 0.026921/0.026921 sec, 0.05907/0.05907 sec, 0.165367/0.165367 sec, 0.575874/0.575874 sec, 1.33388/1.33388 sec, 5.02484/5.02484 sec, 4.94699/4.94699 sec, 6.18486/6.18486 sec, 6.84626/6.84626 sec, 5.61467/5.61467 sec, 4.13085/4.13085 sec, 4.78025/4.78025 sec, 5.47586/5.47586 sec, 5.44029/5.44029 sec, 6.09795/6.09795 sec, 4.31345/4.31345 sec )
[LOG] Total clause minimization time: 737.821/743 sec (0.005756/0.005756 sec, 0.007369/0.007369 sec, 0.011651/0.011651 sec, 0.023645/0.023645 sec, 0.065047/0.065047 sec, 0.183558/0.183558 sec, 0.667326/0.667326 sec, 2.60248/2.60248 sec, 10.5984/10.5984 sec, 45.2551/45.2551 sec, 25.6515/25.6515 sec, 136.723/136.723 sec, 111.627/111.627 sec, 95.4831/95.4831 sec, 4.88449/4.88449 sec, 5.06636/5.06636 sec, 7.09287/7.09287 sec, 84.7577/84.7577 sec, 150.678/150.678 sec, 56.4369/56.4369 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 803.308 sec CPU time.
[LOG] Overall execution time: 808 sec real time.
Synthesis time: 808.08 sec (Real time) / 800.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.74 sec (Real time) / 9.67 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.42 sec (Real time) / 10.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 15434 20 2 1 15404
=====================  add10y.aag =====================
[LOG] Relation determinization time: 841.489 sec CPU time.
[LOG] Relation determinization time: 847 sec real time.
[LOG] Final circuit size: 15603 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15602 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 841.391/843 sec (0.008136/0 sec, 0.010128/0 sec, 0.015887/0 sec, 0.032426/0 sec, 0.081583/0 sec, 0.226735/1 sec, 0.804937/0 sec, 3.17653/4 sec, 12.4195/12 sec, 54.173/54 sec, 96.6242/97 sec, 96.3432/97 sec, 119.896/120 sec, 185.999/186 sec, 10.3643/11 sec, 8.30561/8 sec, 11.9224/12 sec, 18.6423/19 sec, 171.906/172 sec, 50.4384/50 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 60.0097/67 sec (0.003491/0.003491 sec, 0.00417/0.00417 sec, 0.005734/0.005734 sec, 0.010349/0.010349 sec, 0.022653/0.022653 sec, 0.04929/0.04929 sec, 0.149535/0.149535 sec, 0.542812/0.542812 sec, 1.29435/1.29435 sec, 4.79315/4.79315 sec, 3.64068/3.64068 sec, 7.38404/7.38404 sec, 9.52586/9.52586 sec, 3.49647/3.49647 sec, 5.60199/5.60199 sec, 3.48394/3.48394 sec, 5.02721/5.02721 sec, 6.67546/6.67546 sec, 4.21891/4.21891 sec, 4.07957/4.07957 sec )
[LOG] Total clause minimization time: 776.852/773 sec (0.0034/0.0034 sec, 0.004965/0.004965 sec, 0.009075/0.009075 sec, 0.020497/0.020497 sec, 0.056169/0.056169 sec, 0.170655/0.170655 sec, 0.636626/0.636626 sec, 2.56518/2.56518 sec, 10.788/10.788 sec, 47.8648/47.8648 sec, 92.9171/92.9171 sec, 88.9125/88.9125 sec, 110.314/110.314 sec, 182.438/182.438 sec, 4.68989/4.68989 sec, 4.70334/4.70334 sec, 6.70697/6.70697 sec, 11.6227/11.6227 sec, 167.109/167.109 sec, 45.319/45.319 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 841.491 sec CPU time.
[LOG] Overall execution time: 847 sec real time.
Synthesis time: 846.46 sec (Real time) / 836.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.67 sec (Real time) / 9.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.33 sec (Real time) / 8.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 15763 20 2 1 15732
=====================  add12n.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9910.65 sec (User CPU time)
Timeout: 1
=====================  add12y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9873.96 sec (User CPU time)
Timeout: 1
=====================  add14n.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9944.49 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9948.80 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9941.88 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9936.78 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9938.95 sec (User CPU time)
Timeout: 1
=====================  add18y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9942.76 sec (User CPU time)
Timeout: 1
=====================  add20n.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9947.45 sec (User CPU time)
Timeout: 1
=====================  add20y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9909.70 sec (User CPU time)
Timeout: 1
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.001983 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00077/0 sec (0.000588/0 sec, 0.000182/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000235/0 sec (0.000235/0.000235 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002683 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.001457 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000359/0 sec (0.000225/0 sec, 0.000134/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.1e-05/0 sec (1.1e-05/1.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002006 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.002203 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000994/0 sec (0.000773/0 sec, 0.000221/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000326/0 sec (0.000326/0.000326 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00289 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.001512 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000419/0 sec (0.000271/0 sec, 0.000148/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.3e-05/0 sec (1.3e-05/1.3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.0021 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.002465 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001225/0 sec (0.00097/0 sec, 0.000255/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000405/0 sec (0.000405/0.000405 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003229 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.001588 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000479/0 sec (0.000311/0 sec, 0.000168/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.2e-05/0 sec (1.2e-05/1.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002192 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.002745 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001458/0 sec (0.001154/0 sec, 0.000304/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000511/0 sec (0.000511/0.000511 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003559 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.001701 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000551/0 sec (0.000368/0 sec, 0.000183/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002339 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.003122 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001757/0 sec (0.001422/0 sec, 0.000335/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000663/0 sec (0.000663/0.000663 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004014 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.001787 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000586/0 sec (0.000389/0 sec, 0.000197/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.3e-05/0 sec (1.3e-05/1.3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002457 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.003668 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002197/0 sec (0.001824/0 sec, 0.000373/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000968/0 sec (0.000968/0.000968 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00466 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.001869 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000654/0 sec (0.000443/0 sec, 0.000211/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.3e-05/0 sec (1.3e-05/1.3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002587 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.003535 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001976/0 sec (0.001573/0 sec, 0.000403/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000621/0 sec (0.000621/0.000621 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00462 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.002173 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000752/0 sec (0.000518/0 sec, 0.000234/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003013 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.003936 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002248/0 sec (0.001803/0 sec, 0.000445/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000693/0 sec (0.000693/0.000693 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005192 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.53 sec (Real time) / 0.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.002058 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000808/0 sec (0.00056/0 sec, 0.000248/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002872 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.004248 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002468/0 sec (0.001988/0 sec, 0.00048/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000816/0 sec (0.000816/0.000816 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005684 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.80 sec (Real time) / 1.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.002293 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000879/0 sec (0.000617/0 sec, 0.000262/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003168 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.28 sec (Real time) / 1.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.004531 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002731/0 sec (0.002222/0 sec, 0.000509/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000847/0 sec (0.000847/0.000847 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006114 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.36 sec (Real time) / 5.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.00228 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000916/0 sec (0.000639/0 sec, 0.000277/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003185 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.04 sec (Real time) / 3.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.005506 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00346/0 sec (0.002796/0 sec, 0.000664/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.001115/0 sec (0.001115/0.001115 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007466 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 721.89 sec (Real time) / 710.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.002775 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001171/0 sec (0.000835/0 sec, 0.000336/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003973 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 462.71 sec (Real time) / 453.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.007151 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.004633/0 sec (0.003771/0 sec, 0.000862/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.001496/0 sec (0.001496/0.001496 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.010033 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.25 sec (Real time) / 9916.39 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.003226 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001485/0 sec (0.001077/0 sec, 0.000408/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004706 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.35 sec (Real time) / 9916.73 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.009639 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.006736/0 sec (0.005703/0 sec, 0.001033/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.002865/0 sec (0.002865/0.002865 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.013485 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.44 sec (Real time) / 9910.38 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.004013 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001883/0 sec (0.001389/0 sec, 0.000494/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.4e-05/0 sec (2.4e-05/2.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005875 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.45 sec (Real time) / 9915.94 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.009873 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006703/0 sec (0.005499/0 sec, 0.001204/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.002191/0 sec (0.002191/0.002191 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.014925 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.33 sec (Real time) / 9915.61 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.004279 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00213/0 sec (0.001562/0 sec, 0.000568/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.9e-05/0 sec (1.9e-05/1.9e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006488 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.66 sec (Real time) / 9890.15 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.002546 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000851/0 sec (0.000679/0 sec, 0.000172/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000363/0 sec (0.000363/0.000363 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003372 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.002191 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000526/0 sec (0.000372/0 sec, 0.000154/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000118/0 sec (0.000118/0.000118 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002962 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.002738 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001077/0 sec (0.000867/0 sec, 0.00021/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000507/0 sec (0.000507/0.000507 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003557 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.002116 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000514/0 sec (0.00037/0 sec, 0.000144/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000132/0 sec (0.000132/0.000132 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002912 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.014238 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011981/0 sec (0.004456/0 sec, 0.001838/0 sec, 0.001769/0 sec, 0.003289/0 sec, 0.000353/0 sec, 0.000276/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.005405/0 sec (0.001859/0.001859 sec, 0.001273/0.001273 sec, 0.001193/0.001193 sec, 0.00108/0.00108 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.003767/0 sec (0.001886/0.001886 sec, 0/0 sec, 0/0 sec, 0.001881/0.001881 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01535 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.008334 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.006261/0 sec (0.002551/0 sec, 0.000982/0 sec, 0.000917/0 sec, 0.001363/0 sec, 0.000238/0 sec, 0.00021/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.00254/0 sec (0.001016/0.001016 sec, 0.000571/0.000571 sec, 0.000541/0.000541 sec, 0.000412/0.000412 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.001753/0 sec (0.001041/0.001041 sec, 0/0 sec, 0/0 sec, 0.000712/0.000712 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009364 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.012383 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010147/0 sec (0.003991/0 sec, 0.001915/0 sec, 0.001895/0 sec, 0.001833/0 sec, 0.000266/0 sec, 0.000247/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.005203/0 sec (0.001686/0.001686 sec, 0.001405/0.001405 sec, 0.001405/0.001405 sec, 0.000707/0.000707 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.002493/0 sec (0.001681/0.001681 sec, 0/0 sec, 0/0 sec, 0.000812/0.000812 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.013425 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.005599 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003642/0 sec (0.001497/0 sec, 0.000692/0 sec, 0.000527/0 sec, 0.000563/0 sec, 0.000186/0 sec, 0.000177/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.001318/0 sec (0.000561/0.000561 sec, 0.000395/0.000395 sec, 0.000233/0.000233 sec, 0.000129/0.000129 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000758/0 sec (0.000527/0.000527 sec, 0/0 sec, 0/0 sec, 0.000231/0.000231 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006522 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.087553 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.082196/0 sec (0.024861/0 sec, 0.0129/0 sec, 0.009002/0 sec, 0.007833/0 sec, 0.005489/0 sec, 0.0045/0 sec, 0.004414/0 sec, 0.010088/0 sec, 0.000606/0 sec, 0.000528/0 sec, 0.000498/0 sec, 0.000494/0 sec, 0.000491/0 sec, 0.000492/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.047617/0 sec (0.007792/0.007792 sec, 0.011293/0.011293 sec, 0.007433/0.007433 sec, 0.006288/0.006288 sec, 0.003939/0.003939 sec, 0.002931/0.002931 sec, 0.002867/0.002867 sec, 0.005074/0.005074 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.019615/0 sec (0.015339/0.015339 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004276/0.004276 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.089313 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.05065 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.046553/0 sec (0.015211/0 sec, 0.008691/0 sec, 0.004709/0 sec, 0.004045/0 sec, 0.002979/0 sec, 0.00257/0 sec, 0.002302/0 sec, 0.003748/0 sec, 0.000484/0 sec, 0.000359/0 sec, 0.000356/0 sec, 0.000356/0 sec, 0.000392/0 sec, 0.000351/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.023773/0 sec (0.004249/0.004249 sec, 0.007416/0.007416 sec, 0.003575/0.003575 sec, 0.002906/0.002906 sec, 0.001851/0.001851 sec, 0.001454/0.001454 sec, 0.001216/0.001216 sec, 0.001106/0.001106 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.011927/0 sec (0.00977/0.00977 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002157/0.002157 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.05222 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.057185 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05238/0 sec (0.015829/0 sec, 0.009341/0 sec, 0.0061/0 sec, 0.004763/0 sec, 0.003624/0 sec, 0.003695/0 sec, 0.003486/0 sec, 0.003031/0 sec, 0.000483/0 sec, 0.000407/0 sec, 0.000397/0 sec, 0.000419/0 sec, 0.000404/0 sec, 0.000401/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.02887/0 sec (0.004728/0.004728 sec, 0.007958/0.007958 sec, 0.004824/0.004824 sec, 0.003451/0.003451 sec, 0.002286/0.002286 sec, 0.002366/0.002366 sec, 0.002217/0.002217 sec, 0.00104/0.00104 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.011036/0 sec (0.009702/0.009702 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001334/0.001334 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.058681 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.034438 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.031253/0 sec (0.010469/0 sec, 0.007364/0 sec, 0.003661/0 sec, 0.002624/0 sec, 0.00165/0 sec, 0.001566/0 sec, 0.001183/0 sec, 0.001133/0 sec, 0.000275/0 sec, 0.000258/0 sec, 0.000294/0 sec, 0.00026/0 sec, 0.000259/0 sec, 0.000257/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.015724/0 sec (0.002656/0.002656 sec, 0.006398/0.006398 sec, 0.002747/0.002747 sec, 0.00175/0.00175 sec, 0.000796/0.000796 sec, 0.000733/0.000733 sec, 0.000386/0.000386 sec, 0.000258/0.000258 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.00736/0 sec (0.006866/0.006866 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000494/0.000494 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.035633 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.938053 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.9058/1 sec (0.408284/1 sec, 0.139498/0 sec, 0.063986/0 sec, 0.043308/0 sec, 0.048703/0 sec, 0.036313/0 sec, 0.033949/0 sec, 0.030445/0 sec, 0.027717/0 sec, 0.024909/0 sec, 0.020751/0 sec, 0.020391/0 sec, 0.001034/0 sec, 0.000732/0 sec, 0.000729/0 sec, 0.000743/0 sec, 0.000716/0 sec, 0.00071/0 sec, 0.000715/0 sec, 0.000714/0 sec, 0.000719/0 sec, 0.000734/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.381118/0 sec (0.0508/0.0508 sec, 0.126089/0.126089 sec, 0.048759/0.048759 sec, 0.028088/0.028088 sec, 0.033555/0.033555 sec, 0.02085/0.02085 sec, 0.017829/0.017829 sec, 0.01634/0.01634 sec, 0.012538/0.012538 sec, 0.010679/0.010679 sec, 0.006643/0.006643 sec, 0.008948/0.008948 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.355039/1 sec (0.347306/0.347306 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.007733/0.007733 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.941391 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.73 sec (Real time) / 0.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.797613 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.767248/1 sec (0.298333/0 sec, 0.177115/1 sec, 0.071127/0 sec, 0.035714/0 sec, 0.037605/0 sec, 0.026056/0 sec, 0.023378/0 sec, 0.023163/0 sec, 0.021961/0 sec, 0.02223/0 sec, 0.016367/0 sec, 0.009157/0 sec, 0.000739/0 sec, 0.000484/0 sec, 0.000471/0 sec, 0.000474/0 sec, 0.000476/0 sec, 0.000506/0 sec, 0.000478/0 sec, 0.000472/0 sec, 0.000469/0 sec, 0.000473/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.360216/1 sec (0.035303/0.035303 sec, 0.164989/0.164989 sec, 0.057779/0.057779 sec, 0.022587/0.022587 sec, 0.025227/0.025227 sec, 0.01258/0.01258 sec, 0.009707/0.009707 sec, 0.009292/0.009292 sec, 0.008153/0.008153 sec, 0.008032/0.008032 sec, 0.003944/0.003944 sec, 0.002623/0.002623 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.257434/0 sec (0.254181/0.254181 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003253/0.003253 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.800409 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.95 sec (Real time) / 0.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.783726 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.752647/1 sec (0.296572/0 sec, 0.152457/1 sec, 0.066563/0 sec, 0.036334/0 sec, 0.041385/0 sec, 0.029079/0 sec, 0.025849/0 sec, 0.024738/0 sec, 0.023565/0 sec, 0.024707/0 sec, 0.018534/0 sec, 0.007333/0 sec, 0.000654/0 sec, 0.000538/0 sec, 0.000566/0 sec, 0.00054/0 sec, 0.000535/0 sec, 0.000532/0 sec, 0.000536/0 sec, 0.000534/0 sec, 0.000533/0 sec, 0.000563/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.340484/1 sec (0.036334/0.036334 sec, 0.13989/0.13989 sec, 0.051902/0.051902 sec, 0.023488/0.023488 sec, 0.026939/0.026939 sec, 0.014544/0.014544 sec, 0.011133/0.011133 sec, 0.010277/0.010277 sec, 0.009295/0.009295 sec, 0.009535/0.009535 sec, 0.00543/0.00543 sec, 0.001717/0.001717 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.253216/0 sec (0.251237/0.251237 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001979/0.001979 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.786365 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.94 sec (Real time) / 0.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.692508 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.662991/1 sec (0.241727/0 sec, 0.157231/1 sec, 0.062548/0 sec, 0.033919/0 sec, 0.03595/0 sec, 0.023749/0 sec, 0.021538/0 sec, 0.021547/0 sec, 0.020578/0 sec, 0.022063/0 sec, 0.015644/0 sec, 0.002832/0 sec, 0.000567/0 sec, 0.00037/0 sec, 0.000342/0 sec, 0.000343/0 sec, 0.000339/0 sec, 0.000344/0 sec, 0.00034/0 sec, 0.000342/0 sec, 0.000339/0 sec, 0.000339/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.312713/1 sec (0.029461/0.029461 sec, 0.145289/0.145289 sec, 0.049359/0.049359 sec, 0.020844/0.020844 sec, 0.024256/0.024256 sec, 0.011059/0.011059 sec, 0.008053/0.008053 sec, 0.00728/0.00728 sec, 0.006617/0.006617 sec, 0.007344/0.007344 sec, 0.002866/0.002866 sec, 0.000285/0.000285 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.204895/0 sec (0.20407/0.20407 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000825/0.000825 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.694726 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.85 sec (Real time) / 0.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 232.868 sec CPU time.
[LOG] Relation determinization time: 234 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 231.626/233 sec (13.3178/13 sec, 115.408/116 sec, 80.5927/81 sec, 2.52755/3 sec, 1.90406/2 sec, 1.71433/1 sec, 1.74493/2 sec, 1.73667/2 sec, 1.783/2 sec, 1.83315/2 sec, 1.9375/2 sec, 1.91063/2 sec, 2.07653/2 sec, 2.14202/2 sec, 0.829374/1 sec, 0.154867/0 sec, 0.001219/0 sec, 0.00099/0 sec, 0.000957/0 sec, 0.000951/0 sec, 0.000948/0 sec, 0.000985/0 sec, 0.00094/0 sec, 0.000946/0 sec, 0.000938/0 sec, 0.000975/0 sec, 0.000948/0 sec, 0.000947/0 sec, 0.000938/0 sec, 0.000969/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 214.264/217 sec (1.80731/1.80731 sec, 115.059/115.059 sec, 80.1679/80.1679 sec, 2.09211/2.09211 sec, 1.56371/1.56371 sec, 1.29994/1.29994 sec, 1.29164/1.29164 sec, 1.31658/1.31658 sec, 1.38399/1.38399 sec, 1.43607/1.43607 sec, 1.50078/1.50078 sec, 1.56891/1.56891 sec, 1.63057/1.63057 sec, 1.69459/1.69459 sec, 0.440526/0.440526 sec, 0.010558/0.010558 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 10.6815/9 sec (10.6718/10.6718 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.009737/0.009737 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 232.879 sec CPU time.
[LOG] Overall execution time: 234 sec real time.
Synthesis time: 233.63 sec (Real time) / 229.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 281.547 sec CPU time.
[LOG] Relation determinization time: 282 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 280.369/280 sec (10.3628/10 sec, 122.133/123 sec, 75.7963/76 sec, 52.2382/52 sec, 2.07302/2 sec, 1.76841/2 sec, 1.7131/2 sec, 1.76977/2 sec, 1.74946/2 sec, 1.81249/1 sec, 1.88729/1 sec, 1.96791/2 sec, 2.04423/2 sec, 2.11336/2 sec, 0.823884/1 sec, 0.106831/0 sec, 0.000876/0 sec, 0.000633/0 sec, 0.000614/0 sec, 0.000611/0 sec, 0.000637/0 sec, 0.000621/0 sec, 0.000611/0 sec, 0.000613/0 sec, 0.000619/0 sec, 0.000613/0 sec, 0.000639/0 sec, 0.000613/0 sec, 0.000609/0 sec, 0.000611/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 265.491/270 sec (1.44919/1.44919 sec, 121.795/121.795 sec, 75.3502/75.3502 sec, 51.8092/51.8092 sec, 1.61722/1.61722 sec, 1.30958/1.30958 sec, 1.28922/1.28922 sec, 1.2975/1.2975 sec, 1.36101/1.36101 sec, 1.42022/1.42022 sec, 1.48634/1.48634 sec, 1.55453/1.55453 sec, 1.62275/1.62275 sec, 1.68932/1.68932 sec, 0.437647/0.437647 sec, 0.002296/0.002296 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 8.06284/6 sec (8.05781/8.05781 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.005029/0.005029 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 281.556 sec CPU time.
[LOG] Overall execution time: 282 sec real time.
Synthesis time: 282.44 sec (Real time) / 277.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 203.997 sec CPU time.
[LOG] Relation determinization time: 205 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 202.903/203 sec (10.2807/11 sec, 112.601/113 sec, 57.5421/57 sec, 2.57421/3 sec, 2.05937/2 sec, 1.75952/2 sec, 1.7269/2 sec, 1.76946/1 sec, 1.77268/1 sec, 1.84065/2 sec, 1.91448/2 sec, 1.99219/2 sec, 2.03055/2 sec, 2.1037/2 sec, 0.815741/1 sec, 0.109648/0 sec, 0.000949/0 sec, 0.000723/0 sec, 0.000691/0 sec, 0.000686/0 sec, 0.000691/0 sec, 0.000682/0 sec, 0.000718/0 sec, 0.000692/0 sec, 0.000687/0 sec, 0.000691/0 sec, 0.000685/0 sec, 0.000689/0 sec, 0.000707/0 sec, 0.000683/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 188.062/188 sec (1.44179/1.44179 sec, 112.26/112.26 sec, 57.0922/57.0922 sec, 2.13667/2.13667 sec, 1.62436/1.62436 sec, 1.31187/1.31187 sec, 1.27388/1.27388 sec, 1.3132/1.3132 sec, 1.38041/1.38041 sec, 1.43235/1.43235 sec, 1.49573/1.49573 sec, 1.55187/1.55187 sec, 1.61907/1.61907 sec, 1.68876/1.68876 sec, 0.43852/0.43852 sec, 0.002064/0.002064 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.92755/10 sec (7.92502/7.92502 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002535/0.002535 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 204.007 sec CPU time.
[LOG] Overall execution time: 205 sec real time.
Synthesis time: 204.62 sec (Real time) / 199.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 210.406 sec CPU time.
[LOG] Relation determinization time: 211 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 209.264/209 sec (8.68747/9 sec, 111.239/111 sec, 66.8219/67 sec, 2.70251/3 sec, 2.00485/2 sec, 1.7048/2 sec, 1.70252/2 sec, 1.7012/1 sec, 1.82324/1 sec, 1.86854/2 sec, 1.92729/2 sec, 2.01201/2 sec, 2.02995/2 sec, 2.10717/2 sec, 0.825334/1 sec, 0.100532/0 sec, 0.000572/0 sec, 0.000419/0 sec, 0.000416/0 sec, 0.000407/0 sec, 0.000411/0 sec, 0.000414/0 sec, 0.000444/0 sec, 0.00042/0 sec, 0.000414/0 sec, 0.000418/0 sec, 0.000413/0 sec, 0.000412/0 sec, 0.000434/0 sec, 0.000418/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 195.888/194 sec (1.31353/1.31353 sec, 110.869/110.869 sec, 66.3939/66.3939 sec, 2.26363/2.26363 sec, 1.56679/1.56679 sec, 1.27847/1.27847 sec, 1.27131/1.27131 sec, 1.30252/1.30252 sec, 1.38295/1.38295 sec, 1.43982/1.43982 sec, 1.5014/1.5014 sec, 1.5659/1.5659 sec, 1.6155/1.6155 sec, 1.68302/1.68302 sec, 0.439678/0.439678 sec, 0.000394/0.000394 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 6.48051/7 sec (6.47947/6.47947 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001036/0.001036 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 210.421 sec CPU time.
[LOG] Overall execution time: 211 sec real time.
Synthesis time: 211.08 sec (Real time) / 206.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 1672.78 sec CPU time.
[LOG] Relation determinization time: 1678 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1662.15/1665 sec (69.8962/70 sec, 759.462/762 sec, 248.899/249 sec, 124.02/124 sec, 107.464/108 sec, 73.4443/73 sec, 27.1958/27 sec, 23.0898/23 sec, 24.0611/24 sec, 25.1905/25 sec, 26.4041/26 sec, 27.1498/27 sec, 26.7376/27 sec, 28.2476/28 sec, 28.6315/29 sec, 32.2631/33 sec, 9.8158/10 sec, 0.165284/0 sec, 0.000997/0 sec, 0.000788/0 sec, 0.000768/0 sec, 0.000761/0 sec, 0.000766/0 sec, 0.000783/0 sec, 0.000826/0 sec, 0.000775/0 sec, 0.000774/0 sec, 0.000764/0 sec, 0.000783/0 sec, 0.000776/0 sec, 0.000766/0 sec, 0.000756/0 sec, 0.000757/0 sec, 0.000755/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1582.9/1588 sec (12.9739/12.9739 sec, 757.928/757.928 sec, 247.378/247.378 sec, 122.596/122.596 sec, 105.817/105.817 sec, 71.9315/71.9315 sec, 25.6837/25.6837 sec, 21.8633/21.8633 sec, 22.8655/22.8655 sec, 23.9405/23.9405 sec, 25.1381/25.1381 sec, 25.8202/25.8202 sec, 25.4376/25.4376 sec, 26.8917/26.8917 sec, 27.3346/27.3346 sec, 30.8735/30.8735 sec, 8.42295/8.42295 sec, 0.002296/0.002296 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 39.5862/43 sec (39.5831/39.5831 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003101/0.003101 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1672.8 sec CPU time.
[LOG] Overall execution time: 1678 sec real time.
Synthesis time: 1677.37 sec (Real time) / 1627.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 2176.69 sec CPU time.
[LOG] Relation determinization time: 2182 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2163.16/2167 sec (60.7257/60 sec, 984.336/987 sec, 418.042/419 sec, 172.993/173 sec, 79.7751/80 sec, 89.5983/90 sec, 28.2493/28 sec, 29.1316/29 sec, 31.4402/31 sec, 32.8156/33 sec, 34.8344/35 sec, 36.0761/36 sec, 35.1782/35 sec, 35.0578/35 sec, 45.0695/45 sec, 38.9539/39 sec, 10.7044/11 sec, 0.170405/1 sec, 0.000707/0 sec, 0.000486/0 sec, 0.000466/0 sec, 0.000489/0 sec, 0.000487/0 sec, 0.000469/0 sec, 0.000469/0 sec, 0.000492/0 sec, 0.000482/0 sec, 0.000467/0 sec, 0.000477/0 sec, 0.000496/0 sec, 0.000466/0 sec, 0.000464/0 sec, 0.000487/0 sec, 0.000465/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 2087.32/2094 sec (11.6987/11.6987 sec, 982.854/982.854 sec, 416.475/416.475 sec, 171.261/171.261 sec, 78.2467/78.2467 sec, 87.8281/87.8281 sec, 26.5539/26.5539 sec, 27.6093/27.6093 sec, 29.6929/29.6929 sec, 31.2356/31.2356 sec, 33.0131/33.0131 sec, 34.3833/34.3833 sec, 33.5787/33.5787 sec, 33.2607/33.2607 sec, 43.3252/43.3252 sec, 37.3036/37.3036 sec, 8.99916/8.99916 sec, 0.000441/0.000441 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 31.9558/37 sec (31.9546/31.9546 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001236/0.001236 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2176.69 sec CPU time.
[LOG] Overall execution time: 2182 sec real time.
Synthesis time: 2182.35 sec (Real time) / 2126.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Synthesis time: 10000.13 sec (Real time) / 9494.20 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Synthesis time: 10000.13 sec (Real time) / 9383.81 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
Synthesis time: 10000.18 sec (Real time) / 9455.97 sec (User CPU time)
Timeout: 1
=====================  mvs20y.aag =====================
Synthesis time: 10000.19 sec (Real time) / 9076.82 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
*** internal error in 'lglib.c': out of memory reallocating 12582912 to 25165824 bytes
Synthesis time: 9578.95 sec (Real time) / 2829.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 0)
=====================  mvs22y.aag =====================
*** internal error in 'lglib.c': out of memory reallocating 12582912 to 25165824 bytes
Synthesis time: 8859.68 sec (Real time) / 2606.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 0)
=====================  mvs24n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 2434.38 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 2502.36 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.02 sec (Real time) / 2320.71 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 2095.43 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.014224 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012478/0 sec (0.001251/0 sec, 0.001505/0 sec, 0.001609/0 sec, 0.001384/0 sec, 0.002223/0 sec, 0.001613/0 sec, 0.001616/0 sec, 0.001277/0 sec )
[LOG] Nr of iterations: 32 (3, 6, 4, 5, 2, 5, 3, 4 )
[LOG] Total clause computation time: 0.005177/0 sec (0.000515/0.000515 sec, 0.00063/0.00063 sec, 0.000885/0.000885 sec, 0.000801/0.000801 sec, 0.000807/0.000807 sec, 0.000597/0.000597 sec, 0.000578/0.000578 sec, 0.000364/0.000364 sec )
[LOG] Total clause minimization time: 0.005272/0 sec (0.000394/0.000394 sec, 0.000598/0.000598 sec, 0.000422/0.000422 sec, 0.000276/0.000276 sec, 0.001209/0.001209 sec, 0.000813/0.000813 sec, 0.000845/0.000845 sec, 0.000715/0.000715 sec )
[LOG] Total clause size reduction: 107 --> 36 (16 --> 2, 35 --> 9, 18 --> 3, 20 --> 4, 2 --> 2, 9 --> 9, 3 --> 3, 4 --> 4 )
[LOG] Average clause size reduction: 3.34375 --> 1.125 (5.33333 --> 0.666667, 5.83333 --> 1.5, 4.5 --> 0.75, 4 --> 0.8, 1 --> 1, 1.8 --> 1.8, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.015014 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.894207 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 353 new AND gates.
[LOG] Size before ABC: 745 AND gates.
[LOG] Size after ABC: 353 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.887856/1 sec (0.011702/0 sec, 0.012187/0 sec, 0.016007/0 sec, 0.030352/0 sec, 0.06422/0 sec, 0.079347/0 sec, 0.087545/0 sec, 0.091753/0 sec, 0.058421/0 sec, 0.055798/0 sec, 0.059753/0 sec, 0.070728/0 sec, 0.074937/0 sec, 0.067802/1 sec, 0.053397/0 sec, 0.053907/0 sec )
[LOG] Nr of iterations: 356 (3, 6, 12, 39, 46, 42, 23, 12, 2, 5, 11, 38, 45, 41, 20, 11 )
[LOG] Total clause computation time: 0.388675/0 sec (0.005465/0.005465 sec, 0.005507/0.005507 sec, 0.007051/0.007051 sec, 0.010953/0.010953 sec, 0.022249/0.022249 sec, 0.03077/0.03077 sec, 0.040187/0.040187 sec, 0.049011/0.049011 sec, 0.027379/0.027379 sec, 0.025884/0.025884 sec, 0.028342/0.028342 sec, 0.029532/0.029532 sec, 0.02948/0.02948 sec, 0.027252/0.027252 sec, 0.024752/0.024752 sec, 0.024861/0.024861 sec )
[LOG] Total clause minimization time: 0.472535/1 sec (0.005115/0.005115 sec, 0.005731/0.005731 sec, 0.007924/0.007924 sec, 0.01804/0.01804 sec, 0.039913/0.039913 sec, 0.04603/0.04603 sec, 0.04419/0.04419 sec, 0.03967/0.03967 sec, 0.029769/0.029769 sec, 0.028726/0.028726 sec, 0.030056/0.030056 sec, 0.039671/0.039671 sec, 0.043798/0.043798 sec, 0.038926/0.038926 sec, 0.027184/0.027184 sec, 0.027792/0.027792 sec )
[LOG] Total clause size reduction: 2810 --> 1500 (32 --> 2, 75 --> 12, 154 --> 39, 494 --> 201, 540 --> 235, 451 --> 167, 220 --> 69, 99 --> 30, 2 --> 2, 12 --> 12, 39 --> 39, 201 --> 201, 235 --> 235, 167 --> 167, 59 --> 59, 30 --> 30 )
[LOG] Average clause size reduction: 7.89326 --> 4.21348 (10.6667 --> 0.666667, 12.5 --> 2, 12.8333 --> 3.25, 12.6667 --> 5.15385, 11.7391 --> 5.1087, 10.7381 --> 3.97619, 9.56522 --> 3, 8.25 --> 2.5, 1 --> 1, 2.4 --> 2.4, 3.54545 --> 3.54545, 5.28947 --> 5.28947, 5.22222 --> 5.22222, 4.07317 --> 4.07317, 2.95 --> 2.95, 2.72727 --> 2.72727 )
[LOG] Overall execution time: 0.895644 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.10 sec (Real time) / 1.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 497 8 0 1 481
=====================  mult5.aag =====================
[LOG] Relation determinization time: 27.5337 sec CPU time.
[LOG] Relation determinization time: 28 sec real time.
[LOG] Final circuit size: 1641 new AND gates.
[LOG] Size before ABC: 3919 AND gates.
[LOG] Size after ABC: 1639 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 27.5153/28 sec (0.021003/0 sec, 0.023075/0 sec, 0.026104/0 sec, 0.04632/0 sec, 0.163996/0 sec, 0.422606/1 sec, 0.642566/1 sec, 0.759813/0 sec, 0.828524/1 sec, 0.954506/1 sec, 0.993372/1 sec, 3.27364/3 sec, 3.83938/4 sec, 4.32618/5 sec, 0.436679/0 sec, 0.46869/0 sec, 4.23419/5 sec, 0.54656/0 sec, 3.24958/4 sec, 2.25848/2 sec )
[LOG] Nr of iterations: 1258 (3, 6, 13, 39, 130, 165, 131, 83, 35, 29, 2, 5, 12, 38, 129, 164, 130, 82, 34, 28 )
[LOG] Total clause computation time: 2.60725/4 sec (0.00972/0.00972 sec, 0.010542/0.010542 sec, 0.011072/0.011072 sec, 0.015422/0.015422 sec, 0.037363/0.037363 sec, 0.102668/0.102668 sec, 0.199556/0.199556 sec, 0.275974/0.275974 sec, 0.370087/0.370087 sec, 0.455549/0.455549 sec, 0.081361/0.081361 sec, 0.126373/0.126373 sec, 0.123385/0.123385 sec, 0.124745/0.124745 sec, 0.123803/0.123803 sec, 0.117108/0.117108 sec, 0.120996/0.120996 sec, 0.115671/0.115671 sec, 0.109788/0.109788 sec, 0.076065/0.076065 sec )
[LOG] Total clause minimization time: 24.7633/24 sec (0.009564/0.009564 sec, 0.011035/0.011035 sec, 0.013537/0.013537 sec, 0.028835/0.028835 sec, 0.122516/0.122516 sec, 0.311153/0.311153 sec, 0.42878/0.42878 sec, 0.468751/0.468751 sec, 0.445601/0.445601 sec, 0.486459/0.486459 sec, 0.90617/0.90617 sec, 3.14312/3.14312 sec, 3.71134/3.71134 sec, 4.19533/4.19533 sec, 0.303212/0.303212 sec, 0.340688/0.340688 sec, 4.1025/4.1025 sec, 0.422947/0.422947 sec, 3.13433/3.13433 sec, 2.17747/2.17747 sec )
[LOG] Total clause size reduction: 13042 --> 7838 (40 --> 2, 95 --> 12, 216 --> 42, 646 --> 206, 2064 --> 924, 2460 --> 1169, 1820 --> 825, 1066 --> 472, 408 --> 161, 308 --> 106, 2 --> 2, 12 --> 12, 42 --> 42, 206 --> 206, 924 --> 924, 1169 --> 1169, 825 --> 825, 472 --> 472, 161 --> 161, 106 --> 106 )
[LOG] Average clause size reduction: 10.3672 --> 6.23052 (13.3333 --> 0.666667, 15.8333 --> 2, 16.6154 --> 3.23077, 16.5641 --> 5.28205, 15.8769 --> 7.10769, 14.9091 --> 7.08485, 13.8931 --> 6.29771, 12.8434 --> 5.68675, 11.6571 --> 4.6, 10.6207 --> 3.65517, 1 --> 1, 2.4 --> 2.4, 3.5 --> 3.5, 5.42105 --> 5.42105, 7.16279 --> 7.16279, 7.12805 --> 7.12805, 6.34615 --> 6.34615, 5.7561 --> 5.7561, 4.73529 --> 4.73529, 3.78571 --> 3.78571 )
[LOG] Overall execution time: 27.5356 sec CPU time.
[LOG] Overall execution time: 28 sec real time.
Synthesis time: 27.99 sec (Real time) / 27.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.62 sec (Real time) / 2.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.32 sec (Real time) / 0.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 1876 10 0 1 1858
=====================  mult6.aag =====================
[LOG] Relation determinization time: 469.46 sec CPU time.
[LOG] Relation determinization time: 472 sec real time.
[LOG] Final circuit size: 7239 new AND gates.
[LOG] Size before ABC: 20793 AND gates.
[LOG] Size after ABC: 7237 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 469.378/471 sec (0.032087/0 sec, 0.031595/0 sec, 0.041096/0 sec, 0.066299/0 sec, 0.222525/1 sec, 1.55115/1 sec, 30.1152/30 sec, 8.67816/9 sec, 41.8143/42 sec, 5.01941/5 sec, 2.90311/3 sec, 2.14966/2 sec, 20.0535/20 sec, 61.1608/61 sec, 69.8831/71 sec, 28.4837/28 sec, 25.2007/25 sec, 27.3564/28 sec, 7.89541/8 sec, 30.4427/30 sec, 32.1636/32 sec, 30.1942/31 sec, 21.9255/22 sec, 21.994/22 sec )
[LOG] Nr of iterations: 5029 (3, 6, 13, 38, 133, 495, 642, 570, 326, 170, 81, 44, 2, 5, 12, 37, 132, 494, 641, 569, 324, 169, 80, 43 )
[LOG] Total clause computation time: 107.75/111 sec (0.016111/0.016111 sec, 0.014311/0.014311 sec, 0.017622/0.017622 sec, 0.02216/0.02216 sec, 0.049894/0.049894 sec, 0.247927/0.247927 sec, 1.11109/1.11109 sec, 1.61311/1.61311 sec, 1.42263/1.42263 sec, 1.43937/1.43937 sec, 0.890602/0.890602 sec, 0.989243/0.989243 sec, 0.980363/0.980363 sec, 42.7972/42.7972 sec, 41.0609/41.0609 sec, 1.7062/1.7062 sec, 1.75247/1.75247 sec, 1.7728/1.7728 sec, 1.61963/1.61963 sec, 1.68574/1.68574 sec, 1.77721/1.77721 sec, 2.57596/2.57596 sec, 1.2818/1.2818 sec, 0.905322/0.905322 sec )
[LOG] Total clause minimization time: 359.897/360 sec (0.013482/0.013482 sec, 0.014994/0.014994 sec, 0.020995/0.020995 sec, 0.041243/0.041243 sec, 0.167312/0.167312 sec, 1.27941/1.27941 sec, 28.8913/28.8913 sec, 6.86378/6.86378 sec, 40.2132/40.2132 sec, 3.4424/3.4424 sec, 1.90753/1.90753 sec, 1.0735/1.0735 sec, 19.0397/19.0397 sec, 18.3438/18.3438 sec, 28.8009/28.8009 sec, 26.7485/26.7485 sec, 23.3896/23.3896 sec, 25.4356/25.4356 sec, 6.098/6.098 sec, 28.5915/28.5915 sec, 30.2737/30.2737 sec, 27.5725/27.5725 sec, 20.6098/20.6098 sec, 21.0644/21.0644 sec )
[LOG] Total clause size reduction: 64648 --> 41597 (48 --> 2, 115 --> 12, 264 --> 44, 777 --> 200, 2640 --> 959, 9386 --> 4428, 11538 --> 5846, 9673 --> 4945, 5200 --> 2501, 2535 --> 1181, 1120 --> 480, 559 --> 206, 2 --> 2, 12 --> 12, 44 --> 44, 200 --> 200, 959 --> 959, 4428 --> 4428, 5846 --> 5846, 4945 --> 4945, 2490 --> 2490, 1181 --> 1181, 480 --> 480, 206 --> 206 )
[LOG] Average clause size reduction: 12.855 --> 8.27143 (16 --> 0.666667, 19.1667 --> 2, 20.3077 --> 3.38462, 20.4474 --> 5.26316, 19.8496 --> 7.21053, 18.9616 --> 8.94545, 17.972 --> 9.10592, 16.9702 --> 8.67544, 15.9509 --> 7.67178, 14.9118 --> 6.94706, 13.8272 --> 5.92593, 12.7045 --> 4.68182, 1 --> 1, 2.4 --> 2.4, 3.66667 --> 3.66667, 5.40541 --> 5.40541, 7.26515 --> 7.26515, 8.96356 --> 8.96356, 9.12012 --> 9.12012, 8.69069 --> 8.69069, 7.68519 --> 7.68519, 6.98817 --> 6.98817, 6 --> 6, 4.7907 --> 4.7907 )
[LOG] Overall execution time: 469.462 sec CPU time.
[LOG] Overall execution time: 472 sec real time.
Synthesis time: 471.75 sec (Real time) / 469.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.58 sec (Real time) / 12.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.60 sec (Real time) / 3.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 7583 12 0 1 7561
=====================  mult7.aag =====================
[LOG] Relation determinization time: 2650.34 sec CPU time.
[LOG] Relation determinization time: 2663 sec real time.
[LOG] Final circuit size: 27921 new AND gates.
[LOG] Size before ABC: 95093 AND gates.
[LOG] Size after ABC: 27920 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 2649.93/2655 sec (0.047048/0 sec, 0.047799/0 sec, 0.05682/0 sec, 0.086265/0 sec, 0.267564/1 sec, 1.60488/1 sec, 16.083/16 sec, 179.979/181 sec, 240.785/241 sec, 110.847/111 sec, 62.8273/63 sec, 35.9427/36 sec, 20.1057/20 sec, 16.4277/16 sec, 128.991/129 sec, 86.4628/87 sec, 211.447/212 sec, 154.353/155 sec, 193.715/194 sec, 52.8742/53 sec, 100.841/101 sec, 118.244/118 sec, 201.07/202 sec, 184.5/185 sec, 173.482/173 sec, 126.578/127 sec, 134.519/135 sec, 97.7481/98 sec )
[LOG] Nr of iterations: 18744 (3, 6, 11, 37, 130, 481, 1825, 2303, 2011, 1321, 687, 318, 150, 96, 2, 5, 10, 36, 129, 480, 1824, 2302, 2010, 1320, 686, 317, 149, 95 )
[LOG] Total clause computation time: 509.8/505 sec (0.023567/0.023567 sec, 0.022368/0.022368 sec, 0.024504/0.024504 sec, 0.028465/0.028465 sec, 0.060998/0.060998 sec, 0.339966/0.339966 sec, 1.83371/1.83371 sec, 6.81108/6.81108 sec, 11.8959/11.8959 sec, 13.7441/13.7441 sec, 8.09204/8.09204 sec, 7.78262/7.78262 sec, 4.85494/4.85494 sec, 6.06124/6.06124 sec, 38.7214/38.7214 sec, 10.8435/10.8435 sec, 98.103/98.103 sec, 68.4717/68.4717 sec, 67.0078/67.0078 sec, 23.5829/23.5829 sec, 17.8653/17.8653 sec, 21.3918/21.3918 sec, 22.1984/22.1984 sec, 21.4313/21.4313 sec, 22.1747/22.1747 sec, 20.201/20.201 sec, 10.7678/10.7678 sec, 5.46435/5.46435 sec )
[LOG] Total clause minimization time: 2121.09/2134 sec (0.020152/0.020152 sec, 0.022458/0.022458 sec, 0.029242/0.029242 sec, 0.054384/0.054384 sec, 0.200569/0.200569 sec, 1.24229/1.24229 sec, 14.0147/14.0147 sec, 171.898/171.898 sec, 226.79/226.79 sec, 95.099/95.099 sec, 53.3479/53.3479 sec, 27.3063/27.3063 sec, 14.7003/14.7003 sec, 9.9232/9.9232 sec, 90.1236/90.1236 sec, 75.5265/75.5265 sec, 113.248/113.248 sec, 85.7572/85.7572 sec, 126.495/126.495 sec, 28.7743/28.7743 sec, 81.2069/81.2069 sec, 94.6984/94.6984 sec, 176.86/176.86 sec, 161.686/161.686 sec, 150.497/150.497 sec, 105.954/105.954 sec, 123.502/123.502 sec, 92.1142/92.1142 sec )
[LOG] Total clause size reduction: 285876 --> 190186 (56 --> 2, 135 --> 12, 260 --> 36, 900 --> 196, 3096 --> 938, 11040 --> 4356, 40128 --> 19723, 48342 --> 25351, 40200 --> 21180, 25080 --> 13087, 12348 --> 6127, 5389 --> 2512, 2384 --> 1031, 1425 --> 542, 2 --> 2, 12 --> 12, 36 --> 36, 196 --> 196, 938 --> 938, 4356 --> 4356, 19723 --> 19723, 25351 --> 25351, 21180 --> 21180, 13087 --> 13087, 6127 --> 6127, 2512 --> 2512, 1031 --> 1031, 542 --> 542 )
[LOG] Average clause size reduction: 15.2516 --> 10.1465 (18.6667 --> 0.666667, 22.5 --> 2, 23.6364 --> 3.27273, 24.3243 --> 5.2973, 23.8154 --> 7.21538, 22.9522 --> 9.05613, 21.9879 --> 10.8071, 20.9909 --> 11.0078, 19.9901 --> 10.5321, 18.9856 --> 9.90689, 17.9738 --> 8.91849, 16.9465 --> 7.89937, 15.8933 --> 6.87333, 14.8438 --> 5.64583, 1 --> 1, 2.4 --> 2.4, 3.6 --> 3.6, 5.44444 --> 5.44444, 7.27132 --> 7.27132, 9.075 --> 9.075, 10.813 --> 10.813, 11.0126 --> 11.0126, 10.5373 --> 10.5373, 9.91439 --> 9.91439, 8.93149 --> 8.93149, 7.92429 --> 7.92429, 6.91946 --> 6.91946, 5.70526 --> 5.70526 )
[LOG] Overall execution time: 2650.35 sec CPU time.
[LOG] Overall execution time: 2663 sec real time.
Synthesis time: 2662.63 sec (Real time) / 2650.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 45.63 sec (Real time) / 45.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 70.09 sec (Real time) / 69.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 28403 14 0 1 28376
=====================  mult8.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9965.26 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9961.16 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9956.10 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9957.46 sec (User CPU time)
Timeout: 1
=====================  mult12.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9957.19 sec (User CPU time)
Timeout: 1
=====================  mult13.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9962.45 sec (User CPU time)
Timeout: 1
=====================  mult14.aag =====================
Synthesis time: 10000.12 sec (Real time) / 9959.30 sec (User CPU time)
Timeout: 1
=====================  mult15.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9954.35 sec (User CPU time)
Timeout: 1
=====================  mult16.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9953.34 sec (User CPU time)
Timeout: 1
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.006119 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003682/0 sec (0.003124/0 sec, 0.000558/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.001991/0 sec (0.001981/0.001981 sec, 1e-05/1e-05 sec )
[LOG] Total clause minimization time: 0.000458/0 sec (0.000265/0.000265 sec, 0.000193/0.000193 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007539 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.00545 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003025/0 sec (0.002538/0 sec, 0.000487/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.001596/0 sec (0.001586/0.001586 sec, 1e-05/1e-05 sec )
[LOG] Total clause minimization time: 0.000306/0 sec (0.000193/0.000193 sec, 0.000113/0.000113 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006696 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.014435 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010503/0 sec (0.009217/0 sec, 0.001286/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.005942/0 sec (0.005927/0.005927 sec, 1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 0.001279/0 sec (0.000861/0.000861 sec, 0.000418/0.000418 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.016905 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.013048 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009515/0 sec (0.00842/0 sec, 0.001095/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.005514/0 sec (0.005502/0.005502 sec, 1.2e-05/1.2e-05 sec )
[LOG] Total clause minimization time: 0.000809/0 sec (0.000544/0.000544 sec, 0.000265/0.000265 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.015909 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.033529 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026921/0 sec (0.023941/0 sec, 0.00298/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.016575/0 sec (0.016551/0.016551 sec, 2.4e-05/2.4e-05 sec )
[LOG] Total clause minimization time: 0.003126/0 sec (0.002126/0.002126 sec, 0.001/0.001 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.039949 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.030722 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.024332/0 sec (0.02161/0 sec, 0.002722/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.015101/0 sec (0.015065/0.015065 sec, 3.6e-05/3.6e-05 sec )
[LOG] Total clause minimization time: 0.002278/0 sec (0.001539/0.001539 sec, 0.000739/0.000739 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.037312 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.085722 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.074171/0 sec (0.066602/0 sec, 0.007569/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.049027/0 sec (0.048967/0.048967 sec, 6e-05/6e-05 sec )
[LOG] Total clause minimization time: 0.006952/0 sec (0.004757/0.004757 sec, 0.002195/0.002195 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.104662 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.079465 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.067636/0 sec (0.060658/0 sec, 0.006978/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.045498/0 sec (0.045426/0.045426 sec, 7.2e-05/7.2e-05 sec )
[LOG] Total clause minimization time: 0.005228/0 sec (0.003568/0.003568 sec, 0.00166/0.00166 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.096975 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.256944 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.23331/0 sec (0.214995/0 sec, 0.018315/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.173235/0 sec (0.17308/0.17308 sec, 0.000155/0.000155 sec )
[LOG] Total clause minimization time: 0.016827/0 sec (0.011308/0.011308 sec, 0.005519/0.005519 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.3195 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.243052 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.218116/0 sec (0.199086/0 sec, 0.01903/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.161889/0 sec (0.161781/0.161781 sec, 0.000108/0.000108 sec )
[LOG] Total clause minimization time: 0.012105/0 sec (0.008451/0.008451 sec, 0.003654/0.003654 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.304686 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.004879 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002727/0 sec (0.000635/0 sec, 0.000487/0 sec, 0.001007/0 sec, 0.000206/0 sec, 0.000184/0 sec, 0.000208/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0.001112/0 sec (0.000233/0.000233 sec, 0.000187/0.000187 sec, 0.000685/0.000685 sec, 0/0 sec, 0/0 sec, 7e-06/7e-06 sec )
[LOG] Total clause minimization time: 2.6e-05/0 sec (0/0 sec, 0/0 sec, 1.2e-05/1.2e-05 sec, 0/0 sec, 0/0 sec, 1.4e-05/1.4e-05 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005844 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.004004 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001878/0 sec (0.000374/0 sec, 0.000256/0 sec, 0.000722/0 sec, 0.000182/0 sec, 0.000161/0 sec, 0.000183/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0.0005/0 sec (1.8e-05/1.8e-05 sec, 1.4e-05/1.4e-05 sec, 0.000462/0.000462 sec, 0/0 sec, 0/0 sec, 6e-06/6e-06 sec )
[LOG] Total clause minimization time: 2.4e-05/0 sec (0/0 sec, 0/0 sec, 1.3e-05/1.3e-05 sec, 0/0 sec, 0/0 sec, 1.1e-05/1.1e-05 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005065 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.011596 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008627/0 sec (0.001217/0 sec, 0.001053/0 sec, 0.001019/0 sec, 0.001021/0 sec, 0.00269/0 sec, 0.000373/0 sec, 0.000309/0 sec, 0.000305/0 sec, 0.000303/0 sec, 0.000337/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.003716/0 sec (0.000447/0.000447 sec, 0.000448/0.000448 sec, 0.000395/0.000395 sec, 0.00042/0.00042 sec, 0.001998/0.001998 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8e-06/8e-06 sec )
[LOG] Total clause minimization time: 6.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4e-05/4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.2e-05/2.2e-05 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.012888 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.007426 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004921/0 sec (0.000706/0 sec, 0.000478/0 sec, 0.000471/0 sec, 0.000491/0 sec, 0.001452/0 sec, 0.000283/0 sec, 0.000251/0 sec, 0.000255/0 sec, 0.000251/0 sec, 0.000283/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001033/0 sec (2e-05/2e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.7e-05/1.7e-05 sec, 0.000958/0.000958 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8e-06/8e-06 sec )
[LOG] Total clause minimization time: 3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.5e-05/1.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.5e-05/1.5e-05 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008878 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.028763 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02378/0 sec (0.002767/0 sec, 0.002051/0 sec, 0.002101/0 sec, 0.002077/0 sec, 0.002081/0 sec, 0.002045/0 sec, 0.006373/0 sec, 0.000795/0 sec, 0.000563/0 sec, 0.000561/0 sec, 0.000562/0 sec, 0.00059/0 sec, 0.000557/0 sec, 0.000657/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.009843/0 sec (0.000899/0.000899 sec, 0.000791/0.000791 sec, 0.000805/0.000805 sec, 0.000782/0.000782 sec, 0.000823/0.000823 sec, 0.0008/0.0008 sec, 0.004932/0.004932 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.1e-05/1.1e-05 sec )
[LOG] Total clause minimization time: 0.00014/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.7e-05/6.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.3e-05/7.3e-05 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.030845 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.016048 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012242/0 sec (0.001316/0 sec, 0.000911/0 sec, 0.000911/0 sec, 0.000952/0 sec, 0.000919/0 sec, 0.000872/0 sec, 0.003287/0 sec, 0.000532/0 sec, 0.000414/0 sec, 0.000412/0 sec, 0.00041/0 sec, 0.000436/0 sec, 0.0004/0 sec, 0.00047/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.00246/0 sec (2.7e-05/2.7e-05 sec, 2.1e-05/2.1e-05 sec, 2e-05/2e-05 sec, 2.1e-05/2.1e-05 sec, 2e-05/2e-05 sec, 2.1e-05/2.1e-05 sec, 0.002321/0.002321 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9e-06/9e-06 sec )
[LOG] Total clause minimization time: 8.7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.4e-05/4.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.3e-05/4.3e-05 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.017755 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.060847 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.053277/0 sec (0.003787/0 sec, 0.003773/0 sec, 0.004024/0 sec, 0.004003/0 sec, 0.003995/0 sec, 0.004167/0 sec, 0.003837/0 sec, 0.003898/0 sec, 0.012854/0 sec, 0.001253/0 sec, 0.000969/0 sec, 0.00098/0 sec, 0.000934/0 sec, 0.000936/0 sec, 0.000925/0 sec, 0.000963/0 sec, 0.00094/0 sec, 0.001039/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.018907/0 sec (0.001004/0.001004 sec, 0.001164/0.001164 sec, 0.001157/0.001157 sec, 0.001206/0.001206 sec, 0.001123/0.001123 sec, 0.00121/0.00121 sec, 0.001094/0.001094 sec, 0.00115/0.00115 sec, 0.009786/0.009786 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0.000158/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.4e-05/9.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.4e-05/6.4e-05 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.064144 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.033386 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.027752/0 sec (0.002277/0 sec, 0.001814/0 sec, 0.001767/0 sec, 0.001732/0 sec, 0.001813/0 sec, 0.001829/0 sec, 0.001875/0 sec, 0.001831/0 sec, 0.006414/0 sec, 0.000862/0 sec, 0.000746/0 sec, 0.000663/0 sec, 0.000664/0 sec, 0.000672/0 sec, 0.000667/0 sec, 0.000672/0 sec, 0.000689/0 sec, 0.000765/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.004763/0 sec (4.1e-05/4.1e-05 sec, 5.6e-05/5.6e-05 sec, 3.1e-05/3.1e-05 sec, 2.9e-05/2.9e-05 sec, 5.4e-05/5.4e-05 sec, 3e-05/3e-05 sec, 3.1e-05/3.1e-05 sec, 3.2e-05/3.2e-05 sec, 0.004447/0.004447 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.2e-05/1.2e-05 sec )
[LOG] Total clause minimization time: 0.000126/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.6e-05/6.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6e-05/6e-05 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.036063 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.114322 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.101373/0 sec (0.007121/0 sec, 0.006505/0 sec, 0.006442/0 sec, 0.006126/0 sec, 0.00637/0 sec, 0.006402/0 sec, 0.006/0 sec, 0.006072/0 sec, 0.006071/0 sec, 0.006254/0 sec, 0.021584/0 sec, 0.001758/0 sec, 0.001454/0 sec, 0.001479/0 sec, 0.00147/0 sec, 0.001503/0 sec, 0.00146/0 sec, 0.00144/0 sec, 0.001473/0 sec, 0.001424/0 sec, 0.001419/0 sec, 0.001546/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.03504/0 sec (0.001809/0.001809 sec, 0.001811/0.001811 sec, 0.001888/0.001888 sec, 0.001716/0.001716 sec, 0.00175/0.00175 sec, 0.001886/0.001886 sec, 0.001639/0.001639 sec, 0.001793/0.001793 sec, 0.001758/0.001758 sec, 0.001762/0.001762 sec, 0.01721/0.01721 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 0.000137/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.9e-05/6.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.8e-05/6.8e-05 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.119614 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.058576 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.050461/0 sec (0.003188/0 sec, 0.002803/0 sec, 0.002896/0 sec, 0.002856/0 sec, 0.002838/0 sec, 0.002933/0 sec, 0.002737/0 sec, 0.002722/0 sec, 0.002883/0 sec, 0.002964/0 sec, 0.010465/0 sec, 0.001245/0 sec, 0.000991/0 sec, 0.00101/0 sec, 0.000971/0 sec, 0.000963/0 sec, 0.000967/0 sec, 0.001/0 sec, 0.000987/0 sec, 0.001002/0 sec, 0.000975/0 sec, 0.001065/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.007898/0 sec (5e-05/5e-05 sec, 4.9e-05/4.9e-05 sec, 6.5e-05/6.5e-05 sec, 5.4e-05/5.4e-05 sec, 5.9e-05/5.9e-05 sec, 4.6e-05/4.6e-05 sec, 3.3e-05/3.3e-05 sec, 5e-05/5e-05 sec, 6.4e-05/6.4e-05 sec, 6.4e-05/6.4e-05 sec, 0.007352/0.007352 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.2e-05/1.2e-05 sec )
[LOG] Total clause minimization time: 0.000125/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.1e-05/7.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.4e-05/5.4e-05 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.062745 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.201819 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.178157/1 sec (0.010192/0 sec, 0.009649/0 sec, 0.009414/0 sec, 0.009667/0 sec, 0.009501/0 sec, 0.009333/0 sec, 0.009338/0 sec, 0.009315/0 sec, 0.009869/0 sec, 0.009828/0 sec, 0.009843/1 sec, 0.009755/0 sec, 0.033244/0 sec, 0.002412/0 sec, 0.002101/0 sec, 0.002205/0 sec, 0.002219/0 sec, 0.002229/0 sec, 0.002239/0 sec, 0.002238/0 sec, 0.002227/0 sec, 0.002215/0 sec, 0.002213/0 sec, 0.002292/0 sec, 0.002243/0 sec, 0.002376/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.059247/0 sec (0.002695/0.002695 sec, 0.00273/0.00273 sec, 0.002771/0.002771 sec, 0.002787/0.002787 sec, 0.002806/0.002806 sec, 0.00269/0.00269 sec, 0.002639/0.002639 sec, 0.00258/0.00258 sec, 0.002891/0.002891 sec, 0.002575/0.002575 sec, 0.002753/0.002753 sec, 0.002908/0.002908 sec, 0.026396/0.026396 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.6e-05/2.6e-05 sec )
[LOG] Total clause minimization time: 0.000192/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000107/0.000107 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.5e-05/8.5e-05 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.21 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.100542 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.087208/0 sec (0.00475/0 sec, 0.004518/0 sec, 0.004352/0 sec, 0.004316/0 sec, 0.004535/0 sec, 0.004344/0 sec, 0.004366/0 sec, 0.004273/0 sec, 0.004375/0 sec, 0.004472/0 sec, 0.004486/0 sec, 0.004448/0 sec, 0.015446/0 sec, 0.001724/0 sec, 0.001451/0 sec, 0.001393/0 sec, 0.001373/0 sec, 0.001388/0 sec, 0.001365/0 sec, 0.001374/0 sec, 0.001404/0 sec, 0.001388/0 sec, 0.001405/0 sec, 0.001428/0 sec, 0.001356/0 sec, 0.001478/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.012145/0 sec (9.9e-05/9.9e-05 sec, 0.000107/0.000107 sec, 7.6e-05/7.6e-05 sec, 9.2e-05/9.2e-05 sec, 9.7e-05/9.7e-05 sec, 7.6e-05/7.6e-05 sec, 7.6e-05/7.6e-05 sec, 8e-05/8e-05 sec, 8.6e-05/8.6e-05 sec, 8.8e-05/8.8e-05 sec, 9e-05/9e-05 sec, 0.000102/0.000102 sec, 0.011058/0.011058 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 0.000198/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000122/0.000122 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.6e-05/7.6e-05 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.106708 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.342274 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.299852/0 sec (0.014531/0 sec, 0.014176/0 sec, 0.013913/0 sec, 0.012165/0 sec, 0.013574/0 sec, 0.0137/0 sec, 0.014958/0 sec, 0.014409/0 sec, 0.015021/0 sec, 0.014868/0 sec, 0.014749/0 sec, 0.014945/0 sec, 0.015125/0 sec, 0.014319/0 sec, 0.046204/0 sec, 0.004448/0 sec, 0.003461/0 sec, 0.003404/0 sec, 0.003265/0 sec, 0.003578/0 sec, 0.003554/0 sec, 0.003451/0 sec, 0.003415/0 sec, 0.00335/0 sec, 0.003436/0 sec, 0.003389/0 sec, 0.003561/0 sec, 0.00357/0 sec, 0.003611/0 sec, 0.003702/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.087452/0 sec (0.00385/0.00385 sec, 0.003605/0.003605 sec, 0.003912/0.003912 sec, 0.003487/0.003487 sec, 0.00363/0.00363 sec, 0.003587/0.003587 sec, 0.003785/0.003785 sec, 0.003771/0.003771 sec, 0.003747/0.003747 sec, 0.003883/0.003883 sec, 0.003721/0.003721 sec, 0.003974/0.003974 sec, 0.003856/0.003856 sec, 0.003555/0.003555 sec, 0.035053/0.035053 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.6e-05/3.6e-05 sec )
[LOG] Total clause minimization time: 0.000274/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00018/0.00018 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.4e-05/9.4e-05 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.355132 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.156618 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.137199/0 sec (0.006863/0 sec, 0.006371/0 sec, 0.006166/0 sec, 0.006059/0 sec, 0.005839/0 sec, 0.0061/0 sec, 0.005893/0 sec, 0.005814/0 sec, 0.006056/0 sec, 0.006071/0 sec, 0.005761/0 sec, 0.005858/0 sec, 0.005833/0 sec, 0.005928/0 sec, 0.02239/0 sec, 0.002358/0 sec, 0.001989/0 sec, 0.00195/0 sec, 0.001965/0 sec, 0.001955/0 sec, 0.001961/0 sec, 0.001968/0 sec, 0.00198/0 sec, 0.001964/0 sec, 0.002017/0 sec, 0.001982/0 sec, 0.001963/0 sec, 0.002014/0 sec, 0.001994/0 sec, 0.002137/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.017554/0 sec (0.000101/0.000101 sec, 0.000117/0.000117 sec, 0.000107/0.000107 sec, 8.9e-05/8.9e-05 sec, 0.000113/0.000113 sec, 8.7e-05/8.7e-05 sec, 8.8e-05/8.8e-05 sec, 0.000112/0.000112 sec, 0.000122/0.000122 sec, 7.4e-05/7.4e-05 sec, 0.000123/0.000123 sec, 9.7e-05/9.7e-05 sec, 0.0001/0.0001 sec, 0.000125/0.000125 sec, 0.016076/0.016076 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.3e-05/2.3e-05 sec )
[LOG] Total clause minimization time: 0.000184/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000102/0.000102 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.2e-05/8.2e-05 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.16468 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.512635 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.453309/1 sec (0.020166/0 sec, 0.020571/0 sec, 0.019882/0 sec, 0.019834/0 sec, 0.020058/1 sec, 0.019058/0 sec, 0.019069/0 sec, 0.018327/0 sec, 0.019116/0 sec, 0.019227/0 sec, 0.01947/0 sec, 0.018893/0 sec, 0.019937/0 sec, 0.019802/0 sec, 0.019933/0 sec, 0.01915/0 sec, 0.061518/0 sec, 0.005576/0 sec, 0.004569/0 sec, 0.004889/0 sec, 0.00439/0 sec, 0.004464/0 sec, 0.004504/0 sec, 0.004564/0 sec, 0.00443/0 sec, 0.00465/0 sec, 0.004597/0 sec, 0.004572/0 sec, 0.004702/0 sec, 0.004649/0 sec, 0.004685/0 sec, 0.004818/0 sec, 0.004402/0 sec, 0.004837/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.127647/0 sec (0.005254/0.005254 sec, 0.00516/0.00516 sec, 0.004874/0.004874 sec, 0.005324/0.005324 sec, 0.004932/0.004932 sec, 0.004917/0.004917 sec, 0.004953/0.004953 sec, 0.005038/0.005038 sec, 0.005178/0.005178 sec, 0.005098/0.005098 sec, 0.005119/0.005119 sec, 0.004704/0.004704 sec, 0.005175/0.005175 sec, 0.00515/0.00515 sec, 0.005124/0.005124 sec, 0.004953/0.004953 sec, 0.046646/0.046646 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.8e-05/4.8e-05 sec )
[LOG] Total clause minimization time: 0.000287/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000178/0.000178 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000109/0.000109 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.530996 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.243243 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.212118/0 sec (0.009425/0 sec, 0.008071/0 sec, 0.007586/0 sec, 0.00831/0 sec, 0.008115/0 sec, 0.008528/0 sec, 0.008652/0 sec, 0.008362/0 sec, 0.008357/0 sec, 0.007953/0 sec, 0.008573/0 sec, 0.008548/0 sec, 0.008606/0 sec, 0.008904/0 sec, 0.0087/0 sec, 0.007633/0 sec, 0.031019/0 sec, 0.00348/0 sec, 0.002929/0 sec, 0.002657/0 sec, 0.002574/0 sec, 0.002657/0 sec, 0.002702/0 sec, 0.002649/0 sec, 0.002631/0 sec, 0.002698/0 sec, 0.002697/0 sec, 0.002635/0 sec, 0.002667/0 sec, 0.002756/0 sec, 0.002734/0 sec, 0.002743/0 sec, 0.002741/0 sec, 0.002826/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.024747/0 sec (0.000121/0.000121 sec, 0.000102/0.000102 sec, 0.000138/0.000138 sec, 0.000116/0.000116 sec, 0.000131/0.000131 sec, 0.000148/0.000148 sec, 0.000151/0.000151 sec, 9.5e-05/9.5e-05 sec, 0.000109/0.000109 sec, 0.000153/0.000153 sec, 0.000127/0.000127 sec, 0.000156/0.000156 sec, 0.000149/0.000149 sec, 0.000147/0.000147 sec, 0.000119/0.000119 sec, 0.000131/0.000131 sec, 0.022626/0.022626 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.8e-05/2.8e-05 sec )
[LOG] Total clause minimization time: 0.000216/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00013/0.00013 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.6e-05/8.6e-05 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.254537 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.772352 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.689144/1 sec (0.026674/0 sec, 0.027909/0 sec, 0.025397/0 sec, 0.028384/0 sec, 0.02881/0 sec, 0.027037/0 sec, 0.027071/0 sec, 0.025532/0 sec, 0.026159/0 sec, 0.025705/0 sec, 0.025996/0 sec, 0.027892/0 sec, 0.027997/0 sec, 0.027719/0 sec, 0.028091/0 sec, 0.029157/0 sec, 0.02549/0 sec, 0.026174/0 sec, 0.07961/0 sec, 0.009566/0 sec, 0.006279/0 sec, 0.005869/0 sec, 0.005782/0 sec, 0.006361/0 sec, 0.006433/1 sec, 0.006366/0 sec, 0.006146/0 sec, 0.006522/0 sec, 0.006372/0 sec, 0.006293/0 sec, 0.006152/0 sec, 0.006566/0 sec, 0.005918/0 sec, 0.006214/0 sec, 0.006324/0 sec, 0.006216/0 sec, 0.006318/0 sec, 0.006643/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.182523/0 sec (0.006735/0.006735 sec, 0.00689/0.00689 sec, 0.006355/0.006355 sec, 0.006396/0.006396 sec, 0.007134/0.007134 sec, 0.006754/0.006754 sec, 0.006695/0.006695 sec, 0.006237/0.006237 sec, 0.006951/0.006951 sec, 0.006955/0.006955 sec, 0.007122/0.007122 sec, 0.00712/0.00712 sec, 0.00647/0.00647 sec, 0.007035/0.007035 sec, 0.00719/0.00719 sec, 0.00698/0.00698 sec, 0.00686/0.00686 sec, 0.006662/0.006662 sec, 0.0599/0.0599 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.2e-05/8.2e-05 sec )
[LOG] Total clause minimization time: 0.000333/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000211/0.000211 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000122/0.000122 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.795704 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.95 sec (Real time) / 0.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.368699 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.318665/0 sec (0.011874/0 sec, 0.011416/0 sec, 0.011507/0 sec, 0.011224/0 sec, 0.01133/0 sec, 0.01151/0 sec, 0.01159/0 sec, 0.011667/0 sec, 0.011659/0 sec, 0.01171/0 sec, 0.011681/0 sec, 0.011899/0 sec, 0.011506/0 sec, 0.011267/0 sec, 0.01172/0 sec, 0.011321/0 sec, 0.011561/0 sec, 0.01189/0 sec, 0.040398/0 sec, 0.004909/0 sec, 0.003836/0 sec, 0.003735/0 sec, 0.003615/0 sec, 0.003647/0 sec, 0.003744/0 sec, 0.003729/0 sec, 0.003594/0 sec, 0.003475/0 sec, 0.003328/0 sec, 0.003463/0 sec, 0.003508/0 sec, 0.00369/0 sec, 0.003496/0 sec, 0.003537/0 sec, 0.003545/0 sec, 0.003547/0 sec, 0.003636/0 sec, 0.003901/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.032982/0 sec (0.000151/0.000151 sec, 0.000157/0.000157 sec, 0.000145/0.000145 sec, 0.000149/0.000149 sec, 0.000187/0.000187 sec, 0.000181/0.000181 sec, 0.000191/0.000191 sec, 0.000193/0.000193 sec, 0.000208/0.000208 sec, 0.000204/0.000204 sec, 0.00019/0.00019 sec, 0.000204/0.000204 sec, 0.000252/0.000252 sec, 0.000212/0.000212 sec, 0.000193/0.000193 sec, 0.000201/0.000201 sec, 0.000192/0.000192 sec, 0.000245/0.000245 sec, 0.029491/0.029491 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.6e-05/3.6e-05 sec )
[LOG] Total clause minimization time: 0.000274/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000187/0.000187 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.7e-05/8.7e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.382567 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.986614 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.873348/1 sec (0.034404/0 sec, 0.034875/0 sec, 0.031812/0 sec, 0.028176/0 sec, 0.038165/0 sec, 0.039055/0 sec, 0.030506/0 sec, 0.027857/0 sec, 0.038841/0 sec, 0.038252/0 sec, 0.03344/0 sec, 0.032772/0 sec, 0.030245/0 sec, 0.028647/0 sec, 0.027974/0 sec, 0.029148/0 sec, 0.026251/0 sec, 0.027426/0 sec, 0.030091/0 sec, 0.028237/0 sec, 0.092206/1 sec, 0.009077/0 sec, 0.006576/0 sec, 0.006406/0 sec, 0.006318/0 sec, 0.00812/0 sec, 0.007203/0 sec, 0.006436/0 sec, 0.006282/0 sec, 0.006548/0 sec, 0.00647/0 sec, 0.006188/0 sec, 0.00627/0 sec, 0.008083/0 sec, 0.008056/0 sec, 0.006812/0 sec, 0.00648/0 sec, 0.006385/0 sec, 0.006246/0 sec, 0.006344/0 sec, 0.006327/0 sec, 0.008341/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.223961/1 sec (0.008334/0.008334 sec, 0.006609/0.006609 sec, 0.008133/0.008133 sec, 0.007161/0.007161 sec, 0.008495/0.008495 sec, 0.008468/0.008468 sec, 0.007004/0.007004 sec, 0.007574/0.007574 sec, 0.008834/0.008834 sec, 0.007975/0.007975 sec, 0.007472/0.007472 sec, 0.008259/0.008259 sec, 0.008551/0.008551 sec, 0.00666/0.00666 sec, 0.006941/0.006941 sec, 0.007293/0.007293 sec, 0.007167/0.007167 sec, 0.006806/0.006806 sec, 0.006791/0.006791 sec, 0.007007/0.007007 sec, 0.072316/0.072316 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000111/0.000111 sec )
[LOG] Total clause minimization time: 0.000346/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000195/0.000195 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000151/0.000151 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.01893 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.17 sec (Real time) / 1.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.518781 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.466347/1 sec (0.018448/0 sec, 0.01462/0 sec, 0.01471/0 sec, 0.018216/0 sec, 0.016144/0 sec, 0.014307/0 sec, 0.017607/0 sec, 0.01468/0 sec, 0.017237/0 sec, 0.017822/0 sec, 0.019218/0 sec, 0.018218/0 sec, 0.017429/0 sec, 0.01506/0 sec, 0.016844/0 sec, 0.016582/0 sec, 0.014823/0 sec, 0.01548/0 sec, 0.018082/0 sec, 0.014793/0 sec, 0.045306/0 sec, 0.004309/0 sec, 0.0038/0 sec, 0.003735/0 sec, 0.00393/0 sec, 0.00452/0 sec, 0.004525/0 sec, 0.004672/1 sec, 0.004426/0 sec, 0.004518/0 sec, 0.004165/0 sec, 0.004142/0 sec, 0.004366/0 sec, 0.004445/0 sec, 0.00462/0 sec, 0.004519/0 sec, 0.004265/0 sec, 0.004401/0 sec, 0.004441/0 sec, 0.003795/0 sec, 0.003699/0 sec, 0.005428/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.115193/0 sec (0.004056/0.004056 sec, 0.003574/0.003574 sec, 0.003834/0.003834 sec, 0.004366/0.004366 sec, 0.003447/0.003447 sec, 0.003635/0.003635 sec, 0.003835/0.003835 sec, 0.003456/0.003456 sec, 0.004738/0.004738 sec, 0.004555/0.004555 sec, 0.004722/0.004722 sec, 0.004812/0.004812 sec, 0.003674/0.003674 sec, 0.003754/0.003754 sec, 0.004813/0.004813 sec, 0.003803/0.003803 sec, 0.003693/0.003693 sec, 0.004124/0.004124 sec, 0.004573/0.004573 sec, 0.003603/0.003603 sec, 0.034093/0.034093 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.3e-05/3.3e-05 sec )
[LOG] Total clause minimization time: 0.001787/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.2e-05/8.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001705/0.001705 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.538038 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 1.31232 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.17007/1 sec (0.034948/0 sec, 0.041258/0 sec, 0.043657/0 sec, 0.033777/0 sec, 0.036022/0 sec, 0.043588/0 sec, 0.032834/0 sec, 0.033029/0 sec, 0.041356/0 sec, 0.048905/0 sec, 0.045817/0 sec, 0.045297/0 sec, 0.033592/0 sec, 0.047212/1 sec, 0.036979/0 sec, 0.048678/0 sec, 0.036391/0 sec, 0.032393/0 sec, 0.03723/0 sec, 0.02999/0 sec, 0.038669/0 sec, 0.035339/0 sec, 0.114871/0 sec, 0.011466/0 sec, 0.007713/0 sec, 0.00758/0 sec, 0.007536/0 sec, 0.008767/0 sec, 0.009655/0 sec, 0.008328/0 sec, 0.007493/0 sec, 0.007647/0 sec, 0.00747/0 sec, 0.007569/0 sec, 0.008355/0 sec, 0.010006/0 sec, 0.008787/0 sec, 0.00772/0 sec, 0.007542/0 sec, 0.007583/0 sec, 0.007498/0 sec, 0.008842/0 sec, 0.009821/0 sec, 0.010659/0 sec, 0.009712/0 sec, 0.010488/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.285876/0 sec (0.008784/0.008784 sec, 0.010045/0.010045 sec, 0.007896/0.007896 sec, 0.008313/0.008313 sec, 0.010397/0.010397 sec, 0.009481/0.009481 sec, 0.008392/0.008392 sec, 0.007978/0.007978 sec, 0.008657/0.008657 sec, 0.010486/0.010486 sec, 0.010848/0.010848 sec, 0.008372/0.008372 sec, 0.008387/0.008387 sec, 0.011012/0.011012 sec, 0.009158/0.009158 sec, 0.009805/0.009805 sec, 0.008833/0.008833 sec, 0.007862/0.007862 sec, 0.007759/0.007759 sec, 0.008172/0.008172 sec, 0.007958/0.007958 sec, 0.008381/0.008381 sec, 0.08878/0.08878 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00012/0.00012 sec )
[LOG] Total clause minimization time: 0.000486/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000291/0.000291 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000195/0.000195 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.35071 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.50 sec (Real time) / 1.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.664487 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.584585/0 sec (0.018694/0 sec, 0.01972/0 sec, 0.018814/0 sec, 0.019667/0 sec, 0.014274/0 sec, 0.014286/0 sec, 0.014004/0 sec, 0.018392/0 sec, 0.018586/0 sec, 0.01703/0 sec, 0.014848/0 sec, 0.017077/0 sec, 0.017727/0 sec, 0.017228/0 sec, 0.017752/0 sec, 0.017691/0 sec, 0.017021/0 sec, 0.019302/0 sec, 0.018772/0 sec, 0.019522/0 sec, 0.018326/0 sec, 0.016964/0 sec, 0.064288/0 sec, 0.008086/0 sec, 0.005305/0 sec, 0.005819/0 sec, 0.005884/0 sec, 0.006015/0 sec, 0.005844/0 sec, 0.005238/0 sec, 0.005636/0 sec, 0.005828/0 sec, 0.005996/0 sec, 0.005996/0 sec, 0.005906/0 sec, 0.006014/0 sec, 0.005967/0 sec, 0.006224/0 sec, 0.005777/0 sec, 0.006085/0 sec, 0.005698/0 sec, 0.006165/0 sec, 0.005369/0 sec, 0.005287/0 sec, 0.005073/0 sec, 0.005388/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.050544/0 sec (0.000294/0.000294 sec, 0.00026/0.00026 sec, 0.00024/0.00024 sec, 0.000225/0.000225 sec, 0.000127/0.000127 sec, 0.000132/0.000132 sec, 0.00016/0.00016 sec, 0.000253/0.000253 sec, 0.000249/0.000249 sec, 0.000155/0.000155 sec, 0.000149/0.000149 sec, 0.000252/0.000252 sec, 0.000223/0.000223 sec, 0.000222/0.000222 sec, 0.000171/0.000171 sec, 0.000197/0.000197 sec, 0.000246/0.000246 sec, 0.000221/0.000221 sec, 0.000259/0.000259 sec, 0.000216/0.000216 sec, 0.000262/0.000262 sec, 0.000212/0.000212 sec, 0.045774/0.045774 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.5e-05/4.5e-05 sec )
[LOG] Total clause minimization time: 0.000274/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000192/0.000192 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.2e-05/8.2e-05 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.687594 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.85 sec (Real time) / 0.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 2.06589 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.85158/2 sec (0.046385/0 sec, 0.048654/0 sec, 0.050501/0 sec, 0.05938/0 sec, 0.060043/0 sec, 0.060827/0 sec, 0.064734/0 sec, 0.062874/0 sec, 0.058835/0 sec, 0.059316/0 sec, 0.058277/0 sec, 0.055658/0 sec, 0.057859/1 sec, 0.05616/0 sec, 0.058109/0 sec, 0.058086/0 sec, 0.054574/0 sec, 0.053644/0 sec, 0.056501/0 sec, 0.049531/0 sec, 0.058648/0 sec, 0.060804/0 sec, 0.059222/0 sec, 0.058179/0 sec, 0.164962/0 sec, 0.018176/0 sec, 0.011867/0 sec, 0.013149/0 sec, 0.011639/0 sec, 0.012482/0 sec, 0.012276/0 sec, 0.013387/1 sec, 0.012592/0 sec, 0.012376/0 sec, 0.012574/0 sec, 0.013476/0 sec, 0.012175/0 sec, 0.013463/0 sec, 0.01221/0 sec, 0.013766/0 sec, 0.01216/0 sec, 0.013552/0 sec, 0.012742/0 sec, 0.012829/0 sec, 0.012512/0 sec, 0.012607/0 sec, 0.01118/0 sec, 0.011877/0 sec, 0.012042/0 sec, 0.012709/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.419506/0 sec (0.01081/0.01081 sec, 0.012864/0.012864 sec, 0.012357/0.012357 sec, 0.013253/0.013253 sec, 0.013474/0.013474 sec, 0.01356/0.01356 sec, 0.013564/0.013564 sec, 0.013029/0.013029 sec, 0.012824/0.012824 sec, 0.012416/0.012416 sec, 0.012251/0.012251 sec, 0.010469/0.010469 sec, 0.012221/0.012221 sec, 0.012681/0.012681 sec, 0.013822/0.013822 sec, 0.011815/0.011815 sec, 0.011765/0.011765 sec, 0.012735/0.012735 sec, 0.012307/0.012307 sec, 0.012524/0.012524 sec, 0.012155/0.012155 sec, 0.013366/0.013366 sec, 0.013128/0.013128 sec, 0.012065/0.012065 sec, 0.117876/0.117876 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000175/0.000175 sec )
[LOG] Total clause minimization time: 0.000565/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000364/0.000364 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000201/0.000201 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.11857 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.29 sec (Real time) / 2.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.899194 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.789066/1 sec (0.021936/0 sec, 0.024948/0 sec, 0.024104/0 sec, 0.023841/0 sec, 0.022593/0 sec, 0.023518/0 sec, 0.02274/0 sec, 0.021405/0 sec, 0.019883/0 sec, 0.024358/1 sec, 0.024576/0 sec, 0.023474/0 sec, 0.025104/0 sec, 0.022726/0 sec, 0.020079/0 sec, 0.024266/0 sec, 0.02339/0 sec, 0.022561/0 sec, 0.022857/0 sec, 0.023565/0 sec, 0.024563/0 sec, 0.021464/0 sec, 0.02282/0 sec, 0.021203/0 sec, 0.073443/0 sec, 0.008332/0 sec, 0.006358/0 sec, 0.006629/0 sec, 0.00662/0 sec, 0.006722/0 sec, 0.006007/0 sec, 0.006681/0 sec, 0.006784/0 sec, 0.007133/0 sec, 0.005997/0 sec, 0.006539/0 sec, 0.006143/0 sec, 0.006817/0 sec, 0.006541/0 sec, 0.007012/0 sec, 0.006002/0 sec, 0.006405/0 sec, 0.006388/0 sec, 0.006418/0 sec, 0.006312/0 sec, 0.005941/0 sec, 0.006676/0 sec, 0.00627/0 sec, 0.00652/0 sec, 0.006402/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.058291/0 sec (0.000347/0.000347 sec, 0.00028/0.00028 sec, 0.000261/0.000261 sec, 0.000314/0.000314 sec, 0.00027/0.00027 sec, 0.000205/0.000205 sec, 0.000202/0.000202 sec, 0.000263/0.000263 sec, 0.000236/0.000236 sec, 0.000232/0.000232 sec, 0.000332/0.000332 sec, 0.000326/0.000326 sec, 0.000298/0.000298 sec, 0.000203/0.000203 sec, 0.000325/0.000325 sec, 0.000275/0.000275 sec, 0.000273/0.000273 sec, 0.000274/0.000274 sec, 0.000256/0.000256 sec, 0.000337/0.000337 sec, 0.000301/0.000301 sec, 0.000209/0.000209 sec, 0.000333/0.000333 sec, 0.000212/0.000212 sec, 0.051658/0.051658 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.9e-05/6.9e-05 sec )
[LOG] Total clause minimization time: 0.000251/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000155/0.000155 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.6e-05/9.6e-05 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.931717 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.08 sec (Real time) / 1.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.563605 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 36 new AND gates.
[LOG] Size before ABC: 47 AND gates.
[LOG] Size after ABC: 35 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.534098/0 sec (0.046806/0 sec, 0.04939/0 sec, 0.055803/0 sec, 0.025386/0 sec, 0.060831/0 sec, 0.042298/0 sec, 0.039387/0 sec, 0.034967/0 sec, 0.042386/0 sec, 0.029342/0 sec, 0.066741/0 sec, 0.040761/0 sec )
[LOG] Nr of iterations: 65 (8, 10, 4, 2, 6, 6, 7, 9, 2, 1, 5, 5 )
[LOG] Total clause computation time: 0.234344/0 sec (0.026286/0.026286 sec, 0.020897/0.020897 sec, 0.024025/0.024025 sec, 0.014181/0.014181 sec, 0.030727/0.030727 sec, 0.020204/0.020204 sec, 0.018476/0.018476 sec, 0.013925/0.013925 sec, 0.015789/0.015789 sec, 4.6e-05/4.6e-05 sec, 0.032326/0.032326 sec, 0.017462/0.017462 sec )
[LOG] Total clause minimization time: 0.278045/0 sec (0.018143/0.018143 sec, 0.02618/0.02618 sec, 0.029332/0.029332 sec, 0.009137/0.009137 sec, 0.027833/0.027833 sec, 0.01973/0.01973 sec, 0.019558/0.019558 sec, 0.019553/0.019553 sec, 0.025446/0.025446 sec, 0.028013/0.028013 sec, 0.033138/0.033138 sec, 0.021982/0.021982 sec )
[LOG] Total clause size reduction: 943 --> 94 (224 --> 11, 279 --> 16, 90 --> 5, 29 --> 0, 140 --> 7, 135 --> 9, 11 --> 11, 16 --> 16, 3 --> 3, 0 --> 0, 7 --> 7, 9 --> 9 )
[LOG] Average clause size reduction: 14.5077 --> 1.44615 (28 --> 1.375, 27.9 --> 1.6, 22.5 --> 1.25, 14.5 --> 0, 23.3333 --> 1.16667, 22.5 --> 1.5, 1.57143 --> 1.57143, 1.77778 --> 1.77778, 1.5 --> 1.5, 0 --> 0, 1.4 --> 1.4, 1.8 --> 1.8 )
[LOG] Overall execution time: 0.566041 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.73 sec (Real time) / 0.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 201 5 21 1 170
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 1.45255 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 78 new AND gates.
[LOG] Size before ABC: 108 AND gates.
[LOG] Size after ABC: 78 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.37173/2 sec (0.089983/1 sec, 0.083685/0 sec, 0.09478/0 sec, 0.089333/0 sec, 0.099797/0 sec, 0.127836/0 sec, 0.081397/0 sec, 0.090292/0 sec, 0.099325/0 sec, 0.109077/0 sec, 0.106709/1 sec, 0.096981/0 sec, 0.103784/0 sec, 0.098746/0 sec )
[LOG] Nr of iterations: 116 (9, 12, 7, 6, 8, 17, 5, 8, 10, 6, 5, 3, 16, 4 )
[LOG] Total clause computation time: 0.583433/2 sec (0.056265/0.056265 sec, 0.035501/0.035501 sec, 0.043734/0.043734 sec, 0.040974/0.040974 sec, 0.048193/0.048193 sec, 0.057195/0.057195 sec, 0.039778/0.039778 sec, 0.035794/0.035794 sec, 0.044808/0.044808 sec, 0.047187/0.047187 sec, 0.040401/0.040401 sec, 0.030146/0.030146 sec, 0.031586/0.031586 sec, 0.031871/0.031871 sec )
[LOG] Total clause minimization time: 0.739763/0 sec (0.029751/0.029751 sec, 0.043951/0.043951 sec, 0.047099/0.047099 sec, 0.044508/0.044508 sec, 0.047554/0.047554 sec, 0.065673/0.065673 sec, 0.037507/0.037507 sec, 0.052172/0.052172 sec, 0.051731/0.051731 sec, 0.059184/0.059184 sec, 0.063364/0.063364 sec, 0.064068/0.064068 sec, 0.069069/0.069069 sec, 0.064132/0.064132 sec )
[LOG] Total clause size reduction: 2047 --> 245 (296 --> 16, 396 --> 25, 210 --> 10, 170 --> 9, 231 --> 33, 512 --> 37, 124 --> 7, 16 --> 16, 22 --> 22, 10 --> 10, 9 --> 9, 7 --> 7, 37 --> 37, 7 --> 7 )
[LOG] Average clause size reduction: 17.6466 --> 2.11207 (32.8889 --> 1.77778, 33 --> 2.08333, 30 --> 1.42857, 28.3333 --> 1.5, 28.875 --> 4.125, 30.1176 --> 2.17647, 24.8 --> 1.4, 2 --> 2, 2.2 --> 2.2, 1.66667 --> 1.66667, 1.8 --> 1.8, 2.33333 --> 2.33333, 2.3125 --> 2.3125, 1.75 --> 1.75 )
[LOG] Overall execution time: 1.45547 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.63 sec (Real time) / 1.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.38 sec (Real time) / 0.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 284 6 24 1 247
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 10.3612 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 119 new AND gates.
[LOG] Size before ABC: 179 AND gates.
[LOG] Size after ABC: 119 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.1655/10 sec (0.203619/0 sec, 0.182136/0 sec, 0.166961/0 sec, 0.14281/0 sec, 0.157948/1 sec, 0.250411/0 sec, 0.3713/0 sec, 0.236079/0 sec, 0.192219/1 sec, 1.90755/2 sec, 0.912143/0 sec, 0.699951/1 sec, 0.845756/1 sec, 0.898356/1 sec, 1.25618/1 sec, 0.793904/1 sec, 0.210498/0 sec, 0.737696/1 sec )
[LOG] Nr of iterations: 179 (10, 14, 6, 8, 11, 12, 13, 24, 7, 9, 11, 5, 7, 6, 4, 3, 23, 6 )
[LOG] Total clause computation time: 1.65209/2 sec (0.109186/0.109186 sec, 0.089706/0.089706 sec, 0.075819/0.075819 sec, 0.062965/0.062965 sec, 0.060342/0.060342 sec, 0.120651/0.120651 sec, 0.180327/0.180327 sec, 0.101454/0.101454 sec, 0.084494/0.084494 sec, 0.103411/0.103411 sec, 0.096232/0.096232 sec, 0.070199/0.070199 sec, 0.075991/0.075991 sec, 0.051656/0.051656 sec, 0.136803/0.136803 sec, 0.108601/0.108601 sec, 0.068551/0.068551 sec, 0.055703/0.055703 sec )
[LOG] Total clause minimization time: 8.40258/8 sec (0.086895/0.086895 sec, 0.086352/0.086352 sec, 0.08397/0.08397 sec, 0.072967/0.072967 sec, 0.090395/0.090395 sec, 0.12164/0.12164 sec, 0.182112/0.182112 sec, 0.126564/0.126564 sec, 0.100903/0.100903 sec, 1.79999/1.79999 sec, 0.810572/0.810572 sec, 0.625149/0.625149 sec, 0.764697/0.764697 sec, 0.841892/0.841892 sec, 1.11491/1.11491 sec, 0.680583/0.680583 sec, 0.136027/0.136027 sec, 0.676965/0.676965 sec )
[LOG] Total clause size reduction: 3888 --> 510 (387 --> 23, 546 --> 44, 205 --> 6, 280 --> 12, 390 --> 33, 418 --> 67, 444 --> 69, 828 --> 66, 210 --> 11, 23 --> 23, 30 --> 30, 6 --> 6, 12 --> 12, 10 --> 10, 12 --> 11, 10 --> 10, 66 --> 66, 11 --> 11 )
[LOG] Average clause size reduction: 21.7207 --> 2.84916 (38.7 --> 2.3, 39 --> 3.14286, 34.1667 --> 1, 35 --> 1.5, 35.4545 --> 3, 34.8333 --> 5.58333, 34.1538 --> 5.30769, 34.5 --> 2.75, 30 --> 1.57143, 2.55556 --> 2.55556, 2.72727 --> 2.72727, 1.2 --> 1.2, 1.71429 --> 1.71429, 1.66667 --> 1.66667, 3 --> 2.75, 3.33333 --> 3.33333, 2.86957 --> 2.86957, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 10.3656 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.56 sec (Real time) / 10.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.69 sec (Real time) / 0.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 364 7 27 1 321
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 62.9579 sec CPU time.
[LOG] Relation determinization time: 63 sec real time.
[LOG] Final circuit size: 172 new AND gates.
[LOG] Size before ABC: 270 AND gates.
[LOG] Size after ABC: 172 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 62.4374/63 sec (0.582544/1 sec, 0.465875/0 sec, 0.391959/1 sec, 0.34111/0 sec, 0.388117/1 sec, 0.367654/0 sec, 0.592145/1 sec, 0.673642/0 sec, 0.600183/1 sec, 0.471667/0 sec, 8.32812/9 sec, 4.32045/4 sec, 5.6274/6 sec, 4.00399/4 sec, 4.27776/4 sec, 9.5711/9 sec, 4.46263/5 sec, 7.33718/7 sec, 1.59018/2 sec, 8.04367/8 sec )
[LOG] Nr of iterations: 229 (11, 20, 7, 7, 7, 6, 19, 13, 35, 5, 10, 15, 6, 6, 6, 5, 9, 4, 34, 4 )
[LOG] Total clause computation time: 3.7332/5 sec (0.372391/0.372391 sec, 0.195748/0.195748 sec, 0.222503/0.222503 sec, 0.172201/0.172201 sec, 0.201028/0.201028 sec, 0.168327/0.168327 sec, 0.313056/0.313056 sec, 0.3075/0.3075 sec, 0.272921/0.272921 sec, 0.249963/0.249963 sec, 0.198387/0.198387 sec, 0.196763/0.196763 sec, 0.119093/0.119093 sec, 0.109799/0.109799 sec, 0.104233/0.104233 sec, 0.09341/0.09341 sec, 0.113103/0.113103 sec, 0.080495/0.080495 sec, 0.136971/0.136971 sec, 0.105309/0.105309 sec )
[LOG] Total clause minimization time: 58.4492/57 sec (0.196392/0.196392 sec, 0.25518/0.25518 sec, 0.154815/0.154815 sec, 0.15431/0.15431 sec, 0.173046/0.173046 sec, 0.185271/0.185271 sec, 0.263576/0.263576 sec, 0.350809/0.350809 sec, 0.307742/0.307742 sec, 0.206115/0.206115 sec, 8.12007/8.12007 sec, 4.11189/4.11189 sec, 5.49864/5.49864 sec, 3.88507/3.88507 sec, 4.16372/4.16372 sec, 9.46688/9.46688 sec, 4.33807/4.33807 sec, 7.24706/7.24706 sec, 1.44143/1.44143 sec, 7.92914/7.92914 sec )
[LOG] Total clause size reduction: 5432 --> 680 (480 --> 32, 893 --> 84, 276 --> 8, 270 --> 10, 264 --> 9, 215 --> 8, 756 --> 89, 492 --> 54, 1360 --> 109, 156 --> 7, 32 --> 32, 57 --> 57, 8 --> 8, 10 --> 10, 9 --> 9, 8 --> 8, 23 --> 23, 7 --> 7, 109 --> 109, 7 --> 7 )
[LOG] Average clause size reduction: 23.7205 --> 2.96943 (43.6364 --> 2.90909, 44.65 --> 4.2, 39.4286 --> 1.14286, 38.5714 --> 1.42857, 37.7143 --> 1.28571, 35.8333 --> 1.33333, 39.7895 --> 4.68421, 37.8462 --> 4.15385, 38.8571 --> 3.11429, 31.2 --> 1.4, 3.2 --> 3.2, 3.8 --> 3.8, 1.33333 --> 1.33333, 1.66667 --> 1.66667, 1.5 --> 1.5, 1.6 --> 1.6, 2.55556 --> 2.55556, 1.75 --> 1.75, 3.20588 --> 3.20588, 1.75 --> 1.75 )
[LOG] Overall execution time: 62.9638 sec CPU time.
[LOG] Overall execution time: 63 sec real time.
Synthesis time: 63.27 sec (Real time) / 62.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.82 sec (Real time) / 0.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 462 8 30 1 414
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 376.249 sec CPU time.
[LOG] Relation determinization time: 377 sec real time.
[LOG] Final circuit size: 348 new AND gates.
[LOG] Size before ABC: 644 AND gates.
[LOG] Size after ABC: 347 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 375.273/376 sec (0.599731/1 sec, 0.664627/0 sec, 0.830018/1 sec, 0.677544/1 sec, 0.616152/0 sec, 5.38762/6 sec, 0.796759/1 sec, 0.923132/1 sec, 9.44995/9 sec, 28.015/28 sec, 21.662/22 sec, 26.0107/26 sec, 25.276/25 sec, 18.8956/19 sec, 19.0522/19 sec, 23.8521/24 sec, 24.0831/24 sec, 28.0821/28 sec, 24.3161/25 sec, 22.0647/22 sec, 23.511/23 sec, 24.9142/25 sec, 21.8382/22 sec, 23.7544/24 sec )
[LOG] Nr of iterations: 391 (7, 7, 25, 13, 7, 11, 7, 11, 29, 60, 20, 15, 6, 6, 18, 12, 5, 7, 6, 10, 27, 51, 18, 13 )
[LOG] Total clause computation time: 14.7394/12 sec (0.335407/0.335407 sec, 0.350381/0.350381 sec, 0.465233/0.465233 sec, 0.350385/0.350385 sec, 0.283862/0.283862 sec, 0.219928/0.219928 sec, 0.376109/0.376109 sec, 0.581138/0.581138 sec, 0.30908/0.30908 sec, 1.7809/1.7809 sec, 0.602971/0.602971 sec, 0.571851/0.571851 sec, 0.175573/0.175573 sec, 0.821796/0.821796 sec, 0.217648/0.217648 sec, 0.197945/0.197945 sec, 0.174462/0.174462 sec, 0.143711/0.143711 sec, 0.153839/0.153839 sec, 0.774882/0.774882 sec, 0.720336/0.720336 sec, 4.50354/4.50354 sec, 0.205922/0.205922 sec, 0.422477/0.422477 sec )
[LOG] Total clause minimization time: 360.02/364 sec (0.245995/0.245995 sec, 0.29217/0.29217 sec, 0.340732/0.340732 sec, 0.305222/0.305222 sec, 0.30867/0.30867 sec, 5.14692/5.14692 sec, 0.399872/0.399872 sec, 0.316849/0.316849 sec, 9.11257/9.11257 sec, 26.1896/26.1896 sec, 21.0294/21.0294 sec, 25.4063/25.4063 sec, 25.0877/25.0877 sec, 18.0554/18.0554 sec, 18.8182/18.8182 sec, 23.6375/23.6375 sec, 23.8941/23.8941 sec, 27.9233/27.9233 sec, 24.1476/24.1476 sec, 21.2729/21.2729 sec, 22.7712/22.7712 sec, 20.3841/20.3841 sec, 21.616/21.616 sec, 23.3176/23.3176 sec )
[LOG] Total clause size reduction: 10167 --> 1541 (324 --> 11, 318 --> 17, 1248 --> 76, 612 --> 36, 300 --> 9, 490 --> 32, 288 --> 11, 470 --> 41, 1288 --> 135, 2655 --> 410, 836 --> 61, 602 --> 58, 11 --> 11, 17 --> 17, 48 --> 48, 36 --> 36, 7 --> 7, 14 --> 14, 11 --> 9, 41 --> 41, 127 --> 120, 319 --> 236, 54 --> 54, 51 --> 51 )
[LOG] Average clause size reduction: 26.0026 --> 3.94118 (46.2857 --> 1.57143, 45.4286 --> 2.42857, 49.92 --> 3.04, 47.0769 --> 2.76923, 42.8571 --> 1.28571, 44.5455 --> 2.90909, 41.1429 --> 1.57143, 42.7273 --> 3.72727, 44.4138 --> 4.65517, 44.25 --> 6.83333, 41.8 --> 3.05, 40.1333 --> 3.86667, 1.83333 --> 1.83333, 2.83333 --> 2.83333, 2.66667 --> 2.66667, 3 --> 3, 1.4 --> 1.4, 2 --> 2, 1.83333 --> 1.5, 4.1 --> 4.1, 4.7037 --> 4.44444, 6.2549 --> 4.62745, 3 --> 3, 3.92308 --> 3.92308 )
[LOG] Overall execution time: 376.258 sec CPU time.
[LOG] Overall execution time: 377 sec real time.
Synthesis time: 377.20 sec (Real time) / 374.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.60 sec (Real time) / 1.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 685 9 33 1 632
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 483.255 sec CPU time.
[LOG] Relation determinization time: 485 sec real time.
[LOG] Final circuit size: 470 new AND gates.
[LOG] Size before ABC: 903 AND gates.
[LOG] Size after ABC: 470 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 481.869/483 sec (0.889923/1 sec, 0.998258/1 sec, 1.5331/2 sec, 1.02432/1 sec, 1.00631/1 sec, 1.02624/1 sec, 7.41957/7 sec, 1.10363/1 sec, 1.2701/2 sec, 20.2708/20 sec, 27.2743/27 sec, 24.4323/25 sec, 29.0108/29 sec, 34.5749/35 sec, 22.7247/22 sec, 26.7078/27 sec, 23.1212/23 sec, 32.625/33 sec, 32.8162/33 sec, 29.7151/30 sec, 27.8399/28 sec, 21.25/21 sec, 23.0708/23 sec, 27.1068/27 sec, 35.8709/36 sec, 27.1861/27 sec )
[LOG] Nr of iterations: 514 (6, 4, 25, 10, 8, 12, 7, 8, 26, 34, 55, 61, 23, 5, 3, 23, 9, 6, 6, 6, 7, 25, 30, 39, 57, 19 )
[LOG] Total clause computation time: 22.5852/21 sec (0.47489/0.47489 sec, 0.490654/0.490654 sec, 0.511579/0.511579 sec, 0.490077/0.490077 sec, 0.45293/0.45293 sec, 0.430027/0.430027 sec, 0.425291/0.425291 sec, 0.445677/0.445677 sec, 0.63908/0.63908 sec, 0.442975/0.442975 sec, 2.13144/2.13144 sec, 0.850733/0.850733 sec, 1.36272/1.36272 sec, 4.70397/4.70397 sec, 1.01007/1.01007 sec, 0.361835/0.361835 sec, 0.25919/0.25919 sec, 0.204624/0.204624 sec, 0.196056/0.196056 sec, 0.193756/0.193756 sec, 0.230897/0.230897 sec, 1.06909/1.06909 sec, 0.825308/0.825308 sec, 0.363579/0.363579 sec, 2.90161/2.90161 sec, 1.11718/1.11718 sec )
[LOG] Total clause minimization time: 458.51/461 sec (0.389574/0.389574 sec, 0.479201/0.479201 sec, 0.985653/0.985653 sec, 0.500444/0.500444 sec, 0.52039/0.52039 sec, 0.563352/0.563352 sec, 6.96585/6.96585 sec, 0.625059/0.625059 sec, 0.593836/0.593836 sec, 19.7916/19.7916 sec, 25.0859/25.0859 sec, 23.5268/23.5268 sec, 27.6041/27.6041 sec, 29.8541/29.8541 sec, 21.6944/21.6944 sec, 26.3243/26.3243 sec, 22.8416/22.8416 sec, 32.4019/32.4019 sec, 32.5993/32.5993 sec, 29.503/29.503 sec, 27.5884/27.5884 sec, 20.1571/20.1571 sec, 22.2185/22.2185 sec, 26.7156/26.7156 sec, 32.9357/32.9357 sec, 26.0447/26.0447 sec )
[LOG] Total clause size reduction: 14187 --> 2106 (290 --> 8, 171 --> 8, 1344 --> 73, 495 --> 12, 378 --> 13, 583 --> 40, 312 --> 9, 357 --> 12, 1250 --> 115, 1617 --> 174, 2592 --> 279, 2820 --> 356, 1012 --> 104, 8 --> 8, 8 --> 8, 66 --> 66, 12 --> 12, 9 --> 9, 11 --> 11, 9 --> 9, 12 --> 12, 115 --> 114, 150 --> 143, 155 --> 132, 329 --> 297, 82 --> 82 )
[LOG] Average clause size reduction: 27.6012 --> 4.09728 (48.3333 --> 1.33333, 42.75 --> 2, 53.76 --> 2.92, 49.5 --> 1.2, 47.25 --> 1.625, 48.5833 --> 3.33333, 44.5714 --> 1.28571, 44.625 --> 1.5, 48.0769 --> 4.42308, 47.5588 --> 5.11765, 47.1273 --> 5.07273, 46.2295 --> 5.83607, 44 --> 4.52174, 1.6 --> 1.6, 2.66667 --> 2.66667, 2.86957 --> 2.86957, 1.33333 --> 1.33333, 1.5 --> 1.5, 1.83333 --> 1.83333, 1.5 --> 1.5, 1.71429 --> 1.71429, 4.6 --> 4.56, 5 --> 4.76667, 3.97436 --> 3.38462, 5.77193 --> 5.21053, 4.31579 --> 4.31579 )
[LOG] Overall execution time: 483.266 sec CPU time.
[LOG] Overall execution time: 485 sec real time.
Synthesis time: 484.39 sec (Real time) / 480.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.42 sec (Real time) / 3.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 851 10 35 1 793
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 601.704 sec CPU time.
[LOG] Relation determinization time: 603 sec real time.
[LOG] Final circuit size: 645 new AND gates.
[LOG] Size before ABC: 1233 AND gates.
[LOG] Size after ABC: 645 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 599.87/599 sec (1.0258/1 sec, 1.13629/1 sec, 1.20656/1 sec, 1.18783/1 sec, 9.01326/10 sec, 1.24342/1 sec, 13.6282/13 sec, 1.25381/2 sec, 20.6219/20 sec, 1.29966/2 sec, 24.1674/24 sec, 15.591/15 sec, 19.0709/19 sec, 21.2393/21 sec, 27.313/27 sec, 24.7191/25 sec, 27.636/28 sec, 23.4694/23 sec, 50.1993/51 sec, 47.0894/47 sec, 51.645/51 sec, 30.6137/31 sec, 28.9793/29 sec, 22.6886/23 sec, 24.1434/24 sec, 37.3329/37 sec, 25.6378/25 sec, 46.7178/47 sec )
[LOG] Nr of iterations: 621 (5, 9, 28, 10, 10, 8, 9, 8, 19, 7, 37, 81, 99, 12, 4, 6, 26, 9, 7, 7, 8, 7, 17, 6, 34, 57, 82, 9 )
[LOG] Total clause computation time: 68.2374/65 sec (0.489606/0.489606 sec, 0.537238/0.537238 sec, 0.538104/0.538104 sec, 0.4875/0.4875 sec, 0.491308/0.491308 sec, 0.511018/0.511018 sec, 0.519396/0.519396 sec, 0.485734/0.485734 sec, 1.00812/1.00812 sec, 0.508468/0.508468 sec, 0.628381/0.628381 sec, 1.61011/1.61011 sec, 1.73569/1.73569 sec, 1.97693/1.97693 sec, 0.95116/0.95116 sec, 1.49033/1.49033 sec, 0.427501/0.427501 sec, 0.2893/0.2893 sec, 0.934291/0.934291 sec, 1.62477/1.62477 sec, 1.11978/1.11978 sec, 0.286828/0.286828 sec, 1.5213/1.5213 sec, 0.264034/0.264034 sec, 1.57585/1.57585 sec, 19.7114/19.7114 sec, 1.83021/1.83021 sec, 24.6831/24.6831 sec )
[LOG] Total clause minimization time: 530.572/533 sec (0.505217/0.505217 sec, 0.556012/0.556012 sec, 0.634547/0.634547 sec, 0.663544/0.663544 sec, 8.48086/8.48086 sec, 0.68831/0.68831 sec, 13.0667/13.0667 sec, 0.727867/0.727867 sec, 19.5671/19.5671 sec, 0.747244/0.747244 sec, 23.4854/23.4854 sec, 13.9018/13.9018 sec, 17.2457/17.2457 sec, 19.2219/19.2219 sec, 26.3382/26.3382 sec, 23.2014/23.2014 sec, 27.1782/27.1782 sec, 23.1548/23.1548 sec, 49.2394/49.2394 sec, 45.4364/45.4364 sec, 50.4999/50.4999 sec, 30.3013/30.3013 sec, 27.43/27.43 sec, 22.3978/22.3978 sec, 22.5405/22.5405 sec, 17.5863/17.5863 sec, 23.7682/23.7682 sec, 22.0075/22.0075 sec )
[LOG] Total clause size reduction: 18623 --> 2989 (248 --> 7, 488 --> 26, 1620 --> 85, 531 --> 12, 522 --> 25, 399 --> 12, 448 --> 13, 385 --> 11, 972 --> 96, 318 --> 10, 1872 --> 229, 4080 --> 520, 4900 --> 651, 539 --> 59, 7 --> 7, 18 --> 18, 77 --> 77, 12 --> 12, 13 --> 13, 12 --> 12, 13 --> 13, 11 --> 11, 88 --> 88, 10 --> 10, 208 --> 180, 302 --> 273, 485 --> 474, 45 --> 45 )
[LOG] Average clause size reduction: 29.9887 --> 4.8132 (49.6 --> 1.4, 54.2222 --> 2.88889, 57.8571 --> 3.03571, 53.1 --> 1.2, 52.2 --> 2.5, 49.875 --> 1.5, 49.7778 --> 1.44444, 48.125 --> 1.375, 51.1579 --> 5.05263, 45.4286 --> 1.42857, 50.5946 --> 6.18919, 50.3704 --> 6.41975, 49.4949 --> 6.57576, 44.9167 --> 4.91667, 1.75 --> 1.75, 3 --> 3, 2.96154 --> 2.96154, 1.33333 --> 1.33333, 1.85714 --> 1.85714, 1.71429 --> 1.71429, 1.625 --> 1.625, 1.57143 --> 1.57143, 5.17647 --> 5.17647, 1.66667 --> 1.66667, 6.11765 --> 5.29412, 5.29825 --> 4.78947, 5.91463 --> 5.78049, 5 --> 5 )
[LOG] Overall execution time: 601.716 sec CPU time.
[LOG] Overall execution time: 603 sec real time.
Synthesis time: 603.09 sec (Real time) / 597.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.50 sec (Real time) / 4.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1068 11 37 1 1006
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 991.971 sec CPU time.
[LOG] Relation determinization time: 995 sec real time.
[LOG] Final circuit size: 630 new AND gates.
[LOG] Size before ABC: 1250 AND gates.
[LOG] Size after ABC: 630 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 985.43/989 sec (2.26225/3 sec, 2.11602/2 sec, 8.49098/8 sec, 19.6651/20 sec, 36.1122/36 sec, 19.3996/20 sec, 17.2605/17 sec, 14.943/15 sec, 19.2266/19 sec, 19.7197/20 sec, 31.4078/31 sec, 13.9631/14 sec, 19.7211/20 sec, 28.1221/28 sec, 72.0606/73 sec, 41.1373/41 sec, 59.5834/60 sec, 59.3941/59 sec, 42.2269/43 sec, 44.8133/44 sec, 34.5596/35 sec, 41.9682/42 sec, 51.4788/52 sec, 30.7608/31 sec, 40.7843/41 sec, 34.0701/34 sec, 34.6758/35 sec, 57.3956/57 sec, 51.7315/52 sec, 36.3799/37 sec )
[LOG] Nr of iterations: 742 (6, 4, 44, 15, 6, 11, 7, 12, 17, 8, 24, 11, 115, 87, 34, 5, 3, 43, 11, 5, 9, 6, 11, 16, 6, 22, 8, 112, 54, 30 )
[LOG] Total clause computation time: 77.0193/77 sec (0.953895/0.953895 sec, 0.950655/0.950655 sec, 1.23765/1.23765 sec, 0.961407/0.961407 sec, 0.764437/0.764437 sec, 0.731018/0.731018 sec, 0.891431/0.891431 sec, 0.755094/0.755094 sec, 2.07911/2.07911 sec, 0.845435/0.845435 sec, 1.38833/1.38833 sec, 0.764159/0.764159 sec, 2.43618/2.43618 sec, 3.23035/3.23035 sec, 1.79588/1.79588 sec, 2.44171/2.44171 sec, 36.3256/36.3256 sec, 1.40654/1.40654 sec, 0.850066/0.850066 sec, 0.823521/0.823521 sec, 0.865016/0.865016 sec, 0.821006/0.821006 sec, 0.825961/0.825961 sec, 3.06184/3.06184 sec, 0.732535/0.732535 sec, 2.8349/2.8349 sec, 1.15707/1.15707 sec, 1.33332/1.33332 sec, 2.05837/2.05837 sec, 1.69684/1.69684 sec )
[LOG] Total clause minimization time: 905.778/911 sec (1.23603/1.23603 sec, 1.06851/1.06851 sec, 7.14696/7.14696 sec, 18.6062/18.6062 sec, 35.2474/35.2474 sec, 18.5923/18.5923 sec, 16.2846/16.2846 sec, 14.0948/14.0948 sec, 17.0377/17.0377 sec, 18.7762/18.7762 sec, 29.9228/29.9228 sec, 13.1125/13.1125 sec, 17.0946/17.0946 sec, 24.732/24.732 sec, 70.151/70.151 sec, 38.6438/38.6438 sec, 23.2064/23.2064 sec, 57.9037/57.9037 sec, 41.3153/41.3153 sec, 43.9283/43.9283 sec, 33.6308/33.6308 sec, 41.0848/41.0848 sec, 50.5874/50.5874 sec, 27.6295/27.6295 sec, 39.9926/39.9926 sec, 31.1584/31.1584 sec, 33.4626/33.4626 sec, 55.9306/55.9306 sec, 49.5942/49.5942 sec, 34.6061/34.6061 sec )
[LOG] Total clause size reduction: 23599 --> 3160 (335 --> 9, 198 --> 10, 2795 --> 149, 896 --> 38, 315 --> 6, 620 --> 17, 366 --> 7, 660 --> 18, 944 --> 91, 406 --> 12, 1311 --> 165, 560 --> 21, 6270 --> 702, 4644 --> 524, 1749 --> 141, 9 --> 9, 10 --> 10, 149 --> 147, 15 --> 15, 6 --> 6, 14 --> 14, 7 --> 7, 18 --> 18, 91 --> 91, 9 --> 9, 155 --> 141, 14 --> 14, 679 --> 444, 236 --> 207, 118 --> 118 )
[LOG] Average clause size reduction: 31.8046 --> 4.25876 (55.8333 --> 1.5, 49.5 --> 2.5, 63.5227 --> 3.38636, 59.7333 --> 2.53333, 52.5 --> 1, 56.3636 --> 1.54545, 52.2857 --> 1, 55 --> 1.5, 55.5294 --> 5.35294, 50.75 --> 1.5, 54.625 --> 6.875, 50.9091 --> 1.90909, 54.5217 --> 6.10435, 53.3793 --> 6.02299, 51.4412 --> 4.14706, 1.8 --> 1.8, 3.33333 --> 3.33333, 3.46512 --> 3.4186, 1.36364 --> 1.36364, 1.2 --> 1.2, 1.55556 --> 1.55556, 1.16667 --> 1.16667, 1.63636 --> 1.63636, 5.6875 --> 5.6875, 1.5 --> 1.5, 7.04545 --> 6.40909, 1.75 --> 1.75, 6.0625 --> 3.96429, 4.37037 --> 3.83333, 3.93333 --> 3.93333 )
[LOG] Overall execution time: 991.999 sec CPU time.
[LOG] Overall execution time: 995 sec real time.
Synthesis time: 994.81 sec (Real time) / 984.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.45 sec (Real time) / 6.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1103 12 40 1 1036
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 1042.85 sec CPU time.
[LOG] Relation determinization time: 1046 sec real time.
[LOG] Final circuit size: 905 new AND gates.
[LOG] Size before ABC: 1788 AND gates.
[LOG] Size after ABC: 905 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1040.64/1043 sec (1.23227/1 sec, 1.30727/1 sec, 3.8172/4 sec, 20.5014/21 sec, 18.841/19 sec, 16.6915/16 sec, 25.3232/26 sec, 13.6654/13 sec, 16.5482/17 sec, 16.2286/16 sec, 15.5949/16 sec, 15.5595/16 sec, 14.1608/14 sec, 37.7604/38 sec, 64.176/64 sec, 19.3086/19 sec, 64.167/65 sec, 35.0521/35 sec, 54.9176/55 sec, 40.4215/41 sec, 34.9609/35 sec, 44.9484/45 sec, 50.913/51 sec, 72.5508/72 sec, 29.685/30 sec, 48.3974/49 sec, 26.0472/26 sec, 22.2884/22 sec, 41.0692/41 sec, 27.3338/28 sec, 35.0934/35 sec, 32.5657/33 sec, 39.5135/39 sec, 39.9964/40 sec )
[LOG] Nr of iterations: 888 (7, 27, 32, 9, 15, 10, 10, 8, 17, 7, 44, 14, 7, 139, 43, 48, 30, 4, 26, 28, 8, 13, 9, 8, 7, 16, 6, 40, 12, 6, 135, 40, 36, 27 )
[LOG] Total clause computation time: 93.899/93 sec (0.513721/0.513721 sec, 0.590735/0.590735 sec, 0.67963/0.67963 sec, 0.61909/0.61909 sec, 0.600294/0.600294 sec, 0.530357/0.530357 sec, 0.556093/0.556093 sec, 0.527249/0.527249 sec, 1.59069/1.59069 sec, 0.570269/0.570269 sec, 0.938856/0.938856 sec, 0.542569/0.542569 sec, 0.550873/0.550873 sec, 3.79713/3.79713 sec, 2.08609/2.08609 sec, 1.89994/1.89994 sec, 1.57745/1.57745 sec, 1.06147/1.06147 sec, 16.5184/16.5184 sec, 1.35535/1.35535 sec, 7.21172/7.21172 sec, 0.878511/0.878511 sec, 0.480244/0.480244 sec, 3.40367/3.40367 sec, 2.96047/2.96047 sec, 21.6998/21.6998 sec, 3.91604/3.91604 sec, 2.09102/2.09102 sec, 0.464203/0.464203 sec, 0.722063/0.722063 sec, 2.38981/2.38981 sec, 3.3574/3.3574 sec, 6.11851/6.11851 sec, 1.09926/1.09926 sec )
[LOG] Total clause minimization time: 945.06/949 sec (0.675351/0.675351 sec, 0.65536/0.65536 sec, 3.08693/3.08693 sec, 19.8365/19.8365 sec, 18.1876/18.1876 sec, 16.103/16.103 sec, 24.7164/24.7164 sec, 13.0853/13.0853 sec, 14.8979/14.8979 sec, 15.601/15.601 sec, 14.5884/14.5884 sec, 14.958/14.958 sec, 13.5602/13.5602 sec, 33.8372/33.8372 sec, 62.0192/62.0192 sec, 17.3322/17.3322 sec, 62.5128/62.5128 sec, 33.9639/33.9639 sec, 38.3568/38.3568 sec, 39.0334/39.0334 sec, 27.7178/27.7178 sec, 44.0361/44.0361 sec, 50.4047/50.4047 sec, 69.1139/69.1139 sec, 26.6955/26.6955 sec, 26.6609/26.6609 sec, 22.1014/22.1014 sec, 20.1536/20.1536 sec, 40.5756/40.5756 sec, 26.5794/26.5794 sec, 32.6275/32.6275 sec, 29.1638/29.1638 sec, 33.3571/33.3571 sec, 38.8654/38.8654 sec )
[LOG] Total clause size reduction: 30303 --> 4163 (438 --> 14, 1872 --> 136, 2201 --> 79, 560 --> 10, 966 --> 20, 612 --> 12, 603 --> 15, 462 --> 10, 1040 --> 116, 384 --> 9, 2709 --> 303, 806 --> 23, 366 --> 10, 8280 --> 1102, 2478 --> 185, 2726 --> 227, 1653 --> 104, 7 --> 7, 136 --> 136, 67 --> 64, 10 --> 10, 18 --> 18, 12 --> 12, 11 --> 11, 10 --> 10, 116 --> 116, 9 --> 9, 270 --> 244, 20 --> 20, 10 --> 8, 1052 --> 753, 169 --> 144, 140 --> 136, 90 --> 90 )
[LOG] Average clause size reduction: 34.125 --> 4.68806 (62.5714 --> 2, 69.3333 --> 5.03704, 68.7812 --> 2.46875, 62.2222 --> 1.11111, 64.4 --> 1.33333, 61.2 --> 1.2, 60.3 --> 1.5, 57.75 --> 1.25, 61.1765 --> 6.82353, 54.8571 --> 1.28571, 61.5682 --> 6.88636, 57.5714 --> 1.64286, 52.2857 --> 1.42857, 59.5683 --> 7.92806, 57.6279 --> 4.30233, 56.7917 --> 4.72917, 55.1 --> 3.46667, 1.75 --> 1.75, 5.23077 --> 5.23077, 2.39286 --> 2.28571, 1.25 --> 1.25, 1.38462 --> 1.38462, 1.33333 --> 1.33333, 1.375 --> 1.375, 1.42857 --> 1.42857, 7.25 --> 7.25, 1.5 --> 1.5, 6.75 --> 6.1, 1.66667 --> 1.66667, 1.66667 --> 1.33333, 7.79259 --> 5.57778, 4.225 --> 3.6, 3.88889 --> 3.77778, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 1042.86 sec CPU time.
[LOG] Overall execution time: 1046 sec real time.
Synthesis time: 1046.04 sec (Real time) / 1035.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.57 sec (Real time) / 7.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1441 13 43 1 1368
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 1128.05 sec CPU time.
[LOG] Relation determinization time: 1130 sec real time.
[LOG] Final circuit size: 1131 new AND gates.
[LOG] Size before ABC: 2312 AND gates.
[LOG] Size after ABC: 1131 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1125.4/1127 sec (1.15069/1 sec, 1.49713/2 sec, 2.01553/2 sec, 4.6408/4 sec, 15.9299/15 sec, 14.3236/15 sec, 14.7315/15 sec, 13.5512/13 sec, 18.7155/19 sec, 11.3637/11 sec, 16.3964/17 sec, 14.2412/14 sec, 13.3232/13 sec, 13.5295/14 sec, 40.4317/41 sec, 36.1509/36 sec, 32.5626/32 sec, 107.501/108 sec, 59.737/60 sec, 69.6714/70 sec, 42.6836/43 sec, 36.8637/36 sec, 44.0937/45 sec, 30.4598/30 sec, 26.5649/27 sec, 39.7331/40 sec, 43.0656/43 sec, 53.5994/54 sec, 48.0163/48 sec, 29.0015/29 sec, 28.8176/29 sec, 52.4592/52 sec, 36.9475/37 sec, 24.2778/25 sec, 25.0274/25 sec, 62.3269/62 sec )
[LOG] Nr of iterations: 1074 (7, 27, 35, 10, 10, 10, 8, 7, 23, 9, 49, 8, 7, 8, 149, 151, 29, 41, 6, 14, 30, 9, 9, 9, 7, 6, 21, 7, 48, 7, 6, 7, 121, 120, 21, 38 )
[LOG] Total clause computation time: 108.703/111 sec (0.487129/0.487129 sec, 0.617872/0.617872 sec, 0.65882/0.65882 sec, 0.629174/0.629174 sec, 0.596132/0.596132 sec, 0.548476/0.548476 sec, 0.609559/0.609559 sec, 0.571643/0.571643 sec, 1.38863/1.38863 sec, 0.576798/0.576798 sec, 0.833286/0.833286 sec, 0.508012/0.508012 sec, 0.561332/0.561332 sec, 0.548513/0.548513 sec, 2.97393/2.97393 sec, 5.20549/5.20549 sec, 2.54919/2.54919 sec, 1.6482/1.6482 sec, 18.5336/18.5336 sec, 16.1213/16.1213 sec, 1.11822/1.11822 sec, 1.69607/1.69607 sec, 1.09349/1.09349 sec, 1.46324/1.46324 sec, 1.05102/1.05102 sec, 1.15055/1.15055 sec, 14.1294/14.1294 sec, 1.87867/1.87867 sec, 18.0084/18.0084 sec, 1.62473/1.62473 sec, 1.20689/1.20689 sec, 1.26447/1.26447 sec, 2.26987/2.26987 sec, 1.94649/1.94649 sec, 1.17709/1.17709 sec, 1.45776/1.45776 sec )
[LOG] Total clause minimization time: 1014.88/1014 sec (0.623523/0.623523 sec, 0.823195/0.823195 sec, 1.30247/1.30247 sec, 3.96183/3.96183 sec, 15.2835/15.2835 sec, 13.7269/13.7269 sec, 14.0718/14.0718 sec, 12.9283/12.9283 sec, 17.2694/17.2694 sec, 10.7316/10.7316 sec, 15.498/15.498 sec, 13.6772/13.6772 sec, 12.708/12.708 sec, 12.9174/12.9174 sec, 37.332/37.332 sec, 30.8161/30.8161 sec, 29.9283/29.9283 sec, 105.768/105.768 sec, 41.1736/41.1736 sec, 53.5095/53.5095 sec, 41.5279/41.5279 sec, 35.1301/35.1301 sec, 42.9678/42.9678 sec, 28.9611/28.9611 sec, 25.4821/25.4821 sec, 38.5521/38.5521 sec, 28.9057/28.9057 sec, 51.6885/51.6885 sec, 29.9652/29.9652 sec, 27.3447/27.3447 sec, 27.5812/27.5812 sec, 51.168/51.168 sec, 34.6197/34.6197 sec, 22.2833/22.2833 sec, 23.8199/23.8199 sec, 60.8364/60.8364 sec )
[LOG] Total clause size reduction: 39901 --> 6011 (462 --> 10, 1976 --> 157, 2550 --> 99, 666 --> 12, 657 --> 11, 648 --> 12, 497 --> 9, 420 --> 9, 1518 --> 179, 544 --> 11, 3216 --> 397, 462 --> 11, 390 --> 9, 448 --> 11, 9324 --> 1108, 9300 --> 1347, 1708 --> 125, 2400 --> 182, 10 --> 10, 50 --> 50, 76 --> 76, 12 --> 11, 11 --> 11, 12 --> 12, 9 --> 9, 9 --> 9, 168 --> 167, 9 --> 9, 397 --> 367, 11 --> 11, 9 --> 8, 11 --> 10, 778 --> 563, 908 --> 754, 69 --> 69, 166 --> 166 )
[LOG] Average clause size reduction: 37.1518 --> 5.59683 (66 --> 1.42857, 73.1852 --> 5.81481, 72.8571 --> 2.82857, 66.6 --> 1.2, 65.7 --> 1.1, 64.8 --> 1.2, 62.125 --> 1.125, 60 --> 1.28571, 66 --> 7.78261, 60.4444 --> 1.22222, 65.6327 --> 8.10204, 57.75 --> 1.375, 55.7143 --> 1.28571, 56 --> 1.375, 62.5772 --> 7.43624, 61.5894 --> 8.92053, 58.8966 --> 4.31034, 58.5366 --> 4.43902, 1.66667 --> 1.66667, 3.57143 --> 3.57143, 2.53333 --> 2.53333, 1.33333 --> 1.22222, 1.22222 --> 1.22222, 1.33333 --> 1.33333, 1.28571 --> 1.28571, 1.5 --> 1.5, 8 --> 7.95238, 1.28571 --> 1.28571, 8.27083 --> 7.64583, 1.57143 --> 1.57143, 1.5 --> 1.33333, 1.57143 --> 1.42857, 6.42975 --> 4.65289, 7.56667 --> 6.28333, 3.28571 --> 3.28571, 4.36842 --> 4.36842 )
[LOG] Overall execution time: 1128.06 sec CPU time.
[LOG] Overall execution time: 1130 sec real time.
Synthesis time: 1130.66 sec (Real time) / 1119.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.39 sec (Real time) / 10.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 1702 14 45 1 1625
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 1156.46 sec CPU time.
[LOG] Relation determinization time: 1159 sec real time.
[LOG] Final circuit size: 620 new AND gates.
[LOG] Size before ABC: 1290 AND gates.
[LOG] Size after ABC: 620 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1153.13/1156 sec (3.53089/4 sec, 21.0636/21 sec, 1.37413/1 sec, 2.64369/3 sec, 18.0699/18 sec, 12.1708/12 sec, 21.3105/22 sec, 11.4795/11 sec, 20.5898/21 sec, 22.1747/22 sec, 14.7001/15 sec, 12.0278/12 sec, 11.8974/12 sec, 19.5981/19 sec, 20.6964/21 sec, 13.4703/14 sec, 15.0845/15 sec, 45.0232/45 sec, 48.9627/49 sec, 18.2599/18 sec, 66.6885/67 sec, 34.3511/35 sec, 90.9831/91 sec, 22.9158/23 sec, 23.1024/23 sec, 56.1327/56 sec, 53.169/53 sec, 64.8285/65 sec, 23.0322/24 sec, 27.5412/27 sec, 33.4409/34 sec, 72.7043/73 sec, 30.7213/30 sec, 46.7658/47 sec, 31.9408/32 sec, 27.7604/28 sec, 41.1527/41 sec, 51.771/52 sec )
[LOG] Nr of iterations: 676 (10, 16, 6, 18, 24, 14, 15, 13, 10, 13, 13, 16, 7, 13, 13, 17, 97, 20, 20, 8, 15, 5, 17, 23, 13, 14, 12, 9, 11, 11, 14, 6, 12, 12, 13, 88, 19, 19 )
[LOG] Total clause computation time: 188.121/191 sec (2.71512/2.71512 sec, 20.1368/20.1368 sec, 0.557577/0.557577 sec, 1.52584/1.52584 sec, 1.6114/1.6114 sec, 0.741878/0.741878 sec, 0.715497/0.715497 sec, 0.722108/0.722108 sec, 0.660749/0.660749 sec, 0.801209/0.801209 sec, 0.73075/0.73075 sec, 0.772133/0.772133 sec, 0.713657/0.713657 sec, 0.835686/0.835686 sec, 0.88291/0.88291 sec, 0.720246/0.720246 sec, 1.29913/1.29913 sec, 3.95634/3.95634 sec, 4.62016/4.62016 sec, 4.41331/4.41331 sec, 38.128/38.128 sec, 0.78072/0.78072 sec, 16.2233/16.2233 sec, 1.97199/1.97199 sec, 1.13122/1.13122 sec, 1.14328/1.14328 sec, 0.895261/0.895261 sec, 1.2716/1.2716 sec, 1.67954/1.67954 sec, 1.03173/1.03173 sec, 0.537562/0.537562 sec, 31.0965/31.0965 sec, 1.90824/1.90824 sec, 2.03846/2.03846 sec, 0.47783/0.47783 sec, 1.36896/1.36896 sec, 16.0308/16.0308 sec, 21.2735/21.2735 sec )
[LOG] Total clause minimization time: 963.126/964 sec (0.768922/0.768922 sec, 0.868966/0.868966 sec, 0.759662/0.759662 sec, 1.06004/1.06004 sec, 16.3901/16.3901 sec, 11.367/11.367 sec, 20.5346/20.5346 sec, 10.7052/10.7052 sec, 19.8688/19.8688 sec, 21.3201/21.3201 sec, 13.9195/13.9195 sec, 11.1912/11.1912 sec, 11.1208/11.1208 sec, 18.6965/18.6965 sec, 19.7493/19.7493 sec, 12.6849/12.6849 sec, 13.688/13.688 sec, 40.9985/40.9985 sec, 44.2726/44.2726 sec, 13.8133/13.8133 sec, 28.5221/28.5221 sec, 33.5399/33.5399 sec, 74.7176/74.7176 sec, 20.9019/20.9019 sec, 21.9348/21.9348 sec, 54.9528/54.9528 sec, 52.2301/52.2301 sec, 63.5202/63.5202 sec, 21.3101/21.3101 sec, 26.4711/26.4711 sec, 32.8705/32.8705 sec, 41.5703/41.5703 sec, 28.7795/28.7795 sec, 44.6943/44.6943 sec, 31.4327/31.4327 sec, 26.3475/26.3475 sec, 25.0893/25.0893 sec, 30.4635/30.4635 sec )
[LOG] Total clause size reduction: 24821 --> 2733 (729 --> 24, 1200 --> 30, 395 --> 9, 1326 --> 151, 1771 --> 210, 988 --> 14, 1050 --> 17, 888 --> 18, 657 --> 14, 864 --> 31, 852 --> 29, 1050 --> 36, 414 --> 11, 816 --> 34, 804 --> 35, 1056 --> 67, 6240 --> 537, 1216 --> 94, 1197 --> 82, 20 --> 20, 30 --> 30, 9 --> 9, 151 --> 151, 210 --> 206, 14 --> 14, 17 --> 17, 18 --> 18, 14 --> 14, 22 --> 22, 20 --> 20, 27 --> 27, 11 --> 11, 34 --> 33, 35 --> 35, 38 --> 36, 462 --> 462, 94 --> 83, 82 --> 82 )
[LOG] Average clause size reduction: 36.7175 --> 4.0429 (72.9 --> 2.4, 75 --> 1.875, 65.8333 --> 1.5, 73.6667 --> 8.38889, 73.7917 --> 8.75, 70.5714 --> 1, 70 --> 1.13333, 68.3077 --> 1.38462, 65.7 --> 1.4, 66.4615 --> 2.38462, 65.5385 --> 2.23077, 65.625 --> 2.25, 59.1429 --> 1.57143, 62.7692 --> 2.61538, 61.8462 --> 2.69231, 62.1176 --> 3.94118, 64.3299 --> 5.53608, 60.8 --> 4.7, 59.85 --> 4.1, 2.5 --> 2.5, 2 --> 2, 1.8 --> 1.8, 8.88235 --> 8.88235, 9.13043 --> 8.95652, 1.07692 --> 1.07692, 1.21429 --> 1.21429, 1.5 --> 1.5, 1.55556 --> 1.55556, 2 --> 2, 1.81818 --> 1.81818, 1.92857 --> 1.92857, 1.83333 --> 1.83333, 2.83333 --> 2.75, 2.91667 --> 2.91667, 2.92308 --> 2.76923, 5.25 --> 5.25, 4.94737 --> 4.36842, 4.31579 --> 4.31579 )
[LOG] Overall execution time: 1156.48 sec CPU time.
[LOG] Overall execution time: 1159 sec real time.
Synthesis time: 1159.01 sec (Real time) / 1148.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.24 sec (Real time) / 5.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1232 15 47 1 1151
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 1326.01 sec CPU time.
[LOG] Relation determinization time: 1328 sec real time.
[LOG] Final circuit size: 915 new AND gates.
[LOG] Size before ABC: 1884 AND gates.
[LOG] Size after ABC: 915 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1323.65/1326 sec (15.829/16 sec, 24.3051/24 sec, 1.0584/1 sec, 16.1208/16 sec, 2.37536/3 sec, 8.66643/9 sec, 12.0522/12 sec, 9.13635/9 sec, 10.9554/11 sec, 12.5655/12 sec, 16.4595/17 sec, 16.52/16 sec, 9.09947/9 sec, 1.52594/2 sec, 13.3731/13 sec, 19.8022/20 sec, 23.1131/23 sec, 10.633/11 sec, 51.2581/51 sec, 84.3626/85 sec, 42.2555/42 sec, 45.3531/46 sec, 30.073/30 sec, 39.6971/40 sec, 31.4904/31 sec, 51.9984/52 sec, 32.8628/33 sec, 47.7756/48 sec, 45.0789/45 sec, 82.4128/83 sec, 57.6688/57 sec, 43.714/44 sec, 37.6709/38 sec, 78.7779/79 sec, 60.3135/60 sec, 41.1675/41 sec, 21.6527/22 sec, 62.9272/63 sec, 57.3276/58 sec, 54.2222/54 sec )
[LOG] Nr of iterations: 906 (14, 9, 6, 19, 31, 15, 16, 13, 10, 10, 14, 10, 14, 19, 13, 13, 185, 26, 30, 22, 13, 8, 5, 18, 30, 14, 15, 12, 9, 7, 9, 7, 9, 13, 8, 10, 159, 25, 27, 19 )
[LOG] Total clause computation time: 214.68/216 sec (15.0762/15.0762 sec, 23.5612/23.5612 sec, 0.424868/0.424868 sec, 1.11227/1.11227 sec, 1.41679/1.41679 sec, 0.571115/0.571115 sec, 0.553495/0.553495 sec, 0.566805/0.566805 sec, 0.565121/0.565121 sec, 0.685192/0.685192 sec, 0.702274/0.702274 sec, 0.719989/0.719989 sec, 0.680379/0.680379 sec, 0.698279/0.698279 sec, 0.591179/0.591179 sec, 0.634286/0.634286 sec, 0.993796/0.993796 sec, 0.59633/0.59633 sec, 3.41874/3.41874 sec, 16.3514/16.3514 sec, 30.2953/30.2953 sec, 32.4981/32.4981 sec, 1.19387/1.19387 sec, 12.4969/12.4969 sec, 11.9524/11.9524 sec, 0.921652/0.921652 sec, 1.82851/1.82851 sec, 0.963176/0.963176 sec, 0.470333/0.470333 sec, 1.06157/1.06157 sec, 1.05988/1.05988 sec, 1.44093/1.44093 sec, 1.00795/1.00795 sec, 1.16635/1.16635 sec, 1.11361/1.11361 sec, 0.954064/0.954064 sec, 1.30151/1.30151 sec, 1.98969/1.98969 sec, 18.5193/18.5193 sec, 22.5256/22.5256 sec )
[LOG] Total clause minimization time: 1107.56/1110 sec (0.717141/0.717141 sec, 0.705228/0.705228 sec, 0.597895/0.597895 sec, 14.9649/14.9649 sec, 0.916578/0.916578 sec, 8.05301/8.05301 sec, 11.4585/11.4585 sec, 8.52678/8.52678 sec, 10.3492/10.3492 sec, 11.8384/11.8384 sec, 15.7194/15.7194 sec, 15.7607/15.7607 sec, 8.37837/8.37837 sec, 0.786896/0.786896 sec, 12.7387/12.7387 sec, 19.127/19.127 sec, 22.0313/22.0313 sec, 9.98843/9.98843 sec, 47.7866/47.7866 sec, 67.9595/67.9595 sec, 11.9362/11.9362 sec, 12.8311/12.8311 sec, 28.8557/28.8557 sec, 27.1717/27.1717 sec, 19.5096/19.5096 sec, 51.0513/51.0513 sec, 31.0102/31.0102 sec, 46.7888/46.7888 sec, 44.5854/44.5854 sec, 81.3283/81.3283 sec, 56.5846/56.5846 sec, 42.2471/42.2471 sec, 36.6386/36.6386 sec, 77.5851/77.5851 sec, 59.1759/59.1759 sec, 40.1877/40.1877 sec, 20.3093/20.3093 sec, 60.9113/60.9113 sec, 38.7801/38.7801 sec, 31.6693/31.6693 sec )
[LOG] Total clause size reduction: 36046 --> 4366 (1105 --> 36, 672 --> 16, 415 --> 9, 1476 --> 176, 2430 --> 270, 1120 --> 15, 1185 --> 18, 936 --> 15, 693 --> 12, 684 --> 34, 975 --> 60, 666 --> 30, 949 --> 54, 1296 --> 77, 852 --> 45, 840 --> 60, 12696 --> 1206, 1700 --> 93, 1943 --> 159, 1386 --> 97, 36 --> 36, 16 --> 16, 9 --> 9, 176 --> 176, 270 --> 225, 15 --> 15, 18 --> 18, 15 --> 15, 12 --> 12, 16 --> 16, 25 --> 25, 16 --> 16, 20 --> 20, 32 --> 32, 17 --> 17, 42 --> 42, 975 --> 894, 93 --> 92, 145 --> 129, 79 --> 79 )
[LOG] Average clause size reduction: 39.7859 --> 4.81898 (78.9286 --> 2.57143, 74.6667 --> 1.77778, 69.1667 --> 1.5, 77.6842 --> 9.26316, 78.3871 --> 8.70968, 74.6667 --> 1, 74.0625 --> 1.125, 72 --> 1.15385, 69.3 --> 1.2, 68.4 --> 3.4, 69.6429 --> 4.28571, 66.6 --> 3, 67.7857 --> 3.85714, 68.2105 --> 4.05263, 65.5385 --> 3.46154, 64.6154 --> 4.61538, 68.627 --> 6.51892, 65.3846 --> 3.57692, 64.7667 --> 5.3, 63 --> 4.40909, 2.76923 --> 2.76923, 2 --> 2, 1.8 --> 1.8, 9.77778 --> 9.77778, 9 --> 7.5, 1.07143 --> 1.07143, 1.2 --> 1.2, 1.25 --> 1.25, 1.33333 --> 1.33333, 2.28571 --> 2.28571, 2.77778 --> 2.77778, 2.28571 --> 2.28571, 2.22222 --> 2.22222, 2.46154 --> 2.46154, 2.125 --> 2.125, 4.2 --> 4.2, 6.13208 --> 5.62264, 3.72 --> 3.68, 5.37037 --> 4.77778, 4.15789 --> 4.15789 )
[LOG] Overall execution time: 1326.03 sec CPU time.
[LOG] Overall execution time: 1328 sec real time.
Synthesis time: 1328.39 sec (Real time) / 1319.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.76 sec (Real time) / 9.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1561 16 49 1 1476
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 1319.71 sec CPU time.
[LOG] Relation determinization time: 1323 sec real time.
[LOG] Final circuit size: 730 new AND gates.
[LOG] Size before ABC: 1520 AND gates.
[LOG] Size after ABC: 730 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1316.11/1318 sec (1.8283/2 sec, 1.75545/1 sec, 1.29811/2 sec, 11.8851/12 sec, 7.4356/7 sec, 2.20844/2 sec, 8.86533/9 sec, 9.05248/9 sec, 1.87783/2 sec, 16.7252/17 sec, 9.5479/9 sec, 11.1667/12 sec, 16.5152/16 sec, 16.3212/17 sec, 17.1806/17 sec, 15.8021/16 sec, 27.9961/28 sec, 18.9107/19 sec, 28.1606/28 sec, 53.0139/53 sec, 41.6476/42 sec, 69.4437/69 sec, 66.9564/67 sec, 40.3249/41 sec, 32.9706/33 sec, 34.0747/34 sec, 63.3229/63 sec, 49.2342/50 sec, 63.945/64 sec, 77.4075/77 sec, 26.252/27 sec, 69.7364/69 sec, 30.3607/31 sec, 61.4874/61 sec, 39.1203/40 sec, 42.4846/42 sec, 32.6722/33 sec, 15.5721/15 sec, 23.6673/24 sec, 33.1528/33 sec, 78.3977/79 sec, 46.3345/46 sec )
[LOG] Nr of iterations: 1004 (20, 17, 5, 20, 29, 28, 14, 15, 16, 17, 19, 14, 10, 11, 14, 11, 224, 35, 39, 32, 17, 17, 14, 4, 19, 28, 27, 13, 13, 15, 15, 13, 10, 8, 10, 10, 7, 62, 29, 36, 31, 16 )
[LOG] Total clause computation time: 171.549/174 sec (0.881564/0.881564 sec, 0.816303/0.816303 sec, 0.510475/0.510475 sec, 1.73426/1.73426 sec, 6.43925/6.43925 sec, 1.05133/1.05133 sec, 0.7384/0.7384 sec, 0.860352/0.860352 sec, 0.688834/0.688834 sec, 0.886468/0.886468 sec, 0.7701/0.7701 sec, 0.867321/0.867321 sec, 0.820353/0.820353 sec, 0.838503/0.838503 sec, 0.846734/0.846734 sec, 0.842666/0.842666 sec, 2.62955/2.62955 sec, 0.746272/0.746272 sec, 0.724439/0.724439 sec, 4.68841/4.68841 sec, 4.26188/4.26188 sec, 40.668/40.668 sec, 37.5885/37.5885 sec, 7.773/7.773 sec, 1.77254/1.77254 sec, 4.53095/4.53095 sec, 1.63238/1.63238 sec, 1.06629/1.06629 sec, 1.32372/1.32372 sec, 1.0628/1.0628 sec, 1.48683/1.48683 sec, 1.19575/1.19575 sec, 1.2083/1.2083 sec, 1.18745/1.18745 sec, 5.5656/5.5656 sec, 1.2729/1.2729 sec, 2.87738/2.87738 sec, 1.86748/1.86748 sec, 0.643059/0.643059 sec, 0.771742/0.771742 sec, 21.3184/21.3184 sec, 2.09264/2.09264 sec )
[LOG] Total clause minimization time: 1142.49/1144 sec (0.895482/0.895482 sec, 0.884455/0.884455 sec, 0.738212/0.738212 sec, 10.0953/10.0953 sec, 0.937683/0.937683 sec, 1.09908/1.09908 sec, 8.07037/8.07037 sec, 8.13543/8.13543 sec, 1.13227/1.13227 sec, 15.7836/15.7836 sec, 8.72041/8.72041 sec, 10.2426/10.2426 sec, 15.6392/15.6392 sec, 15.4266/15.4266 sec, 16.2769/16.2769 sec, 14.9027/14.9027 sec, 25.237/25.237 sec, 18.1007/18.1007 sec, 27.3706/27.3706 sec, 48.2491/48.2491 sec, 37.3175/37.3175 sec, 28.7396/28.7396 sec, 29.3287/29.3287 sec, 32.518/32.518 sec, 31.1581/31.1581 sec, 29.5023/29.5023 sec, 61.6498/61.6498 sec, 48.1319/48.1319 sec, 62.5828/62.5828 sec, 76.309/76.309 sec, 24.7233/24.7233 sec, 68.5052/68.5052 sec, 29.1172/29.1172 sec, 60.2659/60.2659 sec, 33.5193/33.5193 sec, 41.1767/41.1767 sec, 29.7618/29.7618 sec, 13.6626/13.6626 sec, 22.9891/22.9891 sec, 32.3472/32.3472 sec, 57.0389/57.0389 sec, 44.2062/44.2062 sec )
[LOG] Total clause size reduction: 46337 --> 4776 (1691 --> 56, 1408 --> 49, 348 --> 7, 1634 --> 203, 2380 --> 284, 2268 --> 62, 1079 --> 17, 1148 --> 24, 1215 --> 19, 1280 --> 37, 1422 --> 52, 1014 --> 48, 693 --> 24, 760 --> 23, 975 --> 54, 740 --> 42, 16279 --> 1768, 2448 --> 117, 2698 --> 147, 2170 --> 157, 1104 --> 66, 46 --> 46, 41 --> 41, 7 --> 7, 203 --> 203, 284 --> 276, 62 --> 62, 17 --> 17, 18 --> 18, 19 --> 19, 30 --> 30, 19 --> 19, 21 --> 21, 15 --> 15, 23 --> 23, 27 --> 27, 18 --> 18, 288 --> 258, 91 --> 91, 131 --> 124, 157 --> 139, 66 --> 66 )
[LOG] Average clause size reduction: 46.1524 --> 4.75697 (84.55 --> 2.8, 82.8235 --> 2.88235, 69.6 --> 1.4, 81.7 --> 10.15, 82.069 --> 9.7931, 81 --> 2.21429, 77.0714 --> 1.21429, 76.5333 --> 1.6, 75.9375 --> 1.1875, 75.2941 --> 2.17647, 74.8421 --> 2.73684, 72.4286 --> 3.42857, 69.3 --> 2.4, 69.0909 --> 2.09091, 69.6429 --> 3.85714, 67.2727 --> 3.81818, 72.6741 --> 7.89286, 69.9429 --> 3.34286, 69.1795 --> 3.76923, 67.8125 --> 4.90625, 64.9412 --> 3.88235, 2.70588 --> 2.70588, 2.92857 --> 2.92857, 1.75 --> 1.75, 10.6842 --> 10.6842, 10.1429 --> 9.85714, 2.2963 --> 2.2963, 1.30769 --> 1.30769, 1.38462 --> 1.38462, 1.26667 --> 1.26667, 2 --> 2, 1.46154 --> 1.46154, 2.1 --> 2.1, 1.875 --> 1.875, 2.3 --> 2.3, 2.7 --> 2.7, 2.57143 --> 2.57143, 4.64516 --> 4.16129, 3.13793 --> 3.13793, 3.63889 --> 3.44444, 5.06452 --> 4.48387, 4.125 --> 4.125 )
[LOG] Overall execution time: 1319.73 sec CPU time.
[LOG] Overall execution time: 1323 sec real time.
Synthesis time: 1322.21 sec (Real time) / 1307.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.90 sec (Real time) / 11.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 1421 17 51 1 1332
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 1510.71 sec CPU time.
[LOG] Relation determinization time: 1514 sec real time.
[LOG] Final circuit size: 926 new AND gates.
[LOG] Size before ABC: 2129 AND gates.
[LOG] Size after ABC: 926 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1506.27/1509 sec (20.1576/20 sec, 2.01728/2 sec, 1.51333/2 sec, 14.6166/14 sec, 43.6546/44 sec, 10.2532/10 sec, 13.3946/14 sec, 15.6967/16 sec, 11.7841/11 sec, 11.3743/12 sec, 12.3832/12 sec, 14.3328/15 sec, 17.3963/17 sec, 19.3791/19 sec, 21.7539/22 sec, 12.4003/13 sec, 19.1465/19 sec, 16.7791/17 sec, 24.848/25 sec, 24.2981/24 sec, 53.8014/54 sec, 47.23/47 sec, 47.4427/48 sec, 60.5953/60 sec, 57.9723/58 sec, 45.944/46 sec, 37.6093/38 sec, 73.5626/74 sec, 27.1921/27 sec, 33.3583/33 sec, 60.1325/61 sec, 84.0969/84 sec, 63.6708/64 sec, 39.3621/39 sec, 36.7427/37 sec, 42.1432/42 sec, 26.7907/27 sec, 41.5894/42 sec, 48.8527/48 sec, 103.539/104 sec, 32.0916/32 sec, 24.2307/25 sec, 33.9931/34 sec, 57.1487/57 sec )
[LOG] Nr of iterations: 1085 (16, 17, 6, 21, 43, 30, 14, 11, 12, 17, 14, 19, 11, 13, 15, 14, 173, 35, 34, 14, 34, 24, 15, 11, 5, 20, 42, 29, 13, 10, 11, 14, 11, 16, 10, 11, 14, 13, 124, 30, 33, 13, 32, 21 )
[LOG] Total clause computation time: 193.11/200 sec (2.09565/2.09565 sec, 0.791723/0.791723 sec, 0.535071/0.535071 sec, 1.72948/1.72948 sec, 20.1193/20.1193 sec, 0.935832/0.935832 sec, 0.773683/0.773683 sec, 0.780598/0.780598 sec, 0.768986/0.768986 sec, 0.968519/0.968519 sec, 1.56738/1.56738 sec, 0.824697/0.824697 sec, 0.781344/0.781344 sec, 1.5554/1.5554 sec, 0.951591/0.951591 sec, 1.07341/1.07341 sec, 3.31215/3.31215 sec, 0.78121/0.78121 sec, 0.825236/0.825236 sec, 1.53562/1.53562 sec, 2.74182/2.74182 sec, 5.85495/5.85495 sec, 12.5456/12.5456 sec, 22.7964/22.7964 sec, 12.1592/12.1592 sec, 16.6153/16.6153 sec, 20.0205/20.0205 sec, 1.2135/1.2135 sec, 2.24685/2.24685 sec, 1.47657/1.47657 sec, 1.93603/1.93603 sec, 9.26643/9.26643 sec, 2.01305/2.01305 sec, 1.39027/1.39027 sec, 0.880066/0.880066 sec, 1.84344/1.84344 sec, 1.30152/1.30152 sec, 1.25354/1.25354 sec, 2.6903/2.6903 sec, 1.3007/1.3007 sec, 1.11528/1.11528 sec, 1.93102/1.93102 sec, 0.802779/0.802779 sec, 25.0079/25.0079 sec )
[LOG] Total clause minimization time: 1310.74/1308 sec (18.0036/18.0036 sec, 1.15966/1.15966 sec, 0.917418/0.917418 sec, 12.8135/12.8135 sec, 23.4629/23.4629 sec, 9.26065/9.26065 sec, 12.5684/12.5684 sec, 14.8535/14.8535 sec, 10.9523/10.9523 sec, 10.3389/10.3389 sec, 10.7602/10.7602 sec, 13.4417/13.4417 sec, 16.5604/16.5604 sec, 17.7652/17.7652 sec, 20.7378/20.7378 sec, 11.2606/11.2606 sec, 15.7377/15.7377 sec, 15.9237/15.9237 sec, 23.9471/23.9471 sec, 22.6922/22.6922 sec, 50.9827/50.9827 sec, 41.2975/41.2975 sec, 34.8559/34.8559 sec, 37.7476/37.7476 sec, 45.7755/45.7755 sec, 29.2839/29.2839 sec, 17.5437/17.5437 sec, 72.3025/72.3025 sec, 24.9052/24.9052 sec, 31.8331/31.8331 sec, 58.1558/58.1558 sec, 74.7876/74.7876 sec, 61.6164/61.6164 sec, 37.9291/37.9291 sec, 35.8239/35.8239 sec, 40.2584/40.2584 sec, 25.4504/25.4504 sec, 40.2945/40.2945 sec, 46.1017/46.1017 sec, 102.197/102.197 sec, 30.9333/30.9333 sec, 22.26/22.26 sec, 33.1464/33.1464 sec, 32.0973/32.0973 sec )
[LOG] Total clause size reduction: 47717 --> 5009 (1395 --> 41, 1472 --> 54, 455 --> 9, 1800 --> 232, 3738 --> 433, 2552 --> 44, 1131 --> 15, 860 --> 13, 935 --> 16, 1344 --> 42, 1079 --> 51, 1476 --> 47, 810 --> 17, 960 --> 44, 1106 --> 39, 1014 --> 33, 13244 --> 1216, 2584 --> 131, 2475 --> 111, 962 --> 42, 2409 --> 156, 1656 --> 94, 41 --> 41, 30 --> 30, 9 --> 9, 232 --> 232, 433 --> 393, 44 --> 44, 15 --> 15, 13 --> 13, 16 --> 16, 25 --> 24, 35 --> 33, 29 --> 28, 17 --> 17, 34 --> 33, 39 --> 39, 33 --> 31, 736 --> 671, 98 --> 95, 111 --> 110, 42 --> 42, 148 --> 133, 80 --> 80 )
[LOG] Average clause size reduction: 43.9788 --> 4.61659 (87.1875 --> 2.5625, 86.5882 --> 3.17647, 75.8333 --> 1.5, 85.7143 --> 11.0476, 86.9302 --> 10.0698, 85.0667 --> 1.46667, 80.7857 --> 1.07143, 78.1818 --> 1.18182, 77.9167 --> 1.33333, 79.0588 --> 2.47059, 77.0714 --> 3.64286, 77.6842 --> 2.47368, 73.6364 --> 1.54545, 73.8462 --> 3.38462, 73.7333 --> 2.6, 72.4286 --> 2.35714, 76.5549 --> 7.0289, 73.8286 --> 3.74286, 72.7941 --> 3.26471, 68.7143 --> 3, 70.8529 --> 4.58824, 69 --> 3.91667, 2.73333 --> 2.73333, 2.72727 --> 2.72727, 1.8 --> 1.8, 11.6 --> 11.6, 10.3095 --> 9.35714, 1.51724 --> 1.51724, 1.15385 --> 1.15385, 1.3 --> 1.3, 1.45455 --> 1.45455, 1.78571 --> 1.71429, 3.18182 --> 3, 1.8125 --> 1.75, 1.7 --> 1.7, 3.09091 --> 3, 2.78571 --> 2.78571, 2.53846 --> 2.38462, 5.93548 --> 5.41129, 3.26667 --> 3.16667, 3.36364 --> 3.33333, 3.23077 --> 3.23077, 4.625 --> 4.15625, 3.80952 --> 3.80952 )
[LOG] Overall execution time: 1510.73 sec CPU time.
[LOG] Overall execution time: 1514 sec real time.
Synthesis time: 1513.89 sec (Real time) / 1497.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.53 sec (Real time) / 11.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 1658 18 53 1 1565
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 1778.02 sec CPU time.
[LOG] Relation determinization time: 1781 sec real time.
[LOG] Final circuit size: 1496 new AND gates.
[LOG] Size before ABC: 3183 AND gates.
[LOG] Size after ABC: 1496 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1773.03/1777 sec (20.5944/21 sec, 2.0475/2 sec, 1.37254/1 sec, 21.6509/22 sec, 34.071/34 sec, 14.261/15 sec, 22.6876/22 sec, 17.8391/18 sec, 16.4228/17 sec, 11.9725/12 sec, 25.9333/26 sec, 12.3256/12 sec, 13.4229/13 sec, 19.3889/20 sec, 16.5986/17 sec, 19.4351/19 sec, 19.7627/20 sec, 42.1192/42 sec, 32.3597/32 sec, 30.201/31 sec, 30.8331/31 sec, 44.4216/44 sec, 48.0852/48 sec, 71.971/72 sec, 61.1148/62 sec, 44.0557/44 sec, 33.0358/33 sec, 51.1807/51 sec, 107.68/108 sec, 60.6286/61 sec, 45.3024/45 sec, 48.4139/49 sec, 42.3981/42 sec, 60.569/61 sec, 40.0146/40 sec, 41.7496/42 sec, 103.273/103 sec, 44.277/44 sec, 74.7188/75 sec, 56.5034/57 sec, 29.5594/30 sec, 54.6564/54 sec, 56.5321/57 sec, 34.573/35 sec, 27.3381/27 sec, 65.6803/66 sec )
[LOG] Nr of iterations: 1402 (15, 15, 7, 22, 36, 18, 16, 17, 11, 24, 12, 12, 13, 22, 17, 17, 193, 36, 46, 32, 12, 137, 23, 9, 10, 6, 21, 35, 16, 14, 16, 10, 19, 9, 10, 10, 14, 16, 12, 158, 35, 42, 31, 11, 124, 21 )
[LOG] Total clause computation time: 329.594/330 sec (0.82383/0.82383 sec, 0.929528/0.929528 sec, 0.501692/0.501692 sec, 2.693/2.693 sec, 16.8625/16.8625 sec, 1.48103/1.48103 sec, 1.07098/1.07098 sec, 0.7588/0.7588 sec, 0.757785/0.757785 sec, 0.818414/0.818414 sec, 1.04903/1.04903 sec, 0.878314/0.878314 sec, 0.773809/0.773809 sec, 1.05385/1.05385 sec, 0.871482/0.871482 sec, 1.34783/1.34783 sec, 2.73814/2.73814 sec, 0.767729/0.767729 sec, 0.752948/0.752948 sec, 1.17538/1.17538 sec, 1.25415/1.25415 sec, 3.95387/3.95387 sec, 8.47303/8.47303 sec, 45.0545/45.0545 sec, 40.4061/40.4061 sec, 15.1072/15.1072 sec, 4.52967/4.52967 sec, 33.5538/33.5538 sec, 14.1036/14.1036 sec, 2.13623/2.13623 sec, 13.3356/13.3356 sec, 1.53525/1.53525 sec, 1.55917/1.55917 sec, 1.52216/1.52216 sec, 2.24448/2.24448 sec, 3.82023/3.82023 sec, 10.9665/10.9665 sec, 1.94468/1.94468 sec, 14.8174/14.8174 sec, 21.1569/21.1569 sec, 1.35643/1.35643 sec, 1.21368/1.21368 sec, 2.53368/2.53368 sec, 1.23273/1.23273 sec, 5.82608/5.82608 sec, 37.851/37.851 sec )
[LOG] Total clause minimization time: 1440.57/1445 sec (19.7082/19.7082 sec, 1.0483/1.0483 sec, 0.818708/0.818708 sec, 18.8882/18.8882 sec, 17.1324/17.1324 sec, 12.6984/12.6984 sec, 21.5335/21.5335 sec, 17.0153/17.0153 sec, 15.5989/15.5989 sec, 11.0947/11.0947 sec, 24.8138/24.8138 sec, 11.3781/11.3781 sec, 12.5882/12.5882 sec, 18.2647/18.2647 sec, 15.6608/15.6608 sec, 18.0135/18.0135 sec, 16.9095/16.9095 sec, 41.2737/41.2737 sec, 31.5389/31.5389 sec, 28.9482/28.9482 sec, 29.5031/29.5031 sec, 40.349/40.349 sec, 39.5302/39.5302 sec, 26.8759/26.8759 sec, 20.6621/20.6621 sec, 28.9031/28.9031 sec, 28.4569/28.4569 sec, 17.5793/17.5793 sec, 93.533/93.533 sec, 58.4495/58.4495 sec, 31.9198/31.9198 sec, 46.8387/46.8387 sec, 40.7912/40.7912 sec, 59.0046/59.0046 sec, 37.7279/37.7279 sec, 37.89/37.89 sec, 92.259/92.259 sec, 42.2848/42.2848 sec, 59.8569/59.8569 sec, 35.2499/35.2499 sec, 28.1524/28.1524 sec, 53.3895/53.3895 sec, 53.9461/53.9461 sec, 33.2961/33.2961 sec, 21.4193/21.4193 sec, 27.7789/27.7789 sec )
[LOG] Total clause size reduction: 63926 --> 7753 (1358 --> 45, 1344 --> 36, 570 --> 11, 1974 --> 263, 3255 --> 389, 1564 --> 19, 1365 --> 20, 1440 --> 18, 890 --> 13, 2024 --> 72, 957 --> 34, 946 --> 29, 1020 --> 36, 1764 --> 100, 1328 --> 34, 1312 --> 66, 15552 --> 1813, 2800 --> 109, 3555 --> 152, 2418 --> 94, 847 --> 37, 10336 --> 1081, 1650 --> 99, 18 --> 18, 20 --> 20, 11 --> 11, 263 --> 263, 389 --> 383, 17 --> 17, 16 --> 16, 18 --> 18, 13 --> 13, 35 --> 35, 18 --> 18, 20 --> 20, 20 --> 20, 37 --> 37, 34 --> 34, 33 --> 33, 1315 --> 936, 109 --> 108, 126 --> 119, 94 --> 91, 37 --> 37, 922 --> 844, 92 --> 92 )
[LOG] Average clause size reduction: 45.5963 --> 5.52996 (90.5333 --> 3, 89.6 --> 2.4, 81.4286 --> 1.57143, 89.7273 --> 11.9545, 90.4167 --> 10.8056, 86.8889 --> 1.05556, 85.3125 --> 1.25, 84.7059 --> 1.05882, 80.9091 --> 1.18182, 84.3333 --> 3, 79.75 --> 2.83333, 78.8333 --> 2.41667, 78.4615 --> 2.76923, 80.1818 --> 4.54545, 78.1176 --> 2, 77.1765 --> 3.88235, 80.5803 --> 9.39378, 77.7778 --> 3.02778, 77.2826 --> 3.30435, 75.5625 --> 2.9375, 70.5833 --> 3.08333, 75.4453 --> 7.89051, 71.7391 --> 4.30435, 2 --> 2, 2 --> 2, 1.83333 --> 1.83333, 12.5238 --> 12.5238, 11.1143 --> 10.9429, 1.0625 --> 1.0625, 1.14286 --> 1.14286, 1.125 --> 1.125, 1.3 --> 1.3, 1.84211 --> 1.84211, 2 --> 2, 2 --> 2, 2 --> 2, 2.64286 --> 2.64286, 2.125 --> 2.125, 2.75 --> 2.75, 8.32278 --> 5.92405, 3.11429 --> 3.08571, 3 --> 2.83333, 3.03226 --> 2.93548, 3.36364 --> 3.36364, 7.43548 --> 6.80645, 4.38095 --> 4.38095 )
[LOG] Overall execution time: 1778.04 sec CPU time.
[LOG] Overall execution time: 1781 sec real time.
Synthesis time: 1781.62 sec (Real time) / 1758.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.67 sec (Real time) / 0.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 29.87 sec (Real time) / 29.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2278 19 55 1 2181
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 1775.08 sec CPU time.
[LOG] Relation determinization time: 1780 sec real time.
[LOG] Final circuit size: 1188 new AND gates.
[LOG] Size before ABC: 2693 AND gates.
[LOG] Size after ABC: 1188 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1769.13/1775 sec (2.58449/3 sec, 2.2073/2 sec, 1.83236/2 sec, 15.6992/16 sec, 32.577/32 sec, 20.7537/21 sec, 11.9802/12 sec, 17.1309/17 sec, 10.9173/11 sec, 34.0478/35 sec, 15.6619/15 sec, 12.0075/12 sec, 16.5573/17 sec, 15.143/15 sec, 13.4716/14 sec, 20.7718/21 sec, 17.4467/17 sec, 33.4322/34 sec, 24.5049/24 sec, 23.134/23 sec, 36.2853/37 sec, 36.0121/36 sec, 31.6901/32 sec, 40.6984/41 sec, 48.4116/48 sec, 55.2237/56 sec, 55.5799/55 sec, 87.3841/88 sec, 89.0688/89 sec, 39.399/40 sec, 129.025/129 sec, 35.7756/36 sec, 36.0421/36 sec, 39.4748/40 sec, 35.3137/35 sec, 48.3871/48 sec, 34.5905/35 sec, 45.7439/46 sec, 34.9824/35 sec, 42.4391/43 sec, 74.3723/74 sec, 56.4494/57 sec, 42.7995/43 sec, 59.8199/60 sec, 36.1717/36 sec, 74.6557/75 sec, 46.7557/47 sec, 34.7197/35 sec )
[LOG] Nr of iterations: 1181 (14, 13, 8, 23, 47, 10, 18, 15, 12, 17, 12, 14, 12, 14, 16, 12, 127, 13, 38, 16, 13, 19, 62, 76, 9, 10, 7, 22, 46, 9, 17, 14, 11, 16, 10, 11, 9, 13, 15, 8, 114, 9, 36, 15, 12, 16, 56, 75 )
[LOG] Total clause computation time: 183.351/186 sec (1.02268/1.02268 sec, 0.931782/0.931782 sec, 0.656148/0.656148 sec, 2.04049/2.04049 sec, 17.8793/17.8793 sec, 1.63349/1.63349 sec, 0.990832/0.990832 sec, 0.98278/0.98278 sec, 1.06841/1.06841 sec, 1.10727/1.10727 sec, 1.0922/1.0922 sec, 1.1223/1.1223 sec, 1.18554/1.18554 sec, 1.20011/1.20011 sec, 1.28475/1.28475 sec, 1.13009/1.13009 sec, 2.25161/2.25161 sec, 0.985749/0.985749 sec, 1.1591/1.1591 sec, 1.10221/1.10221 sec, 1.44041/1.44041 sec, 1.03368/1.03368 sec, 3.10737/3.10737 sec, 2.51229/2.51229 sec, 16.5585/16.5585 sec, 2.98821/2.98821 sec, 18.3267/18.3267 sec, 16.6253/16.6253 sec, 28.8232/28.8232 sec, 2.79582/2.79582 sec, 15.0261/15.0261 sec, 1.77323/1.77323 sec, 2.27544/2.27544 sec, 2.18139/2.18139 sec, 3.71776/3.71776 sec, 1.51844/1.51844 sec, 1.49534/1.49534 sec, 1.65956/1.65956 sec, 1.32554/1.32554 sec, 3.87094/3.87094 sec, 4.47162/4.47162 sec, 1.14552/1.14552 sec, 1.61055/1.61055 sec, 0.916953/0.916953 sec, 0.956698/0.956698 sec, 1.11635/1.11635 sec, 1.75683/1.75683 sec, 1.49398/1.49398 sec )
[LOG] Total clause minimization time: 1582.09/1586 sec (1.48948/1.48948 sec, 1.19178/1.19178 sec, 1.08513/1.08513 sec, 13.5637/13.5637 sec, 14.5923/14.5923 sec, 19.0395/19.0395 sec, 10.8979/10.8979 sec, 16.0577/16.0577 sec, 9.76274/9.76274 sec, 32.8476/32.8476 sec, 14.483/14.483 sec, 10.7887/10.7887 sec, 15.2892/15.2892 sec, 13.8717/13.8717 sec, 12.0922/12.0922 sec, 19.5669/19.5669 sec, 15.0758/15.0758 sec, 32.3553/32.3553 sec, 23.2242/23.2242 sec, 21.9331/21.9331 sec, 34.7642/34.7642 sec, 34.8842/34.8842 sec, 28.4715/28.4715 sec, 38.0511/38.0511 sec, 31.8025/31.8025 sec, 52.181/52.181 sec, 37.1994/37.1994 sec, 70.7001/70.7001 sec, 60.1832/60.1832 sec, 36.5429/36.5429 sec, 113.939/113.939 sec, 33.9431/33.9431 sec, 33.7118/33.7118 sec, 37.2362/37.2362 sec, 31.5389/31.5389 sec, 46.8151/46.8151 sec, 33.0408/33.0408 sec, 44.0278/44.0278 sec, 33.5964/33.5964 sec, 38.5082/38.5082 sec, 69.8058/69.8058 sec, 55.251/55.251 sec, 41.1314/41.1314 sec, 58.8505/58.8505 sec, 35.153/35.153 sec, 73.4846/73.4846 sec, 44.9206/44.9206 sec, 33.1487/33.1487 sec )
[LOG] Total clause size reduction: 55454 --> 6244 (1326 --> 37, 1212 --> 17, 700 --> 12, 2178 --> 296, 4508 --> 565, 873 --> 10, 1632 --> 20, 1330 --> 18, 1034 --> 15, 1488 --> 24, 1012 --> 30, 1183 --> 39, 990 --> 32, 1157 --> 38, 1320 --> 37, 957 --> 48, 10836 --> 1205, 1020 --> 45, 3108 --> 136, 1245 --> 60, 984 --> 44, 1458 --> 68, 4880 --> 361, 5925 --> 394, 9 --> 9, 10 --> 10, 12 --> 12, 296 --> 296, 565 --> 549, 10 --> 10, 20 --> 20, 18 --> 18, 15 --> 15, 24 --> 24, 20 --> 20, 20 --> 20, 16 --> 16, 38 --> 38, 37 --> 37, 21 --> 21, 962 --> 622, 18 --> 18, 127 --> 124, 60 --> 60, 44 --> 43, 54 --> 54, 308 --> 263, 394 --> 394 )
[LOG] Average clause size reduction: 46.9551 --> 5.28704 (94.7143 --> 2.64286, 93.2308 --> 1.30769, 87.5 --> 1.5, 94.6957 --> 12.8696, 95.9149 --> 12.0213, 87.3 --> 1, 90.6667 --> 1.11111, 88.6667 --> 1.2, 86.1667 --> 1.25, 87.5294 --> 1.41176, 84.3333 --> 2.5, 84.5 --> 2.78571, 82.5 --> 2.66667, 82.6429 --> 2.71429, 82.5 --> 2.3125, 79.75 --> 4, 85.3228 --> 9.48819, 78.4615 --> 3.46154, 81.7895 --> 3.57895, 77.8125 --> 3.75, 75.6923 --> 3.38462, 76.7368 --> 3.57895, 78.7097 --> 5.82258, 77.9605 --> 5.18421, 1 --> 1, 1 --> 1, 1.71429 --> 1.71429, 13.4545 --> 13.4545, 12.2826 --> 11.9348, 1.11111 --> 1.11111, 1.17647 --> 1.17647, 1.28571 --> 1.28571, 1.36364 --> 1.36364, 1.5 --> 1.5, 2 --> 2, 1.81818 --> 1.81818, 1.77778 --> 1.77778, 2.92308 --> 2.92308, 2.46667 --> 2.46667, 2.625 --> 2.625, 8.4386 --> 5.45614, 2 --> 2, 3.52778 --> 3.44444, 4 --> 4, 3.66667 --> 3.58333, 3.375 --> 3.375, 5.5 --> 4.69643, 5.25333 --> 5.25333 )
[LOG] Overall execution time: 1775.11 sec CPU time.
[LOG] Overall execution time: 1780 sec real time.
Synthesis time: 1779.98 sec (Real time) / 1755.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 28.47 sec (Real time) / 28.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2023 20 58 1 1921
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.435511 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 33 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 32 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.413488/0 sec (0.039974/0 sec, 0.03702/0 sec, 0.039989/0 sec, 0.017493/0 sec, 0.044163/0 sec, 0.039107/0 sec, 0.030877/0 sec, 0.030972/0 sec, 0.031299/0 sec, 0.025533/0 sec, 0.047081/0 sec, 0.02998/0 sec )
[LOG] Nr of iterations: 63 (8, 8, 4, 2, 8, 5, 7, 7, 3, 1, 6, 4 )
[LOG] Total clause computation time: 0.171569/0 sec (0.019337/0.019337 sec, 0.017038/0.017038 sec, 0.016268/0.016268 sec, 0.009789/0.009789 sec, 0.020147/0.020147 sec, 0.018894/0.018894 sec, 0.013114/0.013114 sec, 0.012854/0.012854 sec, 0.013327/0.013327 sec, 4.5e-05/4.5e-05 sec, 0.019226/0.019226 sec, 0.01153/0.01153 sec )
[LOG] Total clause minimization time: 0.22359/0 sec (0.018586/0.018586 sec, 0.018016/0.018016 sec, 0.021792/0.021792 sec, 0.005776/0.005776 sec, 0.022067/0.022067 sec, 0.018342/0.018342 sec, 0.016679/0.016679 sec, 0.017001/0.017001 sec, 0.016805/0.016805 sec, 0.024436/0.024436 sec, 0.026722/0.026722 sec, 0.017368/0.017368 sec )
[LOG] Total clause size reduction: 966 --> 91 (238 --> 12, 231 --> 11, 96 --> 4, 31 --> 0, 210 --> 14, 116 --> 7, 12 --> 11, 11 --> 11, 4 --> 4, 0 --> 0, 10 --> 10, 7 --> 7 )
[LOG] Average clause size reduction: 15.3333 --> 1.44444 (29.75 --> 1.5, 28.875 --> 1.375, 24 --> 1, 15.5 --> 0, 26.25 --> 1.75, 23.2 --> 1.4, 1.71429 --> 1.57143, 1.57143 --> 1.57143, 1.33333 --> 1.33333, 0 --> 0, 1.66667 --> 1.66667, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.437463 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 207 5 23 1 174
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.849337 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 60 new AND gates.
[LOG] Size before ABC: 84 AND gates.
[LOG] Size after ABC: 60 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.809806/1 sec (0.05793/0 sec, 0.055782/0 sec, 0.059415/0 sec, 0.057709/0 sec, 0.059579/0 sec, 0.073221/0 sec, 0.055364/0 sec, 0.059438/0 sec, 0.056226/0 sec, 0.058605/0 sec, 0.059415/0 sec, 0.052647/1 sec, 0.05357/0 sec, 0.050905/0 sec )
[LOG] Nr of iterations: 99 (9, 11, 5, 6, 4, 15, 5, 7, 10, 4, 4, 3, 12, 4 )
[LOG] Total clause computation time: 0.351652/1 sec (0.02814/0.02814 sec, 0.025354/0.025354 sec, 0.029208/0.029208 sec, 0.027372/0.027372 sec, 0.027725/0.027725 sec, 0.034587/0.034587 sec, 0.027551/0.027551 sec, 0.02844/0.02844 sec, 0.020211/0.020211 sec, 0.027856/0.027856 sec, 0.023153/0.023153 sec, 0.012609/0.012609 sec, 0.020293/0.020293 sec, 0.019153/0.019153 sec )
[LOG] Total clause minimization time: 0.427399/0 sec (0.026859/0.026859 sec, 0.027596/0.027596 sec, 0.027596/0.027596 sec, 0.027586/0.027586 sec, 0.029092/0.029092 sec, 0.035753/0.035753 sec, 0.025026/0.025026 sec, 0.02936/0.02936 sec, 0.034419/0.034419 sec, 0.029197/0.029197 sec, 0.034604/0.034604 sec, 0.038534/0.038534 sec, 0.031609/0.031609 sec, 0.030168/0.030168 sec )
[LOG] Total clause size reduction: 1824 --> 189 (312 --> 19, 380 --> 26, 148 --> 5, 180 --> 8, 105 --> 5, 476 --> 35, 132 --> 7, 15 --> 13, 26 --> 21, 5 --> 5, 6 --> 6, 5 --> 5, 27 --> 27, 7 --> 7 )
[LOG] Average clause size reduction: 18.4242 --> 1.90909 (34.6667 --> 2.11111, 34.5455 --> 2.36364, 29.6 --> 1, 30 --> 1.33333, 26.25 --> 1.25, 31.7333 --> 2.33333, 26.4 --> 1.4, 2.14286 --> 1.85714, 2.6 --> 2.1, 1.25 --> 1.25, 1.5 --> 1.5, 1.66667 --> 1.66667, 2.25 --> 2.25, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.851643 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.00 sec (Real time) / 0.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.25 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 273 6 26 1 234
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 4.00109 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 87 new AND gates.
[LOG] Size before ABC: 118 AND gates.
[LOG] Size after ABC: 87 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.92/4 sec (0.084709/0 sec, 0.080569/0 sec, 0.087889/0 sec, 0.077024/1 sec, 0.078687/0 sec, 0.107887/0 sec, 0.143289/0 sec, 0.11377/0 sec, 0.093377/0 sec, 0.132192/0 sec, 0.308685/1 sec, 0.505731/0 sec, 0.331953/0 sec, 0.475223/1 sec, 0.606852/0 sec, 0.490012/1 sec, 0.0965/0 sec, 0.105653/0 sec )
[LOG] Nr of iterations: 139 (10, 10, 7, 9, 5, 11, 9, 14, 6, 9, 9, 5, 4, 4, 4, 7, 11, 5 )
[LOG] Total clause computation time: 0.776707/2 sec (0.0389/0.0389 sec, 0.036722/0.036722 sec, 0.045479/0.045479 sec, 0.032757/0.032757 sec, 0.033743/0.033743 sec, 0.048378/0.048378 sec, 0.062563/0.062563 sec, 0.056004/0.056004 sec, 0.044811/0.044811 sec, 0.060791/0.060791 sec, 0.042062/0.042062 sec, 0.040651/0.040651 sec, 0.036726/0.036726 sec, 0.035112/0.035112 sec, 0.046842/0.046842 sec, 0.04251/0.04251 sec, 0.039837/0.039837 sec, 0.032819/0.032819 sec )
[LOG] Total clause minimization time: 3.08474/2 sec (0.04184/0.04184 sec, 0.039981/0.039981 sec, 0.038475/0.038475 sec, 0.040435/0.040435 sec, 0.041118/0.041118 sec, 0.055381/0.055381 sec, 0.076488/0.076488 sec, 0.053382/0.053382 sec, 0.044409/0.044409 sec, 0.068827/0.068827 sec, 0.26406/0.26406 sec, 0.462685/0.462685 sec, 0.29281/0.29281 sec, 0.437722/0.437722 sec, 0.557604/0.557604 sec, 0.445003/0.445003 sec, 0.053989/0.053989 sec, 0.070528/0.070528 sec )
[LOG] Total clause size reduction: 3145 --> 310 (414 --> 27, 405 --> 19, 264 --> 10, 344 --> 17, 168 --> 6, 410 --> 52, 320 --> 17, 507 --> 35, 190 --> 9, 27 --> 23, 19 --> 19, 6 --> 6, 6 --> 6, 6 --> 6, 10 --> 9, 14 --> 14, 26 --> 26, 9 --> 9 )
[LOG] Average clause size reduction: 22.6259 --> 2.23022 (41.4 --> 2.7, 40.5 --> 1.9, 37.7143 --> 1.42857, 38.2222 --> 1.88889, 33.6 --> 1.2, 37.2727 --> 4.72727, 35.5556 --> 1.88889, 36.2143 --> 2.5, 31.6667 --> 1.5, 3 --> 2.55556, 2.11111 --> 2.11111, 1.2 --> 1.2, 1.5 --> 1.5, 1.5 --> 1.5, 2.5 --> 2.25, 2 --> 2, 2.36364 --> 2.36364, 1.8 --> 1.8 )
[LOG] Overall execution time: 4.00413 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.17 sec (Real time) / 3.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.40 sec (Real time) / 0.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 341 7 30 1 295
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 8.83526 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 185 new AND gates.
[LOG] Size before ABC: 285 AND gates.
[LOG] Size after ABC: 183 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.73685/9 sec (0.055031/0 sec, 0.063678/0 sec, 0.096481/0 sec, 0.091993/0 sec, 0.08885/0 sec, 0.105903/0 sec, 0.114824/1 sec, 0.125953/0 sec, 0.239565/0 sec, 0.195477/0 sec, 0.55584/1 sec, 2.38098/2 sec, 0.878395/1 sec, 0.852634/1 sec, 0.715101/0 sec, 0.560033/1 sec, 0.496061/1 sec, 0.164563/0 sec, 0.529483/0 sec, 0.426003/1 sec )
[LOG] Nr of iterations: 276 (7, 4, 19, 6, 5, 12, 8, 10, 67, 25, 6, 3, 17, 4, 4, 7, 7, 7, 38, 20 )
[LOG] Total clause computation time: 1.00866/0 sec (0.025312/0.025312 sec, 0.030986/0.030986 sec, 0.043096/0.043096 sec, 0.043133/0.043133 sec, 0.039027/0.039027 sec, 0.041274/0.041274 sec, 0.055237/0.055237 sec, 0.061496/0.061496 sec, 0.075136/0.075136 sec, 0.076486/0.076486 sec, 0.050939/0.050939 sec, 0.052586/0.052586 sec, 0.050911/0.050911 sec, 0.045139/0.045139 sec, 0.048567/0.048567 sec, 0.044206/0.044206 sec, 0.072525/0.072525 sec, 0.067151/0.067151 sec, 0.044244/0.044244 sec, 0.041212/0.041212 sec )
[LOG] Total clause minimization time: 7.64659/9 sec (0.025297/0.025297 sec, 0.028412/0.028412 sec, 0.048695/0.048695 sec, 0.044481/0.044481 sec, 0.045391/0.045391 sec, 0.059986/0.059986 sec, 0.054788/0.054788 sec, 0.059637/0.059637 sec, 0.157433/0.157433 sec, 0.112405/0.112405 sec, 0.50164/0.50164 sec, 2.32537/2.32537 sec, 0.823993/0.823993 sec, 0.804516/0.804516 sec, 0.663586/0.663586 sec, 0.512848/0.512848 sec, 0.420542/0.420542 sec, 0.094335/0.094335 sec, 0.481611/0.481611 sec, 0.381627/0.381627 sec )
[LOG] Total clause size reduction: 7122 --> 874 (306 --> 10, 150 --> 8, 882 --> 54, 240 --> 11, 188 --> 5, 506 --> 35, 315 --> 16, 396 --> 32, 2838 --> 360, 1008 --> 58, 10 --> 10, 8 --> 8, 49 --> 49, 5 --> 5, 5 --> 5, 14 --> 14, 16 --> 16, 17 --> 17, 124 --> 116, 45 --> 45 )
[LOG] Average clause size reduction: 25.8043 --> 3.16667 (43.7143 --> 1.42857, 37.5 --> 2, 46.4211 --> 2.84211, 40 --> 1.83333, 37.6 --> 1, 42.1667 --> 2.91667, 39.375 --> 2, 39.6 --> 3.2, 42.3582 --> 5.37313, 40.32 --> 2.32, 1.66667 --> 1.66667, 2.66667 --> 2.66667, 2.88235 --> 2.88235, 1.25 --> 1.25, 1.25 --> 1.25, 2 --> 2, 2.28571 --> 2.28571, 2.42857 --> 2.42857, 3.26316 --> 3.05263, 2.25 --> 2.25 )
[LOG] Overall execution time: 8.83882 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.03 sec (Real time) / 8.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.66 sec (Real time) / 0.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 479 8 33 1 430
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 58.4885 sec CPU time.
[LOG] Relation determinization time: 59 sec real time.
[LOG] Final circuit size: 833 new AND gates.
[LOG] Size before ABC: 1604 AND gates.
[LOG] Size after ABC: 833 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 58.323/58 sec (0.072654/0 sec, 0.094841/0 sec, 0.132147/0 sec, 0.122009/0 sec, 0.116286/0 sec, 0.117988/0 sec, 0.118701/1 sec, 0.161887/0 sec, 0.138955/0 sec, 1.75822/2 sec, 6.31276/6 sec, 8.29329/8 sec, 2.88247/3 sec, 3.2111/3 sec, 2.48821/3 sec, 5.32617/5 sec, 5.28647/6 sec, 2.43391/2 sec, 4.44448/4 sec, 2.9966/3 sec, 2.91442/3 sec, 1.61413/2 sec, 1.57155/2 sec, 5.71379/5 sec )
[LOG] Nr of iterations: 776 (6, 10, 26, 6, 6, 10, 6, 8, 8, 315, 38, 18, 5, 9, 23, 5, 5, 8, 5, 7, 7, 191, 37, 17 )
[LOG] Total clause computation time: 2.71719/2 sec (0.034539/0.034539 sec, 0.040669/0.040669 sec, 0.057794/0.057794 sec, 0.054353/0.054353 sec, 0.050762/0.050762 sec, 0.052065/0.052065 sec, 0.049876/0.049876 sec, 0.08157/0.08157 sec, 0.069202/0.069202 sec, 0.212126/0.212126 sec, 0.25456/0.25456 sec, 0.245199/0.245199 sec, 0.101423/0.101423 sec, 0.313641/0.313641 sec, 0.107269/0.107269 sec, 0.104564/0.104564 sec, 0.098302/0.098302 sec, 0.072841/0.072841 sec, 0.11865/0.11865 sec, 0.138923/0.138923 sec, 0.157031/0.157031 sec, 0.12781/0.12781 sec, 0.090532/0.090532 sec, 0.083491/0.083491 sec )
[LOG] Total clause minimization time: 55.4138/56 sec (0.032445/0.032445 sec, 0.049136/0.049136 sec, 0.06799/0.06799 sec, 0.061896/0.061896 sec, 0.059831/0.059831 sec, 0.060023/0.060023 sec, 0.063028/0.063028 sec, 0.074368/0.074368 sec, 0.063559/0.063559 sec, 1.52274/1.52274 sec, 6.04126/6.04126 sec, 8.0324/8.0324 sec, 2.77519/2.77519 sec, 2.89094/2.89094 sec, 2.37334/2.37334 sec, 5.21527/5.21527 sec, 5.18188/5.18188 sec, 2.35459/2.35459 sec, 4.3195/4.3195 sec, 2.85132/2.85132 sec, 2.75103/2.75103 sec, 1.47194/1.47194 sec, 1.47506/1.47506 sec, 5.62508/5.62508 sec )
[LOG] Total clause size reduction: 24068 --> 5031 (290 --> 8, 513 --> 28, 1400 --> 79, 275 --> 7, 270 --> 7, 477 --> 16, 260 --> 8, 357 --> 18, 350 --> 19, 15386 --> 3076, 1776 --> 96, 799 --> 65, 8 --> 8, 28 --> 28, 67 --> 66, 7 --> 7, 7 --> 7, 13 --> 13, 8 --> 7, 18 --> 18, 19 --> 19, 1579 --> 1270, 96 --> 96, 65 --> 65 )
[LOG] Average clause size reduction: 31.0155 --> 6.48325 (48.3333 --> 1.33333, 51.3 --> 2.8, 53.8462 --> 3.03846, 45.8333 --> 1.16667, 45 --> 1.16667, 47.7 --> 1.6, 43.3333 --> 1.33333, 44.625 --> 2.25, 43.75 --> 2.375, 48.8444 --> 9.76508, 46.7368 --> 2.52632, 44.3889 --> 3.61111, 1.6 --> 1.6, 3.11111 --> 3.11111, 2.91304 --> 2.86957, 1.4 --> 1.4, 1.4 --> 1.4, 1.625 --> 1.625, 1.6 --> 1.4, 2.57143 --> 2.57143, 2.71429 --> 2.71429, 8.26702 --> 6.64921, 2.59459 --> 2.59459, 3.82353 --> 3.82353 )
[LOG] Overall execution time: 58.4926 sec CPU time.
[LOG] Overall execution time: 59 sec real time.
Synthesis time: 58.93 sec (Real time) / 58.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.75 sec (Real time) / 2.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1173 9 37 1 1115
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 185.625 sec CPU time.
[LOG] Relation determinization time: 186 sec real time.
[LOG] Final circuit size: 1234 new AND gates.
[LOG] Size before ABC: 2564 AND gates.
[LOG] Size after ABC: 1233 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 185.347/186 sec (0.114283/0 sec, 0.162127/0 sec, 0.169846/0 sec, 0.171656/1 sec, 0.178911/0 sec, 0.171615/0 sec, 0.178799/0 sec, 0.19211/0 sec, 0.290312/1 sec, 0.247147/0 sec, 1.35857/1 sec, 9.93586/10 sec, 16.0725/16 sec, 14.6505/15 sec, 11.4544/11 sec, 14.3126/15 sec, 14.293/14 sec, 14.005/14 sec, 11.3934/12 sec, 17.8287/17 sec, 16.1443/17 sec, 11.3529/11 sec, 11.7599/12 sec, 10.2456/10 sec, 5.03301/5 sec, 3.62972/4 sec )
[LOG] Nr of iterations: 988 (6, 7, 23, 7, 8, 8, 6, 9, 16, 14, 106, 322, 12, 5, 6, 20, 6, 7, 7, 5, 8, 8, 7, 33, 321, 11 )
[LOG] Total clause computation time: 10.4001/10 sec (0.057376/0.057376 sec, 0.068625/0.068625 sec, 0.077388/0.077388 sec, 0.075051/0.075051 sec, 0.082356/0.082356 sec, 0.077873/0.077873 sec, 0.081252/0.081252 sec, 0.093672/0.093672 sec, 0.128181/0.128181 sec, 0.107992/0.107992 sec, 0.176131/0.176131 sec, 0.342222/0.342222 sec, 3.53113/3.53113 sec, 1.1672/1.1672 sec, 1.30234/1.30234 sec, 0.144957/0.144957 sec, 0.139525/0.139525 sec, 0.131423/0.131423 sec, 0.158085/0.158085 sec, 0.429043/0.429043 sec, 0.128032/0.128032 sec, 0.469682/0.469682 sec, 0.461964/0.461964 sec, 0.163269/0.163269 sec, 0.194013/0.194013 sec, 0.611359/0.611359 sec )
[LOG] Total clause minimization time: 174.631/176 sec (0.049146/0.049146 sec, 0.085881/0.085881 sec, 0.084122/0.084122 sec, 0.088538/0.088538 sec, 0.088477/0.088477 sec, 0.085488/0.085488 sec, 0.089327/0.089327 sec, 0.090335/0.090335 sec, 0.152954/0.152954 sec, 0.129672/0.129672 sec, 1.16573/1.16573 sec, 9.54055/9.54055 sec, 12.5216/12.5216 sec, 13.4748/13.4748 sec, 10.1409/10.1409 sec, 14.1575/14.1575 sec, 14.1449/14.1449 sec, 13.8645/13.8645 sec, 11.2266/11.2266 sec, 17.3902/17.3902 sec, 16.0073/16.0073 sec, 10.8743/10.8743 sec, 11.2891/11.2891 sec, 10.0707/10.0707 sec, 4.80806/4.80806 sec, 3.01033/3.01033 sec )
[LOG] Total clause size reduction: 31629 --> 6815 (315 --> 8, 372 --> 21, 1342 --> 68, 360 --> 8, 413 --> 12, 406 --> 12, 285 --> 8, 448 --> 14, 825 --> 92, 702 --> 84, 5565 --> 880, 16692 --> 3013, 561 --> 31, 8 --> 8, 21 --> 21, 54 --> 54, 8 --> 8, 12 --> 10, 12 --> 12, 8 --> 8, 14 --> 14, 24 --> 18, 21 --> 21, 117 --> 110, 3013 --> 2249, 31 --> 31 )
[LOG] Average clause size reduction: 32.0132 --> 6.89777 (52.5 --> 1.33333, 53.1429 --> 3, 58.3478 --> 2.95652, 51.4286 --> 1.14286, 51.625 --> 1.5, 50.75 --> 1.5, 47.5 --> 1.33333, 49.7778 --> 1.55556, 51.5625 --> 5.75, 50.1429 --> 6, 52.5 --> 8.30189, 51.8385 --> 9.35714, 46.75 --> 2.58333, 1.6 --> 1.6, 3.5 --> 3.5, 2.7 --> 2.7, 1.33333 --> 1.33333, 1.71429 --> 1.42857, 1.71429 --> 1.71429, 1.6 --> 1.6, 1.75 --> 1.75, 3 --> 2.25, 3 --> 3, 3.54545 --> 3.33333, 9.38629 --> 7.00623, 2.81818 --> 2.81818 )
[LOG] Overall execution time: 185.63 sec CPU time.
[LOG] Overall execution time: 186 sec real time.
Synthesis time: 186.44 sec (Real time) / 184.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.49 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.94 sec (Real time) / 2.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1618 10 40 1 1556
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 443.749 sec CPU time.
[LOG] Relation determinization time: 445 sec real time.
[LOG] Final circuit size: 3071 new AND gates.
[LOG] Size before ABC: 6431 AND gates.
[LOG] Size after ABC: 3071 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 443.467/444 sec (0.1039/0 sec, 0.149453/0 sec, 0.189565/0 sec, 0.167435/0 sec, 0.154598/1 sec, 0.156366/0 sec, 0.157813/0 sec, 0.182459/0 sec, 0.254444/0 sec, 0.208089/1 sec, 0.232445/0 sec, 3.59525/3 sec, 42.1765/43 sec, 37.6964/38 sec, 28.6642/28 sec, 29.3039/30 sec, 32.202/32 sec, 24.9873/25 sec, 34.8823/35 sec, 32.0234/32 sec, 26.7264/27 sec, 22.1339/22 sec, 24.3389/24 sec, 32.6516/33 sec, 25.2921/25 sec, 24.8079/25 sec, 11.0249/11 sec, 9.00362/9 sec )
[LOG] Nr of iterations: 1711 (8, 9, 23, 8, 8, 7, 6, 7, 10, 11, 8, 342, 419, 18, 7, 7, 20, 7, 6, 6, 5, 6, 7, 7, 7, 307, 418, 17 )
[LOG] Total clause computation time: 38.1829/40 sec (0.049721/0.049721 sec, 0.066305/0.066305 sec, 0.0857/0.0857 sec, 0.075748/0.075748 sec, 0.070304/0.070304 sec, 0.074712/0.074712 sec, 0.067998/0.067998 sec, 0.077141/0.077141 sec, 0.126404/0.126404 sec, 0.084606/0.084606 sec, 0.122299/0.122299 sec, 0.251954/0.251954 sec, 0.870434/0.870434 sec, 14.6808/14.6808 sec, 0.628841/0.628841 sec, 5.59967/5.59967 sec, 0.294922/0.294922 sec, 0.274708/0.274708 sec, 0.269539/0.269539 sec, 0.251618/0.251618 sec, 0.792922/0.792922 sec, 1.08152/1.08152 sec, 1.03497/1.03497 sec, 0.690139/0.690139 sec, 6.92796/6.92796 sec, 0.57697/0.57697 sec, 1.71725/1.71725 sec, 1.33773/1.33773 sec )
[LOG] Total clause minimization time: 404.835/404 sec (0.046088/0.046088 sec, 0.075177/0.075177 sec, 0.0951/0.0951 sec, 0.083296/0.083296 sec, 0.075922/0.075922 sec, 0.073218/0.073218 sec, 0.08172/0.08172 sec, 0.097129/0.097129 sec, 0.11941/0.11941 sec, 0.114438/0.114438 sec, 0.101099/0.101099 sec, 3.30434/3.30434 sec, 41.2314/41.2314 sec, 22.9884/22.9884 sec, 28.0235/28.0235 sec, 23.6911/23.6911 sec, 31.895/31.895 sec, 24.7019/24.7019 sec, 34.6019/34.6019 sec, 31.7613/31.7613 sec, 25.9228/25.9228 sec, 21.0413/21.0413 sec, 23.2926/23.2926 sec, 31.9503/31.9503 sec, 18.3506/18.3506 sec, 24.1974/24.1974 sec, 9.26446/9.26446 sec, 7.65413/7.65413 sec )
[LOG] Total clause size reduction: 57394 --> 14651 (476 --> 12, 536 --> 28, 1452 --> 64, 455 --> 9, 448 --> 12, 378 --> 9, 310 --> 7, 366 --> 9, 540 --> 47, 590 --> 22, 406 --> 23, 19437 --> 3535, 23408 --> 4380, 935 --> 63, 12 --> 12, 23 --> 23, 48 --> 48, 9 --> 9, 8 --> 8, 9 --> 9, 7 --> 7, 9 --> 9, 23 --> 23, 12 --> 12, 23 --> 23, 3031 --> 2449, 4380 --> 3736, 63 --> 63 )
[LOG] Average clause size reduction: 33.5441 --> 8.56283 (59.5 --> 1.5, 59.5556 --> 3.11111, 63.1304 --> 2.78261, 56.875 --> 1.125, 56 --> 1.5, 54 --> 1.28571, 51.6667 --> 1.16667, 52.2857 --> 1.28571, 54 --> 4.7, 53.6364 --> 2, 50.75 --> 2.875, 56.8333 --> 10.3363, 55.8663 --> 10.4535, 51.9444 --> 3.5, 1.71429 --> 1.71429, 3.28571 --> 3.28571, 2.4 --> 2.4, 1.28571 --> 1.28571, 1.33333 --> 1.33333, 1.5 --> 1.5, 1.4 --> 1.4, 1.5 --> 1.5, 3.28571 --> 3.28571, 1.71429 --> 1.71429, 3.28571 --> 3.28571, 9.87296 --> 7.9772, 10.4785 --> 8.9378, 3.70588 --> 3.70588 )
[LOG] Overall execution time: 443.754 sec CPU time.
[LOG] Overall execution time: 445 sec real time.
Synthesis time: 445.26 sec (Real time) / 442.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.95 sec (Real time) / 1.95 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.61 sec (Real time) / 12.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 3497 11 43 1 3429
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 140.648 sec CPU time.
[LOG] Relation determinization time: 141 sec real time.
[LOG] Final circuit size: 380 new AND gates.
[LOG] Size before ABC: 581 AND gates.
[LOG] Size after ABC: 380 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 140.289/140 sec (0.129475/0 sec, 0.180433/0 sec, 0.199229/0 sec, 0.225704/1 sec, 0.189795/0 sec, 0.209529/0 sec, 0.186968/0 sec, 0.210827/0 sec, 0.365017/1 sec, 0.231889/0 sec, 0.300612/0 sec, 0.249495/1 sec, 0.958652/1 sec, 3.25856/3 sec, 2.4975/2 sec, 9.71311/10 sec, 7.52491/8 sec, 13.5543/13 sec, 7.37753/8 sec, 9.05234/9 sec, 12.0408/12 sec, 7.45256/7 sec, 9.81552/10 sec, 6.71465/7 sec, 11.3615/11 sec, 15.0217/15 sec, 12.4028/13 sec, 3.95501/4 sec, 3.24238/3 sec, 1.66657/1 sec )
[LOG] Nr of iterations: 635 (6, 8, 22, 12, 8, 6, 7, 10, 16, 11, 13, 8, 156, 82, 49, 5, 3, 19, 10, 7, 5, 6, 8, 9, 7, 7, 6, 42, 49, 38 )
[LOG] Total clause computation time: 14.5213/15 sec (0.066336/0.066336 sec, 0.087023/0.087023 sec, 0.092809/0.092809 sec, 0.114577/0.114577 sec, 0.089987/0.089987 sec, 0.098863/0.098863 sec, 0.077961/0.077961 sec, 0.094195/0.094195 sec, 0.176408/0.176408 sec, 0.095861/0.095861 sec, 0.133463/0.133463 sec, 0.106832/0.106832 sec, 0.222459/0.222459 sec, 0.340095/0.340095 sec, 0.276639/0.276639 sec, 0.445577/0.445577 sec, 0.7632/0.7632 sec, 0.107526/0.107526 sec, 0.107946/0.107946 sec, 0.099702/0.099702 sec, 0.098418/0.098418 sec, 0.08764/0.08764 sec, 0.09615/0.09615 sec, 1.05665/1.05665 sec, 0.091437/0.091437 sec, 9.0483/9.0483 sec, 0.096106/0.096106 sec, 0.113702/0.113702 sec, 0.122303/0.122303 sec, 0.113108/0.113108 sec )
[LOG] Total clause minimization time: 125.47/125 sec (0.054007/0.054007 sec, 0.084554/0.084554 sec, 0.097202/0.097202 sec, 0.101795/0.101795 sec, 0.090942/0.090942 sec, 0.101247/0.101247 sec, 0.09966/0.09966 sec, 0.106934/0.106934 sec, 0.178641/0.178641 sec, 0.125957/0.125957 sec, 0.156828/0.156828 sec, 0.132525/0.132525 sec, 0.714247/0.714247 sec, 2.89647/2.89647 sec, 2.20184/2.20184 sec, 9.25994/9.25994 sec, 6.75368/6.75368 sec, 13.4383/13.4383 sec, 7.26153/7.26153 sec, 8.94479/8.94479 sec, 11.9344/11.9344 sec, 7.35763/7.35763 sec, 9.71165/9.71165 sec, 5.65014/5.65014 sec, 11.2622/11.2622 sec, 5.9657/5.9657 sec, 12.2992/12.2992 sec, 3.83154/3.83154 sec, 3.11135/3.11135 sec, 1.54552/1.54552 sec )
[LOG] Total clause size reduction: 25518 --> 3075 (365 --> 8, 504 --> 32, 1491 --> 57, 770 --> 14, 483 --> 8, 340 --> 7, 402 --> 7, 594 --> 15, 975 --> 108, 640 --> 31, 756 --> 87, 434 --> 13, 9455 --> 1565, 4860 --> 371, 2832 --> 171, 8 --> 8, 8 --> 8, 44 --> 43, 12 --> 12, 8 --> 8, 7 --> 7, 7 --> 7, 12 --> 12, 35 --> 31, 13 --> 13, 25 --> 25, 10 --> 10, 146 --> 141, 170 --> 144, 112 --> 112 )
[LOG] Average clause size reduction: 40.1858 --> 4.84252 (60.8333 --> 1.33333, 63 --> 4, 67.7727 --> 2.59091, 64.1667 --> 1.16667, 60.375 --> 1, 56.6667 --> 1.16667, 57.4286 --> 1, 59.4 --> 1.5, 60.9375 --> 6.75, 58.1818 --> 2.81818, 58.1538 --> 6.69231, 54.25 --> 1.625, 60.609 --> 10.0321, 59.2683 --> 4.52439, 57.7959 --> 3.4898, 1.6 --> 1.6, 2.66667 --> 2.66667, 2.31579 --> 2.26316, 1.2 --> 1.2, 1.14286 --> 1.14286, 1.4 --> 1.4, 1.16667 --> 1.16667, 1.5 --> 1.5, 3.88889 --> 3.44444, 1.85714 --> 1.85714, 3.57143 --> 3.57143, 1.66667 --> 1.66667, 3.47619 --> 3.35714, 3.46939 --> 2.93878, 2.94737 --> 2.94737 )
[LOG] Overall execution time: 140.654 sec CPU time.
[LOG] Overall execution time: 141 sec real time.
Synthesis time: 141.10 sec (Real time) / 139.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.64 sec (Real time) / 1.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 848 12 46 1 775
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 577.516 sec CPU time.
[LOG] Relation determinization time: 579 sec real time.
[LOG] Final circuit size: 3332 new AND gates.
[LOG] Size before ABC: 6963 AND gates.
[LOG] Size after ABC: 3332 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 576.932/578 sec (0.187491/0 sec, 0.277815/0 sec, 0.336883/1 sec, 0.348673/0 sec, 0.294483/0 sec, 0.287006/1 sec, 0.298907/0 sec, 0.329123/0 sec, 0.470258/1 sec, 0.30163/0 sec, 0.451299/1 sec, 0.321737/0 sec, 0.392521/0 sec, 20.146/21 sec, 39.918/40 sec, 29.9044/29 sec, 26.1391/27 sec, 18.1404/18 sec, 21.7431/22 sec, 25.3303/25 sec, 19.0433/19 sec, 35.8243/36 sec, 38.5371/39 sec, 38.169/38 sec, 27.1264/27 sec, 17.8713/18 sec, 32.9098/33 sec, 22.2525/22 sec, 32.3313/33 sec, 16.5615/16 sec, 27.8416/28 sec, 20.7117/21 sec, 21.0482/21 sec, 41.085/41 sec )
[LOG] Nr of iterations: 2030 (5, 20, 32, 15, 10, 7, 8, 10, 8, 7, 19, 8, 8, 726, 144, 49, 16, 4, 16, 30, 8, 8, 6, 6, 9, 7, 5, 8, 7, 7, 686, 72, 44, 15 )
[LOG] Total clause computation time: 16.2721/15 sec (0.098106/0.098106 sec, 0.126165/0.126165 sec, 0.157499/0.157499 sec, 0.176356/0.176356 sec, 0.138629/0.138629 sec, 0.133189/0.133189 sec, 0.150617/0.150617 sec, 0.151058/0.151058 sec, 0.241248/0.241248 sec, 0.133597/0.133597 sec, 0.200337/0.200337 sec, 0.143445/0.143445 sec, 0.184529/0.184529 sec, 1.08955/1.08955 sec, 1.40279/1.40279 sec, 1.2352/1.2352 sec, 0.748696/0.748696 sec, 0.913/0.913 sec, 1.34014/1.34014 sec, 0.480985/0.480985 sec, 0.329378/0.329378 sec, 0.463643/0.463643 sec, 0.438903/0.438903 sec, 0.455422/0.455422 sec, 0.410105/0.410105 sec, 1.18303/1.18303 sec, 0.433675/0.433675 sec, 1.11525/1.11525 sec, 0.337397/0.337397 sec, 0.511387/0.511387 sec, 0.397129/0.397129 sec, 0.362277/0.362277 sec, 0.290446/0.290446 sec, 0.298964/0.298964 sec )
[LOG] Total clause minimization time: 559.827/562 sec (0.077646/0.077646 sec, 0.139294/0.139294 sec, 0.163584/0.163584 sec, 0.158201/0.158201 sec, 0.143623/0.143623 sec, 0.14138/0.14138 sec, 0.135708/0.135708 sec, 0.164784/0.164784 sec, 0.215984/0.215984 sec, 0.155269/0.155269 sec, 0.236639/0.236639 sec, 0.164458/0.164458 sec, 0.194366/0.194366 sec, 18.981/18.981 sec, 38.4489/38.4489 sec, 28.6114/28.6114 sec, 25.342/25.342 sec, 17.2103/17.2103 sec, 20.3823/20.3823 sec, 24.8263/24.8263 sec, 18.6953/18.6953 sec, 35.3417/35.3417 sec, 38.0787/38.0787 sec, 37.6954/37.6954 sec, 26.6982/26.6982 sec, 16.6704/16.6704 sec, 32.459/32.459 sec, 21.12/21.12 sec, 31.9762/31.9762 sec, 16.0315/16.0315 sec, 27.335/27.335 sec, 20.3249/20.3249 sec, 20.7373/20.7373 sec, 40.7705/40.7705 sec )
[LOG] Total clause size reduction: 82423 --> 18195 (320 --> 7, 1501 --> 93, 2418 --> 92, 1078 --> 47, 684 --> 12, 450 --> 9, 518 --> 9, 657 --> 13, 504 --> 27, 426 --> 10, 1260 --> 157, 483 --> 12, 476 --> 12, 48575 --> 9520, 9438 --> 1013, 3120 --> 155, 960 --> 44, 7 --> 7, 72 --> 72, 82 --> 81, 11 --> 11, 10 --> 10, 9 --> 9, 7 --> 7, 13 --> 13, 27 --> 27, 8 --> 8, 28 --> 28, 12 --> 12, 12 --> 9, 8809 --> 6251, 273 --> 243, 131 --> 131, 44 --> 44 )
[LOG] Average clause size reduction: 40.6025 --> 8.96305 (64 --> 1.4, 75.05 --> 4.65, 75.5625 --> 2.875, 71.8667 --> 3.13333, 68.4 --> 1.2, 64.2857 --> 1.28571, 64.75 --> 1.125, 65.7 --> 1.3, 63 --> 3.375, 60.8571 --> 1.42857, 66.3158 --> 8.26316, 60.375 --> 1.5, 59.5 --> 1.5, 66.9077 --> 13.1129, 65.5417 --> 7.03472, 63.6735 --> 3.16327, 60 --> 2.75, 1.75 --> 1.75, 4.5 --> 4.5, 2.73333 --> 2.7, 1.375 --> 1.375, 1.25 --> 1.25, 1.5 --> 1.5, 1.16667 --> 1.16667, 1.44444 --> 1.44444, 3.85714 --> 3.85714, 1.6 --> 1.6, 3.5 --> 3.5, 1.71429 --> 1.71429, 1.71429 --> 1.28571, 12.8411 --> 9.11224, 3.79167 --> 3.375, 2.97727 --> 2.97727, 2.93333 --> 2.93333 )
[LOG] Overall execution time: 577.523 sec CPU time.
[LOG] Overall execution time: 579 sec real time.
Synthesis time: 579.35 sec (Real time) / 574.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.00 sec (Real time) / 1.98 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.87 sec (Real time) / 13.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 3855 13 50 1 3775
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 335.293 sec CPU time.
[LOG] Relation determinization time: 336 sec real time.
[LOG] Final circuit size: 745 new AND gates.
[LOG] Size before ABC: 1471 AND gates.
[LOG] Size after ABC: 745 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 334.646/336 sec (0.341773/1 sec, 0.338875/0 sec, 0.22452/0 sec, 0.423765/1 sec, 0.360953/0 sec, 0.296628/0 sec, 0.29529/1 sec, 0.304258/0 sec, 0.3154/0 sec, 0.304576/1 sec, 0.332041/0 sec, 0.39374/0 sec, 0.351078/1 sec, 0.388554/0 sec, 0.329453/0 sec, 0.796698/1 sec, 18.4892/19 sec, 17.526/17 sec, 22.9772/23 sec, 24.7192/25 sec, 17.5458/18 sec, 10.6185/10 sec, 15.6594/16 sec, 22.0634/22 sec, 17.1934/17 sec, 17.4953/18 sec, 18.5604/19 sec, 17.0514/17 sec, 15.2324/15 sec, 18.0912/18 sec, 17.442/17 sec, 18.1494/19 sec, 16.9388/17 sec, 4.84563/5 sec, 7.72/7 sec, 10.5291/11 sec )
[LOG] Nr of iterations: 919 (17, 9, 7, 9, 9, 13, 10, 9, 12, 15, 13, 16, 12, 14, 12, 135, 256, 20, 14, 8, 6, 8, 8, 12, 9, 8, 11, 12, 12, 9, 9, 12, 10, 134, 31, 18 )
[LOG] Total clause computation time: 37.8293/37 sec (0.161206/0.161206 sec, 0.162618/0.162618 sec, 0.115255/0.115255 sec, 0.232229/0.232229 sec, 0.171652/0.171652 sec, 0.151348/0.151348 sec, 0.152079/0.152079 sec, 0.156447/0.156447 sec, 0.149279/0.149279 sec, 0.152099/0.152099 sec, 0.164106/0.164106 sec, 0.164902/0.164902 sec, 0.153558/0.153558 sec, 0.179911/0.179911 sec, 0.134901/0.134901 sec, 0.22318/0.22318 sec, 1.1825/1.1825 sec, 0.646627/0.646627 sec, 13.3827/13.3827 sec, 15.3696/15.3696 sec, 0.167817/0.167817 sec, 0.740761/0.740761 sec, 0.54968/0.54968 sec, 0.188171/0.188171 sec, 0.182605/0.182605 sec, 0.163262/0.163262 sec, 0.159511/0.159511 sec, 0.184634/0.184634 sec, 0.186355/0.186355 sec, 0.186331/0.186331 sec, 0.111747/0.111747 sec, 0.152218/0.152218 sec, 0.113885/0.113885 sec, 0.320443/0.320443 sec, 0.701145/0.701145 sec, 0.51458/0.51458 sec )
[LOG] Total clause minimization time: 296.272/298 sec (0.167899/0.167899 sec, 0.164108/0.164108 sec, 0.09762/0.09762 sec, 0.179117/0.179117 sec, 0.176935/0.176935 sec, 0.132514/0.132514 sec, 0.130278/0.130278 sec, 0.135037/0.135037 sec, 0.153017/0.153017 sec, 0.13948/0.13948 sec, 0.154636/0.154636 sec, 0.215206/0.215206 sec, 0.184354/0.184354 sec, 0.194906/0.194906 sec, 0.181074/0.181074 sec, 0.545882/0.545882 sec, 17.2563/17.2563 sec, 16.8519/16.8519 sec, 9.58289/9.58289 sec, 9.33547/9.33547 sec, 17.3661/17.3661 sec, 9.86468/9.86468 sec, 15.0973/15.0973 sec, 21.8617/21.8617 sec, 16.9986/16.9986 sec, 17.3181/17.3181 sec, 18.388/18.388 sec, 16.8542/16.8542 sec, 15.0326/15.0326 sec, 17.8928/17.8928 sec, 17.3177/17.3177 sec, 17.9825/17.9825 sec, 16.8125/16.8125 sec, 4.4987/4.4987 sec, 7.00505/7.00505 sec, 10.003/10.003 sec )
[LOG] Total clause size reduction: 42332 --> 6228 (1360 --> 48, 672 --> 16, 498 --> 10, 656 --> 35, 648 --> 30, 960 --> 13, 711 --> 11, 624 --> 10, 847 --> 14, 1064 --> 38, 900 --> 22, 1110 --> 100, 803 --> 26, 936 --> 30, 781 --> 29, 9380 --> 1023, 17595 --> 3248, 1292 --> 54, 39 --> 38, 16 --> 16, 10 --> 10, 35 --> 33, 30 --> 30, 13 --> 13, 11 --> 11, 10 --> 10, 14 --> 14, 19 --> 19, 22 --> 22, 15 --> 15, 18 --> 18, 26 --> 26, 25 --> 25, 1023 --> 1023, 120 --> 99, 49 --> 49 )
[LOG] Average clause size reduction: 46.0631 --> 6.77693 (80 --> 2.82353, 74.6667 --> 1.77778, 71.1429 --> 1.42857, 72.8889 --> 3.88889, 72 --> 3.33333, 73.8462 --> 1, 71.1 --> 1.1, 69.3333 --> 1.11111, 70.5833 --> 1.16667, 70.9333 --> 2.53333, 69.2308 --> 1.69231, 69.375 --> 6.25, 66.9167 --> 2.16667, 66.8571 --> 2.14286, 65.0833 --> 2.41667, 69.4815 --> 7.57778, 68.7305 --> 12.6875, 64.6 --> 2.7, 2.78571 --> 2.71429, 2 --> 2, 1.66667 --> 1.66667, 4.375 --> 4.125, 3.75 --> 3.75, 1.08333 --> 1.08333, 1.22222 --> 1.22222, 1.25 --> 1.25, 1.27273 --> 1.27273, 1.58333 --> 1.58333, 1.83333 --> 1.83333, 1.66667 --> 1.66667, 2 --> 2, 2.16667 --> 2.16667, 2.5 --> 2.5, 7.63433 --> 7.63433, 3.87097 --> 3.19355, 2.72222 --> 2.72222 )
[LOG] Overall execution time: 335.3 sec CPU time.
[LOG] Overall execution time: 336 sec real time.
Synthesis time: 336.26 sec (Real time) / 333.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.42 sec (Real time) / 3.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1305 14 53 1 1220
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 288.077 sec CPU time.
[LOG] Relation determinization time: 289 sec real time.
[LOG] Final circuit size: 711 new AND gates.
[LOG] Size before ABC: 1331 AND gates.
[LOG] Size after ABC: 711 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 287.139/288 sec (0.426008/0 sec, 0.447465/1 sec, 0.262981/0 sec, 0.560563/0 sec, 0.48847/1 sec, 0.34597/0 sec, 0.335601/1 sec, 0.314518/0 sec, 0.35462/0 sec, 0.363965/1 sec, 0.336038/0 sec, 0.396431/0 sec, 0.414269/1 sec, 0.813669/1 sec, 0.347835/0 sec, 0.548807/1 sec, 0.888365/0 sec, 16.8754/17 sec, 15.0582/15 sec, 15.6232/16 sec, 15.6776/16 sec, 12.9797/13 sec, 11.5127/11 sec, 17.9144/18 sec, 14.1394/14 sec, 10.8155/11 sec, 10.0609/10 sec, 12.1396/13 sec, 12.3576/12 sec, 16.7692/17 sec, 13.393/13 sec, 14.5603/15 sec, 13.2398/13 sec, 11.1372/11 sec, 12.9817/13 sec, 2.19382/2 sec, 12.0314/12 sec, 18.0326/19 sec )
[LOG] Nr of iterations: 756 (15, 9, 6, 8, 8, 14, 16, 10, 13, 14, 9, 14, 11, 15, 9, 26, 132, 48, 41, 13, 8, 5, 7, 7, 13, 15, 9, 12, 10, 8, 12, 9, 13, 8, 11, 118, 22, 38 )
[LOG] Total clause computation time: 27.6121/23 sec (0.202503/0.202503 sec, 0.227141/0.227141 sec, 0.133362/0.133362 sec, 0.299154/0.299154 sec, 0.236166/0.236166 sec, 0.179193/0.179193 sec, 0.166949/0.166949 sec, 0.151225/0.151225 sec, 0.167122/0.167122 sec, 0.170853/0.170853 sec, 0.165874/0.165874 sec, 0.180272/0.180272 sec, 0.172811/0.172811 sec, 0.199972/0.199972 sec, 0.137076/0.137076 sec, 0.195365/0.195365 sec, 0.26633/0.26633 sec, 0.91287/0.91287 sec, 0.913384/0.913384 sec, 6.22723/6.22723 sec, 4.13929/4.13929 sec, 0.135686/0.135686 sec, 1.85516/1.85516 sec, 7.0912/7.0912 sec, 0.122844/0.122844 sec, 0.111431/0.111431 sec, 0.124861/0.124861 sec, 0.107441/0.107441 sec, 0.115913/0.115913 sec, 0.107274/0.107274 sec, 0.133014/0.133014 sec, 0.108441/0.108441 sec, 0.109987/0.109987 sec, 0.095179/0.095179 sec, 0.115421/0.115421 sec, 0.482001/0.482001 sec, 0.751551/0.751551 sec, 0.600534/0.600534 sec )
[LOG] Total clause minimization time: 258.976/265 sec (0.208711/0.208711 sec, 0.205748/0.205748 sec, 0.115364/0.115364 sec, 0.247251/0.247251 sec, 0.237351/0.237351 sec, 0.151533/0.151533 sec, 0.153292/0.153292 sec, 0.148264/0.148264 sec, 0.171576/0.171576 sec, 0.177249/0.177249 sec, 0.154889/0.154889 sec, 0.200779/0.200779 sec, 0.225808/0.225808 sec, 0.59781/0.59781 sec, 0.195436/0.195436 sec, 0.336259/0.336259 sec, 0.596209/0.596209 sec, 15.9357/15.9357 sec, 14.1186/14.1186 sec, 9.38491/9.38491 sec, 11.5265/11.5265 sec, 12.833/12.833 sec, 9.64542/9.64542 sec, 10.812/10.812 sec, 14.0048/14.0048 sec, 10.6926/10.6926 sec, 9.92473/9.92473 sec, 12.0207/12.0207 sec, 12.2302/12.2302 sec, 16.6501/16.6501 sec, 13.248/13.248 sec, 14.4403/14.4403 sec, 13.1186/13.1186 sec, 11.0315/11.0315 sec, 12.8545/12.8545 sec, 1.69445/1.69445 sec, 11.2675/11.2675 sec, 17.4181/17.4181 sec )
[LOG] Total clause size reduction: 32137 --> 3306 (1260 --> 43, 712 --> 16, 440 --> 9, 609 --> 30, 602 --> 31, 1105 --> 14, 1260 --> 20, 747 --> 11, 984 --> 15, 1053 --> 30, 640 --> 16, 1027 --> 29, 780 --> 19, 1078 --> 30, 608 --> 17, 1875 --> 206, 9694 --> 1000, 3431 --> 309, 2880 --> 130, 38 --> 38, 16 --> 16, 9 --> 9, 30 --> 30, 31 --> 31, 14 --> 14, 20 --> 20, 11 --> 11, 15 --> 15, 15 --> 15, 16 --> 16, 21 --> 21, 15 --> 15, 26 --> 26, 17 --> 17, 29 --> 29, 831 --> 831, 81 --> 60, 117 --> 117 )
[LOG] Average clause size reduction: 42.5093 --> 4.37302 (84 --> 2.86667, 79.1111 --> 1.77778, 73.3333 --> 1.5, 76.125 --> 3.75, 75.25 --> 3.875, 78.9286 --> 1, 78.75 --> 1.25, 74.7 --> 1.1, 75.6923 --> 1.15385, 75.2143 --> 2.14286, 71.1111 --> 1.77778, 73.3571 --> 2.07143, 70.9091 --> 1.72727, 71.8667 --> 2, 67.5556 --> 1.88889, 72.1154 --> 7.92308, 73.4394 --> 7.57576, 71.4792 --> 6.4375, 70.2439 --> 3.17073, 2.92308 --> 2.92308, 2 --> 2, 1.8 --> 1.8, 4.28571 --> 4.28571, 4.42857 --> 4.42857, 1.07692 --> 1.07692, 1.33333 --> 1.33333, 1.22222 --> 1.22222, 1.25 --> 1.25, 1.5 --> 1.5, 2 --> 2, 1.75 --> 1.75, 1.66667 --> 1.66667, 2 --> 2, 2.125 --> 2.125, 2.63636 --> 2.63636, 7.04237 --> 7.04237, 3.68182 --> 2.72727, 3.07895 --> 3.07895 )
[LOG] Overall execution time: 288.087 sec CPU time.
[LOG] Overall execution time: 289 sec real time.
Synthesis time: 289.01 sec (Real time) / 286.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.52 sec (Real time) / 2.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1311 15 56 1 1221
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 444.695 sec CPU time.
[LOG] Relation determinization time: 446 sec real time.
[LOG] Final circuit size: 882 new AND gates.
[LOG] Size before ABC: 1725 AND gates.
[LOG] Size after ABC: 882 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 443.874/446 sec (0.474545/1 sec, 0.478824/0 sec, 0.314974/1 sec, 0.580585/0 sec, 0.54827/1 sec, 0.38419/0 sec, 0.421869/1 sec, 0.416911/0 sec, 0.491334/1 sec, 0.566185/0 sec, 0.516448/1 sec, 0.499265/0 sec, 1.31547/1 sec, 0.543928/1 sec, 0.553327/1 sec, 0.474808/0 sec, 4.29086/4 sec, 1.96729/2 sec, 27.8698/28 sec, 23.9203/24 sec, 19.6371/20 sec, 25.654/26 sec, 26.267/26 sec, 19.0157/19 sec, 14.1504/14 sec, 17.4386/18 sec, 15.8123/16 sec, 17.0858/17 sec, 21.6757/21 sec, 19.2951/20 sec, 20.9413/21 sec, 14.7744/15 sec, 16.4832/16 sec, 20.1253/20 sec, 23.1496/24 sec, 20.3344/20 sec, 8.06807/8 sec, 24.1396/24 sec, 16.4663/17 sec, 16.7311/17 sec )
[LOG] Nr of iterations: 990 (11, 10, 6, 9, 8, 15, 10, 15, 12, 10, 12, 10, 12, 17, 15, 14, 152, 29, 110, 80, 10, 8, 5, 8, 7, 14, 9, 13, 11, 9, 11, 9, 11, 15, 10, 10, 144, 27, 24, 78 )
[LOG] Total clause computation time: 41.6883/47 sec (0.227157/0.227157 sec, 0.228795/0.228795 sec, 0.177477/0.177477 sec, 0.298164/0.298164 sec, 0.276981/0.276981 sec, 0.165024/0.165024 sec, 0.187841/0.187841 sec, 0.189326/0.189326 sec, 0.214468/0.214468 sec, 0.267587/0.267587 sec, 0.235355/0.235355 sec, 0.217575/0.217575 sec, 0.224255/0.224255 sec, 0.220744/0.220744 sec, 0.241093/0.241093 sec, 0.200256/0.200256 sec, 0.358931/0.358931 sec, 0.243591/0.243591 sec, 1.51259/1.51259 sec, 1.05945/1.05945 sec, 10.3451/10.3451 sec, 16.2958/16.2958 sec, 0.172661/0.172661 sec, 0.954409/0.954409 sec, 0.950137/0.950137 sec, 0.139852/0.139852 sec, 0.116143/0.116143 sec, 0.111834/0.111834 sec, 0.135873/0.135873 sec, 0.166313/0.166313 sec, 0.126707/0.126707 sec, 0.165975/0.165975 sec, 0.125781/0.125781 sec, 0.145037/0.145037 sec, 0.143782/0.143782 sec, 0.114195/0.114195 sec, 1.01922/1.01922 sec, 0.121702/0.121702 sec, 1.3796/1.3796 sec, 2.21153/2.21153 sec )
[LOG] Total clause minimization time: 401.473/398 sec (0.230577/0.230577 sec, 0.233318/0.233318 sec, 0.1207/0.1207 sec, 0.264774/0.264774 sec, 0.254065/0.254065 sec, 0.202585/0.202585 sec, 0.217225/0.217225 sec, 0.210074/0.210074 sec, 0.258883/0.258883 sec, 0.281132/0.281132 sec, 0.263758/0.263758 sec, 0.264051/0.264051 sec, 1.07384/1.07384 sec, 0.305102/0.305102 sec, 0.294131/0.294131 sec, 0.256189/0.256189 sec, 3.90387/3.90387 sec, 1.70025/1.70025 sec, 26.3135/26.3135 sec, 22.8202/22.8202 sec, 9.27803/9.27803 sec, 9.34378/9.34378 sec, 26.0793/26.0793 sec, 18.048/18.048 sec, 13.1866/13.1866 sec, 17.2841/17.2841 sec, 15.6831/15.6831 sec, 16.9608/16.9608 sec, 21.5261/21.5261 sec, 19.1157/19.1157 sec, 20.8016/20.8016 sec, 14.5953/14.5953 sec, 16.3445/16.3445 sec, 19.9662/19.9662 sec, 22.9925/22.9925 sec, 20.2072/20.2072 sec, 7.02048/7.02048 sec, 24.003/24.003 sec, 15.0712/15.0712 sec, 14.4973/14.4973 sec )
[LOG] Total clause size reduction: 44996 --> 4495 (950 --> 25, 846 --> 21, 465 --> 8, 736 --> 39, 637 --> 33, 1260 --> 15, 801 --> 11, 1232 --> 19, 957 --> 16, 774 --> 17, 935 --> 19, 756 --> 16, 913 --> 18, 1312 --> 50, 1134 --> 35, 1040 --> 32, 11929 --> 1007, 2184 --> 76, 8393 --> 957, 6004 --> 356, 25 --> 25, 16 --> 16, 8 --> 8, 39 --> 37, 33 --> 33, 15 --> 15, 11 --> 11, 16 --> 16, 16 --> 16, 17 --> 17, 19 --> 19, 16 --> 16, 18 --> 18, 33 --> 33, 19 --> 19, 20 --> 20, 909 --> 909, 70 --> 70, 90 --> 79, 348 --> 348 )
[LOG] Average clause size reduction: 45.4505 --> 4.5404 (86.3636 --> 2.27273, 84.6 --> 2.1, 77.5 --> 1.33333, 81.7778 --> 4.33333, 79.625 --> 4.125, 84 --> 1, 80.1 --> 1.1, 82.1333 --> 1.26667, 79.75 --> 1.33333, 77.4 --> 1.7, 77.9167 --> 1.58333, 75.6 --> 1.6, 76.0833 --> 1.5, 77.1765 --> 2.94118, 75.6 --> 2.33333, 74.2857 --> 2.28571, 78.4803 --> 6.625, 75.3103 --> 2.62069, 76.3 --> 8.7, 75.05 --> 4.45, 2.5 --> 2.5, 2 --> 2, 1.6 --> 1.6, 4.875 --> 4.625, 4.71429 --> 4.71429, 1.07143 --> 1.07143, 1.22222 --> 1.22222, 1.23077 --> 1.23077, 1.45455 --> 1.45455, 1.88889 --> 1.88889, 1.72727 --> 1.72727, 1.77778 --> 1.77778, 1.63636 --> 1.63636, 2.2 --> 2.2, 1.9 --> 1.9, 2 --> 2, 6.3125 --> 6.3125, 2.59259 --> 2.59259, 3.75 --> 3.29167, 4.46154 --> 4.46154 )
[LOG] Overall execution time: 444.705 sec CPU time.
[LOG] Overall execution time: 446 sec real time.
Synthesis time: 446.12 sec (Real time) / 441.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.11 sec (Real time) / 3.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1524 16 59 1 1429
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 862.97 sec CPU time.
[LOG] Relation determinization time: 865 sec real time.
[LOG] Final circuit size: 1161 new AND gates.
[LOG] Size before ABC: 2408 AND gates.
[LOG] Size after ABC: 1161 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 861.861/864 sec (0.622703/1 sec, 0.630038/1 sec, 0.393344/0 sec, 0.675155/1 sec, 0.676098/0 sec, 0.498027/1 sec, 0.508938/0 sec, 0.540199/1 sec, 0.604342/0 sec, 1.41699/2 sec, 0.653343/1 sec, 0.660631/0 sec, 0.586868/1 sec, 0.624566/0 sec, 0.69014/1 sec, 0.671067/1 sec, 3.4997/3 sec, 152.171/153 sec, 16.4516/16 sec, 75.3952/76 sec, 60.4775/60 sec, 30.2077/31 sec, 52.811/53 sec, 27.1093/27 sec, 22.7125/23 sec, 23.5208/23 sec, 23.509/24 sec, 23.9968/24 sec, 19.2803/19 sec, 25.3626/25 sec, 18.3823/19 sec, 29.6057/30 sec, 24.1153/24 sec, 32.0781/32 sec, 28.2987/28 sec, 20.4724/21 sec, 23.2329/23 sec, 29.627/30 sec, 24.9982/25 sec, 19.7542/20 sec, 27.2025/27 sec, 17.1364/17 sec )
[LOG] Nr of iterations: 1989 (13, 13, 5, 9, 8, 19, 16, 11, 12, 13, 9, 14, 9, 16, 18, 18, 310, 567, 65, 180, 47, 9, 11, 4, 8, 7, 16, 15, 10, 11, 12, 8, 13, 8, 14, 13, 16, 264, 29, 34, 69, 46 )
[LOG] Total clause computation time: 65.0788/73 sec (0.296677/0.296677 sec, 0.3002/0.3002 sec, 0.22226/0.22226 sec, 0.332697/0.332697 sec, 0.351812/0.351812 sec, 0.242323/0.242323 sec, 0.233347/0.233347 sec, 0.245614/0.245614 sec, 0.294337/0.294337 sec, 0.33664/0.33664 sec, 0.320194/0.320194 sec, 0.30125/0.30125 sec, 0.295428/0.295428 sec, 0.313708/0.313708 sec, 0.33448/0.33448 sec, 0.306065/0.306065 sec, 0.468069/0.468069 sec, 0.574792/0.574792 sec, 0.73023/0.73023 sec, 2.78574/2.78574 sec, 2.60257/2.60257 sec, 14.2601/14.2601 sec, 25.4553/25.4553 sec, 0.923093/0.923093 sec, 1.09272/1.09272 sec, 1.22746/1.22746 sec, 0.608294/0.608294 sec, 0.551026/0.551026 sec, 0.571201/0.571201 sec, 0.58039/0.58039 sec, 0.610068/0.610068 sec, 0.508715/0.508715 sec, 0.611882/0.611882 sec, 0.447407/0.447407 sec, 1.08129/1.08129 sec, 0.59944/0.59944 sec, 0.584649/0.584649 sec, 1.5772/1.5772 sec, 0.142929/0.142929 sec, 0.157844/0.157844 sec, 0.874816/0.874816 sec, 0.72453/0.72453 sec )
[LOG] Total clause minimization time: 795.413/787 sec (0.306316/0.306316 sec, 0.308956/0.308956 sec, 0.152199/0.152199 sec, 0.32307/0.32307 sec, 0.302949/0.302949 sec, 0.23284/0.23284 sec, 0.25544/0.25544 sec, 0.276121/0.276121 sec, 0.289742/0.289742 sec, 1.05815/1.05815 sec, 0.311781/0.311781 sec, 0.336461/0.336461 sec, 0.26919/0.26919 sec, 0.289546/0.289546 sec, 0.335831/0.335831 sec, 0.340883/0.340883 sec, 2.98073/2.98073 sec, 151.468/151.468 sec, 15.6546/15.6546 sec, 72.4834/72.4834 sec, 57.7932/57.7932 sec, 15.9249/15.9249 sec, 27.3307/27.3307 sec, 26.162/26.162 sec, 21.595/21.595 sec, 22.2689/22.2689 sec, 22.8752/22.8752 sec, 23.4207/23.4207 sec, 18.6841/18.6841 sec, 24.7569/24.7569 sec, 17.7459/17.7459 sec, 29.0723/29.0723 sec, 23.476/23.476 sec, 31.6055/31.6055 sec, 27.1904/27.1904 sec, 19.8482/19.8482 sec, 22.6218/22.6218 sec, 27.9649/27.9649 sec, 24.8317/24.8317 sec, 19.5754/19.5754 sec, 26.3025/26.3025 sec, 16.3914/16.3914 sec )
[LOG] Total clause size reduction: 116027 --> 16066 (1200 --> 29, 1188 --> 34, 392 --> 7, 776 --> 39, 672 --> 35, 1710 --> 23, 1410 --> 17, 930 --> 13, 1012 --> 18, 1092 --> 18, 720 --> 15, 1157 --> 23, 704 --> 13, 1305 --> 32, 1462 --> 57, 1445 --> 36, 25956 --> 2191, 46978 --> 8881, 5248 --> 430, 14499 --> 1583, 3680 --> 164, 18 --> 18, 30 --> 30, 7 --> 7, 39 --> 38, 35 --> 35, 18 --> 18, 17 --> 17, 13 --> 13, 18 --> 18, 18 --> 18, 15 --> 15, 23 --> 23, 13 --> 13, 27 --> 27, 25 --> 25, 32 --> 32, 1526 --> 1475, 68 --> 68, 94 --> 94, 291 --> 260, 164 --> 164 )
[LOG] Average clause size reduction: 58.3343 --> 8.07743 (92.3077 --> 2.23077, 91.3846 --> 2.61538, 78.4 --> 1.4, 86.2222 --> 4.33333, 84 --> 4.375, 90 --> 1.21053, 88.125 --> 1.0625, 84.5455 --> 1.18182, 84.3333 --> 1.5, 84 --> 1.38462, 80 --> 1.66667, 82.6429 --> 1.64286, 78.2222 --> 1.44444, 81.5625 --> 2, 81.2222 --> 3.16667, 80.2778 --> 2, 83.729 --> 7.06774, 82.8536 --> 15.6631, 80.7385 --> 6.61538, 80.55 --> 8.79444, 78.2979 --> 3.48936, 2 --> 2, 2.72727 --> 2.72727, 1.75 --> 1.75, 4.875 --> 4.75, 5 --> 5, 1.125 --> 1.125, 1.13333 --> 1.13333, 1.3 --> 1.3, 1.63636 --> 1.63636, 1.5 --> 1.5, 1.875 --> 1.875, 1.76923 --> 1.76923, 1.625 --> 1.625, 1.92857 --> 1.92857, 1.92308 --> 1.92308, 2 --> 2, 5.7803 --> 5.58712, 2.34483 --> 2.34483, 2.76471 --> 2.76471, 4.21739 --> 3.76812, 3.56522 --> 3.56522 )
[LOG] Overall execution time: 862.981 sec CPU time.
[LOG] Overall execution time: 865 sec real time.
Synthesis time: 865.02 sec (Real time) / 858.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.26 sec (Real time) / 7.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 1843 17 62 1 1743
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 742.868 sec CPU time.
[LOG] Relation determinization time: 745 sec real time.
[LOG] Final circuit size: 1051 new AND gates.
[LOG] Size before ABC: 2064 AND gates.
[LOG] Size after ABC: 1051 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 741.375/742 sec (1.06193/1 sec, 1.07046/1 sec, 0.615537/0 sec, 1.12953/1 sec, 1.0688/1 sec, 0.826246/0 sec, 2.19788/3 sec, 0.909927/1 sec, 0.973096/1 sec, 1.03969/1 sec, 0.95183/1 sec, 0.953615/0 sec, 0.963563/1 sec, 0.988105/1 sec, 1.92628/2 sec, 1.03143/1 sec, 6.30494/7 sec, 5.79847/6 sec, 12.7399/12 sec, 15.6357/16 sec, 50.8399/51 sec, 51.7925/52 sec, 38.1371/38 sec, 38.508/39 sec, 27.6863/27 sec, 23.7469/24 sec, 23.833/24 sec, 21.4104/21 sec, 33.2497/34 sec, 26.3852/26 sec, 22.7546/23 sec, 30.3017/30 sec, 21.4102/22 sec, 25.0462/25 sec, 25.3213/25 sec, 34.0891/34 sec, 32.3913/33 sec, 24.5575/25 sec, 17.0452/17 sec, 22.7572/22 sec, 28.3369/29 sec, 17.6891/18 sec, 17.9935/18 sec, 27.9053/28 sec )
[LOG] Nr of iterations: 1431 (16, 16, 5, 10, 8, 17, 17, 19, 20, 15, 12, 10, 15, 18, 21, 12, 241, 61, 40, 39, 225, 22, 11, 15, 4, 8, 7, 16, 16, 18, 19, 13, 11, 8, 14, 16, 12, 10, 226, 26, 32, 14, 55, 21 )
[LOG] Total clause computation time: 94.1157/101 sec (0.514738/0.514738 sec, 0.515982/0.515982 sec, 0.363274/0.363274 sec, 0.548309/0.548309 sec, 0.538842/0.538842 sec, 0.423747/0.423747 sec, 0.476432/0.476432 sec, 0.478852/0.478852 sec, 0.484618/0.484618 sec, 0.502439/0.502439 sec, 0.506777/0.506777 sec, 0.497578/0.497578 sec, 0.510111/0.510111 sec, 0.501088/0.501088 sec, 0.504362/0.504362 sec, 0.517054/0.517054 sec, 0.623884/0.623884 sec, 0.529577/0.529577 sec, 0.514212/0.514212 sec, 0.520925/0.520925 sec, 1.66299/1.66299 sec, 21.2509/21.2509 sec, 18.3394/18.3394 sec, 19.7471/19.7471 sec, 0.590953/0.590953 sec, 8.03592/8.03592 sec, 1.20434/1.20434 sec, 0.222954/0.222954 sec, 0.319464/0.319464 sec, 0.295207/0.295207 sec, 0.295182/0.295182 sec, 0.288992/0.288992 sec, 0.341188/0.341188 sec, 0.321493/0.321493 sec, 0.290005/0.290005 sec, 0.310807/0.310807 sec, 0.271583/0.271583 sec, 0.280269/0.280269 sec, 1.3357/1.3357 sec, 0.187117/0.187117 sec, 0.180218/0.180218 sec, 0.193039/0.193039 sec, 0.382497/0.382497 sec, 7.69557/7.69557 sec )
[LOG] Total clause minimization time: 645.889/638 sec (0.519563/0.519563 sec, 0.525613/0.525613 sec, 0.224589/0.224589 sec, 0.552201/0.552201 sec, 0.500219/0.500219 sec, 0.374952/0.374952 sec, 1.69103/1.69103 sec, 0.401916/0.401916 sec, 0.458572/0.458572 sec, 0.507876/0.507876 sec, 0.415878/0.415878 sec, 0.426457/0.426457 sec, 0.424615/0.424615 sec, 0.461084/0.461084 sec, 1.39409/1.39409 sec, 0.484561/0.484561 sec, 5.61892/5.61892 sec, 5.22488/5.22488 sec, 12.188/12.188 sec, 15.0736/15.0736 sec, 49.0757/49.0757 sec, 30.4922/30.4922 sec, 19.7768/19.7768 sec, 18.7359/18.7359 sec, 27.0748/27.0748 sec, 15.6869/15.6869 sec, 22.6072/22.6072 sec, 21.1609/21.1609 sec, 32.904/32.904 sec, 26.0654/26.0654 sec, 22.4348/22.4348 sec, 29.9879/29.9879 sec, 21.0475/21.0475 sec, 24.7021/24.7021 sec, 25.0083/25.0083 sec, 33.7545/33.7545 sec, 32.0964/32.0964 sec, 24.2542/24.2542 sec, 15.638/15.638 sec, 22.5438/22.5438 sec, 28.1307/28.1307 sec, 17.4736/17.4736 sec, 17.5827/17.5827 sec, 20.1864/20.1864 sec )
[LOG] Total clause size reduction: 77145 --> 7872 (1575 --> 62, 1560 --> 40, 412 --> 7, 918 --> 57, 707 --> 37, 1600 --> 17, 1584 --> 18, 1764 --> 23, 1843 --> 26, 1344 --> 38, 1045 --> 18, 846 --> 18, 1302 --> 27, 1564 --> 47, 1820 --> 85, 990 --> 39, 21360 --> 1585, 5280 --> 521, 3393 --> 185, 3268 --> 237, 19040 --> 2642, 1764 --> 79, 28 --> 27, 40 --> 40, 7 --> 7, 40 --> 39, 37 --> 37, 17 --> 17, 18 --> 18, 23 --> 23, 26 --> 26, 19 --> 18, 18 --> 18, 14 --> 13, 27 --> 27, 28 --> 27, 23 --> 23, 20 --> 19, 1341 --> 1260, 59 --> 59, 82 --> 81, 35 --> 35, 185 --> 171, 79 --> 79 )
[LOG] Average clause size reduction: 53.9099 --> 5.50105 (98.4375 --> 3.875, 97.5 --> 2.5, 82.4 --> 1.4, 91.8 --> 5.7, 88.375 --> 4.625, 94.1176 --> 1, 93.1765 --> 1.05882, 92.8421 --> 1.21053, 92.15 --> 1.3, 89.6 --> 2.53333, 87.0833 --> 1.5, 84.6 --> 1.8, 86.8 --> 1.8, 86.8889 --> 2.61111, 86.6667 --> 4.04762, 82.5 --> 3.25, 88.6307 --> 6.57676, 86.5574 --> 8.54098, 84.825 --> 4.625, 83.7949 --> 6.07692, 84.6222 --> 11.7422, 80.1818 --> 3.59091, 2.54545 --> 2.45455, 2.66667 --> 2.66667, 1.75 --> 1.75, 5 --> 4.875, 5.28571 --> 5.28571, 1.0625 --> 1.0625, 1.125 --> 1.125, 1.27778 --> 1.27778, 1.36842 --> 1.36842, 1.46154 --> 1.38462, 1.63636 --> 1.63636, 1.75 --> 1.625, 1.92857 --> 1.92857, 1.75 --> 1.6875, 1.91667 --> 1.91667, 2 --> 1.9, 5.93363 --> 5.57522, 2.26923 --> 2.26923, 2.5625 --> 2.53125, 2.5 --> 2.5, 3.36364 --> 3.10909, 3.7619 --> 3.7619 )
[LOG] Overall execution time: 742.88 sec CPU time.
[LOG] Overall execution time: 745 sec real time.
Synthesis time: 744.68 sec (Real time) / 738.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.46 sec (Real time) / 7.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 1773 18 65 1 1668
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 1697.45 sec CPU time.
[LOG] Relation determinization time: 1702 sec real time.
[LOG] Final circuit size: 4078 new AND gates.
[LOG] Size before ABC: 8383 AND gates.
[LOG] Size after ABC: 4078 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1695.85/1700 sec (1.1675/1 sec, 1.16429/2 sec, 0.630835/0 sec, 1.05398/1 sec, 0.942411/1 sec, 0.690743/1 sec, 0.798134/1 sec, 0.784222/1 sec, 0.897001/0 sec, 0.999489/1 sec, 0.977134/1 sec, 0.896452/1 sec, 0.92662/1 sec, 0.991586/1 sec, 1.01161/1 sec, 0.923412/1 sec, 9.65881/10 sec, 14.5159/14 sec, 16.3469/17 sec, 15.0446/15 sec, 17.7049/18 sec, 68.6374/68 sec, 75.6323/76 sec, 111.997/112 sec, 72.3194/73 sec, 63.1102/63 sec, 68.4436/69 sec, 71.9829/72 sec, 55.5292/56 sec, 50.2081/50 sec, 63.532/64 sec, 104.428/104 sec, 44.9975/45 sec, 51.6692/52 sec, 75.7416/76 sec, 51.0846/51 sec, 39.8952/40 sec, 74.898/75 sec, 71.8665/72 sec, 45.0415/46 sec, 46.3219/46 sec, 57.7248/58 sec, 50.2527/50 sec, 48.9593/49 sec, 78.4848/79 sec, 64.9624/65 sec )
[LOG] Nr of iterations: 2777 (16, 16, 6, 9, 8, 20, 20, 14, 13, 11, 15, 10, 9, 22, 20, 15, 447, 41, 35, 22, 17, 703, 114, 14, 12, 5, 8, 7, 17, 18, 13, 12, 9, 14, 9, 8, 12, 13, 14, 99, 40, 33, 17, 7, 681, 112 )
[LOG] Total clause computation time: 274.603/280 sec (0.549955/0.549955 sec, 0.55179/0.55179 sec, 0.38019/0.38019 sec, 0.532212/0.532212 sec, 0.477022/0.477022 sec, 0.354125/0.354125 sec, 0.404537/0.404537 sec, 0.409443/0.409443 sec, 0.487505/0.487505 sec, 0.523582/0.523582 sec, 0.575402/0.575402 sec, 0.515087/0.515087 sec, 0.510144/0.510144 sec, 0.508149/0.508149 sec, 0.53431/0.53431 sec, 0.475874/0.475874 sec, 0.774955/0.774955 sec, 0.66058/0.66058 sec, 0.65783/0.65783 sec, 0.598498/0.598498 sec, 0.634676/0.634676 sec, 2.25423/2.25423 sec, 3.8722/3.8722 sec, 71.9056/71.9056 sec, 42.4737/42.4737 sec, 32.701/32.701 sec, 27.1356/27.1356 sec, 15.1025/15.1025 sec, 1.24973/1.24973 sec, 0.600152/0.600152 sec, 0.61351/0.61351 sec, 0.62502/0.62502 sec, 1.24782/1.24782 sec, 0.646595/0.646595 sec, 0.754047/0.754047 sec, 0.646454/0.646454 sec, 1.24452/1.24452 sec, 0.607087/0.607087 sec, 0.685889/0.685889 sec, 15.6196/15.6196 sec, 0.51719/0.51719 sec, 1.36034/1.36034 sec, 0.373792/0.373792 sec, 1.51177/1.51177 sec, 1.83149/1.83149 sec, 37.9074/37.9074 sec )
[LOG] Total clause minimization time: 1419.12/1419 sec (0.588675/0.588675 sec, 0.580897/0.580897 sec, 0.222779/0.222779 sec, 0.493165/0.493165 sec, 0.437639/0.437639 sec, 0.312358/0.312358 sec, 0.367977/0.367977 sec, 0.346025/0.346025 sec, 0.380529/0.380529 sec, 0.449527/0.449527 sec, 0.373113/0.373113 sec, 0.35145/0.35145 sec, 0.387194/0.387194 sec, 0.453209/0.453209 sec, 0.447689/0.447689 sec, 0.420738/0.420738 sec, 8.77303/8.77303 sec, 13.7965/13.7965 sec, 15.6387/15.6387 sec, 14.3884/14.3884 sec, 17.0099/17.0099 sec, 66.1225/66.1225 sec, 71.6491/71.6491 sec, 40.0585/40.0585 sec, 29.8105/29.8105 sec, 30.3777/30.3777 sec, 41.2755/41.2755 sec, 56.8504/56.8504 sec, 54.2453/54.2453 sec, 49.5742/49.5742 sec, 62.8838/62.8838 sec, 103.769/103.769 sec, 43.7166/43.7166 sec, 50.9892/50.9892 sec, 74.9516/74.9516 sec, 50.4064/50.4064 sec, 38.6167/38.6167 sec, 74.2567/74.2567 sec, 71.1468/71.1468 sec, 29.369/29.369 sec, 45.7732/45.7732 sec, 56.3328/56.3328 sec, 49.8506/49.8506 sec, 47.4198/47.4198 sec, 76.4529/76.4529 sec, 27.0017/27.0017 sec )
[LOG] Total clause size reduction: 156509 --> 27202 (1650 --> 44, 1635 --> 52, 540 --> 8, 856 --> 45, 742 --> 39, 1995 --> 22, 1976 --> 23, 1339 --> 16, 1224 --> 15, 1010 --> 20, 1400 --> 25, 891 --> 15, 784 --> 13, 2037 --> 197, 1824 --> 134, 1330 --> 32, 41924 --> 7836, 3720 --> 114, 3128 --> 93, 1911 --> 123, 1440 --> 61, 62478 --> 9438, 9944 --> 454, 39 --> 39, 31 --> 31, 8 --> 8, 45 --> 43, 39 --> 39, 18 --> 18, 21 --> 21, 16 --> 16, 15 --> 15, 15 --> 15, 25 --> 25, 15 --> 15, 13 --> 13, 21 --> 21, 28 --> 28, 32 --> 32, 672 --> 536, 114 --> 114, 84 --> 84, 43 --> 43, 15 --> 15, 8976 --> 6766, 446 --> 446 )
[LOG] Average clause size reduction: 56.359 --> 9.79546 (103.125 --> 2.75, 102.188 --> 3.25, 90 --> 1.33333, 95.1111 --> 5, 92.75 --> 4.875, 99.75 --> 1.1, 98.8 --> 1.15, 95.6429 --> 1.14286, 94.1538 --> 1.15385, 91.8182 --> 1.81818, 93.3333 --> 1.66667, 89.1 --> 1.5, 87.1111 --> 1.44444, 92.5909 --> 8.95455, 91.2 --> 6.7, 88.6667 --> 2.13333, 93.7897 --> 17.5302, 90.7317 --> 2.78049, 89.3714 --> 2.65714, 86.8636 --> 5.59091, 84.7059 --> 3.58824, 88.8734 --> 13.4253, 87.2281 --> 3.98246, 2.78571 --> 2.78571, 2.58333 --> 2.58333, 1.6 --> 1.6, 5.625 --> 5.375, 5.57143 --> 5.57143, 1.05882 --> 1.05882, 1.16667 --> 1.16667, 1.23077 --> 1.23077, 1.25 --> 1.25, 1.66667 --> 1.66667, 1.78571 --> 1.78571, 1.66667 --> 1.66667, 1.625 --> 1.625, 1.75 --> 1.75, 2.15385 --> 2.15385, 2.28571 --> 2.28571, 6.78788 --> 5.41414, 2.85 --> 2.85, 2.54545 --> 2.54545, 2.52941 --> 2.52941, 2.14286 --> 2.14286, 13.1806 --> 9.93539, 3.98214 --> 3.98214 )
[LOG] Overall execution time: 1697.46 sec CPU time.
[LOG] Overall execution time: 1702 sec real time.
Synthesis time: 1702.11 sec (Real time) / 1687.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.70 sec (Real time) / 2.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 30.37 sec (Real time) / 30.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 4840 19 68 1 4730
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 1009.38 sec CPU time.
[LOG] Relation determinization time: 1013 sec real time.
[LOG] Final circuit size: 1204 new AND gates.
[LOG] Size before ABC: 2087 AND gates.
[LOG] Size after ABC: 1204 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1007.29/1009 sec (1.27436/1 sec, 16.5222/17 sec, 0.889332/1 sec, 1.20888/1 sec, 1.16035/1 sec, 0.971375/1 sec, 1.53188/2 sec, 1.05212/1 sec, 1.17429/1 sec, 1.23/1 sec, 1.15237/1 sec, 1.17834/1 sec, 1.17927/1 sec, 1.12734/1 sec, 1.1473/1 sec, 1.2248/1 sec, 7.10712/7 sec, 1.20873/2 sec, 1.7726/1 sec, 12.1759/13 sec, 1.34695/1 sec, 10.8094/11 sec, 23.3644/23 sec, 19.2216/19 sec, 52.0739/53 sec, 47.7367/48 sec, 34.1058/34 sec, 20.3163/20 sec, 24.3532/25 sec, 32.8938/33 sec, 33.2811/33 sec, 56.6778/57 sec, 45.2065/45 sec, 36.112/36 sec, 51.265/52 sec, 45.4679/45 sec, 38.2538/39 sec, 29.4232/29 sec, 58.3514/59 sec, 43.5404/43 sec, 18.6653/19 sec, 56.8053/57 sec, 21.0241/21 sec, 38.0859/38 sec, 40.9439/41 sec, 26.6008/27 sec, 19.3167/19 sec, 25.7614/26 sec )
[LOG] Nr of iterations: 1495 (16, 14, 5, 12, 8, 14, 8, 14, 13, 22, 11, 13, 14, 23, 12, 19, 67, 13, 39, 34, 15, 17, 240, 185, 13, 12, 4, 11, 7, 13, 7, 13, 12, 15, 10, 12, 13, 17, 10, 12, 46, 10, 38, 11, 10, 7, 185, 179 )
[LOG] Total clause computation time: 57.5985/61 sec (0.598923/0.598923 sec, 0.617201/0.617201 sec, 0.53811/0.53811 sec, 0.592784/0.592784 sec, 0.543914/0.543914 sec, 0.509587/0.509587 sec, 0.51073/0.51073 sec, 0.518899/0.518899 sec, 0.572622/0.572622 sec, 0.586615/0.586615 sec, 0.555008/0.555008 sec, 0.552009/0.552009 sec, 0.57704/0.57704 sec, 0.520463/0.520463 sec, 0.515858/0.515858 sec, 0.573129/0.573129 sec, 0.616121/0.616121 sec, 0.544437/0.544437 sec, 0.580263/0.580263 sec, 0.562491/0.562491 sec, 0.577101/0.577101 sec, 0.493549/0.493549 sec, 1.47178/1.47178 sec, 1.55755/1.55755 sec, 16.3323/16.3323 sec, 12.2086/12.2086 sec, 0.999633/0.999633 sec, 2.64638/2.64638 sec, 2.19475/2.19475 sec, 0.290959/0.290959 sec, 0.287597/0.287597 sec, 0.233817/0.233817 sec, 0.360283/0.360283 sec, 0.290293/0.290293 sec, 0.250435/0.250435 sec, 0.310707/0.310707 sec, 0.301769/0.301769 sec, 0.266423/0.266423 sec, 0.201954/0.201954 sec, 0.236703/0.236703 sec, 2.14292/2.14292 sec, 0.220981/0.220981 sec, 0.254266/0.254266 sec, 0.21722/0.21722 sec, 0.287171/0.287171 sec, 0.166053/0.166053 sec, 0.907652/0.907652 sec, 0.703512/0.703512 sec )
[LOG] Total clause minimization time: 948.011/947 sec (0.643364/0.643364 sec, 15.8684/15.8684 sec, 0.317266/0.317266 sec, 0.586977/0.586977 sec, 0.581283/0.581283 sec, 0.426863/0.426863 sec, 0.986063/0.986063 sec, 0.503434/0.503434 sec, 0.571448/0.571448 sec, 0.606371/0.606371 sec, 0.561801/0.561801 sec, 0.591962/0.591962 sec, 0.563933/0.563933 sec, 0.57347/0.57347 sec, 0.593636/0.593636 sec, 0.618103/0.618103 sec, 6.44143/6.44143 sec, 0.631687/0.631687 sec, 1.15028/1.15028 sec, 11.5651/11.5651 sec, 0.72776/0.72776 sec, 10.272/10.272 sec, 21.7891/21.7891 sec, 17.5807/17.5807 sec, 35.7184/35.7184 sec, 35.5005/35.5005 sec, 33.0794/33.0794 sec, 17.6431/17.6431 sec, 22.1336/22.1336 sec, 32.578/32.578 sec, 32.9672/32.9672 sec, 56.4186/56.4186 sec, 44.8211/44.8211 sec, 35.7949/35.7949 sec, 50.9894/50.9894 sec, 45.13/45.13 sec, 37.9261/37.9261 sec, 29.1318/29.1318 sec, 58.1238/58.1238 sec, 43.2787/43.2787 sec, 16.488/16.488 sec, 56.5564/56.5564 sec, 20.739/20.739 sec, 37.8417/37.8417 sec, 40.6336/40.6336 sec, 26.4092/26.4092 sec, 18.3523/18.3523 sec, 25.0039/25.0039 sec )
[LOG] Total clause size reduction: 80382 --> 6372 (1725 --> 35, 1482 --> 29, 452 --> 7, 1232 --> 56, 777 --> 41, 1430 --> 14, 763 --> 8, 1404 --> 15, 1284 --> 17, 2226 --> 132, 1050 --> 16, 1248 --> 17, 1339 --> 23, 2244 --> 63, 1111 --> 43, 1800 --> 135, 6534 --> 473, 1176 --> 27, 3686 --> 95, 3168 --> 433, 1330 --> 40, 1504 --> 189, 22227 --> 1605, 16928 --> 772, 26 --> 26, 21 --> 21, 7 --> 7, 56 --> 50, 41 --> 41, 14 --> 14, 8 --> 8, 15 --> 15, 17 --> 17, 21 --> 21, 16 --> 16, 17 --> 17, 23 --> 23, 27 --> 27, 19 --> 19, 25 --> 25, 202 --> 182, 19 --> 19, 95 --> 95, 20 --> 20, 22 --> 22, 15 --> 15, 814 --> 665, 722 --> 722 )
[LOG] Average clause size reduction: 53.7672 --> 4.26221 (107.812 --> 2.1875, 105.857 --> 2.07143, 90.4 --> 1.4, 102.667 --> 4.66667, 97.125 --> 5.125, 102.143 --> 1, 95.375 --> 1, 100.286 --> 1.07143, 98.7692 --> 1.30769, 101.182 --> 6, 95.4545 --> 1.45455, 96 --> 1.30769, 95.6429 --> 1.64286, 97.5652 --> 2.73913, 92.5833 --> 3.58333, 94.7368 --> 7.10526, 97.5224 --> 7.0597, 90.4615 --> 2.07692, 94.5128 --> 2.4359, 93.1765 --> 12.7353, 88.6667 --> 2.66667, 88.4706 --> 11.1176, 92.6125 --> 6.6875, 91.5027 --> 4.17297, 2 --> 2, 1.75 --> 1.75, 1.75 --> 1.75, 5.09091 --> 4.54545, 5.85714 --> 5.85714, 1.07692 --> 1.07692, 1.14286 --> 1.14286, 1.15385 --> 1.15385, 1.41667 --> 1.41667, 1.4 --> 1.4, 1.6 --> 1.6, 1.41667 --> 1.41667, 1.76923 --> 1.76923, 1.58824 --> 1.58824, 1.9 --> 1.9, 2.08333 --> 2.08333, 4.3913 --> 3.95652, 1.9 --> 1.9, 2.5 --> 2.5, 1.81818 --> 1.81818, 2.2 --> 2.2, 2.14286 --> 2.14286, 4.4 --> 3.59459, 4.03352 --> 4.03352 )
[LOG] Overall execution time: 1009.39 sec CPU time.
[LOG] Overall execution time: 1013 sec real time.
Synthesis time: 1012.49 sec (Real time) / 1003.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.75 sec (Real time) / 11.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 2006 20 71 1 1891
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.44633 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 41 new AND gates.
[LOG] Size before ABC: 54 AND gates.
[LOG] Size after ABC: 40 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.424123/0 sec (0.041851/0 sec, 0.035829/0 sec, 0.04341/0 sec, 0.017723/0 sec, 0.050031/0 sec, 0.036009/0 sec, 0.0322/0 sec, 0.027753/0 sec, 0.034829/0 sec, 0.021318/0 sec, 0.055286/0 sec, 0.027884/0 sec )
[LOG] Nr of iterations: 70 (8, 10, 3, 2, 8, 7, 7, 9, 2, 1, 7, 6 )
[LOG] Total clause computation time: 0.180518/0 sec (0.017093/0.017093 sec, 0.017088/0.017088 sec, 0.021312/0.021312 sec, 0.010194/0.010194 sec, 0.025866/0.025866 sec, 0.015843/0.015843 sec, 0.013616/0.013616 sec, 0.009585/0.009585 sec, 0.015007/0.015007 sec, 4.5e-05/4.5e-05 sec, 0.024049/0.024049 sec, 0.01082/0.01082 sec )
[LOG] Total clause minimization time: 0.225274/0 sec (0.022682/0.022682 sec, 0.016871/0.016871 sec, 0.020237/0.020237 sec, 0.00564/0.00564 sec, 0.022254/0.022254 sec, 0.018149/0.018149 sec, 0.017434/0.017434 sec, 0.017002/0.017002 sec, 0.018746/0.018746 sec, 0.020195/0.020195 sec, 0.030097/0.030097 sec, 0.015967/0.015967 sec )
[LOG] Total clause size reduction: 1068 --> 107 (238 --> 12, 297 --> 14, 64 --> 3, 31 --> 0, 210 --> 14, 174 --> 11, 12 --> 11, 14 --> 14, 3 --> 3, 0 --> 0, 14 --> 14, 11 --> 11 )
[LOG] Average clause size reduction: 15.2571 --> 1.52857 (29.75 --> 1.5, 29.7 --> 1.4, 21.3333 --> 1, 15.5 --> 0, 26.25 --> 1.75, 24.8571 --> 1.57143, 1.71429 --> 1.57143, 1.55556 --> 1.55556, 1.5 --> 1.5, 0 --> 0, 2 --> 2, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 0.448424 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.60 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 212 5 23 1 179
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 1.32615 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 87 new AND gates.
[LOG] Size before ABC: 130 AND gates.
[LOG] Size after ABC: 87 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.28093/1 sec (0.060816/0 sec, 0.066521/0 sec, 0.076867/0 sec, 0.071764/0 sec, 0.086724/0 sec, 0.104042/0 sec, 0.070642/0 sec, 0.083057/0 sec, 0.074237/0 sec, 0.077803/1 sec, 0.282257/0 sec, 0.080122/0 sec, 0.077127/0 sec, 0.068952/0 sec )
[LOG] Nr of iterations: 137 (9, 21, 6, 8, 8, 18, 5, 8, 16, 5, 7, 7, 15, 4 )
[LOG] Total clause computation time: 0.457316/0 sec (0.029545/0.029545 sec, 0.027804/0.027804 sec, 0.04115/0.04115 sec, 0.029526/0.029526 sec, 0.04074/0.04074 sec, 0.050679/0.050679 sec, 0.031885/0.031885 sec, 0.037202/0.037202 sec, 0.02803/0.02803 sec, 0.033598/0.033598 sec, 0.025149/0.025149 sec, 0.023872/0.023872 sec, 0.033373/0.033373 sec, 0.024763/0.024763 sec )
[LOG] Total clause minimization time: 0.7895/1 sec (0.028123/0.028123 sec, 0.035811/0.035811 sec, 0.032755/0.032755 sec, 0.039245/0.039245 sec, 0.042832/0.042832 sec, 0.049996/0.049996 sec, 0.035668/0.035668 sec, 0.044053/0.044053 sec, 0.044375/0.044375 sec, 0.042434/0.042434 sec, 0.255313/0.255313 sec, 0.054551/0.054551 sec, 0.041837/0.041837 sec, 0.042507/0.042507 sec )
[LOG] Total clause size reduction: 2598 --> 290 (312 --> 15, 760 --> 50, 185 --> 9, 252 --> 13, 245 --> 21, 578 --> 45, 132 --> 7, 15 --> 15, 32 --> 32, 9 --> 9, 13 --> 13, 21 --> 17, 37 --> 37, 7 --> 7 )
[LOG] Average clause size reduction: 18.9635 --> 2.11679 (34.6667 --> 1.66667, 36.1905 --> 2.38095, 30.8333 --> 1.5, 31.5 --> 1.625, 30.625 --> 2.625, 32.1111 --> 2.5, 26.4 --> 1.4, 1.875 --> 1.875, 2 --> 2, 1.8 --> 1.8, 1.85714 --> 1.85714, 3 --> 2.42857, 2.46667 --> 2.46667, 1.75 --> 1.75 )
[LOG] Overall execution time: 1.32861 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.48 sec (Real time) / 1.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 294 6 26 1 255
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 17.7657 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 163 new AND gates.
[LOG] Size before ABC: 258 AND gates.
[LOG] Size after ABC: 163 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 17.6644/17 sec (0.097109/0 sec, 0.102774/0 sec, 0.101467/0 sec, 0.10772/0 sec, 0.096702/0 sec, 0.142615/0 sec, 0.656537/1 sec, 0.210442/0 sec, 0.114841/0 sec, 0.563809/1 sec, 11.1397/11 sec, 0.575581/1 sec, 0.746211/0 sec, 0.55965/1 sec, 0.867113/1 sec, 0.361061/0 sec, 0.864683/1 sec, 0.356336/0 sec )
[LOG] Nr of iterations: 208 (9, 13, 7, 9, 5, 18, 10, 39, 5, 8, 11, 6, 8, 4, 8, 6, 38, 4 )
[LOG] Total clause computation time: 1.12169/0 sec (0.0436/0.0436 sec, 0.042971/0.042971 sec, 0.04647/0.04647 sec, 0.054256/0.054256 sec, 0.037192/0.037192 sec, 0.062025/0.062025 sec, 0.088543/0.088543 sec, 0.101678/0.101678 sec, 0.054255/0.054255 sec, 0.075218/0.075218 sec, 0.062355/0.062355 sec, 0.073481/0.073481 sec, 0.06117/0.06117 sec, 0.045845/0.045845 sec, 0.080588/0.080588 sec, 0.070089/0.070089 sec, 0.069593/0.069593 sec, 0.052356/0.052356 sec )
[LOG] Total clause minimization time: 16.473/17 sec (0.049069/0.049069 sec, 0.05535/0.05535 sec, 0.050801/0.050801 sec, 0.049114/0.049114 sec, 0.055148/0.055148 sec, 0.075719/0.075719 sec, 0.563114/0.563114 sec, 0.102796/0.102796 sec, 0.055665/0.055665 sec, 0.485855/0.485855 sec, 11.0744/11.0744 sec, 0.499222/0.499222 sec, 0.681998/0.681998 sec, 0.510891/0.510891 sec, 0.783538/0.783538 sec, 0.288129/0.288129 sec, 0.791132/0.791132 sec, 0.301115/0.301115 sec )
[LOG] Total clause size reduction: 4637 --> 613 (368 --> 18, 540 --> 34, 264 --> 11, 344 --> 15, 168 --> 6, 697 --> 90, 360 --> 41, 1482 --> 133, 152 --> 7, 18 --> 18, 29 --> 29, 11 --> 11, 15 --> 15, 6 --> 6, 21 --> 20, 22 --> 19, 133 --> 133, 7 --> 7 )
[LOG] Average clause size reduction: 22.2933 --> 2.94712 (40.8889 --> 2, 41.5385 --> 2.61538, 37.7143 --> 1.57143, 38.2222 --> 1.66667, 33.6 --> 1.2, 38.7222 --> 5, 36 --> 4.1, 38 --> 3.41026, 30.4 --> 1.4, 2.25 --> 2.25, 2.63636 --> 2.63636, 1.83333 --> 1.83333, 1.875 --> 1.875, 1.5 --> 1.5, 2.625 --> 2.5, 3.66667 --> 3.16667, 3.5 --> 3.5, 1.75 --> 1.75 )
[LOG] Overall execution time: 17.7688 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.99 sec (Real time) / 17.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.12 sec (Real time) / 1.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 409 7 30 1 363
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 116.194 sec CPU time.
[LOG] Relation determinization time: 117 sec real time.
[LOG] Final circuit size: 356 new AND gates.
[LOG] Size before ABC: 594 AND gates.
[LOG] Size after ABC: 356 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 115.89/116 sec (0.17244/0 sec, 0.174706/1 sec, 0.274283/0 sec, 0.335249/0 sec, 0.263699/0 sec, 0.283258/1 sec, 3.17629/3 sec, 2.72094/3 sec, 1.60281/1 sec, 1.16612/1 sec, 8.52245/9 sec, 5.17974/5 sec, 2.77581/3 sec, 5.67622/6 sec, 6.87748/7 sec, 6.48764/6 sec, 10.686/11 sec, 7.345/7 sec, 43.9949/44 sec, 8.17463/8 sec )
[LOG] Nr of iterations: 398 (6, 3, 33, 27, 19, 20, 14, 16, 47, 31, 5, 2, 31, 13, 9, 18, 13, 15, 46, 30 )
[LOG] Total clause computation time: 8.32838/7 sec (0.078181/0.078181 sec, 0.091498/0.091498 sec, 0.125777/0.125777 sec, 0.102423/0.102423 sec, 0.101293/0.101293 sec, 0.099821/0.099821 sec, 3.00857/3.00857 sec, 0.250601/0.250601 sec, 0.190119/0.190119 sec, 0.190131/0.190131 sec, 0.162078/0.162078 sec, 0.299829/0.299829 sec, 0.388584/0.388584 sec, 0.097232/0.097232 sec, 0.097528/0.097528 sec, 0.069521/0.069521 sec, 2.37848/2.37848 sec, 0.378053/0.378053 sec, 0.126701/0.126701 sec, 0.091958/0.091958 sec )
[LOG] Total clause minimization time: 107.392/109 sec (0.086165/0.086165 sec, 0.075154/0.075154 sec, 0.138989/0.138989 sec, 0.223192/0.223192 sec, 0.152802/0.152802 sec, 0.173506/0.173506 sec, 0.158005/0.158005 sec, 2.46003/2.46003 sec, 1.39859/1.39859 sec, 0.963658/0.963658 sec, 8.35452/8.35452 sec, 4.87407/4.87407 sec, 2.37921/2.37921 sec, 5.57239/5.57239 sec, 6.77379/6.77379 sec, 6.41185/6.41185 sec, 8.30111/8.30111 sec, 6.96047/6.96047 sec, 43.8594/43.8594 sec, 8.07542/8.07542 sec )
[LOG] Total clause size reduction: 9988 --> 1346 (255 --> 8, 100 --> 5, 1568 --> 130, 1248 --> 105, 846 --> 66, 874 --> 62, 585 --> 50, 660 --> 52, 1978 --> 185, 1260 --> 89, 8 --> 8, 5 --> 5, 121 --> 117, 31 --> 31, 18 --> 18, 55 --> 54, 50 --> 50, 52 --> 52, 185 --> 170, 89 --> 89 )
[LOG] Average clause size reduction: 25.0955 --> 3.38191 (42.5 --> 1.33333, 33.3333 --> 1.66667, 47.5152 --> 3.93939, 46.2222 --> 3.88889, 44.5263 --> 3.47368, 43.7 --> 3.1, 41.7857 --> 3.57143, 41.25 --> 3.25, 42.0851 --> 3.93617, 40.6452 --> 2.87097, 1.6 --> 1.6, 2.5 --> 2.5, 3.90323 --> 3.77419, 2.38462 --> 2.38462, 2 --> 2, 3.05556 --> 3, 3.84615 --> 3.84615, 3.46667 --> 3.46667, 4.02174 --> 3.69565, 2.96667 --> 2.96667 )
[LOG] Overall execution time: 116.199 sec CPU time.
[LOG] Overall execution time: 117 sec real time.
Synthesis time: 116.73 sec (Real time) / 115.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.71 sec (Real time) / 4.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 642 8 33 1 591
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 653.349 sec CPU time.
[LOG] Relation determinization time: 655 sec real time.
[LOG] Final circuit size: 861 new AND gates.
[LOG] Size before ABC: 1622 AND gates.
[LOG] Size after ABC: 861 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 652.528/655 sec (0.416537/1 sec, 0.485881/0 sec, 0.634041/1 sec, 0.640818/0 sec, 0.633941/1 sec, 9.03041/9 sec, 0.600172/1 sec, 18.3102/18 sec, 30.388/31 sec, 38.2268/38 sec, 50.3147/50 sec, 37.9159/38 sec, 37.8007/38 sec, 40.5586/41 sec, 29.3133/29 sec, 37.2018/38 sec, 42.3427/42 sec, 40.2385/41 sec, 31.3929/31 sec, 26.228/26 sec, 37.4882/38 sec, 47.5559/48 sec, 43.1645/43 sec, 51.645/52 sec )
[LOG] Nr of iterations: 765 (6, 6, 36, 30, 22, 25, 26, 11, 22, 175, 28, 16, 5, 5, 33, 28, 13, 23, 13, 10, 21, 172, 26, 13 )
[LOG] Total clause computation time: 31.5204/29 sec (0.185418/0.185418 sec, 0.265723/0.265723 sec, 0.345953/0.345953 sec, 0.2722/0.2722 sec, 0.247481/0.247481 sec, 0.198813/0.198813 sec, 0.202535/0.202535 sec, 2.91118/2.91118 sec, 0.756423/0.756423 sec, 2.6708/2.6708 sec, 0.627198/0.627198 sec, 1.53912/1.53912 sec, 0.632065/0.632065 sec, 0.984996/0.984996 sec, 0.606514/0.606514 sec, 0.535005/0.535005 sec, 0.984028/0.984028 sec, 0.469866/0.469866 sec, 0.595498/0.595498 sec, 1.49805/1.49805 sec, 1.40863/1.40863 sec, 1.79989/1.79989 sec, 0.328872/0.328872 sec, 11.4542/11.4542 sec )
[LOG] Total clause minimization time: 620.51/625 sec (0.215492/0.215492 sec, 0.203625/0.203625 sec, 0.26825/0.26825 sec, 0.348338/0.348338 sec, 0.365409/0.365409 sec, 8.80965/8.80965 sec, 0.375965/0.375965 sec, 15.3788/15.3788 sec, 29.6099/29.6099 sec, 35.4955/35.4955 sec, 49.6583/49.6583 sec, 36.3492/36.3492 sec, 37.1573/37.1573 sec, 39.5579/39.5579 sec, 28.6911/28.6911 sec, 36.6515/36.6515 sec, 41.3457/41.3457 sec, 39.7539/39.7539 sec, 30.7849/30.7849 sec, 24.7161/24.7161 sec, 36.0647/36.0647 sec, 45.7122/45.7122 sec, 42.8195/42.8195 sec, 40.1768/40.1768 sec )
[LOG] Total clause size reduction: 21813 --> 3702 (290 --> 8, 285 --> 12, 1960 --> 135, 1595 --> 105, 1134 --> 70, 1272 --> 78, 1300 --> 106, 510 --> 47, 1050 --> 107, 8526 --> 1291, 1296 --> 80, 705 --> 41, 8 --> 8, 12 --> 12, 117 --> 116, 98 --> 98, 32 --> 32, 72 --> 70, 29 --> 27, 47 --> 47, 107 --> 96, 1261 --> 1011, 75 --> 73, 32 --> 32 )
[LOG] Average clause size reduction: 28.5137 --> 4.83922 (48.3333 --> 1.33333, 47.5 --> 2, 54.4444 --> 3.75, 53.1667 --> 3.5, 51.5455 --> 3.18182, 50.88 --> 3.12, 50 --> 4.07692, 46.3636 --> 4.27273, 47.7273 --> 4.86364, 48.72 --> 7.37714, 46.2857 --> 2.85714, 44.0625 --> 2.5625, 1.6 --> 1.6, 2.4 --> 2.4, 3.54545 --> 3.51515, 3.5 --> 3.5, 2.46154 --> 2.46154, 3.13043 --> 3.04348, 2.23077 --> 2.07692, 4.7 --> 4.7, 5.09524 --> 4.57143, 7.3314 --> 5.87791, 2.88462 --> 2.80769, 2.46154 --> 2.46154 )
[LOG] Overall execution time: 653.356 sec CPU time.
[LOG] Overall execution time: 655 sec real time.
Synthesis time: 655.45 sec (Real time) / 649.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.67 sec (Real time) / 17.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1191 9 37 1 1133
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 1239.04 sec CPU time.
[LOG] Relation determinization time: 1243 sec real time.
[LOG] Final circuit size: 1488 new AND gates.
[LOG] Size before ABC: 2925 AND gates.
[LOG] Size after ABC: 1488 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1236.5/1239 sec (1.26425/2 sec, 1.35272/1 sec, 3.80402/4 sec, 27.5714/27 sec, 26.0236/26 sec, 36.8109/36 sec, 32.0696/33 sec, 36.4654/36 sec, 23.6789/24 sec, 22.6678/23 sec, 55.94/56 sec, 55.2042/55 sec, 77.2272/78 sec, 65.1193/65 sec, 54.5767/54 sec, 94.6497/95 sec, 57.0008/58 sec, 77.0218/77 sec, 44.0426/44 sec, 49.2313/49 sec, 57.8035/58 sec, 37.7089/38 sec, 49.6352/50 sec, 64.9512/65 sec, 74.6894/75 sec, 109.988/110 sec )
[LOG] Nr of iterations: 1247 (7, 13, 33, 28, 32, 21, 36, 26, 12, 36, 76, 307, 18, 6, 10, 32, 26, 29, 20, 32, 25, 11, 33, 75, 294, 9 )
[LOG] Total clause computation time: 167.965/169 sec (0.550956/0.550956 sec, 0.679761/0.679761 sec, 1.16681/1.16681 sec, 0.677281/0.677281 sec, 0.585284/0.585284 sec, 0.594844/0.594844 sec, 0.637441/0.637441 sec, 0.499602/0.499602 sec, 2.68513/2.68513 sec, 2.0058/2.0058 sec, 2.91316/2.91316 sec, 3.13216/3.13216 sec, 4.30889/4.30889 sec, 21.388/21.388 sec, 26.3979/26.3979 sec, 25.233/25.233 sec, 1.30593/1.30593 sec, 1.07258/1.07258 sec, 1.39048/1.39048 sec, 1.4005/1.4005 sec, 1.13608/1.13608 sec, 5.51/5.51 sec, 3.50723/3.50723 sec, 2.42507/2.42507 sec, 21.7482/21.7482 sec, 35.013/35.013 sec )
[LOG] Total clause minimization time: 1067.22/1068 sec (0.679082/0.679082 sec, 0.632937/0.632937 sec, 2.5966/2.5966 sec, 26.8504/26.8504 sec, 25.3903/25.3903 sec, 36.1697/36.1697 sec, 31.3771/31.3771 sec, 35.9114/35.9114 sec, 20.9486/20.9486 sec, 20.6107/20.6107 sec, 52.9573/52.9573 sec, 51.9165/51.9165 sec, 72.8581/72.8581 sec, 43.7052/43.7052 sec, 28.1498/28.1498 sec, 69.3809/69.3809 sec, 55.6605/55.6605 sec, 75.9141/75.9141 sec, 42.6182/42.6182 sec, 47.7944/47.7944 sec, 56.6352/56.6352 sec, 32.1659/32.1659 sec, 46.0911/46.0911 sec, 62.4659/62.4659 sec, 52.8003/52.8003 sec, 74.941/74.941 sec )
[LOG] Total clause size reduction: 37971 --> 6845 (378 --> 11, 744 --> 40, 1952 --> 120, 1620 --> 91, 1829 --> 100, 1160 --> 68, 1995 --> 167, 1400 --> 82, 605 --> 63, 1890 --> 277, 3975 --> 356, 15912 --> 2489, 867 --> 56, 11 --> 11, 29 --> 29, 120 --> 117, 84 --> 83, 86 --> 84, 68 --> 66, 142 --> 128, 82 --> 79, 63 --> 63, 249 --> 159, 356 --> 308, 2330 --> 1774, 24 --> 24 )
[LOG] Average clause size reduction: 30.4499 --> 5.48917 (54 --> 1.57143, 57.2308 --> 3.07692, 59.1515 --> 3.63636, 57.8571 --> 3.25, 57.1562 --> 3.125, 55.2381 --> 3.2381, 55.4167 --> 4.63889, 53.8462 --> 3.15385, 50.4167 --> 5.25, 52.5 --> 7.69444, 52.3026 --> 4.68421, 51.8306 --> 8.10749, 48.1667 --> 3.11111, 1.83333 --> 1.83333, 2.9 --> 2.9, 3.75 --> 3.65625, 3.23077 --> 3.19231, 2.96552 --> 2.89655, 3.4 --> 3.3, 4.4375 --> 4, 3.28 --> 3.16, 5.72727 --> 5.72727, 7.54545 --> 4.81818, 4.74667 --> 4.10667, 7.92517 --> 6.03401, 2.66667 --> 2.66667 )
[LOG] Overall execution time: 1239.05 sec CPU time.
[LOG] Overall execution time: 1243 sec real time.
Synthesis time: 1242.65 sec (Real time) / 1225.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 37.47 sec (Real time) / 37.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 1860 10 40 1 1797
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 2076.31 sec CPU time.
[LOG] Relation determinization time: 2082 sec real time.
[LOG] Final circuit size: 2725 new AND gates.
[LOG] Size before ABC: 5979 AND gates.
[LOG] Size after ABC: 2725 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2069.67/2075 sec (2.74334/3 sec, 2.37999/2 sec, 22.9513/23 sec, 18.0955/18 sec, 18.3822/19 sec, 25.2365/25 sec, 24.4665/25 sec, 30.6187/30 sec, 28.0043/29 sec, 29.2626/29 sec, 41.2683/41 sec, 73.2181/74 sec, 124.151/124 sec, 121.428/122 sec, 130.947/131 sec, 176.845/178 sec, 152.67/153 sec, 89.0909/89 sec, 113.097/113 sec, 103.909/105 sec, 110.307/110 sec, 100.467/101 sec, 67.3271/67 sec, 98.8412/99 sec, 84.0552/85 sec, 77.3565/77 sec, 80.6643/81 sec, 121.89/122 sec )
[LOG] Nr of iterations: 2057 (7, 12, 33, 40, 24, 39, 23, 29, 15, 24, 115, 338, 323, 26, 6, 8, 31, 35, 22, 38, 21, 28, 14, 20, 104, 337, 320, 25 )
[LOG] Total clause computation time: 349.495/348 sec (1.43073/1.43073 sec, 1.14753/1.14753 sec, 2.68795/2.68795 sec, 1.31589/1.31589 sec, 1.07408/1.07408 sec, 0.976693/0.976693 sec, 0.857855/0.857855 sec, 0.778019/0.778019 sec, 6.78046/6.78046 sec, 1.10276/1.10276 sec, 4.05472/4.05472 sec, 9.31/9.31 sec, 10.0736/10.0736 sec, 16.5187/16.5187 sec, 35.4339/35.4339 sec, 118.264/118.264 sec, 26.8661/26.8661 sec, 3.66947/3.66947 sec, 3.71668/3.71668 sec, 5.17397/5.17397 sec, 28.2732/28.2732 sec, 3.69664/3.69664 sec, 12.2067/12.2067 sec, 3.37222/3.37222 sec, 10.3413/10.3413 sec, 11.9392/11.9392 sec, 13.0441/13.0441 sec, 15.3877/15.3877 sec )
[LOG] Total clause minimization time: 1716.93/1724 sec (1.24755/1.24755 sec, 1.14453/1.14453 sec, 20.1727/20.1727 sec, 16.6823/16.6823 sec, 17.2135/17.2135 sec, 24.1623/24.1623 sec, 23.5155/23.5155 sec, 29.7482/29.7482 sec, 21.1351/21.1351 sec, 28.0664/28.0664 sec, 37.0674/37.0674 sec, 63.5572/63.5572 sec, 113.665/113.665 sec, 104.771/104.771 sec, 95.454/95.454 sec, 58.5177/58.5177 sec, 125.733/125.733 sec, 85.3551/85.3551 sec, 109.315/109.315 sec, 98.6685/98.6685 sec, 81.9735/81.9735 sec, 96.7063/96.7063 sec, 55.0587/55.0587 sec, 95.4103/95.4103 sec, 73.6167/73.6167 sec, 65.1687/65.1687 sec, 67.3705/67.3705 sec, 106.431/106.431 sec )
[LOG] Total clause size reduction: 68131 --> 14250 (408 --> 11, 737 --> 35, 2112 --> 123, 2535 --> 164, 1472 --> 70, 2394 --> 127, 1364 --> 71, 1708 --> 84, 840 --> 104, 1357 --> 66, 6612 --> 1198, 19209 --> 3194, 18032 --> 2929, 1375 --> 95, 11 --> 11, 23 --> 23, 113 --> 109, 117 --> 114, 63 --> 62, 127 --> 125, 64 --> 63, 84 --> 80, 104 --> 104, 51 --> 50, 1037 --> 594, 3194 --> 2233, 2893 --> 2316, 95 --> 95 )
[LOG] Average clause size reduction: 33.1215 --> 6.92756 (58.2857 --> 1.57143, 61.4167 --> 2.91667, 64 --> 3.72727, 63.375 --> 4.1, 61.3333 --> 2.91667, 61.3846 --> 3.25641, 59.3043 --> 3.08696, 58.8966 --> 2.89655, 56 --> 6.93333, 56.5417 --> 2.75, 57.4957 --> 10.4174, 56.8314 --> 9.4497, 55.8266 --> 9.06811, 52.8846 --> 3.65385, 1.83333 --> 1.83333, 2.875 --> 2.875, 3.64516 --> 3.51613, 3.34286 --> 3.25714, 2.86364 --> 2.81818, 3.34211 --> 3.28947, 3.04762 --> 3, 3 --> 2.85714, 7.42857 --> 7.42857, 2.55 --> 2.5, 9.97115 --> 5.71154, 9.47774 --> 6.62611, 9.04063 --> 7.2375, 3.8 --> 3.8 )
[LOG] Overall execution time: 2076.33 sec CPU time.
[LOG] Overall execution time: 2082 sec real time.
Synthesis time: 2082.22 sec (Real time) / 2044.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.37 sec (Real time) / 1.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 131.36 sec (Real time) / 130.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 3137 11 43 1 3069
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 5072.56 sec CPU time.
[LOG] Relation determinization time: 5083 sec real time.
[LOG] Final circuit size: 1350 new AND gates.
[LOG] Size before ABC: 2637 AND gates.
[LOG] Size after ABC: 1350 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5056.98/5067 sec (4.84987/5 sec, 4.9459/5 sec, 39.3831/39 sec, 59.7805/60 sec, 52.0849/52 sec, 77.473/78 sec, 57.8937/58 sec, 66.0191/66 sec, 169.17/170 sec, 107.964/108 sec, 119.052/119 sec, 75.4965/76 sec, 162.479/163 sec, 115.91/116 sec, 153.149/153 sec, 317.73/319 sec, 162.122/162 sec, 748.051/750 sec, 201.478/202 sec, 236.607/237 sec, 219.274/220 sec, 175.594/176 sec, 193.273/193 sec, 160.064/161 sec, 292.921/293 sec, 197.624/198 sec, 222.535/223 sec, 206.966/207 sec, 250.025/251 sec, 207.066/207 sec )
[LOG] Nr of iterations: 1248 (6, 11, 37, 43, 36, 46, 26, 33, 28, 47, 31, 24, 140, 104, 44, 5, 9, 36, 33, 29, 42, 20, 32, 27, 29, 30, 20, 137, 100, 43 )
[LOG] Total clause computation time: 703.754/709 sec (1.74931/1.74931 sec, 2.68844/2.68844 sec, 10.815/10.815 sec, 2.25617/2.25617 sec, 2.64158/2.64158 sec, 2.29646/2.29646 sec, 1.64183/1.64183 sec, 2.38376/2.38376 sec, 65.4106/65.4106 sec, 2.99299/2.99299 sec, 33.8234/33.8234 sec, 4.13865/4.13865 sec, 17.9218/17.9218 sec, 15.9035/15.9035 sec, 16.5579/16.5579 sec, 114.445/114.445 sec, 40.3197/40.3197 sec, 15.5046/15.5046 sec, 35.4446/35.4446 sec, 48.5143/48.5143 sec, 28.3742/28.3742 sec, 8.74939/8.74939 sec, 28.0308/28.0308 sec, 47.1191/47.1191 sec, 22.4199/22.4199 sec, 43.7503/43.7503 sec, 32.9212/32.9212 sec, 8.89924/8.89924 sec, 9.07045/9.07045 sec, 36.9692/36.9692 sec )
[LOG] Total clause minimization time: 4348.58/4355 sec (2.97491/2.97491 sec, 2.10631/2.10631 sec, 28.3974/28.3974 sec, 57.3486/57.3486 sec, 49.2642/49.2642 sec, 74.992/74.992 sec, 56.0891/56.0891 sec, 63.4521/63.4521 sec, 103.592/103.592 sec, 104.781/104.781 sec, 85.0637/85.0637 sec, 71.1997/71.1997 sec, 144.268/144.268 sec, 99.7439/99.7439 sec, 136.401/136.401 sec, 203.202/203.202 sec, 121.697/121.697 sec, 732.428/732.428 sec, 165.911/165.911 sec, 187.977/187.977 sec, 190.789/190.789 sec, 166.745/166.745 sec, 165.12/165.12 sec, 112.827/112.827 sec, 270.384/270.384 sec, 153.735/153.735 sec, 189.511/189.511 sec, 197.861/197.861 sec, 240.771/240.771 sec, 169.946/169.946 sec )
[LOG] Total clause size reduction: 44551 --> 6004 (370 --> 8, 730 --> 29, 2592 --> 161, 2982 --> 208, 2450 --> 143, 3105 --> 199, 1700 --> 107, 2144 --> 128, 1782 --> 200, 2990 --> 288, 1920 --> 176, 1449 --> 83, 8618 --> 955, 6283 --> 535, 2580 --> 147, 8 --> 8, 24 --> 24, 161 --> 151, 108 --> 106, 96 --> 96, 162 --> 157, 57 --> 56, 128 --> 125, 200 --> 199, 108 --> 108, 176 --> 167, 46 --> 46, 927 --> 776, 508 --> 471, 147 --> 147 )
[LOG] Average clause size reduction: 35.6979 --> 4.8109 (61.6667 --> 1.33333, 66.3636 --> 2.63636, 70.0541 --> 4.35135, 69.3488 --> 4.83721, 68.0556 --> 3.97222, 67.5 --> 4.32609, 65.3846 --> 4.11538, 64.9697 --> 3.87879, 63.6429 --> 7.14286, 63.617 --> 6.12766, 61.9355 --> 5.67742, 60.375 --> 3.45833, 61.5571 --> 6.82143, 60.4135 --> 5.14423, 58.6364 --> 3.34091, 1.6 --> 1.6, 2.66667 --> 2.66667, 4.47222 --> 4.19444, 3.27273 --> 3.21212, 3.31034 --> 3.31034, 3.85714 --> 3.7381, 2.85 --> 2.8, 4 --> 3.90625, 7.40741 --> 7.37037, 3.72414 --> 3.72414, 5.86667 --> 5.56667, 2.3 --> 2.3, 6.76642 --> 5.66423, 5.08 --> 4.71, 3.4186 --> 3.4186 )
[LOG] Overall execution time: 5072.6 sec CPU time.
[LOG] Overall execution time: 5083 sec real time.
Synthesis time: 5083.08 sec (Real time) / 4961.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 166.84 sec (Real time) / 166.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 1808 12 47 1 1734
=====================  genbuf9f9y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9707.43 sec (User CPU time)
Timeout: 1
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9791.86 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 12.3145 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 485 new AND gates.
[LOG] Size before ABC: 940 AND gates.
[LOG] Size after ABC: 482 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 12.2512/13 sec (0.055618/0 sec, 0.075876/0 sec, 0.062078/0 sec, 0.065598/1 sec, 0.078962/0 sec, 0.08929/0 sec, 0.491304/0 sec, 0.303239/0 sec, 1.6931/2 sec, 1.939/2 sec, 1.42416/2 sec, 1.45369/1 sec, 1.42132/1 sec, 1.72447/2 sec, 0.51953/1 sec, 0.854021/1 sec )
[LOG] Nr of iterations: 454 (8, 5, 6, 5, 12, 17, 176, 42, 6, 4, 5, 4, 1, 12, 113, 38 )
[LOG] Total clause computation time: 3.12078/3 sec (0.027497/0.027497 sec, 0.034567/0.034567 sec, 0.031449/0.031449 sec, 0.030614/0.030614 sec, 0.032916/0.032916 sec, 0.043728/0.043728 sec, 0.071632/0.071632 sec, 0.107052/0.107052 sec, 0.61464/0.61464 sec, 0.379676/0.379676 sec, 0.53532/0.53532 sec, 0.374823/0.374823 sec, 0.097648/0.097648 sec, 0.356344/0.356344 sec, 0.182742/0.182742 sec, 0.200129/0.200129 sec )
[LOG] Total clause minimization time: 9.06492/10 sec (0.024773/0.024773 sec, 0.038306/0.038306 sec, 0.027556/0.027556 sec, 0.031654/0.031654 sec, 0.04263/0.04263 sec, 0.041889/0.041889 sec, 0.412684/0.412684 sec, 0.188156/0.188156 sec, 1.07494/1.07494 sec, 1.55607/1.55607 sec, 0.885375/0.885375 sec, 1.0757/1.0757 sec, 1.31995/1.31995 sec, 1.36442/1.36442 sec, 0.330972/0.330972 sec, 0.64985/0.64985 sec )
[LOG] Total clause size reduction: 10803 --> 2575 (301 --> 19, 168 --> 18, 205 --> 12, 160 --> 7, 429 --> 30, 608 --> 64, 6475 --> 1261, 1476 --> 224, 11 --> 11, 18 --> 18, 12 --> 12, 7 --> 7, 2 --> 1, 41 --> 41, 693 --> 653, 197 --> 197 )
[LOG] Average clause size reduction: 23.7952 --> 5.67181 (37.625 --> 2.375, 33.6 --> 3.6, 34.1667 --> 2, 32 --> 1.4, 35.75 --> 2.5, 35.7647 --> 3.76471, 36.7898 --> 7.16477, 35.1429 --> 5.33333, 1.83333 --> 1.83333, 4.5 --> 4.5, 2.4 --> 2.4, 1.75 --> 1.75, 2 --> 1, 3.41667 --> 3.41667, 6.13274 --> 5.77876, 5.18421 --> 5.18421 )
[LOG] Overall execution time: 12.317 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 12.58 sec (Real time) / 12.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.12 sec (Real time) / 1.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 702 7 28 1 662
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 188.607 sec CPU time.
[LOG] Relation determinization time: 190 sec real time.
[LOG] Final circuit size: 1357 new AND gates.
[LOG] Size before ABC: 3034 AND gates.
[LOG] Size after ABC: 1356 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 188.401/189 sec (0.162717/0 sec, 0.23976/1 sec, 0.123018/0 sec, 0.531004/0 sec, 0.52918/1 sec, 2.69033/3 sec, 7.46988/7 sec, 6.81544/7 sec, 15.5845/16 sec, 8.76465/8 sec, 15.0476/15 sec, 19.8386/20 sec, 18.8124/19 sec, 9.73242/10 sec, 16.4449/16 sec, 19.4018/20 sec, 21.1757/21 sec, 13.6298/14 sec, 8.29461/8 sec, 3.11239/3 sec )
[LOG] Nr of iterations: 1225 (5, 11, 6, 240, 5, 83, 53, 103, 96, 32, 4, 8, 5, 234, 4, 80, 31, 100, 95, 30 )
[LOG] Total clause computation time: 48.8313/49 sec (0.082323/0.082323 sec, 0.115868/0.115868 sec, 0.060649/0.060649 sec, 0.122181/0.122181 sec, 0.24147/0.24147 sec, 0.286441/0.286441 sec, 0.430313/0.430313 sec, 0.41026/0.41026 sec, 3.10189/3.10189 sec, 1.27038/1.27038 sec, 5.72324/5.72324 sec, 10.4568/10.4568 sec, 5.34939/5.34939 sec, 1.97033/1.97033 sec, 5.73217/5.73217 sec, 0.684162/0.684162 sec, 6.97083/6.97083 sec, 0.398208/0.398208 sec, 4.28137/4.28137 sec, 1.143/1.143 sec )
[LOG] Total clause minimization time: 139.27/140 sec (0.07384/0.07384 sec, 0.117261/0.117261 sec, 0.055624/0.055624 sec, 0.395461/0.395461 sec, 0.27526/0.27526 sec, 2.38484/2.38484 sec, 7.02096/7.02096 sec, 6.37962/6.37962 sec, 12.4503/12.4503 sec, 7.4703/7.4703 sec, 9.31662/9.31662 sec, 9.37426/9.37426 sec, 13.4543/13.4543 sec, 7.72759/7.72759 sec, 10.706/10.706 sec, 18.7018/18.7018 sec, 14.1939/14.1939 sec, 13.2158/13.2158 sec, 3.9963/3.9963 sec, 1.95952/1.95952 sec )
[LOG] Total clause size reduction: 33701 --> 7208 (212 --> 7, 520 --> 43, 255 --> 9, 11950 --> 2071, 196 --> 7, 3936 --> 422, 2444 --> 361, 4692 --> 497, 4275 --> 558, 1364 --> 199, 7 --> 7, 31 --> 31, 9 --> 9, 2005 --> 1329, 7 --> 7, 403 --> 352, 170 --> 169, 478 --> 396, 558 --> 545, 189 --> 189 )
[LOG] Average clause size reduction: 27.511 --> 5.88408 (42.4 --> 1.4, 47.2727 --> 3.90909, 42.5 --> 1.5, 49.7917 --> 8.62917, 39.2 --> 1.4, 47.4217 --> 5.08434, 46.1132 --> 6.81132, 45.5534 --> 4.82524, 44.5312 --> 5.8125, 42.625 --> 6.21875, 1.75 --> 1.75, 3.875 --> 3.875, 1.8 --> 1.8, 8.56838 --> 5.67949, 1.75 --> 1.75, 5.0375 --> 4.4, 5.48387 --> 5.45161, 4.78 --> 3.96, 5.87368 --> 5.73684, 6.3 --> 6.3 )
[LOG] Overall execution time: 188.611 sec CPU time.
[LOG] Overall execution time: 190 sec real time.
Synthesis time: 189.46 sec (Real time) / 187.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.24 sec (Real time) / 15.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 1646 9 34 1 1594
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 2808.06 sec CPU time.
[LOG] Relation determinization time: 2817 sec real time.
[LOG] Final circuit size: 10461 new AND gates.
[LOG] Size before ABC: 22778 AND gates.
[LOG] Size after ABC: 10461 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 2807.59/2814 sec (0.323768/0 sec, 0.66352/1 sec, 0.273868/0 sec, 0.381281/0 sec, 0.326924/1 sec, 0.624643/0 sec, 0.668472/1 sec, 9.61278/10 sec, 454.764/456 sec, 107.274/107 sec, 303.144/304 sec, 159.913/160 sec, 113.075/113 sec, 184.496/185 sec, 134.899/135 sec, 129.128/130 sec, 155.119/155 sec, 158.309/159 sec, 184.712/185 sec, 261.295/262 sec, 127.623/128 sec, 320.961/322 sec )
[LOG] Nr of iterations: 5940 (5, 12, 6, 13, 9, 32, 27, 617, 1059, 1028, 196, 4, 9, 5, 10, 8, 16, 22, 616, 1051, 1001, 194 )
[LOG] Total clause computation time: 1240.14/1243 sec (0.155708/0.155708 sec, 0.302477/0.302477 sec, 0.12972/0.12972 sec, 0.199624/0.199624 sec, 0.156297/0.156297 sec, 0.315278/0.315278 sec, 0.32285/0.32285 sec, 0.986795/0.986795 sec, 2.86821/2.86821 sec, 9.36128/9.36128 sec, 164.913/164.913 sec, 130.913/130.913 sec, 94.9741/94.9741 sec, 144.082/144.082 sec, 107.748/107.748 sec, 83.8995/83.8995 sec, 112.283/112.283 sec, 116.355/116.355 sec, 3.78675/3.78675 sec, 24.1018/24.1018 sec, 32.2408/32.2408 sec, 210.045/210.045 sec )
[LOG] Total clause minimization time: 1564.76/1571 sec (0.158493/0.158493 sec, 0.350372/0.350372 sec, 0.133875/0.133875 sec, 0.17242/0.17242 sec, 0.159978/0.159978 sec, 0.298287/0.298287 sec, 0.333822/0.333822 sec, 8.5554/8.5554 sec, 451.588/451.588 sec, 97.3363/97.3363 sec, 137.993/137.993 sec, 28.9701/28.9701 sec, 18.0695/18.0695 sec, 40.3831/40.3831 sec, 27.1207/27.1207 sec, 45.1997/45.1997 sec, 42.8043/42.8043 sec, 41.9166/41.9166 sec, 180.65/180.65 sec, 236.821/236.821 sec, 94.9515/94.9515 sec, 110.794/110.794 sec )
[LOG] Total clause size reduction: 180507 --> 48681 (240 --> 7, 649 --> 50, 290 --> 10, 684 --> 47, 448 --> 15, 1705 --> 122, 1404 --> 125, 32648 --> 5227, 55016 --> 8888, 52377 --> 9844, 9750 --> 1568, 7 --> 7, 38 --> 38, 10 --> 10, 27 --> 27, 15 --> 15, 35 --> 27, 99 --> 99, 5227 --> 4688, 8793 --> 7589, 9490 --> 8723, 1555 --> 1555 )
[LOG] Average clause size reduction: 30.3884 --> 8.19545 (48 --> 1.4, 54.0833 --> 4.16667, 48.3333 --> 1.66667, 52.6154 --> 3.61538, 49.7778 --> 1.66667, 53.2812 --> 3.8125, 52 --> 4.62963, 52.9141 --> 8.47164, 51.9509 --> 8.39282, 50.9504 --> 9.57588, 49.7449 --> 8, 1.75 --> 1.75, 4.22222 --> 4.22222, 2 --> 2, 2.7 --> 2.7, 1.875 --> 1.875, 2.1875 --> 1.6875, 4.5 --> 4.5, 8.48539 --> 7.61039, 8.36632 --> 7.22074, 9.48052 --> 8.71429, 8.01546 --> 8.01546 )
[LOG] Overall execution time: 2808.06 sec CPU time.
[LOG] Overall execution time: 2817 sec real time.
Synthesis time: 2816.58 sec (Real time) / 2791.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.32 sec (Real time) / 8.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 615.90 sec (Real time) / 614.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 10800 11 38 1 10740
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 1372.84 sec CPU time.
[LOG] Relation determinization time: 1377 sec real time.
[LOG] Final circuit size: 4385 new AND gates.
[LOG] Size before ABC: 10269 AND gates.
[LOG] Size after ABC: 4385 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1372.14/1374 sec (1.81876/2 sec, 3.2382/3 sec, 51.3808/51 sec, 21.2095/22 sec, 57.709/57 sec, 84.2316/85 sec, 84.6094/85 sec, 25.9882/26 sec, 42.0084/42 sec, 1.42882/1 sec, 25.9295/26 sec, 55.073/55 sec, 1.68212/1 sec, 114.744/115 sec, 51.1274/51 sec, 79.5077/80 sec, 87.8415/88 sec, 57.59/58 sec, 58.8982/59 sec, 55.29/55 sec, 75.9387/76 sec, 31.1916/31 sec, 62.5827/63 sec, 105.294/106 sec, 65.7417/66 sec, 70.0879/70 sec )
[LOG] Nr of iterations: 3432 (297, 236, 551, 18, 175, 149, 176, 57, 70, 9, 9, 7, 4, 283, 232, 514, 15, 172, 148, 173, 53, 62, 8, 5, 6, 3 )
[LOG] Total clause computation time: 444.098/443 sec (0.25676/0.25676 sec, 0.61821/0.61821 sec, 1.55284/1.55284 sec, 20.5208/20.5208 sec, 1.0638/1.0638 sec, 1.10788/1.10788 sec, 1.57591/1.57591 sec, 5.22963/5.22963 sec, 9.29954/9.29954 sec, 0.671081/0.671081 sec, 24.6191/24.6191 sec, 26.8076/26.8076 sec, 0.812501/0.812501 sec, 35.9007/35.9007 sec, 1.8428/1.8428 sec, 27.881/27.881 sec, 60.5841/60.5841 sec, 1.56196/1.56196 sec, 1.16007/1.16007 sec, 1.20581/1.20581 sec, 37.2244/37.2244 sec, 7.15163/7.15163 sec, 32.2684/32.2684 sec, 60.6106/60.6106 sec, 39.2355/39.2355 sec, 43.3351/43.3351 sec )
[LOG] Total clause minimization time: 926.137/927 sec (1.53188/1.53188 sec, 2.56273/2.56273 sec, 49.6812/49.6812 sec, 0.634817/0.634817 sec, 56.5273/56.5273 sec, 83.0039/83.0039 sec, 82.8887/82.8887 sec, 20.6619/20.6619 sec, 32.6049/32.6049 sec, 0.68627/0.68627 sec, 1.23427/1.23427 sec, 28.1915/28.1915 sec, 0.798452/0.798452 sec, 78.7288/78.7288 sec, 49.1982/49.1982 sec, 51.444/51.444 sec, 27.2321/27.2321 sec, 55.9612/55.9612 sec, 57.686/57.686 sec, 54.0295/54.0295 sec, 38.6771/38.6771 sec, 24.0005/24.0005 sec, 30.2931/30.2931 sec, 44.6596/44.6596 sec, 26.4859/26.4859 sec, 26.7332/26.7332 sec )
[LOG] Total clause size reduction: 128613 --> 24480 (20424 --> 3444, 15980 --> 1390, 36850 --> 5843, 1122 --> 82, 11310 --> 890, 9472 --> 760, 11025 --> 896, 3472 --> 348, 4209 --> 508, 480 --> 15, 472 --> 19, 348 --> 11, 171 --> 5, 3254 --> 2722, 1358 --> 1096, 5307 --> 3494, 68 --> 68, 869 --> 708, 760 --> 639, 876 --> 758, 318 --> 317, 427 --> 427, 15 --> 15, 10 --> 9, 11 --> 11, 5 --> 5 )
[LOG] Average clause size reduction: 37.4747 --> 7.13287 (68.7677 --> 11.596, 67.7119 --> 5.88983, 66.8784 --> 10.6044, 62.3333 --> 4.55556, 64.6286 --> 5.08571, 63.5705 --> 5.10067, 62.642 --> 5.09091, 60.9123 --> 6.10526, 60.1286 --> 7.25714, 53.3333 --> 1.66667, 52.4444 --> 2.11111, 49.7143 --> 1.57143, 42.75 --> 1.25, 11.4982 --> 9.61837, 5.85345 --> 4.72414, 10.3249 --> 6.79767, 4.53333 --> 4.53333, 5.05233 --> 4.11628, 5.13514 --> 4.31757, 5.06358 --> 4.3815, 6 --> 5.98113, 6.8871 --> 6.8871, 1.875 --> 1.875, 2 --> 1.8, 1.83333 --> 1.83333, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 1372.85 sec CPU time.
[LOG] Overall execution time: 1377 sec real time.
Synthesis time: 1376.49 sec (Real time) / 1365.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.27 sec (Real time) / 3.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 93.22 sec (Real time) / 92.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 4799 13 43 1 4730
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 1240.23 sec CPU time.
[LOG] Relation determinization time: 1243 sec real time.
[LOG] Final circuit size: 4227 new AND gates.
[LOG] Size before ABC: 10007 AND gates.
[LOG] Size after ABC: 4227 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1239.41/1242 sec (2.0565/2 sec, 5.87581/6 sec, 74.4328/75 sec, 31.3243/31 sec, 63.147/63 sec, 55.1195/55 sec, 68.3077/69 sec, 52.9614/53 sec, 20.828/21 sec, 51.5513/51 sec, 1.66394/2 sec, 1.77156/2 sec, 59.9537/60 sec, 1.77826/2 sec, 41.6006/41 sec, 37.8391/38 sec, 72.7345/73 sec, 59.442/60 sec, 47.0617/47 sec, 48.3473/48 sec, 45.9768/46 sec, 51.859/52 sec, 42.3581/43 sec, 32.165/32 sec, 50.1683/50 sec, 91.1708/92 sec, 73.0593/73 sec, 54.8551/55 sec )
[LOG] Nr of iterations: 4043 (356, 255, 651, 20, 226, 206, 158, 180, 53, 95, 9, 8, 7, 4, 243, 211, 434, 18, 222, 203, 155, 173, 50, 82, 8, 7, 6, 3 )
[LOG] Total clause computation time: 343.744/351 sec (0.256894/0.256894 sec, 0.712313/0.712313 sec, 1.50887/1.50887 sec, 30.5431/30.5431 sec, 1.06145/1.06145 sec, 1.07344/1.07344 sec, 1.21146/1.21146 sec, 1.25084/1.25084 sec, 5.00346/5.00346 sec, 10.8852/10.8852 sec, 0.773967/0.773967 sec, 0.822605/0.822605 sec, 30.1537/30.1537 sec, 0.829282/0.829282 sec, 22.267/22.267 sec, 2.04617/2.04617 sec, 25.2813/25.2813 sec, 30.4759/30.4759 sec, 0.785732/0.785732 sec, 1.25426/1.25426 sec, 1.14231/1.14231 sec, 1.87625/1.87625 sec, 8.88837/8.88837 sec, 10.0438/10.0438 sec, 25.1313/25.1313 sec, 58.2144/58.2144 sec, 35.2377/35.2377 sec, 35.0129/35.0129 sec )
[LOG] Total clause minimization time: 893.217/887 sec (1.76649/1.76649 sec, 5.08342/5.08342 sec, 72.7338/72.7338 sec, 0.720221/0.720221 sec, 61.9274/61.9274 sec, 53.8928/53.8928 sec, 66.9426/66.9426 sec, 51.5355/51.5355 sec, 15.7173/15.7173 sec, 40.5265/40.5265 sec, 0.807547/0.807547 sec, 0.869571/0.869571 sec, 29.7201/29.7201 sec, 0.853322/0.853322 sec, 19.2167/19.2167 sec, 35.7037/35.7037 sec, 47.2711/47.2711 sec, 28.9395/28.9395 sec, 46.1929/46.1929 sec, 47.0234/47.0234 sec, 44.7792/44.7792 sec, 49.9235/49.9235 sec, 33.4309/33.4309 sec, 22.0717/22.0717 sec, 25.015/25.015 sec, 32.9346/32.9346 sec, 37.797/37.797 sec, 19.8205/19.8205 sec )
[LOG] Total clause size reduction: 174328 --> 28731 (26980 --> 4352, 19050 --> 1562, 48100 --> 7658, 1387 --> 78, 16200 --> 1178, 14555 --> 1043, 10990 --> 812, 12351 --> 966, 3536 --> 320, 6298 --> 711, 528 --> 15, 455 --> 13, 384 --> 11, 189 --> 5, 2768 --> 2186, 1136 --> 866, 4565 --> 2754, 71 --> 71, 1143 --> 920, 1022 --> 851, 792 --> 650, 905 --> 786, 298 --> 298, 581 --> 581, 15 --> 15, 13 --> 13, 11 --> 11, 5 --> 5 )
[LOG] Average clause size reduction: 43.1185 --> 7.10636 (75.7865 --> 12.2247, 74.7059 --> 6.12549, 73.8863 --> 11.7634, 69.35 --> 3.9, 71.6814 --> 5.21239, 70.6553 --> 5.06311, 69.557 --> 5.13924, 68.6167 --> 5.36667, 66.717 --> 6.03774, 66.2947 --> 7.48421, 58.6667 --> 1.66667, 56.875 --> 1.625, 54.8571 --> 1.57143, 47.25 --> 1.25, 11.3909 --> 8.99588, 5.38389 --> 4.10427, 10.5184 --> 6.34562, 3.94444 --> 3.94444, 5.14865 --> 4.14414, 5.03448 --> 4.19212, 5.10968 --> 4.19355, 5.23121 --> 4.54335, 5.96 --> 5.96, 7.08537 --> 7.08537, 1.875 --> 1.875, 1.85714 --> 1.85714, 1.83333 --> 1.83333, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 1240.23 sec CPU time.
[LOG] Overall execution time: 1243 sec real time.
Synthesis time: 1243.28 sec (Real time) / 1233.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.82 sec (Real time) / 2.81 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 87.85 sec (Real time) / 87.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 4698 15 47 1 4622
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 2115.08 sec CPU time.
[LOG] Relation determinization time: 2121 sec real time.
[LOG] Final circuit size: 6726 new AND gates.
[LOG] Size before ABC: 15986 AND gates.
[LOG] Size after ABC: 6726 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 2113.81/2117 sec (42.1247/42 sec, 6.97915/7 sec, 169.838/170 sec, 45.2795/45 sec, 53.9616/54 sec, 57.5986/58 sec, 146.581/147 sec, 189.602/190 sec, 59.5634/60 sec, 40.578/41 sec, 89.8589/90 sec, 2.15219/2 sec, 2.12177/2 sec, 2.19197/2 sec, 2.25154/2 sec, 70.8312/71 sec, 46.6507/47 sec, 136.945/137 sec, 79.9341/80 sec, 66.9457/67 sec, 73.3391/73 sec, 79.9508/80 sec, 101.151/101 sec, 59.8786/60 sec, 76.2945/77 sec, 45.7331/46 sec, 91.8317/92 sec, 117.842/118 sec, 67.5457/67 sec, 88.252/89 sec )
[LOG] Nr of iterations: 5435 (402, 224, 957, 26, 191, 218, 228, 179, 159, 87, 109, 8, 8, 7, 6, 396, 216, 832, 22, 187, 207, 225, 177, 156, 86, 98, 7, 7, 6, 4 )
[LOG] Total clause computation time: 506.429/507 sec (0.486435/0.486435 sec, 0.880995/0.880995 sec, 6.2792/6.2792 sec, 44.1606/44.1606 sec, 1.30185/1.30185 sec, 1.52719/1.52719 sec, 2.3627/2.3627 sec, 1.68295/1.68295 sec, 1.5973/1.5973 sec, 16.1722/16.1722 sec, 45.4882/45.4882 sec, 0.946549/0.946549 sec, 1.01889/1.01889 sec, 0.982158/0.982158 sec, 0.979447/0.979447 sec, 35.5296/35.5296 sec, 1.90791/1.90791 sec, 31.7248/31.7248 sec, 50.1361/50.1361 sec, 1.97057/1.97057 sec, 2.10453/2.10453 sec, 2.04619/2.04619 sec, 2.20986/2.20986 sec, 2.19989/2.19989 sec, 19.8422/19.8422 sec, 12.8902/12.8902 sec, 58.0685/58.0685 sec, 63.8573/63.8573 sec, 38.5486/38.5486 sec, 57.5265/57.5265 sec )
[LOG] Total clause minimization time: 1603.45/1607 sec (41.5818/41.5818 sec, 6.0082/6.0082 sec, 163.25/163.25 sec, 1.0329/1.0329 sec, 52.4849/52.4849 sec, 55.8515/55.8515 sec, 143.962/143.962 sec, 187.704/187.704 sec, 57.7638/57.7638 sec, 24.2414/24.2414 sec, 44.1808/44.1808 sec, 1.0974/1.0974 sec, 0.99587/0.99587 sec, 1.10398/1.10398 sec, 1.16587/1.16587 sec, 35.0906/35.0906 sec, 44.6232/44.6232 sec, 104.804/104.804 sec, 29.7557/29.7557 sec, 64.8745/64.8745 sec, 71.133/71.133 sec, 77.8041/77.8041 sec, 98.8573/98.8573 sec, 57.6045/57.6045 sec, 56.3793/56.3793 sec, 32.762/32.762 sec, 33.7304/33.7304 sec, 53.9523/53.9523 sec, 28.9636/28.9636 sec, 30.6937/30.6937 sec )
[LOG] Total clause size reduction: 245974 --> 39772 (33684 --> 4827, 18509 --> 1233, 78392 --> 11273, 2025 --> 110, 15200 --> 972, 17143 --> 1049, 17706 --> 1209, 13706 --> 882, 12008 --> 794, 6450 --> 569, 7992 --> 821, 511 --> 13, 504 --> 13, 426 --> 11, 350 --> 10, 4750 --> 3738, 1159 --> 919, 9338 --> 6010, 92 --> 92, 937 --> 770, 953 --> 821, 1187 --> 972, 870 --> 732, 772 --> 625, 569 --> 566, 697 --> 697, 13 --> 13, 13 --> 13, 11 --> 11, 7 --> 7 )
[LOG] Average clause size reduction: 45.2574 --> 7.31776 (83.791 --> 12.0075, 82.6295 --> 5.50446, 81.9143 --> 11.7795, 77.8846 --> 4.23077, 79.5812 --> 5.08901, 78.6376 --> 4.81193, 77.6579 --> 5.30263, 76.5698 --> 4.92737, 75.522 --> 4.99371, 74.1379 --> 6.54023, 73.3211 --> 7.53211, 63.875 --> 1.625, 63 --> 1.625, 60.8571 --> 1.57143, 58.3333 --> 1.66667, 11.9949 --> 9.43939, 5.36574 --> 4.25463, 11.2236 --> 7.22356, 4.18182 --> 4.18182, 5.0107 --> 4.11765, 4.60386 --> 3.96618, 5.27556 --> 4.32, 4.91525 --> 4.13559, 4.94872 --> 4.00641, 6.61628 --> 6.5814, 7.11224 --> 7.11224, 1.85714 --> 1.85714, 1.85714 --> 1.85714, 1.83333 --> 1.83333, 1.75 --> 1.75 )
[LOG] Overall execution time: 2115.09 sec CPU time.
[LOG] Overall execution time: 2121 sec real time.
Synthesis time: 2121.00 sec (Real time) / 2101.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.50 sec (Real time) / 5.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 628.13 sec (Real time) / 626.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 7259 17 52 1 7175
=====================  amba8c7y.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9926.60 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 4538.99 sec CPU time.
[LOG] Relation determinization time: 4552 sec real time.
[LOG] Final circuit size: 8429 new AND gates.
[LOG] Size before ABC: 21596 AND gates.
[LOG] Size after ABC: 8429 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 4536.39/4546 sec (285.481/286 sec, 66.2086/66 sec, 172.071/172 sec, 37.0738/38 sec, 145.897/146 sec, 132.091/132 sec, 136.56/137 sec, 115.016/115 sec, 154.266/155 sec, 124.611/125 sec, 178.106/178 sec, 67.5009/68 sec, 155.292/156 sec, 3.07569/3 sec, 67.0872/67 sec, 141.08/142 sec, 153.172/153 sec, 3.35625/4 sec, 96.1088/96 sec, 258.256/259 sec, 160.066/160 sec, 82.7318/83 sec, 102.275/103 sec, 143.387/144 sec, 107.022/107 sec, 226.405/227 sec, 192.518/193 sec, 100.325/100 sec, 99.8746/100 sec, 116.585/117 sec, 99.0284/99 sec, 53.586/54 sec, 108.194/108 sec, 186.645/187 sec, 161.347/162 sec, 104.086/104 sec )
[LOG] Nr of iterations: 7403 (562, 308, 1010, 44, 247, 213, 251, 237, 169, 188, 243, 101, 133, 16, 14, 16, 16, 8, 515, 276, 995, 41, 246, 211, 243, 235, 158, 185, 236, 100, 130, 15, 12, 13, 11, 5 )
[LOG] Total clause computation time: 960.9/970 sec (1.0769/1.0769 sec, 2.76745/2.76745 sec, 4.45825/4.45825 sec, 35.1636/35.1636 sec, 2.95984/2.95984 sec, 3.591/3.591 sec, 2.55231/2.55231 sec, 3.79518/3.79518 sec, 3.45232/3.45232 sec, 3.38073/3.38073 sec, 3.68721/3.68721 sec, 27.8313/27.8313 sec, 60.7301/60.7301 sec, 1.39981/1.39981 sec, 65.2092/65.2092 sec, 38.4846/38.4846 sec, 83.2787/83.2787 sec, 1.46766/1.46766 sec, 34.8422/34.8422 sec, 21.7967/21.7967 sec, 28.3681/28.3681 sec, 46.5983/46.5983 sec, 14.9457/14.9457 sec, 2.83131/2.83131 sec, 16.6407/16.6407 sec, 3.83443/3.83443 sec, 3.8631/3.8631 sec, 4.45572/4.45572 sec, 20.3502/20.3502 sec, 40.0262/40.0262 sec, 57.5888/57.5888 sec, 17.2189/17.2189 sec, 53.5443/53.5443 sec, 105.949/105.949 sec, 80.4208/80.4208 sec, 62.3396/62.3396 sec )
[LOG] Total clause minimization time: 3566.65/3569 sec (284.224/284.224 sec, 63.2006/63.2006 sec, 167.073/167.073 sec, 1.75893/1.75893 sec, 142.597/142.597 sec, 128.18/128.18 sec, 133.611/133.611 sec, 110.83/110.83 sec, 150.462/150.462 sec, 120.842/120.842 sec, 173.938/173.938 sec, 39.3484/39.3484 sec, 94.1967/94.1967 sec, 1.49558/1.49558 sec, 1.69317/1.69317 sec, 102.433/102.433 sec, 69.7031/69.7031 sec, 1.69409/1.69409 sec, 60.7465/60.7465 sec, 236.223/236.223 sec, 130.823/130.823 sec, 36.052/36.052 sec, 87.159/87.159 sec, 140.382/140.382 sec, 90.1985/90.1985 sec, 222.396/222.396 sec, 188.523/188.523 sec, 95.7279/95.7279 sec, 79.3617/79.3617 sec, 76.414/76.414 sec, 41.2788/41.2788 sec, 36.3051/36.3051 sec, 54.5896/54.5896 sec, 80.6371/80.6371 sec, 80.8648/80.8648 sec, 41.6888/41.6888 sec )
[LOG] Total clause size reduction: 388057 --> 52372 (56100 --> 7430, 30393 --> 1820, 98882 --> 11727, 4171 --> 198, 23616 --> 1189, 20140 --> 1013, 23500 --> 1307, 21948 --> 1178, 15456 --> 845, 17017 --> 993, 21780 --> 1228, 8900 --> 683, 11616 --> 1001, 1305 --> 29, 1118 --> 38, 1275 --> 37, 1260 --> 44, 581 --> 16, 6636 --> 5297, 1483 --> 1178, 11454 --> 7025, 182 --> 182, 1189 --> 954, 1001 --> 828, 1230 --> 1007, 1166 --> 958, 749 --> 603, 969 --> 819, 1167 --> 976, 683 --> 679, 972 --> 972, 29 --> 29, 32 --> 32, 27 --> 27, 21 --> 21, 9 --> 9 )
[LOG] Average clause size reduction: 52.4189 --> 7.07443 (99.8221 --> 13.2206, 98.6786 --> 5.90909, 97.903 --> 11.6109, 94.7955 --> 4.5, 95.6113 --> 4.81377, 94.554 --> 4.75587, 93.6255 --> 5.20717, 92.6076 --> 4.97046, 91.4556 --> 5, 90.516 --> 5.28191, 89.6296 --> 5.0535, 88.1188 --> 6.76238, 87.3383 --> 7.52632, 81.5625 --> 1.8125, 79.8571 --> 2.71429, 79.6875 --> 2.3125, 78.75 --> 2.75, 72.625 --> 2, 12.8854 --> 10.2854, 5.37319 --> 4.26812, 11.5116 --> 7.0603, 4.43902 --> 4.43902, 4.83333 --> 3.87805, 4.74408 --> 3.92417, 5.06173 --> 4.14403, 4.9617 --> 4.0766, 4.74051 --> 3.81646, 5.23784 --> 4.42703, 4.94492 --> 4.13559, 6.83 --> 6.79, 7.47692 --> 7.47692, 1.93333 --> 1.93333, 2.66667 --> 2.66667, 2.07692 --> 2.07692, 1.90909 --> 1.90909, 1.8 --> 1.8 )
[LOG] Overall execution time: 4539 sec CPU time.
[LOG] Overall execution time: 4552 sec real time.
Synthesis time: 4551.61 sec (Real time) / 4501.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.43 sec (Real time) / 7.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 875.12 sec (Real time) / 871.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 9112 21 61 1 9012
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 5544.64 sec CPU time.
[LOG] Relation determinization time: 5563 sec real time.
[LOG] Final circuit size: 10875 new AND gates.
[LOG] Size before ABC: 27276 AND gates.
[LOG] Size after ABC: 10875 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 5541.2/5555 sec (55.5648/55 sec, 36.4203/37 sec, 106.657/107 sec, 58.0892/58 sec, 165.739/166 sec, 105.19/106 sec, 137.06/137 sec, 149.406/150 sec, 255.297/256 sec, 192.722/193 sec, 112.662/113 sec, 214.319/214 sec, 110.449/111 sec, 126.223/127 sec, 3.36369/3 sec, 62.7249/63 sec, 94.8419/95 sec, 129.278/130 sec, 3.68513/4 sec, 143.793/144 sec, 448.003/449 sec, 101.438/102 sec, 127.92/128 sec, 305.97/307 sec, 267.917/269 sec, 112.249/112 sec, 349.89/351 sec, 220.417/221 sec, 123.741/124 sec, 100.39/101 sec, 115.751/116 sec, 139.485/140 sec, 153.292/153 sec, 108.802/109 sec, 174.734/175 sec, 141.645/142 sec, 131.767/132 sec, 154.305/155 sec )
[LOG] Nr of iterations: 8362 (591, 282, 1321, 43, 181, 196, 202, 171, 211, 262, 201, 227, 161, 148, 12, 11, 14, 13, 5, 590, 259, 1315, 42, 178, 190, 195, 160, 202, 254, 181, 211, 160, 125, 11, 9, 13, 12, 3 )
[LOG] Total clause computation time: 1053.63/1068 sec (2.49639/2.49639 sec, 2.11114/2.11114 sec, 7.20548/7.20548 sec, 55.8955/55.8955 sec, 3.05641/3.05641 sec, 3.12365/3.12365 sec, 3.28197/3.28197 sec, 3.17706/3.17706 sec, 3.44144/3.44144 sec, 3.51758/3.51758 sec, 3.37756/3.37756 sec, 3.74044/3.74044 sec, 21.7953/21.7953 sec, 64.3609/64.3609 sec, 1.61138/1.61138 sec, 60.7898/60.7898 sec, 53.9201/53.9201 sec, 53.0033/53.0033 sec, 1.63413/1.63413 sec, 59.2017/59.2017 sec, 19.7524/19.7524 sec, 33.4336/33.4336 sec, 75.3018/75.3018 sec, 2.92972/2.92972 sec, 2.86715/2.86715 sec, 3.40198/3.40198 sec, 2.94128/2.94128 sec, 3.45287/3.45287 sec, 2.65321/2.65321 sec, 2.86653/2.86653 sec, 16.6099/16.6099 sec, 49.4367/49.4367 sec, 97.5659/97.5659 sec, 42.3744/42.3744 sec, 55.1739/55.1739 sec, 85.1323/85.1323 sec, 56.361/56.361 sec, 90.6376/90.6376 sec )
[LOG] Total clause minimization time: 4476.73/4478 sec (52.7774/52.7774 sec, 34.0996/34.0996 sec, 98.7045/98.7045 sec, 2.02125/2.02125 sec, 162.368/162.368 sec, 101.738/101.738 sec, 133.43/133.43 sec, 145.892/145.892 sec, 251.497/251.497 sec, 188.781/188.781 sec, 108.912/108.912 sec, 210.17/210.17 sec, 88.2241/88.2241 sec, 61.425/61.425 sec, 1.5255/1.5255 sec, 1.70675/1.70675 sec, 40.6934/40.6934 sec, 76.0297/76.0297 sec, 1.8202/1.8202 sec, 83.9133/83.9133 sec, 427.982/427.982 sec, 66.7052/66.7052 sec, 52.5145/52.5145 sec, 302.851/302.851 sec, 264.851/264.851 sec, 108.65/108.65 sec, 346.776/346.776 sec, 216.786/216.786 sec, 120.9/120.9 sec, 97.373/97.373 sec, 98.9768/98.9768 sec, 89.8447/89.8447 sec, 55.5569/55.5569 sec, 66.36/66.36 sec, 119.49/119.49 sec, 56.4408/56.4408 sec, 75.3362/75.3362 sec, 63.6084/63.6084 sec )
[LOG] Total clause size reduction: 467757 --> 63953 (63130 --> 7842, 29786 --> 1786, 138600 --> 15940, 4368 --> 174, 18540 --> 843, 19890 --> 1015, 20301 --> 964, 17000 --> 926, 20790 --> 1080, 25578 --> 1355, 19400 --> 1014, 21696 --> 1154, 15200 --> 1136, 13818 --> 1349, 1023 --> 21, 920 --> 22, 1183 --> 25, 1080 --> 23, 356 --> 8, 7842 --> 6433, 1538 --> 1264, 15843 --> 10868, 174 --> 174, 818 --> 689, 958 --> 805, 895 --> 771, 801 --> 672, 992 --> 834, 1268 --> 1050, 804 --> 711, 973 --> 815, 1136 --> 1136, 963 --> 963, 21 --> 21, 19 --> 17, 25 --> 25, 23 --> 23, 5 --> 5 )
[LOG] Average clause size reduction: 55.9384 --> 7.64805 (106.819 --> 13.269, 105.624 --> 6.33333, 104.921 --> 12.0666, 101.581 --> 4.04651, 102.431 --> 4.65746, 101.48 --> 5.17857, 100.5 --> 4.77228, 99.4152 --> 5.4152, 98.5308 --> 5.11848, 97.626 --> 5.17176, 96.5174 --> 5.04478, 95.5771 --> 5.0837, 94.4099 --> 7.0559, 93.3649 --> 9.11486, 85.25 --> 1.75, 83.6364 --> 2, 84.5 --> 1.78571, 83.0769 --> 1.76923, 71.2 --> 1.6, 13.2915 --> 10.9034, 5.93822 --> 4.88031, 12.0479 --> 8.26464, 4.14286 --> 4.14286, 4.59551 --> 3.87079, 5.04211 --> 4.23684, 4.58974 --> 3.95385, 5.00625 --> 4.2, 4.91089 --> 4.12871, 4.99213 --> 4.13386, 4.44199 --> 3.92818, 4.61137 --> 3.86256, 7.1 --> 7.1, 7.704 --> 7.704, 1.90909 --> 1.90909, 2.11111 --> 1.88889, 1.92308 --> 1.92308, 1.91667 --> 1.91667, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 5544.65 sec CPU time.
[LOG] Overall execution time: 5563 sec real time.
Synthesis time: 5563.23 sec (Real time) / 5501.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.15 sec (Real time) / 8.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 906.89 sec (Real time) / 903.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 11612 23 65 1 11505
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 33.7523 sec CPU time.
[LOG] Relation determinization time: 34 sec real time.
[LOG] Final circuit size: 930 new AND gates.
[LOG] Size before ABC: 1699 AND gates.
[LOG] Size after ABC: 929 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 33.6601/34 sec (0.078229/0 sec, 0.126506/0 sec, 0.089427/0 sec, 0.091783/1 sec, 0.10919/0 sec, 0.121882/0 sec, 0.821387/1 sec, 3.28771/3 sec, 1.73945/2 sec, 2.97885/3 sec, 4.38792/4 sec, 3.41842/3 sec, 4.79694/5 sec, 6.53749/7 sec, 2.18768/2 sec, 2.88721/3 sec )
[LOG] Nr of iterations: 612 (5, 14, 10, 7, 15, 14, 205, 51, 4, 6, 7, 3, 11, 11, 199, 50 )
[LOG] Total clause computation time: 8.82282/11 sec (0.03929/0.03929 sec, 0.051071/0.051071 sec, 0.041177/0.041177 sec, 0.042485/0.042485 sec, 0.049936/0.049936 sec, 0.057847/0.057847 sec, 0.105228/0.105228 sec, 0.169331/0.169331 sec, 0.444175/0.444175 sec, 2.86373/2.86373 sec, 0.320029/0.320029 sec, 0.347007/0.347007 sec, 0.721426/0.721426 sec, 2.65035/2.65035 sec, 0.539134/0.539134 sec, 0.380599/0.380599 sec )
[LOG] Total clause minimization time: 24.7378/23 sec (0.034816/0.034816 sec, 0.071322/0.071322 sec, 0.043949/0.043949 sec, 0.044786/0.044786 sec, 0.054663/0.054663 sec, 0.059381/0.059381 sec, 0.704794/0.704794 sec, 3.1039/3.1039 sec, 1.29022/1.29022 sec, 0.110717/0.110717 sec, 4.06339/4.06339 sec, 3.06736/3.06736 sec, 4.07084/4.07084 sec, 3.88237/3.88237 sec, 1.6363/1.6363 sec, 2.49899/2.49899 sec )
[LOG] Total clause size reduction: 14429 --> 3655 (184 --> 7, 585 --> 98, 396 --> 33, 258 --> 14, 588 --> 42, 533 --> 48, 8160 --> 1445, 1950 --> 269, 7 --> 7, 27 --> 27, 18 --> 18, 5 --> 5, 26 --> 22, 36 --> 36, 1387 --> 1315, 269 --> 269 )
[LOG] Average clause size reduction: 23.5768 --> 5.97222 (36.8 --> 1.4, 41.7857 --> 7, 39.6 --> 3.3, 36.8571 --> 2, 39.2 --> 2.8, 38.0714 --> 3.42857, 39.8049 --> 7.04878, 38.2353 --> 5.27451, 1.75 --> 1.75, 4.5 --> 4.5, 2.57143 --> 2.57143, 1.66667 --> 1.66667, 2.36364 --> 2, 3.27273 --> 3.27273, 6.96985 --> 6.60804, 5.38 --> 5.38 )
[LOG] Overall execution time: 33.7557 sec CPU time.
[LOG] Overall execution time: 34 sec real time.
Synthesis time: 34.16 sec (Real time) / 33.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.38 sec (Real time) / 4.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1164 7 31 1 1119
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 130.72 sec CPU time.
[LOG] Relation determinization time: 132 sec real time.
[LOG] Final circuit size: 1223 new AND gates.
[LOG] Size before ABC: 2420 AND gates.
[LOG] Size after ABC: 1222 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 130.531/131 sec (0.131636/0 sec, 0.198785/1 sec, 0.100582/0 sec, 0.229837/0 sec, 0.202933/0 sec, 1.11057/1 sec, 4.35055/5 sec, 3.56984/3 sec, 11.3317/12 sec, 5.89654/5 sec, 11.7923/12 sec, 15.9153/16 sec, 11.3591/12 sec, 10.5051/10 sec, 9.87019/10 sec, 9.61755/10 sec, 13.2809/13 sec, 12.5745/13 sec, 5.6008/5 sec, 2.89234/3 sec )
[LOG] Nr of iterations: 1060 (5, 9, 7, 74, 6, 133, 95, 112, 96, 35, 4, 8, 6, 24, 5, 132, 72, 110, 95, 32 )
[LOG] Total clause computation time: 34.3229/34 sec (0.059417/0.059417 sec, 0.088985/0.088985 sec, 0.047223/0.047223 sec, 0.068885/0.068885 sec, 0.097376/0.097376 sec, 0.146498/0.146498 sec, 0.232738/0.232738 sec, 0.256658/0.256658 sec, 1.05571/1.05571 sec, 0.98453/0.98453 sec, 4.96037/4.96037 sec, 8.14422/8.14422 sec, 4.03057/4.03057 sec, 5.08693/5.08693 sec, 2.82192/2.82192 sec, 0.210174/0.210174 sec, 2.24997/2.24997 sec, 0.171622/0.171622 sec, 1.19375/1.19375 sec, 2.41536/2.41536 sec )
[LOG] Total clause minimization time: 95.9241/97 sec (0.065717/0.065717 sec, 0.103805/0.103805 sec, 0.047664/0.047664 sec, 0.152541/0.152541 sec, 0.097935/0.097935 sec, 0.950162/0.950162 sec, 4.096/4.096 sec, 3.28368/3.28368 sec, 10.2419/10.2419 sec, 4.88936/4.88936 sec, 6.82511/6.82511 sec, 7.76325/7.76325 sec, 7.31934/7.31934 sec, 5.4082/5.4082 sec, 7.04117/7.04117 sec, 9.38508/9.38508 sec, 11.0127/11.0127 sec, 12.3852/12.3852 sec, 4.38835/4.38835 sec, 0.466962/0.466962 sec )
[LOG] Total clause size reduction: 30206 --> 5783 (220 --> 7, 432 --> 31, 318 --> 11, 3796 --> 630, 255 --> 9, 6600 --> 689, 4606 --> 586, 5328 --> 592, 4465 --> 579, 1564 --> 229, 7 --> 7, 31 --> 31, 11 --> 11, 107 --> 101, 9 --> 9, 689 --> 596, 401 --> 379, 582 --> 501, 579 --> 579, 206 --> 206 )
[LOG] Average clause size reduction: 28.4962 --> 5.45566 (44 --> 1.4, 48 --> 3.44444, 45.4286 --> 1.57143, 51.2973 --> 8.51351, 42.5 --> 1.5, 49.6241 --> 5.18045, 48.4842 --> 6.16842, 47.5714 --> 5.28571, 46.5104 --> 6.03125, 44.6857 --> 6.54286, 1.75 --> 1.75, 3.875 --> 3.875, 1.83333 --> 1.83333, 4.45833 --> 4.20833, 1.8 --> 1.8, 5.2197 --> 4.51515, 5.56944 --> 5.26389, 5.29091 --> 4.55455, 6.09474 --> 6.09474, 6.4375 --> 6.4375 )
[LOG] Overall execution time: 130.724 sec CPU time.
[LOG] Overall execution time: 132 sec real time.
Synthesis time: 131.48 sec (Real time) / 129.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.35 sec (Real time) / 11.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 1508 9 36 1 1454
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 5999.46 sec CPU time.
[LOG] Relation determinization time: 6021 sec real time.
[LOG] Final circuit size: 16628 new AND gates.
[LOG] Size before ABC: 36174 AND gates.
[LOG] Size after ABC: 16628 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 5998.24/6015 sec (0.964874/1 sec, 1.31561/2 sec, 0.510781/0 sec, 1.04224/1 sec, 1.01398/1 sec, 11.0042/11 sec, 1.19623/1 sec, 38.1147/39 sec, 267.95/268 sec, 560.364/562 sec, 1309.34/1313 sec, 277.86/278 sec, 160.017/161 sec, 318.205/319 sec, 442.772/444 sec, 542.027/543 sec, 263.613/265 sec, 632.73/634 sec, 276.504/278 sec, 246.543/247 sec, 169.763/170 sec, 475.387/477 sec )
[LOG] Nr of iterations: 8897 (5, 8, 5, 8, 15, 54, 29, 831, 1335, 1903, 387, 4, 7, 4, 7, 10, 25, 24, 783, 1288, 1779, 386 )
[LOG] Total clause computation time: 2999/3003 sec (0.508758/0.508758 sec, 0.768818/0.768818 sec, 0.229494/0.229494 sec, 0.569128/0.569128 sec, 0.470774/0.470774 sec, 0.609416/0.609416 sec, 0.515831/0.515831 sec, 4.11163/4.11163 sec, 5.05865/5.05865 sec, 73.6429/73.6429 sec, 641.131/641.131 sec, 234.448/234.448 sec, 121.812/121.812 sec, 98.7833/98.7833 sec, 349.86/349.86 sec, 288.941/288.941 sec, 137.847/137.847 sec, 536.287/536.287 sec, 88.0145/88.0145 sec, 35.5963/35.5963 sec, 8.39721/8.39721 sec, 371.402/371.402 sec )
[LOG] Total clause minimization time: 2991.59/3004 sec (0.434832/0.434832 sec, 0.523267/0.523267 sec, 0.257074/0.257074 sec, 0.448266/0.448266 sec, 0.518424/0.518424 sec, 10.3601/10.3601 sec, 0.647799/0.647799 sec, 33.7345/33.7345 sec, 262.126/262.126 sec, 484.827/484.827 sec, 667.476/667.476 sec, 43.3433/43.3433 sec, 38.147/38.147 sec, 219.366/219.366 sec, 92.8493/92.8493 sec, 253.016/253.016 sec, 125.694/125.694 sec, 96.3595/96.3595 sec, 187.806/187.806 sec, 210.056/210.056 sec, 159.997/159.997 sec, 103.605/103.605 sec )
[LOG] Total clause size reduction: 294303 --> 79389 (256 --> 7, 441 --> 26, 248 --> 8, 427 --> 18, 840 --> 36, 3127 --> 230, 1624 --> 137, 47310 --> 7290, 74704 --> 11432, 104610 --> 20555, 20844 --> 3476, 7 --> 7, 26 --> 26, 8 --> 8, 18 --> 18, 19 --> 19, 60 --> 39, 107 --> 107, 6681 --> 6103, 10818 --> 9559, 18652 --> 16812, 3476 --> 3476 )
[LOG] Average clause size reduction: 33.0789 --> 8.92312 (51.2 --> 1.4, 55.125 --> 3.25, 49.6 --> 1.6, 53.375 --> 2.25, 56 --> 2.4, 57.9074 --> 4.25926, 56 --> 4.72414, 56.9314 --> 8.77256, 55.9581 --> 8.5633, 54.9711 --> 10.8014, 53.8605 --> 8.98191, 1.75 --> 1.75, 3.71429 --> 3.71429, 2 --> 2, 2.57143 --> 2.57143, 1.9 --> 1.9, 2.4 --> 1.56, 4.45833 --> 4.45833, 8.53257 --> 7.79438, 8.39907 --> 7.42158, 10.4845 --> 9.45025, 9.00518 --> 9.00518 )
[LOG] Overall execution time: 5999.47 sec CPU time.
[LOG] Overall execution time: 6021 sec real time.
Synthesis time: 6020.25 sec (Real time) / 5950.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.14 sec (Real time) / 11.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1130.78 sec (Real time) / 1126.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 16978 11 42 1 16914
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 2163.66 sec CPU time.
[LOG] Relation determinization time: 2172 sec real time.
[LOG] Final circuit size: 10461 new AND gates.
[LOG] Size before ABC: 25016 AND gates.
[LOG] Size after ABC: 10461 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 2162.78/2169 sec (8.95078/9 sec, 100.005/100 sec, 88.8644/90 sec, 42.8984/43 sec, 87.7387/88 sec, 109.332/109 sec, 262.873/264 sec, 57.7069/58 sec, 64.1075/64 sec, 3.30511/3 sec, 47.2981/48 sec, 83.67/84 sec, 3.84356/4 sec, 130.472/130 sec, 74.8792/76 sec, 110.438/110 sec, 82.5344/83 sec, 94.1078/94 sec, 73.5495/74 sec, 68.0697/68 sec, 74.6811/75 sec, 64.5694/65 sec, 77.4315/78 sec, 78.4432/78 sec, 134.071/135 sec, 138.939/139 sec )
[LOG] Nr of iterations: 6253 (1376, 270, 828, 22, 196, 198, 217, 58, 67, 11, 8, 12, 11, 1222, 252, 736, 19, 194, 194, 209, 55, 64, 9, 6, 11, 8 )
[LOG] Total clause computation time: 594.746/598 sec (1.31962/1.31962 sec, 1.82963/1.82963 sec, 4.54167/4.54167 sec, 40.9422/40.9422 sec, 2.52057/2.52057 sec, 2.70432/2.70432 sec, 1.90448/1.90448 sec, 15.3535/15.3535 sec, 13.4549/13.4549 sec, 1.49362/1.49362 sec, 45.2782/45.2782 sec, 33.542/33.542 sec, 1.77336/1.77336 sec, 9.98753/9.98753 sec, 2.03627/2.03627 sec, 35.9635/35.9635 sec, 52.5059/52.5059 sec, 2.09179/2.09179 sec, 1.74176/1.74176 sec, 1.4799/1.4799 sec, 29.5914/29.5914 sec, 34.4683/34.4683 sec, 48.4218/48.4218 sec, 46.29/46.29 sec, 65.1768/65.1768 sec, 98.3335/98.3335 sec )
[LOG] Total clause minimization time: 1562.87/1568 sec (7.49507/7.49507 sec, 97.9896/97.9896 sec, 83.8255/83.8255 sec, 1.78574/1.78574 sec, 84.9357/84.9357 sec, 106.321/106.321 sec, 260.647/260.647 sec, 42.1314/42.1314 sec, 50.4182/50.4182 sec, 1.62383/1.62383 sec, 1.84014/1.84014 sec, 49.9436/49.9436 sec, 1.88229/1.88229 sec, 119.762/119.762 sec, 72.688/72.688 sec, 73.9835/73.9835 sec, 29.9778/29.9778 sec, 91.9055/91.9055 sec, 71.6976/71.6976 sec, 66.4757/66.4757 sec, 45.0172/45.0172 sec, 30.0237/30.0237 sec, 28.9668/28.9668 sec, 32.1117/32.1117 sec, 68.8507/68.8507 sec, 40.5665/40.5665 sec )
[LOG] Total clause size reduction: 265974 --> 64542 (100375 --> 22325, 19368 --> 1711, 58717 --> 11177, 1470 --> 97, 13455 --> 1024, 13396 --> 1092, 14472 --> 1200, 3762 --> 340, 4290 --> 476, 640 --> 25, 441 --> 16, 682 --> 21, 610 --> 22, 19268 --> 14056, 1491 --> 1217, 9417 --> 6072, 83 --> 83, 1014 --> 889, 1052 --> 899, 1136 --> 969, 321 --> 317, 448 --> 448, 17 --> 17, 13 --> 13, 21 --> 21, 15 --> 15 )
[LOG] Average clause size reduction: 42.5354 --> 10.3218 (72.9469 --> 16.2246, 71.7333 --> 6.33704, 70.9143 --> 13.4988, 66.8182 --> 4.40909, 68.648 --> 5.22449, 67.6566 --> 5.51515, 66.6912 --> 5.52995, 64.8621 --> 5.86207, 64.0299 --> 7.10448, 58.1818 --> 2.27273, 55.125 --> 2, 56.8333 --> 1.75, 55.4545 --> 2, 15.7676 --> 11.5025, 5.91667 --> 4.82937, 12.7948 --> 8.25, 4.36842 --> 4.36842, 5.2268 --> 4.58247, 5.42268 --> 4.63402, 5.43541 --> 4.63636, 5.83636 --> 5.76364, 7 --> 7, 1.88889 --> 1.88889, 2.16667 --> 2.16667, 1.90909 --> 1.90909, 1.875 --> 1.875 )
[LOG] Overall execution time: 2163.67 sec CPU time.
[LOG] Overall execution time: 2172 sec real time.
Synthesis time: 2172.43 sec (Real time) / 2153.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.06 sec (Real time) / 8.98 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 424.86 sec (Real time) / 422.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 10878 13 47 1 10805
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 3513.18 sec CPU time.
[LOG] Relation determinization time: 3530 sec real time.
[LOG] Final circuit size: 19046 new AND gates.
[LOG] Size before ABC: 49410 AND gates.
[LOG] Size after ABC: 19045 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 3511.72/3522 sec (22.9205/23 sec, 122.244/122 sec, 188.53/189 sec, 46.5665/47 sec, 180.241/181 sec, 225.653/226 sec, 189.769/191 sec, 424.991/426 sec, 121.1/121 sec, 167.835/169 sec, 7.63952/7 sec, 7.78519/8 sec, 129.343/130 sec, 7.76084/8 sec, 157.951/158 sec, 102.798/103 sec, 80.8912/81 sec, 84.8231/86 sec, 88.4474/88 sec, 180.619/181 sec, 123.941/125 sec, 254.522/255 sec, 140.833/141 sec, 48.7584/49 sec, 86.5922/87 sec, 103.261/103 sec, 89.3793/90 sec, 126.525/127 sec )
[LOG] Nr of iterations: 10614 (2944, 289, 1283, 21, 248, 222, 186, 197, 45, 64, 8, 10, 6, 6, 2865, 221, 1008, 18, 246, 220, 182, 194, 44, 61, 7, 9, 5, 5 )
[LOG] Total clause computation time: 695.088/689 sec (1.34295/1.34295 sec, 4.00468/4.00468 sec, 11.8966/11.8966 sec, 41.6709/41.6709 sec, 5.57898/5.57898 sec, 5.93906/5.93906 sec, 5.80366/5.80366 sec, 5.82868/5.82868 sec, 71.0518/71.0518 sec, 98.6118/98.6118 sec, 3.49901/3.49901 sec, 3.7252/3.7252 sec, 52.2662/52.2662 sec, 4.1806/4.1806 sec, 15.6746/15.6746 sec, 3.16245/3.16245 sec, 11.2739/11.2739 sec, 58.9809/58.9809 sec, 2.48503/2.48503 sec, 2.6792/2.6792 sec, 2.3156/2.3156 sec, 2.19345/2.19345 sec, 70.2699/70.2699 sec, 13.9369/13.9369 sec, 47.2222/47.2222 sec, 42.4041/42.4041 sec, 50.6959/50.6959 sec, 56.3941/56.3941 sec )
[LOG] Total clause minimization time: 2803.67/2816 sec (21.0535/21.0535 sec, 117.796/117.796 sec, 175.192/175.192 sec, 4.5257/4.5257 sec, 174.031/174.031 sec, 219.097/219.097 sec, 183.388/183.388 sec, 418.543/418.543 sec, 49.6346/49.6346 sec, 68.6807/68.6807 sec, 3.76204/3.76204 sec, 3.693/3.693 sec, 76.6655/76.6655 sec, 3.22976/3.22976 sec, 139.51/139.51 sec, 99.4225/99.4225 sec, 68.6716/68.6716 sec, 25.7674/25.7674 sec, 85.755/85.755 sec, 177.744/177.744 sec, 121.455/121.455 sec, 252.159/252.159 sec, 70.4546/70.4546 sec, 34.6974/34.6974 sec, 39.2946/39.2946 sec, 60.7797/60.7797 sec, 38.6074/38.6074 sec, 70.0567/70.0567 sec )
[LOG] Total clause size reduction: 509909 --> 129658 (238383 --> 53437, 23040 --> 2001, 101278 --> 19414, 1560 --> 82, 19019 --> 1292, 16796 --> 1198, 13875 --> 941, 14504 --> 1069, 3212 --> 254, 4536 --> 512, 497 --> 13, 630 --> 17, 345 --> 9, 340 --> 9, 51505 --> 35594, 1176 --> 895, 13933 --> 8261, 69 --> 69, 1280 --> 1069, 1187 --> 1018, 909 --> 823, 1047 --> 899, 254 --> 248, 486 --> 486, 13 --> 13, 17 --> 17, 9 --> 9, 9 --> 9 )
[LOG] Average clause size reduction: 48.0412 --> 12.2158 (80.9725 --> 18.1512, 79.7232 --> 6.92388, 78.9384 --> 15.1317, 74.2857 --> 3.90476, 76.6895 --> 5.20968, 75.6577 --> 5.3964, 74.5968 --> 5.05914, 73.6244 --> 5.4264, 71.3778 --> 5.64444, 70.875 --> 8, 62.125 --> 1.625, 63 --> 1.7, 57.5 --> 1.5, 56.6667 --> 1.5, 17.9773 --> 12.4237, 5.32127 --> 4.04977, 13.8224 --> 8.19544, 3.83333 --> 3.83333, 5.20325 --> 4.34553, 5.39545 --> 4.62727, 4.99451 --> 4.52198, 5.39691 --> 4.63402, 5.77273 --> 5.63636, 7.96721 --> 7.96721, 1.85714 --> 1.85714, 1.88889 --> 1.88889, 1.8 --> 1.8, 1.8 --> 1.8 )
[LOG] Overall execution time: 3513.18 sec CPU time.
[LOG] Overall execution time: 3530 sec real time.
Synthesis time: 3529.66 sec (Real time) / 3489.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.04 sec (Real time) / 10.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1874.34 sec (Real time) / 1867.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 19517 15 52 1 19437
=====================  amba7b5y.aag =====================
[LOG] Relation determinization time: 6669.91 sec CPU time.
[LOG] Relation determinization time: 6698 sec real time.
[LOG] Final circuit size: 23257 new AND gates.
[LOG] Size before ABC: 64699 AND gates.
[LOG] Size after ABC: 23257 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 6666.77/6685 sec (55.2152/56 sec, 171.668/172 sec, 472.12/473 sec, 167.812/169 sec, 229.619/230 sec, 507.053/508 sec, 676.614/679 sec, 441.242/442 sec, 487.459/489 sec, 208.128/209 sec, 229.485/230 sec, 29.3206/29 sec, 28.1987/28 sec, 26.5934/27 sec, 22.0136/22 sec, 340.286/341 sec, 158.623/159 sec, 87.7124/88 sec, 302.525/304 sec, 119.738/120 sec, 163.268/164 sec, 185.536/186 sec, 199.453/200 sec, 140.026/140 sec, 112.973/113 sec, 340.091/341 sec, 146.235/147 sec, 168.555/169 sec, 216.009/216 sec, 233.206/234 sec )
[LOG] Nr of iterations: 17718 (5407, 374, 3859, 21, 250, 252, 228, 224, 160, 80, 107, 8, 10, 10, 9, 3516, 248, 1634, 18, 242, 250, 219, 223, 156, 79, 103, 7, 9, 9, 6 )
[LOG] Total clause computation time: 1591.04/1604 sec (2.50822/2.50822 sec, 8.80432/8.80432 sec, 41.7406/41.7406 sec, 153.79/153.79 sec, 17.0261/17.0261 sec, 17.0782/17.0782 sec, 18.3539/18.3539 sec, 16.4132/16.4132 sec, 16.7913/16.7913 sec, 107.967/107.967 sec, 73.7031/73.7031 sec, 14.0599/14.0599 sec, 13.7936/13.7936 sec, 13.1257/13.1257 sec, 9.88264/9.88264 sec, 24.3062/24.3062 sec, 6.27049/6.27049 sec, 19.0842/19.0842 sec, 239.91/239.91 sec, 3.504/3.504 sec, 3.63668/3.63668 sec, 3.89933/3.89933 sec, 3.125/3.125 sec, 3.31035/3.31035 sec, 24.511/24.511 sec, 291.341/291.341 sec, 61.9727/61.9727 sec, 97.2582/97.2582 sec, 104.48/104.48 sec, 179.39/179.39 sec )
[LOG] Total clause minimization time: 5042.62/5047 sec (51.5022/51.5022 sec, 161.999/161.999 sec, 424.782/424.782 sec, 13.2809/13.2809 sec, 211.405/211.405 sec, 488.579/488.579 sec, 656.871/656.871 sec, 423.432/423.432 sec, 469.46/469.46 sec, 99.0446/99.0446 sec, 154.524/154.524 sec, 14.5211/14.5211 sec, 13.676/13.676 sec, 12.5584/12.5584 sec, 11.2617/11.2617 sec, 309.172/309.172 sec, 151.875/151.875 sec, 65.9494/65.9494 sec, 62.4723/62.4723 sec, 115.912/115.912 sec, 159.292/159.292 sec, 181.343/181.343 sec, 196.02/196.02 sec, 136.489/136.489 sec, 88.254/88.254 sec, 48.5292/48.5292 sec, 84.1551/84.1551 sec, 71.1681/71.1681 sec, 111.404/111.404 sec, 53.6867/53.6867 sec )
[LOG] Total clause size reduction: 1054824 --> 245256 (481134 --> 103547, 32824 --> 2863, 335646 --> 66627, 1720 --> 89, 21165 --> 1390, 21084 --> 1413, 18841 --> 1253, 18286 --> 1159, 12879 --> 802, 6320 --> 499, 8374 --> 850, 546 --> 13, 693 --> 17, 684 --> 17, 600 --> 18, 62091 --> 43832, 1355 --> 1130, 23371 --> 13350, 75 --> 75, 1297 --> 1101, 1402 --> 1215, 1153 --> 990, 1159 --> 978, 760 --> 669, 499 --> 493, 808 --> 808, 13 --> 13, 17 --> 17, 17 --> 17, 11 --> 11 )
[LOG] Average clause size reduction: 59.534 --> 13.8422 (88.9835 --> 19.1505, 87.7647 --> 7.65508, 86.9775 --> 17.2654, 81.9048 --> 4.2381, 84.66 --> 5.56, 83.6667 --> 5.60714, 82.636 --> 5.49561, 81.6339 --> 5.17411, 80.4938 --> 5.0125, 79 --> 6.2375, 78.2617 --> 7.94393, 68.25 --> 1.625, 69.3 --> 1.7, 68.4 --> 1.7, 66.6667 --> 2, 17.6596 --> 12.4664, 5.46371 --> 4.55645, 14.3029 --> 8.17013, 4.16667 --> 4.16667, 5.3595 --> 4.54959, 5.608 --> 4.86, 5.26484 --> 4.52055, 5.19731 --> 4.38565, 4.87179 --> 4.28846, 6.31646 --> 6.24051, 7.84466 --> 7.84466, 1.85714 --> 1.85714, 1.88889 --> 1.88889, 1.88889 --> 1.88889, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 6669.92 sec CPU time.
[LOG] Overall execution time: 6698 sec real time.
Synthesis time: 6697.41 sec (Real time) / 6608.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 14.23 sec (Real time) / 14.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2957.57 sec (Real time) / 2947.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 527 32 57 1 438
Raw AIGER output size: aag 23784 17 57 1 23695
=====================  amba9b5y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9960.23 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9960.21 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 34.5401 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 829 new AND gates.
[LOG] Size before ABC: 1575 AND gates.
[LOG] Size after ABC: 827 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 34.4509/35 sec (0.070743/0 sec, 0.099457/0 sec, 0.079036/0 sec, 0.083115/0 sec, 0.10399/0 sec, 0.126012/1 sec, 0.653626/0 sec, 1.8943/2 sec, 1.64023/2 sec, 11.2079/11 sec, 4.6731/5 sec, 3.2797/3 sec, 3.33538/3 sec, 3.84929/4 sec, 1.98481/2 sec, 1.37017/2 sec )
[LOG] Nr of iterations: 579 (5, 6, 7, 10, 20, 14, 185, 52, 4, 4, 6, 7, 12, 13, 183, 51 )
[LOG] Total clause computation time: 16.6053/17 sec (0.035251/0.035251 sec, 0.044212/0.044212 sec, 0.039412/0.039412 sec, 0.038753/0.038753 sec, 0.043058/0.043058 sec, 0.057006/0.057006 sec, 0.086881/0.086881 sec, 0.135214/0.135214 sec, 0.47071/0.47071 sec, 11.1011/11.1011 sec, 0.460809/0.460809 sec, 0.661893/0.661893 sec, 0.631468/0.631468 sec, 2.29058/2.29058 sec, 0.35366/0.35366 sec, 0.155327/0.155327 sec )
[LOG] Total clause minimization time: 17.7521/18 sec (0.031307/0.031307 sec, 0.051136/0.051136 sec, 0.035546/0.035546 sec, 0.040223/0.040223 sec, 0.056641/0.056641 sec, 0.064145/0.064145 sec, 0.557303/0.557303 sec, 1.74687/1.74687 sec, 1.16573/1.16573 sec, 0.102412/0.102412 sec, 4.20784/4.20784 sec, 2.61336/2.61336 sec, 2.69943/2.69943 sec, 1.5538/1.5538 sec, 1.61895/1.61895 sec, 1.20737/1.20737 sec )
[LOG] Total clause size reduction: 13405 --> 3298 (184 --> 7, 225 --> 22, 264 --> 15, 387 --> 19, 798 --> 62, 533 --> 42, 7360 --> 1284, 1989 --> 272, 7 --> 7, 16 --> 16, 15 --> 15, 13 --> 13, 27 --> 23, 42 --> 42, 1273 --> 1187, 272 --> 272 )
[LOG] Average clause size reduction: 23.152 --> 5.69603 (36.8 --> 1.4, 37.5 --> 3.66667, 37.7143 --> 2.14286, 38.7 --> 1.9, 39.9 --> 3.1, 38.0714 --> 3, 39.7838 --> 6.94054, 38.25 --> 5.23077, 1.75 --> 1.75, 4 --> 4, 2.5 --> 2.5, 1.85714 --> 1.85714, 2.25 --> 1.91667, 3.23077 --> 3.23077, 6.95628 --> 6.48634, 5.33333 --> 5.33333 )
[LOG] Overall execution time: 34.5436 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 34.94 sec (Real time) / 34.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.83 sec (Real time) / 4.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1054 7 31 1 1010
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 1020.61 sec CPU time.
[LOG] Relation determinization time: 1023 sec real time.
[LOG] Final circuit size: 4479 new AND gates.
[LOG] Size before ABC: 8836 AND gates.
[LOG] Size after ABC: 4479 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1020.12/1023 sec (0.491194/1 sec, 0.682356/1 sec, 0.282345/0 sec, 0.613106/1 sec, 0.32923/0 sec, 2.635/3 sec, 34.0779/34 sec, 76.8642/77 sec, 83.5867/84 sec, 61.6484/61 sec, 66.5281/67 sec, 65.1512/65 sec, 67.8109/68 sec, 100.737/101 sec, 81.0064/82 sec, 71.2756/71 sec, 111.782/112 sec, 103.159/103 sec, 41.3293/41 sec, 50.134/51 sec )
[LOG] Nr of iterations: 2748 (6, 9, 8, 67, 13, 219, 62, 324, 590, 108, 5, 8, 6, 42, 8, 209, 57, 311, 589, 107 )
[LOG] Total clause computation time: 354.849/348 sec (0.210978/0.210978 sec, 0.334371/0.334371 sec, 0.131957/0.131957 sec, 0.270794/0.270794 sec, 0.143553/0.143553 sec, 0.497842/0.497842 sec, 1.3369/1.3369 sec, 2.24906/2.24906 sec, 5.32657/5.32657 sec, 30.0953/30.0953 sec, 31.0852/31.0852 sec, 40.3582/40.3582 sec, 32.9523/32.9523 sec, 44.3859/44.3859 sec, 45.8505/45.8505 sec, 19.5497/19.5497 sec, 72.4566/72.4566 sec, 3.11859/3.11859 sec, 4.63184/4.63184 sec, 19.8631/19.8631 sec )
[LOG] Total clause minimization time: 664.144/672 sec (0.267251/0.267251 sec, 0.33473/0.33473 sec, 0.13731/0.13731 sec, 0.325794/0.325794 sec, 0.169949/0.169949 sec, 2.09222/2.09222 sec, 32.6996/32.6996 sec, 74.4867/74.4867 sec, 77.9539/77.9539 sec, 31.4373/31.4373 sec, 35.4243/35.4243 sec, 24.768/24.768 sec, 34.8325/34.8325 sec, 56.3146/56.3146 sec, 35.1341/35.1341 sec, 51.6417/51.6417 sec, 39.2843/39.2843 sec, 99.9953/99.9953 sec, 36.6121/36.6121 sec, 30.2322/30.2322 sec )
[LOG] Total clause size reduction: 77967 --> 18800 (280 --> 9, 440 --> 31, 378 --> 14, 3498 --> 468, 624 --> 30, 11118 --> 1498, 3050 --> 337, 15827 --> 2163, 28272 --> 4592, 5029 --> 822, 9 --> 9, 31 --> 31, 11 --> 11, 235 --> 212, 15 --> 15, 1399 --> 1249, 302 --> 272, 2035 --> 1769, 4592 --> 4446, 822 --> 822 )
[LOG] Average clause size reduction: 28.3723 --> 6.84134 (46.6667 --> 1.5, 48.8889 --> 3.44444, 47.25 --> 1.75, 52.209 --> 6.98507, 48 --> 2.30769, 50.7671 --> 6.84018, 49.1935 --> 5.43548, 48.8488 --> 6.67593, 47.9186 --> 7.78305, 46.5648 --> 7.61111, 1.8 --> 1.8, 3.875 --> 3.875, 1.83333 --> 1.83333, 5.59524 --> 5.04762, 1.875 --> 1.875, 6.69378 --> 5.97608, 5.29825 --> 4.77193, 6.54341 --> 5.6881, 7.79626 --> 7.54839, 7.68224 --> 7.68224 )
[LOG] Overall execution time: 1020.62 sec CPU time.
[LOG] Overall execution time: 1023 sec real time.
Synthesis time: 1023.26 sec (Real time) / 1014.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.38 sec (Real time) / 3.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 98.41 sec (Real time) / 98.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 4764 9 37 1 4708
=====================  amba4f25y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9866.37 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9920.77 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9919.50 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.12 sec (Real time) / 9918.57 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.014557 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009124/0 sec (0.005771/0 sec, 0.003353/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.002566/0 sec (0.001743/0.001743 sec, 0.000823/0.000823 sec )
[LOG] Total clause minimization time: 0.003585/0 sec (0.001778/0.001778 sec, 0.001807/0.001807 sec )
[LOG] Total clause size reduction: 53 --> 2 (52 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 17.6667 --> 0.666667 (26 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.017084 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 331 3 48 1 280
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.088597 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.055143/0 sec (0.02954/0 sec, 0.025603/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.021653/0 sec (0.010987/0.010987 sec, 0.010666/0.010666 sec )
[LOG] Total clause minimization time: 0.027523/0 sec (0.014287/0.014287 sec, 0.013236/0.013236 sec )
[LOG] Total clause size reduction: 445 --> 10 (440 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 40.4545 --> 0.909091 (73.3333 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.092713 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 560 3 84 1 472
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.156682 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.096609/0 sec (0.055222/0 sec, 0.041387/0 sec )
[LOG] Nr of iterations: 21 (11, 10 )
[LOG] Total clause computation time: 0.041197/0 sec (0.020681/0.020681 sec, 0.020516/0.020516 sec )
[LOG] Total clause minimization time: 0.046371/0 sec (0.027747/0.027747 sec, 0.018624/0.018624 sec )
[LOG] Total clause size reduction: 1383 --> 26 (1370 --> 13, 13 --> 13 )
[LOG] Average clause size reduction: 65.8571 --> 1.2381 (124.545 --> 1.18182, 1.3 --> 1.3 )
[LOG] Overall execution time: 0.164057 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 881 3 133 1 744
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.025556 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016345/0 sec (0.010069/0 sec, 0.006276/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.006953/0 sec (0.004304/0.004304 sec, 0.002649/0.002649 sec )
[LOG] Total clause minimization time: 0.005585/0 sec (0.002945/0.002945 sec, 0.00264/0.00264 sec )
[LOG] Total clause size reduction: 277 --> 10 (272 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 30.7778 --> 1.11111 (54.4 --> 1, 1.25 --> 1.25 )
[LOG] Overall execution time: 0.028482 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 431 3 64 1 363
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.162927 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.096373/0 sec (0.045338/0 sec, 0.051035/0 sec )
[LOG] Nr of iterations: 23 (12, 11 )
[LOG] Total clause computation time: 0.049548/0 sec (0.023296/0.023296 sec, 0.026252/0.026252 sec )
[LOG] Total clause minimization time: 0.038768/0 sec (0.016188/0.016188 sec, 0.02258/0.02258 sec )
[LOG] Total clause size reduction: 1291 --> 30 (1276 --> 15, 15 --> 15 )
[LOG] Average clause size reduction: 56.1304 --> 1.30435 (106.333 --> 1.25, 1.36364 --> 1.36364 )
[LOG] Overall execution time: 0.168819 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 729 3 112 1 613
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.184637 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.092926/0 sec (0.046835/0 sec, 0.046091/0 sec )
[LOG] Nr of iterations: 23 (12, 11 )
[LOG] Total clause computation time: 0.045023/0 sec (0.022873/0.022873 sec, 0.02215/0.02215 sec )
[LOG] Total clause minimization time: 0.037559/0 sec (0.016227/0.016227 sec, 0.021332/0.021332 sec )
[LOG] Total clause size reduction: 1830 --> 30 (1815 --> 15, 15 --> 15 )
[LOG] Average clause size reduction: 79.5652 --> 1.30435 (151.25 --> 1.25, 1.36364 --> 1.36364 )
[LOG] Overall execution time: 0.193976 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 975 3 161 1 810
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.03151 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.021559/0 sec (0.011169/0 sec, 0.01039/0 sec )
[LOG] Nr of iterations: 13 (7, 6 )
[LOG] Total clause computation time: 0.009578/0 sec (0.005169/0.005169 sec, 0.004409/0.004409 sec )
[LOG] Total clause minimization time: 0.008565/0 sec (0.003563/0.003563 sec, 0.005002/0.005002 sec )
[LOG] Total clause size reduction: 366 --> 12 (360 --> 6, 6 --> 6 )
[LOG] Average clause size reduction: 28.1538 --> 0.923077 (51.4286 --> 0.857143, 1 --> 1 )
[LOG] Overall execution time: 0.034156 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 387 3 56 1 327
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.129271 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.072898/0 sec (0.039101/0 sec, 0.033797/0 sec )
[LOG] Nr of iterations: 27 (14, 13 )
[LOG] Total clause computation time: 0.037251/0 sec (0.020876/0.020876 sec, 0.016375/0.016375 sec )
[LOG] Total clause minimization time: 0.028537/0 sec (0.013071/0.013071 sec, 0.015466/0.015466 sec )
[LOG] Total clause size reduction: 1340 --> 28 (1326 --> 14, 14 --> 14 )
[LOG] Average clause size reduction: 49.6296 --> 1.03704 (94.7143 --> 1, 1.07692 --> 1.07692 )
[LOG] Overall execution time: 0.134323 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 653 3 98 1 551
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002289 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000751/0 sec (0.000497/0 sec, 0.000254/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.1e-05/0 sec (2.1e-05/2.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003123 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.002777 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001058/0 sec (0.000709/0 sec, 0.000349/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2e-05/0 sec (2e-05/2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003786 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012454 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008657/0 sec (0.005138/0 sec, 0.003519/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.003201/0 sec (0.001999/0.001999 sec, 0.001202/0.001202 sec )
[LOG] Total clause minimization time: 0.003627/0 sec (0.001817/0.001817 sec, 0.00181/0.00181 sec )
[LOG] Total clause size reduction: 70 --> 4 (68 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 14 --> 0.8 (22.6667 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.013901 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 184 1 32 1 150
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.031857 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020665/0 sec (0.012945/0 sec, 0.00772/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.007211/0 sec (0.005811/0.005811 sec, 0.0014/0.0014 sec )
[LOG] Total clause minimization time: 0.010303/0 sec (0.004851/0.004851 sec, 0.005452/0.005452 sec )
[LOG] Total clause size reduction: 118 --> 4 (116 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 23.6 --> 0.8 (38.6667 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.034202 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.015688 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009333/0 sec (0.004088/0 sec, 0.003214/0 sec, 0.001076/0 sec, 0.000955/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.001944/0 sec (0.001236/0.001236 sec, 0.000708/0.000708 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.018672 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.027789 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01313/0 sec (0.005049/0 sec, 0.004715/0 sec, 0.001808/0 sec, 0.001558/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000268/0 sec (0.000116/0.000116 sec, 0.000152/0.000152 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.032982 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.007072 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.003829/0 sec (0.001452/0 sec, 0.00127/0 sec, 0.000586/0 sec, 0.000521/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 6.8e-05/0 sec (2.9e-05/2.9e-05 sec, 3.9e-05/3.9e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008621 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.010051 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005974/0 sec (0.002271/0 sec, 0.00204/0 sec, 0.000889/0 sec, 0.000774/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 8.6e-05/0 sec (3.7e-05/3.7e-05 sec, 4.9e-05/4.9e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01277 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.004209 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002364/0 sec (0.001584/0 sec, 0.00078/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000629/0 sec (0.000612/0.000612 sec, 1.7e-05/1.7e-05 sec )
[LOG] Total clause minimization time: 0.001015/0 sec (0.000499/0.000499 sec, 0.000516/0.000516 sec )
[LOG] Total clause size reduction: 15 --> 2 (14 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 5 --> 0.666667 (7 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.005026 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.005192 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002794/0 sec (0.002043/0 sec, 0.000751/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000747/0 sec (0.000726/0.000726 sec, 2.1e-05/2.1e-05 sec )
[LOG] Total clause minimization time: 0.001002/0 sec (0.000593/0.000593 sec, 0.000409/0.000409 sec )
[LOG] Total clause size reduction: 24 --> 2 (23 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 8 --> 0.666667 (11.5 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.006214 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.037907 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.031682/0 sec (0.008965/0 sec, 0.008678/0 sec, 0.008569/0 sec, 0.00547/0 sec )
[LOG] Nr of iterations: 26 (6, 8, 5, 7 )
[LOG] Total clause computation time: 0.012231/0 sec (0.002961/0.002961 sec, 0.003825/0.003825 sec, 0.002649/0.002649 sec, 0.002796/0.002796 sec )
[LOG] Total clause minimization time: 0.015421/0 sec (0.004558/0.004558 sec, 0.00353/0.00353 sec, 0.005264/0.005264 sec, 0.002069/0.002069 sec )
[LOG] Total clause size reduction: 496 --> 46 (200 --> 10, 273 --> 13, 10 --> 10, 13 --> 13 )
[LOG] Average clause size reduction: 19.0769 --> 1.76923 (33.3333 --> 1.66667, 34.125 --> 1.625, 2 --> 2, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 0.039544 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 208 2 36 1 169
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.090725 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 38 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07164/0 sec (0.019617/0 sec, 0.02182/0 sec, 0.016926/0 sec, 0.013277/0 sec )
[LOG] Nr of iterations: 43 (9, 14, 7, 13 )
[LOG] Total clause computation time: 0.027995/0 sec (0.005888/0.005888 sec, 0.009721/0.009721 sec, 0.006697/0.006697 sec, 0.005689/0.005689 sec )
[LOG] Total clause minimization time: 0.036729/0 sec (0.011186/0.011186 sec, 0.009836/0.009836 sec, 0.009137/0.009137 sec, 0.00657/0.00657 sec )
[LOG] Total clause size reduction: 1432 --> 78 (536 --> 15, 858 --> 25, 13 --> 13, 25 --> 25 )
[LOG] Average clause size reduction: 33.3023 --> 1.81395 (59.5556 --> 1.66667, 61.2857 --> 1.78571, 1.85714 --> 1.85714, 1.92308 --> 1.92308 )
[LOG] Overall execution time: 0.093225 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 345 2 63 1 278
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.025082 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020734/0 sec (0.006038/0 sec, 0.006281/0 sec, 0.005355/0 sec, 0.00306/0 sec )
[LOG] Nr of iterations: 12 (5, 2, 4, 1 )
[LOG] Total clause computation time: 0.008087/0 sec (0.002241/0.002241 sec, 0.002825/0.002825 sec, 0.002118/0.002118 sec, 0.000903/0.000903 sec )
[LOG] Total clause minimization time: 0.009026/0 sec (0.002409/0.002409 sec, 0.002263/0.002263 sec, 0.002675/0.002675 sec, 0.001679/0.001679 sec )
[LOG] Total clause size reduction: 169 --> 20 (128 --> 9, 31 --> 1, 9 --> 9, 1 --> 1 )
[LOG] Average clause size reduction: 14.0833 --> 1.66667 (25.6 --> 1.8, 15.5 --> 0.5, 2.25 --> 2.25, 1 --> 1 )
[LOG] Overall execution time: 0.026495 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 186 2 28 1 156
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.079234 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.066404/0 sec (0.011623/0 sec, 0.020585/0 sec, 0.017237/0 sec, 0.016959/0 sec )
[LOG] Nr of iterations: 30 (3, 13, 2, 12 )
[LOG] Total clause computation time: 0.029667/0 sec (0.004595/0.004595 sec, 0.010794/0.010794 sec, 0.007063/0.007063 sec, 0.007215/0.007215 sec )
[LOG] Total clause minimization time: 0.030603/0 sec (0.00472/0.00472 sec, 0.007755/0.007755 sec, 0.009249/0.009249 sec, 0.008879/0.008879 sec )
[LOG] Total clause size reduction: 752 --> 44 (106 --> 5, 624 --> 17, 5 --> 5, 17 --> 17 )
[LOG] Average clause size reduction: 25.0667 --> 1.46667 (35.3333 --> 1.66667, 48 --> 1.30769, 2.5 --> 2.5, 1.41667 --> 1.41667 )
[LOG] Overall execution time: 0.081428 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 312 2 49 1 260
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.074531 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.067632/0 sec (0.010491/0 sec, 0.013502/0 sec, 0.015886/0 sec, 0.00957/0 sec, 0.008778/0 sec, 0.009405/0 sec )
[LOG] Nr of iterations: 38 (9, 6, 6, 7, 5, 5 )
[LOG] Total clause computation time: 0.025761/0 sec (0.003462/0.003462 sec, 0.005424/0.005424 sec, 0.006848/0.006848 sec, 0.003553/0.003553 sec, 0.00315/0.00315 sec, 0.003324/0.003324 sec )
[LOG] Total clause minimization time: 0.03435/0 sec (0.005016/0.005016 sec, 0.006405/0.006405 sec, 0.007339/0.007339 sec, 0.005244/0.005244 sec, 0.004954/0.004954 sec, 0.005392/0.005392 sec )
[LOG] Total clause size reduction: 768 --> 57 (336 --> 17, 205 --> 8, 200 --> 5, 14 --> 14, 8 --> 8, 5 --> 5 )
[LOG] Average clause size reduction: 20.2105 --> 1.5 (37.3333 --> 1.88889, 34.1667 --> 1.33333, 33.3333 --> 0.833333, 2 --> 2, 1.6 --> 1.6, 1 --> 1 )
[LOG] Overall execution time: 0.076367 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 268 3 36 1 226
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.214547 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.187403/0 sec (0.02581/0 sec, 0.030991/0 sec, 0.042845/0 sec, 0.029327/0 sec, 0.02583/0 sec, 0.0326/0 sec )
[LOG] Nr of iterations: 35 (6, 4, 11, 3, 3, 8 )
[LOG] Total clause computation time: 0.074765/0 sec (0.008418/0.008418 sec, 0.012732/0.012732 sec, 0.019025/0.019025 sec, 0.012893/0.012893 sec, 0.008672/0.008672 sec, 0.013025/0.013025 sec )
[LOG] Total clause minimization time: 0.099292/0 sec (0.013877/0.013877 sec, 0.015284/0.015284 sec, 0.020756/0.020756 sec, 0.015058/0.015058 sec, 0.015962/0.015962 sec, 0.018355/0.018355 sec )
[LOG] Total clause size reduction: 1241 --> 58 (345 --> 18, 204 --> 6, 670 --> 12, 8 --> 8, 6 --> 6, 8 --> 8 )
[LOG] Average clause size reduction: 35.4571 --> 1.65714 (57.5 --> 3, 51 --> 1.5, 60.9091 --> 1.09091, 2.66667 --> 2.66667, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0.217529 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 427 3 63 1 360
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 70.2498 sec CPU time.
[LOG] Relation determinization time: 71 sec real time.
[LOG] Final circuit size: 103 new AND gates.
[LOG] Size before ABC: 232 AND gates.
[LOG] Size after ABC: 102 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 69.7134/69 sec (0.594077/0 sec, 0.679922/1 sec, 6.56722/7 sec, 53.3066/53 sec, 5.99025/6 sec, 2.57528/2 sec )
[LOG] Nr of iterations: 142 (10, 23, 40, 8, 22, 39 )
[LOG] Total clause computation time: 1.81911/1 sec (0.249943/0.249943 sec, 0.217684/0.217684 sec, 0.284162/0.284162 sec, 0.385747/0.385747 sec, 0.239249/0.239249 sec, 0.442325/0.442325 sec )
[LOG] Total clause minimization time: 67.8155/68 sec (0.32879/0.32879 sec, 0.447912/0.447912 sec, 6.26719/6.26719 sec, 52.9114/52.9114 sec, 5.7388/5.7388 sec, 2.12141/2.12141 sec )
[LOG] Total clause size reduction: 4133 --> 480 (513 --> 21, 1232 --> 97, 2145 --> 130, 16 --> 16, 97 --> 86, 130 --> 130 )
[LOG] Average clause size reduction: 29.1056 --> 3.38028 (51.3 --> 2.1, 53.5652 --> 4.21739, 53.625 --> 3.25, 2 --> 2, 4.40909 --> 3.90909, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 70.2554 sec CPU time.
[LOG] Overall execution time: 71 sec real time.
Synthesis time: 70.42 sec (Real time) / 69.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 393 2 52 1 337
=====================  demo-v17_5_REAL.aag =====================
[LOG] Relation determinization time: 4307.41 sec CPU time.
[LOG] Relation determinization time: 4312 sec real time.
[LOG] Final circuit size: 422 new AND gates.
[LOG] Size before ABC: 963 AND gates.
[LOG] Size after ABC: 422 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4274.67/4280 sec (425.584/426 sec, 399.172/399 sec, 779.312/780 sec, 665.697/667 sec, 829.35/830 sec, 1175.55/1178 sec )
[LOG] Nr of iterations: 465 (16, 76, 150, 14, 67, 142 )
[LOG] Total clause computation time: 1285.87/1287 sec (401.675/401.675 sec, 44.1833/44.1833 sec, 88.7225/88.7225 sec, 163.013/163.013 sec, 249.486/249.486 sec, 338.787/338.787 sec )
[LOG] Total clause minimization time: 2986.39/2989 sec (23.5858/23.5858 sec, 354.49/354.49 sec, 689.955/689.955 sec, 502.478/502.478 sec, 579.574/579.574 sec, 836.308/836.308 sec )
[LOG] Total clause size reduction: 23562 --> 2114 (1440 --> 38, 7125 --> 465, 14006 --> 648, 28 --> 28, 377 --> 349, 586 --> 586 )
[LOG] Average clause size reduction: 50.671 --> 4.54624 (90 --> 2.375, 93.75 --> 6.11842, 93.3733 --> 4.32, 2 --> 2, 5.62687 --> 5.20896, 4.12676 --> 4.12676 )
[LOG] Overall execution time: 4307.5 sec CPU time.
[LOG] Overall execution time: 4312 sec real time.
Synthesis time: 4312.18 sec (Real time) / 4197.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 908 2 91 1 812
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 186.558 sec CPU time.
[LOG] Relation determinization time: 187 sec real time.
[LOG] Final circuit size: 780 new AND gates.
[LOG] Size before ABC: 1911 AND gates.
[LOG] Size after ABC: 780 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 185.457/186 sec (0.557251/1 sec, 34.62/35 sec, 59.1574/59 sec, 39.3249/39 sec, 14.106/14 sec, 17.3204/18 sec, 14.3972/14 sec, 5.9737/6 sec )
[LOG] Nr of iterations: 651 (21, 120, 146, 50, 6, 116, 145, 47 )
[LOG] Total clause computation time: 2.73138/2 sec (0.245046/0.245046 sec, 0.299906/0.299906 sec, 0.228827/0.228827 sec, 0.226808/0.226808 sec, 0.606128/0.606128 sec, 0.884714/0.884714 sec, 0.132952/0.132952 sec, 0.106994/0.106994 sec )
[LOG] Total clause minimization time: 182.534/184 sec (0.292458/0.292458 sec, 34.2909/34.2909 sec, 58.8831/58.8831 sec, 39.0641/39.0641 sec, 13.4847/13.4847 sec, 16.4182/16.4182 sec, 14.2478/14.2478 sec, 5.85234/5.85234 sec )
[LOG] Total clause size reduction: 48322 --> 4329 (2800 --> 116, 16541 --> 966, 20010 --> 1077, 6713 --> 259, 12 --> 12, 926 --> 800, 1077 --> 856, 243 --> 243 )
[LOG] Average clause size reduction: 74.2273 --> 6.64977 (133.333 --> 5.52381, 137.842 --> 8.05, 137.055 --> 7.37671, 134.26 --> 5.18, 2 --> 2, 7.98276 --> 6.89655, 7.42759 --> 5.90345, 5.17021 --> 5.17021 )
[LOG] Overall execution time: 186.568 sec CPU time.
[LOG] Overall execution time: 187 sec real time.
Synthesis time: 186.93 sec (Real time) / 185.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.33 sec (Real time) / 0.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.59 sec (Real time) / 1.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 1507 3 133 1 1367
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.061322 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05259/0 sec (0.013524/0 sec, 0.01765/0 sec, 0.013024/0 sec, 0.008392/0 sec )
[LOG] Nr of iterations: 22 (6, 7, 3, 6 )
[LOG] Total clause computation time: 0.022775/0 sec (0.005399/0.005399 sec, 0.006308/0.006308 sec, 0.006204/0.006204 sec, 0.004864/0.004864 sec )
[LOG] Total clause minimization time: 0.024827/0 sec (0.006252/0.006252 sec, 0.009732/0.009732 sec, 0.006046/0.006046 sec, 0.002797/0.002797 sec )
[LOG] Total clause size reduction: 458 --> 54 (200 --> 12, 234 --> 18, 6 --> 6, 18 --> 18 )
[LOG] Average clause size reduction: 20.8182 --> 2.45455 (33.3333 --> 2, 33.4286 --> 2.57143, 2 --> 2, 3 --> 3 )
[LOG] Overall execution time: 0.063119 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 249 2 36 1 210
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.214915 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 22 new AND gates.
[LOG] Size before ABC: 53 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.166783/1 sec (0.048646/1 sec, 0.049866/0 sec, 0.036976/0 sec, 0.031295/0 sec )
[LOG] Nr of iterations: 46 (17, 12, 6, 11 )
[LOG] Total clause computation time: 0.076/1 sec (0.021303/0.021303 sec, 0.019427/0.019427 sec, 0.01714/0.01714 sec, 0.01813/0.01813 sec )
[LOG] Total clause minimization time: 0.080018/0 sec (0.023372/0.023372 sec, 0.026919/0.026919 sec, 0.018239/0.018239 sec, 0.011488/0.011488 sec )
[LOG] Total clause size reduction: 1851 --> 139 (1072 --> 45, 726 --> 41, 12 --> 12, 41 --> 41 )
[LOG] Average clause size reduction: 40.2391 --> 3.02174 (63.0588 --> 2.64706, 60.5 --> 3.41667, 2 --> 2, 3.72727 --> 3.72727 )
[LOG] Overall execution time: 0.217792 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 410 2 63 1 344
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.166673 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.124082/0 sec (0.026292/0 sec, 0.026874/0 sec, 0.03011/0 sec, 0.002757/0 sec, 0.019286/0 sec, 0.018763/0 sec )
[LOG] Nr of iterations: 15 (1, 4, 4, 0, 3, 3 )
[LOG] Total clause computation time: 0.053588/0 sec (0.019115/0.019115 sec, 0.009102/0.009102 sec, 0.009091/0.009091 sec, 0/0 sec, 0.008346/0.008346 sec, 0.007934/0.007934 sec )
[LOG] Total clause minimization time: 0.042351/0 sec (0/0 sec, 0.011003/0.011003 sec, 0.014494/0.014494 sec, 0/0 sec, 0.008484/0.008484 sec, 0.00837/0.00837 sec )
[LOG] Total clause size reduction: 609 --> 24 (0 --> 0, 300 --> 6, 297 --> 6, 0 --> 0, 6 --> 6, 6 --> 6 )
[LOG] Average clause size reduction: 40.6 --> 1.6 (0 --> 0, 75 --> 1.5, 74.25 --> 1.5, 0 --> 0, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 0.173457 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1112 2 96 1 1014
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.449383 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.257326/0 sec (0.060085/0 sec, 0.056649/0 sec, 0.057793/0 sec, 0.004664/0 sec, 0.03984/0 sec, 0.038295/0 sec )
[LOG] Nr of iterations: 15 (1, 4, 4, 0, 3, 3 )
[LOG] Total clause computation time: 0.119779/0 sec (0.046511/0.046511 sec, 0.020359/0.020359 sec, 0.021046/0.021046 sec, 0/0 sec, 0.016924/0.016924 sec, 0.014939/0.014939 sec )
[LOG] Total clause minimization time: 0.086103/0 sec (0/0 sec, 0.024277/0.024277 sec, 0.02475/0.02475 sec, 0/0 sec, 0.018306/0.018306 sec, 0.01877/0.01877 sec )
[LOG] Total clause size reduction: 1041 --> 24 (0 --> 0, 516 --> 6, 513 --> 6, 0 --> 0, 6 --> 6, 6 --> 6 )
[LOG] Average clause size reduction: 69.4 --> 1.6 (0 --> 0, 129 --> 1.5, 128.25 --> 1.5, 0 --> 0, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 0.462922 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.60 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1871 2 168 1 1701
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.211594 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.200597/0 sec (0.017938/0 sec, 0.021313/0 sec, 0.022667/0 sec, 0.025486/0 sec, 0.031954/0 sec, 0.030583/0 sec, 0.020762/0 sec, 0.029894/0 sec )
[LOG] Nr of iterations: 40 (6, 5, 4, 8, 3, 4, 3, 7 )
[LOG] Total clause computation time: 0.089652/0 sec (0.006789/0.006789 sec, 0.009372/0.009372 sec, 0.009641/0.009641 sec, 0.010994/0.010994 sec, 0.014918/0.014918 sec, 0.01434/0.01434 sec, 0.009194/0.009194 sec, 0.014404/0.014404 sec )
[LOG] Total clause minimization time: 0.097302/0 sec (0.008501/0.008501 sec, 0.009551/0.009551 sec, 0.010625/0.010625 sec, 0.012057/0.012057 sec, 0.015998/0.015998 sec, 0.015318/0.015318 sec, 0.010669/0.010669 sec, 0.014583/0.014583 sec )
[LOG] Total clause size reduction: 1208 --> 46 (320 --> 10, 252 --> 4, 186 --> 5, 427 --> 8, 6 --> 3, 4 --> 4, 5 --> 4, 8 --> 8 )
[LOG] Average clause size reduction: 30.2 --> 1.15 (53.3333 --> 1.66667, 50.4 --> 0.8, 46.5 --> 1.25, 53.375 --> 1, 2 --> 1, 1 --> 1, 1.66667 --> 1.33333, 1.14286 --> 1.14286 )
[LOG] Overall execution time: 0.214309 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 405 4 56 1 341
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 1.28561 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 87 new AND gates.
[LOG] Size before ABC: 144 AND gates.
[LOG] Size after ABC: 87 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.19129/1 sec (0.071024/0 sec, 0.097781/0 sec, 0.139393/0 sec, 0.125297/0 sec, 0.200336/0 sec, 0.222829/1 sec, 0.170896/0 sec, 0.163735/0 sec )
[LOG] Nr of iterations: 185 (16, 31, 29, 24, 15, 19, 28, 23 )
[LOG] Total clause computation time: 0.525441/1 sec (0.028254/0.028254 sec, 0.040001/0.040001 sec, 0.063778/0.063778 sec, 0.059105/0.059105 sec, 0.088025/0.088025 sec, 0.104404/0.104404 sec, 0.070711/0.070711 sec, 0.071163/0.071163 sec )
[LOG] Total clause minimization time: 0.630853/0 sec (0.036711/0.036711 sec, 0.05216/0.05216 sec, 0.069879/0.069879 sec, 0.060373/0.060373 sec, 0.109486/0.109486 sec, 0.115561/0.115561 sec, 0.097129/0.097129 sec, 0.089554/0.089554 sec )
[LOG] Total clause size reduction: 10178 --> 327 (1590 --> 30, 3150 --> 61, 2912 --> 58, 2369 --> 34, 30 --> 25, 35 --> 33, 58 --> 52, 34 --> 34 )
[LOG] Average clause size reduction: 55.0162 --> 1.76757 (99.375 --> 1.875, 101.613 --> 1.96774, 100.414 --> 2, 98.7083 --> 1.41667, 2 --> 1.66667, 1.84211 --> 1.73684, 2.07143 --> 1.85714, 1.47826 --> 1.47826 )
[LOG] Overall execution time: 1.29081 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.44 sec (Real time) / 1.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 685 4 98 1 579
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.186602 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.112603/0 sec (0.063217/0 sec, 0.049386/0 sec )
[LOG] Nr of iterations: 17 (9, 8 )
[LOG] Total clause computation time: 0.041041/0 sec (0.024863/0.024863 sec, 0.016178/0.016178 sec )
[LOG] Total clause minimization time: 0.059867/0 sec (0.029455/0.029455 sec, 0.030412/0.030412 sec )
[LOG] Total clause size reduction: 1192 --> 16 (1184 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 70.1176 --> 0.941176 (131.556 --> 0.888889, 1 --> 1 )
[LOG] Overall execution time: 0.196173 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1242 3 144 1 1094
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.626279 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.273907/1 sec (0.143902/0 sec, 0.130005/1 sec )
[LOG] Nr of iterations: 25 (13, 12 )
[LOG] Total clause computation time: 0.09602/0 sec (0.05788/0.05788 sec, 0.03814/0.03814 sec )
[LOG] Total clause minimization time: 0.155423/1 sec (0.069496/0.069496 sec, 0.085927/0.085927 sec )
[LOG] Total clause size reduction: 3084 --> 24 (3072 --> 12, 12 --> 12 )
[LOG] Average clause size reduction: 123.36 --> 0.96 (236.308 --> 0.923077, 1 --> 1 )
[LOG] Overall execution time: 0.647587 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.79 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.59 sec (Real time) / 0.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.56 sec (Real time) / 0.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2116 3 252 1 1860
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.02432 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019058/0 sec (0.011903/0 sec, 0.007155/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.005838/0 sec (0.004397/0.004397 sec, 0.001441/0.001441 sec )
[LOG] Total clause minimization time: 0.010676/0 sec (0.005636/0.005636 sec, 0.00504/0.00504 sec )
[LOG] Total clause size reduction: 78 --> 4 (76 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 15.6 --> 0.8 (25.3333 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.026144 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.067213 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.046751/0 sec (0.02977/0 sec, 0.016981/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.014708/0 sec (0.011186/0.011186 sec, 0.003522/0.003522 sec )
[LOG] Total clause minimization time: 0.027454/0 sec (0.015254/0.015254 sec, 0.0122/0.0122 sec )
[LOG] Total clause size reduction: 330 --> 10 (325 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 30 --> 0.909091 (54.1667 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.070105 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 438 1 63 1 373
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.724892 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.512434/0 sec (0.162071/0 sec, 0.185539/0 sec, 0.063201/0 sec, 0.101623/0 sec )
[LOG] Nr of iterations: 79 (54, 7, 12, 6 )
[LOG] Total clause computation time: 0.192567/0 sec (0.051324/0.051324 sec, 0.080205/0.080205 sec, 0.029863/0.029863 sec, 0.031175/0.031175 sec )
[LOG] Total clause minimization time: 0.289771/0 sec (0.099129/0.099129 sec, 0.094616/0.094616 sec, 0.029314/0.029314 sec, 0.066712/0.066712 sec )
[LOG] Total clause size reduction: 9762 --> 247 (8745 --> 204, 984 --> 11, 22 --> 21, 11 --> 11 )
[LOG] Average clause size reduction: 123.57 --> 3.12658 (161.944 --> 3.77778, 140.571 --> 1.57143, 1.83333 --> 1.75, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 0.735937 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.88 sec (Real time) / 0.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1389 4 160 1 1221
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 3.86304 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 50 new AND gates.
[LOG] Size before ABC: 113 AND gates.
[LOG] Size after ABC: 50 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.25439/3 sec (0.431209/1 sec, 0.96663/1 sec, 0.288185/0 sec, 0.568361/1 sec )
[LOG] Nr of iterations: 165 (89, 10, 57, 9 )
[LOG] Total clause computation time: 0.757291/1 sec (0.161396/0.161396 sec, 0.376346/0.376346 sec, 0.123644/0.123644 sec, 0.095905/0.095905 sec )
[LOG] Total clause minimization time: 1.42031/2 sec (0.241532/0.241532 sec, 0.564773/0.564773 sec, 0.151559/0.151559 sec, 0.462441/0.462441 sec )
[LOG] Total clause size reduction: 27781 --> 351 (25080 --> 222, 2556 --> 16, 129 --> 97, 16 --> 16 )
[LOG] Average clause size reduction: 168.37 --> 2.12727 (281.798 --> 2.49438, 255.6 --> 1.6, 2.26316 --> 1.70175, 1.77778 --> 1.77778 )
[LOG] Overall execution time: 3.88942 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.03 sec (Real time) / 3.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.57 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2393 4 280 1 2105
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.618841 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 32 new AND gates.
[LOG] Size before ABC: 69 AND gates.
[LOG] Size after ABC: 30 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.576327/0 sec (0.02543/0 sec, 0.031381/0 sec, 0.044772/0 sec, 0.01008/0 sec, 0.0726/0 sec, 0.062179/0 sec, 0.057413/0 sec, 0.053872/0 sec, 0.044444/0 sec, 0.031007/0 sec, 0.025383/0 sec, 0.00125/0 sec, 0.036866/0 sec, 0.020703/0 sec, 0.031573/0 sec, 0.027374/0 sec )
[LOG] Nr of iterations: 109 (4, 17, 24, 1, 10, 2, 7, 5, 2, 10, 9, 0, 9, 1, 4, 4 )
[LOG] Total clause computation time: 0.276686/0 sec (0.011797/0.011797 sec, 0.018211/0.018211 sec, 0.019072/0.019072 sec, 0.007486/0.007486 sec, 0.039109/0.039109 sec, 0.034245/0.034245 sec, 0.031966/0.031966 sec, 0.027947/0.027947 sec, 0.02419/0.02419 sec, 0.010475/0.010475 sec, 0.01133/0.01133 sec, 0/0 sec, 0.016287/0.016287 sec, 1.5e-05/1.5e-05 sec, 0.0142/0.0142 sec, 0.010356/0.010356 sec )
[LOG] Total clause minimization time: 0.268594/0 sec (0.011095/0.011095 sec, 0.010888/0.010888 sec, 0.023216/0.023216 sec, 0/0 sec, 0.030802/0.030802 sec, 0.025342/0.025342 sec, 0.022775/0.022775 sec, 0.023206/0.023206 sec, 0.018783/0.018783 sec, 0.019157/0.019157 sec, 0.012735/0.012735 sec, 0/0 sec, 0.019275/0.019275 sec, 0.019442/0.019442 sec, 0.016113/0.016113 sec, 0.015765/0.015765 sec )
[LOG] Total clause size reduction: 2645 --> 262 (132 --> 3, 688 --> 44, 966 --> 111, 0 --> 0, 360 --> 20, 39 --> 0, 228 --> 13, 148 --> 4, 2 --> 2, 26 --> 18, 27 --> 19, 0 --> 0, 20 --> 19, 0 --> 0, 5 --> 5, 4 --> 4 )
[LOG] Average clause size reduction: 24.2661 --> 2.40367 (33 --> 0.75, 40.4706 --> 2.58824, 40.25 --> 4.625, 0 --> 0, 36 --> 2, 19.5 --> 0, 32.5714 --> 1.85714, 29.6 --> 0.8, 1 --> 1, 2.6 --> 1.8, 3 --> 2.11111, 0 --> 0, 2.22222 --> 2.11111, 0 --> 0, 1.25 --> 1.25, 1 --> 1 )
[LOG] Overall execution time: 0.620754 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.76 sec (Real time) / 0.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 218 13 23 1 176
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 1.40627 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 46 new AND gates.
[LOG] Size before ABC: 89 AND gates.
[LOG] Size after ABC: 43 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.28888/2 sec (0.05354/1 sec, 0.056025/0 sec, 0.048936/0 sec, 0.068515/0 sec, 0.078679/0 sec, 0.073217/0 sec, 0.098019/0 sec, 0.091706/0 sec, 0.086274/0 sec, 0.085638/0 sec, 0.050316/0 sec, 0.049364/0 sec, 0.041077/0 sec, 0.056427/0 sec, 0.060427/0 sec, 0.046911/1 sec, 0.077227/0 sec, 0.042916/0 sec, 0.0599/0 sec, 0.063771/0 sec )
[LOG] Nr of iterations: 102 (11, 12, 2, 5, 2, 8, 4, 2, 8, 9, 3, 5, 1, 3, 1, 7, 3, 1, 7, 8 )
[LOG] Total clause computation time: 0.563835/1 sec (0.022673/0.022673 sec, 0.021817/0.021817 sec, 0.036273/0.036273 sec, 0.033401/0.033401 sec, 0.039879/0.039879 sec, 0.032564/0.032564 sec, 0.048867/0.048867 sec, 0.044825/0.044825 sec, 0.041148/0.041148 sec, 0.041682/0.041682 sec, 0.02633/0.02633 sec, 0.01622/0.01622 sec, 1.8e-05/1.8e-05 sec, 0.022371/0.022371 sec, 0.026168/0.026168 sec, 0.01942/0.01942 sec, 0.034436/0.034436 sec, 1.8e-05/1.8e-05 sec, 0.029882/0.029882 sec, 0.025843/0.025843 sec )
[LOG] Total clause minimization time: 0.665498/1 sec (0.026881/0.026881 sec, 0.030522/0.030522 sec, 0.008962/0.008962 sec, 0.031391/0.031391 sec, 0.035071/0.035071 sec, 0.036804/0.036804 sec, 0.045254/0.045254 sec, 0.04298/0.04298 sec, 0.041158/0.041158 sec, 0.039943/0.039943 sec, 0.021902/0.021902 sec, 0.031042/0.031042 sec, 0.039023/0.039023 sec, 0.031956/0.031956 sec, 0.03222/0.03222 sec, 0.025367/0.025367 sec, 0.040683/0.040683 sec, 0.040761/0.040761 sec, 0.027889/0.027889 sec, 0.035689/0.035689 sec )
[LOG] Total clause size reduction: 2633 --> 242 (520 --> 31, 561 --> 44, 50 --> 0, 196 --> 12, 48 --> 1, 329 --> 20, 138 --> 3, 45 --> 0, 308 --> 21, 344 --> 23, 5 --> 5, 14 --> 14, 0 --> 0, 7 --> 6, 1 --> 1, 20 --> 14, 3 --> 3, 0 --> 0, 21 --> 21, 23 --> 23 )
[LOG] Average clause size reduction: 25.8137 --> 2.37255 (47.2727 --> 2.81818, 46.75 --> 3.66667, 25 --> 0, 39.2 --> 2.4, 24 --> 0.5, 41.125 --> 2.5, 34.5 --> 0.75, 22.5 --> 0, 38.5 --> 2.625, 38.2222 --> 2.55556, 1.66667 --> 1.66667, 2.8 --> 2.8, 0 --> 0, 2.33333 --> 2, 1 --> 1, 2.85714 --> 2, 1 --> 1, 0 --> 0, 3 --> 3, 2.875 --> 2.875 )
[LOG] Overall execution time: 1.40909 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.55 sec (Real time) / 1.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 330 15 27 1 281
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 428.285 sec CPU time.
[LOG] Relation determinization time: 429 sec real time.
[LOG] Final circuit size: 566 new AND gates.
[LOG] Size before ABC: 1370 AND gates.
[LOG] Size after ABC: 564 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 427.224/428 sec (0.917385/1 sec, 8.33264/8 sec, 0.724026/1 sec, 1.16132/1 sec, 1.09774/1 sec, 31.7246/32 sec, 19.8148/20 sec, 17.4855/17 sec, 14.8302/15 sec, 16.5027/17 sec, 29.5862/29 sec, 43.7156/44 sec, 24.7587/25 sec, 30.593/31 sec, 41.1049/41 sec, 25.9641/26 sec, 34.0207/34 sec, 32.357/32 sec, 29.3176/29 sec, 23.2152/24 sec )
[LOG] Nr of iterations: 875 (66, 134, 2, 58, 15, 139, 71, 24, 28, 13, 65, 121, 1, 38, 1, 15, 53, 18, 6, 7 )
[LOG] Total clause computation time: 56.6659/57 sec (0.388228/0.388228 sec, 0.456021/0.456021 sec, 0.46635/0.46635 sec, 0.456439/0.456439 sec, 0.461447/0.461447 sec, 0.758847/0.758847 sec, 1.17883/1.17883 sec, 0.610585/0.610585 sec, 1.20484/1.20484 sec, 0.540026/0.540026 sec, 1.31658/1.31658 sec, 3.59927/3.59927 sec, 7.6e-05/7.6e-05 sec, 6.81298/6.81298 sec, 17.8164/17.8164 sec, 9.75391/9.75391 sec, 1.19171/1.19171 sec, 0.143049/0.143049 sec, 8.81418/8.81418 sec, 0.696087/0.696087 sec )
[LOG] Total clause minimization time: 370.085/370 sec (0.510131/0.510131 sec, 7.85404/7.85404 sec, 0.238145/0.238145 sec, 0.680956/0.680956 sec, 0.614138/0.614138 sec, 30.9152/30.9152 sec, 18.5957/18.5957 sec, 16.8466/16.8466 sec, 13.5975/13.5975 sec, 15.9365/15.9365 sec, 28.246/28.246 sec, 40.0835/40.0835 sec, 24.7438/24.7438 sec, 23.7586/23.7586 sec, 23.2727/23.2727 sec, 16.1892/16.1892 sec, 32.8055/32.8055 sec, 32.2009/32.2009 sec, 20.4893/20.4893 sec, 22.507/22.507 sec )
[LOG] Total clause size reduction: 31057 --> 4513 (3770 --> 418, 7581 --> 855, 56 --> 0, 3135 --> 347, 756 --> 100, 7314 --> 865, 3640 --> 329, 1173 --> 57, 1350 --> 129, 588 --> 44, 418 --> 345, 748 --> 565, 0 --> 0, 196 --> 149, 1 --> 1, 47 --> 43, 223 --> 213, 37 --> 29, 11 --> 11, 13 --> 13 )
[LOG] Average clause size reduction: 35.4937 --> 5.15771 (57.1212 --> 6.33333, 56.5746 --> 6.3806, 28 --> 0, 54.0517 --> 5.98276, 50.4 --> 6.66667, 52.6187 --> 6.22302, 51.2676 --> 4.6338, 48.875 --> 2.375, 48.2143 --> 4.60714, 45.2308 --> 3.38462, 6.43077 --> 5.30769, 6.18182 --> 4.66942, 0 --> 0, 5.15789 --> 3.92105, 1 --> 1, 3.13333 --> 2.86667, 4.20755 --> 4.01887, 2.05556 --> 1.61111, 1.83333 --> 1.83333, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 428.291 sec CPU time.
[LOG] Overall execution time: 429 sec real time.
Synthesis time: 428.69 sec (Real time) / 425.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.73 sec (Real time) / 3.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 876 18 30 1 820
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.1793 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.149734/0 sec (0.050358/0 sec, 0.050671/0 sec, 0.021814/0 sec, 0.026891/0 sec )
[LOG] Nr of iterations: 18 (9, 4, 2, 3 )
[LOG] Total clause computation time: 0.054319/0 sec (0.018583/0.018583 sec, 0.022962/0.022962 sec, 0.005663/0.005663 sec, 0.007111/0.007111 sec )
[LOG] Total clause minimization time: 0.076143/0 sec (0.023883/0.023883 sec, 0.021071/0.021071 sec, 0.013612/0.013612 sec, 0.017577/0.017577 sec )
[LOG] Total clause size reduction: 1114 --> 23 (808 --> 15, 300 --> 3, 3 --> 2, 3 --> 3 )
[LOG] Average clause size reduction: 61.8889 --> 1.27778 (89.7778 --> 1.66667, 75 --> 0.75, 1.5 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.186837 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1196 3 96 1 1095
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.903995 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 46 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.725436/0 sec (0.128616/0 sec, 0.132012/0 sec, 0.150222/0 sec, 0.098897/0 sec, 0.1006/0 sec, 0.115089/0 sec )
[LOG] Nr of iterations: 62 (8, 10, 17, 2, 9, 16 )
[LOG] Total clause computation time: 0.263525/0 sec (0.051408/0.051408 sec, 0.055384/0.055384 sec, 0.063629/0.063629 sec, 0.026696/0.026696 sec, 0.031393/0.031393 sec, 0.035015/0.035015 sec )
[LOG] Total clause minimization time: 0.403417/0 sec (0.061659/0.061659 sec, 0.063039/0.063039 sec, 0.072518/0.072518 sec, 0.06706/0.06706 sec, 0.064199/0.064199 sec, 0.074942/0.074942 sec )
[LOG] Total clause size reduction: 4710 --> 103 (1029 --> 13, 1314 --> 15, 2320 --> 29, 3 --> 2, 15 --> 15, 29 --> 29 )
[LOG] Average clause size reduction: 75.9677 --> 1.66129 (128.625 --> 1.625, 131.4 --> 1.5, 136.471 --> 1.70588, 1.5 --> 1, 1.66667 --> 1.66667, 1.8125 --> 1.8125 )
[LOG] Overall execution time: 0.918611 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.06 sec (Real time) / 0.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2085 4 140 1 1938
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.417963 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.320087/0 sec (0.103038/0 sec, 0.08733/0 sec, 0.065866/0 sec, 0.063853/0 sec )
[LOG] Nr of iterations: 29 (11, 7, 5, 6 )
[LOG] Total clause computation time: 0.130449/0 sec (0.038731/0.038731 sec, 0.039754/0.039754 sec, 0.024607/0.024607 sec, 0.027357/0.027357 sec )
[LOG] Total clause minimization time: 0.160258/0 sec (0.052802/0.052802 sec, 0.037307/0.037307 sec, 0.037413/0.037413 sec, 0.032736/0.032736 sec )
[LOG] Total clause size reduction: 2523 --> 48 (1570 --> 24, 936 --> 7, 10 --> 10, 7 --> 7 )
[LOG] Average clause size reduction: 87 --> 1.65517 (142.727 --> 2.18182, 133.714 --> 1, 2 --> 2, 1.16667 --> 1.16667 )
[LOG] Overall execution time: 0.431563 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.39 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1669 3 152 1 1513
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 1.48192 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 29 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.09706/1 sec (0.191895/0 sec, 0.205276/0 sec, 0.217217/0 sec, 0.149583/0 sec, 0.170656/1 sec, 0.16243/0 sec )
[LOG] Nr of iterations: 44 (8, 10, 9, 4, 5, 8 )
[LOG] Total clause computation time: 0.382274/1 sec (0.074793/0.074793 sec, 0.081918/0.081918 sec, 0.079624/0.079624 sec, 0.039973/0.039973 sec, 0.057007/0.057007 sec, 0.048959/0.048959 sec )
[LOG] Total clause minimization time: 0.617084/0 sec (0.092238/0.092238 sec, 0.098958/0.098958 sec, 0.113735/0.113735 sec, 0.101044/0.101044 sec, 0.105659/0.105659 sec, 0.10545/0.10545 sec )
[LOG] Total clause size reduction: 7278 --> 79 (2121 --> 19, 2718 --> 17, 2408 --> 14, 10 --> 8, 7 --> 7, 14 --> 14 )
[LOG] Average clause size reduction: 165.409 --> 1.79545 (265.125 --> 2.375, 271.8 --> 1.7, 267.556 --> 1.55556, 2.5 --> 2, 1.4 --> 1.4, 1.75 --> 1.75 )
[LOG] Overall execution time: 1.52294 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.66 sec (Real time) / 1.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.54 sec (Real time) / 1.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.91 sec (Real time) / 0.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3478 4 296 1 3176
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.065788 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.050722/0 sec (0.017676/0 sec, 0.033046/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.020477/0 sec (0.005973/0.005973 sec, 0.014504/0.014504 sec )
[LOG] Total clause minimization time: 0.026283/0 sec (0.008875/0.008875 sec, 0.017408/0.017408 sec )
[LOG] Total clause size reduction: 226 --> 12 (220 --> 6, 6 --> 6 )
[LOG] Average clause size reduction: 25.1111 --> 1.33333 (44 --> 1.2, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.068392 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 404 3 51 1 349
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.108908 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07095/0 sec (0.032691/0 sec, 0.038259/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.025293/0 sec (0.009894/0.009894 sec, 0.015399/0.015399 sec )
[LOG] Total clause minimization time: 0.039976/0 sec (0.018742/0.018742 sec, 0.021234/0.021234 sec )
[LOG] Total clause size reduction: 294 --> 12 (288 --> 6, 6 --> 6 )
[LOG] Average clause size reduction: 32.6667 --> 1.33333 (57.6 --> 1.2, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.112325 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 525 3 68 1 453
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 34.8458 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 30.676/31 sec (0.594255/1 sec, 30.0817/30 sec )
[LOG] Nr of iterations: 29 (15, 14 )
[LOG] Total clause computation time: 0.772447/1 sec (0.245534/0.245534 sec, 0.526913/0.526913 sec )
[LOG] Total clause minimization time: 29.8314/30 sec (0.299221/0.299221 sec, 29.5322/29.5322 sec )
[LOG] Total clause size reduction: 5164 --> 52 (5138 --> 26, 26 --> 26 )
[LOG] Average clause size reduction: 178.069 --> 1.7931 (342.533 --> 1.73333, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 34.9045 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 35.05 sec (Real time) / 33.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.14 sec (Real time) / 1.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.02 sec (Real time) / 5.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4540 3 363 1 4173
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 87.9649 sec CPU time.
[LOG] Relation determinization time: 89 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 70.1659/70 sec (3.11003/3 sec, 67.0559/67 sec )
[LOG] Nr of iterations: 29 (15, 14 )
[LOG] Total clause computation time: 4.71478/4 sec (1.25967/1.25967 sec, 3.45511/3.45511 sec )
[LOG] Total clause minimization time: 65.3011/66 sec (1.75243/1.75243 sec, 63.5487/63.5487 sec )
[LOG] Total clause size reduction: 6858 --> 52 (6832 --> 26, 26 --> 26 )
[LOG] Average clause size reduction: 236.483 --> 1.7931 (455.467 --> 1.73333, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 88.062 sec CPU time.
[LOG] Overall execution time: 89 sec real time.
Synthesis time: 88.25 sec (Real time) / 83.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.79 sec (Real time) / 1.78 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.12 sec (Real time) / 17.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 5989 3 484 1 5501
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.085458 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.056721/0 sec (0.02578/0 sec, 0.030941/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.026119/0 sec (0.011083/0.011083 sec, 0.015036/0.015036 sec )
[LOG] Total clause minimization time: 0.024908/0 sec (0.010546/0.010546 sec, 0.014362/0.014362 sec )
[LOG] Total clause size reduction: 370 --> 12 (364 --> 6, 6 --> 6 )
[LOG] Average clause size reduction: 41.1111 --> 1.33333 (72.8 --> 1.2, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.089846 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 571 3 87 1 480
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.220855 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.134768/1 sec (0.049155/1 sec, 0.085613/0 sec )
[LOG] Nr of iterations: 13 (7, 6 )
[LOG] Total clause computation time: 0.061056/0 sec (0.021118/0.021118 sec, 0.039938/0.039938 sec )
[LOG] Total clause minimization time: 0.065416/1 sec (0.022026/0.022026 sec, 0.04339/0.04339 sec )
[LOG] Total clause size reduction: 729 --> 18 (720 --> 9, 9 --> 9 )
[LOG] Average clause size reduction: 56.0769 --> 1.38462 (102.857 --> 1.28571, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.226857 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 755 3 116 1 635
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.087948 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.060834/0 sec (0.030308/0 sec, 0.030526/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.027547/0 sec (0.013751/0.013751 sec, 0.013796/0.013796 sec )
[LOG] Total clause minimization time: 0.028438/0 sec (0.013091/0.013091 sec, 0.015347/0.015347 sec )
[LOG] Total clause size reduction: 328 --> 16 (320 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 29.8182 --> 1.45455 (53.3333 --> 1.33333, 1.6 --> 1.6 )
[LOG] Overall execution time: 0.091031 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 451 3 60 1 387
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.289062 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.191886/0 sec (0.067173/0 sec, 0.124713/0 sec )
[LOG] Nr of iterations: 17 (9, 8 )
[LOG] Total clause computation time: 0.097693/0 sec (0.030738/0.030738 sec, 0.066955/0.066955 sec )
[LOG] Total clause minimization time: 0.085135/0 sec (0.029975/0.029975 sec, 0.05516/0.05516 sec )
[LOG] Total clause size reduction: 756 --> 24 (744 --> 12, 12 --> 12 )
[LOG] Average clause size reduction: 44.4706 --> 1.41176 (82.6667 --> 1.33333, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.294296 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 784 4 88 1 691
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.458177 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.234082/1 sec (0.090438/0 sec, 0.143644/1 sec )
[LOG] Nr of iterations: 15 (8, 7 )
[LOG] Total clause computation time: 0.09677/0 sec (0.040243/0.040243 sec, 0.056527/0.056527 sec )
[LOG] Total clause minimization time: 0.125444/1 sec (0.041758/0.041758 sec, 0.083686/0.083686 sec )
[LOG] Total clause size reduction: 940 --> 18 (931 --> 9, 9 --> 9 )
[LOG] Average clause size reduction: 62.6667 --> 1.2 (116.375 --> 1.125, 1.28571 --> 1.28571 )
[LOG] Overall execution time: 0.465456 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.60 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 863 4 128 1 730
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 200.473 sec CPU time.
[LOG] Relation determinization time: 201 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 194.072/195 sec (46.7009/47 sec, 147.372/148 sec )
[LOG] Nr of iterations: 39 (20, 19 )
[LOG] Total clause computation time: 69.1827/69 sec (1.20814/1.20814 sec, 67.9745/67.9745 sec )
[LOG] Total clause minimization time: 124.807/125 sec (45.4395/45.4395 sec, 79.3677/79.3677 sec )
[LOG] Total clause size reduction: 5951 --> 46 (5928 --> 23, 23 --> 23 )
[LOG] Average clause size reduction: 152.59 --> 1.17949 (296.4 --> 1.15, 1.21053 --> 1.21053 )
[LOG] Overall execution time: 200.511 sec CPU time.
[LOG] Overall execution time: 201 sec real time.
Synthesis time: 200.69 sec (Real time) / 195.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.56 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.37 sec (Real time) / 2.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2833 7 304 1 2521
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.235182 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.131164/0 sec (0.065851/0 sec, 0.065313/0 sec )
[LOG] Nr of iterations: 21 (11, 10 )
[LOG] Total clause computation time: 0.051803/0 sec (0.027548/0.027548 sec, 0.024255/0.024255 sec )
[LOG] Total clause minimization time: 0.0705/0 sec (0.031984/0.031984 sec, 0.038516/0.038516 sec )
[LOG] Total clause size reduction: 1160 --> 40 (1140 --> 20, 20 --> 20 )
[LOG] Average clause size reduction: 55.2381 --> 1.90476 (103.636 --> 1.81818, 2 --> 2 )
[LOG] Overall execution time: 0.241235 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 816 5 108 1 702
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.018374 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012788/0 sec (0.008249/0 sec, 0.004539/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.003193/0 sec (0.002693/0.002693 sec, 0.0005/0.0005 sec )
[LOG] Total clause minimization time: 0.00738/0 sec (0.003999/0.003999 sec, 0.003381/0.003381 sec )
[LOG] Total clause size reduction: 51 --> 6 (48 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 17 --> 2 (24 --> 1.5, 3 --> 3 )
[LOG] Overall execution time: 0.020127 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.051872 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.038594/0 sec (0.016599/0 sec, 0.021995/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.018387/0 sec (0.007335/0.007335 sec, 0.011052/0.011052 sec )
[LOG] Total clause minimization time: 0.016825/0 sec (0.006843/0.006843 sec, 0.009982/0.009982 sec )
[LOG] Total clause size reduction: 114 --> 8 (110 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 22.8 --> 1.6 (36.6667 --> 1.33333, 2 --> 2 )
[LOG] Overall execution time: 0.054197 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 343 2 52 1 289
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.556131 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.307271/0 sec (0.123679/0 sec, 0.183592/0 sec )
[LOG] Nr of iterations: 21 (11, 10 )
[LOG] Total clause computation time: 0.11926/0 sec (0.055853/0.055853 sec, 0.063407/0.063407 sec )
[LOG] Total clause minimization time: 0.173953/0 sec (0.057788/0.057788 sec, 0.116165/0.116165 sec )
[LOG] Total clause size reduction: 1207 --> 34 (1190 --> 17, 17 --> 17 )
[LOG] Average clause size reduction: 57.4762 --> 1.61905 (108.182 --> 1.54545, 1.7 --> 1.7 )
[LOG] Overall execution time: 0.563864 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.71 sec (Real time) / 0.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.23 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1055 2 116 1 936
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.208973 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.139135/0 sec (0.040951/0 sec, 0.098184/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.061221/0 sec (0.016367/0.016367 sec, 0.044854/0.044854 sec )
[LOG] Total clause minimization time: 0.071558/0 sec (0.02012/0.02012 sec, 0.051438/0.051438 sec )
[LOG] Total clause size reduction: 296 --> 24 (284 --> 12, 12 --> 12 )
[LOG] Average clause size reduction: 32.8889 --> 2.66667 (56.8 --> 2.4, 3 --> 3 )
[LOG] Overall execution time: 0.21259 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 530 2 68 1 460
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.224386 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.145694/0 sec (0.068865/0 sec, 0.076829/0 sec )
[LOG] Nr of iterations: 13 (7, 6 )
[LOG] Total clause computation time: 0.067567/0 sec (0.032577/0.032577 sec, 0.03499/0.03499 sec )
[LOG] Total clause minimization time: 0.068429/0 sec (0.029187/0.029187 sec, 0.039242/0.039242 sec )
[LOG] Total clause size reduction: 678 --> 12 (672 --> 6, 6 --> 6 )
[LOG] Average clause size reduction: 52.1538 --> 0.923077 (96 --> 0.857143, 1 --> 1 )
[LOG] Overall execution time: 0.230704 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 919 3 108 1 807
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.099594 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.071947/0 sec (0.033784/0 sec, 0.038163/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.032122/0 sec (0.014872/0.014872 sec, 0.01725/0.01725 sec )
[LOG] Total clause minimization time: 0.035181/0 sec (0.015663/0.015663 sec, 0.019518/0.019518 sec )
[LOG] Total clause size reduction: 262 --> 12 (256 --> 6, 6 --> 6 )
[LOG] Average clause size reduction: 29.1111 --> 1.33333 (51.2 --> 1.2, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.102473 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 432 3 60 1 368
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.20314 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.129798/0 sec (0.067983/0 sec, 0.061815/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.055637/0 sec (0.028786/0.028786 sec, 0.026851/0.026851 sec )
[LOG] Total clause minimization time: 0.064433/0 sec (0.031961/0.031961 sec, 0.032472/0.032472 sec )
[LOG] Total clause size reduction: 404 --> 16 (396 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 44.8889 --> 1.77778 (79.2 --> 1.6, 2 --> 2 )
[LOG] Overall execution time: 0.20912 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 956 2 96 1 858
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 1.1975 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.578155/0 sec (0.161663/0 sec, 0.416492/0 sec )
[LOG] Nr of iterations: 17 (9, 8 )
[LOG] Total clause computation time: 0.280259/0 sec (0.067793/0.067793 sec, 0.212466/0.212466 sec )
[LOG] Total clause minimization time: 0.274084/0 sec (0.076938/0.076938 sec, 0.197146/0.197146 sec )
[LOG] Total clause size reduction: 1544 --> 32 (1528 --> 16, 16 --> 16 )
[LOG] Average clause size reduction: 90.8235 --> 1.88235 (169.778 --> 1.77778, 2 --> 2 )
[LOG] Overall execution time: 1.21245 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.35 sec (Real time) / 1.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1667 2 188 1 1477
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.282278 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.176628/0 sec (0.083461/0 sec, 0.093167/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.079063/0 sec (0.039561/0.039561 sec, 0.039502/0.039502 sec )
[LOG] Total clause minimization time: 0.086166/0 sec (0.035494/0.035494 sec, 0.050672/0.050672 sec )
[LOG] Total clause size reduction: 440 --> 16 (432 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 48.8889 --> 1.77778 (86.4 --> 1.6, 2 --> 2 )
[LOG] Overall execution time: 0.28927 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1080 3 104 1 972
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.450677 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.234205/0 sec (0.074938/0 sec, 0.159267/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.116516/0 sec (0.028826/0.028826 sec, 0.08769/0.08769 sec )
[LOG] Total clause minimization time: 0.106394/0 sec (0.038025/0.038025 sec, 0.068369/0.068369 sec )
[LOG] Total clause size reduction: 272 --> 4 (270 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 54.4 --> 0.8 (90 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.457875 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 796 2 132 1 661
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.338861 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.191988/0 sec (0.098223/0 sec, 0.093765/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.085402/0 sec (0.043397/0.043397 sec, 0.042005/0.042005 sec )
[LOG] Total clause minimization time: 0.093755/0 sec (0.04536/0.04536 sec, 0.048395/0.048395 sec )
[LOG] Total clause size reduction: 460 --> 16 (452 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 51.1111 --> 1.77778 (90.4 --> 1.6, 2 --> 2 )
[LOG] Overall execution time: 0.346745 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1183 4 108 1 1070
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.634205 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 42 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.461047/0 sec (0.079438/0 sec, 0.114575/0 sec, 0.087624/0 sec, 0.050086/0 sec, 0.074363/0 sec, 0.054961/0 sec )
[LOG] Nr of iterations: 59 (12, 20, 4, 2, 18, 3 )
[LOG] Total clause computation time: 0.1781/0 sec (0.029984/0.029984 sec, 0.047422/0.047422 sec, 0.039032/0.039032 sec, 0.01332/0.01332 sec, 0.030537/0.030537 sec, 0.017805/0.017805 sec )
[LOG] Total clause minimization time: 0.246376/0 sec (0.039926/0.039926 sec, 0.058424/0.058424 sec, 0.040519/0.040519 sec, 0.033507/0.033507 sec, 0.040125/0.040125 sec, 0.033875/0.033875 sec )
[LOG] Total clause size reduction: 5838 --> 118 (1936 --> 21, 3325 --> 51, 522 --> 4, 3 --> 2, 48 --> 36, 4 --> 4 )
[LOG] Average clause size reduction: 98.9492 --> 2 (161.333 --> 1.75, 166.25 --> 2.55, 130.5 --> 1, 1.5 --> 1, 2.66667 --> 2, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.645158 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.78 sec (Real time) / 0.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1308 1 172 1 1133
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.124983 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.106451/0 sec (0.024712/0 sec, 0.038737/0 sec, 0.022351/0 sec, 0.020651/0 sec )
[LOG] Nr of iterations: 17 (7, 5, 1, 4 )
[LOG] Total clause computation time: 0.044219/0 sec (0.008575/0.008575 sec, 0.01697/0.01697 sec, 0.009061/0.009061 sec, 0.009613/0.009613 sec )
[LOG] Total clause minimization time: 0.054696/0 sec (0.013369/0.013369 sec, 0.019137/0.019137 sec, 0.012185/0.012185 sec, 0.010005/0.010005 sec )
[LOG] Total clause size reduction: 642 --> 21 (384 --> 12, 252 --> 4, 2 --> 1, 4 --> 4 )
[LOG] Average clause size reduction: 37.7647 --> 1.23529 (54.8571 --> 1.71429, 50.4 --> 0.8, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.127577 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 388 2 60 1 325
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 697.266 sec CPU time.
[LOG] Relation determinization time: 698 sec real time.
[LOG] Final circuit size: 499 new AND gates.
[LOG] Size before ABC: 803 AND gates.
[LOG] Size after ABC: 499 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 682.952/684 sec (4.01954/4 sec, 78.6262/79 sec, 196.726/197 sec, 109.202/109 sec, 164.819/165 sec, 129.56/130 sec )
[LOG] Nr of iterations: 355 (13, 55, 122, 10, 34, 121 )
[LOG] Total clause computation time: 124.313/120 sec (2.04494/2.04494 sec, 4.24394/4.24394 sec, 8.58418/8.58418 sec, 49.9189/49.9189 sec, 52.6061/52.6061 sec, 6.91487/6.91487 sec )
[LOG] Total clause minimization time: 558.082/564 sec (1.89339/1.89339 sec, 74.2671/74.2671 sec, 187.992/187.992 sec, 59.2328/59.2328 sec, 112.155/112.155 sec, 122.541/122.541 sec )
[LOG] Total clause size reduction: 54016 --> 1751 (3432 --> 29, 15390 --> 211, 34364 --> 708, 21 --> 13, 101 --> 82, 708 --> 708 )
[LOG] Average clause size reduction: 152.158 --> 4.93239 (264 --> 2.23077, 279.818 --> 3.83636, 281.672 --> 5.80328, 2.1 --> 1.3, 2.97059 --> 2.41176, 5.85124 --> 5.85124 )
[LOG] Overall execution time: 697.308 sec CPU time.
[LOG] Overall execution time: 698 sec real time.
Synthesis time: 697.79 sec (Real time) / 677.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.45 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.41 sec (Real time) / 0.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 2711 3 280 1 2425
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.082313 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07139/0 sec (0.012738/0 sec, 0.028452/0 sec, 0.011866/0 sec, 0.018334/0 sec )
[LOG] Nr of iterations: 18 (6, 5, 3, 4 )
[LOG] Total clause computation time: 0.030378/0 sec (0.004039/0.004039 sec, 0.0153/0.0153 sec, 0.004195/0.004195 sec, 0.006844/0.006844 sec )
[LOG] Total clause minimization time: 0.035484/0 sec (0.006662/0.006662 sec, 0.011248/0.011248 sec, 0.00684/0.00684 sec, 0.010734/0.010734 sec )
[LOG] Total clause size reduction: 479 --> 36 (260 --> 21, 204 --> 4, 11 --> 7, 4 --> 4 )
[LOG] Average clause size reduction: 26.6111 --> 2 (43.3333 --> 3.5, 40.8 --> 0.8, 3.66667 --> 2.33333, 1 --> 1 )
[LOG] Overall execution time: 0.084419 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 295 2 48 1 243
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.039428 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.032493/0 sec (0.010587/0 sec, 0.012399/0 sec, 0.003825/0 sec, 0.005682/0 sec )
[LOG] Nr of iterations: 14 (8, 3, 1, 2 )
[LOG] Total clause computation time: 0.011935/0 sec (0.004237/0.004237 sec, 0.004754/0.004754 sec, 0.000548/0.000548 sec, 0.002396/0.002396 sec )
[LOG] Total clause minimization time: 0.015622/0 sec (0.0045/0.0045 sec, 0.00593/0.00593 sec, 0.002563/0.002563 sec, 0.002629/0.002629 sec )
[LOG] Total clause size reduction: 506 --> 22 (392 --> 17, 110 --> 2, 2 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 36.1429 --> 1.57143 (49 --> 2.125, 36.6667 --> 0.666667, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.041421 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 282 2 52 1 227
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.060739 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.051237/0 sec (0.011164/0 sec, 0.017414/0 sec, 0.010522/0 sec, 0.012137/0 sec )
[LOG] Nr of iterations: 15 (7, 3, 3, 2 )
[LOG] Total clause computation time: 0.020994/0 sec (0.004097/0.004097 sec, 0.007811/0.007811 sec, 0.004068/0.004068 sec, 0.005018/0.005018 sec )
[LOG] Total clause minimization time: 0.025466/0 sec (0.005311/0.005311 sec, 0.007962/0.007962 sec, 0.00572/0.00572 sec, 0.006473/0.006473 sec )
[LOG] Total clause size reduction: 396 --> 20 (294 --> 13, 96 --> 2, 4 --> 3, 2 --> 2 )
[LOG] Average clause size reduction: 26.4 --> 1.33333 (42 --> 1.85714, 32 --> 0.666667, 1.33333 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.062525 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 243 3 44 1 194
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.123101 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.105051/0 sec (0.025519/0 sec, 0.036776/0 sec, 0.019901/0 sec, 0.022855/0 sec )
[LOG] Nr of iterations: 17 (7, 5, 1, 4 )
[LOG] Total clause computation time: 0.046399/0 sec (0.008814/0.008814 sec, 0.015957/0.015957 sec, 0.008821/0.008821 sec, 0.012807/0.012807 sec )
[LOG] Total clause minimization time: 0.051125/0 sec (0.013914/0.013914 sec, 0.018202/0.018202 sec, 0.00998/0.00998 sec, 0.009029/0.009029 sec )
[LOG] Total clause size reduction: 652 --> 23 (390 --> 14, 256 --> 4, 2 --> 1, 4 --> 4 )
[LOG] Average clause size reduction: 38.3529 --> 1.35294 (55.7143 --> 2, 51.2 --> 0.8, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.125797 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 394 3 60 1 330
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.141055 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.111543/0 sec (0.022991/0 sec, 0.041873/0 sec, 0.025051/0 sec, 0.021628/0 sec )
[LOG] Nr of iterations: 21 (7, 7, 1, 6 )
[LOG] Total clause computation time: 0.050552/0 sec (0.007873/0.007873 sec, 0.019414/0.019414 sec, 0.011729/0.011729 sec, 0.011536/0.011536 sec )
[LOG] Total clause minimization time: 0.052531/0 sec (0.012106/0.012106 sec, 0.01943/0.01943 sec, 0.012085/0.012085 sec, 0.00891/0.00891 sec )
[LOG] Total clause size reduction: 866 --> 25 (432 --> 12, 426 --> 6, 2 --> 1, 6 --> 6 )
[LOG] Average clause size reduction: 41.2381 --> 1.19048 (61.7143 --> 1.71429, 60.8571 --> 0.857143, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.143912 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 411 2 68 1 340
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.138806 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.118605/0 sec (0.028097/0 sec, 0.042196/0 sec, 0.02064/0 sec, 0.027672/0 sec )
[LOG] Nr of iterations: 17 (9, 4, 1, 3 )
[LOG] Total clause computation time: 0.054831/0 sec (0.010621/0.010621 sec, 0.020057/0.020057 sec, 0.009492/0.009492 sec, 0.014661/0.014661 sec )
[LOG] Total clause minimization time: 0.056025/0 sec (0.014626/0.014626 sec, 0.019455/0.019455 sec, 0.009996/0.009996 sec, 0.011948/0.011948 sec )
[LOG] Total clause size reduction: 718 --> 25 (520 --> 16, 192 --> 4, 2 --> 1, 4 --> 4 )
[LOG] Average clause size reduction: 42.2353 --> 1.47059 (57.7778 --> 1.77778, 48 --> 1, 2 --> 1, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.141439 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 396 3 60 1 332
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 1.10884 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 29 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.724203/1 sec (0.113309/0 sec, 0.158436/0 sec, 0.137281/0 sec, 0.123154/1 sec, 0.094616/0 sec, 0.097407/0 sec )
[LOG] Nr of iterations: 50 (12, 14, 5, 6, 9, 4 )
[LOG] Total clause computation time: 0.270843/0 sec (0.041699/0.041699 sec, 0.065772/0.065772 sec, 0.054432/0.054432 sec, 0.048359/0.048359 sec, 0.034681/0.034681 sec, 0.0259/0.0259 sec )
[LOG] Total clause minimization time: 0.398858/1 sec (0.057362/0.057362 sec, 0.079506/0.079506 sec, 0.070394/0.070394 sec, 0.069859/0.069859 sec, 0.054906/0.054906 sec, 0.066831/0.066831 sec )
[LOG] Total clause size reduction: 6764 --> 90 (2651 --> 24, 3120 --> 32, 956 --> 5, 12 --> 7, 20 --> 17, 5 --> 5 )
[LOG] Average clause size reduction: 135.28 --> 1.8 (220.917 --> 2, 222.857 --> 2.28571, 191.2 --> 1, 2 --> 1.16667, 2.22222 --> 1.88889, 1.25 --> 1.25 )
[LOG] Overall execution time: 1.12694 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.27 sec (Real time) / 0.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1760 2 236 1 1519
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.144134 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.117984/0 sec (0.030322/0 sec, 0.043029/0 sec, 0.021861/0 sec, 0.022772/0 sec )
[LOG] Nr of iterations: 31 (9, 12, 1, 9 )
[LOG] Total clause computation time: 0.049934/0 sec (0.009878/0.009878 sec, 0.018985/0.018985 sec, 0.011008/0.011008 sec, 0.010063/0.010063 sec )
[LOG] Total clause minimization time: 0.059707/0 sec (0.017537/0.017537 sec, 0.021096/0.021096 sec, 0.009598/0.009598 sec, 0.011476/0.011476 sec )
[LOG] Total clause size reduction: 1395 --> 61 (584 --> 20, 792 --> 23, 2 --> 1, 17 --> 17 )
[LOG] Average clause size reduction: 45 --> 1.96774 (64.8889 --> 2.22222, 66 --> 1.91667, 2 --> 1, 1.88889 --> 1.88889 )
[LOG] Overall execution time: 0.147087 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 420 3 68 1 348
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 1.73547 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 48 new AND gates.
[LOG] Size before ABC: 107 AND gates.
[LOG] Size after ABC: 48 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.36409/1 sec (0.12535/0 sec, 0.237318/0 sec, 0.1822/1 sec, 0.231336/0 sec, 0.129037/0 sec, 0.169776/0 sec, 0.131458/0 sec, 0.157614/0 sec )
[LOG] Nr of iterations: 127 (18, 27, 17, 7, 16, 20, 16, 6 )
[LOG] Total clause computation time: 0.513417/0 sec (0.043962/0.043962 sec, 0.083063/0.083063 sec, 0.068382/0.068382 sec, 0.121369/0.121369 sec, 0.029516/0.029516 sec, 0.063518/0.063518 sec, 0.035456/0.035456 sec, 0.068151/0.068151 sec )
[LOG] Total clause minimization time: 0.779411/1 sec (0.068452/0.068452 sec, 0.141722/0.141722 sec, 0.10115/0.10115 sec, 0.096991/0.096991 sec, 0.094291/0.094291 sec, 0.100971/0.100971 sec, 0.091104/0.091104 sec, 0.08473/0.08473 sec )
[LOG] Total clause size reduction: 15270 --> 269 (3978 --> 33, 6058 --> 84, 3712 --> 35, 1386 --> 10, 31 --> 22, 60 --> 53, 35 --> 22, 10 --> 10 )
[LOG] Average clause size reduction: 120.236 --> 2.11811 (221 --> 1.83333, 224.37 --> 3.11111, 218.353 --> 2.05882, 198 --> 1.42857, 1.9375 --> 1.375, 3 --> 2.65, 2.1875 --> 1.375, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 1.75262 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.90 sec (Real time) / 1.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1747 2 228 1 1513
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 5.33396 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 195 new AND gates.
[LOG] Size before ABC: 523 AND gates.
[LOG] Size after ABC: 195 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.90819/4 sec (0.509948/1 sec, 0.418452/0 sec, 0.914225/1 sec, 0.933262/1 sec, 0.553344/1 sec, 0.578954/0 sec )
[LOG] Nr of iterations: 430 (54, 80, 100, 22, 75, 99 )
[LOG] Total clause computation time: 0.927967/0 sec (0.079546/0.079546 sec, 0.122023/0.122023 sec, 0.32562/0.32562 sec, 0.080848/0.080848 sec, 0.09101/0.09101 sec, 0.22892/0.22892 sec )
[LOG] Total clause minimization time: 2.85813/4 sec (0.405939/0.405939 sec, 0.269973/0.269973 sec, 0.555691/0.555691 sec, 0.841689/0.841689 sec, 0.450521/0.450521 sec, 0.334322/0.334322 sec )
[LOG] Total clause size reduction: 88355 --> 1437 (20193 --> 331, 30020 --> 211, 37521 --> 372, 50 --> 42, 199 --> 109, 372 --> 372 )
[LOG] Average clause size reduction: 205.477 --> 3.34186 (373.944 --> 6.12963, 375.25 --> 2.6375, 375.21 --> 3.72, 2.27273 --> 1.90909, 2.65333 --> 1.45333, 3.75758 --> 3.75758 )
[LOG] Overall execution time: 5.375 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.55 sec (Real time) / 4.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.76 sec (Real time) / 0.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.91 sec (Real time) / 1.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3046 2 376 1 2665
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.666049 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.483788/1 sec (0.089786/0 sec, 0.111484/1 sec, 0.100114/0 sec, 0.055767/0 sec, 0.069522/0 sec, 0.057115/0 sec )
[LOG] Nr of iterations: 46 (14, 12, 5, 2, 10, 3 )
[LOG] Total clause computation time: 0.188108/1 sec (0.034663/0.034663 sec, 0.04535/0.04535 sec, 0.043862/0.043862 sec, 0.017975/0.017975 sec, 0.026207/0.026207 sec, 0.020051/0.020051 sec )
[LOG] Total clause minimization time: 0.254914/0 sec (0.044288/0.044288 sec, 0.056483/0.056483 sec, 0.046949/0.046949 sec, 0.034195/0.034195 sec, 0.03955/0.03955 sec, 0.033449/0.033449 sec )
[LOG] Total clause size reduction: 6172 --> 86 (2860 --> 25, 2409 --> 29, 872 --> 6, 3 --> 2, 24 --> 20, 4 --> 4 )
[LOG] Average clause size reduction: 134.174 --> 1.86957 (204.286 --> 1.78571, 200.75 --> 2.41667, 174.4 --> 1.2, 1.5 --> 1, 2.4 --> 2, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.681407 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.82 sec (Real time) / 0.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1577 1 216 1 1358
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.135536 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.112003/0 sec (0.025576/0 sec, 0.042631/0 sec, 0.02095/0 sec, 0.022846/0 sec )
[LOG] Nr of iterations: 26 (9, 9, 1, 7 )
[LOG] Total clause computation time: 0.047885/0 sec (0.009635/0.009635 sec, 0.018321/0.018321 sec, 0.009219/0.009219 sec, 0.01071/0.01071 sec )
[LOG] Total clause minimization time: 0.056264/0 sec (0.013197/0.013197 sec, 0.02153/0.02153 sec, 0.010526/0.010526 sec, 0.011011/0.011011 sec )
[LOG] Total clause size reduction: 1160 --> 48 (576 --> 16, 568 --> 17, 2 --> 1, 14 --> 14 )
[LOG] Average clause size reduction: 44.6154 --> 1.84615 (64 --> 1.77778, 63.1111 --> 1.88889, 2 --> 1, 2 --> 2 )
[LOG] Overall execution time: 0.13834 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 412 2 68 1 341
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.246075 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.186915/0 sec (0.036153/0 sec, 0.068993/0 sec, 0.045601/0 sec, 0.036168/0 sec )
[LOG] Nr of iterations: 28 (9, 10, 1, 8 )
[LOG] Total clause computation time: 0.085432/0 sec (0.014427/0.014427 sec, 0.032922/0.032922 sec, 0.017744/0.017744 sec, 0.020339/0.020339 sec )
[LOG] Total clause minimization time: 0.088528/0 sec (0.017026/0.017026 sec, 0.031483/0.031483 sec, 0.02607/0.02607 sec, 0.013949/0.013949 sec )
[LOG] Total clause size reduction: 1503 --> 48 (704 --> 16, 783 --> 17, 2 --> 1, 14 --> 14 )
[LOG] Average clause size reduction: 53.6786 --> 1.71429 (78.2222 --> 1.77778, 78.3 --> 1.7, 2 --> 1, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.250237 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 624 3 84 1 536
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 51.4783 sec CPU time.
[LOG] Relation determinization time: 52 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 49.5255/50 sec (0.368081/1 sec, 0.845443/0 sec, 43.9495/44 sec, 4.36244/5 sec )
[LOG] Nr of iterations: 48 (9, 19, 3, 17 )
[LOG] Total clause computation time: 2.31754/1 sec (0.153084/0.153084 sec, 0.507339/0.507339 sec, 0.422589/0.422589 sec, 1.23453/1.23453 sec )
[LOG] Total clause minimization time: 47.1236/49 sec (0.18699/0.18699 sec, 0.307802/0.307802 sec, 43.515/43.515 sec, 3.11382/3.11382 sec )
[LOG] Total clause size reduction: 7217 --> 78 (2216 --> 16, 4968 --> 30, 6 --> 5, 27 --> 27 )
[LOG] Average clause size reduction: 150.354 --> 1.625 (246.222 --> 1.77778, 261.474 --> 1.57895, 2 --> 1.66667, 1.58824 --> 1.58824 )
[LOG] Overall execution time: 51.5065 sec CPU time.
[LOG] Overall execution time: 52 sec real time.
Synthesis time: 51.66 sec (Real time) / 50.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.55 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.96 sec (Real time) / 0.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 2694 3 272 1 2417
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 47.7309 sec CPU time.
[LOG] Relation determinization time: 47 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 44.6642/44 sec (0.70099/0 sec, 1.19844/1 sec, 1.5425/2 sec, 41.2223/41 sec )
[LOG] Nr of iterations: 58 (11, 22, 5, 20 )
[LOG] Total clause computation time: 2.54862/1 sec (0.337403/0.337403 sec, 0.598386/0.598386 sec, 0.631191/0.631191 sec, 0.98164/0.98164 sec )
[LOG] Total clause minimization time: 41.9894/43 sec (0.321758/0.321758 sec, 0.551271/0.551271 sec, 0.894496/0.894496 sec, 40.2218/40.2218 sec )
[LOG] Total clause size reduction: 10707 --> 78 (3450 --> 18, 7224 --> 28, 8 --> 7, 25 --> 25 )
[LOG] Average clause size reduction: 184.603 --> 1.34483 (313.636 --> 1.63636, 328.364 --> 1.27273, 1.6 --> 1.4, 1.25 --> 1.25 )
[LOG] Overall execution time: 47.7762 sec CPU time.
[LOG] Overall execution time: 48 sec real time.
Synthesis time: 47.94 sec (Real time) / 46.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.27 sec (Real time) / 1.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.43 sec (Real time) / 1.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4237 3 340 1 3892
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 89.1591 sec CPU time.
[LOG] Relation determinization time: 90 sec real time.
[LOG] Final circuit size: 150 new AND gates.
[LOG] Size before ABC: 235 AND gates.
[LOG] Size after ABC: 150 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 88/88 sec (0.982861/1 sec, 37.0823/37 sec, 0.95799/1 sec, 0.914354/1 sec, 0.754719/1 sec, 12.2855/12 sec, 9.06437/9 sec, 11.1827/12 sec, 10.177/10 sec, 4.59821/4 sec )
[LOG] Nr of iterations: 172 (19, 28, 19, 17, 7, 17, 26, 17, 16, 6 )
[LOG] Total clause computation time: 4.53847/6 sec (0.483078/0.483078 sec, 0.347188/0.347188 sec, 0.461102/0.461102 sec, 0.373962/0.373962 sec, 0.399973/0.399973 sec, 0.210985/0.210985 sec, 0.611085/0.611085 sec, 0.191172/0.191172 sec, 0.663819/0.663819 sec, 0.796108/0.796108 sec )
[LOG] Total clause minimization time: 83.2418/82 sec (0.472341/0.472341 sec, 36.7076/36.7076 sec, 0.4698/0.4698 sec, 0.513168/0.513168 sec, 0.328419/0.328419 sec, 12.0581/12.0581 sec, 8.43613/8.43613 sec, 10.9749/10.9749 sec, 9.49642/9.49642 sec, 3.78508/3.78508 sec )
[LOG] Total clause size reduction: 3205 --> 531 (648 --> 56, 945 --> 111, 612 --> 61, 528 --> 57, 192 --> 11, 51 --> 38, 105 --> 96, 56 --> 33, 57 --> 57, 11 --> 11 )
[LOG] Average clause size reduction: 18.6337 --> 3.08721 (34.1053 --> 2.94737, 33.75 --> 3.96429, 32.2105 --> 3.21053, 31.0588 --> 3.35294, 27.4286 --> 1.57143, 3 --> 2.23529, 4.03846 --> 3.69231, 3.29412 --> 1.94118, 3.5625 --> 3.5625, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 89.1673 sec CPU time.
[LOG] Overall execution time: 90 sec real time.
Synthesis time: 89.35 sec (Real time) / 88.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.55 sec (Real time) / 2.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 492 12 19 1 456
=====================  moving_obstacle_16x16_3glitches.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9958.32 sec (User CPU time)
Timeout: 1
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 9.26768 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 86 new AND gates.
[LOG] Size before ABC: 91 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.00107/10 sec (0.171827/1 sec, 0.203532/0 sec, 0.153547/0 sec, 0.151028/0 sec, 0.080932/0 sec, 0.155804/0 sec, 0.151133/0 sec, 0.150897/1 sec, 0.146645/0 sec, 0.066344/0 sec, 0.086849/0 sec, 0.146371/0 sec, 0.146876/0 sec, 0.149919/0 sec, 0.149239/0 sec, 0.14791/1 sec, 0.13845/0 sec, 0.143466/0 sec, 0.084073/0 sec, 0.120101/0 sec, 0.140743/0 sec, 0.1103/0 sec, 0.131846/1 sec, 0.068981/0 sec, 0.06996/0 sec, 0.06845/0 sec, 0.069066/0 sec, 0.071336/0 sec, 0.076011/0 sec, 0.067178/0 sec, 0.069183/0 sec, 0.072248/0 sec, 0.071255/0 sec, 0.067985/0 sec, 0.070756/0 sec, 0.069753/0 sec, 0.069397/1 sec, 0.074993/0 sec, 0.073487/0 sec, 0.07352/0 sec, 0.069217/0 sec, 0.082004/0 sec, 0.069202/0 sec, 0.068968/0 sec, 0.075586/0 sec, 0.076984/0 sec, 0.070118/0 sec, 0.069495/0 sec, 0.070088/0 sec, 0.071432/0 sec, 0.071268/1 sec, 0.070876/0 sec, 0.069546/0 sec, 0.069679/0 sec, 0.07644/0 sec, 0.067567/0 sec, 0.070293/0 sec, 0.070927/0 sec, 0.078178/0 sec, 0.070182/0 sec, 0.071069/0 sec, 0.080141/0 sec, 0.069925/0 sec, 0.069859/1 sec, 0.071131/0 sec, 0.0688/0 sec, 0.069605/0 sec, 0.071343/0 sec, 0.069049/0 sec, 0.070493/0 sec, 0.071089/0 sec, 0.07032/0 sec, 0.071533/0 sec, 0.138437/0 sec, 0.052074/0 sec, 0.113586/0 sec, 0.111148/1 sec, 0.106473/0 sec, 0.108562/0 sec, 0.120536/0 sec, 0.141144/0 sec, 0.067499/0 sec, 0.038384/0 sec, 0.038025/0 sec, 0.037778/0 sec, 0.004989/0 sec, 0.037026/0 sec, 0.037755/0 sec, 0.037754/0 sec, 0.037774/0 sec, 0.005028/0 sec, 0.004994/0 sec, 0.037001/0 sec, 0.03705/1 sec, 0.037786/0 sec, 0.037117/0 sec, 0.037706/0 sec, 0.037597/0 sec, 0.036836/0 sec, 0.004994/0 sec, 0.06847/0 sec, 0.053313/0 sec, 0.037728/0 sec, 0.050846/0 sec, 0.005067/0 sec, 0.00501/0 sec, 0.005043/0 sec, 0.005014/0 sec, 0.005064/0 sec, 0.004983/0 sec, 0.005044/0 sec, 0.005026/0 sec, 0.005016/0 sec, 0.004981/0 sec, 0.004994/0 sec, 0.004989/0 sec, 0.00505/0 sec, 0.005076/0 sec, 0.004985/0 sec, 0.005015/0 sec, 0.004962/0 sec, 0.005004/0 sec, 0.005053/0 sec, 0.005007/0 sec, 0.005037/0 sec, 0.00501/0 sec, 0.005056/0 sec, 0.004997/0 sec, 0.005067/0 sec, 0.004983/0 sec, 0.005027/0 sec, 0.00501/0 sec, 0.005032/0 sec, 0.005067/0 sec, 0.004997/0 sec, 0.004991/0 sec, 0.004987/0 sec, 0.004997/0 sec, 0.005105/0 sec, 0.00497/0 sec, 0.005025/0 sec, 0.004979/0 sec, 0.00503/0 sec, 0.004952/0 sec, 0.005008/0 sec, 0.005003/0 sec, 0.005056/0 sec, 0.005003/0 sec, 0.005032/0 sec, 0.005005/0 sec, 0.004962/0 sec, 0.004959/0 sec, 0.004979/0 sec, 0.005029/0 sec, 0.077641/0 sec, 0.005069/0 sec, 0.037813/0 sec, 0.037911/0 sec, 0.038238/0 sec, 0.037786/0 sec, 0.03802/0 sec, 0.06865/1 sec )
[LOG] Nr of iterations: 158 (5, 17, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 3, 3, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 0, 2, 2, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 4.92867/5 sec (0.076684/0.076684 sec, 0.078694/0.078694 sec, 0.071702/0.071702 sec, 0.067109/0.067109 sec, 0.066384/0.066384 sec, 0.068764/0.068764 sec, 0.067498/0.067498 sec, 0.069499/0.069499 sec, 0.066327/0.066327 sec, 0.051647/0.051647 sec, 0.07229/0.07229 sec, 0.064917/0.064917 sec, 0.066272/0.066272 sec, 0.067831/0.067831 sec, 0.066068/0.066068 sec, 0.063291/0.063291 sec, 0.061563/0.061563 sec, 0.06702/0.06702 sec, 0.069482/0.069482 sec, 0.03985/0.03985 sec, 0.058645/0.058645 sec, 0.054898/0.054898 sec, 0.058756/0.058756 sec, 0.054114/0.054114 sec, 0.055236/0.055236 sec, 0.053492/0.053492 sec, 0.054494/0.054494 sec, 0.056791/0.056791 sec, 0.061509/0.061509 sec, 0.052775/0.052775 sec, 0.05457/0.05457 sec, 0.057529/0.057529 sec, 0.05648/0.05648 sec, 0.054203/0.054203 sec, 0.055731/0.055731 sec, 0.054827/0.054827 sec, 0.054672/0.054672 sec, 0.060083/0.060083 sec, 0.058848/0.058848 sec, 0.058687/0.058687 sec, 0.054519/0.054519 sec, 0.067204/0.067204 sec, 0.054289/0.054289 sec, 0.054148/0.054148 sec, 0.060607/0.060607 sec, 0.062165/0.062165 sec, 0.055427/0.055427 sec, 0.054638/0.054638 sec, 0.055406/0.055406 sec, 0.056761/0.056761 sec, 0.056447/0.056447 sec, 0.055977/0.055977 sec, 0.054587/0.054587 sec, 0.054638/0.054638 sec, 0.061567/0.061567 sec, 0.053742/0.053742 sec, 0.05564/0.05564 sec, 0.05623/0.05623 sec, 0.06342/0.06342 sec, 0.055103/0.055103 sec, 0.056311/0.056311 sec, 0.065433/0.065433 sec, 0.05503/0.05503 sec, 0.054942/0.054942 sec, 0.056294/0.056294 sec, 0.054026/0.054026 sec, 0.054829/0.054829 sec, 0.056411/0.056411 sec, 0.054113/0.054113 sec, 0.055798/0.055798 sec, 0.056244/0.056244 sec, 0.055329/0.055329 sec, 0.056807/0.056807 sec, 0.061236/0.061236 sec, 0.038266/0.038266 sec, 0.060014/0.060014 sec, 0.056785/0.056785 sec, 0.053839/0.053839 sec, 0.055448/0.055448 sec, 0.05443/0.05443 sec, 0.060661/0.060661 sec, 0.029937/0.029937 sec, 5.6e-05/5.6e-05 sec, 5.3e-05/5.3e-05 sec, 5.3e-05/5.3e-05 sec, 0/0 sec, 5.3e-05/5.3e-05 sec, 5.3e-05/5.3e-05 sec, 5.3e-05/5.3e-05 sec, 5.3e-05/5.3e-05 sec, 0/0 sec, 0/0 sec, 5.5e-05/5.5e-05 sec, 5.4e-05/5.4e-05 sec, 5.3e-05/5.3e-05 sec, 5.6e-05/5.6e-05 sec, 5.3e-05/5.3e-05 sec, 5.4e-05/5.4e-05 sec, 5.4e-05/5.4e-05 sec, 0/0 sec, 0.028441/0.028441 sec, 0.022335/0.022335 sec, 5.6e-05/5.6e-05 sec, 0.017024/0.017024 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.039236/0.039236 sec, 0/0 sec, 5.5e-05/5.5e-05 sec, 5.6e-05/5.6e-05 sec, 5.4e-05/5.4e-05 sec, 5.7e-05/5.7e-05 sec, 5.5e-05/5.5e-05 sec, 0.026615/0.026615 sec )
[LOG] Total clause minimization time: 2.47203/3 sec (0.077856/0.077856 sec, 0.109608/0.109608 sec, 0.067467/0.067467 sec, 0.069465/0.069465 sec, 0/0 sec, 0.072497/0.072497 sec, 0.069223/0.069223 sec, 0.06721/0.06721 sec, 0.06582/0.06582 sec, 0/0 sec, 0/0 sec, 0.067844/0.067844 sec, 0.067186/0.067186 sec, 0.06758/0.06758 sec, 0.068393/0.068393 sec, 0.070059/0.070059 sec, 0.062152/0.062152 sec, 0.06194/0.06194 sec, 0/0 sec, 0.066034/0.066034 sec, 0.067735/0.067735 sec, 0.041106/0.041106 sec, 0.058708/0.058708 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.062452/0.062452 sec, 0/0 sec, 0.038687/0.038687 sec, 0.039002/0.039002 sec, 0.037528/0.037528 sec, 0.037907/0.037907 sec, 0.05094/0.05094 sec, 0.065529/0.065529 sec, 0.031007/0.031007 sec, 0.033115/0.033115 sec, 0.032888/0.032888 sec, 0.032677/0.032677 sec, 0/0 sec, 0.03195/0.03195 sec, 0.032711/0.032711 sec, 0.032666/0.032666 sec, 0.032686/0.032686 sec, 0/0 sec, 0/0 sec, 0.03193/0.03193 sec, 0.032016/0.032016 sec, 0.032699/0.032699 sec, 0.032066/0.032066 sec, 0.032557/0.032557 sec, 0.032573/0.032573 sec, 0.031789/0.031789 sec, 0/0 sec, 0.034919/0.034919 sec, 0.025929/0.025929 sec, 0.032599/0.032599 sec, 0.028719/0.028719 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.0334/0.0334 sec, 0/0 sec, 0.03273/0.03273 sec, 0.032787/0.032787 sec, 0.033071/0.033071 sec, 0.032737/0.032737 sec, 0.032869/0.032869 sec, 0.037009/0.037009 sec )
[LOG] Total clause size reduction: 22974 --> 76 (2024 --> 4, 8080 --> 42, 504 --> 0, 503 --> 0, 0 --> 0, 501 --> 0, 500 --> 0, 499 --> 0, 498 --> 0, 0 --> 0, 0 --> 0, 495 --> 0, 494 --> 0, 493 --> 0, 492 --> 0, 491 --> 0, 490 --> 0, 489 --> 0, 0 --> 0, 974 --> 7, 972 --> 2, 485 --> 0, 968 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 433 --> 1, 0 --> 0, 431 --> 0, 430 --> 0, 429 --> 0, 428 --> 0, 427 --> 0, 426 --> 1, 2 --> 2, 2 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7 --> 7, 2 --> 2, 0 --> 0, 3 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Average clause size reduction: 145.405 --> 0.481013 (404.8 --> 0.8, 475.294 --> 2.47059, 252 --> 0, 251.5 --> 0, 0 --> 0, 250.5 --> 0, 250 --> 0, 249.5 --> 0, 249 --> 0, 0 --> 0, 0 --> 0, 247.5 --> 0, 247 --> 0, 246.5 --> 0, 246 --> 0, 245.5 --> 0, 245 --> 0, 244.5 --> 0, 0 --> 0, 324.667 --> 2.33333, 324 --> 0.666667, 242.5 --> 0, 322.667 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 216.5 --> 0.5, 0 --> 0, 215.5 --> 0, 215 --> 0, 214.5 --> 0, 214 --> 0, 213.5 --> 0, 213 --> 0.5, 1 --> 1, 2 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.5 --> 3.5, 1 --> 1, 0 --> 0, 1.5 --> 1.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Overall execution time: 9.28769 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.44 sec (Real time) / 9.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.30 sec (Real time) / 0.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2456 98 327 1 2028
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 7.48325 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 102 new AND gates.
[LOG] Size before ABC: 124 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.27087/8 sec (0.1669/1 sec, 0.141323/0 sec, 0.133986/0 sec, 0.124458/0 sec, 0.126537/0 sec, 0.129534/0 sec, 0.124505/0 sec, 0.128135/0 sec, 0.11946/1 sec, 0.049401/0 sec, 0.104161/0 sec, 0.10034/0 sec, 0.102401/0 sec, 0.101575/0 sec, 0.107737/0 sec, 0.118726/0 sec, 0.047846/0 sec, 0.048997/0 sec, 0.04638/0 sec, 0.049157/0 sec, 0.050558/1 sec, 0.050606/0 sec, 0.052005/0 sec, 0.050844/0 sec, 0.051981/0 sec, 0.048826/0 sec, 0.047438/0 sec, 0.049147/0 sec, 0.049459/0 sec, 0.050124/0 sec, 0.048767/0 sec, 0.05005/0 sec, 0.050938/0 sec, 0.050253/0 sec, 0.049143/0 sec, 0.048815/0 sec, 0.049217/0 sec, 0.049274/0 sec, 0.048625/0 sec, 0.048491/0 sec, 0.046667/1 sec, 0.049942/0 sec, 0.049401/0 sec, 0.048959/0 sec, 0.049444/0 sec, 0.049739/0 sec, 0.049329/0 sec, 0.04981/0 sec, 0.048196/0 sec, 0.119047/0 sec, 0.118937/0 sec, 0.116661/0 sec, 0.06248/0 sec, 0.121415/0 sec, 0.122091/1 sec, 0.11914/0 sec, 0.118845/0 sec, 0.070466/0 sec, 0.047521/0 sec, 0.049117/0 sec, 0.048683/0 sec, 0.049705/0 sec, 0.049858/0 sec, 0.05/0 sec, 0.048287/0 sec, 0.048286/0 sec, 0.050095/0 sec, 0.049054/0 sec, 0.049638/0 sec, 0.050256/1 sec, 0.046388/0 sec, 0.046635/0 sec, 0.049247/0 sec, 0.049775/0 sec, 0.047289/0 sec, 0.063419/0 sec, 0.146696/0 sec, 0.115583/0 sec, 0.092542/0 sec, 0.14344/0 sec, 0.0688/0 sec, 0.070587/0 sec, 0.03955/1 sec, 0.039663/0 sec, 0.037125/0 sec, 0.032069/0 sec, 0.032165/0 sec, 0.032182/0 sec, 0.032288/0 sec, 0.067854/0 sec, 0.004212/0 sec, 0.036614/0 sec, 0.036133/0 sec, 0.036278/0 sec, 0.03611/0 sec, 0.036251/0 sec, 0.063036/0 sec, 0.004202/0 sec, 0.004194/0 sec, 0.004163/0 sec, 0.004206/0 sec, 0.004162/0 sec, 0.004187/0 sec, 0.00418/0 sec, 0.004195/0 sec, 0.004182/0 sec, 0.004197/0 sec, 0.004182/0 sec, 0.004219/0 sec, 0.004181/0 sec, 0.004199/0 sec, 0.004181/0 sec, 0.004184/0 sec, 0.004153/0 sec, 0.004185/0 sec, 0.004172/0 sec, 0.004198/0 sec, 0.00418/0 sec, 0.004199/0 sec, 0.004167/0 sec, 0.00419/0 sec, 0.004176/0 sec, 0.004195/0 sec, 0.004168/0 sec, 0.004198/0 sec, 0.004163/0 sec, 0.004175/0 sec, 0.004174/0 sec, 0.004201/0 sec, 0.004174/0 sec, 0.036442/0 sec, 0.036794/0 sec, 0.036431/0 sec, 0.004186/0 sec, 0.036422/0 sec, 0.036279/0 sec, 0.036234/0 sec, 0.036472/0 sec, 0.004218/0 sec, 0.004178/0 sec, 0.004199/0 sec, 0.004174/0 sec, 0.004199/0 sec, 0.004183/0 sec, 0.004201/0 sec, 0.004182/1 sec, 0.004204/0 sec, 0.004158/0 sec, 0.004188/0 sec, 0.004183/0 sec, 0.00419/0 sec, 0.004185/0 sec, 0.004194/0 sec, 0.004174/0 sec, 0.004205/0 sec, 0.004164/0 sec, 0.004189/0 sec, 0.05857/0 sec, 0.05625/0 sec, 0.036526/0 sec, 0.069321/0 sec, 0.004169/0 sec )
[LOG] Nr of iterations: 193 (6, 9, 2, 2, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 13, 3, 2, 18, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 2, 1, 17, 0 )
[LOG] Total clause computation time: 3.71482/3 sec (0.06294/0.06294 sec, 0.064429/0.064429 sec, 0.059295/0.059295 sec, 0.0543/0.0543 sec, 0.056102/0.056102 sec, 0.057595/0.057595 sec, 0.056558/0.056558 sec, 0.055803/0.055803 sec, 0.054712/0.054712 sec, 0.03722/0.03722 sec, 0.054843/0.054843 sec, 0.051872/0.051872 sec, 0.053663/0.053663 sec, 0.053177/0.053177 sec, 0.054026/0.054026 sec, 0.051992/0.051992 sec, 0.036815/0.036815 sec, 0.037269/0.037269 sec, 0.034682/0.034682 sec, 0.037559/0.037559 sec, 0.038815/0.038815 sec, 0.037903/0.037903 sec, 0.039676/0.039676 sec, 0.038911/0.038911 sec, 0.039519/0.039519 sec, 0.036695/0.036695 sec, 0.035518/0.035518 sec, 0.037183/0.037183 sec, 0.036668/0.036668 sec, 0.038154/0.038154 sec, 0.036101/0.036101 sec, 0.037997/0.037997 sec, 0.038943/0.038943 sec, 0.038528/0.038528 sec, 0.037317/0.037317 sec, 0.037067/0.037067 sec, 0.037492/0.037492 sec, 0.037541/0.037541 sec, 0.03702/0.03702 sec, 0.036856/0.036856 sec, 0.034965/0.034965 sec, 0.03832/0.03832 sec, 0.037725/0.037725 sec, 0.037296/0.037296 sec, 0.037804/0.037804 sec, 0.038122/0.038122 sec, 0.037712/0.037712 sec, 0.038168/0.038168 sec, 0.036632/0.036632 sec, 0.054113/0.054113 sec, 0.054522/0.054522 sec, 0.053299/0.053299 sec, 0.05099/0.05099 sec, 0.055313/0.055313 sec, 0.055734/0.055734 sec, 0.052503/0.052503 sec, 0.05332/0.05332 sec, 0.058514/0.058514 sec, 0.035574/0.035574 sec, 0.037251/0.037251 sec, 0.036813/0.036813 sec, 0.037931/0.037931 sec, 0.037988/0.037988 sec, 0.038239/0.038239 sec, 0.036533/0.036533 sec, 0.036437/0.036437 sec, 0.038369/0.038369 sec, 0.037374/0.037374 sec, 0.037917/0.037917 sec, 0.038523/0.038523 sec, 0.034415/0.034415 sec, 0.034733/0.034733 sec, 0.037531/0.037531 sec, 0.038075/0.038075 sec, 0.035545/0.035545 sec, 0.051681/0.051681 sec, 0.051961/0.051961 sec, 0.05002/0.05002 sec, 0.047501/0.047501 sec, 0.056988/0.056988 sec, 0.056665/0.056665 sec, 0.033101/0.033101 sec, 4.4e-05/4.4e-05 sec, 4.3e-05/4.3e-05 sec, 4.4e-05/4.4e-05 sec, 4.3e-05/4.3e-05 sec, 4.4e-05/4.4e-05 sec, 4.3e-05/4.3e-05 sec, 4.5e-05/4.5e-05 sec, 0.032059/0.032059 sec, 0/0 sec, 4.3e-05/4.3e-05 sec, 4.5e-05/4.5e-05 sec, 4.4e-05/4.4e-05 sec, 4.3e-05/4.3e-05 sec, 4.4e-05/4.4e-05 sec, 0.030857/0.030857 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.5e-05/4.5e-05 sec, 5.1e-05/5.1e-05 sec, 4.3e-05/4.3e-05 sec, 0/0 sec, 4.4e-05/4.4e-05 sec, 4.4e-05/4.4e-05 sec, 4.4e-05/4.4e-05 sec, 4.4e-05/4.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.022767/0.022767 sec, 0.024454/0.024454 sec, 4.4e-05/4.4e-05 sec, 0.022829/0.022829 sec, 0/0 sec )
[LOG] Total clause minimization time: 2.24999/1 sec (0.08921/0.08921 sec, 0.064298/0.064298 sec, 0.062392/0.062392 sec, 0.058093/0.058093 sec, 0.05829/0.05829 sec, 0.059806/0.059806 sec, 0.055942/0.055942 sec, 0.060163/0.060163 sec, 0.052098/0.052098 sec, 0/0 sec, 0.037291/0.037291 sec, 0.036723/0.036723 sec, 0.036966/0.036966 sec, 0.036627/0.036627 sec, 0.041544/0.041544 sec, 0.054885/0.054885 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.053428/0.053428 sec, 0.0527/0.0527 sec, 0.051654/0.051654 sec, 0/0 sec, 0.054415/0.054415 sec, 0.054669/0.054669 sec, 0.054842/0.054842 sec, 0.053652/0.053652 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.082976/0.082976 sec, 0.053977/0.053977 sec, 0.033478/0.033478 sec, 0.074232/0.074232 sec, 0/0 sec, 0.03214/0.03214 sec, 0.035178/0.035178 sec, 0.035418/0.035418 sec, 0.032867/0.032867 sec, 0.027827/0.027827 sec, 0.027903/0.027903 sec, 0.027942/0.027942 sec, 0.028042/0.028042 sec, 0.031574/0.031574 sec, 0/0 sec, 0.032375/0.032375 sec, 0.031889/0.031889 sec, 0.03204/0.03204 sec, 0.031863/0.031863 sec, 0.032005/0.032005 sec, 0.027924/0.027924 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.032184/0.032184 sec, 0.032559/0.032559 sec, 0.032168/0.032168 sec, 0/0 sec, 0.032182/0.032182 sec, 0.032048/0.032048 sec, 0.031979/0.031979 sec, 0.032233/0.032233 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.031581/0.031581 sec, 0.027597/0.027597 sec, 0.032301/0.032301 sec, 0.041816/0.041816 sec, 0/0 sec )
[LOG] Total clause size reduction: 24784 --> 185 (2100 --> 42, 3352 --> 8, 418 --> 0, 417 --> 0, 416 --> 0, 415 --> 0, 414 --> 0, 413 --> 0, 412 --> 1, 0 --> 0, 410 --> 0, 409 --> 0, 408 --> 0, 407 --> 0, 406 --> 0, 810 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 371 --> 0, 370 --> 0, 369 --> 0, 0 --> 0, 367 --> 0, 366 --> 0, 365 --> 0, 364 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4128 --> 46, 686 --> 2, 342 --> 0, 5797 --> 35, 0 --> 0, 1 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 8, 2 --> 2, 0 --> 0, 35 --> 35, 0 --> 0 )
[LOG] Average clause size reduction: 128.415 --> 0.958549 (350 --> 7, 372.444 --> 0.888889, 209 --> 0, 208.5 --> 0, 208 --> 0, 207.5 --> 0, 207 --> 0, 206.5 --> 0, 206 --> 0.5, 0 --> 0, 205 --> 0, 204.5 --> 0, 204 --> 0, 203.5 --> 0, 203 --> 0, 270 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 185.5 --> 0, 185 --> 0, 184.5 --> 0, 0 --> 0, 183.5 --> 0, 183 --> 0, 182.5 --> 0, 182 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 317.538 --> 3.53846, 228.667 --> 0.666667, 171 --> 0, 322.056 --> 1.94444, 0 --> 0, 1 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.33333 --> 2.66667, 1 --> 1, 0 --> 0, 2.05882 --> 2.05882, 0 --> 0 )
[LOG] Overall execution time: 7.49887 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.65 sec (Real time) / 7.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2064 98 241 1 1723
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.745908 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 36 new AND gates.
[LOG] Size before ABC: 45 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.719284/1 sec (0.044291/0 sec, 0.043741/1 sec, 0.040916/0 sec, 0.043858/0 sec, 0.012508/0 sec, 0.012508/0 sec, 0.012773/0 sec, 0.012702/0 sec, 0.013064/0 sec, 0.01391/0 sec, 0.022124/0 sec, 0.013023/0 sec, 0.012764/0 sec, 0.012949/0 sec, 0.012995/0 sec, 0.012347/0 sec, 0.012678/0 sec, 0.012673/0 sec, 0.020333/0 sec, 0.0365/0 sec, 0.039643/0 sec, 0.026327/0 sec, 0.038073/0 sec, 0.022535/0 sec, 0.023913/0 sec, 0.01217/0 sec, 0.012059/0 sec, 0.024745/0 sec, 0.001588/0 sec, 0.001579/0 sec, 0.001576/0 sec, 0.001564/0 sec, 0.001576/0 sec, 0.001562/0 sec, 0.001583/0 sec, 0.001566/0 sec, 0.001578/0 sec, 0.001573/0 sec, 0.001577/0 sec, 0.001577/0 sec, 0.001576/0 sec, 0.001571/0 sec, 0.001577/0 sec, 0.021719/0 sec, 0.021463/0 sec, 0.013888/0 sec, 0.018885/0 sec, 0.001584/0 sec )
[LOG] Nr of iterations: 58 (4, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 4, 3, 2, 7, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 2, 1, 6, 0 )
[LOG] Total clause computation time: 0.354047/0 sec (0.017216/0.017216 sec, 0.020138/0.020138 sec, 0.01981/0.01981 sec, 0.020328/0.020328 sec, 0.008404/0.008404 sec, 0.00841/0.00841 sec, 0.008859/0.008859 sec, 0.008569/0.008569 sec, 0.008954/0.008954 sec, 0.009872/0.009872 sec, 0.018071/0.018071 sec, 0.008913/0.008913 sec, 0.008672/0.008672 sec, 0.008805/0.008805 sec, 0.008905/0.008905 sec, 0.008236/0.008236 sec, 0.008562/0.008562 sec, 0.00861/0.00861 sec, 0.016221/0.016221 sec, 0.014558/0.014558 sec, 0.016793/0.016793 sec, 0.014741/0.014741 sec, 0.016928/0.016928 sec, 0.018365/0.018365 sec, 0.010949/0.010949 sec, 2e-05/2e-05 sec, 2.1e-05/2.1e-05 sec, 0.010853/0.010853 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.010425/0.010425 sec, 0.007839/0.007839 sec, 2.1e-05/2.1e-05 sec, 0.006979/0.006979 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.228953/1 sec (0.022442/0.022442 sec, 0.019612/0.019612 sec, 0.017108/0.017108 sec, 0.019425/0.019425 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.017989/0.017989 sec, 0.018898/0.018898 sec, 0.007625/0.007625 sec, 0.017128/0.017128 sec, 0/0 sec, 0.011172/0.011172 sec, 0.010557/0.010557 sec, 0.010439/0.010439 sec, 0.012312/0.012312 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.009697/0.009697 sec, 0.012007/0.012007 sec, 0.012276/0.012276 sec, 0.010266/0.010266 sec, 0/0 sec )
[LOG] Total clause size reduction: 2148 --> 62 (396 --> 10, 131 --> 0, 130 --> 0, 129 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 339 --> 11, 224 --> 2, 111 --> 0, 660 --> 12, 0 --> 0, 2 --> 2, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 10, 2 --> 2, 0 --> 0, 12 --> 11, 0 --> 0 )
[LOG] Average clause size reduction: 37.0345 --> 1.06897 (99 --> 2.5, 65.5 --> 0, 65 --> 0, 64.5 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 84.75 --> 2.75, 74.6667 --> 0.666667, 55.5 --> 0, 94.2857 --> 1.71429, 0 --> 0, 2 --> 2, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.66667 --> 3.33333, 1 --> 1, 0 --> 0, 2 --> 1.83333, 0 --> 0 )
[LOG] Overall execution time: 0.750838 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.89 sec (Real time) / 0.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 733 28 80 1 624
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.569228 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 36 new AND gates.
[LOG] Size before ABC: 46 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.549385/0 sec (0.032768/0 sec, 0.032549/0 sec, 0.033655/0 sec, 0.021081/0 sec, 0.009315/0 sec, 0.009443/0 sec, 0.009269/0 sec, 0.009438/0 sec, 0.009475/0 sec, 0.011081/0 sec, 0.017343/0 sec, 0.00938/0 sec, 0.009314/0 sec, 0.009234/0 sec, 0.009403/0 sec, 0.009333/0 sec, 0.009342/0 sec, 0.009198/0 sec, 0.01722/0 sec, 0.029795/0 sec, 0.031335/0 sec, 0.020158/0 sec, 0.030374/0 sec, 0.018387/0 sec, 0.021447/0 sec, 0.010215/0 sec, 0.010238/0 sec, 0.019363/0 sec, 0.00125/0 sec, 0.001232/0 sec, 0.001255/0 sec, 0.001229/0 sec, 0.001236/0 sec, 0.001241/0 sec, 0.001237/0 sec, 0.001233/0 sec, 0.001244/0 sec, 0.001236/0 sec, 0.001238/0 sec, 0.001242/0 sec, 0.001236/0 sec, 0.001235/0 sec, 0.001243/0 sec, 0.01783/0 sec, 0.016207/0 sec, 0.011503/0 sec, 0.014866/0 sec, 0.001239/0 sec )
[LOG] Nr of iterations: 55 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 5, 3, 2, 5, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4, 2, 1, 4, 0 )
[LOG] Total clause computation time: 0.268427/0 sec (0.013113/0.013113 sec, 0.01605/0.01605 sec, 0.015188/0.015188 sec, 0.008816/0.008816 sec, 0.006226/0.006226 sec, 0.006343/0.006343 sec, 0.006141/0.006141 sec, 0.006294/0.006294 sec, 0.006347/0.006347 sec, 0.007984/0.007984 sec, 0.014214/0.014214 sec, 0.006239/0.006239 sec, 0.006176/0.006176 sec, 0.006117/0.006117 sec, 0.006266/0.006266 sec, 0.006205/0.006205 sec, 0.006218/0.006218 sec, 0.00609/0.00609 sec, 0.01409/0.01409 sec, 0.011402/0.011402 sec, 0.012768/0.012768 sec, 0.011801/0.011801 sec, 0.014205/0.014205 sec, 0.015186/0.015186 sec, 0.009612/0.009612 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 0.008967/0.008967 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.008225/0.008225 sec, 0.00643/0.00643 sec, 1.8e-05/1.8e-05 sec, 0.005662/0.005662 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.175613/0 sec (0.016128/0.016128 sec, 0.013439/0.013439 sec, 0.015335/0.015335 sec, 0.009096/0.009096 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.015345/0.015345 sec, 0.015478/0.015478 sec, 0.005278/0.005278 sec, 0.013024/0.013024 sec, 0/0 sec, 0.010418/0.010418 sec, 0.008952/0.008952 sec, 0.008959/0.008959 sec, 0.009151/0.009151 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.008337/0.008337 sec, 0.008517/0.008517 sec, 0.01023/0.01023 sec, 0.007926/0.007926 sec, 0/0 sec )
[LOG] Total clause size reduction: 1334 --> 60 (192 --> 8, 95 --> 0, 94 --> 0, 93 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 308 --> 14, 152 --> 2, 75 --> 0, 296 --> 8, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 13, 2 --> 2, 0 --> 0, 8 --> 8, 0 --> 0 )
[LOG] Average clause size reduction: 24.2545 --> 1.09091 (64 --> 2.66667, 47.5 --> 0, 47 --> 0, 46.5 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 61.6 --> 2.8, 50.6667 --> 0.666667, 37.5 --> 0, 59.2 --> 1.6, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.5 --> 3.25, 1 --> 1, 0 --> 0, 2 --> 2, 0 --> 0 )
[LOG] Overall execution time: 0.572941 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.71 sec (Real time) / 0.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 549 16 56 1 476
