<profile>
    <ReportVersion>
        <Version>2025.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-e</Part>
        <TopModelName>top_kernel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>78658</Best-caseLatency>
            <Average-caseLatency>78658</Average-caseLatency>
            <Worst-caseLatency>78658</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.787 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.787 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.787 ms</Worst-caseRealTimeLatency>
            <Interval-min>78659</Interval-min>
            <Interval-max>78659</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_11_1>
                <Slack>7.30</Slack>
                <TripCount>256</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>45312</Latency>
                <AbsoluteTimeLatency>453120</AbsoluteTimeLatency>
                <IterationLatency>177</IterationLatency>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </VITIS_LOOP_11_1>
            <VITIS_LOOP_33_4>
                <Slack>7.30</Slack>
                <TripCount>64</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>33344</Latency>
                <AbsoluteTimeLatency>333440</AbsoluteTimeLatency>
                <IterationLatency>521</IterationLatency>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </VITIS_LOOP_33_4>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>top.cpp:11</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_11_1>
                    <Name>VITIS_LOOP_11_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:11</SourceLocation>
                </VITIS_LOOP_11_1>
                <VITIS_LOOP_33_4>
                    <Name>VITIS_LOOP_33_4</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:33</SourceLocation>
                </VITIS_LOOP_33_4>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>22</BRAM_18K>
            <DSP>1</DSP>
            <FF>3658</FF>
            <LUT>3702</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_address0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_we0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_d0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>top_kernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_16_2_fu_112</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_16_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>112</ID>
                    <BindInstances>icmp_ln16_fu_103_p2 add_ln16_fu_109_p2 add_ln18_2_fu_119_p2 add_ln18_fu_146_p2 add_ln18_1_fu_152_p2 xor_ln18_fu_174_p2 and_ln18_fu_180_p2 xor_ln18_1_fu_186_p2 select_ln18_fu_192_p3 select_ln18_1_fu_200_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_26_3_fu_120</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_26_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>120</ID>
                    <BindInstances>icmp_ln26_fu_118_p2 add_ln26_fu_124_p2 add_ln28_fu_134_p2 sdiv_38ns_24s_38_42_1_U4 icmp_ln28_fu_193_p2 icmp_ln28_1_fu_199_p2 or_ln28_fu_205_p2 xor_ln28_fu_211_p2 and_ln28_fu_217_p2 xor_ln28_1_fu_223_p2 or_ln28_1_fu_229_p2 and_ln28_1_fu_235_p2 select_ln28_fu_241_p3 or_ln28_2_fu_249_p2 select_ln28_1_fu_255_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_38_5_fu_130</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_38_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>130</ID>
                    <BindInstances>icmp_ln38_fu_99_p2 add_ln38_fu_105_p2 add_ln40_fu_144_p2 add_ln40_1_fu_150_p2 xor_ln40_fu_172_p2 and_ln40_fu_178_p2 xor_ln40_1_fu_184_p2 select_ln40_fu_190_p3 select_ln40_1_fu_198_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_48_6_fu_138</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_48_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>138</ID>
                    <BindInstances>icmp_ln48_fu_136_p2 add_ln48_fu_142_p2 mul_24s_17s_41_1_1_U13 add_ln50_fu_221_p2 xor_ln50_fu_235_p2 and_ln50_fu_241_p2 icmp_ln50_fu_265_p2 icmp_ln50_1_fu_281_p2 icmp_ln50_2_fu_287_p2 select_ln50_fu_293_p3 xor_ln50_1_fu_301_p2 and_ln50_1_fu_307_p2 select_ln50_1_fu_313_p3 and_ln50_2_fu_321_p2 xor_ln50_2_fu_327_p2 or_ln50_fu_333_p2 xor_ln50_3_fu_339_p2 and_ln50_3_fu_345_p2 and_ln50_4_fu_351_p2 or_ln50_2_fu_357_p2 xor_ln50_4_fu_363_p2 and_ln50_5_fu_369_p2 select_ln50_2_fu_375_p3 or_ln50_1_fu_383_p2 select_ln50_3_fu_389_p3</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>icmp_ln11_fu_156_p2 add_ln11_fu_162_p2 add_ln22_fu_198_p2 xor_ln22_fu_224_p2 and_ln22_fu_230_p2 xor_ln22_1_fu_236_p2 select_ln22_fu_242_p3 denom_1_fu_250_p3 icmp_ln33_fu_262_p2 add_ln33_fu_268_p2 sub_ln44_fu_303_p2 sub_ln44_1_fu_323_p2 scale_fu_343_p3 tmp_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_16_2</Name>
            <Loops>
                <VITIS_LOOP_16_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.385</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_16_2>
                        <Name>VITIS_LOOP_16_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_16_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:16</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_16_2>
                            <Name>VITIS_LOOP_16_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:16</SourceLocation>
                        </VITIS_LOOP_16_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>214</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln16_fu_103_p2" SOURCE="top.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_109_p2" SOURCE="top.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_2_fu_119_p2" SOURCE="top.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_146_p2" SOURCE="top.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_1_fu_152_p2" SOURCE="top.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_fu_174_p2" SOURCE="top.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_fu_180_p2" SOURCE="top.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_1_fu_186_p2" SOURCE="top.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln18_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_fu_192_p3" SOURCE="top.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_1_fu_200_p3" SOURCE="top.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln18_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_26_3</Name>
            <Loops>
                <VITIS_LOOP_26_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.823</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>107</Best-caseLatency>
                    <Average-caseLatency>107</Average-caseLatency>
                    <Worst-caseLatency>107</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.070 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.070 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.070 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_26_3>
                        <Name>VITIS_LOOP_26_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>105</Latency>
                        <AbsoluteTimeLatency>1.050 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>43</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_26_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_26_3>
                            <Name>VITIS_LOOP_26_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:26</SourceLocation>
                        </VITIS_LOOP_26_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3397</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2658</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_118_p2" SOURCE="top.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_124_p2" SOURCE="top.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_134_p2" SOURCE="top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_26_3" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U4" SOURCE="top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln28_fu_193_p2" SOURCE="top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln28_1_fu_199_p2" SOURCE="top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln28_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln28_fu_205_p2" SOURCE="top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln28_fu_211_p2" SOURCE="top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln28_fu_217_p2" SOURCE="top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln28_1_fu_223_p2" SOURCE="top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln28_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln28_1_fu_229_p2" SOURCE="top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln28_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln28_1_fu_235_p2" SOURCE="top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln28_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln28_fu_241_p3" SOURCE="top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln28_2_fu_249_p2" SOURCE="top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln28_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln28_1_fu_255_p3" SOURCE="top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln28_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_38_5</Name>
            <Loops>
                <VITIS_LOOP_38_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.385</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_38_5>
                        <Name>VITIS_LOOP_38_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_38_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:38</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_38_5>
                            <Name>VITIS_LOOP_38_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:38</SourceLocation>
                        </VITIS_LOOP_38_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>36</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_38_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln38_fu_99_p2" SOURCE="top.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_105_p2" SOURCE="top.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_144_p2" SOURCE="top.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_150_p2" SOURCE="top.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_38_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_fu_172_p2" SOURCE="top.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_38_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_fu_178_p2" SOURCE="top.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_38_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_1_fu_184_p2" SOURCE="top.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln40_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_38_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_fu_190_p3" SOURCE="top.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_38_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_1_fu_198_p3" SOURCE="top.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln40_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_48_6</Name>
            <Loops>
                <VITIS_LOOP_48_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_48_6>
                        <Name>VITIS_LOOP_48_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>2.570 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_48_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:48</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_48_6>
                            <Name>VITIS_LOOP_48_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:48</SourceLocation>
                        </VITIS_LOOP_48_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>107</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>250</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln48_fu_136_p2" SOURCE="top.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_142_p2" SOURCE="top.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_17s_41_1_1_U13" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_221_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_fu_235_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_fu_241_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln50_fu_265_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln50_1_fu_281_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln50_2_fu_287_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_fu_293_p3" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_1_fu_301_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_1_fu_307_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_1_fu_313_p3" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln50_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_2_fu_321_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_2_fu_327_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln50_fu_333_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_3_fu_339_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_3_fu_345_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_4_fu_351_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln50_2_fu_357_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln50_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_4_fu_363_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_5_fu_369_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_2_fu_375_p3" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln50_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln50_1_fu_383_p2" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln50_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_48_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_3_fu_389_p3" SOURCE="top.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln50_3" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel</Name>
            <Loops>
                <VITIS_LOOP_11_1/>
                <VITIS_LOOP_33_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>78658</Best-caseLatency>
                    <Average-caseLatency>78658</Average-caseLatency>
                    <Worst-caseLatency>78658</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.787 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.787 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.787 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>78659</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_11_1>
                        <Name>VITIS_LOOP_11_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>45312</Latency>
                        <AbsoluteTimeLatency>0.453 ms</AbsoluteTimeLatency>
                        <IterationLatency>177</IterationLatency>
                        <PipelineDepth>177</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_16_2_fu_112</Instance>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_26_3_fu_120</Instance>
                        </InstanceList>
                    </VITIS_LOOP_11_1>
                    <VITIS_LOOP_33_4>
                        <Name>VITIS_LOOP_33_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>33344</Latency>
                        <AbsoluteTimeLatency>0.333 ms</AbsoluteTimeLatency>
                        <IterationLatency>521</IterationLatency>
                        <PipelineDepth>521</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_38_5_fu_130</Instance>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_48_6_fu_138</Instance>
                        </InstanceList>
                    </VITIS_LOOP_33_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:11</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_11_1>
                            <Name>VITIS_LOOP_11_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:11</SourceLocation>
                        </VITIS_LOOP_11_1>
                        <VITIS_LOOP_33_4>
                            <Name>VITIS_LOOP_33_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:33</SourceLocation>
                        </VITIS_LOOP_33_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>22</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3658</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>3702</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln11_fu_156_p2" SOURCE="top.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_162_p2" SOURCE="top.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_198_p2" SOURCE="top.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln22_fu_224_p2" SOURCE="top.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln22_fu_230_p2" SOURCE="top.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln22_1_fu_236_p2" SOURCE="top.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln22_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_fu_242_p3" SOURCE="top.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="select" PRAGMA="" RTLNAME="denom_1_fu_250_p3" SOURCE="top.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="denom_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln33_fu_262_p2" SOURCE="top.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_268_p2" SOURCE="top.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_fu_303_p2" SOURCE="top.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_1_fu_323_p2" SOURCE="top.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln44_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="select" PRAGMA="" RTLNAME="scale_fu_343_p3" SOURCE="top.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="scale" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="22" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_U" SOURCE="" STORAGESIZE="24 16384 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile pipeline_loops="0"/>
        <config_export flow="impl"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="ap_fixed&lt;24, 10, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="1" direction="out" srcType="ap_fixed&lt;24, 10, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_address0" name="C_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce0" name="C_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_we0" name="C_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_d0" name="C_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="C_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="A_address0">out, 14</column>
                    <column name="A_q0">in, 24</column>
                    <column name="C_address0">out, 14</column>
                    <column name="C_d0">out, 24</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, ap_fixed&lt;24 10 AP_RND AP_SAT 0&gt;*</column>
                    <column name="C">out, ap_fixed&lt;24 10 AP_RND AP_SAT 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="A">A_address0, port, offset</column>
                    <column name="A">A_ce0, port, </column>
                    <column name="A">A_q0, port, </column>
                    <column name="C">C_address0, port, offset</column>
                    <column name="C">C_ce0, port, </column>
                    <column name="C">C_we0, port, </column>
                    <column name="C">C_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="pipeline" location="top.cpp:17" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:27" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:39" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:49" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
    </PragmaReport>
</profile>

