$comment
	File created using the following command:
		vcd file ULA.msim.vcd -direction
$end
$date
	Sat Sep 21 18:33:22 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ULA_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var wire 1 # s [3] $end
$var wire 1 $ s [2] $end
$var wire 1 % s [1] $end
$var wire 1 & s [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 . a[0]~input_o $end
$var wire 1 / b[0]~input_o $end
$var wire 1 0 u1|a1|a0|kfinal~combout $end
$var wire 1 1 b[1]~input_o $end
$var wire 1 2 a[1]~input_o $end
$var wire 1 3 u1|a1|a1|saida~combout $end
$var wire 1 4 b[2]~input_o $end
$var wire 1 5 a[2]~input_o $end
$var wire 1 6 u1|a1|a2|saida~combout $end
$var wire 1 7 u1|a1|a2|cout~0_combout $end
$var wire 1 8 b[3]~input_o $end
$var wire 1 9 a[3]~input_o $end
$var wire 1 : u1|a1|a3|saida~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 !
b111 "
0&
0%
0$
0#
0'
1(
x)
1*
1+
1,
0-
1.
1/
00
11
12
03
14
15
06
17
08
09
0:
$end
#90000
b11 !
b1 !
b0 !
b11 "
b1 "
b0 "
0/
01
04
0.
02
05
07
1:
1#
0:
0#
#180000
b10 !
b11 !
b10 "
b11 "
1/
11
1.
12
17
1:
1#
0:
0#
#270000
b111 !
b111 "
14
15
#360000
b101 !
b101 "
01
02
#450000
b100 !
b100 "
0/
0.
#540000
b1100 !
b1100 "
b1000 !
b1000 "
04
18
05
19
07
1:
1#
0:
0#
#630000
b1010 !
b1010 "
b1011 !
b1011 "
b11 !
b11 "
b111 !
b111 "
1/
11
14
08
1.
12
15
09
17
1:
1#
0:
0#
#720000
b101 !
b101 "
b1101 !
b1101 "
01
18
02
19
#810000
b1001 !
b1001 "
04
05
#900000
b1000 !
b1000 "
b1010 !
b1010 "
b1110 !
b1110 "
0/
11
14
0.
12
15
#990000
b1100 !
b1100 "
b1000 !
b1000 "
01
04
02
05
07
1:
1#
0:
0#
#1000000
