design_1_xbar_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.vhdl,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_timer_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_timer_0_0/sim/design_1_axi_timer_0_0.vhd,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_blk_mem_gen_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_sim_netlist.vhdl,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_bram_ctrl_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_sim_netlist.vhdl,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_cdma_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0_sim_netlist.vhdl,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_auto_pc_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_auto_pc_1_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_auto_pc_2_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_sim_netlist.vhdl,incdir="../../../../Session_05_Lab_01.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
