{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1482477704676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.1 Build 200 11/30/2016 SJ Lite Edition " "Version 16.1.1 Build 200 11/30/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1482477704692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 16:21:44 2016 " "Processing started: Fri Dec 23 16:21:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1482477704692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482477704692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off openflow13 -c openflow13 " "Command: quartus_map --read_settings_files=on --write_settings_files=off openflow13 -c openflow13" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482477704692 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1482477704934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1482477704934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openflow13.v 1 1 " "Found 1 design units, including 1 entities, in source file openflow13.v" { { "Info" "ISGN_ENTITY_NAME" "1 openflow13 " "Found entity 1: openflow13" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482477713050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482477713050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "classify_eth_type.v 1 1 " "Found 1 design units, including 1 entities, in source file classify_eth_type.v" { { "Info" "ISGN_ENTITY_NAME" "1 classify_eth_type " "Found entity 1: classify_eth_type" {  } { { "classify_eth_type.v" "" { Text "C:/research/openflow1.3/classify_eth_type.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482477713050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482477713050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "classify_ip_proto.v 1 1 " "Found 1 design units, including 1 entities, in source file classify_ip_proto.v" { { "Info" "ISGN_ENTITY_NAME" "1 classify_ip_proto " "Found entity 1: classify_ip_proto" {  } { { "classify_ip_proto.v" "" { Text "C:/research/openflow1.3/classify_ip_proto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482477713065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482477713065 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "openflow13 " "Elaborating entity \"openflow13\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1482477713081 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bit_vector openflow13.v(9) " "Output port \"bit_vector\" at openflow13.v(9) has no driver" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1482477713081 "|openflow13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "classify_eth_type classify_eth_type:cet " "Elaborating entity \"classify_eth_type\" for hierarchy \"classify_eth_type:cet\"" {  } { { "openflow13.v" "cet" { Text "C:/research/openflow1.3/openflow13.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1482477713081 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "classify_eth_type.v(13) " "Verilog HDL warning at classify_eth_type.v(13): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "classify_eth_type.v" "" { Text "C:/research/openflow1.3/classify_eth_type.v" 13 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1482477713081 "|openflow13|classify_eth_type:cet"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "classify_eth_type.v(14) " "Verilog HDL warning at classify_eth_type.v(14): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "classify_eth_type.v" "" { Text "C:/research/openflow1.3/classify_eth_type.v" 14 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1482477713081 "|openflow13|classify_eth_type:cet"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en_ipv4 classify_eth_type.v(10) " "Verilog HDL Always Construct warning at classify_eth_type.v(10): inferring latch(es) for variable \"en_ipv4\", which holds its previous value in one or more paths through the always construct" {  } { { "classify_eth_type.v" "" { Text "C:/research/openflow1.3/classify_eth_type.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1482477713081 "|openflow13|classify_eth_type:cet"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_ipv4 classify_eth_type.v(10) " "Inferred latch for \"en_ipv4\" at classify_eth_type.v(10)" {  } { { "classify_eth_type.v" "" { Text "C:/research/openflow1.3/classify_eth_type.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1482477713081 "|openflow13|classify_eth_type:cet"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bit_vector\[0\] GND " "Pin \"bit_vector\[0\]\" is stuck at GND" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1482477713370 "|openflow13|bit_vector[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_vector\[1\] GND " "Pin \"bit_vector\[1\]\" is stuck at GND" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1482477713370 "|openflow13|bit_vector[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_vector\[2\] GND " "Pin \"bit_vector\[2\]\" is stuck at GND" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1482477713370 "|openflow13|bit_vector[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_vector\[3\] GND " "Pin \"bit_vector\[3\]\" is stuck at GND" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1482477713370 "|openflow13|bit_vector[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_vector\[4\] GND " "Pin \"bit_vector\[4\]\" is stuck at GND" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1482477713370 "|openflow13|bit_vector[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_vector\[5\] GND " "Pin \"bit_vector\[5\]\" is stuck at GND" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1482477713370 "|openflow13|bit_vector[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_vector\[6\] GND " "Pin \"bit_vector\[6\]\" is stuck at GND" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1482477713370 "|openflow13|bit_vector[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_vector\[7\] GND " "Pin \"bit_vector\[7\]\" is stuck at GND" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1482477713370 "|openflow13|bit_vector[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_vector\[8\] GND " "Pin \"bit_vector\[8\]\" is stuck at GND" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1482477713370 "|openflow13|bit_vector[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_vector\[9\] GND " "Pin \"bit_vector\[9\]\" is stuck at GND" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1482477713370 "|openflow13|bit_vector[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_vector\[10\] GND " "Pin \"bit_vector\[10\]\" is stuck at GND" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1482477713370 "|openflow13|bit_vector[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1482477713370 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1482477713448 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1482477713448 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "90 " "Design contains 90 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ip_proto\[0\] " "No output dependent on input pin \"ip_proto\[0\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|ip_proto[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ip_proto\[1\] " "No output dependent on input pin \"ip_proto\[1\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|ip_proto[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ip_proto\[2\] " "No output dependent on input pin \"ip_proto\[2\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|ip_proto[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ip_proto\[3\] " "No output dependent on input pin \"ip_proto\[3\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|ip_proto[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ip_proto\[4\] " "No output dependent on input pin \"ip_proto\[4\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|ip_proto[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ip_proto\[5\] " "No output dependent on input pin \"ip_proto\[5\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|ip_proto[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ip_proto\[6\] " "No output dependent on input pin \"ip_proto\[6\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|ip_proto[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ip_proto\[7\] " "No output dependent on input pin \"ip_proto\[7\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|ip_proto[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_type\[0\] " "No output dependent on input pin \"eth_type\[0\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|eth_type[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_type\[1\] " "No output dependent on input pin \"eth_type\[1\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|eth_type[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_type\[2\] " "No output dependent on input pin \"eth_type\[2\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|eth_type[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_type\[3\] " "No output dependent on input pin \"eth_type\[3\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|eth_type[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_type\[4\] " "No output dependent on input pin \"eth_type\[4\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|eth_type[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_type\[5\] " "No output dependent on input pin \"eth_type\[5\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|eth_type[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_type\[6\] " "No output dependent on input pin \"eth_type\[6\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|eth_type[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_type\[7\] " "No output dependent on input pin \"eth_type\[7\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|eth_type[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_type\[8\] " "No output dependent on input pin \"eth_type\[8\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|eth_type[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_type\[9\] " "No output dependent on input pin \"eth_type\[9\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|eth_type[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_type\[10\] " "No output dependent on input pin \"eth_type\[10\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|eth_type[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_type\[11\] " "No output dependent on input pin \"eth_type\[11\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|eth_type[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_type\[12\] " "No output dependent on input pin \"eth_type\[12\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|eth_type[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_type\[13\] " "No output dependent on input pin \"eth_type\[13\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|eth_type[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_type\[14\] " "No output dependent on input pin \"eth_type\[14\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|eth_type[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_type\[15\] " "No output dependent on input pin \"eth_type\[15\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|eth_type[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_src\[0\] " "No output dependent on input pin \"tcp_src\[0\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_src[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_src\[1\] " "No output dependent on input pin \"tcp_src\[1\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_src[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_src\[2\] " "No output dependent on input pin \"tcp_src\[2\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_src[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_src\[3\] " "No output dependent on input pin \"tcp_src\[3\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_src[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_src\[4\] " "No output dependent on input pin \"tcp_src\[4\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_src[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_src\[5\] " "No output dependent on input pin \"tcp_src\[5\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_src[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_src\[6\] " "No output dependent on input pin \"tcp_src\[6\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_src[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_src\[7\] " "No output dependent on input pin \"tcp_src\[7\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_src[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_src\[8\] " "No output dependent on input pin \"tcp_src\[8\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_src[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_src\[9\] " "No output dependent on input pin \"tcp_src\[9\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_src[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_src\[10\] " "No output dependent on input pin \"tcp_src\[10\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_src[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_src\[11\] " "No output dependent on input pin \"tcp_src\[11\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_src[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_src\[12\] " "No output dependent on input pin \"tcp_src\[12\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_src[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_src\[13\] " "No output dependent on input pin \"tcp_src\[13\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_src[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_src\[14\] " "No output dependent on input pin \"tcp_src\[14\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_src[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_src\[15\] " "No output dependent on input pin \"tcp_src\[15\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_src[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_dst\[0\] " "No output dependent on input pin \"tcp_dst\[0\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_dst[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_dst\[1\] " "No output dependent on input pin \"tcp_dst\[1\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_dst[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_dst\[2\] " "No output dependent on input pin \"tcp_dst\[2\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_dst[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_dst\[3\] " "No output dependent on input pin \"tcp_dst\[3\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_dst[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_dst\[4\] " "No output dependent on input pin \"tcp_dst\[4\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_dst[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_dst\[5\] " "No output dependent on input pin \"tcp_dst\[5\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_dst[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_dst\[6\] " "No output dependent on input pin \"tcp_dst\[6\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_dst[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_dst\[7\] " "No output dependent on input pin \"tcp_dst\[7\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_dst[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_dst\[8\] " "No output dependent on input pin \"tcp_dst\[8\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_dst[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_dst\[9\] " "No output dependent on input pin \"tcp_dst\[9\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_dst[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_dst\[10\] " "No output dependent on input pin \"tcp_dst\[10\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_dst[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_dst\[11\] " "No output dependent on input pin \"tcp_dst\[11\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_dst[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_dst\[12\] " "No output dependent on input pin \"tcp_dst\[12\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_dst[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_dst\[13\] " "No output dependent on input pin \"tcp_dst\[13\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_dst[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_dst\[14\] " "No output dependent on input pin \"tcp_dst\[14\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_dst[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tcp_dst\[15\] " "No output dependent on input pin \"tcp_dst\[15\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|tcp_dst[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_src\[0\] " "No output dependent on input pin \"udp_src\[0\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_src[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_src\[1\] " "No output dependent on input pin \"udp_src\[1\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_src[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_src\[2\] " "No output dependent on input pin \"udp_src\[2\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_src[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_src\[3\] " "No output dependent on input pin \"udp_src\[3\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_src[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_src\[4\] " "No output dependent on input pin \"udp_src\[4\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_src[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_src\[5\] " "No output dependent on input pin \"udp_src\[5\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_src[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_src\[6\] " "No output dependent on input pin \"udp_src\[6\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_src[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_src\[7\] " "No output dependent on input pin \"udp_src\[7\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_src[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_src\[8\] " "No output dependent on input pin \"udp_src\[8\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_src[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_src\[9\] " "No output dependent on input pin \"udp_src\[9\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_src[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_src\[10\] " "No output dependent on input pin \"udp_src\[10\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_src[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_src\[11\] " "No output dependent on input pin \"udp_src\[11\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_src[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_src\[12\] " "No output dependent on input pin \"udp_src\[12\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_src[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_src\[13\] " "No output dependent on input pin \"udp_src\[13\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_src[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_src\[14\] " "No output dependent on input pin \"udp_src\[14\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_src[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_src\[15\] " "No output dependent on input pin \"udp_src\[15\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_src[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_dst\[0\] " "No output dependent on input pin \"udp_dst\[0\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_dst[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_dst\[1\] " "No output dependent on input pin \"udp_dst\[1\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_dst[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_dst\[2\] " "No output dependent on input pin \"udp_dst\[2\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_dst[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_dst\[3\] " "No output dependent on input pin \"udp_dst\[3\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_dst[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_dst\[4\] " "No output dependent on input pin \"udp_dst\[4\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_dst[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_dst\[5\] " "No output dependent on input pin \"udp_dst\[5\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_dst[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_dst\[6\] " "No output dependent on input pin \"udp_dst\[6\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_dst[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_dst\[7\] " "No output dependent on input pin \"udp_dst\[7\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_dst[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_dst\[8\] " "No output dependent on input pin \"udp_dst\[8\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_dst[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_dst\[9\] " "No output dependent on input pin \"udp_dst\[9\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_dst[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_dst\[10\] " "No output dependent on input pin \"udp_dst\[10\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_dst[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_dst\[11\] " "No output dependent on input pin \"udp_dst\[11\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_dst[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_dst\[12\] " "No output dependent on input pin \"udp_dst\[12\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_dst[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_dst\[13\] " "No output dependent on input pin \"udp_dst\[13\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_dst[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_dst\[14\] " "No output dependent on input pin \"udp_dst\[14\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_dst[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "udp_dst\[15\] " "No output dependent on input pin \"udp_dst\[15\]\"" {  } { { "openflow13.v" "" { Text "C:/research/openflow1.3/openflow13.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1482477713479 "|openflow13|udp_dst[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1482477713479 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "90 " "Implemented 90 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1482477713495 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1482477713495 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1482477713495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "609 " "Peak virtual memory: 609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1482477713495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 16:21:53 2016 " "Processing ended: Fri Dec 23 16:21:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1482477713495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1482477713495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1482477713495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1482477713495 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1482477714647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.1 Build 200 11/30/2016 SJ Lite Edition " "Version 16.1.1 Build 200 11/30/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1482477714647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 16:21:54 2016 " "Processing started: Fri Dec 23 16:21:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1482477714647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1482477714647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off openflow13 -c openflow13 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off openflow13 -c openflow13" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1482477714647 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1482477714740 ""}
{ "Info" "0" "" "Project  = openflow13" {  } {  } 0 0 "Project  = openflow13" 0 0 "Fitter" 0 0 1482477714740 ""}
{ "Info" "0" "" "Revision = openflow13" {  } {  } 0 0 "Revision = openflow13" 0 0 "Fitter" 0 0 1482477714740 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1482477714787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1482477714787 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "openflow13 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"openflow13\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1482477714803 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1482477714850 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1482477714850 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1482477715159 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1482477715159 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1482477715221 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1482477715221 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1482477715221 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1482477715221 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1482477715221 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1482477715221 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1482477715221 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1482477715221 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1482477715221 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1482477715221 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/research/openflow1.3/" { { 0 { 0 ""} 0 218 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1482477715237 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/research/openflow1.3/" { { 0 { 0 ""} 0 220 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1482477715237 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/research/openflow1.3/" { { 0 { 0 ""} 0 222 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1482477715237 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/research/openflow1.3/" { { 0 { 0 ""} 0 224 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1482477715237 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/research/openflow1.3/" { { 0 { 0 ""} 0 226 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1482477715237 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1482477715237 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1482477715237 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1482477715950 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "openflow13.sdc " "Synopsys Design Constraints File file not found: 'openflow13.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1482477716122 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1482477716122 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1482477716122 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1482477716122 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1482477716122 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1482477716122 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1482477716122 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1482477716122 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1482477716122 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1482477716122 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1482477716122 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1482477716122 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1482477716122 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1482477716122 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1482477716122 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1482477716122 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1482477716122 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1482477716122 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "101 unused 2.5V 90 11 0 " "Number of I/O pins in group: 101 (unused VREF, 2.5V VCCIO, 90 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1482477716122 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1482477716122 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1482477716122 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1482477716122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1482477716122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1482477716122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1482477716122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1482477716122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1482477716122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1482477716122 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1482477716122 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1482477716122 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1482477716122 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482477716216 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1482477716216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1482477718279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482477718361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1482477718392 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1482477718908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482477718908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1482477719064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/research/openflow1.3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1482477721937 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1482477721937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1482477722078 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1482477722078 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1482477722078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482477722078 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1482477722171 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1482477722187 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1482477722366 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1482477722366 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1482477722538 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482477722819 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/research/openflow1.3/output_files/openflow13.fit.smsg " "Generated suppressed messages file C:/research/openflow1.3/output_files/openflow13.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1482477723163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1464 " "Peak virtual memory: 1464 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1482477723371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 16:22:03 2016 " "Processing ended: Fri Dec 23 16:22:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1482477723371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1482477723371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1482477723371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1482477723371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1482477724361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.1 Build 200 11/30/2016 SJ Lite Edition " "Version 16.1.1 Build 200 11/30/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1482477724361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 16:22:04 2016 " "Processing started: Fri Dec 23 16:22:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1482477724361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1482477724361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off openflow13 -c openflow13 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off openflow13 -c openflow13" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1482477724361 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1482477724606 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1482477726870 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1482477726964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "557 " "Peak virtual memory: 557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1482477727167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 16:22:07 2016 " "Processing ended: Fri Dec 23 16:22:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1482477727167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1482477727167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1482477727167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1482477727167 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1482477727815 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1482477728284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.1 Build 200 11/30/2016 SJ Lite Edition " "Version 16.1.1 Build 200 11/30/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1482477728284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 16:22:08 2016 " "Processing started: Fri Dec 23 16:22:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1482477728284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477728284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta openflow13 -c openflow13 " "Command: quartus_sta openflow13 -c openflow13" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477728284 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1482477728387 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477728484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477728484 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477728547 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477728547 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "openflow13.sdc " "Synopsys Design Constraints File file not found: 'openflow13.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477728922 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477728922 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477728922 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477728922 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477728922 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477728922 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1482477728922 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477728922 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1482477728937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477728937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477728937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477728937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477728937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477728937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477728937 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1482477728953 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477728969 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477729171 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477729192 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477729193 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477729193 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477729193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477729194 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477729197 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477729199 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477729201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477729203 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477729205 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1482477729208 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477729264 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477729264 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477729264 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477729265 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477729268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477729269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477729271 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477729274 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477729275 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477729569 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477729569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "706 " "Peak virtual memory: 706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1482477729600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 16:22:09 2016 " "Processing ended: Fri Dec 23 16:22:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1482477729600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1482477729600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1482477729600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477729600 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 120 s " "Quartus Prime Full Compilation was successful. 0 errors, 120 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1482477730270 ""}
