

================================================================
== Vitis HLS Report for 'IDCT8B8_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Mon Dec 22 13:42:14 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct8_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.408 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       18|       18|  59.994 ns|  59.994 ns|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |       16|       16|        10|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|     918|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|    16|      184|       0|    -|
|Memory           |        8|     -|        0|       0|    -|
|Multiplexer      |        -|     -|        0|     274|    -|
|Register         |        -|     -|     1059|      28|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        8|    16|     1243|    1220|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |       ~0|    ~0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+----+----+-----+
    |mul_7ns_32s_32_2_1_U1  |mul_7ns_32s_32_2_1  |        0|   2|  23|   0|    0|
    |mul_8s_32s_32_2_1_U2   |mul_8s_32s_32_2_1   |        0|   2|  23|   0|    0|
    |mul_8s_32s_32_2_1_U3   |mul_8s_32s_32_2_1   |        0|   2|  23|   0|    0|
    |mul_8s_32s_32_2_1_U4   |mul_8s_32s_32_2_1   |        0|   2|  23|   0|    0|
    |mul_8s_32s_32_2_1_U5   |mul_8s_32s_32_2_1   |        0|   2|  23|   0|    0|
    |mul_8s_32s_32_2_1_U6   |mul_8s_32s_32_2_1   |        0|   2|  23|   0|    0|
    |mul_8s_32s_32_2_1_U7   |mul_8s_32s_32_2_1   |        0|   2|  23|   0|    0|
    |mul_8s_32s_32_2_1_U8   |mul_8s_32s_32_2_1   |        0|   2|  23|   0|    0|
    +-----------------------+--------------------+---------+----+----+----+-----+
    |Total                  |                    |        0|  16| 184|   0|    0|
    +-----------------------+--------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                            Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |p_ZL7idct8_8_0_U  |IDCT8B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idct8_8_0_ROM_AUTO_1R  |        1|  0|   0|    0|     8|    7|     1|           56|
    |p_ZL7idct8_8_1_U  |IDCT8B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idct8_8_1_ROM_AUTO_1R  |        1|  0|   0|    0|     8|    8|     1|           64|
    |p_ZL7idct8_8_2_U  |IDCT8B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idct8_8_2_ROM_AUTO_1R  |        1|  0|   0|    0|     8|    8|     1|           64|
    |p_ZL7idct8_8_3_U  |IDCT8B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idct8_8_3_ROM_AUTO_1R  |        1|  0|   0|    0|     8|    8|     1|           64|
    |p_ZL7idct8_8_4_U  |IDCT8B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idct8_8_4_ROM_AUTO_1R  |        1|  0|   0|    0|     8|    8|     1|           64|
    |p_ZL7idct8_8_5_U  |IDCT8B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idct8_8_5_ROM_AUTO_1R  |        1|  0|   0|    0|     8|    8|     1|           64|
    |p_ZL7idct8_8_6_U  |IDCT8B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idct8_8_6_ROM_AUTO_1R  |        1|  0|   0|    0|     8|    8|     1|           64|
    |p_ZL7idct8_8_7_U  |IDCT8B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idct8_8_7_ROM_AUTO_1R  |        1|  0|   0|    0|     8|    8|     1|           64|
    +------------------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                                             |        8|  0|   0|    0|    64|   63|     8|          504|
    +------------------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_506_p2    |         +|   0|  0|   6|           4|           1|
    |add_ln34_fu_747_p2    |         +|   0|  0|  33|          33|          33|
    |sum_10_fu_708_p2      |         +|   0|  0|  32|          32|          32|
    |sum_12_fu_719_p2      |         +|   0|  0|  32|          32|          32|
    |sum_14_fu_730_p2      |         +|   0|  0|  32|          32|          32|
    |sum_2_fu_620_p2       |         +|   0|  0|  32|          32|          32|
    |sum_4_fu_643_p2       |         +|   0|  0|  32|          32|          32|
    |sum_6_fu_654_p2       |         +|   0|  0|  32|          32|          32|
    |sum_8_fu_685_p2       |         +|   0|  0|  32|          32|          32|
    |ashr_ln34_fu_756_p2   |      ashr|   0|  0|  88|          33|          33|
    |cmp_i_i_2_fu_480_p2   |      icmp|   0|  0|  16|          32|           2|
    |cmp_i_i_4_fu_468_p2   |      icmp|   0|  0|  16|          32|           3|
    |cmp_i_i_5_fu_462_p2   |      icmp|   0|  0|  16|          32|           3|
    |cmp_i_i_6_fu_456_p2   |      icmp|   0|  0|  16|          32|           3|
    |cmp_i_i_fu_492_p2     |      icmp|   0|  0|  16|          32|           1|
    |icmp47_fu_474_p2      |      icmp|   0|  0|  15|          30|           1|
    |icmp50_fu_450_p2      |      icmp|   0|  0|  14|          29|           1|
    |icmp_fu_486_p2        |      icmp|   0|  0|  15|          31|           1|
    |icmp_ln21_fu_512_p2   |      icmp|   0|  0|   2|           4|           5|
    |icmp_ln8_fu_775_p2    |      icmp|   0|  0|  16|          32|          32|
    |icmp_ln9_fu_779_p2    |      icmp|   0|  0|  16|          32|          32|
    |scaled_fu_768_p3      |    select|   0|  0|  29|           1|          32|
    |select_ln8_fu_789_p3  |    select|   0|  0|  29|           1|          32|
    |select_ln9_fu_783_p3  |    select|   0|  0|  29|           1|          32|
    |sum_11_fu_713_p3      |    select|   0|  0|  29|           1|          32|
    |sum_13_fu_725_p3      |    select|   0|  0|  29|           1|          32|
    |sum_15_fu_736_p3      |    select|   0|  0|  29|           1|          32|
    |sum_1_fu_613_p3       |    select|   0|  0|  29|           1|          32|
    |sum_3_fu_626_p3       |    select|   0|  0|  29|           1|          32|
    |sum_5_fu_648_p3       |    select|   0|  0|  29|           1|          32|
    |sum_7_fu_680_p3       |    select|   0|  0|  29|           1|          32|
    |sum_9_fu_691_p3       |    select|   0|  0|  29|           1|          32|
    |shl_ln34_fu_752_p2    |       shl|   0|  0|  88|          33|          33|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 918|         657|         762|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   8|          2|    4|          8|
    |grp_fu_406_p2            |  32|          2|   32|         64|
    |grp_fu_410_p2            |  32|          2|   32|         64|
    |grp_fu_414_p2            |  32|          2|   32|         64|
    |grp_fu_418_p2            |  32|          2|   32|         64|
    |grp_fu_422_p2            |  32|          2|   32|         64|
    |grp_fu_426_p2            |  32|          2|   32|         64|
    |grp_fu_430_p2            |  32|          2|   32|         64|
    |grp_fu_434_p2            |  32|          2|   32|         64|
    |j_fu_134                 |   8|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 274|         24|  266|        532|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |add_ln34_reg_1089                           |  33|   0|   33|          0|
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg            |   1|   0|    1|          0|
    |cmp_i_i_2_reg_916                           |   1|   0|    1|          0|
    |cmp_i_i_4_reg_906                           |   1|   0|    1|          0|
    |cmp_i_i_5_reg_901                           |   1|   0|    1|          0|
    |cmp_i_i_6_reg_896                           |   1|   0|    1|          0|
    |cmp_i_i_reg_926                             |   1|   0|    1|          0|
    |conv3_i12_i_i_cast_reg_886                  |  33|   0|   33|          0|
    |grp_fu_406_ce                               |   1|   0|    1|          0|
    |grp_fu_406_p0                               |   7|   0|    7|          0|
    |grp_fu_406_p1                               |  32|   0|   32|          0|
    |grp_fu_410_ce                               |   1|   0|    1|          0|
    |grp_fu_410_p0                               |   8|   0|    8|          0|
    |grp_fu_410_p1                               |  32|   0|   32|          0|
    |grp_fu_414_ce                               |   1|   0|    1|          0|
    |grp_fu_414_p0                               |   8|   0|    8|          0|
    |grp_fu_414_p1                               |  32|   0|   32|          0|
    |grp_fu_418_ce                               |   1|   0|    1|          0|
    |grp_fu_418_p0                               |   8|   0|    8|          0|
    |grp_fu_418_p1                               |  32|   0|   32|          0|
    |grp_fu_422_ce                               |   1|   0|    1|          0|
    |grp_fu_422_p0                               |   8|   0|    8|          0|
    |grp_fu_422_p1                               |  32|   0|   32|          0|
    |grp_fu_426_ce                               |   1|   0|    1|          0|
    |grp_fu_426_p0                               |   8|   0|    8|          0|
    |grp_fu_426_p1                               |  32|   0|   32|          0|
    |grp_fu_430_ce                               |   1|   0|    1|          0|
    |grp_fu_430_p0                               |   8|   0|    8|          0|
    |grp_fu_430_p1                               |  32|   0|   32|          0|
    |grp_fu_434_ce                               |   1|   0|    1|          0|
    |grp_fu_434_p0                               |   8|   0|    8|          0|
    |grp_fu_434_p1                               |  32|   0|   32|          0|
    |icmp47_reg_911                              |   1|   0|    1|          0|
    |icmp50_reg_891                              |   1|   0|    1|          0|
    |icmp_reg_921                                |   1|   0|    1|          0|
    |j_fu_134                                    |   4|   0|    4|          0|
    |p_ZL7idct8_8_2_load_reg_991                 |   8|   0|    8|          0|
    |p_ZL7idct8_8_3_load_reg_996                 |   8|   0|    8|          0|
    |p_ZL7idct8_8_4_load_reg_1001                |   8|   0|    8|          0|
    |p_ZL7idct8_8_4_load_reg_1001_pp0_iter2_reg  |   8|   0|    8|          0|
    |p_ZL7idct8_8_5_load_reg_1006                |   8|   0|    8|          0|
    |p_ZL7idct8_8_6_load_reg_1011                |   8|   0|    8|          0|
    |p_ZL7idct8_8_7_load_reg_1016                |   8|   0|    8|          0|
    |pre_grp_fu_406_p2_reg                       |  32|   0|   32|          0|
    |pre_grp_fu_410_p2_reg                       |  32|   0|   32|          0|
    |pre_grp_fu_414_p2_reg                       |  32|   0|   32|          0|
    |pre_grp_fu_418_p2_reg                       |  32|   0|   32|          0|
    |pre_grp_fu_422_p2_reg                       |  32|   0|   32|          0|
    |pre_grp_fu_426_p2_reg                       |  32|   0|   32|          0|
    |pre_grp_fu_430_p2_reg                       |  32|   0|   32|          0|
    |pre_grp_fu_434_p2_reg                       |  32|   0|   32|          0|
    |scaled_reg_1095                             |  32|   0|   32|          0|
    |sh_prom_i9_i_i_cast_reg_881                 |  32|   0|   33|          1|
    |sh_prom_i_i_i_cast_reg_876                  |  32|   0|   33|          1|
    |sum_11_reg_1079                             |  32|   0|   32|          0|
    |sum_12_reg_1084                             |  32|   0|   32|          0|
    |sum_3_reg_1033                              |  32|   0|   32|          0|
    |sum_5_reg_1045                              |  32|   0|   32|          0|
    |sum_6_reg_1050                              |  32|   0|   32|          0|
    |sum_9_reg_1067                              |  32|   0|   32|          0|
    |trunc_ln21_reg_935                          |   3|   0|    3|          0|
    |p_ZL7idct8_8_5_load_reg_1006                |  16|   8|    8|          0|
    |p_ZL7idct8_8_6_load_reg_1011                |  16|   8|    8|          0|
    |p_ZL7idct8_8_7_load_reg_1016                |   0|   8|    8|          0|
    |trunc_ln21_reg_935                          |   0|   4|    3|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |1059|  28| 1056|          2|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  IDCT8B8_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  IDCT8B8_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  IDCT8B8_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  IDCT8B8_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  IDCT8B8_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  IDCT8B8_Pipeline_VITIS_LOOP_21_1|  return value|
|dst_0           |  out|   32|      ap_vld|                             dst_0|       pointer|
|dst_0_ap_vld    |  out|    1|      ap_vld|                             dst_0|       pointer|
|dst_7           |  out|   32|      ap_vld|                             dst_7|       pointer|
|dst_7_ap_vld    |  out|    1|      ap_vld|                             dst_7|       pointer|
|dst_6           |  out|   32|      ap_vld|                             dst_6|       pointer|
|dst_6_ap_vld    |  out|    1|      ap_vld|                             dst_6|       pointer|
|dst_5           |  out|   32|      ap_vld|                             dst_5|       pointer|
|dst_5_ap_vld    |  out|    1|      ap_vld|                             dst_5|       pointer|
|dst_4           |  out|   32|      ap_vld|                             dst_4|       pointer|
|dst_4_ap_vld    |  out|    1|      ap_vld|                             dst_4|       pointer|
|dst_3           |  out|   32|      ap_vld|                             dst_3|       pointer|
|dst_3_ap_vld    |  out|    1|      ap_vld|                             dst_3|       pointer|
|dst_2           |  out|   32|      ap_vld|                             dst_2|       pointer|
|dst_2_ap_vld    |  out|    1|      ap_vld|                             dst_2|       pointer|
|dst_1           |  out|   32|      ap_vld|                             dst_1|       pointer|
|dst_1_ap_vld    |  out|    1|      ap_vld|                             dst_1|       pointer|
|src_0_val       |   in|   32|     ap_none|                         src_0_val|        scalar|
|src_1_val       |   in|   32|     ap_none|                         src_1_val|        scalar|
|src_2_val       |   in|   32|     ap_none|                         src_2_val|        scalar|
|src_3_val       |   in|   32|     ap_none|                         src_3_val|        scalar|
|src_4_val       |   in|   32|     ap_none|                         src_4_val|        scalar|
|src_5_val       |   in|   32|     ap_none|                         src_5_val|        scalar|
|src_6_val       |   in|   32|     ap_none|                         src_6_val|        scalar|
|src_7_val       |   in|   32|     ap_none|                         src_7_val|        scalar|
|conv3_i12_i_i   |   in|   32|     ap_none|                     conv3_i12_i_i|        scalar|
|sh_prom_i9_i_i  |   in|   32|     ap_none|                    sh_prom_i9_i_i|        scalar|
|sh_prom_i_i_i   |   in|   32|     ap_none|                     sh_prom_i_i_i|        scalar|
|empty_33        |   in|    1|     ap_none|                          empty_33|        scalar|
|oMin            |   in|   32|     ap_none|                              oMin|        scalar|
|oMax            |   in|   32|     ap_none|                              oMax|        scalar|
|empty_34        |   in|   29|     ap_none|                          empty_34|        scalar|
|cutoff          |   in|   32|     ap_none|                            cutoff|        scalar|
|empty_35        |   in|   30|     ap_none|                          empty_35|        scalar|
|empty           |   in|   31|     ap_none|                             empty|        scalar|
+----------------+-----+-----+------------+----------------------------------+--------------+

