Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Fri Jun 02 16:38:49 2017
| Host             : DESKTOP-LMRPJQ5 running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
| Design           : TOP
| Device           : xc7a35ticpg236-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Advance
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.170 |
| Dynamic (W)              | 0.108 |
| Device Static (W)        | 0.062 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 99.1  |
| Junction Temperature (C) | 25.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.001 |        6 |       --- |             --- |
| Slice Logic             |    <0.001 |      381 |       --- |             --- |
|   LUT as Logic          |    <0.001 |      129 |     20800 |            0.62 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   CARRY4                |    <0.001 |       20 |      8150 |            0.25 |
|   Register              |    <0.001 |      166 |     41600 |            0.40 |
|   LUT as Shift Register |    <0.001 |        2 |      9600 |            0.02 |
|   Others                |     0.000 |       26 |       --- |             --- |
| Signals                 |    <0.001 |      315 |       --- |             --- |
| MMCM                    |     0.106 |        1 |         5 |           20.00 |
| I/O                     |    <0.001 |       17 |       106 |           16.04 |
| Static Power            |     0.062 |          |           |                 |
| Total                   |     0.170 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.009 |       0.003 |      0.006 |
| Vccaux    |       1.800 |     0.070 |       0.059 |      0.011 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | Medium     | Device models are not Production                      | Device models may change and in turn slightly affect accuracy                                                      |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Low        |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------+-------------------------------------+-----------------+
| Clock               | Domain                              | Constraint (ns) |
+---------------------+-------------------------------------+-----------------+
| clk                 | clk                                 |            10.0 |
| clk100MHz_clk_wiz_0 | my_clk_wiz/inst/clk100MHz_clk_wiz_0 |            10.0 |
| clk40MHz_clk_wiz_0  | my_clk_wiz/inst/clk40MHz_clk_wiz_0  |            25.0 |
| clkfbout_clk_wiz_0  | my_clk_wiz/inst/clkfbout_clk_wiz_0  |            10.0 |
+---------------------+-------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| TOP                    |     0.108 |
|   my_CORE              |    <0.001 |
|     my_New_Brick       |    <0.001 |
|   my_PS2               |    <0.001 |
|     my_PS2_Controller  |    <0.001 |
|       PS2_Command_Out  |    <0.001 |
|   my_VGA               |    <0.001 |
|     my_draw_background |    <0.001 |
|       b_reg[3]         |    <0.001 |
|     my_vga_timing      |    <0.001 |
|     nolabel_line71     |    <0.001 |
|   my_clk_divider_2Hz   |    <0.001 |
|   my_clk_wiz           |     0.107 |
|     inst               |     0.107 |
|   ps2_clk_IOBUF_inst   |     0.000 |
|   ps2_data_IOBUF_inst  |    <0.001 |
+------------------------+-----------+


