
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -398.99

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -23.64

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -23.64

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.59   18.15   36.12   36.12 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.15    0.03   36.15 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.59    8.71    7.22   43.37 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.71    0.00   43.37 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.37   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.37   data arrival time
-----------------------------------------------------------------------------
                                 34.97   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.82   30.04   42.87   42.87 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 30.04    0.13   43.00 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.88   78.92   70.41  113.41 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 78.92    0.16  113.56 v _314_/A (OR3x1_ASAP7_75t_R)
     3    1.96   18.20   42.40  155.96 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.20    0.00  155.97 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.69    8.78   21.62  177.58 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.78    0.00  177.59 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.68   11.32   20.01  197.60 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.33    0.12  197.72 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.68   16.87   20.62  218.34 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.87    0.05  218.39 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.11   24.34  242.72 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.11    0.02  242.74 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.15   10.24   28.84  271.58 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 10.24    0.06  271.64 ^ resp_msg[13] (out)
                                271.64   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -271.64   data arrival time
-----------------------------------------------------------------------------
                                -23.64   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.82   30.04   42.87   42.87 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 30.04    0.13   43.00 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.88   78.92   70.41  113.41 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 78.92    0.16  113.56 v _314_/A (OR3x1_ASAP7_75t_R)
     3    1.96   18.20   42.40  155.96 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.20    0.00  155.97 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.69    8.78   21.62  177.58 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.78    0.00  177.59 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.68   11.32   20.01  197.60 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.33    0.12  197.72 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.68   16.87   20.62  218.34 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.87    0.05  218.39 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.11   24.34  242.72 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.11    0.02  242.74 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.15   10.24   28.84  271.58 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 10.24    0.06  271.64 ^ resp_msg[13] (out)
                                271.64   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -271.64   data arrival time
-----------------------------------------------------------------------------
                                -23.64   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
232.3464813232422

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7261

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.712379455566406

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8122

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 35

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[10]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.34   42.34 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  68.83  111.17 v _569_/SN (HAxp5_ASAP7_75t_R)
  38.77  149.94 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.81  167.76 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.41  188.17 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.15  208.32 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.34  225.66 v _370_/Y (AND3x1_ASAP7_75t_R)
  27.18  252.84 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  25.80  278.64 ^ _378_/Y (BUFx6f_ASAP7_75t_R)
  10.05  288.70 v _379_/Y (NOR2x1_ASAP7_75t_R)
  25.94  314.64 v _387_/Y (OA33x2_ASAP7_75t_R)
   0.02  314.66 v dpath.a_reg.out[10]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         314.66   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[10]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.96  299.04   library setup time
         299.04   data required time
---------------------------------------------------------
         299.04   data required time
        -314.66   data arrival time
---------------------------------------------------------
         -15.61   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.12   36.12 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.25   43.37 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.00   43.37 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.37   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.40    8.40   library hold time
           8.40   data required time
---------------------------------------------------------
           8.40   data required time
         -43.37   data arrival time
---------------------------------------------------------
          34.97   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
271.6391

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-23.6391

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.702392

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.38e-05   5.34e-09   2.35e-04  41.7%
Combinational          1.70e-04   1.59e-04   2.17e-08   3.29e-04  58.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.82e-04   2.70e-08   5.64e-04 100.0%
                          67.6%      32.4%       0.0%
