// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_out_AWVALID,
        m_axi_gmem_out_AWREADY,
        m_axi_gmem_out_AWADDR,
        m_axi_gmem_out_AWID,
        m_axi_gmem_out_AWLEN,
        m_axi_gmem_out_AWSIZE,
        m_axi_gmem_out_AWBURST,
        m_axi_gmem_out_AWLOCK,
        m_axi_gmem_out_AWCACHE,
        m_axi_gmem_out_AWPROT,
        m_axi_gmem_out_AWQOS,
        m_axi_gmem_out_AWREGION,
        m_axi_gmem_out_AWUSER,
        m_axi_gmem_out_WVALID,
        m_axi_gmem_out_WREADY,
        m_axi_gmem_out_WDATA,
        m_axi_gmem_out_WSTRB,
        m_axi_gmem_out_WLAST,
        m_axi_gmem_out_WID,
        m_axi_gmem_out_WUSER,
        m_axi_gmem_out_ARVALID,
        m_axi_gmem_out_ARREADY,
        m_axi_gmem_out_ARADDR,
        m_axi_gmem_out_ARID,
        m_axi_gmem_out_ARLEN,
        m_axi_gmem_out_ARSIZE,
        m_axi_gmem_out_ARBURST,
        m_axi_gmem_out_ARLOCK,
        m_axi_gmem_out_ARCACHE,
        m_axi_gmem_out_ARPROT,
        m_axi_gmem_out_ARQOS,
        m_axi_gmem_out_ARREGION,
        m_axi_gmem_out_ARUSER,
        m_axi_gmem_out_RVALID,
        m_axi_gmem_out_RREADY,
        m_axi_gmem_out_RDATA,
        m_axi_gmem_out_RLAST,
        m_axi_gmem_out_RID,
        m_axi_gmem_out_RFIFONUM,
        m_axi_gmem_out_RUSER,
        m_axi_gmem_out_RRESP,
        m_axi_gmem_out_BVALID,
        m_axi_gmem_out_BREADY,
        m_axi_gmem_out_BRESP,
        m_axi_gmem_out_BID,
        m_axi_gmem_out_BUSER,
        sext_ln161,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_q0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_address0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_ce0,
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_q0,
        grp_fu_1438_p_din0,
        grp_fu_1438_p_din1,
        grp_fu_1438_p_dout0,
        grp_fu_1438_p_ce,
        grp_fu_1442_p_din0,
        grp_fu_1442_p_din1,
        grp_fu_1442_p_dout0,
        grp_fu_1442_p_ce,
        grp_fu_1446_p_din0,
        grp_fu_1446_p_din1,
        grp_fu_1446_p_dout0,
        grp_fu_1446_p_ce,
        grp_fu_1450_p_din0,
        grp_fu_1450_p_din1,
        grp_fu_1450_p_dout0,
        grp_fu_1450_p_ce,
        grp_fu_1454_p_din0,
        grp_fu_1454_p_din1,
        grp_fu_1454_p_dout0,
        grp_fu_1454_p_ce,
        grp_fu_1458_p_din0,
        grp_fu_1458_p_din1,
        grp_fu_1458_p_dout0,
        grp_fu_1458_p_ce,
        grp_fu_1462_p_din0,
        grp_fu_1462_p_din1,
        grp_fu_1462_p_dout0,
        grp_fu_1462_p_ce,
        grp_fu_1466_p_din0,
        grp_fu_1466_p_din1,
        grp_fu_1466_p_dout0,
        grp_fu_1466_p_ce,
        grp_fu_1470_p_din0,
        grp_fu_1470_p_din1,
        grp_fu_1470_p_dout0,
        grp_fu_1470_p_ce,
        grp_fu_1474_p_din0,
        grp_fu_1474_p_din1,
        grp_fu_1474_p_dout0,
        grp_fu_1474_p_ce,
        grp_fu_1478_p_din0,
        grp_fu_1478_p_din1,
        grp_fu_1478_p_dout0,
        grp_fu_1478_p_ce,
        grp_fu_1482_p_din0,
        grp_fu_1482_p_din1,
        grp_fu_1482_p_dout0,
        grp_fu_1482_p_ce,
        grp_fu_1486_p_din0,
        grp_fu_1486_p_din1,
        grp_fu_1486_p_dout0,
        grp_fu_1486_p_ce,
        grp_fu_1490_p_din0,
        grp_fu_1490_p_din1,
        grp_fu_1490_p_dout0,
        grp_fu_1490_p_ce,
        grp_fu_1494_p_din0,
        grp_fu_1494_p_din1,
        grp_fu_1494_p_dout0,
        grp_fu_1494_p_ce,
        grp_fu_1498_p_din0,
        grp_fu_1498_p_din1,
        grp_fu_1498_p_dout0,
        grp_fu_1498_p_ce,
        grp_fu_1502_p_din0,
        grp_fu_1502_p_din1,
        grp_fu_1502_p_dout0,
        grp_fu_1502_p_ce,
        grp_fu_1506_p_din0,
        grp_fu_1506_p_din1,
        grp_fu_1506_p_dout0,
        grp_fu_1506_p_ce,
        grp_fu_1510_p_din0,
        grp_fu_1510_p_din1,
        grp_fu_1510_p_dout0,
        grp_fu_1510_p_ce,
        grp_fu_1514_p_din0,
        grp_fu_1514_p_din1,
        grp_fu_1514_p_dout0,
        grp_fu_1514_p_ce,
        grp_fu_1518_p_din0,
        grp_fu_1518_p_din1,
        grp_fu_1518_p_dout0,
        grp_fu_1518_p_ce,
        grp_fu_1522_p_din0,
        grp_fu_1522_p_din1,
        grp_fu_1522_p_dout0,
        grp_fu_1522_p_ce,
        grp_fu_1526_p_din0,
        grp_fu_1526_p_din1,
        grp_fu_1526_p_dout0,
        grp_fu_1526_p_ce,
        grp_fu_1530_p_din0,
        grp_fu_1530_p_din1,
        grp_fu_1530_p_dout0,
        grp_fu_1530_p_ce,
        grp_fu_1534_p_din0,
        grp_fu_1534_p_din1,
        grp_fu_1534_p_dout0,
        grp_fu_1534_p_ce,
        grp_fu_1538_p_din0,
        grp_fu_1538_p_din1,
        grp_fu_1538_p_dout0,
        grp_fu_1538_p_ce,
        grp_fu_1542_p_din0,
        grp_fu_1542_p_din1,
        grp_fu_1542_p_dout0,
        grp_fu_1542_p_ce,
        grp_fu_1546_p_din0,
        grp_fu_1546_p_din1,
        grp_fu_1546_p_dout0,
        grp_fu_1546_p_ce,
        grp_fu_1550_p_din0,
        grp_fu_1550_p_din1,
        grp_fu_1550_p_dout0,
        grp_fu_1550_p_ce,
        grp_fu_1670_p_din0,
        grp_fu_1670_p_din1,
        grp_fu_1670_p_dout0,
        grp_fu_1670_p_ce,
        grp_fu_1674_p_din0,
        grp_fu_1674_p_din1,
        grp_fu_1674_p_dout0,
        grp_fu_1674_p_ce,
        grp_fu_1678_p_din0,
        grp_fu_1678_p_din1,
        grp_fu_1678_p_dout0,
        grp_fu_1678_p_ce,
        grp_fu_1554_p_din0,
        grp_fu_1554_p_din1,
        grp_fu_1554_p_dout0,
        grp_fu_1554_p_ce,
        grp_fu_1558_p_din0,
        grp_fu_1558_p_din1,
        grp_fu_1558_p_dout0,
        grp_fu_1558_p_ce,
        grp_fu_1562_p_din0,
        grp_fu_1562_p_din1,
        grp_fu_1562_p_dout0,
        grp_fu_1562_p_ce,
        grp_fu_1566_p_din0,
        grp_fu_1566_p_din1,
        grp_fu_1566_p_dout0,
        grp_fu_1566_p_ce,
        grp_fu_1570_p_din0,
        grp_fu_1570_p_din1,
        grp_fu_1570_p_dout0,
        grp_fu_1570_p_ce,
        grp_fu_1574_p_din0,
        grp_fu_1574_p_din1,
        grp_fu_1574_p_dout0,
        grp_fu_1574_p_ce,
        grp_fu_1578_p_din0,
        grp_fu_1578_p_din1,
        grp_fu_1578_p_dout0,
        grp_fu_1578_p_ce,
        grp_fu_1582_p_din0,
        grp_fu_1582_p_din1,
        grp_fu_1582_p_dout0,
        grp_fu_1582_p_ce,
        grp_fu_1586_p_din0,
        grp_fu_1586_p_din1,
        grp_fu_1586_p_dout0,
        grp_fu_1586_p_ce,
        grp_fu_1590_p_din0,
        grp_fu_1590_p_din1,
        grp_fu_1590_p_dout0,
        grp_fu_1590_p_ce,
        grp_fu_1594_p_din0,
        grp_fu_1594_p_din1,
        grp_fu_1594_p_dout0,
        grp_fu_1594_p_ce,
        grp_fu_1598_p_din0,
        grp_fu_1598_p_din1,
        grp_fu_1598_p_dout0,
        grp_fu_1598_p_ce,
        grp_fu_1602_p_din0,
        grp_fu_1602_p_din1,
        grp_fu_1602_p_dout0,
        grp_fu_1602_p_ce,
        grp_fu_1606_p_din0,
        grp_fu_1606_p_din1,
        grp_fu_1606_p_dout0,
        grp_fu_1606_p_ce,
        grp_fu_1610_p_din0,
        grp_fu_1610_p_din1,
        grp_fu_1610_p_dout0,
        grp_fu_1610_p_ce,
        grp_fu_1614_p_din0,
        grp_fu_1614_p_din1,
        grp_fu_1614_p_dout0,
        grp_fu_1614_p_ce,
        grp_fu_1618_p_din0,
        grp_fu_1618_p_din1,
        grp_fu_1618_p_dout0,
        grp_fu_1618_p_ce,
        grp_fu_1622_p_din0,
        grp_fu_1622_p_din1,
        grp_fu_1622_p_dout0,
        grp_fu_1622_p_ce,
        grp_fu_1626_p_din0,
        grp_fu_1626_p_din1,
        grp_fu_1626_p_dout0,
        grp_fu_1626_p_ce,
        grp_fu_1630_p_din0,
        grp_fu_1630_p_din1,
        grp_fu_1630_p_dout0,
        grp_fu_1630_p_ce,
        grp_fu_1634_p_din0,
        grp_fu_1634_p_din1,
        grp_fu_1634_p_dout0,
        grp_fu_1634_p_ce,
        grp_fu_1638_p_din0,
        grp_fu_1638_p_din1,
        grp_fu_1638_p_dout0,
        grp_fu_1638_p_ce,
        grp_fu_1642_p_din0,
        grp_fu_1642_p_din1,
        grp_fu_1642_p_dout0,
        grp_fu_1642_p_ce,
        grp_fu_1646_p_din0,
        grp_fu_1646_p_din1,
        grp_fu_1646_p_dout0,
        grp_fu_1646_p_ce,
        grp_fu_1650_p_din0,
        grp_fu_1650_p_din1,
        grp_fu_1650_p_dout0,
        grp_fu_1650_p_ce,
        grp_fu_1654_p_din0,
        grp_fu_1654_p_din1,
        grp_fu_1654_p_dout0,
        grp_fu_1654_p_ce,
        grp_fu_1658_p_din0,
        grp_fu_1658_p_din1,
        grp_fu_1658_p_dout0,
        grp_fu_1658_p_ce,
        grp_fu_1662_p_din0,
        grp_fu_1662_p_din1,
        grp_fu_1662_p_dout0,
        grp_fu_1662_p_ce,
        grp_fu_1666_p_din0,
        grp_fu_1666_p_din1,
        grp_fu_1666_p_dout0,
        grp_fu_1666_p_ce,
        grp_fu_1682_p_din0,
        grp_fu_1682_p_din1,
        grp_fu_1682_p_dout0,
        grp_fu_1682_p_ce,
        grp_fu_1686_p_din0,
        grp_fu_1686_p_din1,
        grp_fu_1686_p_dout0,
        grp_fu_1686_p_ce,
        grp_fu_1690_p_din0,
        grp_fu_1690_p_din1,
        grp_fu_1690_p_dout0,
        grp_fu_1690_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 16'd1;
parameter    ap_ST_fsm_pp0_stage1 = 16'd2;
parameter    ap_ST_fsm_pp0_stage2 = 16'd4;
parameter    ap_ST_fsm_pp0_stage3 = 16'd8;
parameter    ap_ST_fsm_pp0_stage4 = 16'd16;
parameter    ap_ST_fsm_pp0_stage5 = 16'd32;
parameter    ap_ST_fsm_pp0_stage6 = 16'd64;
parameter    ap_ST_fsm_pp0_stage7 = 16'd128;
parameter    ap_ST_fsm_pp0_stage8 = 16'd256;
parameter    ap_ST_fsm_pp0_stage9 = 16'd512;
parameter    ap_ST_fsm_pp0_stage10 = 16'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 16'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 16'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 16'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 16'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_out_AWVALID;
input   m_axi_gmem_out_AWREADY;
output  [63:0] m_axi_gmem_out_AWADDR;
output  [0:0] m_axi_gmem_out_AWID;
output  [31:0] m_axi_gmem_out_AWLEN;
output  [2:0] m_axi_gmem_out_AWSIZE;
output  [1:0] m_axi_gmem_out_AWBURST;
output  [1:0] m_axi_gmem_out_AWLOCK;
output  [3:0] m_axi_gmem_out_AWCACHE;
output  [2:0] m_axi_gmem_out_AWPROT;
output  [3:0] m_axi_gmem_out_AWQOS;
output  [3:0] m_axi_gmem_out_AWREGION;
output  [0:0] m_axi_gmem_out_AWUSER;
output   m_axi_gmem_out_WVALID;
input   m_axi_gmem_out_WREADY;
output  [15:0] m_axi_gmem_out_WDATA;
output  [1:0] m_axi_gmem_out_WSTRB;
output   m_axi_gmem_out_WLAST;
output  [0:0] m_axi_gmem_out_WID;
output  [0:0] m_axi_gmem_out_WUSER;
output   m_axi_gmem_out_ARVALID;
input   m_axi_gmem_out_ARREADY;
output  [63:0] m_axi_gmem_out_ARADDR;
output  [0:0] m_axi_gmem_out_ARID;
output  [31:0] m_axi_gmem_out_ARLEN;
output  [2:0] m_axi_gmem_out_ARSIZE;
output  [1:0] m_axi_gmem_out_ARBURST;
output  [1:0] m_axi_gmem_out_ARLOCK;
output  [3:0] m_axi_gmem_out_ARCACHE;
output  [2:0] m_axi_gmem_out_ARPROT;
output  [3:0] m_axi_gmem_out_ARQOS;
output  [3:0] m_axi_gmem_out_ARREGION;
output  [0:0] m_axi_gmem_out_ARUSER;
input   m_axi_gmem_out_RVALID;
output   m_axi_gmem_out_RREADY;
input  [15:0] m_axi_gmem_out_RDATA;
input   m_axi_gmem_out_RLAST;
input  [0:0] m_axi_gmem_out_RID;
input  [9:0] m_axi_gmem_out_RFIFONUM;
input  [0:0] m_axi_gmem_out_RUSER;
input  [1:0] m_axi_gmem_out_RRESP;
input   m_axi_gmem_out_BVALID;
output   m_axi_gmem_out_BREADY;
input  [1:0] m_axi_gmem_out_BRESP;
input  [0:0] m_axi_gmem_out_BID;
input  [0:0] m_axi_gmem_out_BUSER;
input  [62:0] sext_ln161;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_q0;
output  [13:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_address0;
output   enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_ce0;
input  [15:0] enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_q0;
output  [15:0] grp_fu_1438_p_din0;
output  [15:0] grp_fu_1438_p_din1;
input  [15:0] grp_fu_1438_p_dout0;
output   grp_fu_1438_p_ce;
output  [15:0] grp_fu_1442_p_din0;
output  [15:0] grp_fu_1442_p_din1;
input  [15:0] grp_fu_1442_p_dout0;
output   grp_fu_1442_p_ce;
output  [15:0] grp_fu_1446_p_din0;
output  [15:0] grp_fu_1446_p_din1;
input  [15:0] grp_fu_1446_p_dout0;
output   grp_fu_1446_p_ce;
output  [15:0] grp_fu_1450_p_din0;
output  [15:0] grp_fu_1450_p_din1;
input  [15:0] grp_fu_1450_p_dout0;
output   grp_fu_1450_p_ce;
output  [15:0] grp_fu_1454_p_din0;
output  [15:0] grp_fu_1454_p_din1;
input  [15:0] grp_fu_1454_p_dout0;
output   grp_fu_1454_p_ce;
output  [15:0] grp_fu_1458_p_din0;
output  [15:0] grp_fu_1458_p_din1;
input  [15:0] grp_fu_1458_p_dout0;
output   grp_fu_1458_p_ce;
output  [15:0] grp_fu_1462_p_din0;
output  [15:0] grp_fu_1462_p_din1;
input  [15:0] grp_fu_1462_p_dout0;
output   grp_fu_1462_p_ce;
output  [15:0] grp_fu_1466_p_din0;
output  [15:0] grp_fu_1466_p_din1;
input  [15:0] grp_fu_1466_p_dout0;
output   grp_fu_1466_p_ce;
output  [15:0] grp_fu_1470_p_din0;
output  [15:0] grp_fu_1470_p_din1;
input  [15:0] grp_fu_1470_p_dout0;
output   grp_fu_1470_p_ce;
output  [15:0] grp_fu_1474_p_din0;
output  [15:0] grp_fu_1474_p_din1;
input  [15:0] grp_fu_1474_p_dout0;
output   grp_fu_1474_p_ce;
output  [15:0] grp_fu_1478_p_din0;
output  [15:0] grp_fu_1478_p_din1;
input  [15:0] grp_fu_1478_p_dout0;
output   grp_fu_1478_p_ce;
output  [15:0] grp_fu_1482_p_din0;
output  [15:0] grp_fu_1482_p_din1;
input  [15:0] grp_fu_1482_p_dout0;
output   grp_fu_1482_p_ce;
output  [15:0] grp_fu_1486_p_din0;
output  [15:0] grp_fu_1486_p_din1;
input  [15:0] grp_fu_1486_p_dout0;
output   grp_fu_1486_p_ce;
output  [15:0] grp_fu_1490_p_din0;
output  [15:0] grp_fu_1490_p_din1;
input  [15:0] grp_fu_1490_p_dout0;
output   grp_fu_1490_p_ce;
output  [15:0] grp_fu_1494_p_din0;
output  [15:0] grp_fu_1494_p_din1;
input  [15:0] grp_fu_1494_p_dout0;
output   grp_fu_1494_p_ce;
output  [15:0] grp_fu_1498_p_din0;
output  [15:0] grp_fu_1498_p_din1;
input  [15:0] grp_fu_1498_p_dout0;
output   grp_fu_1498_p_ce;
output  [15:0] grp_fu_1502_p_din0;
output  [15:0] grp_fu_1502_p_din1;
input  [15:0] grp_fu_1502_p_dout0;
output   grp_fu_1502_p_ce;
output  [15:0] grp_fu_1506_p_din0;
output  [15:0] grp_fu_1506_p_din1;
input  [15:0] grp_fu_1506_p_dout0;
output   grp_fu_1506_p_ce;
output  [15:0] grp_fu_1510_p_din0;
output  [15:0] grp_fu_1510_p_din1;
input  [15:0] grp_fu_1510_p_dout0;
output   grp_fu_1510_p_ce;
output  [15:0] grp_fu_1514_p_din0;
output  [15:0] grp_fu_1514_p_din1;
input  [15:0] grp_fu_1514_p_dout0;
output   grp_fu_1514_p_ce;
output  [15:0] grp_fu_1518_p_din0;
output  [15:0] grp_fu_1518_p_din1;
input  [15:0] grp_fu_1518_p_dout0;
output   grp_fu_1518_p_ce;
output  [15:0] grp_fu_1522_p_din0;
output  [15:0] grp_fu_1522_p_din1;
input  [15:0] grp_fu_1522_p_dout0;
output   grp_fu_1522_p_ce;
output  [15:0] grp_fu_1526_p_din0;
output  [15:0] grp_fu_1526_p_din1;
input  [15:0] grp_fu_1526_p_dout0;
output   grp_fu_1526_p_ce;
output  [15:0] grp_fu_1530_p_din0;
output  [15:0] grp_fu_1530_p_din1;
input  [15:0] grp_fu_1530_p_dout0;
output   grp_fu_1530_p_ce;
output  [15:0] grp_fu_1534_p_din0;
output  [15:0] grp_fu_1534_p_din1;
input  [15:0] grp_fu_1534_p_dout0;
output   grp_fu_1534_p_ce;
output  [15:0] grp_fu_1538_p_din0;
output  [15:0] grp_fu_1538_p_din1;
input  [15:0] grp_fu_1538_p_dout0;
output   grp_fu_1538_p_ce;
output  [15:0] grp_fu_1542_p_din0;
output  [15:0] grp_fu_1542_p_din1;
input  [15:0] grp_fu_1542_p_dout0;
output   grp_fu_1542_p_ce;
output  [15:0] grp_fu_1546_p_din0;
output  [15:0] grp_fu_1546_p_din1;
input  [15:0] grp_fu_1546_p_dout0;
output   grp_fu_1546_p_ce;
output  [15:0] grp_fu_1550_p_din0;
output  [15:0] grp_fu_1550_p_din1;
input  [15:0] grp_fu_1550_p_dout0;
output   grp_fu_1550_p_ce;
output  [15:0] grp_fu_1670_p_din0;
output  [15:0] grp_fu_1670_p_din1;
input  [15:0] grp_fu_1670_p_dout0;
output   grp_fu_1670_p_ce;
output  [15:0] grp_fu_1674_p_din0;
output  [15:0] grp_fu_1674_p_din1;
input  [15:0] grp_fu_1674_p_dout0;
output   grp_fu_1674_p_ce;
output  [15:0] grp_fu_1678_p_din0;
output  [15:0] grp_fu_1678_p_din1;
input  [15:0] grp_fu_1678_p_dout0;
output   grp_fu_1678_p_ce;
output  [15:0] grp_fu_1554_p_din0;
output  [15:0] grp_fu_1554_p_din1;
input  [15:0] grp_fu_1554_p_dout0;
output   grp_fu_1554_p_ce;
output  [15:0] grp_fu_1558_p_din0;
output  [15:0] grp_fu_1558_p_din1;
input  [15:0] grp_fu_1558_p_dout0;
output   grp_fu_1558_p_ce;
output  [15:0] grp_fu_1562_p_din0;
output  [15:0] grp_fu_1562_p_din1;
input  [15:0] grp_fu_1562_p_dout0;
output   grp_fu_1562_p_ce;
output  [15:0] grp_fu_1566_p_din0;
output  [15:0] grp_fu_1566_p_din1;
input  [15:0] grp_fu_1566_p_dout0;
output   grp_fu_1566_p_ce;
output  [15:0] grp_fu_1570_p_din0;
output  [15:0] grp_fu_1570_p_din1;
input  [15:0] grp_fu_1570_p_dout0;
output   grp_fu_1570_p_ce;
output  [15:0] grp_fu_1574_p_din0;
output  [15:0] grp_fu_1574_p_din1;
input  [15:0] grp_fu_1574_p_dout0;
output   grp_fu_1574_p_ce;
output  [15:0] grp_fu_1578_p_din0;
output  [15:0] grp_fu_1578_p_din1;
input  [15:0] grp_fu_1578_p_dout0;
output   grp_fu_1578_p_ce;
output  [15:0] grp_fu_1582_p_din0;
output  [15:0] grp_fu_1582_p_din1;
input  [15:0] grp_fu_1582_p_dout0;
output   grp_fu_1582_p_ce;
output  [15:0] grp_fu_1586_p_din0;
output  [15:0] grp_fu_1586_p_din1;
input  [15:0] grp_fu_1586_p_dout0;
output   grp_fu_1586_p_ce;
output  [15:0] grp_fu_1590_p_din0;
output  [15:0] grp_fu_1590_p_din1;
input  [15:0] grp_fu_1590_p_dout0;
output   grp_fu_1590_p_ce;
output  [15:0] grp_fu_1594_p_din0;
output  [15:0] grp_fu_1594_p_din1;
input  [15:0] grp_fu_1594_p_dout0;
output   grp_fu_1594_p_ce;
output  [15:0] grp_fu_1598_p_din0;
output  [15:0] grp_fu_1598_p_din1;
input  [15:0] grp_fu_1598_p_dout0;
output   grp_fu_1598_p_ce;
output  [15:0] grp_fu_1602_p_din0;
output  [15:0] grp_fu_1602_p_din1;
input  [15:0] grp_fu_1602_p_dout0;
output   grp_fu_1602_p_ce;
output  [15:0] grp_fu_1606_p_din0;
output  [15:0] grp_fu_1606_p_din1;
input  [15:0] grp_fu_1606_p_dout0;
output   grp_fu_1606_p_ce;
output  [15:0] grp_fu_1610_p_din0;
output  [15:0] grp_fu_1610_p_din1;
input  [15:0] grp_fu_1610_p_dout0;
output   grp_fu_1610_p_ce;
output  [15:0] grp_fu_1614_p_din0;
output  [15:0] grp_fu_1614_p_din1;
input  [15:0] grp_fu_1614_p_dout0;
output   grp_fu_1614_p_ce;
output  [15:0] grp_fu_1618_p_din0;
output  [15:0] grp_fu_1618_p_din1;
input  [15:0] grp_fu_1618_p_dout0;
output   grp_fu_1618_p_ce;
output  [15:0] grp_fu_1622_p_din0;
output  [15:0] grp_fu_1622_p_din1;
input  [15:0] grp_fu_1622_p_dout0;
output   grp_fu_1622_p_ce;
output  [15:0] grp_fu_1626_p_din0;
output  [15:0] grp_fu_1626_p_din1;
input  [15:0] grp_fu_1626_p_dout0;
output   grp_fu_1626_p_ce;
output  [15:0] grp_fu_1630_p_din0;
output  [15:0] grp_fu_1630_p_din1;
input  [15:0] grp_fu_1630_p_dout0;
output   grp_fu_1630_p_ce;
output  [15:0] grp_fu_1634_p_din0;
output  [15:0] grp_fu_1634_p_din1;
input  [15:0] grp_fu_1634_p_dout0;
output   grp_fu_1634_p_ce;
output  [15:0] grp_fu_1638_p_din0;
output  [15:0] grp_fu_1638_p_din1;
input  [15:0] grp_fu_1638_p_dout0;
output   grp_fu_1638_p_ce;
output  [15:0] grp_fu_1642_p_din0;
output  [15:0] grp_fu_1642_p_din1;
input  [15:0] grp_fu_1642_p_dout0;
output   grp_fu_1642_p_ce;
output  [15:0] grp_fu_1646_p_din0;
output  [15:0] grp_fu_1646_p_din1;
input  [15:0] grp_fu_1646_p_dout0;
output   grp_fu_1646_p_ce;
output  [15:0] grp_fu_1650_p_din0;
output  [15:0] grp_fu_1650_p_din1;
input  [15:0] grp_fu_1650_p_dout0;
output   grp_fu_1650_p_ce;
output  [15:0] grp_fu_1654_p_din0;
output  [15:0] grp_fu_1654_p_din1;
input  [15:0] grp_fu_1654_p_dout0;
output   grp_fu_1654_p_ce;
output  [15:0] grp_fu_1658_p_din0;
output  [15:0] grp_fu_1658_p_din1;
input  [15:0] grp_fu_1658_p_dout0;
output   grp_fu_1658_p_ce;
output  [15:0] grp_fu_1662_p_din0;
output  [15:0] grp_fu_1662_p_din1;
input  [15:0] grp_fu_1662_p_dout0;
output   grp_fu_1662_p_ce;
output  [15:0] grp_fu_1666_p_din0;
output  [15:0] grp_fu_1666_p_din1;
input  [15:0] grp_fu_1666_p_dout0;
output   grp_fu_1666_p_ce;
output  [15:0] grp_fu_1682_p_din0;
output  [15:0] grp_fu_1682_p_din1;
input  [15:0] grp_fu_1682_p_dout0;
output   grp_fu_1682_p_ce;
output  [15:0] grp_fu_1686_p_din0;
output  [15:0] grp_fu_1686_p_din1;
input  [15:0] grp_fu_1686_p_dout0;
output   grp_fu_1686_p_ce;
output  [15:0] grp_fu_1690_p_din0;
output  [15:0] grp_fu_1690_p_din1;
input  [15:0] grp_fu_1690_p_dout0;
output   grp_fu_1690_p_ce;

reg ap_idle;
reg m_axi_gmem_out_WVALID;
reg[15:0] m_axi_gmem_out_WDATA;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_ce0;
reg enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_ce0;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_state32_pp0_stage15_iter1;
wire    ap_block_state48_pp0_stage15_iter2;
wire    ap_block_state64_pp0_stage15_iter3;
wire    ap_block_state80_pp0_stage15_iter4;
reg   [0:0] icmp_ln161_reg_3412;
reg   [0:0] icmp_ln161_reg_3412_pp0_iter4_reg;
reg    ap_block_state80_io;
reg    ap_block_pp0_stage15_subdone;
reg    ap_condition_exit_pp0_iter0_stage15;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem_out_blk_n_W;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_block_pp0_stage15;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg   [15:0] reg_2568;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state19_pp0_stage2_iter1;
wire    ap_block_state35_pp0_stage2_iter2;
wire    ap_block_state51_pp0_stage2_iter3;
wire    ap_block_state67_pp0_stage2_iter4;
wire    ap_block_state83_pp0_stage2_iter5;
reg    ap_block_pp0_stage2_11001;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state20_pp0_stage3_iter1;
wire    ap_block_state36_pp0_stage3_iter2;
wire    ap_block_state52_pp0_stage3_iter3;
wire    ap_block_state68_pp0_stage3_iter4;
reg    ap_block_state68_io;
reg    ap_block_pp0_stage3_11001;
reg   [15:0] reg_2574;
reg   [15:0] reg_2580;
reg   [15:0] reg_2586;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state22_pp0_stage5_iter1;
wire    ap_block_state38_pp0_stage5_iter2;
wire    ap_block_state54_pp0_stage5_iter3;
wire    ap_block_state70_pp0_stage5_iter4;
reg    ap_block_state70_io;
reg    ap_block_pp0_stage5_11001;
reg   [15:0] reg_2592;
reg   [15:0] reg_2598;
reg   [15:0] reg_2604;
reg   [15:0] reg_2610;
reg   [15:0] reg_2616;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state21_pp0_stage4_iter1;
wire    ap_block_state37_pp0_stage4_iter2;
wire    ap_block_state53_pp0_stage4_iter3;
wire    ap_block_state69_pp0_stage4_iter4;
reg    ap_block_state69_io;
reg    ap_block_pp0_stage4_11001;
reg   [15:0] reg_2623;
reg   [15:0] reg_2629;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state23_pp0_stage6_iter1;
wire    ap_block_state39_pp0_stage6_iter2;
wire    ap_block_state55_pp0_stage6_iter3;
wire    ap_block_state71_pp0_stage6_iter4;
reg    ap_block_state71_io;
reg    ap_block_pp0_stage6_11001;
reg   [15:0] reg_2636;
reg   [15:0] reg_2642;
reg   [15:0] reg_2649;
reg   [15:0] reg_2655;
reg   [15:0] reg_2663;
reg   [15:0] reg_2670;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state24_pp0_stage7_iter1;
wire    ap_block_state40_pp0_stage7_iter2;
wire    ap_block_state56_pp0_stage7_iter3;
wire    ap_block_state72_pp0_stage7_iter4;
reg    ap_block_state72_io;
reg    ap_block_pp0_stage7_11001;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state26_pp0_stage9_iter1;
wire    ap_block_state42_pp0_stage9_iter2;
wire    ap_block_state58_pp0_stage9_iter3;
wire    ap_block_state74_pp0_stage9_iter4;
reg    ap_block_state74_io;
reg    ap_block_pp0_stage9_11001;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state28_pp0_stage11_iter1;
wire    ap_block_state44_pp0_stage11_iter2;
wire    ap_block_state60_pp0_stage11_iter3;
wire    ap_block_state76_pp0_stage11_iter4;
reg    ap_block_state76_io;
reg    ap_block_pp0_stage11_11001;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_state30_pp0_stage13_iter1;
wire    ap_block_state46_pp0_stage13_iter2;
wire    ap_block_state62_pp0_stage13_iter3;
wire    ap_block_state78_pp0_stage13_iter4;
reg    ap_block_state78_io;
reg    ap_block_pp0_stage13_11001;
reg    ap_block_pp0_stage15_11001;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state18_pp0_stage1_iter1;
wire    ap_block_state34_pp0_stage1_iter2;
wire    ap_block_state50_pp0_stage1_iter3;
wire    ap_block_state66_pp0_stage1_iter4;
wire    ap_block_state82_pp0_stage1_iter5;
reg    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln161_reg_3412_pp0_iter1_reg;
reg   [15:0] reg_2676;
reg   [15:0] reg_2682;
reg   [15:0] reg_2688;
reg   [15:0] reg_2694;
reg   [15:0] reg_2700;
reg   [15:0] reg_2706;
reg   [15:0] reg_2712;
reg   [15:0] reg_2718;
reg   [15:0] reg_2724;
reg   [15:0] reg_2730;
reg   [15:0] reg_2736;
reg   [15:0] reg_2742;
reg   [15:0] reg_2748;
reg   [15:0] reg_2754;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state25_pp0_stage8_iter1;
wire    ap_block_state41_pp0_stage8_iter2;
wire    ap_block_state57_pp0_stage8_iter3;
wire    ap_block_state73_pp0_stage8_iter4;
reg    ap_block_state73_io;
reg    ap_block_pp0_stage8_11001;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state27_pp0_stage10_iter1;
wire    ap_block_state43_pp0_stage10_iter2;
wire    ap_block_state59_pp0_stage10_iter3;
wire    ap_block_state75_pp0_stage10_iter4;
reg    ap_block_state75_io;
reg    ap_block_pp0_stage10_11001;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_state29_pp0_stage12_iter1;
wire    ap_block_state45_pp0_stage12_iter2;
wire    ap_block_state61_pp0_stage12_iter3;
wire    ap_block_state77_pp0_stage12_iter4;
reg    ap_block_state77_io;
reg    ap_block_pp0_stage12_11001;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_state31_pp0_stage14_iter1;
wire    ap_block_state47_pp0_stage14_iter2;
wire    ap_block_state63_pp0_stage14_iter3;
wire    ap_block_state79_pp0_stage14_iter4;
reg    ap_block_state79_io;
reg    ap_block_pp0_stage14_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state17_pp0_stage0_iter1;
wire    ap_block_state33_pp0_stage0_iter2;
wire    ap_block_state49_pp0_stage0_iter3;
wire    ap_block_state65_pp0_stage0_iter4;
wire    ap_block_state81_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] reg_2760;
reg   [15:0] reg_2766;
reg   [15:0] reg_2772;
reg   [15:0] reg_2778;
reg   [15:0] reg_2784;
reg   [15:0] reg_2791;
reg   [0:0] icmp_ln161_reg_3412_pp0_iter2_reg;
reg   [15:0] reg_2798;
reg   [15:0] reg_2805;
reg   [15:0] reg_2812;
reg   [15:0] reg_2819;
reg   [15:0] reg_2826;
reg   [15:0] reg_2833;
reg   [15:0] reg_2840;
reg   [15:0] reg_2847;
reg   [15:0] reg_2854;
reg   [15:0] reg_2861;
reg   [15:0] reg_2867;
reg   [15:0] reg_2873;
reg   [15:0] reg_2879;
reg   [15:0] reg_2885;
reg   [15:0] reg_2891;
reg   [15:0] reg_2898;
reg   [15:0] reg_2904;
reg   [15:0] reg_2910;
reg   [15:0] reg_2916;
reg   [15:0] reg_2922;
reg   [15:0] reg_2928;
reg   [15:0] reg_2934;
reg   [15:0] reg_2940;
reg   [15:0] reg_2946;
reg   [15:0] reg_2952;
reg   [15:0] reg_2958;
reg   [0:0] icmp_ln161_reg_3412_pp0_iter3_reg;
reg   [15:0] reg_2964;
reg   [15:0] reg_2970;
reg   [15:0] reg_2976;
reg   [15:0] reg_2982;
reg   [15:0] reg_2988;
reg   [15:0] reg_2994;
reg   [15:0] reg_3001;
reg   [15:0] reg_3008;
reg   [15:0] reg_3015;
reg   [15:0] reg_3022;
reg   [15:0] reg_3029;
reg   [15:0] reg_3036;
reg   [15:0] reg_3043;
reg   [15:0] reg_3050;
reg   [15:0] reg_3057;
reg   [15:0] reg_3064;
reg   [15:0] reg_3070;
reg   [15:0] reg_3076;
reg   [15:0] reg_3082;
reg   [15:0] reg_3088;
reg   [15:0] reg_3094;
reg   [15:0] reg_3100;
reg   [15:0] reg_3105;
reg   [15:0] reg_3110;
reg   [15:0] reg_3115;
reg   [15:0] reg_3120;
reg   [15:0] reg_3125;
reg   [15:0] reg_3130;
reg   [15:0] reg_3135;
reg   [15:0] reg_3140;
wire   [0:0] icmp_ln161_fu_3167_p2;
reg   [15:0] a_reg_3576;
reg   [15:0] a_27_reg_3590;
reg   [15:0] a_28_reg_3606;
reg   [15:0] a_29_reg_3622;
reg   [15:0] a_30_reg_3640;
reg   [15:0] a_31_reg_3659;
reg   [15:0] a_32_reg_3678;
reg   [15:0] a_33_reg_3698;
reg   [15:0] a_34_reg_3718;
reg   [15:0] a_35_reg_3738;
reg   [15:0] a_36_reg_3758;
reg   [15:0] a_37_reg_3778;
reg   [15:0] a_38_reg_3798;
reg   [15:0] a_39_reg_3818;
reg   [15:0] a_40_reg_3838;
reg   [15:0] a_41_reg_3858;
reg   [15:0] a_42_reg_3878;
reg   [15:0] a_43_reg_3898;
reg   [15:0] a_44_reg_3918;
reg   [15:0] a_45_reg_3938;
reg   [15:0] a_46_reg_3958;
reg   [15:0] a_47_reg_3978;
reg   [15:0] a_48_reg_3998;
reg   [15:0] a_49_reg_4018;
reg   [15:0] a_50_reg_4038;
reg   [15:0] a_51_reg_4058;
reg   [15:0] a_52_reg_4078;
reg   [15:0] a_53_reg_4097;
reg   [15:0] a_54_reg_4116;
reg   [15:0] a_55_reg_4134;
reg   [15:0] a_56_reg_4150;
reg   [15:0] a_57_reg_4166;
reg   [15:0] mul147_s_reg_4180;
reg   [15:0] mul147_32_reg_4185;
reg   [15:0] mul147_33_reg_4190;
reg   [15:0] mul147_34_reg_4195;
reg   [15:0] mul147_35_reg_4200;
reg   [15:0] mul147_1_1_reg_4205;
reg   [15:0] mul147_1_2_reg_4210;
reg   [15:0] mul147_1_3_reg_4215;
reg   [15:0] mul147_1_4_reg_4220;
reg   [15:0] mul147_2_2_reg_4225;
reg   [15:0] mul147_2_3_reg_4230;
reg   [15:0] mul147_2_4_reg_4235;
reg   [15:0] mul147_3_2_reg_4240;
reg   [15:0] mul147_3_3_reg_4245;
reg   [15:0] mul147_4_2_reg_4250;
reg   [15:0] mul147_5_2_reg_4255;
reg   [15:0] mul147_37_reg_4260;
reg   [15:0] mul147_1_5_reg_4265;
reg   [15:0] mul147_1_6_reg_4270;
reg   [15:0] mul147_2_5_reg_4275;
reg   [15:0] mul147_2_6_reg_4280;
reg   [15:0] mul147_3_5_reg_4285;
reg   [15:0] mul147_4_3_reg_4290;
reg   [15:0] mul147_4_4_reg_4295;
reg   [15:0] mul147_4_5_reg_4300;
reg   [15:0] mul147_5_4_reg_4305;
reg   [15:0] mul147_6_2_reg_4310;
reg   [15:0] mul147_6_3_reg_4315;
reg   [15:0] mul147_6_4_reg_4320;
reg   [15:0] mul147_7_3_reg_4325;
reg   [15:0] mul147_8_2_reg_4330;
reg   [15:0] mul147_9_1_reg_4335;
reg   [15:0] mul147_9_2_reg_4340;
reg   [15:0] mul147_10_2_reg_4345;
reg   [15:0] mul147_38_reg_4350;
reg   [15:0] mul147_39_reg_4355;
reg   [15:0] mul147_1_7_reg_4360;
reg   [15:0] mul147_1_8_reg_4365;
reg   [15:0] mul147_2_7_reg_4370;
reg   [15:0] mul147_2_8_reg_4375;
reg   [15:0] mul147_3_6_reg_4380;
reg   [15:0] mul147_3_7_reg_4385;
reg   [15:0] mul147_4_6_reg_4390;
reg   [15:0] mul147_4_7_reg_4395;
reg   [15:0] mul147_5_5_reg_4400;
reg   [15:0] mul147_5_6_reg_4405;
reg   [15:0] mul147_6_5_reg_4410;
reg   [15:0] mul147_6_6_reg_4415;
reg   [15:0] mul147_7_4_reg_4420;
reg   [15:0] mul147_7_5_reg_4425;
reg   [15:0] mul147_8_4_reg_4430;
reg   [15:0] mul147_8_5_reg_4435;
reg   [15:0] mul147_9_3_reg_4440;
reg   [15:0] mul147_9_4_reg_4445;
reg   [15:0] mul147_10_3_reg_4450;
reg   [15:0] mul147_10_4_reg_4455;
reg   [15:0] mul147_11_2_reg_4460;
reg   [15:0] mul147_12_2_reg_4465;
reg   [15:0] mul147_12_3_reg_4470;
reg   [15:0] mul147_13_2_reg_4475;
reg   [15:0] mul147_14_2_reg_4480;
reg   [15:0] mul147_40_reg_4485;
reg   [15:0] mul147_40_reg_4485_pp0_iter1_reg;
reg   [15:0] mul147_41_reg_4490;
reg   [15:0] mul147_41_reg_4490_pp0_iter1_reg;
reg   [15:0] mul147_1_9_reg_4495;
reg   [15:0] mul147_1_s_reg_4500;
reg   [15:0] mul147_1_s_reg_4500_pp0_iter1_reg;
reg   [15:0] mul147_2_9_reg_4505;
reg   [15:0] mul147_2_s_reg_4510;
reg   [15:0] mul147_2_s_reg_4510_pp0_iter1_reg;
reg   [15:0] mul147_3_8_reg_4515;
reg   [15:0] mul147_3_9_reg_4520;
reg   [15:0] mul147_4_8_reg_4525;
reg   [15:0] mul147_4_9_reg_4530;
reg   [15:0] mul147_5_7_reg_4535;
reg   [15:0] mul147_5_8_reg_4540;
reg   [15:0] mul147_6_8_reg_4545;
reg   [15:0] mul147_7_6_reg_4550;
reg   [15:0] mul147_7_7_reg_4555;
reg   [15:0] mul147_8_6_reg_4560;
reg   [15:0] mul147_9_6_reg_4565;
reg   [15:0] mul147_10_5_reg_4570;
reg   [15:0] mul147_11_4_reg_4575;
reg   [15:0] mul147_11_5_reg_4580;
reg   [15:0] mul147_12_5_reg_4585;
reg   [15:0] mul147_13_3_reg_4590;
reg   [15:0] mul147_14_3_reg_4595;
reg   [15:0] mul147_15_3_reg_4600;
reg   [15:0] mul147_42_reg_4605;
reg   [15:0] mul147_42_reg_4605_pp0_iter1_reg;
reg   [15:0] mul147_43_reg_4610;
reg   [15:0] mul147_43_reg_4610_pp0_iter1_reg;
reg   [15:0] mul147_1_10_reg_4615;
reg   [15:0] mul147_1_10_reg_4615_pp0_iter1_reg;
reg   [15:0] mul147_1_11_reg_4620;
reg   [15:0] mul147_1_11_reg_4620_pp0_iter1_reg;
reg   [15:0] mul147_2_10_reg_4625;
reg   [15:0] mul147_2_10_reg_4625_pp0_iter1_reg;
reg   [15:0] mul147_2_11_reg_4630;
reg   [15:0] mul147_2_11_reg_4630_pp0_iter1_reg;
reg   [15:0] mul147_3_s_reg_4635;
reg   [15:0] mul147_3_10_reg_4640;
reg   [15:0] mul147_3_10_reg_4640_pp0_iter1_reg;
reg   [15:0] mul147_4_s_reg_4645;
reg   [15:0] mul147_4_10_reg_4650;
reg   [15:0] mul147_4_10_reg_4650_pp0_iter1_reg;
reg   [15:0] mul147_5_9_reg_4655;
reg   [15:0] mul147_5_s_reg_4660;
reg   [15:0] mul147_6_9_reg_4665;
reg   [15:0] mul147_6_s_reg_4670;
reg   [15:0] mul147_7_8_reg_4675;
reg   [15:0] mul147_7_9_reg_4680;
reg   [15:0] mul147_8_8_reg_4685;
reg   [15:0] mul147_8_9_reg_4690;
reg   [15:0] mul147_9_7_reg_4695;
reg   [15:0] mul147_9_8_reg_4700;
reg   [15:0] mul147_10_7_reg_4705;
reg   [15:0] mul147_10_8_reg_4710;
reg   [15:0] mul147_11_6_reg_4715;
reg   [15:0] mul147_11_7_reg_4720;
reg   [15:0] mul147_12_7_reg_4725;
reg   [15:0] mul147_15_4_reg_4730;
reg   [15:0] mul147_15_5_reg_4735;
reg   [15:0] mul147_44_reg_4740;
reg   [15:0] mul147_44_reg_4740_pp0_iter1_reg;
reg   [15:0] mul147_45_reg_4745;
reg   [15:0] mul147_45_reg_4745_pp0_iter1_reg;
reg   [15:0] mul147_1_12_reg_4750;
reg   [15:0] mul147_1_12_reg_4750_pp0_iter1_reg;
reg   [15:0] mul147_1_13_reg_4755;
reg   [15:0] mul147_1_13_reg_4755_pp0_iter1_reg;
reg   [15:0] mul147_2_12_reg_4760;
reg   [15:0] mul147_2_12_reg_4760_pp0_iter1_reg;
reg   [15:0] mul147_2_13_reg_4765;
reg   [15:0] mul147_2_13_reg_4765_pp0_iter1_reg;
reg   [15:0] mul147_3_11_reg_4770;
reg   [15:0] mul147_3_11_reg_4770_pp0_iter1_reg;
reg   [15:0] mul147_3_12_reg_4775;
reg   [15:0] mul147_3_12_reg_4775_pp0_iter1_reg;
reg   [15:0] mul147_4_11_reg_4780;
reg   [15:0] mul147_4_11_reg_4780_pp0_iter1_reg;
reg   [15:0] mul147_4_12_reg_4785;
reg   [15:0] mul147_4_12_reg_4785_pp0_iter1_reg;
reg   [15:0] mul147_5_10_reg_4790;
reg   [15:0] mul147_5_10_reg_4790_pp0_iter1_reg;
reg   [15:0] mul147_5_11_reg_4795;
reg   [15:0] mul147_5_11_reg_4795_pp0_iter1_reg;
reg   [15:0] mul147_6_10_reg_4800;
reg   [15:0] mul147_6_10_reg_4800_pp0_iter1_reg;
reg   [15:0] mul147_6_11_reg_4805;
reg   [15:0] mul147_6_11_reg_4805_pp0_iter1_reg;
reg   [15:0] mul147_7_s_reg_4810;
reg   [15:0] mul147_7_10_reg_4815;
reg   [15:0] mul147_7_10_reg_4815_pp0_iter1_reg;
reg   [15:0] mul147_8_s_reg_4820;
reg   [15:0] mul147_8_10_reg_4825;
reg   [15:0] mul147_8_10_reg_4825_pp0_iter1_reg;
reg   [15:0] mul147_9_9_reg_4830;
reg   [15:0] mul147_9_s_reg_4835;
reg   [15:0] mul147_10_9_reg_4840;
reg   [15:0] mul147_10_s_reg_4845;
reg   [15:0] mul147_11_8_reg_4850;
reg   [15:0] mul147_11_9_reg_4855;
reg   [15:0] mul147_12_8_reg_4860;
reg   [15:0] mul147_12_9_reg_4865;
reg   [15:0] mul147_13_7_reg_4870;
reg   [15:0] mul147_13_8_reg_4875;
reg   [15:0] mul147_14_7_reg_4880;
reg   [15:0] mul147_14_8_reg_4885;
reg   [15:0] mul147_15_6_reg_4890;
reg   [15:0] mul147_15_7_reg_4895;
reg   [15:0] mul147_16_reg_4900;
reg   [15:0] mul147_16_reg_4900_pp0_iter1_reg;
reg   [15:0] mul147_17_reg_4905;
reg   [15:0] mul147_17_reg_4905_pp0_iter1_reg;
reg   [15:0] mul147_1_14_reg_4910;
reg   [15:0] mul147_1_14_reg_4910_pp0_iter1_reg;
reg   [15:0] mul147_1_15_reg_4915;
reg   [15:0] mul147_1_15_reg_4915_pp0_iter1_reg;
reg   [15:0] mul147_2_14_reg_4920;
reg   [15:0] mul147_2_14_reg_4920_pp0_iter1_reg;
reg   [15:0] mul147_2_15_reg_4925;
reg   [15:0] mul147_2_15_reg_4925_pp0_iter1_reg;
reg   [15:0] mul147_3_13_reg_4930;
reg   [15:0] mul147_3_13_reg_4930_pp0_iter1_reg;
reg   [15:0] mul147_3_14_reg_4935;
reg   [15:0] mul147_3_14_reg_4935_pp0_iter1_reg;
reg   [15:0] mul147_4_13_reg_4940;
reg   [15:0] mul147_4_13_reg_4940_pp0_iter1_reg;
reg   [15:0] mul147_4_14_reg_4945;
reg   [15:0] mul147_4_14_reg_4945_pp0_iter1_reg;
reg   [15:0] mul147_5_12_reg_4950;
reg   [15:0] mul147_5_12_reg_4950_pp0_iter1_reg;
reg   [15:0] mul147_5_13_reg_4955;
reg   [15:0] mul147_5_13_reg_4955_pp0_iter1_reg;
reg   [15:0] mul147_6_12_reg_4960;
reg   [15:0] mul147_6_12_reg_4960_pp0_iter1_reg;
reg   [15:0] mul147_6_13_reg_4965;
reg   [15:0] mul147_6_13_reg_4965_pp0_iter1_reg;
reg   [15:0] mul147_7_11_reg_4970;
reg   [15:0] mul147_7_11_reg_4970_pp0_iter1_reg;
reg   [15:0] mul147_7_12_reg_4975;
reg   [15:0] mul147_7_12_reg_4975_pp0_iter1_reg;
reg   [15:0] mul147_8_11_reg_4980;
reg   [15:0] mul147_8_11_reg_4980_pp0_iter1_reg;
reg   [15:0] mul147_8_12_reg_4985;
reg   [15:0] mul147_8_12_reg_4985_pp0_iter1_reg;
reg   [15:0] mul147_9_10_reg_4990;
reg   [15:0] mul147_9_11_reg_4995;
reg   [15:0] mul147_9_11_reg_4995_pp0_iter1_reg;
reg   [15:0] mul147_10_10_reg_5000;
reg   [15:0] mul147_10_10_reg_5000_pp0_iter1_reg;
reg   [15:0] mul147_10_11_reg_5005;
reg   [15:0] mul147_10_11_reg_5005_pp0_iter1_reg;
reg   [15:0] mul147_11_s_reg_5010;
reg   [15:0] mul147_11_10_reg_5015;
reg   [15:0] mul147_11_10_reg_5015_pp0_iter1_reg;
reg   [15:0] mul147_12_s_reg_5020;
reg   [15:0] mul147_12_10_reg_5025;
reg   [15:0] mul147_12_10_reg_5025_pp0_iter1_reg;
reg   [15:0] mul147_13_9_reg_5030;
reg   [15:0] mul147_13_s_reg_5035;
reg   [15:0] mul147_14_9_reg_5040;
reg   [15:0] mul147_14_s_reg_5045;
reg   [15:0] mul147_15_8_reg_5050;
reg   [15:0] mul147_15_9_reg_5055;
reg   [15:0] mul147_18_reg_5060;
reg   [15:0] mul147_18_reg_5060_pp0_iter1_reg;
reg   [15:0] mul147_19_reg_5065;
reg   [15:0] mul147_19_reg_5065_pp0_iter1_reg;
reg   [15:0] mul147_1_16_reg_5070;
reg   [15:0] mul147_1_16_reg_5070_pp0_iter1_reg;
reg   [15:0] mul147_1_17_reg_5075;
reg   [15:0] mul147_1_17_reg_5075_pp0_iter1_reg;
reg   [15:0] mul147_2_16_reg_5080;
reg   [15:0] mul147_2_16_reg_5080_pp0_iter1_reg;
reg   [15:0] mul147_2_17_reg_5085;
reg   [15:0] mul147_2_17_reg_5085_pp0_iter1_reg;
reg   [15:0] mul147_3_15_reg_5090;
reg   [15:0] mul147_3_15_reg_5090_pp0_iter1_reg;
reg   [15:0] mul147_3_16_reg_5095;
reg   [15:0] mul147_3_16_reg_5095_pp0_iter1_reg;
reg   [15:0] mul147_4_15_reg_5100;
reg   [15:0] mul147_4_15_reg_5100_pp0_iter1_reg;
reg   [15:0] mul147_4_16_reg_5105;
reg   [15:0] mul147_4_16_reg_5105_pp0_iter1_reg;
reg   [15:0] mul147_5_14_reg_5110;
reg   [15:0] mul147_5_14_reg_5110_pp0_iter1_reg;
reg   [15:0] mul147_5_15_reg_5115;
reg   [15:0] mul147_5_15_reg_5115_pp0_iter1_reg;
reg   [15:0] mul147_6_14_reg_5120;
reg   [15:0] mul147_6_14_reg_5120_pp0_iter1_reg;
reg   [15:0] mul147_6_15_reg_5125;
reg   [15:0] mul147_6_15_reg_5125_pp0_iter1_reg;
reg   [15:0] mul147_7_13_reg_5130;
reg   [15:0] mul147_7_13_reg_5130_pp0_iter1_reg;
reg   [15:0] mul147_7_14_reg_5135;
reg   [15:0] mul147_7_14_reg_5135_pp0_iter1_reg;
reg   [15:0] mul147_8_13_reg_5140;
reg   [15:0] mul147_8_13_reg_5140_pp0_iter1_reg;
reg   [15:0] mul147_8_14_reg_5145;
reg   [15:0] mul147_8_14_reg_5145_pp0_iter1_reg;
reg   [15:0] mul147_9_12_reg_5150;
reg   [15:0] mul147_9_12_reg_5150_pp0_iter1_reg;
reg   [15:0] mul147_9_13_reg_5155;
reg   [15:0] mul147_9_13_reg_5155_pp0_iter1_reg;
reg   [15:0] mul147_10_12_reg_5160;
reg   [15:0] mul147_10_12_reg_5160_pp0_iter1_reg;
reg   [15:0] mul147_10_13_reg_5165;
reg   [15:0] mul147_10_13_reg_5165_pp0_iter1_reg;
reg   [15:0] mul147_11_11_reg_5170;
reg   [15:0] mul147_11_11_reg_5170_pp0_iter1_reg;
reg   [15:0] mul147_11_12_reg_5175;
reg   [15:0] mul147_11_12_reg_5175_pp0_iter1_reg;
reg   [15:0] mul147_12_11_reg_5180;
reg   [15:0] mul147_12_11_reg_5180_pp0_iter1_reg;
reg   [15:0] mul147_12_12_reg_5185;
reg   [15:0] mul147_12_12_reg_5185_pp0_iter1_reg;
reg   [15:0] mul147_13_10_reg_5190;
reg   [15:0] mul147_13_11_reg_5195;
reg   [15:0] mul147_13_11_reg_5195_pp0_iter1_reg;
reg   [15:0] mul147_14_10_reg_5200;
reg   [15:0] mul147_14_11_reg_5205;
reg   [15:0] mul147_14_11_reg_5205_pp0_iter1_reg;
reg   [15:0] mul147_15_s_reg_5210;
reg   [15:0] mul147_15_10_reg_5215;
reg   [15:0] mul147_15_10_reg_5215_pp0_iter1_reg;
reg   [15:0] mul147_20_reg_5220;
reg   [15:0] mul147_20_reg_5220_pp0_iter1_reg;
reg   [15:0] mul147_21_reg_5225;
reg   [15:0] mul147_21_reg_5225_pp0_iter1_reg;
reg   [15:0] mul147_21_reg_5225_pp0_iter2_reg;
reg   [15:0] mul147_1_18_reg_5230;
reg   [15:0] mul147_1_18_reg_5230_pp0_iter1_reg;
reg   [15:0] mul147_1_19_reg_5235;
reg   [15:0] mul147_1_19_reg_5235_pp0_iter1_reg;
reg   [15:0] mul147_2_18_reg_5240;
reg   [15:0] mul147_2_18_reg_5240_pp0_iter1_reg;
reg   [15:0] mul147_2_19_reg_5245;
reg   [15:0] mul147_2_19_reg_5245_pp0_iter1_reg;
reg   [15:0] mul147_3_17_reg_5250;
reg   [15:0] mul147_3_17_reg_5250_pp0_iter1_reg;
reg   [15:0] mul147_3_18_reg_5255;
reg   [15:0] mul147_3_18_reg_5255_pp0_iter1_reg;
reg   [15:0] mul147_4_17_reg_5260;
reg   [15:0] mul147_4_17_reg_5260_pp0_iter1_reg;
reg   [15:0] mul147_4_18_reg_5265;
reg   [15:0] mul147_4_18_reg_5265_pp0_iter1_reg;
reg   [15:0] mul147_5_16_reg_5270;
reg   [15:0] mul147_5_16_reg_5270_pp0_iter1_reg;
reg   [15:0] mul147_5_17_reg_5275;
reg   [15:0] mul147_5_17_reg_5275_pp0_iter1_reg;
reg   [15:0] mul147_6_16_reg_5280;
reg   [15:0] mul147_6_16_reg_5280_pp0_iter1_reg;
reg   [15:0] mul147_6_17_reg_5285;
reg   [15:0] mul147_6_17_reg_5285_pp0_iter1_reg;
reg   [15:0] mul147_7_15_reg_5290;
reg   [15:0] mul147_7_15_reg_5290_pp0_iter1_reg;
reg   [15:0] mul147_7_16_reg_5295;
reg   [15:0] mul147_7_16_reg_5295_pp0_iter1_reg;
reg   [15:0] mul147_8_15_reg_5300;
reg   [15:0] mul147_8_15_reg_5300_pp0_iter1_reg;
reg   [15:0] mul147_8_16_reg_5305;
reg   [15:0] mul147_8_16_reg_5305_pp0_iter1_reg;
reg   [15:0] mul147_9_14_reg_5310;
reg   [15:0] mul147_9_14_reg_5310_pp0_iter1_reg;
reg   [15:0] mul147_9_15_reg_5315;
reg   [15:0] mul147_9_15_reg_5315_pp0_iter1_reg;
reg   [15:0] mul147_10_14_reg_5320;
reg   [15:0] mul147_10_14_reg_5320_pp0_iter1_reg;
reg   [15:0] mul147_10_15_reg_5325;
reg   [15:0] mul147_10_15_reg_5325_pp0_iter1_reg;
reg   [15:0] mul147_11_13_reg_5330;
reg   [15:0] mul147_11_13_reg_5330_pp0_iter1_reg;
reg   [15:0] mul147_11_14_reg_5335;
reg   [15:0] mul147_11_14_reg_5335_pp0_iter1_reg;
reg   [15:0] mul147_12_13_reg_5340;
reg   [15:0] mul147_12_13_reg_5340_pp0_iter1_reg;
reg   [15:0] mul147_12_14_reg_5345;
reg   [15:0] mul147_12_14_reg_5345_pp0_iter1_reg;
reg   [15:0] mul147_13_12_reg_5350;
reg   [15:0] mul147_13_12_reg_5350_pp0_iter1_reg;
reg   [15:0] mul147_13_13_reg_5355;
reg   [15:0] mul147_13_13_reg_5355_pp0_iter1_reg;
reg   [15:0] mul147_14_12_reg_5360;
reg   [15:0] mul147_14_12_reg_5360_pp0_iter1_reg;
reg   [15:0] mul147_14_13_reg_5365;
reg   [15:0] mul147_14_13_reg_5365_pp0_iter1_reg;
reg   [15:0] mul147_15_11_reg_5370;
reg   [15:0] mul147_15_11_reg_5370_pp0_iter1_reg;
reg   [15:0] mul147_15_12_reg_5375;
reg   [15:0] mul147_15_12_reg_5375_pp0_iter1_reg;
reg   [15:0] mul147_22_reg_5380;
reg   [15:0] mul147_22_reg_5380_pp0_iter1_reg;
reg   [15:0] mul147_22_reg_5380_pp0_iter2_reg;
reg   [15:0] mul147_23_reg_5385;
reg   [15:0] mul147_23_reg_5385_pp0_iter1_reg;
reg   [15:0] mul147_23_reg_5385_pp0_iter2_reg;
reg   [15:0] mul147_1_20_reg_5390;
reg   [15:0] mul147_1_20_reg_5390_pp0_iter1_reg;
reg   [15:0] mul147_1_20_reg_5390_pp0_iter2_reg;
reg   [15:0] mul147_1_21_reg_5395;
reg   [15:0] mul147_1_21_reg_5395_pp0_iter1_reg;
reg   [15:0] mul147_1_21_reg_5395_pp0_iter2_reg;
reg   [15:0] mul147_2_20_reg_5400;
reg   [15:0] mul147_2_20_reg_5400_pp0_iter1_reg;
reg   [15:0] mul147_2_20_reg_5400_pp0_iter2_reg;
reg   [15:0] mul147_2_21_reg_5405;
reg   [15:0] mul147_2_21_reg_5405_pp0_iter1_reg;
reg   [15:0] mul147_2_21_reg_5405_pp0_iter2_reg;
reg   [15:0] mul147_3_19_reg_5410;
reg   [15:0] mul147_3_19_reg_5410_pp0_iter1_reg;
reg   [15:0] mul147_3_20_reg_5415;
reg   [15:0] mul147_3_20_reg_5415_pp0_iter1_reg;
reg   [15:0] mul147_3_20_reg_5415_pp0_iter2_reg;
reg   [15:0] mul147_4_19_reg_5420;
reg   [15:0] mul147_4_19_reg_5420_pp0_iter1_reg;
reg   [15:0] mul147_4_20_reg_5425;
reg   [15:0] mul147_4_20_reg_5425_pp0_iter1_reg;
reg   [15:0] mul147_4_20_reg_5425_pp0_iter2_reg;
reg   [15:0] mul147_5_18_reg_5430;
reg   [15:0] mul147_5_18_reg_5430_pp0_iter1_reg;
reg   [15:0] mul147_5_19_reg_5435;
reg   [15:0] mul147_5_19_reg_5435_pp0_iter1_reg;
reg   [15:0] mul147_6_18_reg_5440;
reg   [15:0] mul147_6_18_reg_5440_pp0_iter1_reg;
reg   [15:0] mul147_6_19_reg_5445;
reg   [15:0] mul147_6_19_reg_5445_pp0_iter1_reg;
reg   [15:0] mul147_7_17_reg_5450;
reg   [15:0] mul147_7_17_reg_5450_pp0_iter1_reg;
reg   [15:0] mul147_7_18_reg_5455;
reg   [15:0] mul147_7_18_reg_5455_pp0_iter1_reg;
reg   [15:0] mul147_8_17_reg_5460;
reg   [15:0] mul147_8_17_reg_5460_pp0_iter1_reg;
reg   [15:0] mul147_8_18_reg_5465;
reg   [15:0] mul147_8_18_reg_5465_pp0_iter1_reg;
reg   [15:0] mul147_9_16_reg_5470;
reg   [15:0] mul147_9_16_reg_5470_pp0_iter1_reg;
reg   [15:0] mul147_9_17_reg_5475;
reg   [15:0] mul147_9_17_reg_5475_pp0_iter1_reg;
reg   [15:0] mul147_10_16_reg_5480;
reg   [15:0] mul147_10_16_reg_5480_pp0_iter1_reg;
reg   [15:0] mul147_10_17_reg_5485;
reg   [15:0] mul147_10_17_reg_5485_pp0_iter1_reg;
reg   [15:0] mul147_11_15_reg_5490;
reg   [15:0] mul147_11_15_reg_5490_pp0_iter1_reg;
reg   [15:0] mul147_11_16_reg_5495;
reg   [15:0] mul147_11_16_reg_5495_pp0_iter1_reg;
reg   [15:0] mul147_12_15_reg_5500;
reg   [15:0] mul147_12_15_reg_5500_pp0_iter1_reg;
reg   [15:0] mul147_12_16_reg_5505;
reg   [15:0] mul147_12_16_reg_5505_pp0_iter1_reg;
reg   [15:0] mul147_13_14_reg_5510;
reg   [15:0] mul147_13_14_reg_5510_pp0_iter1_reg;
reg   [15:0] mul147_13_15_reg_5515;
reg   [15:0] mul147_13_15_reg_5515_pp0_iter1_reg;
reg   [15:0] mul147_14_14_reg_5520;
reg   [15:0] mul147_14_14_reg_5520_pp0_iter1_reg;
reg   [15:0] mul147_14_15_reg_5525;
reg   [15:0] mul147_14_15_reg_5525_pp0_iter1_reg;
reg   [15:0] mul147_15_13_reg_5530;
reg   [15:0] mul147_15_13_reg_5530_pp0_iter1_reg;
reg   [15:0] mul147_15_14_reg_5535;
reg   [15:0] mul147_15_14_reg_5535_pp0_iter1_reg;
reg   [15:0] mul147_24_reg_5540;
reg   [15:0] mul147_24_reg_5540_pp0_iter1_reg;
reg   [15:0] mul147_24_reg_5540_pp0_iter2_reg;
reg   [15:0] mul147_25_reg_5545;
reg   [15:0] mul147_25_reg_5545_pp0_iter1_reg;
reg   [15:0] mul147_25_reg_5545_pp0_iter2_reg;
reg   [15:0] mul147_1_22_reg_5550;
reg   [15:0] mul147_1_22_reg_5550_pp0_iter1_reg;
reg   [15:0] mul147_1_22_reg_5550_pp0_iter2_reg;
reg   [15:0] mul147_1_23_reg_5555;
reg   [15:0] mul147_1_23_reg_5555_pp0_iter1_reg;
reg   [15:0] mul147_1_23_reg_5555_pp0_iter2_reg;
reg   [15:0] mul147_2_22_reg_5560;
reg   [15:0] mul147_2_22_reg_5560_pp0_iter1_reg;
reg   [15:0] mul147_2_22_reg_5560_pp0_iter2_reg;
reg   [15:0] mul147_2_23_reg_5565;
reg   [15:0] mul147_2_23_reg_5565_pp0_iter1_reg;
reg   [15:0] mul147_2_23_reg_5565_pp0_iter2_reg;
reg   [15:0] mul147_3_21_reg_5570;
reg   [15:0] mul147_3_21_reg_5570_pp0_iter1_reg;
reg   [15:0] mul147_3_21_reg_5570_pp0_iter2_reg;
reg   [15:0] mul147_3_22_reg_5575;
reg   [15:0] mul147_3_22_reg_5575_pp0_iter1_reg;
reg   [15:0] mul147_3_22_reg_5575_pp0_iter2_reg;
reg   [15:0] mul147_4_21_reg_5580;
reg   [15:0] mul147_4_21_reg_5580_pp0_iter1_reg;
reg   [15:0] mul147_4_21_reg_5580_pp0_iter2_reg;
reg   [15:0] mul147_4_22_reg_5585;
reg   [15:0] mul147_4_22_reg_5585_pp0_iter1_reg;
reg   [15:0] mul147_4_22_reg_5585_pp0_iter2_reg;
reg   [15:0] mul147_5_20_reg_5590;
reg   [15:0] mul147_5_20_reg_5590_pp0_iter1_reg;
reg   [15:0] mul147_5_21_reg_5595;
reg   [15:0] mul147_5_21_reg_5595_pp0_iter1_reg;
reg   [15:0] mul147_5_21_reg_5595_pp0_iter2_reg;
reg   [15:0] mul147_6_20_reg_5600;
reg   [15:0] mul147_6_20_reg_5600_pp0_iter1_reg;
reg   [15:0] mul147_6_21_reg_5605;
reg   [15:0] mul147_6_21_reg_5605_pp0_iter1_reg;
reg   [15:0] mul147_6_21_reg_5605_pp0_iter2_reg;
reg   [15:0] mul147_7_19_reg_5610;
reg   [15:0] mul147_7_19_reg_5610_pp0_iter1_reg;
reg   [15:0] mul147_7_20_reg_5615;
reg   [15:0] mul147_7_20_reg_5615_pp0_iter1_reg;
reg   [15:0] mul147_8_19_reg_5620;
reg   [15:0] mul147_8_19_reg_5620_pp0_iter1_reg;
reg   [15:0] mul147_8_20_reg_5625;
reg   [15:0] mul147_8_20_reg_5625_pp0_iter1_reg;
reg   [15:0] mul147_9_18_reg_5630;
reg   [15:0] mul147_9_18_reg_5630_pp0_iter1_reg;
reg   [15:0] mul147_9_19_reg_5635;
reg   [15:0] mul147_9_19_reg_5635_pp0_iter1_reg;
reg   [15:0] mul147_10_18_reg_5640;
reg   [15:0] mul147_10_18_reg_5640_pp0_iter1_reg;
reg   [15:0] mul147_10_19_reg_5645;
reg   [15:0] mul147_10_19_reg_5645_pp0_iter1_reg;
reg   [15:0] mul147_11_17_reg_5650;
reg   [15:0] mul147_11_17_reg_5650_pp0_iter1_reg;
reg   [15:0] mul147_11_18_reg_5655;
reg   [15:0] mul147_11_18_reg_5655_pp0_iter1_reg;
reg   [15:0] mul147_12_17_reg_5660;
reg   [15:0] mul147_12_17_reg_5660_pp0_iter1_reg;
reg   [15:0] mul147_12_18_reg_5665;
reg   [15:0] mul147_12_18_reg_5665_pp0_iter1_reg;
reg   [15:0] mul147_13_16_reg_5670;
reg   [15:0] mul147_13_16_reg_5670_pp0_iter1_reg;
reg   [15:0] mul147_13_17_reg_5675;
reg   [15:0] mul147_13_17_reg_5675_pp0_iter1_reg;
reg   [15:0] mul147_14_16_reg_5680;
reg   [15:0] mul147_14_16_reg_5680_pp0_iter1_reg;
reg   [15:0] mul147_14_17_reg_5685;
reg   [15:0] mul147_14_17_reg_5685_pp0_iter1_reg;
reg   [15:0] mul147_15_15_reg_5690;
reg   [15:0] mul147_15_15_reg_5690_pp0_iter1_reg;
reg   [15:0] mul147_15_16_reg_5695;
reg   [15:0] mul147_15_16_reg_5695_pp0_iter1_reg;
reg   [15:0] mul147_26_reg_5700;
reg   [15:0] mul147_26_reg_5700_pp0_iter1_reg;
reg   [15:0] mul147_26_reg_5700_pp0_iter2_reg;
reg   [15:0] mul147_27_reg_5705;
reg   [15:0] mul147_27_reg_5705_pp0_iter1_reg;
reg   [15:0] mul147_27_reg_5705_pp0_iter2_reg;
reg   [15:0] mul147_1_24_reg_5710;
reg   [15:0] mul147_1_24_reg_5710_pp0_iter1_reg;
reg   [15:0] mul147_1_24_reg_5710_pp0_iter2_reg;
reg   [15:0] mul147_1_25_reg_5715;
reg   [15:0] mul147_1_25_reg_5715_pp0_iter1_reg;
reg   [15:0] mul147_1_25_reg_5715_pp0_iter2_reg;
reg   [15:0] mul147_2_24_reg_5720;
reg   [15:0] mul147_2_24_reg_5720_pp0_iter1_reg;
reg   [15:0] mul147_2_24_reg_5720_pp0_iter2_reg;
reg   [15:0] mul147_2_25_reg_5725;
reg   [15:0] mul147_2_25_reg_5725_pp0_iter1_reg;
reg   [15:0] mul147_2_25_reg_5725_pp0_iter2_reg;
reg   [15:0] mul147_3_23_reg_5730;
reg   [15:0] mul147_3_23_reg_5730_pp0_iter1_reg;
reg   [15:0] mul147_3_23_reg_5730_pp0_iter2_reg;
reg   [15:0] mul147_3_24_reg_5735;
reg   [15:0] mul147_3_24_reg_5735_pp0_iter1_reg;
reg   [15:0] mul147_3_24_reg_5735_pp0_iter2_reg;
reg   [15:0] mul147_4_23_reg_5740;
reg   [15:0] mul147_4_23_reg_5740_pp0_iter1_reg;
reg   [15:0] mul147_4_23_reg_5740_pp0_iter2_reg;
reg   [15:0] mul147_4_24_reg_5745;
reg   [15:0] mul147_4_24_reg_5745_pp0_iter1_reg;
reg   [15:0] mul147_4_24_reg_5745_pp0_iter2_reg;
reg   [15:0] mul147_5_22_reg_5750;
reg   [15:0] mul147_5_22_reg_5750_pp0_iter1_reg;
reg   [15:0] mul147_5_22_reg_5750_pp0_iter2_reg;
reg   [15:0] mul147_5_23_reg_5755;
reg   [15:0] mul147_5_23_reg_5755_pp0_iter1_reg;
reg   [15:0] mul147_5_23_reg_5755_pp0_iter2_reg;
reg   [15:0] mul147_6_22_reg_5760;
reg   [15:0] mul147_6_22_reg_5760_pp0_iter1_reg;
reg   [15:0] mul147_6_22_reg_5760_pp0_iter2_reg;
reg   [15:0] mul147_6_23_reg_5765;
reg   [15:0] mul147_6_23_reg_5765_pp0_iter1_reg;
reg   [15:0] mul147_6_23_reg_5765_pp0_iter2_reg;
reg   [15:0] mul147_7_21_reg_5770;
reg   [15:0] mul147_7_21_reg_5770_pp0_iter1_reg;
reg   [15:0] mul147_7_21_reg_5770_pp0_iter2_reg;
reg   [15:0] mul147_7_22_reg_5775;
reg   [15:0] mul147_7_22_reg_5775_pp0_iter1_reg;
reg   [15:0] mul147_7_22_reg_5775_pp0_iter2_reg;
reg   [15:0] mul147_8_21_reg_5780;
reg   [15:0] mul147_8_21_reg_5780_pp0_iter1_reg;
reg   [15:0] mul147_8_21_reg_5780_pp0_iter2_reg;
reg   [15:0] mul147_8_22_reg_5785;
reg   [15:0] mul147_8_22_reg_5785_pp0_iter1_reg;
reg   [15:0] mul147_8_22_reg_5785_pp0_iter2_reg;
reg   [15:0] mul147_9_20_reg_5790;
reg   [15:0] mul147_9_20_reg_5790_pp0_iter1_reg;
reg   [15:0] mul147_9_21_reg_5795;
reg   [15:0] mul147_9_21_reg_5795_pp0_iter1_reg;
reg   [15:0] mul147_9_21_reg_5795_pp0_iter2_reg;
reg   [15:0] mul147_10_20_reg_5800;
reg   [15:0] mul147_10_20_reg_5800_pp0_iter1_reg;
reg   [15:0] mul147_10_21_reg_5805;
reg   [15:0] mul147_10_21_reg_5805_pp0_iter1_reg;
reg   [15:0] mul147_10_21_reg_5805_pp0_iter2_reg;
reg   [15:0] mul147_11_19_reg_5810;
reg   [15:0] mul147_11_19_reg_5810_pp0_iter1_reg;
reg   [15:0] mul147_11_20_reg_5815;
reg   [15:0] mul147_11_20_reg_5815_pp0_iter1_reg;
reg   [15:0] mul147_12_19_reg_5820;
reg   [15:0] mul147_12_19_reg_5820_pp0_iter1_reg;
reg   [15:0] mul147_12_20_reg_5825;
reg   [15:0] mul147_12_20_reg_5825_pp0_iter1_reg;
reg   [15:0] mul147_13_18_reg_5830;
reg   [15:0] mul147_13_18_reg_5830_pp0_iter1_reg;
reg   [15:0] mul147_13_19_reg_5835;
reg   [15:0] mul147_13_19_reg_5835_pp0_iter1_reg;
reg   [15:0] mul147_14_18_reg_5840;
reg   [15:0] mul147_14_18_reg_5840_pp0_iter1_reg;
reg   [15:0] mul147_14_19_reg_5845;
reg   [15:0] mul147_14_19_reg_5845_pp0_iter1_reg;
reg   [15:0] mul147_15_17_reg_5850;
reg   [15:0] mul147_15_17_reg_5850_pp0_iter1_reg;
reg   [15:0] mul147_15_18_reg_5855;
reg   [15:0] mul147_15_18_reg_5855_pp0_iter1_reg;
reg   [15:0] mul147_28_reg_5860;
reg   [15:0] mul147_28_reg_5860_pp0_iter1_reg;
reg   [15:0] mul147_28_reg_5860_pp0_iter2_reg;
reg   [15:0] mul147_29_reg_5865;
reg   [15:0] mul147_29_reg_5865_pp0_iter1_reg;
reg   [15:0] mul147_29_reg_5865_pp0_iter2_reg;
reg   [15:0] mul147_1_26_reg_5870;
reg   [15:0] mul147_1_26_reg_5870_pp0_iter1_reg;
reg   [15:0] mul147_1_26_reg_5870_pp0_iter2_reg;
reg   [15:0] mul147_1_27_reg_5875;
reg   [15:0] mul147_1_27_reg_5875_pp0_iter1_reg;
reg   [15:0] mul147_1_27_reg_5875_pp0_iter2_reg;
reg   [15:0] mul147_2_26_reg_5880;
reg   [15:0] mul147_2_26_reg_5880_pp0_iter1_reg;
reg   [15:0] mul147_2_26_reg_5880_pp0_iter2_reg;
reg   [15:0] mul147_2_27_reg_5885;
reg   [15:0] mul147_2_27_reg_5885_pp0_iter1_reg;
reg   [15:0] mul147_2_27_reg_5885_pp0_iter2_reg;
reg   [15:0] mul147_3_25_reg_5890;
reg   [15:0] mul147_3_25_reg_5890_pp0_iter1_reg;
reg   [15:0] mul147_3_25_reg_5890_pp0_iter2_reg;
reg   [15:0] mul147_3_26_reg_5895;
reg   [15:0] mul147_3_26_reg_5895_pp0_iter1_reg;
reg   [15:0] mul147_3_26_reg_5895_pp0_iter2_reg;
reg   [15:0] mul147_4_25_reg_5900;
reg   [15:0] mul147_4_25_reg_5900_pp0_iter1_reg;
reg   [15:0] mul147_4_25_reg_5900_pp0_iter2_reg;
reg   [15:0] mul147_4_26_reg_5905;
reg   [15:0] mul147_4_26_reg_5905_pp0_iter1_reg;
reg   [15:0] mul147_4_26_reg_5905_pp0_iter2_reg;
reg   [15:0] mul147_5_24_reg_5910;
reg   [15:0] mul147_5_24_reg_5910_pp0_iter1_reg;
reg   [15:0] mul147_5_24_reg_5910_pp0_iter2_reg;
reg   [15:0] mul147_5_25_reg_5915;
reg   [15:0] mul147_5_25_reg_5915_pp0_iter1_reg;
reg   [15:0] mul147_5_25_reg_5915_pp0_iter2_reg;
reg   [15:0] mul147_6_24_reg_5920;
reg   [15:0] mul147_6_24_reg_5920_pp0_iter1_reg;
reg   [15:0] mul147_6_24_reg_5920_pp0_iter2_reg;
reg   [15:0] mul147_6_25_reg_5925;
reg   [15:0] mul147_6_25_reg_5925_pp0_iter1_reg;
reg   [15:0] mul147_6_25_reg_5925_pp0_iter2_reg;
reg   [15:0] mul147_7_23_reg_5930;
reg   [15:0] mul147_7_23_reg_5930_pp0_iter1_reg;
reg   [15:0] mul147_7_23_reg_5930_pp0_iter2_reg;
reg   [15:0] mul147_7_24_reg_5935;
reg   [15:0] mul147_7_24_reg_5935_pp0_iter1_reg;
reg   [15:0] mul147_7_24_reg_5935_pp0_iter2_reg;
reg   [15:0] mul147_8_23_reg_5940;
reg   [15:0] mul147_8_23_reg_5940_pp0_iter1_reg;
reg   [15:0] mul147_8_23_reg_5940_pp0_iter2_reg;
reg   [15:0] mul147_8_24_reg_5945;
reg   [15:0] mul147_8_24_reg_5945_pp0_iter1_reg;
reg   [15:0] mul147_8_24_reg_5945_pp0_iter2_reg;
reg   [15:0] mul147_9_22_reg_5950;
reg   [15:0] mul147_9_22_reg_5950_pp0_iter1_reg;
reg   [15:0] mul147_9_22_reg_5950_pp0_iter2_reg;
reg   [15:0] mul147_9_23_reg_5955;
reg   [15:0] mul147_9_23_reg_5955_pp0_iter1_reg;
reg   [15:0] mul147_9_23_reg_5955_pp0_iter2_reg;
reg   [15:0] mul147_10_22_reg_5960;
reg   [15:0] mul147_10_22_reg_5960_pp0_iter1_reg;
reg   [15:0] mul147_10_22_reg_5960_pp0_iter2_reg;
reg   [15:0] mul147_10_23_reg_5965;
reg   [15:0] mul147_10_23_reg_5965_pp0_iter1_reg;
reg   [15:0] mul147_10_23_reg_5965_pp0_iter2_reg;
reg   [15:0] mul147_11_21_reg_5970;
reg   [15:0] mul147_11_21_reg_5970_pp0_iter1_reg;
reg   [15:0] mul147_11_21_reg_5970_pp0_iter2_reg;
reg   [15:0] mul147_11_22_reg_5975;
reg   [15:0] mul147_11_22_reg_5975_pp0_iter1_reg;
reg   [15:0] mul147_11_22_reg_5975_pp0_iter2_reg;
reg   [15:0] mul147_12_21_reg_5980;
reg   [15:0] mul147_12_21_reg_5980_pp0_iter1_reg;
reg   [15:0] mul147_12_21_reg_5980_pp0_iter2_reg;
reg   [15:0] mul147_12_22_reg_5985;
reg   [15:0] mul147_12_22_reg_5985_pp0_iter1_reg;
reg   [15:0] mul147_12_22_reg_5985_pp0_iter2_reg;
reg   [15:0] mul147_13_20_reg_5990;
reg   [15:0] mul147_13_20_reg_5990_pp0_iter1_reg;
reg   [15:0] mul147_13_21_reg_5995;
reg   [15:0] mul147_13_21_reg_5995_pp0_iter1_reg;
reg   [15:0] mul147_13_21_reg_5995_pp0_iter2_reg;
reg   [15:0] mul147_14_20_reg_6000;
reg   [15:0] mul147_14_20_reg_6000_pp0_iter1_reg;
reg   [15:0] mul147_14_21_reg_6005;
reg   [15:0] mul147_14_21_reg_6005_pp0_iter1_reg;
reg   [15:0] mul147_14_21_reg_6005_pp0_iter2_reg;
reg   [15:0] mul147_15_19_reg_6010;
reg   [15:0] mul147_15_19_reg_6010_pp0_iter1_reg;
reg   [15:0] mul147_15_20_reg_6015;
reg   [15:0] mul147_15_20_reg_6015_pp0_iter1_reg;
reg   [15:0] mul147_15_20_reg_6015_pp0_iter2_reg;
reg   [15:0] mul147_30_reg_6020;
reg   [15:0] mul147_30_reg_6020_pp0_iter1_reg;
reg   [15:0] mul147_30_reg_6020_pp0_iter2_reg;
reg   [15:0] mul147_31_reg_6025;
reg   [15:0] mul147_31_reg_6025_pp0_iter1_reg;
reg   [15:0] mul147_31_reg_6025_pp0_iter2_reg;
reg   [15:0] mul147_31_reg_6025_pp0_iter3_reg;
reg   [15:0] mul147_1_28_reg_6030;
reg   [15:0] mul147_1_28_reg_6030_pp0_iter1_reg;
reg   [15:0] mul147_1_28_reg_6030_pp0_iter2_reg;
reg   [15:0] mul147_1_29_reg_6035;
reg   [15:0] mul147_1_29_reg_6035_pp0_iter1_reg;
reg   [15:0] mul147_1_29_reg_6035_pp0_iter2_reg;
reg   [15:0] mul147_2_28_reg_6040;
reg   [15:0] mul147_2_28_reg_6040_pp0_iter1_reg;
reg   [15:0] mul147_2_28_reg_6040_pp0_iter2_reg;
reg   [15:0] mul147_2_29_reg_6045;
reg   [15:0] mul147_2_29_reg_6045_pp0_iter1_reg;
reg   [15:0] mul147_2_29_reg_6045_pp0_iter2_reg;
reg   [15:0] mul147_3_27_reg_6050;
reg   [15:0] mul147_3_27_reg_6050_pp0_iter1_reg;
reg   [15:0] mul147_3_27_reg_6050_pp0_iter2_reg;
reg   [15:0] mul147_3_28_reg_6055;
reg   [15:0] mul147_3_28_reg_6055_pp0_iter1_reg;
reg   [15:0] mul147_3_28_reg_6055_pp0_iter2_reg;
reg   [15:0] mul147_4_27_reg_6060;
reg   [15:0] mul147_4_27_reg_6060_pp0_iter1_reg;
reg   [15:0] mul147_4_27_reg_6060_pp0_iter2_reg;
reg   [15:0] mul147_4_28_reg_6065;
reg   [15:0] mul147_4_28_reg_6065_pp0_iter1_reg;
reg   [15:0] mul147_4_28_reg_6065_pp0_iter2_reg;
reg   [15:0] mul147_5_26_reg_6070;
reg   [15:0] mul147_5_26_reg_6070_pp0_iter1_reg;
reg   [15:0] mul147_5_26_reg_6070_pp0_iter2_reg;
reg   [15:0] mul147_5_27_reg_6075;
reg   [15:0] mul147_5_27_reg_6075_pp0_iter1_reg;
reg   [15:0] mul147_5_27_reg_6075_pp0_iter2_reg;
reg   [15:0] mul147_6_26_reg_6080;
reg   [15:0] mul147_6_26_reg_6080_pp0_iter1_reg;
reg   [15:0] mul147_6_26_reg_6080_pp0_iter2_reg;
reg   [15:0] mul147_6_27_reg_6085;
reg   [15:0] mul147_6_27_reg_6085_pp0_iter1_reg;
reg   [15:0] mul147_6_27_reg_6085_pp0_iter2_reg;
reg   [15:0] mul147_7_25_reg_6090;
reg   [15:0] mul147_7_25_reg_6090_pp0_iter1_reg;
reg   [15:0] mul147_7_25_reg_6090_pp0_iter2_reg;
reg   [15:0] mul147_7_26_reg_6095;
reg   [15:0] mul147_7_26_reg_6095_pp0_iter1_reg;
reg   [15:0] mul147_7_26_reg_6095_pp0_iter2_reg;
reg   [15:0] mul147_8_25_reg_6100;
reg   [15:0] mul147_8_25_reg_6100_pp0_iter1_reg;
reg   [15:0] mul147_8_25_reg_6100_pp0_iter2_reg;
reg   [15:0] mul147_8_26_reg_6105;
reg   [15:0] mul147_8_26_reg_6105_pp0_iter1_reg;
reg   [15:0] mul147_8_26_reg_6105_pp0_iter2_reg;
reg   [15:0] mul147_9_24_reg_6110;
reg   [15:0] mul147_9_24_reg_6110_pp0_iter1_reg;
reg   [15:0] mul147_9_24_reg_6110_pp0_iter2_reg;
reg   [15:0] mul147_9_25_reg_6115;
reg   [15:0] mul147_9_25_reg_6115_pp0_iter1_reg;
reg   [15:0] mul147_9_25_reg_6115_pp0_iter2_reg;
reg   [15:0] mul147_10_24_reg_6120;
reg   [15:0] mul147_10_24_reg_6120_pp0_iter1_reg;
reg   [15:0] mul147_10_24_reg_6120_pp0_iter2_reg;
reg   [15:0] mul147_10_25_reg_6125;
reg   [15:0] mul147_10_25_reg_6125_pp0_iter1_reg;
reg   [15:0] mul147_10_25_reg_6125_pp0_iter2_reg;
reg   [15:0] mul147_11_23_reg_6130;
reg   [15:0] mul147_11_23_reg_6130_pp0_iter1_reg;
reg   [15:0] mul147_11_23_reg_6130_pp0_iter2_reg;
reg   [15:0] mul147_11_24_reg_6135;
reg   [15:0] mul147_11_24_reg_6135_pp0_iter1_reg;
reg   [15:0] mul147_11_24_reg_6135_pp0_iter2_reg;
reg   [15:0] mul147_12_23_reg_6140;
reg   [15:0] mul147_12_23_reg_6140_pp0_iter1_reg;
reg   [15:0] mul147_12_23_reg_6140_pp0_iter2_reg;
reg   [15:0] mul147_12_24_reg_6145;
reg   [15:0] mul147_12_24_reg_6145_pp0_iter1_reg;
reg   [15:0] mul147_12_24_reg_6145_pp0_iter2_reg;
reg   [15:0] mul147_13_22_reg_6150;
reg   [15:0] mul147_13_22_reg_6150_pp0_iter1_reg;
reg   [15:0] mul147_13_22_reg_6150_pp0_iter2_reg;
reg   [15:0] mul147_13_23_reg_6155;
reg   [15:0] mul147_13_23_reg_6155_pp0_iter1_reg;
reg   [15:0] mul147_13_23_reg_6155_pp0_iter2_reg;
reg   [15:0] mul147_14_22_reg_6160;
reg   [15:0] mul147_14_22_reg_6160_pp0_iter1_reg;
reg   [15:0] mul147_14_22_reg_6160_pp0_iter2_reg;
reg   [15:0] mul147_14_23_reg_6165;
reg   [15:0] mul147_14_23_reg_6165_pp0_iter1_reg;
reg   [15:0] mul147_14_23_reg_6165_pp0_iter2_reg;
reg   [15:0] mul147_15_21_reg_6170;
reg   [15:0] mul147_15_21_reg_6170_pp0_iter1_reg;
reg   [15:0] mul147_15_21_reg_6170_pp0_iter2_reg;
reg   [15:0] mul147_15_22_reg_6175;
reg   [15:0] mul147_15_22_reg_6175_pp0_iter1_reg;
reg   [15:0] mul147_15_22_reg_6175_pp0_iter2_reg;
reg   [15:0] mul147_1_30_reg_6180;
reg   [15:0] mul147_1_30_reg_6180_pp0_iter2_reg;
reg   [15:0] mul147_1_30_reg_6180_pp0_iter3_reg;
reg   [15:0] mul147_1_30_reg_6180_pp0_iter4_reg;
reg   [15:0] mul147_2_30_reg_6185;
reg   [15:0] mul147_2_30_reg_6185_pp0_iter2_reg;
reg   [15:0] mul147_2_30_reg_6185_pp0_iter3_reg;
reg   [15:0] mul147_2_30_reg_6185_pp0_iter4_reg;
reg   [15:0] mul147_3_29_reg_6190;
reg   [15:0] mul147_3_29_reg_6190_pp0_iter2_reg;
reg   [15:0] mul147_3_29_reg_6190_pp0_iter3_reg;
reg   [15:0] mul147_3_30_reg_6195;
reg   [15:0] mul147_3_30_reg_6195_pp0_iter2_reg;
reg   [15:0] mul147_3_30_reg_6195_pp0_iter3_reg;
reg   [15:0] mul147_3_30_reg_6195_pp0_iter4_reg;
reg   [15:0] mul147_4_29_reg_6200;
reg   [15:0] mul147_4_29_reg_6200_pp0_iter2_reg;
reg   [15:0] mul147_4_29_reg_6200_pp0_iter3_reg;
reg   [15:0] mul147_4_30_reg_6205;
reg   [15:0] mul147_4_30_reg_6205_pp0_iter2_reg;
reg   [15:0] mul147_4_30_reg_6205_pp0_iter3_reg;
reg   [15:0] mul147_4_30_reg_6205_pp0_iter4_reg;
reg   [15:0] mul147_5_28_reg_6210;
reg   [15:0] mul147_5_28_reg_6210_pp0_iter2_reg;
reg   [15:0] mul147_5_28_reg_6210_pp0_iter3_reg;
reg   [15:0] mul147_5_29_reg_6215;
reg   [15:0] mul147_5_29_reg_6215_pp0_iter2_reg;
reg   [15:0] mul147_5_29_reg_6215_pp0_iter3_reg;
reg   [15:0] mul147_5_30_reg_6220;
reg   [15:0] mul147_5_30_reg_6220_pp0_iter2_reg;
reg   [15:0] mul147_5_30_reg_6220_pp0_iter3_reg;
reg   [15:0] mul147_5_30_reg_6220_pp0_iter4_reg;
reg   [15:0] mul147_6_28_reg_6225;
reg   [15:0] mul147_6_28_reg_6225_pp0_iter2_reg;
reg   [15:0] mul147_6_28_reg_6225_pp0_iter3_reg;
reg   [15:0] mul147_6_29_reg_6230;
reg   [15:0] mul147_6_29_reg_6230_pp0_iter2_reg;
reg   [15:0] mul147_6_29_reg_6230_pp0_iter3_reg;
reg   [15:0] mul147_7_27_reg_6235;
reg   [15:0] mul147_7_27_reg_6235_pp0_iter2_reg;
reg   [15:0] mul147_7_27_reg_6235_pp0_iter3_reg;
reg   [15:0] mul147_7_28_reg_6240;
reg   [15:0] mul147_7_28_reg_6240_pp0_iter2_reg;
reg   [15:0] mul147_7_28_reg_6240_pp0_iter3_reg;
reg   [15:0] mul147_7_29_reg_6245;
reg   [15:0] mul147_7_29_reg_6245_pp0_iter2_reg;
reg   [15:0] mul147_7_29_reg_6245_pp0_iter3_reg;
reg   [15:0] mul147_8_27_reg_6250;
reg   [15:0] mul147_8_27_reg_6250_pp0_iter2_reg;
reg   [15:0] mul147_8_27_reg_6250_pp0_iter3_reg;
reg   [15:0] mul147_8_28_reg_6255;
reg   [15:0] mul147_8_28_reg_6255_pp0_iter2_reg;
reg   [15:0] mul147_8_28_reg_6255_pp0_iter3_reg;
reg   [15:0] mul147_9_26_reg_6260;
reg   [15:0] mul147_9_26_reg_6260_pp0_iter2_reg;
reg   [15:0] mul147_9_26_reg_6260_pp0_iter3_reg;
reg   [15:0] mul147_9_27_reg_6265;
reg   [15:0] mul147_9_27_reg_6265_pp0_iter2_reg;
reg   [15:0] mul147_9_27_reg_6265_pp0_iter3_reg;
reg   [15:0] mul147_9_28_reg_6270;
reg   [15:0] mul147_9_28_reg_6270_pp0_iter2_reg;
reg   [15:0] mul147_9_28_reg_6270_pp0_iter3_reg;
reg   [15:0] mul147_10_26_reg_6275;
reg   [15:0] mul147_10_26_reg_6275_pp0_iter2_reg;
reg   [15:0] mul147_10_26_reg_6275_pp0_iter3_reg;
reg   [15:0] mul147_10_27_reg_6280;
reg   [15:0] mul147_10_27_reg_6280_pp0_iter2_reg;
reg   [15:0] mul147_10_27_reg_6280_pp0_iter3_reg;
reg   [15:0] mul147_11_25_reg_6285;
reg   [15:0] mul147_11_25_reg_6285_pp0_iter2_reg;
reg   [15:0] mul147_11_25_reg_6285_pp0_iter3_reg;
reg   [15:0] mul147_11_26_reg_6290;
reg   [15:0] mul147_11_26_reg_6290_pp0_iter2_reg;
reg   [15:0] mul147_11_26_reg_6290_pp0_iter3_reg;
reg   [15:0] mul147_11_27_reg_6295;
reg   [15:0] mul147_11_27_reg_6295_pp0_iter2_reg;
reg   [15:0] mul147_11_27_reg_6295_pp0_iter3_reg;
reg   [15:0] mul147_12_25_reg_6300;
reg   [15:0] mul147_12_25_reg_6300_pp0_iter2_reg;
reg   [15:0] mul147_12_25_reg_6300_pp0_iter3_reg;
reg   [15:0] mul147_12_26_reg_6305;
reg   [15:0] mul147_12_26_reg_6305_pp0_iter2_reg;
reg   [15:0] mul147_12_26_reg_6305_pp0_iter3_reg;
reg   [15:0] mul147_13_24_reg_6310;
reg   [15:0] mul147_13_24_reg_6310_pp0_iter2_reg;
reg   [15:0] mul147_13_24_reg_6310_pp0_iter3_reg;
reg   [15:0] mul147_13_25_reg_6315;
reg   [15:0] mul147_13_25_reg_6315_pp0_iter2_reg;
reg   [15:0] mul147_13_25_reg_6315_pp0_iter3_reg;
reg   [15:0] mul147_14_24_reg_6320;
reg   [15:0] mul147_14_24_reg_6320_pp0_iter2_reg;
reg   [15:0] mul147_14_24_reg_6320_pp0_iter3_reg;
reg   [15:0] mul147_14_25_reg_6325;
reg   [15:0] mul147_14_25_reg_6325_pp0_iter2_reg;
reg   [15:0] mul147_14_25_reg_6325_pp0_iter3_reg;
reg   [15:0] mul147_15_23_reg_6330;
reg   [15:0] mul147_15_23_reg_6330_pp0_iter2_reg;
reg   [15:0] mul147_15_23_reg_6330_pp0_iter3_reg;
reg   [15:0] mul147_15_24_reg_6335;
reg   [15:0] mul147_15_24_reg_6335_pp0_iter2_reg;
reg   [15:0] mul147_15_24_reg_6335_pp0_iter3_reg;
reg   [15:0] mul147_6_30_reg_6340;
reg   [15:0] mul147_6_30_reg_6340_pp0_iter2_reg;
reg   [15:0] mul147_6_30_reg_6340_pp0_iter3_reg;
reg   [15:0] mul147_7_30_reg_6345;
reg   [15:0] mul147_7_30_reg_6345_pp0_iter2_reg;
reg   [15:0] mul147_7_30_reg_6345_pp0_iter3_reg;
reg   [15:0] mul147_8_29_reg_6350;
reg   [15:0] mul147_8_29_reg_6350_pp0_iter2_reg;
reg   [15:0] mul147_8_29_reg_6350_pp0_iter3_reg;
reg   [15:0] mul147_8_30_reg_6355;
reg   [15:0] mul147_8_30_reg_6355_pp0_iter2_reg;
reg   [15:0] mul147_8_30_reg_6355_pp0_iter3_reg;
reg   [15:0] mul147_9_29_reg_6360;
reg   [15:0] mul147_9_29_reg_6360_pp0_iter2_reg;
reg   [15:0] mul147_9_29_reg_6360_pp0_iter3_reg;
reg   [15:0] mul147_9_30_reg_6365;
reg   [15:0] mul147_9_30_reg_6365_pp0_iter2_reg;
reg   [15:0] mul147_9_30_reg_6365_pp0_iter3_reg;
reg   [15:0] mul147_10_28_reg_6370;
reg   [15:0] mul147_10_28_reg_6370_pp0_iter2_reg;
reg   [15:0] mul147_10_28_reg_6370_pp0_iter3_reg;
reg   [15:0] mul147_10_29_reg_6375;
reg   [15:0] mul147_10_29_reg_6375_pp0_iter2_reg;
reg   [15:0] mul147_10_29_reg_6375_pp0_iter3_reg;
reg   [15:0] mul147_10_30_reg_6380;
reg   [15:0] mul147_10_30_reg_6380_pp0_iter2_reg;
reg   [15:0] mul147_10_30_reg_6380_pp0_iter3_reg;
reg   [15:0] mul147_11_28_reg_6385;
reg   [15:0] mul147_11_28_reg_6385_pp0_iter2_reg;
reg   [15:0] mul147_11_28_reg_6385_pp0_iter3_reg;
reg   [15:0] mul147_11_29_reg_6390;
reg   [15:0] mul147_11_29_reg_6390_pp0_iter2_reg;
reg   [15:0] mul147_11_29_reg_6390_pp0_iter3_reg;
reg   [15:0] mul147_11_30_reg_6395;
reg   [15:0] mul147_11_30_reg_6395_pp0_iter2_reg;
reg   [15:0] mul147_11_30_reg_6395_pp0_iter3_reg;
reg   [15:0] mul147_12_27_reg_6400;
reg   [15:0] mul147_12_27_reg_6400_pp0_iter2_reg;
reg   [15:0] mul147_12_27_reg_6400_pp0_iter3_reg;
reg   [15:0] mul147_12_28_reg_6405;
reg   [15:0] mul147_12_28_reg_6405_pp0_iter2_reg;
reg   [15:0] mul147_12_28_reg_6405_pp0_iter3_reg;
reg   [15:0] mul147_12_29_reg_6410;
reg   [15:0] mul147_12_29_reg_6410_pp0_iter2_reg;
reg   [15:0] mul147_12_29_reg_6410_pp0_iter3_reg;
reg   [15:0] mul147_12_30_reg_6415;
reg   [15:0] mul147_12_30_reg_6415_pp0_iter2_reg;
reg   [15:0] mul147_12_30_reg_6415_pp0_iter3_reg;
reg   [15:0] mul147_13_26_reg_6420;
reg   [15:0] mul147_13_26_reg_6420_pp0_iter2_reg;
reg   [15:0] mul147_13_26_reg_6420_pp0_iter3_reg;
reg   [15:0] mul147_13_27_reg_6425;
reg   [15:0] mul147_13_27_reg_6425_pp0_iter2_reg;
reg   [15:0] mul147_13_27_reg_6425_pp0_iter3_reg;
reg   [15:0] mul147_13_28_reg_6430;
reg   [15:0] mul147_13_28_reg_6430_pp0_iter2_reg;
reg   [15:0] mul147_13_28_reg_6430_pp0_iter3_reg;
reg   [15:0] mul147_13_29_reg_6435;
reg   [15:0] mul147_13_29_reg_6435_pp0_iter2_reg;
reg   [15:0] mul147_13_29_reg_6435_pp0_iter3_reg;
reg   [15:0] mul147_13_30_reg_6440;
reg   [15:0] mul147_13_30_reg_6440_pp0_iter2_reg;
reg   [15:0] mul147_13_30_reg_6440_pp0_iter3_reg;
reg   [15:0] mul147_14_26_reg_6445;
reg   [15:0] mul147_14_26_reg_6445_pp0_iter2_reg;
reg   [15:0] mul147_14_26_reg_6445_pp0_iter3_reg;
reg   [15:0] mul147_14_27_reg_6450;
reg   [15:0] mul147_14_27_reg_6450_pp0_iter2_reg;
reg   [15:0] mul147_14_27_reg_6450_pp0_iter3_reg;
reg   [15:0] mul147_14_28_reg_6455;
reg   [15:0] mul147_14_28_reg_6455_pp0_iter2_reg;
reg   [15:0] mul147_14_28_reg_6455_pp0_iter3_reg;
reg   [15:0] mul147_14_29_reg_6460;
reg   [15:0] mul147_14_29_reg_6460_pp0_iter2_reg;
reg   [15:0] mul147_14_29_reg_6460_pp0_iter3_reg;
reg   [15:0] mul147_14_30_reg_6465;
reg   [15:0] mul147_14_30_reg_6465_pp0_iter2_reg;
reg   [15:0] mul147_14_30_reg_6465_pp0_iter3_reg;
reg   [15:0] mul147_15_25_reg_6470;
reg   [15:0] mul147_15_25_reg_6470_pp0_iter2_reg;
reg   [15:0] mul147_15_25_reg_6470_pp0_iter3_reg;
reg   [15:0] mul147_15_26_reg_6475;
reg   [15:0] mul147_15_26_reg_6475_pp0_iter2_reg;
reg   [15:0] mul147_15_26_reg_6475_pp0_iter3_reg;
reg   [15:0] mul147_15_27_reg_6480;
reg   [15:0] mul147_15_27_reg_6480_pp0_iter2_reg;
reg   [15:0] mul147_15_27_reg_6480_pp0_iter3_reg;
reg   [15:0] mul147_15_28_reg_6485;
reg   [15:0] mul147_15_28_reg_6485_pp0_iter2_reg;
reg   [15:0] mul147_15_28_reg_6485_pp0_iter3_reg;
reg   [15:0] mul147_15_29_reg_6490;
reg   [15:0] mul147_15_29_reg_6490_pp0_iter2_reg;
reg   [15:0] mul147_15_29_reg_6490_pp0_iter3_reg;
reg   [15:0] mul147_15_30_reg_6495;
reg   [15:0] mul147_15_30_reg_6495_pp0_iter2_reg;
reg   [15:0] mul147_15_30_reg_6495_pp0_iter3_reg;
reg   [15:0] mul147_15_30_reg_6495_pp0_iter4_reg;
reg   [15:0] sum_1373_reg_6500;
reg   [15:0] sum_990_reg_6505;
reg   [15:0] sum_1022_reg_6510;
reg   [15:0] sum_1054_reg_6515;
reg   [15:0] sum_1086_reg_6520;
reg   [15:0] sum_1374_reg_6525;
reg   [15:0] sum_1406_reg_6549;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage3_subdone;
reg    ap_condition_exit_pp0_iter4_stage3;
reg    ap_block_pp0_stage2_subdone;
wire   [63:0] zext_ln172_2_fu_3249_p1;
wire   [15:0] bitcast_ln164_fu_3312_p1;
wire    ap_block_pp0_stage3_01001;
wire   [15:0] bitcast_ln164_1_fu_3317_p1;
wire    ap_block_pp0_stage4_01001;
wire   [15:0] bitcast_ln164_2_fu_3322_p1;
wire    ap_block_pp0_stage5_01001;
wire   [15:0] bitcast_ln164_3_fu_3326_p1;
wire    ap_block_pp0_stage6_01001;
wire   [15:0] bitcast_ln164_4_fu_3330_p1;
wire    ap_block_pp0_stage7_01001;
wire   [15:0] bitcast_ln164_5_fu_3334_p1;
wire    ap_block_pp0_stage8_01001;
wire   [15:0] bitcast_ln164_6_fu_3338_p1;
wire    ap_block_pp0_stage9_01001;
wire   [15:0] bitcast_ln164_7_fu_3343_p1;
wire    ap_block_pp0_stage10_01001;
wire   [15:0] bitcast_ln164_8_fu_3348_p1;
wire    ap_block_pp0_stage11_01001;
wire   [15:0] bitcast_ln164_9_fu_3353_p1;
wire    ap_block_pp0_stage12_01001;
wire   [15:0] bitcast_ln164_10_fu_3358_p1;
wire    ap_block_pp0_stage13_01001;
wire   [15:0] bitcast_ln164_11_fu_3363_p1;
wire    ap_block_pp0_stage14_01001;
wire   [15:0] bitcast_ln164_12_fu_3368_p1;
wire    ap_block_pp0_stage15_01001;
wire   [15:0] bitcast_ln164_13_fu_3373_p1;
wire    ap_block_pp0_stage0_01001;
wire   [15:0] bitcast_ln164_14_fu_3378_p1;
wire    ap_block_pp0_stage1_01001;
wire   [15:0] bitcast_ln164_15_fu_3382_p1;
wire    ap_block_pp0_stage2_01001;
reg   [6:0] ow_fu_1174;
wire   [6:0] add_ln162_fu_3285_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_ow_load;
reg   [6:0] oh_fu_1178;
wire   [6:0] select_ln161_1_fu_3205_p3;
reg   [6:0] ap_sig_allocacmp_oh_load;
reg   [13:0] indvar_flatten12_fu_1182;
wire   [13:0] add_ln161_1_fu_3173_p2;
reg   [13:0] ap_sig_allocacmp_indvar_flatten12_load;
reg   [15:0] grp_fu_1736_p0;
reg   [15:0] grp_fu_1736_p1;
reg   [15:0] grp_fu_1741_p0;
reg   [15:0] grp_fu_1741_p1;
reg   [15:0] grp_fu_1746_p0;
reg   [15:0] grp_fu_1746_p1;
reg   [15:0] grp_fu_1751_p0;
reg   [15:0] grp_fu_1751_p1;
reg   [15:0] grp_fu_1756_p0;
reg   [15:0] grp_fu_1756_p1;
reg   [15:0] grp_fu_1761_p0;
reg   [15:0] grp_fu_1761_p1;
reg   [15:0] grp_fu_1766_p0;
reg   [15:0] grp_fu_1766_p1;
reg   [15:0] grp_fu_1771_p0;
reg   [15:0] grp_fu_1771_p1;
reg   [15:0] grp_fu_1776_p0;
reg   [15:0] grp_fu_1776_p1;
reg   [15:0] grp_fu_1781_p0;
reg   [15:0] grp_fu_1781_p1;
reg   [15:0] grp_fu_1791_p0;
reg   [15:0] grp_fu_1791_p1;
reg   [15:0] grp_fu_1796_p0;
reg   [15:0] grp_fu_1796_p1;
reg   [15:0] grp_fu_1800_p0;
reg   [15:0] grp_fu_1800_p1;
reg   [15:0] grp_fu_1804_p0;
reg   [15:0] grp_fu_1804_p1;
reg   [15:0] grp_fu_1808_p0;
reg   [15:0] grp_fu_1808_p1;
reg   [15:0] grp_fu_1812_p0;
reg   [15:0] grp_fu_1812_p1;
reg   [15:0] grp_fu_1816_p0;
reg   [15:0] grp_fu_1816_p1;
reg   [15:0] grp_fu_1820_p0;
reg   [15:0] grp_fu_1820_p1;
reg   [15:0] grp_fu_1824_p0;
reg   [15:0] grp_fu_1824_p1;
reg   [15:0] grp_fu_1828_p0;
reg   [15:0] grp_fu_1828_p1;
reg   [15:0] grp_fu_1832_p0;
reg   [15:0] grp_fu_1832_p1;
reg   [15:0] grp_fu_1836_p0;
reg   [15:0] grp_fu_1836_p1;
reg   [15:0] grp_fu_1840_p0;
reg   [15:0] grp_fu_1840_p1;
reg   [15:0] grp_fu_1844_p0;
reg   [15:0] grp_fu_1844_p1;
reg   [15:0] grp_fu_1848_p0;
reg   [15:0] grp_fu_1848_p1;
reg   [15:0] grp_fu_1852_p0;
reg   [15:0] grp_fu_1852_p1;
reg   [15:0] grp_fu_1856_p0;
reg   [15:0] grp_fu_1856_p1;
reg   [15:0] grp_fu_1860_p0;
reg   [15:0] grp_fu_1860_p1;
reg   [15:0] grp_fu_1864_p0;
reg   [15:0] grp_fu_1864_p1;
reg   [15:0] grp_fu_1868_p0;
reg   [15:0] grp_fu_1868_p1;
reg   [15:0] grp_fu_1872_p0;
reg   [15:0] grp_fu_1872_p1;
reg   [15:0] grp_fu_1876_p0;
reg   [15:0] grp_fu_1876_p1;
reg   [15:0] grp_fu_1880_p0;
reg   [15:0] grp_fu_1880_p1;
reg   [15:0] grp_fu_1887_p0;
reg   [15:0] grp_fu_1887_p1;
reg   [15:0] grp_fu_1893_p0;
reg   [15:0] grp_fu_1893_p1;
reg   [15:0] grp_fu_1899_p0;
reg   [15:0] grp_fu_1899_p1;
reg   [15:0] grp_fu_1905_p0;
reg   [15:0] grp_fu_1905_p1;
reg   [15:0] grp_fu_1911_p0;
reg   [15:0] grp_fu_1911_p1;
reg   [15:0] grp_fu_1917_p0;
reg   [15:0] grp_fu_1917_p1;
reg   [15:0] grp_fu_1924_p0;
reg   [15:0] grp_fu_1924_p1;
reg   [15:0] grp_fu_1930_p0;
reg   [15:0] grp_fu_1930_p1;
reg   [15:0] grp_fu_1936_p0;
reg   [15:0] grp_fu_1936_p1;
reg   [15:0] grp_fu_1942_p0;
reg   [15:0] grp_fu_1942_p1;
reg   [15:0] grp_fu_1948_p0;
reg   [15:0] grp_fu_1948_p1;
reg   [15:0] grp_fu_1955_p0;
reg   [15:0] grp_fu_1955_p1;
reg   [15:0] grp_fu_1961_p0;
reg   [15:0] grp_fu_1961_p1;
reg   [15:0] grp_fu_1967_p0;
reg   [15:0] grp_fu_1967_p1;
reg   [15:0] grp_fu_1973_p0;
reg   [15:0] grp_fu_1973_p1;
reg   [15:0] grp_fu_1979_p0;
reg   [15:0] grp_fu_1979_p1;
reg   [15:0] grp_fu_1986_p0;
reg   [15:0] grp_fu_1986_p1;
reg   [15:0] grp_fu_1992_p0;
reg   [15:0] grp_fu_1992_p1;
reg   [15:0] grp_fu_1998_p0;
reg   [15:0] grp_fu_1998_p1;
reg   [15:0] grp_fu_2004_p0;
reg   [15:0] grp_fu_2004_p1;
reg   [15:0] grp_fu_2011_p0;
reg   [15:0] grp_fu_2011_p1;
reg   [15:0] grp_fu_2017_p0;
reg   [15:0] grp_fu_2017_p1;
reg   [15:0] grp_fu_2023_p0;
reg   [15:0] grp_fu_2023_p1;
reg   [15:0] grp_fu_2030_p0;
reg   [15:0] grp_fu_2030_p1;
reg   [15:0] grp_fu_2036_p0;
reg   [15:0] grp_fu_2036_p1;
reg   [15:0] grp_fu_2042_p0;
reg   [15:0] grp_fu_2042_p1;
reg   [15:0] grp_fu_2049_p0;
reg   [15:0] grp_fu_2049_p1;
reg   [15:0] grp_fu_2055_p0;
reg   [15:0] grp_fu_2055_p1;
reg   [15:0] grp_fu_2062_p0;
reg   [15:0] grp_fu_2062_p1;
reg   [15:0] grp_fu_2068_p0;
reg   [15:0] grp_fu_2068_p1;
reg   [15:0] grp_fu_2075_p0;
reg   [15:0] grp_fu_2075_p1;
wire   [0:0] icmp_ln162_fu_3191_p2;
wire   [6:0] add_ln161_fu_3185_p2;
wire   [10:0] tmp_107_fu_3221_p3;
wire   [13:0] tmp_s_fu_3213_p3;
wire   [13:0] zext_ln172_fu_3229_p1;
wire   [6:0] select_ln161_fu_3197_p3;
wire   [13:0] sub_ln172_fu_3233_p2;
wire   [13:0] zext_ln172_1_fu_3239_p1;
wire   [13:0] add_ln172_fu_3243_p2;
reg    grp_fu_1736_ce;
reg    grp_fu_1741_ce;
reg    grp_fu_1746_ce;
reg    grp_fu_1751_ce;
reg    grp_fu_1756_ce;
reg    grp_fu_1761_ce;
reg    grp_fu_1766_ce;
reg    grp_fu_1771_ce;
reg    grp_fu_1776_ce;
reg    grp_fu_1781_ce;
reg    grp_fu_1791_ce;
reg    grp_fu_1796_ce;
reg    grp_fu_1800_ce;
reg    grp_fu_1804_ce;
reg    grp_fu_1808_ce;
reg    grp_fu_1812_ce;
reg    grp_fu_1816_ce;
reg    grp_fu_1820_ce;
reg    grp_fu_1824_ce;
reg    grp_fu_1828_ce;
reg    grp_fu_1832_ce;
reg    grp_fu_1836_ce;
reg    grp_fu_1840_ce;
reg    grp_fu_1844_ce;
reg    grp_fu_1848_ce;
reg    grp_fu_1852_ce;
reg    grp_fu_1856_ce;
reg    grp_fu_1860_ce;
reg    grp_fu_1864_ce;
reg    grp_fu_1868_ce;
reg    grp_fu_1872_ce;
reg    grp_fu_1876_ce;
reg    grp_fu_1880_ce;
reg    grp_fu_1887_ce;
reg    grp_fu_1893_ce;
reg    grp_fu_1899_ce;
reg    grp_fu_1905_ce;
reg    grp_fu_1911_ce;
reg    grp_fu_1917_ce;
reg    grp_fu_1924_ce;
reg    grp_fu_1930_ce;
reg    grp_fu_1936_ce;
reg    grp_fu_1942_ce;
reg    grp_fu_1948_ce;
reg    grp_fu_1955_ce;
reg    grp_fu_1961_ce;
reg    grp_fu_1967_ce;
reg    grp_fu_1973_ce;
reg    grp_fu_1979_ce;
reg    grp_fu_1986_ce;
reg    grp_fu_1992_ce;
reg    grp_fu_1998_ce;
reg    grp_fu_2004_ce;
reg    grp_fu_2011_ce;
reg    grp_fu_2017_ce;
reg    grp_fu_2023_ce;
reg    grp_fu_2030_ce;
reg    grp_fu_2036_ce;
reg    grp_fu_2042_ce;
reg    grp_fu_2049_ce;
reg    grp_fu_2055_ce;
reg    grp_fu_2062_ce;
reg    grp_fu_2068_ce;
reg    grp_fu_2075_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_idle_pp0_0to3;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [15:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to5;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

lane_seg_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage15),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter4_stage3)) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage3))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage3))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage3))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln161_fu_3167_p2 == 1'd0))) begin
            indvar_flatten12_fu_1182 <= add_ln161_1_fu_3173_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten12_fu_1182 <= 14'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln161_fu_3167_p2 == 1'd0))) begin
            oh_fu_1178 <= select_ln161_1_fu_3205_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            oh_fu_1178 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln161_fu_3167_p2 == 1'd0))) begin
            ow_fu_1174 <= add_ln162_fu_3285_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            ow_fu_1174 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln161_reg_3412 == 1'd0))) begin
        a_27_reg_3590 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0;
        a_28_reg_3606 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_q0;
        a_29_reg_3622 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_q0;
        a_30_reg_3640 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_q0;
        a_31_reg_3659 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_q0;
        a_32_reg_3678 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_q0;
        a_33_reg_3698 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_q0;
        a_34_reg_3718 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_q0;
        a_35_reg_3738 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_q0;
        a_36_reg_3758 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_q0;
        a_37_reg_3778 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_q0;
        a_38_reg_3798 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_q0;
        a_39_reg_3818 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_q0;
        a_40_reg_3838 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_q0;
        a_41_reg_3858 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_q0;
        a_42_reg_3878 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_q0;
        a_43_reg_3898 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_q0;
        a_44_reg_3918 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_q0;
        a_45_reg_3938 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_q0;
        a_46_reg_3958 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_q0;
        a_47_reg_3978 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_q0;
        a_48_reg_3998 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_q0;
        a_49_reg_4018 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_q0;
        a_50_reg_4038 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_q0;
        a_51_reg_4058 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_q0;
        a_52_reg_4078 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_q0;
        a_53_reg_4097 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_q0;
        a_54_reg_4116 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_q0;
        a_55_reg_4134 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_q0;
        a_56_reg_4150 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_q0;
        a_57_reg_4166 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_q0;
        a_reg_3576 <= enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln161_reg_3412 <= icmp_ln161_fu_3167_p2;
        icmp_ln161_reg_3412_pp0_iter1_reg <= icmp_ln161_reg_3412;
        icmp_ln161_reg_3412_pp0_iter2_reg <= icmp_ln161_reg_3412_pp0_iter1_reg;
        icmp_ln161_reg_3412_pp0_iter3_reg <= icmp_ln161_reg_3412_pp0_iter2_reg;
        icmp_ln161_reg_3412_pp0_iter4_reg <= icmp_ln161_reg_3412_pp0_iter3_reg;
        mul147_10_26_reg_6275_pp0_iter2_reg <= mul147_10_26_reg_6275;
        mul147_10_26_reg_6275_pp0_iter3_reg <= mul147_10_26_reg_6275_pp0_iter2_reg;
        mul147_10_27_reg_6280_pp0_iter2_reg <= mul147_10_27_reg_6280;
        mul147_10_27_reg_6280_pp0_iter3_reg <= mul147_10_27_reg_6280_pp0_iter2_reg;
        mul147_11_25_reg_6285_pp0_iter2_reg <= mul147_11_25_reg_6285;
        mul147_11_25_reg_6285_pp0_iter3_reg <= mul147_11_25_reg_6285_pp0_iter2_reg;
        mul147_11_26_reg_6290_pp0_iter2_reg <= mul147_11_26_reg_6290;
        mul147_11_26_reg_6290_pp0_iter3_reg <= mul147_11_26_reg_6290_pp0_iter2_reg;
        mul147_11_27_reg_6295_pp0_iter2_reg <= mul147_11_27_reg_6295;
        mul147_11_27_reg_6295_pp0_iter3_reg <= mul147_11_27_reg_6295_pp0_iter2_reg;
        mul147_12_25_reg_6300_pp0_iter2_reg <= mul147_12_25_reg_6300;
        mul147_12_25_reg_6300_pp0_iter3_reg <= mul147_12_25_reg_6300_pp0_iter2_reg;
        mul147_12_26_reg_6305_pp0_iter2_reg <= mul147_12_26_reg_6305;
        mul147_12_26_reg_6305_pp0_iter3_reg <= mul147_12_26_reg_6305_pp0_iter2_reg;
        mul147_13_24_reg_6310_pp0_iter2_reg <= mul147_13_24_reg_6310;
        mul147_13_24_reg_6310_pp0_iter3_reg <= mul147_13_24_reg_6310_pp0_iter2_reg;
        mul147_13_25_reg_6315_pp0_iter2_reg <= mul147_13_25_reg_6315;
        mul147_13_25_reg_6315_pp0_iter3_reg <= mul147_13_25_reg_6315_pp0_iter2_reg;
        mul147_14_24_reg_6320_pp0_iter2_reg <= mul147_14_24_reg_6320;
        mul147_14_24_reg_6320_pp0_iter3_reg <= mul147_14_24_reg_6320_pp0_iter2_reg;
        mul147_14_25_reg_6325_pp0_iter2_reg <= mul147_14_25_reg_6325;
        mul147_14_25_reg_6325_pp0_iter3_reg <= mul147_14_25_reg_6325_pp0_iter2_reg;
        mul147_15_23_reg_6330_pp0_iter2_reg <= mul147_15_23_reg_6330;
        mul147_15_23_reg_6330_pp0_iter3_reg <= mul147_15_23_reg_6330_pp0_iter2_reg;
        mul147_15_24_reg_6335_pp0_iter2_reg <= mul147_15_24_reg_6335;
        mul147_15_24_reg_6335_pp0_iter3_reg <= mul147_15_24_reg_6335_pp0_iter2_reg;
        mul147_1_30_reg_6180_pp0_iter2_reg <= mul147_1_30_reg_6180;
        mul147_1_30_reg_6180_pp0_iter3_reg <= mul147_1_30_reg_6180_pp0_iter2_reg;
        mul147_1_30_reg_6180_pp0_iter4_reg <= mul147_1_30_reg_6180_pp0_iter3_reg;
        mul147_2_30_reg_6185_pp0_iter2_reg <= mul147_2_30_reg_6185;
        mul147_2_30_reg_6185_pp0_iter3_reg <= mul147_2_30_reg_6185_pp0_iter2_reg;
        mul147_2_30_reg_6185_pp0_iter4_reg <= mul147_2_30_reg_6185_pp0_iter3_reg;
        mul147_3_29_reg_6190_pp0_iter2_reg <= mul147_3_29_reg_6190;
        mul147_3_29_reg_6190_pp0_iter3_reg <= mul147_3_29_reg_6190_pp0_iter2_reg;
        mul147_3_30_reg_6195_pp0_iter2_reg <= mul147_3_30_reg_6195;
        mul147_3_30_reg_6195_pp0_iter3_reg <= mul147_3_30_reg_6195_pp0_iter2_reg;
        mul147_3_30_reg_6195_pp0_iter4_reg <= mul147_3_30_reg_6195_pp0_iter3_reg;
        mul147_4_29_reg_6200_pp0_iter2_reg <= mul147_4_29_reg_6200;
        mul147_4_29_reg_6200_pp0_iter3_reg <= mul147_4_29_reg_6200_pp0_iter2_reg;
        mul147_4_30_reg_6205_pp0_iter2_reg <= mul147_4_30_reg_6205;
        mul147_4_30_reg_6205_pp0_iter3_reg <= mul147_4_30_reg_6205_pp0_iter2_reg;
        mul147_4_30_reg_6205_pp0_iter4_reg <= mul147_4_30_reg_6205_pp0_iter3_reg;
        mul147_5_28_reg_6210_pp0_iter2_reg <= mul147_5_28_reg_6210;
        mul147_5_28_reg_6210_pp0_iter3_reg <= mul147_5_28_reg_6210_pp0_iter2_reg;
        mul147_5_29_reg_6215_pp0_iter2_reg <= mul147_5_29_reg_6215;
        mul147_5_29_reg_6215_pp0_iter3_reg <= mul147_5_29_reg_6215_pp0_iter2_reg;
        mul147_5_30_reg_6220_pp0_iter2_reg <= mul147_5_30_reg_6220;
        mul147_5_30_reg_6220_pp0_iter3_reg <= mul147_5_30_reg_6220_pp0_iter2_reg;
        mul147_5_30_reg_6220_pp0_iter4_reg <= mul147_5_30_reg_6220_pp0_iter3_reg;
        mul147_6_28_reg_6225_pp0_iter2_reg <= mul147_6_28_reg_6225;
        mul147_6_28_reg_6225_pp0_iter3_reg <= mul147_6_28_reg_6225_pp0_iter2_reg;
        mul147_6_29_reg_6230_pp0_iter2_reg <= mul147_6_29_reg_6230;
        mul147_6_29_reg_6230_pp0_iter3_reg <= mul147_6_29_reg_6230_pp0_iter2_reg;
        mul147_7_27_reg_6235_pp0_iter2_reg <= mul147_7_27_reg_6235;
        mul147_7_27_reg_6235_pp0_iter3_reg <= mul147_7_27_reg_6235_pp0_iter2_reg;
        mul147_7_28_reg_6240_pp0_iter2_reg <= mul147_7_28_reg_6240;
        mul147_7_28_reg_6240_pp0_iter3_reg <= mul147_7_28_reg_6240_pp0_iter2_reg;
        mul147_7_29_reg_6245_pp0_iter2_reg <= mul147_7_29_reg_6245;
        mul147_7_29_reg_6245_pp0_iter3_reg <= mul147_7_29_reg_6245_pp0_iter2_reg;
        mul147_8_27_reg_6250_pp0_iter2_reg <= mul147_8_27_reg_6250;
        mul147_8_27_reg_6250_pp0_iter3_reg <= mul147_8_27_reg_6250_pp0_iter2_reg;
        mul147_8_28_reg_6255_pp0_iter2_reg <= mul147_8_28_reg_6255;
        mul147_8_28_reg_6255_pp0_iter3_reg <= mul147_8_28_reg_6255_pp0_iter2_reg;
        mul147_9_26_reg_6260_pp0_iter2_reg <= mul147_9_26_reg_6260;
        mul147_9_26_reg_6260_pp0_iter3_reg <= mul147_9_26_reg_6260_pp0_iter2_reg;
        mul147_9_27_reg_6265_pp0_iter2_reg <= mul147_9_27_reg_6265;
        mul147_9_27_reg_6265_pp0_iter3_reg <= mul147_9_27_reg_6265_pp0_iter2_reg;
        mul147_9_28_reg_6270_pp0_iter2_reg <= mul147_9_28_reg_6270;
        mul147_9_28_reg_6270_pp0_iter3_reg <= mul147_9_28_reg_6270_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln161_reg_3412 == 1'd0))) begin
        mul147_10_10_reg_5000 <= grp_fu_1634_p_dout0;
        mul147_10_11_reg_5005 <= grp_fu_1638_p_dout0;
        mul147_11_10_reg_5015 <= grp_fu_1646_p_dout0;
        mul147_11_s_reg_5010 <= grp_fu_1642_p_dout0;
        mul147_12_10_reg_5025 <= grp_fu_1654_p_dout0;
        mul147_12_s_reg_5020 <= grp_fu_1650_p_dout0;
        mul147_13_9_reg_5030 <= grp_fu_1658_p_dout0;
        mul147_13_s_reg_5035 <= grp_fu_1662_p_dout0;
        mul147_14_9_reg_5040 <= grp_fu_1666_p_dout0;
        mul147_14_s_reg_5045 <= grp_fu_1682_p_dout0;
        mul147_15_8_reg_5050 <= grp_fu_1686_p_dout0;
        mul147_15_9_reg_5055 <= grp_fu_1690_p_dout0;
        mul147_16_reg_4900 <= grp_fu_1554_p_dout0;
        mul147_17_reg_4905 <= grp_fu_1558_p_dout0;
        mul147_1_14_reg_4910 <= grp_fu_1562_p_dout0;
        mul147_1_15_reg_4915 <= grp_fu_1566_p_dout0;
        mul147_2_14_reg_4920 <= grp_fu_1570_p_dout0;
        mul147_2_15_reg_4925 <= grp_fu_1574_p_dout0;
        mul147_3_13_reg_4930 <= grp_fu_1578_p_dout0;
        mul147_3_14_reg_4935 <= grp_fu_1582_p_dout0;
        mul147_4_13_reg_4940 <= grp_fu_1586_p_dout0;
        mul147_4_14_reg_4945 <= grp_fu_1590_p_dout0;
        mul147_5_12_reg_4950 <= grp_fu_1594_p_dout0;
        mul147_5_13_reg_4955 <= grp_fu_1598_p_dout0;
        mul147_6_12_reg_4960 <= grp_fu_1602_p_dout0;
        mul147_6_13_reg_4965 <= grp_fu_1606_p_dout0;
        mul147_7_11_reg_4970 <= grp_fu_1610_p_dout0;
        mul147_7_12_reg_4975 <= grp_fu_1614_p_dout0;
        mul147_8_11_reg_4980 <= grp_fu_1618_p_dout0;
        mul147_8_12_reg_4985 <= grp_fu_1622_p_dout0;
        mul147_9_10_reg_4990 <= grp_fu_1626_p_dout0;
        mul147_9_11_reg_4995 <= grp_fu_1630_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        mul147_10_10_reg_5000_pp0_iter1_reg <= mul147_10_10_reg_5000;
        mul147_10_11_reg_5005_pp0_iter1_reg <= mul147_10_11_reg_5005;
        mul147_11_10_reg_5015_pp0_iter1_reg <= mul147_11_10_reg_5015;
        mul147_12_10_reg_5025_pp0_iter1_reg <= mul147_12_10_reg_5025;
        mul147_16_reg_4900_pp0_iter1_reg <= mul147_16_reg_4900;
        mul147_17_reg_4905_pp0_iter1_reg <= mul147_17_reg_4905;
        mul147_1_14_reg_4910_pp0_iter1_reg <= mul147_1_14_reg_4910;
        mul147_1_15_reg_4915_pp0_iter1_reg <= mul147_1_15_reg_4915;
        mul147_2_14_reg_4920_pp0_iter1_reg <= mul147_2_14_reg_4920;
        mul147_2_15_reg_4925_pp0_iter1_reg <= mul147_2_15_reg_4925;
        mul147_3_13_reg_4930_pp0_iter1_reg <= mul147_3_13_reg_4930;
        mul147_3_14_reg_4935_pp0_iter1_reg <= mul147_3_14_reg_4935;
        mul147_4_13_reg_4940_pp0_iter1_reg <= mul147_4_13_reg_4940;
        mul147_4_14_reg_4945_pp0_iter1_reg <= mul147_4_14_reg_4945;
        mul147_5_12_reg_4950_pp0_iter1_reg <= mul147_5_12_reg_4950;
        mul147_5_13_reg_4955_pp0_iter1_reg <= mul147_5_13_reg_4955;
        mul147_6_12_reg_4960_pp0_iter1_reg <= mul147_6_12_reg_4960;
        mul147_6_13_reg_4965_pp0_iter1_reg <= mul147_6_13_reg_4965;
        mul147_7_11_reg_4970_pp0_iter1_reg <= mul147_7_11_reg_4970;
        mul147_7_12_reg_4975_pp0_iter1_reg <= mul147_7_12_reg_4975;
        mul147_8_11_reg_4980_pp0_iter1_reg <= mul147_8_11_reg_4980;
        mul147_8_12_reg_4985_pp0_iter1_reg <= mul147_8_12_reg_4985;
        mul147_9_11_reg_4995_pp0_iter1_reg <= mul147_9_11_reg_4995;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln161_reg_3412 == 1'd0))) begin
        mul147_10_12_reg_5160 <= grp_fu_1634_p_dout0;
        mul147_10_13_reg_5165 <= grp_fu_1638_p_dout0;
        mul147_11_11_reg_5170 <= grp_fu_1642_p_dout0;
        mul147_11_12_reg_5175 <= grp_fu_1646_p_dout0;
        mul147_12_11_reg_5180 <= grp_fu_1650_p_dout0;
        mul147_12_12_reg_5185 <= grp_fu_1654_p_dout0;
        mul147_13_10_reg_5190 <= grp_fu_1658_p_dout0;
        mul147_13_11_reg_5195 <= grp_fu_1662_p_dout0;
        mul147_14_10_reg_5200 <= grp_fu_1666_p_dout0;
        mul147_14_11_reg_5205 <= grp_fu_1682_p_dout0;
        mul147_15_10_reg_5215 <= grp_fu_1690_p_dout0;
        mul147_15_s_reg_5210 <= grp_fu_1686_p_dout0;
        mul147_18_reg_5060 <= grp_fu_1554_p_dout0;
        mul147_19_reg_5065 <= grp_fu_1558_p_dout0;
        mul147_1_16_reg_5070 <= grp_fu_1562_p_dout0;
        mul147_1_17_reg_5075 <= grp_fu_1566_p_dout0;
        mul147_2_16_reg_5080 <= grp_fu_1570_p_dout0;
        mul147_2_17_reg_5085 <= grp_fu_1574_p_dout0;
        mul147_3_15_reg_5090 <= grp_fu_1578_p_dout0;
        mul147_3_16_reg_5095 <= grp_fu_1582_p_dout0;
        mul147_4_15_reg_5100 <= grp_fu_1586_p_dout0;
        mul147_4_16_reg_5105 <= grp_fu_1590_p_dout0;
        mul147_5_14_reg_5110 <= grp_fu_1594_p_dout0;
        mul147_5_15_reg_5115 <= grp_fu_1598_p_dout0;
        mul147_6_14_reg_5120 <= grp_fu_1602_p_dout0;
        mul147_6_15_reg_5125 <= grp_fu_1606_p_dout0;
        mul147_7_13_reg_5130 <= grp_fu_1610_p_dout0;
        mul147_7_14_reg_5135 <= grp_fu_1614_p_dout0;
        mul147_8_13_reg_5140 <= grp_fu_1618_p_dout0;
        mul147_8_14_reg_5145 <= grp_fu_1622_p_dout0;
        mul147_9_12_reg_5150 <= grp_fu_1626_p_dout0;
        mul147_9_13_reg_5155 <= grp_fu_1630_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        mul147_10_12_reg_5160_pp0_iter1_reg <= mul147_10_12_reg_5160;
        mul147_10_13_reg_5165_pp0_iter1_reg <= mul147_10_13_reg_5165;
        mul147_11_11_reg_5170_pp0_iter1_reg <= mul147_11_11_reg_5170;
        mul147_11_12_reg_5175_pp0_iter1_reg <= mul147_11_12_reg_5175;
        mul147_12_11_reg_5180_pp0_iter1_reg <= mul147_12_11_reg_5180;
        mul147_12_12_reg_5185_pp0_iter1_reg <= mul147_12_12_reg_5185;
        mul147_13_11_reg_5195_pp0_iter1_reg <= mul147_13_11_reg_5195;
        mul147_14_11_reg_5205_pp0_iter1_reg <= mul147_14_11_reg_5205;
        mul147_15_10_reg_5215_pp0_iter1_reg <= mul147_15_10_reg_5215;
        mul147_18_reg_5060_pp0_iter1_reg <= mul147_18_reg_5060;
        mul147_19_reg_5065_pp0_iter1_reg <= mul147_19_reg_5065;
        mul147_1_16_reg_5070_pp0_iter1_reg <= mul147_1_16_reg_5070;
        mul147_1_17_reg_5075_pp0_iter1_reg <= mul147_1_17_reg_5075;
        mul147_2_16_reg_5080_pp0_iter1_reg <= mul147_2_16_reg_5080;
        mul147_2_17_reg_5085_pp0_iter1_reg <= mul147_2_17_reg_5085;
        mul147_3_15_reg_5090_pp0_iter1_reg <= mul147_3_15_reg_5090;
        mul147_3_16_reg_5095_pp0_iter1_reg <= mul147_3_16_reg_5095;
        mul147_4_15_reg_5100_pp0_iter1_reg <= mul147_4_15_reg_5100;
        mul147_4_16_reg_5105_pp0_iter1_reg <= mul147_4_16_reg_5105;
        mul147_5_14_reg_5110_pp0_iter1_reg <= mul147_5_14_reg_5110;
        mul147_5_15_reg_5115_pp0_iter1_reg <= mul147_5_15_reg_5115;
        mul147_6_14_reg_5120_pp0_iter1_reg <= mul147_6_14_reg_5120;
        mul147_6_15_reg_5125_pp0_iter1_reg <= mul147_6_15_reg_5125;
        mul147_7_13_reg_5130_pp0_iter1_reg <= mul147_7_13_reg_5130;
        mul147_7_14_reg_5135_pp0_iter1_reg <= mul147_7_14_reg_5135;
        mul147_8_13_reg_5140_pp0_iter1_reg <= mul147_8_13_reg_5140;
        mul147_8_14_reg_5145_pp0_iter1_reg <= mul147_8_14_reg_5145;
        mul147_9_12_reg_5150_pp0_iter1_reg <= mul147_9_12_reg_5150;
        mul147_9_13_reg_5155_pp0_iter1_reg <= mul147_9_13_reg_5155;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln161_reg_3412 == 1'd0))) begin
        mul147_10_14_reg_5320 <= grp_fu_1634_p_dout0;
        mul147_10_15_reg_5325 <= grp_fu_1638_p_dout0;
        mul147_11_13_reg_5330 <= grp_fu_1642_p_dout0;
        mul147_11_14_reg_5335 <= grp_fu_1646_p_dout0;
        mul147_12_13_reg_5340 <= grp_fu_1650_p_dout0;
        mul147_12_14_reg_5345 <= grp_fu_1654_p_dout0;
        mul147_13_12_reg_5350 <= grp_fu_1658_p_dout0;
        mul147_13_13_reg_5355 <= grp_fu_1662_p_dout0;
        mul147_14_12_reg_5360 <= grp_fu_1666_p_dout0;
        mul147_14_13_reg_5365 <= grp_fu_1682_p_dout0;
        mul147_15_11_reg_5370 <= grp_fu_1686_p_dout0;
        mul147_15_12_reg_5375 <= grp_fu_1690_p_dout0;
        mul147_1_18_reg_5230 <= grp_fu_1562_p_dout0;
        mul147_1_19_reg_5235 <= grp_fu_1566_p_dout0;
        mul147_20_reg_5220 <= grp_fu_1554_p_dout0;
        mul147_21_reg_5225 <= grp_fu_1558_p_dout0;
        mul147_2_18_reg_5240 <= grp_fu_1570_p_dout0;
        mul147_2_19_reg_5245 <= grp_fu_1574_p_dout0;
        mul147_3_17_reg_5250 <= grp_fu_1578_p_dout0;
        mul147_3_18_reg_5255 <= grp_fu_1582_p_dout0;
        mul147_4_17_reg_5260 <= grp_fu_1586_p_dout0;
        mul147_4_18_reg_5265 <= grp_fu_1590_p_dout0;
        mul147_5_16_reg_5270 <= grp_fu_1594_p_dout0;
        mul147_5_17_reg_5275 <= grp_fu_1598_p_dout0;
        mul147_6_16_reg_5280 <= grp_fu_1602_p_dout0;
        mul147_6_17_reg_5285 <= grp_fu_1606_p_dout0;
        mul147_7_15_reg_5290 <= grp_fu_1610_p_dout0;
        mul147_7_16_reg_5295 <= grp_fu_1614_p_dout0;
        mul147_8_15_reg_5300 <= grp_fu_1618_p_dout0;
        mul147_8_16_reg_5305 <= grp_fu_1622_p_dout0;
        mul147_9_14_reg_5310 <= grp_fu_1626_p_dout0;
        mul147_9_15_reg_5315 <= grp_fu_1630_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        mul147_10_14_reg_5320_pp0_iter1_reg <= mul147_10_14_reg_5320;
        mul147_10_15_reg_5325_pp0_iter1_reg <= mul147_10_15_reg_5325;
        mul147_11_13_reg_5330_pp0_iter1_reg <= mul147_11_13_reg_5330;
        mul147_11_14_reg_5335_pp0_iter1_reg <= mul147_11_14_reg_5335;
        mul147_12_13_reg_5340_pp0_iter1_reg <= mul147_12_13_reg_5340;
        mul147_12_14_reg_5345_pp0_iter1_reg <= mul147_12_14_reg_5345;
        mul147_13_12_reg_5350_pp0_iter1_reg <= mul147_13_12_reg_5350;
        mul147_13_13_reg_5355_pp0_iter1_reg <= mul147_13_13_reg_5355;
        mul147_14_12_reg_5360_pp0_iter1_reg <= mul147_14_12_reg_5360;
        mul147_14_13_reg_5365_pp0_iter1_reg <= mul147_14_13_reg_5365;
        mul147_15_11_reg_5370_pp0_iter1_reg <= mul147_15_11_reg_5370;
        mul147_15_12_reg_5375_pp0_iter1_reg <= mul147_15_12_reg_5375;
        mul147_1_18_reg_5230_pp0_iter1_reg <= mul147_1_18_reg_5230;
        mul147_1_19_reg_5235_pp0_iter1_reg <= mul147_1_19_reg_5235;
        mul147_20_reg_5220_pp0_iter1_reg <= mul147_20_reg_5220;
        mul147_21_reg_5225_pp0_iter1_reg <= mul147_21_reg_5225;
        mul147_21_reg_5225_pp0_iter2_reg <= mul147_21_reg_5225_pp0_iter1_reg;
        mul147_2_18_reg_5240_pp0_iter1_reg <= mul147_2_18_reg_5240;
        mul147_2_19_reg_5245_pp0_iter1_reg <= mul147_2_19_reg_5245;
        mul147_3_17_reg_5250_pp0_iter1_reg <= mul147_3_17_reg_5250;
        mul147_3_18_reg_5255_pp0_iter1_reg <= mul147_3_18_reg_5255;
        mul147_4_17_reg_5260_pp0_iter1_reg <= mul147_4_17_reg_5260;
        mul147_4_18_reg_5265_pp0_iter1_reg <= mul147_4_18_reg_5265;
        mul147_5_16_reg_5270_pp0_iter1_reg <= mul147_5_16_reg_5270;
        mul147_5_17_reg_5275_pp0_iter1_reg <= mul147_5_17_reg_5275;
        mul147_6_16_reg_5280_pp0_iter1_reg <= mul147_6_16_reg_5280;
        mul147_6_17_reg_5285_pp0_iter1_reg <= mul147_6_17_reg_5285;
        mul147_7_15_reg_5290_pp0_iter1_reg <= mul147_7_15_reg_5290;
        mul147_7_16_reg_5295_pp0_iter1_reg <= mul147_7_16_reg_5295;
        mul147_8_15_reg_5300_pp0_iter1_reg <= mul147_8_15_reg_5300;
        mul147_8_16_reg_5305_pp0_iter1_reg <= mul147_8_16_reg_5305;
        mul147_9_14_reg_5310_pp0_iter1_reg <= mul147_9_14_reg_5310;
        mul147_9_15_reg_5315_pp0_iter1_reg <= mul147_9_15_reg_5315;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln161_reg_3412 == 1'd0))) begin
        mul147_10_16_reg_5480 <= grp_fu_1634_p_dout0;
        mul147_10_17_reg_5485 <= grp_fu_1638_p_dout0;
        mul147_11_15_reg_5490 <= grp_fu_1642_p_dout0;
        mul147_11_16_reg_5495 <= grp_fu_1646_p_dout0;
        mul147_12_15_reg_5500 <= grp_fu_1650_p_dout0;
        mul147_12_16_reg_5505 <= grp_fu_1654_p_dout0;
        mul147_13_14_reg_5510 <= grp_fu_1658_p_dout0;
        mul147_13_15_reg_5515 <= grp_fu_1662_p_dout0;
        mul147_14_14_reg_5520 <= grp_fu_1666_p_dout0;
        mul147_14_15_reg_5525 <= grp_fu_1682_p_dout0;
        mul147_15_13_reg_5530 <= grp_fu_1686_p_dout0;
        mul147_15_14_reg_5535 <= grp_fu_1690_p_dout0;
        mul147_1_20_reg_5390 <= grp_fu_1562_p_dout0;
        mul147_1_21_reg_5395 <= grp_fu_1566_p_dout0;
        mul147_22_reg_5380 <= grp_fu_1554_p_dout0;
        mul147_23_reg_5385 <= grp_fu_1558_p_dout0;
        mul147_2_20_reg_5400 <= grp_fu_1570_p_dout0;
        mul147_2_21_reg_5405 <= grp_fu_1574_p_dout0;
        mul147_3_19_reg_5410 <= grp_fu_1578_p_dout0;
        mul147_3_20_reg_5415 <= grp_fu_1582_p_dout0;
        mul147_4_19_reg_5420 <= grp_fu_1586_p_dout0;
        mul147_4_20_reg_5425 <= grp_fu_1590_p_dout0;
        mul147_5_18_reg_5430 <= grp_fu_1594_p_dout0;
        mul147_5_19_reg_5435 <= grp_fu_1598_p_dout0;
        mul147_6_18_reg_5440 <= grp_fu_1602_p_dout0;
        mul147_6_19_reg_5445 <= grp_fu_1606_p_dout0;
        mul147_7_17_reg_5450 <= grp_fu_1610_p_dout0;
        mul147_7_18_reg_5455 <= grp_fu_1614_p_dout0;
        mul147_8_17_reg_5460 <= grp_fu_1618_p_dout0;
        mul147_8_18_reg_5465 <= grp_fu_1622_p_dout0;
        mul147_9_16_reg_5470 <= grp_fu_1626_p_dout0;
        mul147_9_17_reg_5475 <= grp_fu_1630_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001))) begin
        mul147_10_16_reg_5480_pp0_iter1_reg <= mul147_10_16_reg_5480;
        mul147_10_17_reg_5485_pp0_iter1_reg <= mul147_10_17_reg_5485;
        mul147_11_15_reg_5490_pp0_iter1_reg <= mul147_11_15_reg_5490;
        mul147_11_16_reg_5495_pp0_iter1_reg <= mul147_11_16_reg_5495;
        mul147_12_15_reg_5500_pp0_iter1_reg <= mul147_12_15_reg_5500;
        mul147_12_16_reg_5505_pp0_iter1_reg <= mul147_12_16_reg_5505;
        mul147_13_14_reg_5510_pp0_iter1_reg <= mul147_13_14_reg_5510;
        mul147_13_15_reg_5515_pp0_iter1_reg <= mul147_13_15_reg_5515;
        mul147_14_14_reg_5520_pp0_iter1_reg <= mul147_14_14_reg_5520;
        mul147_14_15_reg_5525_pp0_iter1_reg <= mul147_14_15_reg_5525;
        mul147_15_13_reg_5530_pp0_iter1_reg <= mul147_15_13_reg_5530;
        mul147_15_14_reg_5535_pp0_iter1_reg <= mul147_15_14_reg_5535;
        mul147_1_20_reg_5390_pp0_iter1_reg <= mul147_1_20_reg_5390;
        mul147_1_20_reg_5390_pp0_iter2_reg <= mul147_1_20_reg_5390_pp0_iter1_reg;
        mul147_1_21_reg_5395_pp0_iter1_reg <= mul147_1_21_reg_5395;
        mul147_1_21_reg_5395_pp0_iter2_reg <= mul147_1_21_reg_5395_pp0_iter1_reg;
        mul147_22_reg_5380_pp0_iter1_reg <= mul147_22_reg_5380;
        mul147_22_reg_5380_pp0_iter2_reg <= mul147_22_reg_5380_pp0_iter1_reg;
        mul147_23_reg_5385_pp0_iter1_reg <= mul147_23_reg_5385;
        mul147_23_reg_5385_pp0_iter2_reg <= mul147_23_reg_5385_pp0_iter1_reg;
        mul147_2_20_reg_5400_pp0_iter1_reg <= mul147_2_20_reg_5400;
        mul147_2_20_reg_5400_pp0_iter2_reg <= mul147_2_20_reg_5400_pp0_iter1_reg;
        mul147_2_21_reg_5405_pp0_iter1_reg <= mul147_2_21_reg_5405;
        mul147_2_21_reg_5405_pp0_iter2_reg <= mul147_2_21_reg_5405_pp0_iter1_reg;
        mul147_3_19_reg_5410_pp0_iter1_reg <= mul147_3_19_reg_5410;
        mul147_3_20_reg_5415_pp0_iter1_reg <= mul147_3_20_reg_5415;
        mul147_3_20_reg_5415_pp0_iter2_reg <= mul147_3_20_reg_5415_pp0_iter1_reg;
        mul147_4_19_reg_5420_pp0_iter1_reg <= mul147_4_19_reg_5420;
        mul147_4_20_reg_5425_pp0_iter1_reg <= mul147_4_20_reg_5425;
        mul147_4_20_reg_5425_pp0_iter2_reg <= mul147_4_20_reg_5425_pp0_iter1_reg;
        mul147_5_18_reg_5430_pp0_iter1_reg <= mul147_5_18_reg_5430;
        mul147_5_19_reg_5435_pp0_iter1_reg <= mul147_5_19_reg_5435;
        mul147_6_18_reg_5440_pp0_iter1_reg <= mul147_6_18_reg_5440;
        mul147_6_19_reg_5445_pp0_iter1_reg <= mul147_6_19_reg_5445;
        mul147_7_17_reg_5450_pp0_iter1_reg <= mul147_7_17_reg_5450;
        mul147_7_18_reg_5455_pp0_iter1_reg <= mul147_7_18_reg_5455;
        mul147_8_17_reg_5460_pp0_iter1_reg <= mul147_8_17_reg_5460;
        mul147_8_18_reg_5465_pp0_iter1_reg <= mul147_8_18_reg_5465;
        mul147_9_16_reg_5470_pp0_iter1_reg <= mul147_9_16_reg_5470;
        mul147_9_17_reg_5475_pp0_iter1_reg <= mul147_9_17_reg_5475;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln161_reg_3412 == 1'd0))) begin
        mul147_10_18_reg_5640 <= grp_fu_1634_p_dout0;
        mul147_10_19_reg_5645 <= grp_fu_1638_p_dout0;
        mul147_11_17_reg_5650 <= grp_fu_1642_p_dout0;
        mul147_11_18_reg_5655 <= grp_fu_1646_p_dout0;
        mul147_12_17_reg_5660 <= grp_fu_1650_p_dout0;
        mul147_12_18_reg_5665 <= grp_fu_1654_p_dout0;
        mul147_13_16_reg_5670 <= grp_fu_1658_p_dout0;
        mul147_13_17_reg_5675 <= grp_fu_1662_p_dout0;
        mul147_14_16_reg_5680 <= grp_fu_1666_p_dout0;
        mul147_14_17_reg_5685 <= grp_fu_1682_p_dout0;
        mul147_15_15_reg_5690 <= grp_fu_1686_p_dout0;
        mul147_15_16_reg_5695 <= grp_fu_1690_p_dout0;
        mul147_1_22_reg_5550 <= grp_fu_1562_p_dout0;
        mul147_1_23_reg_5555 <= grp_fu_1566_p_dout0;
        mul147_24_reg_5540 <= grp_fu_1554_p_dout0;
        mul147_25_reg_5545 <= grp_fu_1558_p_dout0;
        mul147_2_22_reg_5560 <= grp_fu_1570_p_dout0;
        mul147_2_23_reg_5565 <= grp_fu_1574_p_dout0;
        mul147_3_21_reg_5570 <= grp_fu_1578_p_dout0;
        mul147_3_22_reg_5575 <= grp_fu_1582_p_dout0;
        mul147_4_21_reg_5580 <= grp_fu_1586_p_dout0;
        mul147_4_22_reg_5585 <= grp_fu_1590_p_dout0;
        mul147_5_20_reg_5590 <= grp_fu_1594_p_dout0;
        mul147_5_21_reg_5595 <= grp_fu_1598_p_dout0;
        mul147_6_20_reg_5600 <= grp_fu_1602_p_dout0;
        mul147_6_21_reg_5605 <= grp_fu_1606_p_dout0;
        mul147_7_19_reg_5610 <= grp_fu_1610_p_dout0;
        mul147_7_20_reg_5615 <= grp_fu_1614_p_dout0;
        mul147_8_19_reg_5620 <= grp_fu_1618_p_dout0;
        mul147_8_20_reg_5625 <= grp_fu_1622_p_dout0;
        mul147_9_18_reg_5630 <= grp_fu_1626_p_dout0;
        mul147_9_19_reg_5635 <= grp_fu_1630_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001))) begin
        mul147_10_18_reg_5640_pp0_iter1_reg <= mul147_10_18_reg_5640;
        mul147_10_19_reg_5645_pp0_iter1_reg <= mul147_10_19_reg_5645;
        mul147_11_17_reg_5650_pp0_iter1_reg <= mul147_11_17_reg_5650;
        mul147_11_18_reg_5655_pp0_iter1_reg <= mul147_11_18_reg_5655;
        mul147_12_17_reg_5660_pp0_iter1_reg <= mul147_12_17_reg_5660;
        mul147_12_18_reg_5665_pp0_iter1_reg <= mul147_12_18_reg_5665;
        mul147_13_16_reg_5670_pp0_iter1_reg <= mul147_13_16_reg_5670;
        mul147_13_17_reg_5675_pp0_iter1_reg <= mul147_13_17_reg_5675;
        mul147_14_16_reg_5680_pp0_iter1_reg <= mul147_14_16_reg_5680;
        mul147_14_17_reg_5685_pp0_iter1_reg <= mul147_14_17_reg_5685;
        mul147_15_15_reg_5690_pp0_iter1_reg <= mul147_15_15_reg_5690;
        mul147_15_16_reg_5695_pp0_iter1_reg <= mul147_15_16_reg_5695;
        mul147_1_22_reg_5550_pp0_iter1_reg <= mul147_1_22_reg_5550;
        mul147_1_22_reg_5550_pp0_iter2_reg <= mul147_1_22_reg_5550_pp0_iter1_reg;
        mul147_1_23_reg_5555_pp0_iter1_reg <= mul147_1_23_reg_5555;
        mul147_1_23_reg_5555_pp0_iter2_reg <= mul147_1_23_reg_5555_pp0_iter1_reg;
        mul147_24_reg_5540_pp0_iter1_reg <= mul147_24_reg_5540;
        mul147_24_reg_5540_pp0_iter2_reg <= mul147_24_reg_5540_pp0_iter1_reg;
        mul147_25_reg_5545_pp0_iter1_reg <= mul147_25_reg_5545;
        mul147_25_reg_5545_pp0_iter2_reg <= mul147_25_reg_5545_pp0_iter1_reg;
        mul147_2_22_reg_5560_pp0_iter1_reg <= mul147_2_22_reg_5560;
        mul147_2_22_reg_5560_pp0_iter2_reg <= mul147_2_22_reg_5560_pp0_iter1_reg;
        mul147_2_23_reg_5565_pp0_iter1_reg <= mul147_2_23_reg_5565;
        mul147_2_23_reg_5565_pp0_iter2_reg <= mul147_2_23_reg_5565_pp0_iter1_reg;
        mul147_3_21_reg_5570_pp0_iter1_reg <= mul147_3_21_reg_5570;
        mul147_3_21_reg_5570_pp0_iter2_reg <= mul147_3_21_reg_5570_pp0_iter1_reg;
        mul147_3_22_reg_5575_pp0_iter1_reg <= mul147_3_22_reg_5575;
        mul147_3_22_reg_5575_pp0_iter2_reg <= mul147_3_22_reg_5575_pp0_iter1_reg;
        mul147_4_21_reg_5580_pp0_iter1_reg <= mul147_4_21_reg_5580;
        mul147_4_21_reg_5580_pp0_iter2_reg <= mul147_4_21_reg_5580_pp0_iter1_reg;
        mul147_4_22_reg_5585_pp0_iter1_reg <= mul147_4_22_reg_5585;
        mul147_4_22_reg_5585_pp0_iter2_reg <= mul147_4_22_reg_5585_pp0_iter1_reg;
        mul147_5_20_reg_5590_pp0_iter1_reg <= mul147_5_20_reg_5590;
        mul147_5_21_reg_5595_pp0_iter1_reg <= mul147_5_21_reg_5595;
        mul147_5_21_reg_5595_pp0_iter2_reg <= mul147_5_21_reg_5595_pp0_iter1_reg;
        mul147_6_20_reg_5600_pp0_iter1_reg <= mul147_6_20_reg_5600;
        mul147_6_21_reg_5605_pp0_iter1_reg <= mul147_6_21_reg_5605;
        mul147_6_21_reg_5605_pp0_iter2_reg <= mul147_6_21_reg_5605_pp0_iter1_reg;
        mul147_7_19_reg_5610_pp0_iter1_reg <= mul147_7_19_reg_5610;
        mul147_7_20_reg_5615_pp0_iter1_reg <= mul147_7_20_reg_5615;
        mul147_8_19_reg_5620_pp0_iter1_reg <= mul147_8_19_reg_5620;
        mul147_8_20_reg_5625_pp0_iter1_reg <= mul147_8_20_reg_5625;
        mul147_9_18_reg_5630_pp0_iter1_reg <= mul147_9_18_reg_5630;
        mul147_9_19_reg_5635_pp0_iter1_reg <= mul147_9_19_reg_5635;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln161_reg_3412 == 1'd0))) begin
        mul147_10_20_reg_5800 <= grp_fu_1634_p_dout0;
        mul147_10_21_reg_5805 <= grp_fu_1638_p_dout0;
        mul147_11_19_reg_5810 <= grp_fu_1642_p_dout0;
        mul147_11_20_reg_5815 <= grp_fu_1646_p_dout0;
        mul147_12_19_reg_5820 <= grp_fu_1650_p_dout0;
        mul147_12_20_reg_5825 <= grp_fu_1654_p_dout0;
        mul147_13_18_reg_5830 <= grp_fu_1658_p_dout0;
        mul147_13_19_reg_5835 <= grp_fu_1662_p_dout0;
        mul147_14_18_reg_5840 <= grp_fu_1666_p_dout0;
        mul147_14_19_reg_5845 <= grp_fu_1682_p_dout0;
        mul147_15_17_reg_5850 <= grp_fu_1686_p_dout0;
        mul147_15_18_reg_5855 <= grp_fu_1690_p_dout0;
        mul147_1_24_reg_5710 <= grp_fu_1562_p_dout0;
        mul147_1_25_reg_5715 <= grp_fu_1566_p_dout0;
        mul147_26_reg_5700 <= grp_fu_1554_p_dout0;
        mul147_27_reg_5705 <= grp_fu_1558_p_dout0;
        mul147_2_24_reg_5720 <= grp_fu_1570_p_dout0;
        mul147_2_25_reg_5725 <= grp_fu_1574_p_dout0;
        mul147_3_23_reg_5730 <= grp_fu_1578_p_dout0;
        mul147_3_24_reg_5735 <= grp_fu_1582_p_dout0;
        mul147_4_23_reg_5740 <= grp_fu_1586_p_dout0;
        mul147_4_24_reg_5745 <= grp_fu_1590_p_dout0;
        mul147_5_22_reg_5750 <= grp_fu_1594_p_dout0;
        mul147_5_23_reg_5755 <= grp_fu_1598_p_dout0;
        mul147_6_22_reg_5760 <= grp_fu_1602_p_dout0;
        mul147_6_23_reg_5765 <= grp_fu_1606_p_dout0;
        mul147_7_21_reg_5770 <= grp_fu_1610_p_dout0;
        mul147_7_22_reg_5775 <= grp_fu_1614_p_dout0;
        mul147_8_21_reg_5780 <= grp_fu_1618_p_dout0;
        mul147_8_22_reg_5785 <= grp_fu_1622_p_dout0;
        mul147_9_20_reg_5790 <= grp_fu_1626_p_dout0;
        mul147_9_21_reg_5795 <= grp_fu_1630_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001))) begin
        mul147_10_20_reg_5800_pp0_iter1_reg <= mul147_10_20_reg_5800;
        mul147_10_21_reg_5805_pp0_iter1_reg <= mul147_10_21_reg_5805;
        mul147_10_21_reg_5805_pp0_iter2_reg <= mul147_10_21_reg_5805_pp0_iter1_reg;
        mul147_11_19_reg_5810_pp0_iter1_reg <= mul147_11_19_reg_5810;
        mul147_11_20_reg_5815_pp0_iter1_reg <= mul147_11_20_reg_5815;
        mul147_12_19_reg_5820_pp0_iter1_reg <= mul147_12_19_reg_5820;
        mul147_12_20_reg_5825_pp0_iter1_reg <= mul147_12_20_reg_5825;
        mul147_13_18_reg_5830_pp0_iter1_reg <= mul147_13_18_reg_5830;
        mul147_13_19_reg_5835_pp0_iter1_reg <= mul147_13_19_reg_5835;
        mul147_14_18_reg_5840_pp0_iter1_reg <= mul147_14_18_reg_5840;
        mul147_14_19_reg_5845_pp0_iter1_reg <= mul147_14_19_reg_5845;
        mul147_15_17_reg_5850_pp0_iter1_reg <= mul147_15_17_reg_5850;
        mul147_15_18_reg_5855_pp0_iter1_reg <= mul147_15_18_reg_5855;
        mul147_1_24_reg_5710_pp0_iter1_reg <= mul147_1_24_reg_5710;
        mul147_1_24_reg_5710_pp0_iter2_reg <= mul147_1_24_reg_5710_pp0_iter1_reg;
        mul147_1_25_reg_5715_pp0_iter1_reg <= mul147_1_25_reg_5715;
        mul147_1_25_reg_5715_pp0_iter2_reg <= mul147_1_25_reg_5715_pp0_iter1_reg;
        mul147_26_reg_5700_pp0_iter1_reg <= mul147_26_reg_5700;
        mul147_26_reg_5700_pp0_iter2_reg <= mul147_26_reg_5700_pp0_iter1_reg;
        mul147_27_reg_5705_pp0_iter1_reg <= mul147_27_reg_5705;
        mul147_27_reg_5705_pp0_iter2_reg <= mul147_27_reg_5705_pp0_iter1_reg;
        mul147_2_24_reg_5720_pp0_iter1_reg <= mul147_2_24_reg_5720;
        mul147_2_24_reg_5720_pp0_iter2_reg <= mul147_2_24_reg_5720_pp0_iter1_reg;
        mul147_2_25_reg_5725_pp0_iter1_reg <= mul147_2_25_reg_5725;
        mul147_2_25_reg_5725_pp0_iter2_reg <= mul147_2_25_reg_5725_pp0_iter1_reg;
        mul147_3_23_reg_5730_pp0_iter1_reg <= mul147_3_23_reg_5730;
        mul147_3_23_reg_5730_pp0_iter2_reg <= mul147_3_23_reg_5730_pp0_iter1_reg;
        mul147_3_24_reg_5735_pp0_iter1_reg <= mul147_3_24_reg_5735;
        mul147_3_24_reg_5735_pp0_iter2_reg <= mul147_3_24_reg_5735_pp0_iter1_reg;
        mul147_4_23_reg_5740_pp0_iter1_reg <= mul147_4_23_reg_5740;
        mul147_4_23_reg_5740_pp0_iter2_reg <= mul147_4_23_reg_5740_pp0_iter1_reg;
        mul147_4_24_reg_5745_pp0_iter1_reg <= mul147_4_24_reg_5745;
        mul147_4_24_reg_5745_pp0_iter2_reg <= mul147_4_24_reg_5745_pp0_iter1_reg;
        mul147_5_22_reg_5750_pp0_iter1_reg <= mul147_5_22_reg_5750;
        mul147_5_22_reg_5750_pp0_iter2_reg <= mul147_5_22_reg_5750_pp0_iter1_reg;
        mul147_5_23_reg_5755_pp0_iter1_reg <= mul147_5_23_reg_5755;
        mul147_5_23_reg_5755_pp0_iter2_reg <= mul147_5_23_reg_5755_pp0_iter1_reg;
        mul147_6_22_reg_5760_pp0_iter1_reg <= mul147_6_22_reg_5760;
        mul147_6_22_reg_5760_pp0_iter2_reg <= mul147_6_22_reg_5760_pp0_iter1_reg;
        mul147_6_23_reg_5765_pp0_iter1_reg <= mul147_6_23_reg_5765;
        mul147_6_23_reg_5765_pp0_iter2_reg <= mul147_6_23_reg_5765_pp0_iter1_reg;
        mul147_7_21_reg_5770_pp0_iter1_reg <= mul147_7_21_reg_5770;
        mul147_7_21_reg_5770_pp0_iter2_reg <= mul147_7_21_reg_5770_pp0_iter1_reg;
        mul147_7_22_reg_5775_pp0_iter1_reg <= mul147_7_22_reg_5775;
        mul147_7_22_reg_5775_pp0_iter2_reg <= mul147_7_22_reg_5775_pp0_iter1_reg;
        mul147_8_21_reg_5780_pp0_iter1_reg <= mul147_8_21_reg_5780;
        mul147_8_21_reg_5780_pp0_iter2_reg <= mul147_8_21_reg_5780_pp0_iter1_reg;
        mul147_8_22_reg_5785_pp0_iter1_reg <= mul147_8_22_reg_5785;
        mul147_8_22_reg_5785_pp0_iter2_reg <= mul147_8_22_reg_5785_pp0_iter1_reg;
        mul147_9_20_reg_5790_pp0_iter1_reg <= mul147_9_20_reg_5790;
        mul147_9_21_reg_5795_pp0_iter1_reg <= mul147_9_21_reg_5795;
        mul147_9_21_reg_5795_pp0_iter2_reg <= mul147_9_21_reg_5795_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln161_reg_3412 == 1'd0))) begin
        mul147_10_22_reg_5960 <= grp_fu_1634_p_dout0;
        mul147_10_23_reg_5965 <= grp_fu_1638_p_dout0;
        mul147_11_21_reg_5970 <= grp_fu_1642_p_dout0;
        mul147_11_22_reg_5975 <= grp_fu_1646_p_dout0;
        mul147_12_21_reg_5980 <= grp_fu_1650_p_dout0;
        mul147_12_22_reg_5985 <= grp_fu_1654_p_dout0;
        mul147_13_20_reg_5990 <= grp_fu_1658_p_dout0;
        mul147_13_21_reg_5995 <= grp_fu_1662_p_dout0;
        mul147_14_20_reg_6000 <= grp_fu_1666_p_dout0;
        mul147_14_21_reg_6005 <= grp_fu_1682_p_dout0;
        mul147_15_19_reg_6010 <= grp_fu_1686_p_dout0;
        mul147_15_20_reg_6015 <= grp_fu_1690_p_dout0;
        mul147_1_26_reg_5870 <= grp_fu_1562_p_dout0;
        mul147_1_27_reg_5875 <= grp_fu_1566_p_dout0;
        mul147_28_reg_5860 <= grp_fu_1554_p_dout0;
        mul147_29_reg_5865 <= grp_fu_1558_p_dout0;
        mul147_2_26_reg_5880 <= grp_fu_1570_p_dout0;
        mul147_2_27_reg_5885 <= grp_fu_1574_p_dout0;
        mul147_3_25_reg_5890 <= grp_fu_1578_p_dout0;
        mul147_3_26_reg_5895 <= grp_fu_1582_p_dout0;
        mul147_4_25_reg_5900 <= grp_fu_1586_p_dout0;
        mul147_4_26_reg_5905 <= grp_fu_1590_p_dout0;
        mul147_5_24_reg_5910 <= grp_fu_1594_p_dout0;
        mul147_5_25_reg_5915 <= grp_fu_1598_p_dout0;
        mul147_6_24_reg_5920 <= grp_fu_1602_p_dout0;
        mul147_6_25_reg_5925 <= grp_fu_1606_p_dout0;
        mul147_7_23_reg_5930 <= grp_fu_1610_p_dout0;
        mul147_7_24_reg_5935 <= grp_fu_1614_p_dout0;
        mul147_8_23_reg_5940 <= grp_fu_1618_p_dout0;
        mul147_8_24_reg_5945 <= grp_fu_1622_p_dout0;
        mul147_9_22_reg_5950 <= grp_fu_1626_p_dout0;
        mul147_9_23_reg_5955 <= grp_fu_1630_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001))) begin
        mul147_10_22_reg_5960_pp0_iter1_reg <= mul147_10_22_reg_5960;
        mul147_10_22_reg_5960_pp0_iter2_reg <= mul147_10_22_reg_5960_pp0_iter1_reg;
        mul147_10_23_reg_5965_pp0_iter1_reg <= mul147_10_23_reg_5965;
        mul147_10_23_reg_5965_pp0_iter2_reg <= mul147_10_23_reg_5965_pp0_iter1_reg;
        mul147_11_21_reg_5970_pp0_iter1_reg <= mul147_11_21_reg_5970;
        mul147_11_21_reg_5970_pp0_iter2_reg <= mul147_11_21_reg_5970_pp0_iter1_reg;
        mul147_11_22_reg_5975_pp0_iter1_reg <= mul147_11_22_reg_5975;
        mul147_11_22_reg_5975_pp0_iter2_reg <= mul147_11_22_reg_5975_pp0_iter1_reg;
        mul147_12_21_reg_5980_pp0_iter1_reg <= mul147_12_21_reg_5980;
        mul147_12_21_reg_5980_pp0_iter2_reg <= mul147_12_21_reg_5980_pp0_iter1_reg;
        mul147_12_22_reg_5985_pp0_iter1_reg <= mul147_12_22_reg_5985;
        mul147_12_22_reg_5985_pp0_iter2_reg <= mul147_12_22_reg_5985_pp0_iter1_reg;
        mul147_13_20_reg_5990_pp0_iter1_reg <= mul147_13_20_reg_5990;
        mul147_13_21_reg_5995_pp0_iter1_reg <= mul147_13_21_reg_5995;
        mul147_13_21_reg_5995_pp0_iter2_reg <= mul147_13_21_reg_5995_pp0_iter1_reg;
        mul147_14_20_reg_6000_pp0_iter1_reg <= mul147_14_20_reg_6000;
        mul147_14_21_reg_6005_pp0_iter1_reg <= mul147_14_21_reg_6005;
        mul147_14_21_reg_6005_pp0_iter2_reg <= mul147_14_21_reg_6005_pp0_iter1_reg;
        mul147_15_19_reg_6010_pp0_iter1_reg <= mul147_15_19_reg_6010;
        mul147_15_20_reg_6015_pp0_iter1_reg <= mul147_15_20_reg_6015;
        mul147_15_20_reg_6015_pp0_iter2_reg <= mul147_15_20_reg_6015_pp0_iter1_reg;
        mul147_1_26_reg_5870_pp0_iter1_reg <= mul147_1_26_reg_5870;
        mul147_1_26_reg_5870_pp0_iter2_reg <= mul147_1_26_reg_5870_pp0_iter1_reg;
        mul147_1_27_reg_5875_pp0_iter1_reg <= mul147_1_27_reg_5875;
        mul147_1_27_reg_5875_pp0_iter2_reg <= mul147_1_27_reg_5875_pp0_iter1_reg;
        mul147_28_reg_5860_pp0_iter1_reg <= mul147_28_reg_5860;
        mul147_28_reg_5860_pp0_iter2_reg <= mul147_28_reg_5860_pp0_iter1_reg;
        mul147_29_reg_5865_pp0_iter1_reg <= mul147_29_reg_5865;
        mul147_29_reg_5865_pp0_iter2_reg <= mul147_29_reg_5865_pp0_iter1_reg;
        mul147_2_26_reg_5880_pp0_iter1_reg <= mul147_2_26_reg_5880;
        mul147_2_26_reg_5880_pp0_iter2_reg <= mul147_2_26_reg_5880_pp0_iter1_reg;
        mul147_2_27_reg_5885_pp0_iter1_reg <= mul147_2_27_reg_5885;
        mul147_2_27_reg_5885_pp0_iter2_reg <= mul147_2_27_reg_5885_pp0_iter1_reg;
        mul147_3_25_reg_5890_pp0_iter1_reg <= mul147_3_25_reg_5890;
        mul147_3_25_reg_5890_pp0_iter2_reg <= mul147_3_25_reg_5890_pp0_iter1_reg;
        mul147_3_26_reg_5895_pp0_iter1_reg <= mul147_3_26_reg_5895;
        mul147_3_26_reg_5895_pp0_iter2_reg <= mul147_3_26_reg_5895_pp0_iter1_reg;
        mul147_4_25_reg_5900_pp0_iter1_reg <= mul147_4_25_reg_5900;
        mul147_4_25_reg_5900_pp0_iter2_reg <= mul147_4_25_reg_5900_pp0_iter1_reg;
        mul147_4_26_reg_5905_pp0_iter1_reg <= mul147_4_26_reg_5905;
        mul147_4_26_reg_5905_pp0_iter2_reg <= mul147_4_26_reg_5905_pp0_iter1_reg;
        mul147_5_24_reg_5910_pp0_iter1_reg <= mul147_5_24_reg_5910;
        mul147_5_24_reg_5910_pp0_iter2_reg <= mul147_5_24_reg_5910_pp0_iter1_reg;
        mul147_5_25_reg_5915_pp0_iter1_reg <= mul147_5_25_reg_5915;
        mul147_5_25_reg_5915_pp0_iter2_reg <= mul147_5_25_reg_5915_pp0_iter1_reg;
        mul147_6_24_reg_5920_pp0_iter1_reg <= mul147_6_24_reg_5920;
        mul147_6_24_reg_5920_pp0_iter2_reg <= mul147_6_24_reg_5920_pp0_iter1_reg;
        mul147_6_25_reg_5925_pp0_iter1_reg <= mul147_6_25_reg_5925;
        mul147_6_25_reg_5925_pp0_iter2_reg <= mul147_6_25_reg_5925_pp0_iter1_reg;
        mul147_7_23_reg_5930_pp0_iter1_reg <= mul147_7_23_reg_5930;
        mul147_7_23_reg_5930_pp0_iter2_reg <= mul147_7_23_reg_5930_pp0_iter1_reg;
        mul147_7_24_reg_5935_pp0_iter1_reg <= mul147_7_24_reg_5935;
        mul147_7_24_reg_5935_pp0_iter2_reg <= mul147_7_24_reg_5935_pp0_iter1_reg;
        mul147_8_23_reg_5940_pp0_iter1_reg <= mul147_8_23_reg_5940;
        mul147_8_23_reg_5940_pp0_iter2_reg <= mul147_8_23_reg_5940_pp0_iter1_reg;
        mul147_8_24_reg_5945_pp0_iter1_reg <= mul147_8_24_reg_5945;
        mul147_8_24_reg_5945_pp0_iter2_reg <= mul147_8_24_reg_5945_pp0_iter1_reg;
        mul147_9_22_reg_5950_pp0_iter1_reg <= mul147_9_22_reg_5950;
        mul147_9_22_reg_5950_pp0_iter2_reg <= mul147_9_22_reg_5950_pp0_iter1_reg;
        mul147_9_23_reg_5955_pp0_iter1_reg <= mul147_9_23_reg_5955;
        mul147_9_23_reg_5955_pp0_iter2_reg <= mul147_9_23_reg_5955_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln161_reg_3412 == 1'd0))) begin
        mul147_10_24_reg_6120 <= grp_fu_1634_p_dout0;
        mul147_10_25_reg_6125 <= grp_fu_1638_p_dout0;
        mul147_11_23_reg_6130 <= grp_fu_1642_p_dout0;
        mul147_11_24_reg_6135 <= grp_fu_1646_p_dout0;
        mul147_12_23_reg_6140 <= grp_fu_1650_p_dout0;
        mul147_12_24_reg_6145 <= grp_fu_1654_p_dout0;
        mul147_13_22_reg_6150 <= grp_fu_1658_p_dout0;
        mul147_13_23_reg_6155 <= grp_fu_1662_p_dout0;
        mul147_14_22_reg_6160 <= grp_fu_1666_p_dout0;
        mul147_14_23_reg_6165 <= grp_fu_1682_p_dout0;
        mul147_15_21_reg_6170 <= grp_fu_1686_p_dout0;
        mul147_15_22_reg_6175 <= grp_fu_1690_p_dout0;
        mul147_1_28_reg_6030 <= grp_fu_1562_p_dout0;
        mul147_1_29_reg_6035 <= grp_fu_1566_p_dout0;
        mul147_2_28_reg_6040 <= grp_fu_1570_p_dout0;
        mul147_2_29_reg_6045 <= grp_fu_1574_p_dout0;
        mul147_30_reg_6020 <= grp_fu_1554_p_dout0;
        mul147_31_reg_6025 <= grp_fu_1558_p_dout0;
        mul147_3_27_reg_6050 <= grp_fu_1578_p_dout0;
        mul147_3_28_reg_6055 <= grp_fu_1582_p_dout0;
        mul147_4_27_reg_6060 <= grp_fu_1586_p_dout0;
        mul147_4_28_reg_6065 <= grp_fu_1590_p_dout0;
        mul147_5_26_reg_6070 <= grp_fu_1594_p_dout0;
        mul147_5_27_reg_6075 <= grp_fu_1598_p_dout0;
        mul147_6_26_reg_6080 <= grp_fu_1602_p_dout0;
        mul147_6_27_reg_6085 <= grp_fu_1606_p_dout0;
        mul147_7_25_reg_6090 <= grp_fu_1610_p_dout0;
        mul147_7_26_reg_6095 <= grp_fu_1614_p_dout0;
        mul147_8_25_reg_6100 <= grp_fu_1618_p_dout0;
        mul147_8_26_reg_6105 <= grp_fu_1622_p_dout0;
        mul147_9_24_reg_6110 <= grp_fu_1626_p_dout0;
        mul147_9_25_reg_6115 <= grp_fu_1630_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        mul147_10_24_reg_6120_pp0_iter1_reg <= mul147_10_24_reg_6120;
        mul147_10_24_reg_6120_pp0_iter2_reg <= mul147_10_24_reg_6120_pp0_iter1_reg;
        mul147_10_25_reg_6125_pp0_iter1_reg <= mul147_10_25_reg_6125;
        mul147_10_25_reg_6125_pp0_iter2_reg <= mul147_10_25_reg_6125_pp0_iter1_reg;
        mul147_11_23_reg_6130_pp0_iter1_reg <= mul147_11_23_reg_6130;
        mul147_11_23_reg_6130_pp0_iter2_reg <= mul147_11_23_reg_6130_pp0_iter1_reg;
        mul147_11_24_reg_6135_pp0_iter1_reg <= mul147_11_24_reg_6135;
        mul147_11_24_reg_6135_pp0_iter2_reg <= mul147_11_24_reg_6135_pp0_iter1_reg;
        mul147_12_23_reg_6140_pp0_iter1_reg <= mul147_12_23_reg_6140;
        mul147_12_23_reg_6140_pp0_iter2_reg <= mul147_12_23_reg_6140_pp0_iter1_reg;
        mul147_12_24_reg_6145_pp0_iter1_reg <= mul147_12_24_reg_6145;
        mul147_12_24_reg_6145_pp0_iter2_reg <= mul147_12_24_reg_6145_pp0_iter1_reg;
        mul147_13_22_reg_6150_pp0_iter1_reg <= mul147_13_22_reg_6150;
        mul147_13_22_reg_6150_pp0_iter2_reg <= mul147_13_22_reg_6150_pp0_iter1_reg;
        mul147_13_23_reg_6155_pp0_iter1_reg <= mul147_13_23_reg_6155;
        mul147_13_23_reg_6155_pp0_iter2_reg <= mul147_13_23_reg_6155_pp0_iter1_reg;
        mul147_14_22_reg_6160_pp0_iter1_reg <= mul147_14_22_reg_6160;
        mul147_14_22_reg_6160_pp0_iter2_reg <= mul147_14_22_reg_6160_pp0_iter1_reg;
        mul147_14_23_reg_6165_pp0_iter1_reg <= mul147_14_23_reg_6165;
        mul147_14_23_reg_6165_pp0_iter2_reg <= mul147_14_23_reg_6165_pp0_iter1_reg;
        mul147_15_21_reg_6170_pp0_iter1_reg <= mul147_15_21_reg_6170;
        mul147_15_21_reg_6170_pp0_iter2_reg <= mul147_15_21_reg_6170_pp0_iter1_reg;
        mul147_15_22_reg_6175_pp0_iter1_reg <= mul147_15_22_reg_6175;
        mul147_15_22_reg_6175_pp0_iter2_reg <= mul147_15_22_reg_6175_pp0_iter1_reg;
        mul147_1_28_reg_6030_pp0_iter1_reg <= mul147_1_28_reg_6030;
        mul147_1_28_reg_6030_pp0_iter2_reg <= mul147_1_28_reg_6030_pp0_iter1_reg;
        mul147_1_29_reg_6035_pp0_iter1_reg <= mul147_1_29_reg_6035;
        mul147_1_29_reg_6035_pp0_iter2_reg <= mul147_1_29_reg_6035_pp0_iter1_reg;
        mul147_2_28_reg_6040_pp0_iter1_reg <= mul147_2_28_reg_6040;
        mul147_2_28_reg_6040_pp0_iter2_reg <= mul147_2_28_reg_6040_pp0_iter1_reg;
        mul147_2_29_reg_6045_pp0_iter1_reg <= mul147_2_29_reg_6045;
        mul147_2_29_reg_6045_pp0_iter2_reg <= mul147_2_29_reg_6045_pp0_iter1_reg;
        mul147_30_reg_6020_pp0_iter1_reg <= mul147_30_reg_6020;
        mul147_30_reg_6020_pp0_iter2_reg <= mul147_30_reg_6020_pp0_iter1_reg;
        mul147_31_reg_6025_pp0_iter1_reg <= mul147_31_reg_6025;
        mul147_31_reg_6025_pp0_iter2_reg <= mul147_31_reg_6025_pp0_iter1_reg;
        mul147_31_reg_6025_pp0_iter3_reg <= mul147_31_reg_6025_pp0_iter2_reg;
        mul147_3_27_reg_6050_pp0_iter1_reg <= mul147_3_27_reg_6050;
        mul147_3_27_reg_6050_pp0_iter2_reg <= mul147_3_27_reg_6050_pp0_iter1_reg;
        mul147_3_28_reg_6055_pp0_iter1_reg <= mul147_3_28_reg_6055;
        mul147_3_28_reg_6055_pp0_iter2_reg <= mul147_3_28_reg_6055_pp0_iter1_reg;
        mul147_4_27_reg_6060_pp0_iter1_reg <= mul147_4_27_reg_6060;
        mul147_4_27_reg_6060_pp0_iter2_reg <= mul147_4_27_reg_6060_pp0_iter1_reg;
        mul147_4_28_reg_6065_pp0_iter1_reg <= mul147_4_28_reg_6065;
        mul147_4_28_reg_6065_pp0_iter2_reg <= mul147_4_28_reg_6065_pp0_iter1_reg;
        mul147_5_26_reg_6070_pp0_iter1_reg <= mul147_5_26_reg_6070;
        mul147_5_26_reg_6070_pp0_iter2_reg <= mul147_5_26_reg_6070_pp0_iter1_reg;
        mul147_5_27_reg_6075_pp0_iter1_reg <= mul147_5_27_reg_6075;
        mul147_5_27_reg_6075_pp0_iter2_reg <= mul147_5_27_reg_6075_pp0_iter1_reg;
        mul147_6_26_reg_6080_pp0_iter1_reg <= mul147_6_26_reg_6080;
        mul147_6_26_reg_6080_pp0_iter2_reg <= mul147_6_26_reg_6080_pp0_iter1_reg;
        mul147_6_27_reg_6085_pp0_iter1_reg <= mul147_6_27_reg_6085;
        mul147_6_27_reg_6085_pp0_iter2_reg <= mul147_6_27_reg_6085_pp0_iter1_reg;
        mul147_7_25_reg_6090_pp0_iter1_reg <= mul147_7_25_reg_6090;
        mul147_7_25_reg_6090_pp0_iter2_reg <= mul147_7_25_reg_6090_pp0_iter1_reg;
        mul147_7_26_reg_6095_pp0_iter1_reg <= mul147_7_26_reg_6095;
        mul147_7_26_reg_6095_pp0_iter2_reg <= mul147_7_26_reg_6095_pp0_iter1_reg;
        mul147_8_25_reg_6100_pp0_iter1_reg <= mul147_8_25_reg_6100;
        mul147_8_25_reg_6100_pp0_iter2_reg <= mul147_8_25_reg_6100_pp0_iter1_reg;
        mul147_8_26_reg_6105_pp0_iter1_reg <= mul147_8_26_reg_6105;
        mul147_8_26_reg_6105_pp0_iter2_reg <= mul147_8_26_reg_6105_pp0_iter1_reg;
        mul147_9_24_reg_6110_pp0_iter1_reg <= mul147_9_24_reg_6110;
        mul147_9_24_reg_6110_pp0_iter2_reg <= mul147_9_24_reg_6110_pp0_iter1_reg;
        mul147_9_25_reg_6115_pp0_iter1_reg <= mul147_9_25_reg_6115;
        mul147_9_25_reg_6115_pp0_iter2_reg <= mul147_9_25_reg_6115_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln161_reg_3412 == 1'd0))) begin
        mul147_10_26_reg_6275 <= grp_fu_1630_p_dout0;
        mul147_10_27_reg_6280 <= grp_fu_1634_p_dout0;
        mul147_11_25_reg_6285 <= grp_fu_1638_p_dout0;
        mul147_11_26_reg_6290 <= grp_fu_1642_p_dout0;
        mul147_11_27_reg_6295 <= grp_fu_1646_p_dout0;
        mul147_12_25_reg_6300 <= grp_fu_1650_p_dout0;
        mul147_12_26_reg_6305 <= grp_fu_1654_p_dout0;
        mul147_13_24_reg_6310 <= grp_fu_1658_p_dout0;
        mul147_13_25_reg_6315 <= grp_fu_1662_p_dout0;
        mul147_14_24_reg_6320 <= grp_fu_1666_p_dout0;
        mul147_14_25_reg_6325 <= grp_fu_1682_p_dout0;
        mul147_15_23_reg_6330 <= grp_fu_1686_p_dout0;
        mul147_15_24_reg_6335 <= grp_fu_1690_p_dout0;
        mul147_1_30_reg_6180 <= grp_fu_1554_p_dout0;
        mul147_2_30_reg_6185 <= grp_fu_1558_p_dout0;
        mul147_3_29_reg_6190 <= grp_fu_1562_p_dout0;
        mul147_3_30_reg_6195 <= grp_fu_1566_p_dout0;
        mul147_4_29_reg_6200 <= grp_fu_1570_p_dout0;
        mul147_4_30_reg_6205 <= grp_fu_1574_p_dout0;
        mul147_5_28_reg_6210 <= grp_fu_1578_p_dout0;
        mul147_5_29_reg_6215 <= grp_fu_1582_p_dout0;
        mul147_5_30_reg_6220 <= grp_fu_1586_p_dout0;
        mul147_6_28_reg_6225 <= grp_fu_1590_p_dout0;
        mul147_6_29_reg_6230 <= grp_fu_1594_p_dout0;
        mul147_7_27_reg_6235 <= grp_fu_1598_p_dout0;
        mul147_7_28_reg_6240 <= grp_fu_1602_p_dout0;
        mul147_7_29_reg_6245 <= grp_fu_1606_p_dout0;
        mul147_8_27_reg_6250 <= grp_fu_1610_p_dout0;
        mul147_8_28_reg_6255 <= grp_fu_1614_p_dout0;
        mul147_9_26_reg_6260 <= grp_fu_1618_p_dout0;
        mul147_9_27_reg_6265 <= grp_fu_1622_p_dout0;
        mul147_9_28_reg_6270 <= grp_fu_1626_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln161_reg_3412_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mul147_10_28_reg_6370 <= grp_fu_1578_p_dout0;
        mul147_10_29_reg_6375 <= grp_fu_1582_p_dout0;
        mul147_10_30_reg_6380 <= grp_fu_1586_p_dout0;
        mul147_11_28_reg_6385 <= grp_fu_1590_p_dout0;
        mul147_11_29_reg_6390 <= grp_fu_1594_p_dout0;
        mul147_11_30_reg_6395 <= grp_fu_1598_p_dout0;
        mul147_12_27_reg_6400 <= grp_fu_1602_p_dout0;
        mul147_12_28_reg_6405 <= grp_fu_1606_p_dout0;
        mul147_12_29_reg_6410 <= grp_fu_1610_p_dout0;
        mul147_12_30_reg_6415 <= grp_fu_1614_p_dout0;
        mul147_13_26_reg_6420 <= grp_fu_1618_p_dout0;
        mul147_13_27_reg_6425 <= grp_fu_1622_p_dout0;
        mul147_13_28_reg_6430 <= grp_fu_1626_p_dout0;
        mul147_13_29_reg_6435 <= grp_fu_1630_p_dout0;
        mul147_13_30_reg_6440 <= grp_fu_1634_p_dout0;
        mul147_14_26_reg_6445 <= grp_fu_1638_p_dout0;
        mul147_14_27_reg_6450 <= grp_fu_1642_p_dout0;
        mul147_14_28_reg_6455 <= grp_fu_1646_p_dout0;
        mul147_14_29_reg_6460 <= grp_fu_1650_p_dout0;
        mul147_14_30_reg_6465 <= grp_fu_1654_p_dout0;
        mul147_15_25_reg_6470 <= grp_fu_1658_p_dout0;
        mul147_15_26_reg_6475 <= grp_fu_1662_p_dout0;
        mul147_15_27_reg_6480 <= grp_fu_1666_p_dout0;
        mul147_15_28_reg_6485 <= grp_fu_1682_p_dout0;
        mul147_15_29_reg_6490 <= grp_fu_1686_p_dout0;
        mul147_15_30_reg_6495 <= grp_fu_1690_p_dout0;
        mul147_6_30_reg_6340 <= grp_fu_1554_p_dout0;
        mul147_7_30_reg_6345 <= grp_fu_1558_p_dout0;
        mul147_8_29_reg_6350 <= grp_fu_1562_p_dout0;
        mul147_8_30_reg_6355 <= grp_fu_1566_p_dout0;
        mul147_9_29_reg_6360 <= grp_fu_1570_p_dout0;
        mul147_9_30_reg_6365 <= grp_fu_1574_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mul147_10_28_reg_6370_pp0_iter2_reg <= mul147_10_28_reg_6370;
        mul147_10_28_reg_6370_pp0_iter3_reg <= mul147_10_28_reg_6370_pp0_iter2_reg;
        mul147_10_29_reg_6375_pp0_iter2_reg <= mul147_10_29_reg_6375;
        mul147_10_29_reg_6375_pp0_iter3_reg <= mul147_10_29_reg_6375_pp0_iter2_reg;
        mul147_10_30_reg_6380_pp0_iter2_reg <= mul147_10_30_reg_6380;
        mul147_10_30_reg_6380_pp0_iter3_reg <= mul147_10_30_reg_6380_pp0_iter2_reg;
        mul147_11_28_reg_6385_pp0_iter2_reg <= mul147_11_28_reg_6385;
        mul147_11_28_reg_6385_pp0_iter3_reg <= mul147_11_28_reg_6385_pp0_iter2_reg;
        mul147_11_29_reg_6390_pp0_iter2_reg <= mul147_11_29_reg_6390;
        mul147_11_29_reg_6390_pp0_iter3_reg <= mul147_11_29_reg_6390_pp0_iter2_reg;
        mul147_11_30_reg_6395_pp0_iter2_reg <= mul147_11_30_reg_6395;
        mul147_11_30_reg_6395_pp0_iter3_reg <= mul147_11_30_reg_6395_pp0_iter2_reg;
        mul147_12_27_reg_6400_pp0_iter2_reg <= mul147_12_27_reg_6400;
        mul147_12_27_reg_6400_pp0_iter3_reg <= mul147_12_27_reg_6400_pp0_iter2_reg;
        mul147_12_28_reg_6405_pp0_iter2_reg <= mul147_12_28_reg_6405;
        mul147_12_28_reg_6405_pp0_iter3_reg <= mul147_12_28_reg_6405_pp0_iter2_reg;
        mul147_12_29_reg_6410_pp0_iter2_reg <= mul147_12_29_reg_6410;
        mul147_12_29_reg_6410_pp0_iter3_reg <= mul147_12_29_reg_6410_pp0_iter2_reg;
        mul147_12_30_reg_6415_pp0_iter2_reg <= mul147_12_30_reg_6415;
        mul147_12_30_reg_6415_pp0_iter3_reg <= mul147_12_30_reg_6415_pp0_iter2_reg;
        mul147_13_26_reg_6420_pp0_iter2_reg <= mul147_13_26_reg_6420;
        mul147_13_26_reg_6420_pp0_iter3_reg <= mul147_13_26_reg_6420_pp0_iter2_reg;
        mul147_13_27_reg_6425_pp0_iter2_reg <= mul147_13_27_reg_6425;
        mul147_13_27_reg_6425_pp0_iter3_reg <= mul147_13_27_reg_6425_pp0_iter2_reg;
        mul147_13_28_reg_6430_pp0_iter2_reg <= mul147_13_28_reg_6430;
        mul147_13_28_reg_6430_pp0_iter3_reg <= mul147_13_28_reg_6430_pp0_iter2_reg;
        mul147_13_29_reg_6435_pp0_iter2_reg <= mul147_13_29_reg_6435;
        mul147_13_29_reg_6435_pp0_iter3_reg <= mul147_13_29_reg_6435_pp0_iter2_reg;
        mul147_13_30_reg_6440_pp0_iter2_reg <= mul147_13_30_reg_6440;
        mul147_13_30_reg_6440_pp0_iter3_reg <= mul147_13_30_reg_6440_pp0_iter2_reg;
        mul147_14_26_reg_6445_pp0_iter2_reg <= mul147_14_26_reg_6445;
        mul147_14_26_reg_6445_pp0_iter3_reg <= mul147_14_26_reg_6445_pp0_iter2_reg;
        mul147_14_27_reg_6450_pp0_iter2_reg <= mul147_14_27_reg_6450;
        mul147_14_27_reg_6450_pp0_iter3_reg <= mul147_14_27_reg_6450_pp0_iter2_reg;
        mul147_14_28_reg_6455_pp0_iter2_reg <= mul147_14_28_reg_6455;
        mul147_14_28_reg_6455_pp0_iter3_reg <= mul147_14_28_reg_6455_pp0_iter2_reg;
        mul147_14_29_reg_6460_pp0_iter2_reg <= mul147_14_29_reg_6460;
        mul147_14_29_reg_6460_pp0_iter3_reg <= mul147_14_29_reg_6460_pp0_iter2_reg;
        mul147_14_30_reg_6465_pp0_iter2_reg <= mul147_14_30_reg_6465;
        mul147_14_30_reg_6465_pp0_iter3_reg <= mul147_14_30_reg_6465_pp0_iter2_reg;
        mul147_15_25_reg_6470_pp0_iter2_reg <= mul147_15_25_reg_6470;
        mul147_15_25_reg_6470_pp0_iter3_reg <= mul147_15_25_reg_6470_pp0_iter2_reg;
        mul147_15_26_reg_6475_pp0_iter2_reg <= mul147_15_26_reg_6475;
        mul147_15_26_reg_6475_pp0_iter3_reg <= mul147_15_26_reg_6475_pp0_iter2_reg;
        mul147_15_27_reg_6480_pp0_iter2_reg <= mul147_15_27_reg_6480;
        mul147_15_27_reg_6480_pp0_iter3_reg <= mul147_15_27_reg_6480_pp0_iter2_reg;
        mul147_15_28_reg_6485_pp0_iter2_reg <= mul147_15_28_reg_6485;
        mul147_15_28_reg_6485_pp0_iter3_reg <= mul147_15_28_reg_6485_pp0_iter2_reg;
        mul147_15_29_reg_6490_pp0_iter2_reg <= mul147_15_29_reg_6490;
        mul147_15_29_reg_6490_pp0_iter3_reg <= mul147_15_29_reg_6490_pp0_iter2_reg;
        mul147_15_30_reg_6495_pp0_iter2_reg <= mul147_15_30_reg_6495;
        mul147_15_30_reg_6495_pp0_iter3_reg <= mul147_15_30_reg_6495_pp0_iter2_reg;
        mul147_15_30_reg_6495_pp0_iter4_reg <= mul147_15_30_reg_6495_pp0_iter3_reg;
        mul147_6_30_reg_6340_pp0_iter2_reg <= mul147_6_30_reg_6340;
        mul147_6_30_reg_6340_pp0_iter3_reg <= mul147_6_30_reg_6340_pp0_iter2_reg;
        mul147_7_30_reg_6345_pp0_iter2_reg <= mul147_7_30_reg_6345;
        mul147_7_30_reg_6345_pp0_iter3_reg <= mul147_7_30_reg_6345_pp0_iter2_reg;
        mul147_8_29_reg_6350_pp0_iter2_reg <= mul147_8_29_reg_6350;
        mul147_8_29_reg_6350_pp0_iter3_reg <= mul147_8_29_reg_6350_pp0_iter2_reg;
        mul147_8_30_reg_6355_pp0_iter2_reg <= mul147_8_30_reg_6355;
        mul147_8_30_reg_6355_pp0_iter3_reg <= mul147_8_30_reg_6355_pp0_iter2_reg;
        mul147_9_29_reg_6360_pp0_iter2_reg <= mul147_9_29_reg_6360;
        mul147_9_29_reg_6360_pp0_iter3_reg <= mul147_9_29_reg_6360_pp0_iter2_reg;
        mul147_9_30_reg_6365_pp0_iter2_reg <= mul147_9_30_reg_6365;
        mul147_9_30_reg_6365_pp0_iter3_reg <= mul147_9_30_reg_6365_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln161_reg_3412 == 1'd0))) begin
        mul147_10_2_reg_4345 <= grp_fu_1654_p_dout0;
        mul147_1_5_reg_4265 <= grp_fu_1562_p_dout0;
        mul147_1_6_reg_4270 <= grp_fu_1566_p_dout0;
        mul147_2_5_reg_4275 <= grp_fu_1570_p_dout0;
        mul147_2_6_reg_4280 <= grp_fu_1574_p_dout0;
        mul147_37_reg_4260 <= grp_fu_1558_p_dout0;
        mul147_3_5_reg_4285 <= grp_fu_1582_p_dout0;
        mul147_4_3_reg_4290 <= grp_fu_1586_p_dout0;
        mul147_4_4_reg_4295 <= grp_fu_1590_p_dout0;
        mul147_4_5_reg_4300 <= grp_fu_1594_p_dout0;
        mul147_5_4_reg_4305 <= grp_fu_1602_p_dout0;
        mul147_6_2_reg_4310 <= grp_fu_1606_p_dout0;
        mul147_6_3_reg_4315 <= grp_fu_1610_p_dout0;
        mul147_6_4_reg_4320 <= grp_fu_1614_p_dout0;
        mul147_7_3_reg_4325 <= grp_fu_1622_p_dout0;
        mul147_8_2_reg_4330 <= grp_fu_1630_p_dout0;
        mul147_9_1_reg_4335 <= grp_fu_1638_p_dout0;
        mul147_9_2_reg_4340 <= grp_fu_1642_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln161_reg_3412 == 1'd0))) begin
        mul147_10_3_reg_4450 <= grp_fu_1634_p_dout0;
        mul147_10_4_reg_4455 <= grp_fu_1638_p_dout0;
        mul147_11_2_reg_4460 <= grp_fu_1642_p_dout0;
        mul147_12_2_reg_4465 <= grp_fu_1650_p_dout0;
        mul147_12_3_reg_4470 <= grp_fu_1654_p_dout0;
        mul147_13_2_reg_4475 <= grp_fu_1662_p_dout0;
        mul147_14_2_reg_4480 <= grp_fu_1682_p_dout0;
        mul147_1_7_reg_4360 <= grp_fu_1562_p_dout0;
        mul147_1_8_reg_4365 <= grp_fu_1566_p_dout0;
        mul147_2_7_reg_4370 <= grp_fu_1570_p_dout0;
        mul147_2_8_reg_4375 <= grp_fu_1574_p_dout0;
        mul147_38_reg_4350 <= grp_fu_1554_p_dout0;
        mul147_39_reg_4355 <= grp_fu_1558_p_dout0;
        mul147_3_6_reg_4380 <= grp_fu_1578_p_dout0;
        mul147_3_7_reg_4385 <= grp_fu_1582_p_dout0;
        mul147_4_6_reg_4390 <= grp_fu_1586_p_dout0;
        mul147_4_7_reg_4395 <= grp_fu_1590_p_dout0;
        mul147_5_5_reg_4400 <= grp_fu_1594_p_dout0;
        mul147_5_6_reg_4405 <= grp_fu_1598_p_dout0;
        mul147_6_5_reg_4410 <= grp_fu_1602_p_dout0;
        mul147_6_6_reg_4415 <= grp_fu_1606_p_dout0;
        mul147_7_4_reg_4420 <= grp_fu_1610_p_dout0;
        mul147_7_5_reg_4425 <= grp_fu_1614_p_dout0;
        mul147_8_4_reg_4430 <= grp_fu_1618_p_dout0;
        mul147_8_5_reg_4435 <= grp_fu_1622_p_dout0;
        mul147_9_3_reg_4440 <= grp_fu_1626_p_dout0;
        mul147_9_4_reg_4445 <= grp_fu_1630_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln161_reg_3412 == 1'd0))) begin
        mul147_10_5_reg_4570 <= grp_fu_1634_p_dout0;
        mul147_11_4_reg_4575 <= grp_fu_1642_p_dout0;
        mul147_11_5_reg_4580 <= grp_fu_1646_p_dout0;
        mul147_12_5_reg_4585 <= grp_fu_1654_p_dout0;
        mul147_13_3_reg_4590 <= grp_fu_1658_p_dout0;
        mul147_14_3_reg_4595 <= grp_fu_1666_p_dout0;
        mul147_15_3_reg_4600 <= grp_fu_1690_p_dout0;
        mul147_1_9_reg_4495 <= grp_fu_1562_p_dout0;
        mul147_1_s_reg_4500 <= grp_fu_1566_p_dout0;
        mul147_2_9_reg_4505 <= grp_fu_1570_p_dout0;
        mul147_2_s_reg_4510 <= grp_fu_1574_p_dout0;
        mul147_3_8_reg_4515 <= grp_fu_1578_p_dout0;
        mul147_3_9_reg_4520 <= grp_fu_1582_p_dout0;
        mul147_40_reg_4485 <= grp_fu_1554_p_dout0;
        mul147_41_reg_4490 <= grp_fu_1558_p_dout0;
        mul147_4_8_reg_4525 <= grp_fu_1586_p_dout0;
        mul147_4_9_reg_4530 <= grp_fu_1590_p_dout0;
        mul147_5_7_reg_4535 <= grp_fu_1594_p_dout0;
        mul147_5_8_reg_4540 <= grp_fu_1598_p_dout0;
        mul147_6_8_reg_4545 <= grp_fu_1606_p_dout0;
        mul147_7_6_reg_4550 <= grp_fu_1610_p_dout0;
        mul147_7_7_reg_4555 <= grp_fu_1614_p_dout0;
        mul147_8_6_reg_4560 <= grp_fu_1618_p_dout0;
        mul147_9_6_reg_4565 <= grp_fu_1630_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln161_reg_3412 == 1'd0))) begin
        mul147_10_7_reg_4705 <= grp_fu_1634_p_dout0;
        mul147_10_8_reg_4710 <= grp_fu_1638_p_dout0;
        mul147_11_6_reg_4715 <= grp_fu_1642_p_dout0;
        mul147_11_7_reg_4720 <= grp_fu_1646_p_dout0;
        mul147_12_7_reg_4725 <= grp_fu_1654_p_dout0;
        mul147_15_4_reg_4730 <= grp_fu_1686_p_dout0;
        mul147_15_5_reg_4735 <= grp_fu_1690_p_dout0;
        mul147_1_10_reg_4615 <= grp_fu_1562_p_dout0;
        mul147_1_11_reg_4620 <= grp_fu_1566_p_dout0;
        mul147_2_10_reg_4625 <= grp_fu_1570_p_dout0;
        mul147_2_11_reg_4630 <= grp_fu_1574_p_dout0;
        mul147_3_10_reg_4640 <= grp_fu_1582_p_dout0;
        mul147_3_s_reg_4635 <= grp_fu_1578_p_dout0;
        mul147_42_reg_4605 <= grp_fu_1554_p_dout0;
        mul147_43_reg_4610 <= grp_fu_1558_p_dout0;
        mul147_4_10_reg_4650 <= grp_fu_1590_p_dout0;
        mul147_4_s_reg_4645 <= grp_fu_1586_p_dout0;
        mul147_5_9_reg_4655 <= grp_fu_1594_p_dout0;
        mul147_5_s_reg_4660 <= grp_fu_1598_p_dout0;
        mul147_6_9_reg_4665 <= grp_fu_1602_p_dout0;
        mul147_6_s_reg_4670 <= grp_fu_1606_p_dout0;
        mul147_7_8_reg_4675 <= grp_fu_1610_p_dout0;
        mul147_7_9_reg_4680 <= grp_fu_1614_p_dout0;
        mul147_8_8_reg_4685 <= grp_fu_1618_p_dout0;
        mul147_8_9_reg_4690 <= grp_fu_1622_p_dout0;
        mul147_9_7_reg_4695 <= grp_fu_1626_p_dout0;
        mul147_9_8_reg_4700 <= grp_fu_1630_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln161_reg_3412 == 1'd0))) begin
        mul147_10_9_reg_4840 <= grp_fu_1634_p_dout0;
        mul147_10_s_reg_4845 <= grp_fu_1638_p_dout0;
        mul147_11_8_reg_4850 <= grp_fu_1642_p_dout0;
        mul147_11_9_reg_4855 <= grp_fu_1646_p_dout0;
        mul147_12_8_reg_4860 <= grp_fu_1650_p_dout0;
        mul147_12_9_reg_4865 <= grp_fu_1654_p_dout0;
        mul147_13_7_reg_4870 <= grp_fu_1658_p_dout0;
        mul147_13_8_reg_4875 <= grp_fu_1662_p_dout0;
        mul147_14_7_reg_4880 <= grp_fu_1666_p_dout0;
        mul147_14_8_reg_4885 <= grp_fu_1682_p_dout0;
        mul147_15_6_reg_4890 <= grp_fu_1686_p_dout0;
        mul147_15_7_reg_4895 <= grp_fu_1690_p_dout0;
        mul147_1_12_reg_4750 <= grp_fu_1562_p_dout0;
        mul147_1_13_reg_4755 <= grp_fu_1566_p_dout0;
        mul147_2_12_reg_4760 <= grp_fu_1570_p_dout0;
        mul147_2_13_reg_4765 <= grp_fu_1574_p_dout0;
        mul147_3_11_reg_4770 <= grp_fu_1578_p_dout0;
        mul147_3_12_reg_4775 <= grp_fu_1582_p_dout0;
        mul147_44_reg_4740 <= grp_fu_1554_p_dout0;
        mul147_45_reg_4745 <= grp_fu_1558_p_dout0;
        mul147_4_11_reg_4780 <= grp_fu_1586_p_dout0;
        mul147_4_12_reg_4785 <= grp_fu_1590_p_dout0;
        mul147_5_10_reg_4790 <= grp_fu_1594_p_dout0;
        mul147_5_11_reg_4795 <= grp_fu_1598_p_dout0;
        mul147_6_10_reg_4800 <= grp_fu_1602_p_dout0;
        mul147_6_11_reg_4805 <= grp_fu_1606_p_dout0;
        mul147_7_10_reg_4815 <= grp_fu_1614_p_dout0;
        mul147_7_s_reg_4810 <= grp_fu_1610_p_dout0;
        mul147_8_10_reg_4825 <= grp_fu_1622_p_dout0;
        mul147_8_s_reg_4820 <= grp_fu_1618_p_dout0;
        mul147_9_9_reg_4830 <= grp_fu_1626_p_dout0;
        mul147_9_s_reg_4835 <= grp_fu_1630_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        mul147_1_10_reg_4615_pp0_iter1_reg <= mul147_1_10_reg_4615;
        mul147_1_11_reg_4620_pp0_iter1_reg <= mul147_1_11_reg_4620;
        mul147_2_10_reg_4625_pp0_iter1_reg <= mul147_2_10_reg_4625;
        mul147_2_11_reg_4630_pp0_iter1_reg <= mul147_2_11_reg_4630;
        mul147_3_10_reg_4640_pp0_iter1_reg <= mul147_3_10_reg_4640;
        mul147_42_reg_4605_pp0_iter1_reg <= mul147_42_reg_4605;
        mul147_43_reg_4610_pp0_iter1_reg <= mul147_43_reg_4610;
        mul147_4_10_reg_4650_pp0_iter1_reg <= mul147_4_10_reg_4650;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        mul147_1_12_reg_4750_pp0_iter1_reg <= mul147_1_12_reg_4750;
        mul147_1_13_reg_4755_pp0_iter1_reg <= mul147_1_13_reg_4755;
        mul147_2_12_reg_4760_pp0_iter1_reg <= mul147_2_12_reg_4760;
        mul147_2_13_reg_4765_pp0_iter1_reg <= mul147_2_13_reg_4765;
        mul147_3_11_reg_4770_pp0_iter1_reg <= mul147_3_11_reg_4770;
        mul147_3_12_reg_4775_pp0_iter1_reg <= mul147_3_12_reg_4775;
        mul147_44_reg_4740_pp0_iter1_reg <= mul147_44_reg_4740;
        mul147_45_reg_4745_pp0_iter1_reg <= mul147_45_reg_4745;
        mul147_4_11_reg_4780_pp0_iter1_reg <= mul147_4_11_reg_4780;
        mul147_4_12_reg_4785_pp0_iter1_reg <= mul147_4_12_reg_4785;
        mul147_5_10_reg_4790_pp0_iter1_reg <= mul147_5_10_reg_4790;
        mul147_5_11_reg_4795_pp0_iter1_reg <= mul147_5_11_reg_4795;
        mul147_6_10_reg_4800_pp0_iter1_reg <= mul147_6_10_reg_4800;
        mul147_6_11_reg_4805_pp0_iter1_reg <= mul147_6_11_reg_4805;
        mul147_7_10_reg_4815_pp0_iter1_reg <= mul147_7_10_reg_4815;
        mul147_8_10_reg_4825_pp0_iter1_reg <= mul147_8_10_reg_4825;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln161_reg_3412 == 1'd0))) begin
        mul147_1_1_reg_4205 <= grp_fu_1582_p_dout0;
        mul147_1_2_reg_4210 <= grp_fu_1586_p_dout0;
        mul147_1_3_reg_4215 <= grp_fu_1590_p_dout0;
        mul147_1_4_reg_4220 <= grp_fu_1594_p_dout0;
        mul147_2_2_reg_4225 <= grp_fu_1606_p_dout0;
        mul147_2_3_reg_4230 <= grp_fu_1610_p_dout0;
        mul147_2_4_reg_4235 <= grp_fu_1614_p_dout0;
        mul147_32_reg_4185 <= grp_fu_1562_p_dout0;
        mul147_33_reg_4190 <= grp_fu_1566_p_dout0;
        mul147_34_reg_4195 <= grp_fu_1570_p_dout0;
        mul147_35_reg_4200 <= grp_fu_1574_p_dout0;
        mul147_3_2_reg_4240 <= grp_fu_1626_p_dout0;
        mul147_3_3_reg_4245 <= grp_fu_1630_p_dout0;
        mul147_4_2_reg_4250 <= grp_fu_1642_p_dout0;
        mul147_5_2_reg_4255 <= grp_fu_1654_p_dout0;
        mul147_s_reg_4180 <= grp_fu_1558_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        mul147_1_s_reg_4500_pp0_iter1_reg <= mul147_1_s_reg_4500;
        mul147_2_s_reg_4510_pp0_iter1_reg <= mul147_2_s_reg_4510;
        mul147_40_reg_4485_pp0_iter1_reg <= mul147_40_reg_4485;
        mul147_41_reg_4490_pp0_iter1_reg <= mul147_41_reg_4490;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln161_reg_3412 == 1'd0)))) begin
        reg_2568 <= grp_fu_1554_p_dout0;
        reg_2574 <= grp_fu_1578_p_dout0;
        reg_2580 <= grp_fu_1598_p_dout0;
        reg_2592 <= grp_fu_1618_p_dout0;
        reg_2604 <= grp_fu_1634_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln161_reg_3412 == 1'd0)))) begin
        reg_2586 <= grp_fu_1602_p_dout0;
        reg_2598 <= grp_fu_1622_p_dout0;
        reg_2610 <= grp_fu_1638_p_dout0;
        reg_2623 <= grp_fu_1650_p_dout0;
        reg_2636 <= grp_fu_1662_p_dout0;
        reg_2649 <= grp_fu_1682_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln161_reg_3412 == 1'd0)))) begin
        reg_2616 <= grp_fu_1646_p_dout0;
        reg_2663 <= grp_fu_1690_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln161_reg_3412 == 1'd0)))) begin
        reg_2629 <= grp_fu_1658_p_dout0;
        reg_2642 <= grp_fu_1666_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln161_reg_3412 == 1'd0)))) begin
        reg_2655 <= grp_fu_1686_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln161_reg_3412_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln161_reg_3412 == 1'd0)))) begin
        reg_2670 <= grp_fu_1438_p_dout0;
        reg_2676 <= grp_fu_1442_p_dout0;
        reg_2682 <= grp_fu_1446_p_dout0;
        reg_2688 <= grp_fu_1450_p_dout0;
        reg_2694 <= grp_fu_1454_p_dout0;
        reg_2700 <= grp_fu_1458_p_dout0;
        reg_2706 <= grp_fu_1462_p_dout0;
        reg_2712 <= grp_fu_1466_p_dout0;
        reg_2718 <= grp_fu_1470_p_dout0;
        reg_2730 <= grp_fu_1474_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln161_reg_3412 == 1'd0)))) begin
        reg_2724 <= grp_fu_1626_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln161_reg_3412 == 1'd0)))) begin
        reg_2736 <= grp_fu_1650_p_dout0;
        reg_2742 <= grp_fu_1662_p_dout0;
        reg_2748 <= grp_fu_1682_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln161_reg_3412_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln161_reg_3412 == 1'd0)))) begin
        reg_2754 <= grp_fu_1438_p_dout0;
        reg_2760 <= grp_fu_1442_p_dout0;
        reg_2766 <= grp_fu_1446_p_dout0;
        reg_2772 <= grp_fu_1450_p_dout0;
        reg_2778 <= grp_fu_1454_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln161_reg_3412_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((icmp_ln161_reg_3412_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln161_reg_3412 == 1'd0)) | ((ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln161_reg_3412 == 1'd0)))) begin
        reg_2784 <= grp_fu_1478_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((icmp_ln161_reg_3412_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((icmp_ln161_reg_3412_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((icmp_ln161_reg_3412_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((icmp_ln161_reg_3412_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((icmp_ln161_reg_3412_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((icmp_ln161_reg_3412_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((icmp_ln161_reg_3412_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        reg_2791 <= grp_fu_1482_p_dout0;
        reg_2798 <= grp_fu_1486_p_dout0;
        reg_2805 <= grp_fu_1490_p_dout0;
        reg_2812 <= grp_fu_1494_p_dout0;
        reg_2819 <= grp_fu_1498_p_dout0;
        reg_2826 <= grp_fu_1502_p_dout0;
        reg_2833 <= grp_fu_1506_p_dout0;
        reg_2840 <= grp_fu_1510_p_dout0;
        reg_2847 <= grp_fu_1514_p_dout0;
        reg_2854 <= grp_fu_1518_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((icmp_ln161_reg_3412_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln161_reg_3412_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((icmp_ln161_reg_3412_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((icmp_ln161_reg_3412_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((icmp_ln161_reg_3412_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((icmp_ln161_reg_3412_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((icmp_ln161_reg_3412_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        reg_2861 <= grp_fu_1458_p_dout0;
        reg_2867 <= grp_fu_1462_p_dout0;
        reg_2873 <= grp_fu_1466_p_dout0;
        reg_2879 <= grp_fu_1470_p_dout0;
        reg_2885 <= grp_fu_1474_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((icmp_ln161_reg_3412_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((icmp_ln161_reg_3412_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((icmp_ln161_reg_3412_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((icmp_ln161_reg_3412_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((icmp_ln161_reg_3412_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((icmp_ln161_reg_3412_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)))) begin
        reg_2891 <= grp_fu_1522_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        reg_2898 <= grp_fu_1526_p_dout0;
        reg_2904 <= grp_fu_1530_p_dout0;
        reg_2910 <= grp_fu_1534_p_dout0;
        reg_2916 <= grp_fu_1538_p_dout0;
        reg_2922 <= grp_fu_1542_p_dout0;
        reg_2928 <= grp_fu_1546_p_dout0;
        reg_2934 <= grp_fu_1550_p_dout0;
        reg_2940 <= grp_fu_1670_p_dout0;
        reg_2946 <= grp_fu_1674_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        reg_2952 <= grp_fu_1678_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)))) begin
        reg_2958 <= grp_fu_1478_p_dout0;
        reg_2964 <= grp_fu_1482_p_dout0;
        reg_2970 <= grp_fu_1486_p_dout0;
        reg_2976 <= grp_fu_1490_p_dout0;
        reg_2982 <= grp_fu_1494_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)))) begin
        reg_2988 <= grp_fu_1678_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((icmp_ln161_reg_3412_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) 
    & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)))) begin
        reg_2994 <= grp_fu_1498_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) 
    & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)))) begin
        reg_3001 <= grp_fu_1526_p_dout0;
        reg_3008 <= grp_fu_1530_p_dout0;
        reg_3015 <= grp_fu_1534_p_dout0;
        reg_3022 <= grp_fu_1538_p_dout0;
        reg_3029 <= grp_fu_1542_p_dout0;
        reg_3036 <= grp_fu_1546_p_dout0;
        reg_3043 <= grp_fu_1550_p_dout0;
        reg_3050 <= grp_fu_1670_p_dout0;
        reg_3057 <= grp_fu_1674_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) 
    & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)))) begin
        reg_3064 <= grp_fu_1502_p_dout0;
        reg_3070 <= grp_fu_1506_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) 
    & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)))) begin
        reg_3076 <= grp_fu_1510_p_dout0;
        reg_3082 <= grp_fu_1514_p_dout0;
        reg_3088 <= grp_fu_1518_p_dout0;
        reg_3094 <= grp_fu_1522_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)))) begin
        reg_3100 <= grp_fu_1678_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0)))) begin
        reg_3105 <= grp_fu_1526_p_dout0;
        reg_3110 <= grp_fu_1530_p_dout0;
        reg_3115 <= grp_fu_1534_p_dout0;
        reg_3120 <= grp_fu_1538_p_dout0;
        reg_3125 <= grp_fu_1542_p_dout0;
        reg_3130 <= grp_fu_1546_p_dout0;
        reg_3135 <= grp_fu_1550_p_dout0;
        reg_3140 <= grp_fu_1670_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0))) begin
        sum_1022_reg_6510 <= grp_fu_1514_p_dout0;
        sum_1054_reg_6515 <= grp_fu_1518_p_dout0;
        sum_1086_reg_6520 <= grp_fu_1522_p_dout0;
        sum_1374_reg_6525 <= grp_fu_1674_p_dout0;
        sum_990_reg_6505 <= grp_fu_1510_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln161_reg_3412_pp0_iter3_reg == 1'd0))) begin
        sum_1373_reg_6500 <= grp_fu_1674_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0))) begin
        sum_1406_reg_6549 <= grp_fu_1678_p_dout0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone) & (icmp_ln161_reg_3412 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage15 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage15 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd1))) begin
        ap_condition_exit_pp0_iter4_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter4_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to5 = 1'b1;
    end else begin
        ap_idle_pp0_1to5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten12_load = 14'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten12_load = indvar_flatten12_fu_1182;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_oh_load = 7'd0;
    end else begin
        ap_sig_allocacmp_oh_load = oh_fu_1178;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_ow_load = 7'd0;
    end else begin
        ap_sig_allocacmp_ow_load = ow_fu_1174;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_ce0 = 1'b1;
    end else begin
        enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11) & (icmp_ln161_reg_3412_pp0_iter4_reg 
    == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln161_reg_3412_pp0_iter4_reg 
    == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)))) begin
        gmem_out_blk_n_W = m_axi_gmem_out_WREADY;
    end else begin
        gmem_out_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1736_ce = 1'b1;
    end else begin
        grp_fu_1736_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        grp_fu_1736_p0 = reg_2754;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_1736_p0 = reg_2670;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1736_p0 = grp_fu_1646_p_dout0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1736_p0 = grp_fu_1554_p_dout0;
    end else begin
        grp_fu_1736_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1736_p1 = mul147_10_7_reg_4705;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1736_p1 = mul147_37_reg_4260;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1736_p1 = reg_2610;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1736_p1 = reg_2568;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1736_p1 = mul147_10_5_reg_4570;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1736_p1 = mul147_35_reg_4200;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1736_p1 = mul147_10_4_reg_4455;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1736_p1 = mul147_34_reg_4195;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1736_p1 = mul147_10_3_reg_4450;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1736_p1 = mul147_33_reg_4190;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1736_p1 = mul147_10_2_reg_4345;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1736_p1 = mul147_32_reg_4185;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1736_p1 = reg_2736;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1736_p1 = mul147_s_reg_4180;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1736_p1 = 16'd15913;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1736_p1 = 16'd49199;
    end else begin
        grp_fu_1736_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1741_ce = 1'b1;
    end else begin
        grp_fu_1741_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        grp_fu_1741_p0 = reg_2760;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_1741_p0 = reg_2676;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1741_p0 = grp_fu_1658_p_dout0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1741_p0 = grp_fu_1578_p_dout0;
    end else begin
        grp_fu_1741_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1741_p1 = mul147_11_7_reg_4720;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1741_p1 = mul147_1_7_reg_4360;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1741_p1 = mul147_11_6_reg_4715;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1741_p1 = mul147_1_6_reg_4270;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1741_p1 = mul147_11_5_reg_4580;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1741_p1 = mul147_1_5_reg_4265;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1741_p1 = mul147_11_4_reg_4575;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1741_p1 = mul147_1_4_reg_4220;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1741_p1 = reg_2616;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1741_p1 = mul147_1_3_reg_4215;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1741_p1 = mul147_11_2_reg_4460;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1741_p1 = mul147_1_2_reg_4210;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1741_p1 = reg_2742;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1741_p1 = mul147_1_1_reg_4205;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1741_p1 = 16'd46948;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1741_p1 = 16'd14030;
    end else begin
        grp_fu_1741_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1746_ce = 1'b1;
    end else begin
        grp_fu_1746_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        grp_fu_1746_p0 = reg_2766;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_1746_p0 = reg_2682;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1746_p0 = grp_fu_1666_p_dout0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1746_p0 = grp_fu_1598_p_dout0;
    end else begin
        grp_fu_1746_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1746_p1 = mul147_12_7_reg_4725;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1746_p1 = mul147_2_7_reg_4370;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1746_p1 = reg_2736;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1746_p1 = mul147_2_6_reg_4280;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1746_p1 = mul147_12_5_reg_4585;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1746_p1 = mul147_2_5_reg_4275;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1746_p1 = reg_2623;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1746_p1 = mul147_2_4_reg_4235;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1746_p1 = mul147_12_3_reg_4470;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1746_p1 = mul147_2_3_reg_4230;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1746_p1 = mul147_12_2_reg_4465;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1746_p1 = mul147_2_2_reg_4225;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1746_p1 = reg_2748;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1746_p1 = reg_2586;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1746_p1 = 16'd47700;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1746_p1 = 16'd48439;
    end else begin
        grp_fu_1746_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1751_ce = 1'b1;
    end else begin
        grp_fu_1751_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        grp_fu_1751_p0 = reg_2772;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_1751_p0 = reg_2688;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1751_p0 = grp_fu_1686_p_dout0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1751_p0 = grp_fu_1618_p_dout0;
    end else begin
        grp_fu_1751_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1751_p1 = mul147_13_7_reg_4870;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1751_p1 = mul147_3_7_reg_4385;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1751_p1 = reg_2742;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1751_p1 = mul147_3_6_reg_4380;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1751_p1 = mul147_3_5_reg_4285;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1751_p1 = reg_2636;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1751_p1 = reg_2574;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1751_p1 = mul147_13_3_reg_4590;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1751_p1 = mul147_3_3_reg_4245;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1751_p1 = mul147_13_2_reg_4475;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1751_p1 = mul147_3_2_reg_4240;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        grp_fu_1751_p1 = reg_2629;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1751_p1 = reg_2598;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1751_p1 = 16'd45703;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1751_p1 = 16'd15498;
    end else begin
        grp_fu_1751_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1756_ce = 1'b1;
    end else begin
        grp_fu_1756_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        grp_fu_1756_p0 = reg_2778;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_1756_p0 = reg_2694;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1756_p0 = grp_fu_1690_p_dout0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1756_p0 = grp_fu_1634_p_dout0;
    end else begin
        grp_fu_1756_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1756_p1 = mul147_14_7_reg_4880;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1756_p1 = mul147_4_7_reg_4395;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1756_p1 = reg_2748;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1756_p1 = mul147_4_6_reg_4390;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1756_p1 = mul147_4_5_reg_4300;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1756_p1 = reg_2649;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1756_p1 = mul147_4_4_reg_4295;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1756_p1 = mul147_14_3_reg_4595;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1756_p1 = mul147_4_3_reg_4290;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1756_p1 = mul147_14_2_reg_4480;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1756_p1 = mul147_4_2_reg_4250;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        grp_fu_1756_p1 = reg_2642;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1756_p1 = reg_2610;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1756_p1 = 16'd15938;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1756_p1 = 16'd44822;
    end else begin
        grp_fu_1756_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1761_ce = 1'b1;
    end else begin
        grp_fu_1761_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        grp_fu_1761_p0 = reg_2861;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1761_p0 = reg_2754;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_1761_p0 = reg_2700;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1761_p0 = grp_fu_1646_p_dout0;
    end else begin
        grp_fu_1761_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1761_p1 = mul147_10_14_reg_5320_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1761_p1 = mul147_10_13_reg_5165_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1761_p1 = mul147_10_12_reg_5160_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1761_p1 = mul147_10_11_reg_5005_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1761_p1 = mul147_10_10_reg_5000_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1761_p1 = mul147_10_s_reg_4845;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1761_p1 = mul147_10_9_reg_4840;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1761_p1 = mul147_10_8_reg_4710;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1761_p1 = mul147_5_7_reg_4535;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1761_p1 = mul147_5_6_reg_4405;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1761_p1 = mul147_5_5_reg_4400;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1761_p1 = mul147_5_4_reg_4305;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1761_p1 = reg_2580;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1761_p1 = mul147_5_2_reg_4255;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1761_p1 = reg_2623;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1761_p1 = 16'd47206;
    end else begin
        grp_fu_1761_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1766_ce = 1'b1;
    end else begin
        grp_fu_1766_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        grp_fu_1766_p0 = reg_2867;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1766_p0 = reg_2760;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_1766_p0 = reg_2706;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1766_p0 = grp_fu_1658_p_dout0;
    end else begin
        grp_fu_1766_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1766_p1 = mul147_11_14_reg_5335_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1766_p1 = mul147_11_13_reg_5330_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1766_p1 = mul147_11_12_reg_5175_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1766_p1 = mul147_11_11_reg_5170_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1766_p1 = mul147_11_10_reg_5015_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1766_p1 = mul147_11_s_reg_5010;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1766_p1 = mul147_11_9_reg_4855;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1766_p1 = mul147_11_8_reg_4850;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1766_p1 = reg_2586;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1766_p1 = mul147_6_6_reg_4415;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1766_p1 = mul147_6_5_reg_4410;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1766_p1 = mul147_6_4_reg_4320;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1766_p1 = mul147_6_3_reg_4315;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1766_p1 = mul147_6_2_reg_4310;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1766_p1 = reg_2636;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1766_p1 = 16'd47403;
    end else begin
        grp_fu_1766_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1771_ce = 1'b1;
    end else begin
        grp_fu_1771_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        grp_fu_1771_p0 = reg_2873;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1771_p0 = reg_2766;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_1771_p0 = reg_2712;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1771_p0 = grp_fu_1666_p_dout0;
    end else begin
        grp_fu_1771_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1771_p1 = mul147_12_14_reg_5345_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1771_p1 = mul147_12_13_reg_5340_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1771_p1 = mul147_12_12_reg_5185_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1771_p1 = mul147_12_11_reg_5180_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1771_p1 = mul147_12_10_reg_5025_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1771_p1 = mul147_12_s_reg_5020;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1771_p1 = mul147_12_9_reg_4865;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1771_p1 = mul147_12_8_reg_4860;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1771_p1 = mul147_7_7_reg_4555;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1771_p1 = mul147_7_6_reg_4550;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1771_p1 = mul147_7_5_reg_4425;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1771_p1 = mul147_7_4_reg_4420;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1771_p1 = mul147_7_3_reg_4325;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1771_p1 = reg_2592;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1771_p1 = reg_2649;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1771_p1 = 16'd48910;
    end else begin
        grp_fu_1771_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1776_ce = 1'b1;
    end else begin
        grp_fu_1776_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        grp_fu_1776_p0 = reg_2879;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1776_p0 = reg_2772;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_1776_p0 = reg_2718;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1776_p0 = grp_fu_1686_p_dout0;
    end else begin
        grp_fu_1776_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1776_p1 = mul147_13_14_reg_5510_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1776_p1 = mul147_13_13_reg_5355_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1776_p1 = mul147_13_12_reg_5350_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1776_p1 = mul147_13_11_reg_5195_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1776_p1 = mul147_13_10_reg_5190;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1776_p1 = mul147_13_s_reg_5035;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1776_p1 = mul147_13_9_reg_5030;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1776_p1 = mul147_13_8_reg_4875;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1776_p1 = reg_2598;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1776_p1 = mul147_8_6_reg_4560;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1776_p1 = mul147_8_5_reg_4435;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1776_p1 = mul147_8_4_reg_4430;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1776_p1 = reg_2604;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1776_p1 = mul147_8_2_reg_4330;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1776_p1 = reg_2724;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1776_p1 = 16'd47930;
    end else begin
        grp_fu_1776_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1781_ce = 1'b1;
    end else begin
        grp_fu_1781_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        grp_fu_1781_p0 = reg_2885;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1781_p0 = reg_2778;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_1781_p0 = reg_2730;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1781_p0 = grp_fu_1690_p_dout0;
    end else begin
        grp_fu_1781_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1781_p1 = mul147_14_14_reg_5520_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1781_p1 = mul147_14_13_reg_5365_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1781_p1 = mul147_14_12_reg_5360_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1781_p1 = mul147_14_11_reg_5205_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1781_p1 = mul147_14_10_reg_5200;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1781_p1 = mul147_14_s_reg_5045;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1781_p1 = mul147_14_9_reg_5040;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1781_p1 = mul147_14_8_reg_4885;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1781_p1 = mul147_9_7_reg_4695;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1781_p1 = mul147_9_6_reg_4565;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1781_p1 = reg_2724;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1781_p1 = mul147_9_4_reg_4445;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1781_p1 = mul147_9_3_reg_4440;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1781_p1 = mul147_9_2_reg_4340;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1781_p1 = mul147_9_1_reg_4335;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1781_p1 = 16'd48947;
    end else begin
        grp_fu_1781_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1791_ce = 1'b1;
    end else begin
        grp_fu_1791_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_1791_p0 = reg_2958;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1791_p0 = reg_2861;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1791_p0 = reg_2670;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_1791_p0 = reg_2784;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1791_p0 = grp_fu_1686_p_dout0;
    end else begin
        grp_fu_1791_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1791_p1 = mul147_10_22_reg_5960_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1791_p1 = mul147_10_21_reg_5805_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1791_p1 = mul147_10_20_reg_5800_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1791_p1 = mul147_10_19_reg_5645_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1791_p1 = mul147_10_18_reg_5640_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1791_p1 = mul147_10_17_reg_5485_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1791_p1 = mul147_10_16_reg_5480_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1791_p1 = mul147_10_15_reg_5325_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1791_p1 = mul147_38_reg_4350;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1791_p1 = mul147_15_6_reg_4890;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1791_p1 = mul147_15_5_reg_4735;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1791_p1 = mul147_15_4_reg_4730;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1791_p1 = mul147_15_3_reg_4600;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1791_p1 = reg_2655;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1791_p1 = reg_2663;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1791_p1 = 16'd15700;
    end else begin
        grp_fu_1791_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1796_ce = 1'b1;
    end else begin
        grp_fu_1796_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_1796_p0 = reg_2964;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1796_p0 = reg_2867;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_1796_p0 = reg_2791;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1796_p0 = reg_2784;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1796_p0 = reg_2676;
    end else begin
        grp_fu_1796_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1796_p1 = mul147_11_22_reg_5975_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1796_p1 = mul147_11_21_reg_5970_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1796_p1 = mul147_11_20_reg_5815_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1796_p1 = mul147_11_19_reg_5810_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1796_p1 = mul147_11_18_reg_5655_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1796_p1 = mul147_11_17_reg_5650_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1796_p1 = mul147_11_16_reg_5495_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1796_p1 = mul147_11_15_reg_5490_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1796_p1 = mul147_45_reg_4745_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1796_p1 = mul147_44_reg_4740_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1796_p1 = mul147_43_reg_4610_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1796_p1 = mul147_42_reg_4605_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1796_p1 = mul147_41_reg_4490_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1796_p1 = mul147_40_reg_4485_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1796_p1 = mul147_39_reg_4355;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1796_p1 = mul147_1_8_reg_4365;
    end else begin
        grp_fu_1796_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1800_ce = 1'b1;
    end else begin
        grp_fu_1800_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_1800_p0 = reg_2970;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1800_p0 = reg_2873;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_1800_p0 = reg_2798;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1800_p0 = reg_2791;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1800_p0 = reg_2682;
    end else begin
        grp_fu_1800_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1800_p1 = mul147_12_22_reg_5985_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1800_p1 = mul147_12_21_reg_5980_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1800_p1 = mul147_12_20_reg_5825_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1800_p1 = mul147_12_19_reg_5820_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1800_p1 = mul147_12_18_reg_5665_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1800_p1 = mul147_12_17_reg_5660_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1800_p1 = mul147_12_16_reg_5505_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1800_p1 = mul147_12_15_reg_5500_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1800_p1 = mul147_1_14_reg_4910_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1800_p1 = mul147_1_13_reg_4755_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1800_p1 = mul147_1_12_reg_4750_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1800_p1 = mul147_1_11_reg_4620_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1800_p1 = mul147_1_10_reg_4615_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1800_p1 = mul147_1_s_reg_4500_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1800_p1 = mul147_1_9_reg_4495;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1800_p1 = mul147_2_8_reg_4375;
    end else begin
        grp_fu_1800_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1804_ce = 1'b1;
    end else begin
        grp_fu_1804_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_1804_p0 = reg_2976;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1804_p0 = reg_2879;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_1804_p0 = reg_2805;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1804_p0 = reg_2798;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1804_p0 = reg_2688;
    end else begin
        grp_fu_1804_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1804_p1 = mul147_13_22_reg_6150_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1804_p1 = mul147_13_21_reg_5995_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1804_p1 = mul147_13_20_reg_5990_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1804_p1 = mul147_13_19_reg_5835_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1804_p1 = mul147_13_18_reg_5830_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1804_p1 = mul147_13_17_reg_5675_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1804_p1 = mul147_13_16_reg_5670_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1804_p1 = mul147_13_15_reg_5515_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1804_p1 = mul147_2_14_reg_4920_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1804_p1 = mul147_2_13_reg_4765_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1804_p1 = mul147_2_12_reg_4760_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1804_p1 = mul147_2_11_reg_4630_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1804_p1 = mul147_2_10_reg_4625_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1804_p1 = mul147_2_s_reg_4510_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1804_p1 = mul147_2_9_reg_4505;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1804_p1 = mul147_3_8_reg_4515;
    end else begin
        grp_fu_1804_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1808_ce = 1'b1;
    end else begin
        grp_fu_1808_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_1808_p0 = reg_2982;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1808_p0 = reg_2885;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_1808_p0 = reg_2812;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1808_p0 = reg_2805;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1808_p0 = reg_2694;
    end else begin
        grp_fu_1808_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1808_p1 = mul147_14_22_reg_6160_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1808_p1 = mul147_14_21_reg_6005_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1808_p1 = mul147_14_20_reg_6000_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1808_p1 = mul147_14_19_reg_5845_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1808_p1 = mul147_14_18_reg_5840_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1808_p1 = mul147_14_17_reg_5685_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1808_p1 = mul147_14_16_reg_5680_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1808_p1 = mul147_14_15_reg_5525_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1808_p1 = mul147_3_14_reg_4935_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1808_p1 = mul147_3_13_reg_4930_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1808_p1 = mul147_3_12_reg_4775_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1808_p1 = mul147_3_11_reg_4770_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1808_p1 = mul147_3_10_reg_4640_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1808_p1 = mul147_3_s_reg_4635;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1808_p1 = mul147_3_9_reg_4520;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1808_p1 = mul147_4_8_reg_4525;
    end else begin
        grp_fu_1808_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1812_ce = 1'b1;
    end else begin
        grp_fu_1812_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1812_p0 = reg_3001;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_1812_p0 = reg_2994;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1812_p0 = reg_2952;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_1812_p0 = reg_2819;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1812_p0 = reg_2812;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1812_p0 = reg_2700;
    end else begin
        grp_fu_1812_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1812_p1 = mul147_24_reg_5540_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1812_p1 = mul147_15_21_reg_6170_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1812_p1 = mul147_15_20_reg_6015_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1812_p1 = mul147_15_19_reg_6010_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1812_p1 = mul147_15_18_reg_5855_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1812_p1 = mul147_15_17_reg_5850_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1812_p1 = mul147_15_16_reg_5695_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1812_p1 = mul147_15_15_reg_5690_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1812_p1 = mul147_4_14_reg_4945_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1812_p1 = mul147_4_13_reg_4940_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1812_p1 = mul147_4_12_reg_4785_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1812_p1 = mul147_4_11_reg_4780_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1812_p1 = mul147_4_10_reg_4650_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1812_p1 = mul147_4_s_reg_4645;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1812_p1 = mul147_4_9_reg_4530;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1812_p1 = mul147_5_8_reg_4540;
    end else begin
        grp_fu_1812_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1816_ce = 1'b1;
    end else begin
        grp_fu_1816_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_1816_p0 = reg_3064;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1816_p0 = reg_2994;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1816_p0 = reg_3008;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_1816_p0 = reg_2826;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1816_p0 = reg_2819;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1816_p0 = reg_2706;
    end else begin
        grp_fu_1816_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1816_p1 = mul147_31_reg_6025_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1816_p1 = mul147_30_reg_6020_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1816_p1 = mul147_29_reg_5865_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1816_p1 = mul147_28_reg_5860_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1816_p1 = mul147_27_reg_5705_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1816_p1 = mul147_26_reg_5700_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1816_p1 = mul147_25_reg_5545_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1816_p1 = mul147_1_23_reg_5555_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1816_p1 = mul147_5_14_reg_5110_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1816_p1 = mul147_5_13_reg_4955_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1816_p1 = mul147_5_12_reg_4950_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1816_p1 = mul147_5_11_reg_4795_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1816_p1 = mul147_5_10_reg_4790_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1816_p1 = mul147_5_s_reg_4660;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1816_p1 = mul147_5_9_reg_4655;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1816_p1 = mul147_6_8_reg_4545;
    end else begin
        grp_fu_1816_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1820_ce = 1'b1;
    end else begin
        grp_fu_1820_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_1820_p0 = reg_3070;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1820_p0 = reg_3064;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1820_p0 = reg_3015;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_1820_p0 = reg_2833;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1820_p0 = reg_2826;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1820_p0 = reg_2712;
    end else begin
        grp_fu_1820_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1820_p1 = mul147_1_30_reg_6180_pp0_iter4_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1820_p1 = mul147_1_29_reg_6035_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1820_p1 = mul147_1_28_reg_6030_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1820_p1 = mul147_1_27_reg_5875_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1820_p1 = mul147_1_26_reg_5870_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1820_p1 = mul147_1_25_reg_5715_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1820_p1 = mul147_1_24_reg_5710_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1820_p1 = mul147_2_23_reg_5565_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1820_p1 = mul147_6_14_reg_5120_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1820_p1 = mul147_6_13_reg_4965_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1820_p1 = mul147_6_12_reg_4960_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1820_p1 = mul147_6_11_reg_4805_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1820_p1 = mul147_6_10_reg_4800_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1820_p1 = mul147_6_s_reg_4670;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1820_p1 = mul147_6_9_reg_4665;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1820_p1 = mul147_7_8_reg_4675;
    end else begin
        grp_fu_1820_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1824_ce = 1'b1;
    end else begin
        grp_fu_1824_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_1824_p0 = reg_3076;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1824_p0 = reg_3070;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1824_p0 = reg_3022;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_1824_p0 = reg_2840;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1824_p0 = reg_2833;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1824_p0 = reg_2718;
    end else begin
        grp_fu_1824_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1824_p1 = mul147_2_30_reg_6185_pp0_iter4_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1824_p1 = mul147_2_29_reg_6045_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1824_p1 = mul147_2_28_reg_6040_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1824_p1 = mul147_2_27_reg_5885_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1824_p1 = mul147_2_26_reg_5880_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1824_p1 = mul147_2_25_reg_5725_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1824_p1 = mul147_2_24_reg_5720_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1824_p1 = mul147_3_23_reg_5730_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1824_p1 = mul147_7_14_reg_5135_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1824_p1 = mul147_7_13_reg_5130_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1824_p1 = mul147_7_12_reg_4975_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1824_p1 = mul147_7_11_reg_4970_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1824_p1 = mul147_7_10_reg_4815_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1824_p1 = mul147_7_s_reg_4810;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1824_p1 = mul147_7_9_reg_4680;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1824_p1 = mul147_8_8_reg_4685;
    end else begin
        grp_fu_1824_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1828_ce = 1'b1;
    end else begin
        grp_fu_1828_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_1828_p0 = reg_3082;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1828_p0 = reg_3076;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1828_p0 = reg_3029;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_1828_p0 = reg_2847;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1828_p0 = reg_2840;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1828_p0 = reg_2730;
    end else begin
        grp_fu_1828_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1828_p1 = mul147_3_30_reg_6195_pp0_iter4_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1828_p1 = mul147_3_29_reg_6190_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1828_p1 = mul147_3_28_reg_6055_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1828_p1 = mul147_3_27_reg_6050_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1828_p1 = mul147_3_26_reg_5895_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1828_p1 = mul147_3_25_reg_5890_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1828_p1 = mul147_3_24_reg_5735_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1828_p1 = mul147_4_23_reg_5740_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1828_p1 = mul147_8_14_reg_5145_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1828_p1 = mul147_8_13_reg_5140_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1828_p1 = mul147_8_12_reg_4985_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1828_p1 = mul147_8_11_reg_4980_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1828_p1 = mul147_8_10_reg_4825_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1828_p1 = mul147_8_s_reg_4820;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1828_p1 = mul147_8_9_reg_4690;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1828_p1 = mul147_9_8_reg_4700;
    end else begin
        grp_fu_1828_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1832_ce = 1'b1;
    end else begin
        grp_fu_1832_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_1832_p0 = reg_3088;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1832_p0 = reg_3082;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1832_p0 = reg_3036;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_1832_p0 = reg_2854;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1832_p0 = reg_2847;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1832_p0 = reg_2784;
    end else begin
        grp_fu_1832_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1832_p1 = mul147_4_30_reg_6205_pp0_iter4_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1832_p1 = mul147_4_29_reg_6200_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1832_p1 = mul147_4_28_reg_6065_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1832_p1 = mul147_4_27_reg_6060_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1832_p1 = mul147_4_26_reg_5905_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1832_p1 = mul147_4_25_reg_5900_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1832_p1 = mul147_4_24_reg_5745_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1832_p1 = mul147_5_23_reg_5755_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1832_p1 = mul147_9_14_reg_5310_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1832_p1 = mul147_9_13_reg_5155_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1832_p1 = mul147_9_12_reg_5150_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1832_p1 = mul147_9_11_reg_4995_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1832_p1 = mul147_9_10_reg_4990;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1832_p1 = mul147_9_s_reg_4835;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1832_p1 = mul147_9_9_reg_4830;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1832_p1 = mul147_15_7_reg_4895;
    end else begin
        grp_fu_1832_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1836_ce = 1'b1;
    end else begin
        grp_fu_1836_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_1836_p0 = reg_3094;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1836_p0 = reg_3088;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1836_p0 = reg_3043;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1836_p0 = reg_2791;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_1836_p0 = reg_2891;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1836_p0 = reg_2854;
    end else begin
        grp_fu_1836_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1836_p1 = mul147_5_30_reg_6220_pp0_iter4_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1836_p1 = mul147_5_29_reg_6215_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1836_p1 = mul147_5_28_reg_6210_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1836_p1 = mul147_5_27_reg_6075_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1836_p1 = mul147_5_26_reg_6070_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1836_p1 = mul147_5_25_reg_5915_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1836_p1 = mul147_5_24_reg_5910_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1836_p1 = mul147_6_23_reg_5765_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1836_p1 = mul147_16_reg_4900_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1836_p1 = mul147_15_13_reg_5530_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1836_p1 = mul147_15_12_reg_5375_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1836_p1 = mul147_15_11_reg_5370_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1836_p1 = mul147_15_10_reg_5215_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1836_p1 = mul147_15_s_reg_5210;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1836_p1 = mul147_15_9_reg_5055;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1836_p1 = mul147_15_8_reg_5050;
    end else begin
        grp_fu_1836_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1840_ce = 1'b1;
    end else begin
        grp_fu_1840_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1840_p0 = reg_3105;
    end else if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_1840_p0 = reg_3001;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1840_p0 = reg_3094;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1840_p0 = reg_3050;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_fu_1840_p0 = reg_2898;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1840_p0 = reg_2891;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1840_p0 = reg_2798;
    end else begin
        grp_fu_1840_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1840_p1 = mul147_6_30_reg_6340_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1840_p1 = mul147_6_29_reg_6230_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1840_p1 = mul147_6_28_reg_6225_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1840_p1 = mul147_6_27_reg_6085_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1840_p1 = mul147_6_26_reg_6080_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1840_p1 = mul147_6_25_reg_5925_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1840_p1 = mul147_6_24_reg_5920_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1840_p1 = mul147_7_23_reg_5930_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1840_p1 = mul147_23_reg_5385_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1840_p1 = mul147_22_reg_5380_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1840_p1 = mul147_21_reg_5225_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1840_p1 = mul147_20_reg_5220_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1840_p1 = mul147_19_reg_5065_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1840_p1 = mul147_18_reg_5060_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1840_p1 = mul147_17_reg_4905_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1840_p1 = mul147_1_15_reg_4915_pp0_iter1_reg;
    end else begin
        grp_fu_1840_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1844_ce = 1'b1;
    end else begin
        grp_fu_1844_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1844_p0 = reg_3110;
    end else if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_1844_p0 = reg_3008;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1844_p0 = reg_3001;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1844_p0 = reg_3057;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_fu_1844_p0 = reg_2904;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1844_p0 = reg_2898;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1844_p0 = reg_2805;
    end else begin
        grp_fu_1844_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1844_p1 = mul147_7_30_reg_6345_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1844_p1 = mul147_7_29_reg_6245_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1844_p1 = mul147_7_28_reg_6240_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1844_p1 = mul147_7_27_reg_6235_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1844_p1 = mul147_7_26_reg_6095_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1844_p1 = mul147_7_25_reg_6090_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1844_p1 = mul147_7_24_reg_5935_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1844_p1 = mul147_8_23_reg_5940_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1844_p1 = mul147_1_22_reg_5550_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1844_p1 = mul147_1_21_reg_5395_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1844_p1 = mul147_1_20_reg_5390_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1844_p1 = mul147_1_19_reg_5235_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1844_p1 = mul147_1_18_reg_5230_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1844_p1 = mul147_1_17_reg_5075_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1844_p1 = mul147_1_16_reg_5070_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1844_p1 = mul147_2_15_reg_4925_pp0_iter1_reg;
    end else begin
        grp_fu_1844_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1848_ce = 1'b1;
    end else begin
        grp_fu_1848_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1848_p0 = reg_3115;
    end else if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_1848_p0 = reg_3015;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1848_p0 = reg_3008;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1848_p0 = reg_2988;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_fu_1848_p0 = reg_2910;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1848_p0 = reg_2904;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1848_p0 = reg_2812;
    end else begin
        grp_fu_1848_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1848_p1 = mul147_8_30_reg_6355_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1848_p1 = mul147_8_29_reg_6350_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1848_p1 = mul147_8_28_reg_6255_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1848_p1 = mul147_8_27_reg_6250_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1848_p1 = mul147_8_26_reg_6105_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1848_p1 = mul147_8_25_reg_6100_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1848_p1 = mul147_8_24_reg_5945_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1848_p1 = mul147_9_23_reg_5955_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1848_p1 = mul147_2_22_reg_5560_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1848_p1 = mul147_2_21_reg_5405_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1848_p1 = mul147_2_20_reg_5400_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1848_p1 = mul147_2_19_reg_5245_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1848_p1 = mul147_2_18_reg_5240_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1848_p1 = mul147_2_17_reg_5085_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1848_p1 = mul147_2_16_reg_5080_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1848_p1 = mul147_3_15_reg_5090_pp0_iter1_reg;
    end else begin
        grp_fu_1848_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1852_ce = 1'b1;
    end else begin
        grp_fu_1852_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1852_p0 = reg_3120;
    end else if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_1852_p0 = reg_3022;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1852_p0 = reg_3015;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1852_p0 = reg_2958;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_fu_1852_p0 = reg_2916;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1852_p0 = reg_2910;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1852_p0 = reg_2819;
    end else begin
        grp_fu_1852_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1852_p1 = mul147_9_30_reg_6365_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1852_p1 = mul147_9_29_reg_6360_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1852_p1 = mul147_9_28_reg_6270_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1852_p1 = mul147_9_27_reg_6265_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1852_p1 = mul147_9_26_reg_6260_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1852_p1 = mul147_9_25_reg_6115_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1852_p1 = mul147_9_24_reg_6110_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1852_p1 = mul147_10_23_reg_5965_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1852_p1 = mul147_3_22_reg_5575_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1852_p1 = mul147_3_21_reg_5570_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1852_p1 = mul147_3_20_reg_5415_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1852_p1 = mul147_3_19_reg_5410_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1852_p1 = mul147_3_18_reg_5255_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1852_p1 = mul147_3_17_reg_5250_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1852_p1 = mul147_3_16_reg_5095_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1852_p1 = mul147_4_15_reg_5100_pp0_iter1_reg;
    end else begin
        grp_fu_1852_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1856_ce = 1'b1;
    end else begin
        grp_fu_1856_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1856_p0 = reg_3125;
    end else if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_1856_p0 = reg_3029;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1856_p0 = reg_3022;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1856_p0 = reg_2964;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_fu_1856_p0 = reg_2922;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1856_p0 = reg_2916;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1856_p0 = reg_2826;
    end else begin
        grp_fu_1856_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1856_p1 = mul147_10_30_reg_6380_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1856_p1 = mul147_10_29_reg_6375_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1856_p1 = mul147_10_28_reg_6370_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1856_p1 = mul147_10_27_reg_6280_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1856_p1 = mul147_10_26_reg_6275_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1856_p1 = mul147_10_25_reg_6125_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1856_p1 = mul147_10_24_reg_6120_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1856_p1 = mul147_11_23_reg_6130_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1856_p1 = mul147_4_22_reg_5585_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1856_p1 = mul147_4_21_reg_5580_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1856_p1 = mul147_4_20_reg_5425_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1856_p1 = mul147_4_19_reg_5420_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1856_p1 = mul147_4_18_reg_5265_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1856_p1 = mul147_4_17_reg_5260_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1856_p1 = mul147_4_16_reg_5105_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1856_p1 = mul147_5_15_reg_5115_pp0_iter1_reg;
    end else begin
        grp_fu_1856_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1860_ce = 1'b1;
    end else begin
        grp_fu_1860_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1860_p0 = reg_3130;
    end else if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_1860_p0 = reg_3036;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1860_p0 = reg_3029;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1860_p0 = reg_2970;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_fu_1860_p0 = reg_2928;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1860_p0 = reg_2922;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1860_p0 = reg_2833;
    end else begin
        grp_fu_1860_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1860_p1 = mul147_11_30_reg_6395_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1860_p1 = mul147_11_29_reg_6390_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1860_p1 = mul147_11_28_reg_6385_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1860_p1 = mul147_11_27_reg_6295_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1860_p1 = mul147_11_26_reg_6290_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1860_p1 = mul147_11_25_reg_6285_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1860_p1 = mul147_11_24_reg_6135_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1860_p1 = mul147_12_23_reg_6140_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1860_p1 = mul147_5_22_reg_5750_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1860_p1 = mul147_5_21_reg_5595_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1860_p1 = mul147_5_20_reg_5590_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1860_p1 = mul147_5_19_reg_5435_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1860_p1 = mul147_5_18_reg_5430_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1860_p1 = mul147_5_17_reg_5275_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1860_p1 = mul147_5_16_reg_5270_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1860_p1 = mul147_6_15_reg_5125_pp0_iter1_reg;
    end else begin
        grp_fu_1860_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1864_ce = 1'b1;
    end else begin
        grp_fu_1864_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1864_p0 = reg_3135;
    end else if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_1864_p0 = reg_3043;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1864_p0 = reg_3036;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1864_p0 = reg_2976;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_fu_1864_p0 = reg_2934;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1864_p0 = reg_2928;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1864_p0 = reg_2840;
    end else begin
        grp_fu_1864_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1864_p1 = mul147_12_30_reg_6415_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1864_p1 = mul147_12_29_reg_6410_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1864_p1 = mul147_12_28_reg_6405_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1864_p1 = mul147_12_27_reg_6400_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1864_p1 = mul147_12_26_reg_6305_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1864_p1 = mul147_12_25_reg_6300_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1864_p1 = mul147_12_24_reg_6145_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1864_p1 = mul147_13_23_reg_6155_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1864_p1 = mul147_6_22_reg_5760_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1864_p1 = mul147_6_21_reg_5605_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1864_p1 = mul147_6_20_reg_5600_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1864_p1 = mul147_6_19_reg_5445_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1864_p1 = mul147_6_18_reg_5440_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1864_p1 = mul147_6_17_reg_5285_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1864_p1 = mul147_6_16_reg_5280_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1864_p1 = mul147_7_15_reg_5290_pp0_iter1_reg;
    end else begin
        grp_fu_1864_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1868_ce = 1'b1;
    end else begin
        grp_fu_1868_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1868_p0 = reg_3140;
    end else if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_1868_p0 = reg_3050;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1868_p0 = reg_3043;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1868_p0 = reg_2982;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_fu_1868_p0 = reg_2940;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1868_p0 = reg_2934;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1868_p0 = reg_2847;
    end else begin
        grp_fu_1868_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1868_p1 = mul147_13_30_reg_6440_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1868_p1 = mul147_13_29_reg_6435_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1868_p1 = mul147_13_28_reg_6430_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1868_p1 = mul147_13_27_reg_6425_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1868_p1 = mul147_13_26_reg_6420_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1868_p1 = mul147_13_25_reg_6315_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1868_p1 = mul147_13_24_reg_6310_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1868_p1 = mul147_14_23_reg_6165_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1868_p1 = mul147_7_22_reg_5775_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1868_p1 = mul147_7_21_reg_5770_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1868_p1 = mul147_7_20_reg_5615_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1868_p1 = mul147_7_19_reg_5610_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1868_p1 = mul147_7_18_reg_5455_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1868_p1 = mul147_7_17_reg_5450_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1868_p1 = mul147_7_16_reg_5295_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1868_p1 = mul147_8_15_reg_5300_pp0_iter1_reg;
    end else begin
        grp_fu_1868_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1872_ce = 1'b1;
    end else begin
        grp_fu_1872_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1872_p0 = sum_1373_reg_6500;
    end else if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_1872_p0 = reg_3057;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1872_p0 = reg_3050;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1872_p0 = reg_2994;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_fu_1872_p0 = reg_2946;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1872_p0 = reg_2940;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1872_p0 = reg_2854;
    end else begin
        grp_fu_1872_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1872_p1 = mul147_14_30_reg_6465_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1872_p1 = mul147_14_29_reg_6460_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1872_p1 = mul147_14_28_reg_6455_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1872_p1 = mul147_14_27_reg_6450_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1872_p1 = mul147_14_26_reg_6445_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1872_p1 = mul147_14_25_reg_6325_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1872_p1 = mul147_14_24_reg_6320_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1872_p1 = mul147_15_22_reg_6175_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1872_p1 = mul147_8_22_reg_5785_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1872_p1 = mul147_8_21_reg_5780_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1872_p1 = mul147_8_20_reg_5625_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1872_p1 = mul147_8_19_reg_5620_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1872_p1 = mul147_8_18_reg_5465_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1872_p1 = mul147_8_17_reg_5460_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1872_p1 = mul147_8_16_reg_5305_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1872_p1 = mul147_9_15_reg_5315_pp0_iter1_reg;
    end else begin
        grp_fu_1872_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1876_ce = 1'b1;
    end else begin
        grp_fu_1876_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_1876_p0 = reg_3100;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1876_p0 = reg_3057;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_fu_1876_p0 = reg_2952;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_fu_1876_p0 = reg_2988;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1876_p0 = reg_2946;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1876_p0 = reg_2891;
    end else begin
        grp_fu_1876_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1876_p1 = mul147_15_30_reg_6495_pp0_iter4_reg;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1876_p1 = mul147_15_29_reg_6490_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1876_p1 = mul147_15_28_reg_6485_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1876_p1 = mul147_15_27_reg_6480_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1876_p1 = mul147_15_26_reg_6475_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1876_p1 = mul147_15_25_reg_6470_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1876_p1 = mul147_15_24_reg_6335_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1876_p1 = mul147_15_23_reg_6330_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1876_p1 = mul147_9_22_reg_5950_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1876_p1 = mul147_9_21_reg_5795_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1876_p1 = mul147_9_20_reg_5790_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1876_p1 = mul147_9_19_reg_5635_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1876_p1 = mul147_9_18_reg_5630_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1876_p1 = mul147_9_17_reg_5475_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1876_p1 = mul147_9_16_reg_5470_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1876_p1 = mul147_15_14_reg_5535_pp0_iter1_reg;
    end else begin
        grp_fu_1876_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1880_ce = 1'b1;
    end else begin
        grp_fu_1880_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)))) begin
        grp_fu_1880_p0 = a_57_reg_4166;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1880_p0 = a_56_reg_4150;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1880_p0 = a_54_reg_4116;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1880_p0 = a_52_reg_4078;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1880_p0 = a_50_reg_4038;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1880_p0 = a_48_reg_3998;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1880_p0 = a_46_reg_3958;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1880_p0 = a_44_reg_3918;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1880_p0 = a_42_reg_3878;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1880_p0 = a_40_reg_3838;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1880_p0 = a_38_reg_3798;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1880_p0 = a_36_reg_3758;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1880_p0 = a_34_reg_3718;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1880_p0 = a_32_reg_3678;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1880_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0;
    end else begin
        grp_fu_1880_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1880_p1 = 16'd12435;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1880_p1 = 16'd45359;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1880_p1 = 16'd13541;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1880_p1 = 16'd10597;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1880_p1 = 16'd11327;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1880_p1 = 16'd12528;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1880_p1 = 16'd44185;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1880_p1 = 16'd45716;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1880_p1 = 16'd14128;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1880_p1 = 16'd41241;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1880_p1 = 16'd38785;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1880_p1 = 16'd11580;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1880_p1 = 16'd41489;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1880_p1 = 16'd43520;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1880_p1 = 16'd13057;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1880_p1 = 16'd41249;
    end else begin
        grp_fu_1880_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1887_ce = 1'b1;
    end else begin
        grp_fu_1887_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)))) begin
        grp_fu_1887_p0 = a_57_reg_4166;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1887_p0 = a_55_reg_4134;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1887_p0 = a_53_reg_4097;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1887_p0 = a_51_reg_4058;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1887_p0 = a_49_reg_4018;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1887_p0 = a_47_reg_3978;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1887_p0 = a_45_reg_3938;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1887_p0 = a_43_reg_3898;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1887_p0 = a_41_reg_3858;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1887_p0 = a_39_reg_3818;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1887_p0 = a_37_reg_3778;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1887_p0 = a_35_reg_3738;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1887_p0 = a_33_reg_3698;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1887_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0;
    end else begin
        grp_fu_1887_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1887_p1 = 16'd45541;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1887_p1 = 16'd42259;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1887_p1 = 16'd12871;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1887_p1 = 16'd12038;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1887_p1 = 16'd9735;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1887_p1 = 16'd13400;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1887_p1 = 16'd40068;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1887_p1 = 16'd9441;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1887_p1 = 16'd46479;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1887_p1 = 16'd9269;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1887_p1 = 16'd40165;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1887_p1 = 16'd44916;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1887_p1 = 16'd13341;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1887_p1 = 16'd7570;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1887_p1 = 16'd42820;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1887_p1 = 16'd11572;
    end else begin
        grp_fu_1887_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1893_ce = 1'b1;
    end else begin
        grp_fu_1893_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)))) begin
        grp_fu_1893_p0 = a_56_reg_4150;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1893_p0 = a_55_reg_4134;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1893_p0 = a_53_reg_4097;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1893_p0 = a_51_reg_4058;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1893_p0 = a_49_reg_4018;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1893_p0 = a_47_reg_3978;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1893_p0 = a_45_reg_3938;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1893_p0 = a_43_reg_3898;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1893_p0 = a_41_reg_3858;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1893_p0 = a_39_reg_3818;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1893_p0 = a_37_reg_3778;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1893_p0 = a_35_reg_3738;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1893_p0 = a_33_reg_3698;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1893_p0 = a_31_reg_3659;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1893_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_q0;
    end else begin
        grp_fu_1893_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1893_p1 = 16'd46260;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1893_p1 = 16'd37205;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1893_p1 = 16'd42542;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1893_p1 = 16'd13878;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1893_p1 = 16'd11898;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1893_p1 = 16'd3625;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1893_p1 = 16'd6854;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1893_p1 = 16'd14449;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1893_p1 = 16'd8825;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1893_p1 = 16'd6239;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1893_p1 = 16'd13556;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1893_p1 = 16'd44079;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1893_p1 = 16'd35285;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1893_p1 = 16'd12292;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1893_p1 = 16'd41239;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1893_p1 = 16'd44095;
    end else begin
        grp_fu_1893_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1899_ce = 1'b1;
    end else begin
        grp_fu_1899_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)))) begin
        grp_fu_1899_p0 = a_57_reg_4166;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1899_p0 = a_56_reg_4150;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1899_p0 = a_54_reg_4116;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1899_p0 = a_52_reg_4078;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1899_p0 = a_50_reg_4038;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1899_p0 = a_48_reg_3998;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1899_p0 = a_46_reg_3958;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1899_p0 = a_44_reg_3918;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1899_p0 = a_42_reg_3878;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1899_p0 = a_40_reg_3838;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1899_p0 = a_38_reg_3798;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1899_p0 = a_36_reg_3758;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1899_p0 = a_34_reg_3718;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1899_p0 = a_32_reg_3678;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1899_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_q0;
    end else begin
        grp_fu_1899_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1899_p1 = 16'd14012;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1899_p1 = 16'd44065;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1899_p1 = 16'd13664;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1899_p1 = 16'd45552;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1899_p1 = 16'd46460;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1899_p1 = 16'd45299;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1899_p1 = 16'd44858;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1899_p1 = 16'd13359;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1899_p1 = 16'd13092;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1899_p1 = 16'd9768;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1899_p1 = 16'd5521;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1899_p1 = 16'd45227;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1899_p1 = 16'd12797;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1899_p1 = 16'd12116;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1899_p1 = 16'd44674;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1899_p1 = 16'd12712;
    end else begin
        grp_fu_1899_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1905_ce = 1'b1;
    end else begin
        grp_fu_1905_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)))) begin
        grp_fu_1905_p0 = a_56_reg_4150;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1905_p0 = a_55_reg_4134;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1905_p0 = a_53_reg_4097;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1905_p0 = a_51_reg_4058;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1905_p0 = a_49_reg_4018;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1905_p0 = a_47_reg_3978;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1905_p0 = a_45_reg_3938;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1905_p0 = a_43_reg_3898;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1905_p0 = a_41_reg_3858;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1905_p0 = a_39_reg_3818;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1905_p0 = a_37_reg_3778;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1905_p0 = a_35_reg_3738;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1905_p0 = a_33_reg_3698;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1905_p0 = a_31_reg_3659;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1905_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_q0;
    end else begin
        grp_fu_1905_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1905_p1 = 16'd15085;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1905_p1 = 16'd14384;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1905_p1 = 16'd41135;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1905_p1 = 16'd14699;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1905_p1 = 16'd46881;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1905_p1 = 16'd37990;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1905_p1 = 16'd14802;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1905_p1 = 16'd11413;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1905_p1 = 16'd39971;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1905_p1 = 16'd8143;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1905_p1 = 16'd43250;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1905_p1 = 16'd14083;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1905_p1 = 16'd38546;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1905_p1 = 16'd11806;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1905_p1 = 16'd46305;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1905_p1 = 16'd41993;
    end else begin
        grp_fu_1905_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1911_ce = 1'b1;
    end else begin
        grp_fu_1911_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)))) begin
        grp_fu_1911_p0 = a_57_reg_4166;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1911_p0 = a_56_reg_4150;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1911_p0 = a_54_reg_4116;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1911_p0 = a_52_reg_4078;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1911_p0 = a_50_reg_4038;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1911_p0 = a_48_reg_3998;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1911_p0 = a_46_reg_3958;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1911_p0 = a_44_reg_3918;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1911_p0 = a_42_reg_3878;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1911_p0 = a_40_reg_3838;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1911_p0 = a_38_reg_3798;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1911_p0 = a_36_reg_3758;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1911_p0 = a_34_reg_3718;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1911_p0 = a_32_reg_3678;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1911_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_q0;
    end else begin
        grp_fu_1911_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1911_p1 = 16'd45276;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1911_p1 = 16'd14061;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1911_p1 = 16'd45545;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1911_p1 = 16'd11753;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1911_p1 = 16'd44064;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1911_p1 = 16'd41450;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1911_p1 = 16'd12182;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1911_p1 = 16'd9860;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1911_p1 = 16'd11583;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1911_p1 = 16'd9765;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1911_p1 = 16'd7433;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1911_p1 = 16'd12317;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1911_p1 = 16'd43379;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1911_p1 = 16'd45764;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1911_p1 = 16'd46653;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1911_p1 = 16'd14822;
    end else begin
        grp_fu_1911_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1917_ce = 1'b1;
    end else begin
        grp_fu_1917_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)))) begin
        grp_fu_1917_p0 = a_55_reg_4134;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1917_p0 = a_54_reg_4116;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1917_p0 = a_52_reg_4078;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1917_p0 = a_50_reg_4038;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1917_p0 = a_48_reg_3998;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1917_p0 = a_46_reg_3958;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1917_p0 = a_44_reg_3918;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1917_p0 = a_42_reg_3878;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1917_p0 = a_40_reg_3838;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1917_p0 = a_38_reg_3798;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1917_p0 = a_36_reg_3758;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1917_p0 = a_34_reg_3718;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1917_p0 = a_32_reg_3678;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1917_p0 = a_30_reg_3640;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1917_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0;
    end else begin
        grp_fu_1917_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1917_p1 = 16'd45271;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1917_p1 = 16'd11442;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1917_p1 = 16'd46364;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1917_p1 = 16'd46738;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1917_p1 = 16'd45319;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1917_p1 = 16'd45018;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1917_p1 = 16'd46321;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1917_p1 = 16'd45084;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1917_p1 = 16'd7451;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1917_p1 = 16'd6638;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1917_p1 = 16'd13435;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1917_p1 = 16'd11273;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1917_p1 = 16'd46300;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1917_p1 = 16'd10956;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1917_p1 = 16'd14234;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1917_p1 = 16'd9664;
    end else begin
        grp_fu_1917_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1924_ce = 1'b1;
    end else begin
        grp_fu_1924_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)))) begin
        grp_fu_1924_p0 = a_56_reg_4150;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1924_p0 = a_55_reg_4134;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1924_p0 = a_53_reg_4097;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1924_p0 = a_51_reg_4058;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1924_p0 = a_49_reg_4018;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1924_p0 = a_47_reg_3978;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1924_p0 = a_45_reg_3938;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1924_p0 = a_43_reg_3898;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1924_p0 = a_41_reg_3858;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1924_p0 = a_39_reg_3818;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1924_p0 = a_37_reg_3778;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1924_p0 = a_35_reg_3738;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1924_p0 = a_33_reg_3698;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1924_p0 = a_31_reg_3659;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1924_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0;
    end else begin
        grp_fu_1924_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1924_p1 = 16'd43738;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1924_p1 = 16'd47315;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1924_p1 = 16'd13540;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1924_p1 = 16'd46932;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1924_p1 = 16'd10402;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1924_p1 = 16'd5603;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1924_p1 = 16'd14060;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1924_p1 = 16'd46705;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1924_p1 = 16'd8673;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1924_p1 = 16'd6124;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1924_p1 = 16'd13716;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1924_p1 = 16'd46991;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1924_p1 = 16'd37526;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1924_p1 = 16'd11459;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1924_p1 = 16'd47122;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1924_p1 = 16'd9752;
    end else begin
        grp_fu_1924_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1930_ce = 1'b1;
    end else begin
        grp_fu_1930_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)))) begin
        grp_fu_1930_p0 = a_57_reg_4166;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1930_p0 = a_54_reg_4116;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1930_p0 = a_52_reg_4078;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1930_p0 = a_50_reg_4038;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1930_p0 = a_48_reg_3998;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1930_p0 = a_46_reg_3958;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1930_p0 = a_44_reg_3918;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1930_p0 = a_42_reg_3878;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1930_p0 = a_40_reg_3838;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1930_p0 = a_38_reg_3798;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1930_p0 = a_36_reg_3758;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1930_p0 = a_34_reg_3718;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1930_p0 = a_32_reg_3678;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1930_p0 = a_29_reg_3622;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1930_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_q0;
    end else begin
        grp_fu_1930_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1930_p1 = 16'd11254;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1930_p1 = 16'd43293;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1930_p1 = 16'd12233;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1930_p1 = 16'd13316;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1930_p1 = 16'd11933;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1930_p1 = 16'd46194;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1930_p1 = 16'd46159;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1930_p1 = 16'd14385;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1930_p1 = 16'd41431;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1930_p1 = 16'd40624;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1930_p1 = 16'd46090;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1930_p1 = 16'd12656;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1930_p1 = 16'd13127;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1930_p1 = 16'd12143;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1930_p1 = 16'd43017;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1930_p1 = 16'd47674;
    end else begin
        grp_fu_1930_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1936_ce = 1'b1;
    end else begin
        grp_fu_1936_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)))) begin
        grp_fu_1936_p0 = a_55_reg_4134;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1936_p0 = a_53_reg_4097;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1936_p0 = a_51_reg_4058;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1936_p0 = a_49_reg_4018;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1936_p0 = a_47_reg_3978;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1936_p0 = a_45_reg_3938;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1936_p0 = a_43_reg_3898;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1936_p0 = a_41_reg_3858;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1936_p0 = a_39_reg_3818;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1936_p0 = a_37_reg_3778;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1936_p0 = a_35_reg_3738;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1936_p0 = a_33_reg_3698;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1936_p0 = a_30_reg_3640;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1936_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_q0;
    end else begin
        grp_fu_1936_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1936_p1 = 16'd44871;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1936_p1 = 16'd12780;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1936_p1 = 16'd43248;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1936_p1 = 16'd10453;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1936_p1 = 16'd11542;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1936_p1 = 16'd38682;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1936_p1 = 16'd13917;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1936_p1 = 16'd12534;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1936_p1 = 16'd8120;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1936_p1 = 16'd8560;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1936_p1 = 16'd42533;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1936_p1 = 16'd45266;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1936_p1 = 16'd41274;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1936_p1 = 16'd46604;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1936_p1 = 16'd13048;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1936_p1 = 16'd44864;
    end else begin
        grp_fu_1936_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1942_ce = 1'b1;
    end else begin
        grp_fu_1942_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)))) begin
        grp_fu_1942_p0 = a_56_reg_4150;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1942_p0 = a_53_reg_4097;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1942_p0 = a_51_reg_4058;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1942_p0 = a_49_reg_4018;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1942_p0 = a_47_reg_3978;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1942_p0 = a_45_reg_3938;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1942_p0 = a_43_reg_3898;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1942_p0 = a_41_reg_3858;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1942_p0 = a_39_reg_3818;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1942_p0 = a_37_reg_3778;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1942_p0 = a_35_reg_3738;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1942_p0 = a_33_reg_3698;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_1942_p0 = a_31_reg_3659;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1942_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_q0;
    end else begin
        grp_fu_1942_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1942_p1 = 16'd13543;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1942_p1 = 16'd12430;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1942_p1 = 16'd13476;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1942_p1 = 16'd12620;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1942_p1 = 16'd40018;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1942_p1 = 16'd13871;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1942_p1 = 16'd43640;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1942_p1 = 16'd40240;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1942_p1 = 16'd7054;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1942_p1 = 16'd11153;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1942_p1 = 16'd14208;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1942_p1 = 16'd6526;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1942_p1 = 16'd14187;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1942_p1 = 16'd45998;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1942_p1 = 16'd47783;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1942_p1 = 16'd12415;
    end else begin
        grp_fu_1942_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1948_ce = 1'b1;
    end else begin
        grp_fu_1948_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1948_p0 = a_57_reg_4166;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)))) begin
        grp_fu_1948_p0 = a_54_reg_4116;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1948_p0 = a_52_reg_4078;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1948_p0 = a_50_reg_4038;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1948_p0 = a_48_reg_3998;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1948_p0 = a_46_reg_3958;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1948_p0 = a_44_reg_3918;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1948_p0 = a_42_reg_3878;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1948_p0 = a_40_reg_3838;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1948_p0 = a_38_reg_3798;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1948_p0 = a_36_reg_3758;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1948_p0 = a_34_reg_3718;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1948_p0 = a_32_reg_3678;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1948_p0 = a_29_reg_3622;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1948_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0;
    end else begin
        grp_fu_1948_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1948_p1 = 16'd44993;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1948_p1 = 16'd14030;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1948_p1 = 16'd37363;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1948_p1 = 16'd45043;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1948_p1 = 16'd12130;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1948_p1 = 16'd44478;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1948_p1 = 16'd45349;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1948_p1 = 16'd9006;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1948_p1 = 16'd40966;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1948_p1 = 16'd35844;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1948_p1 = 16'd43168;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1948_p1 = 16'd11549;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1948_p1 = 16'd14140;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1948_p1 = 16'd14087;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1948_p1 = 16'd47248;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1948_p1 = 16'd41780;
    end else begin
        grp_fu_1948_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1955_ce = 1'b1;
    end else begin
        grp_fu_1955_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1955_p0 = a_54_reg_4116;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1955_p0 = a_55_reg_4134;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1955_p0 = a_53_reg_4097;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1955_p0 = a_51_reg_4058;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1955_p0 = a_49_reg_4018;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1955_p0 = a_47_reg_3978;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1955_p0 = a_45_reg_3938;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1955_p0 = a_43_reg_3898;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1955_p0 = a_41_reg_3858;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1955_p0 = a_39_reg_3818;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1955_p0 = a_37_reg_3778;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1955_p0 = a_35_reg_3738;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1955_p0 = a_33_reg_3698;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1955_p0 = a_31_reg_3659;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1955_p0 = a_30_reg_3640;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1955_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0;
    end else begin
        grp_fu_1955_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1955_p1 = 16'd11446;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1955_p1 = 16'd11534;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1955_p1 = 16'd10522;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1955_p1 = 16'd12604;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1955_p1 = 16'd39939;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1955_p1 = 16'd13487;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1955_p1 = 16'd10142;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1955_p1 = 16'd38660;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1955_p1 = 16'd39130;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1955_p1 = 16'd12466;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1955_p1 = 16'd12638;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1955_p1 = 16'd5629;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1955_p1 = 16'd47549;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1955_p1 = 16'd9978;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1955_p1 = 16'd46415;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1955_p1 = 16'd14922;
    end else begin
        grp_fu_1955_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1961_ce = 1'b1;
    end else begin
        grp_fu_1961_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1961_p0 = a_55_reg_4134;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1961_p0 = a_56_reg_4150;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1961_p0 = a_54_reg_4116;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1961_p0 = a_52_reg_4078;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1961_p0 = a_50_reg_4038;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1961_p0 = a_48_reg_3998;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1961_p0 = a_46_reg_3958;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1961_p0 = a_44_reg_3918;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1961_p0 = a_42_reg_3878;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1961_p0 = a_40_reg_3838;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1961_p0 = a_38_reg_3798;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1961_p0 = a_36_reg_3758;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1961_p0 = a_34_reg_3718;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1961_p0 = a_32_reg_3678;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1961_p0 = a_28_reg_3606;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1961_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_q0;
    end else begin
        grp_fu_1961_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1961_p1 = 16'd43742;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1961_p1 = 16'd45764;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1961_p1 = 16'd11654;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1961_p1 = 16'd45858;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1961_p1 = 16'd11877;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1961_p1 = 16'd12268;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1961_p1 = 16'd39402;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1961_p1 = 16'd46068;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1961_p1 = 16'd8088;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1961_p1 = 16'd2198;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1961_p1 = 16'd44838;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1961_p1 = 16'd43814;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1961_p1 = 16'd12584;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1961_p1 = 16'd10213;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1961_p1 = 16'd44566;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1961_p1 = 16'd12487;
    end else begin
        grp_fu_1961_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1967_ce = 1'b1;
    end else begin
        grp_fu_1967_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1967_p0 = a_56_reg_4150;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1967_p0 = a_54_reg_4116;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1967_p0 = a_52_reg_4078;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1967_p0 = a_50_reg_4038;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1967_p0 = a_48_reg_3998;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1967_p0 = a_46_reg_3958;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1967_p0 = a_44_reg_3918;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1967_p0 = a_42_reg_3878;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1967_p0 = a_40_reg_3838;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1967_p0 = a_38_reg_3798;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1967_p0 = a_36_reg_3758;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1967_p0 = a_34_reg_3718;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1967_p0 = a_32_reg_3678;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1967_p0 = a_30_reg_3640;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1967_p0 = a_29_reg_3622;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1967_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_q0;
    end else begin
        grp_fu_1967_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1967_p1 = 16'd13040;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1967_p1 = 16'd47416;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1967_p1 = 16'd10761;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1967_p1 = 16'd13726;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1967_p1 = 16'd46155;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1967_p1 = 16'd45409;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1967_p1 = 16'd45551;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1967_p1 = 16'd8444;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1967_p1 = 16'd4525;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1967_p1 = 16'd46096;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1967_p1 = 16'd12993;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1967_p1 = 16'd44857;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1967_p1 = 16'd45941;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1967_p1 = 16'd14451;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1967_p1 = 16'd46454;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1967_p1 = 16'd14524;
    end else begin
        grp_fu_1967_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1973_ce = 1'b1;
    end else begin
        grp_fu_1973_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1973_p0 = a_57_reg_4166;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1973_p0 = a_55_reg_4134;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1973_p0 = a_53_reg_4097;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1973_p0 = a_51_reg_4058;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1973_p0 = a_49_reg_4018;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1973_p0 = a_47_reg_3978;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1973_p0 = a_45_reg_3938;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1973_p0 = a_43_reg_3898;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1973_p0 = a_41_reg_3858;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1973_p0 = a_39_reg_3818;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1973_p0 = a_37_reg_3778;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1973_p0 = a_35_reg_3738;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1973_p0 = a_33_reg_3698;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1973_p0 = a_31_reg_3659;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1973_p0 = a_30_reg_3640;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1973_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_q0;
    end else begin
        grp_fu_1973_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1973_p1 = 16'd43887;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1973_p1 = 16'd42615;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1973_p1 = 16'd13587;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1973_p1 = 16'd10895;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1973_p1 = 16'd40104;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1973_p1 = 16'd14497;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1973_p1 = 16'd13952;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1973_p1 = 16'd7481;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1973_p1 = 16'd4358;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1973_p1 = 16'd41851;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1973_p1 = 16'd47391;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1973_p1 = 16'd39433;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1973_p1 = 16'd12914;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1973_p1 = 16'd14555;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1973_p1 = 16'd46682;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1973_p1 = 16'd46546;
    end else begin
        grp_fu_1973_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1979_ce = 1'b1;
    end else begin
        grp_fu_1979_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)))) begin
        grp_fu_1979_p0 = a_53_reg_4097;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1979_p0 = a_52_reg_4078;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1979_p0 = a_50_reg_4038;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1979_p0 = a_48_reg_3998;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1979_p0 = a_46_reg_3958;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1979_p0 = a_44_reg_3918;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1979_p0 = a_42_reg_3878;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1979_p0 = a_40_reg_3838;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1979_p0 = a_38_reg_3798;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1979_p0 = a_36_reg_3758;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1979_p0 = a_34_reg_3718;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1979_p0 = a_32_reg_3678;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1979_p0 = a_30_reg_3640;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1979_p0 = a_28_reg_3606;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1979_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0;
    end else begin
        grp_fu_1979_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1979_p1 = 16'd13317;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1979_p1 = 16'd14092;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1979_p1 = 16'd46188;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1979_p1 = 16'd47356;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1979_p1 = 16'd11657;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1979_p1 = 16'd10969;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1979_p1 = 16'd39144;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1979_p1 = 16'd9981;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1979_p1 = 16'd41061;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1979_p1 = 16'd14062;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1979_p1 = 16'd10381;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1979_p1 = 16'd13380;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1979_p1 = 16'd45596;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1979_p1 = 16'd12662;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1979_p1 = 16'd13368;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1979_p1 = 16'd10433;
    end else begin
        grp_fu_1979_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1986_ce = 1'b1;
    end else begin
        grp_fu_1986_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)))) begin
        grp_fu_1986_p0 = a_54_reg_4116;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1986_p0 = a_53_reg_4097;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1986_p0 = a_51_reg_4058;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1986_p0 = a_49_reg_4018;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1986_p0 = a_47_reg_3978;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1986_p0 = a_45_reg_3938;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1986_p0 = a_43_reg_3898;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1986_p0 = a_41_reg_3858;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1986_p0 = a_39_reg_3818;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1986_p0 = a_37_reg_3778;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1986_p0 = a_35_reg_3738;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1986_p0 = a_33_reg_3698;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1986_p0 = a_31_reg_3659;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1986_p0 = a_29_reg_3622;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1986_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0;
    end else begin
        grp_fu_1986_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1986_p1 = 16'd13651;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1986_p1 = 16'd12775;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1986_p1 = 16'd9874;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1986_p1 = 16'd5345;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1986_p1 = 16'd9617;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1986_p1 = 16'd14050;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1986_p1 = 16'd13006;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1986_p1 = 16'd7609;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1986_p1 = 16'd7824;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1986_p1 = 16'd13642;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1986_p1 = 16'd42992;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1986_p1 = 16'd8858;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1986_p1 = 16'd45618;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1986_p1 = 16'd14298;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1986_p1 = 16'd44040;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1986_p1 = 16'd44286;
    end else begin
        grp_fu_1986_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1992_ce = 1'b1;
    end else begin
        grp_fu_1992_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)))) begin
        grp_fu_1992_p0 = a_55_reg_4134;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1992_p0 = a_51_reg_4058;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1992_p0 = a_49_reg_4018;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1992_p0 = a_47_reg_3978;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1992_p0 = a_45_reg_3938;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1992_p0 = a_43_reg_3898;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1992_p0 = a_41_reg_3858;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1992_p0 = a_39_reg_3818;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1992_p0 = a_37_reg_3778;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1992_p0 = a_35_reg_3738;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1992_p0 = a_33_reg_3698;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1992_p0 = a_31_reg_3659;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1992_p0 = a_29_reg_3622;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1992_p0 = a_27_reg_3590;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1992_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_q0;
    end else begin
        grp_fu_1992_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1992_p1 = 16'd44659;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1992_p1 = 16'd11338;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1992_p1 = 16'd46097;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1992_p1 = 16'd7518;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1992_p1 = 16'd13637;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1992_p1 = 16'd45088;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1992_p1 = 16'd36699;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1992_p1 = 16'd41266;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1992_p1 = 16'd43973;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1992_p1 = 16'd11109;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1992_p1 = 16'd38649;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1992_p1 = 16'd11864;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1992_p1 = 16'd11353;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1992_p1 = 16'd46369;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1992_p1 = 16'd42367;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1992_p1 = 16'd45151;
    end else begin
        grp_fu_1992_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_1998_ce = 1'b1;
    end else begin
        grp_fu_1998_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1998_p0 = a_56_reg_4150;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1998_p0 = a_53_reg_4097;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1998_p0 = a_52_reg_4078;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1998_p0 = a_50_reg_4038;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1998_p0 = a_48_reg_3998;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1998_p0 = a_46_reg_3958;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1998_p0 = a_44_reg_3918;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1998_p0 = a_42_reg_3878;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1998_p0 = a_40_reg_3838;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1998_p0 = a_38_reg_3798;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1998_p0 = a_36_reg_3758;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1998_p0 = a_34_reg_3718;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1998_p0 = a_32_reg_3678;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1998_p0 = a_30_reg_3640;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1998_p0 = a_28_reg_3606;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1998_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_q0;
    end else begin
        grp_fu_1998_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1998_p1 = 16'd47317;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_1998_p1 = 16'd11502;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_1998_p1 = 16'd12192;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_1998_p1 = 16'd11935;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_1998_p1 = 16'd11506;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_1998_p1 = 16'd45058;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_1998_p1 = 16'd45047;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_1998_p1 = 16'd8925;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_1998_p1 = 16'd7476;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_1998_p1 = 16'd14561;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_1998_p1 = 16'd43796;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_1998_p1 = 16'd13369;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_1998_p1 = 16'd45129;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_1998_p1 = 16'd42331;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_1998_p1 = 16'd14396;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1998_p1 = 16'd12479;
    end else begin
        grp_fu_1998_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2004_ce = 1'b1;
    end else begin
        grp_fu_2004_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_2004_p0 = a_57_reg_4166;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_2004_p0 = a_54_reg_4116;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_2004_p0 = a_51_reg_4058;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_2004_p0 = a_49_reg_4018;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_2004_p0 = a_47_reg_3978;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_2004_p0 = a_45_reg_3938;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_2004_p0 = a_43_reg_3898;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_2004_p0 = a_41_reg_3858;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_2004_p0 = a_39_reg_3818;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_2004_p0 = a_37_reg_3778;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_2004_p0 = a_35_reg_3738;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_2004_p0 = a_33_reg_3698;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_2004_p0 = a_31_reg_3659;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_2004_p0 = a_29_reg_3622;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2004_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0;
    end else begin
        grp_fu_2004_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_2004_p1 = 16'd13328;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_2004_p1 = 16'd43632;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_2004_p1 = 16'd45196;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_2004_p1 = 16'd6024;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_2004_p1 = 16'd44251;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_2004_p1 = 16'd44245;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_2004_p1 = 16'd7163;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_2004_p1 = 16'd6170;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_2004_p1 = 16'd45014;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_2004_p1 = 16'd10797;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_2004_p1 = 16'd5300;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_2004_p1 = 16'd45608;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_2004_p1 = 16'd43436;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2004_p1 = 16'd44454;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2004_p1 = 16'd46120;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2004_p1 = 16'd42682;
    end else begin
        grp_fu_2004_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2011_ce = 1'b1;
    end else begin
        grp_fu_2011_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_2011_p0 = a_53_reg_4097;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)))) begin
        grp_fu_2011_p0 = a_52_reg_4078;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_2011_p0 = a_50_reg_4038;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_2011_p0 = a_48_reg_3998;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_2011_p0 = a_46_reg_3958;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_2011_p0 = a_44_reg_3918;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_2011_p0 = a_42_reg_3878;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_2011_p0 = a_40_reg_3838;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_2011_p0 = a_38_reg_3798;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_2011_p0 = a_36_reg_3758;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_2011_p0 = a_34_reg_3718;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_2011_p0 = a_32_reg_3678;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2011_p0 = a_30_reg_3640;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2011_p0 = a_27_reg_3590;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2011_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0;
    end else begin
        grp_fu_2011_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_2011_p1 = 16'd47140;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_2011_p1 = 16'd44161;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_2011_p1 = 16'd12675;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_2011_p1 = 16'd45539;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_2011_p1 = 16'd48096;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_2011_p1 = 16'd42877;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_2011_p1 = 16'd43870;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_2011_p1 = 16'd8965;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_2011_p1 = 16'd5519;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_2011_p1 = 16'd11650;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_2011_p1 = 16'd14309;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_2011_p1 = 16'd11649;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_2011_p1 = 16'd45118;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2011_p1 = 16'd43900;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2011_p1 = 16'd46641;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2011_p1 = 16'd47001;
    end else begin
        grp_fu_2011_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2017_ce = 1'b1;
    end else begin
        grp_fu_2017_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_2017_p0 = a_54_reg_4116;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_2017_p0 = a_53_reg_4097;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_2017_p0 = a_50_reg_4038;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_2017_p0 = a_48_reg_3998;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_2017_p0 = a_46_reg_3958;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_2017_p0 = a_44_reg_3918;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_2017_p0 = a_42_reg_3878;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_2017_p0 = a_40_reg_3838;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_2017_p0 = a_38_reg_3798;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_2017_p0 = a_36_reg_3758;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_2017_p0 = a_34_reg_3718;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_2017_p0 = a_32_reg_3678;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_2017_p0 = a_30_reg_3640;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_2017_p0 = a_28_reg_3606;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2017_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_q0;
    end else begin
        grp_fu_2017_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_2017_p1 = 16'd11297;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_2017_p1 = 16'd14668;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_2017_p1 = 16'd45469;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_2017_p1 = 16'd44525;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_2017_p1 = 16'd12247;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_2017_p1 = 16'd46714;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_2017_p1 = 16'd43127;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_2017_p1 = 16'd39772;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_2017_p1 = 16'd46414;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_2017_p1 = 16'd9603;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_2017_p1 = 16'd47590;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_2017_p1 = 16'd46049;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_2017_p1 = 16'd44812;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2017_p1 = 16'd13784;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2017_p1 = 16'd43549;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2017_p1 = 16'd13766;
    end else begin
        grp_fu_2017_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2023_ce = 1'b1;
    end else begin
        grp_fu_2023_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_2023_p0 = a_55_reg_4134;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_2023_p0 = a_54_reg_4116;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_2023_p0 = a_51_reg_4058;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_2023_p0 = a_49_reg_4018;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_2023_p0 = a_47_reg_3978;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_2023_p0 = a_45_reg_3938;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_2023_p0 = a_43_reg_3898;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_2023_p0 = a_41_reg_3858;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_2023_p0 = a_39_reg_3818;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_2023_p0 = a_37_reg_3778;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_2023_p0 = a_35_reg_3738;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_2023_p0 = a_33_reg_3698;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_2023_p0 = a_31_reg_3659;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2023_p0 = a_29_reg_3622;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2023_p0 = a_reg_3576;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2023_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0;
    end else begin
        grp_fu_2023_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_2023_p1 = 16'd11208;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_2023_p1 = 16'd45860;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_2023_p1 = 16'd13465;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_2023_p1 = 16'd38258;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_2023_p1 = 16'd12461;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_2023_p1 = 16'd46274;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_2023_p1 = 16'd8992;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_2023_p1 = 16'd8272;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_2023_p1 = 16'd44045;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_2023_p1 = 16'd10593;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_2023_p1 = 16'd39459;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_2023_p1 = 16'd12442;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_2023_p1 = 16'd45922;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2023_p1 = 16'd12735;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2023_p1 = 16'd8981;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2023_p1 = 16'd36037;
    end else begin
        grp_fu_2023_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2030_ce = 1'b1;
    end else begin
        grp_fu_2030_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_2030_p0 = a_56_reg_4150;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_2030_p0 = a_52_reg_4078;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_2030_p0 = a_50_reg_4038;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_2030_p0 = a_48_reg_3998;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_2030_p0 = a_46_reg_3958;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_2030_p0 = a_44_reg_3918;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_2030_p0 = a_42_reg_3878;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_2030_p0 = a_40_reg_3838;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_2030_p0 = a_38_reg_3798;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_2030_p0 = a_36_reg_3758;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_2030_p0 = a_34_reg_3718;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_2030_p0 = a_32_reg_3678;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_2030_p0 = a_30_reg_3640;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2030_p0 = a_28_reg_3606;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2030_p0 = a_27_reg_3590;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2030_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0;
    end else begin
        grp_fu_2030_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_2030_p1 = 16'd45094;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_2030_p1 = 16'd12404;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_2030_p1 = 16'd11994;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_2030_p1 = 16'd12343;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_2030_p1 = 16'd10823;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_2030_p1 = 16'd12342;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_2030_p1 = 16'd5560;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_2030_p1 = 16'd2534;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_2030_p1 = 16'd14299;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_2030_p1 = 16'd44881;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_2030_p1 = 16'd13989;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_2030_p1 = 16'd47057;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_2030_p1 = 16'd12208;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2030_p1 = 16'd40414;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2030_p1 = 16'd12558;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2030_p1 = 16'd45580;
    end else begin
        grp_fu_2030_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2036_ce = 1'b1;
    end else begin
        grp_fu_2036_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_2036_p0 = a_57_reg_4166;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_2036_p0 = a_53_reg_4097;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_2036_p0 = a_51_reg_4058;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_2036_p0 = a_49_reg_4018;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_2036_p0 = a_47_reg_3978;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_2036_p0 = a_45_reg_3938;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_2036_p0 = a_43_reg_3898;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_2036_p0 = a_41_reg_3858;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_2036_p0 = a_39_reg_3818;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_2036_p0 = a_37_reg_3778;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_2036_p0 = a_35_reg_3738;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_2036_p0 = a_33_reg_3698;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_2036_p0 = a_31_reg_3659;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2036_p0 = a_29_reg_3622;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2036_p0 = a_28_reg_3606;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2036_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_q0;
    end else begin
        grp_fu_2036_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_2036_p1 = 16'd44590;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_2036_p1 = 16'd45897;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_2036_p1 = 16'd14018;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_2036_p1 = 16'd7772;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_2036_p1 = 16'd47196;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_2036_p1 = 16'd45463;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_2036_p1 = 16'd41129;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_2036_p1 = 16'd39319;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_2036_p1 = 16'd45316;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_2036_p1 = 16'd46935;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_2036_p1 = 16'd35545;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_2036_p1 = 16'd12868;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_2036_p1 = 16'd47059;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2036_p1 = 16'd45477;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2036_p1 = 16'd44635;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2036_p1 = 16'd42974;
    end else begin
        grp_fu_2036_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2042_ce = 1'b1;
    end else begin
        grp_fu_2042_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_2042_p0 = a_52_reg_4078;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_2042_p0 = a_51_reg_4058;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_2042_p0 = a_49_reg_4018;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_2042_p0 = a_47_reg_3978;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_2042_p0 = a_45_reg_3938;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_2042_p0 = a_43_reg_3898;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_2042_p0 = a_41_reg_3858;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_2042_p0 = a_39_reg_3818;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_2042_p0 = a_37_reg_3778;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_2042_p0 = a_35_reg_3738;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_2042_p0 = a_33_reg_3698;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_2042_p0 = a_31_reg_3659;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_2042_p0 = a_29_reg_3622;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2042_p0 = a_27_reg_3590;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2042_p0 = a_reg_3576;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2042_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0;
    end else begin
        grp_fu_2042_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_2042_p1 = 16'd44654;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_2042_p1 = 16'd12990;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_2042_p1 = 16'd35873;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_2042_p1 = 16'd46226;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_2042_p1 = 16'd13342;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_2042_p1 = 16'd9512;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_2042_p1 = 16'd38998;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_2042_p1 = 16'd45542;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_2042_p1 = 16'd10270;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_2042_p1 = 16'd37906;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_2042_p1 = 16'd47021;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_2042_p1 = 16'd44870;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_2042_p1 = 16'd10281;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2042_p1 = 16'd46599;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2042_p1 = 16'd8843;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2042_p1 = 16'd2886;
    end else begin
        grp_fu_2042_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2049_ce = 1'b1;
    end else begin
        grp_fu_2049_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_2049_p0 = a_53_reg_4097;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_2049_p0 = a_52_reg_4078;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_2049_p0 = a_50_reg_4038;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_2049_p0 = a_48_reg_3998;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_2049_p0 = a_46_reg_3958;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_2049_p0 = a_44_reg_3918;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_2049_p0 = a_42_reg_3878;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_2049_p0 = a_40_reg_3838;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_2049_p0 = a_38_reg_3798;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_2049_p0 = a_36_reg_3758;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_2049_p0 = a_34_reg_3718;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_2049_p0 = a_32_reg_3678;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_2049_p0 = a_30_reg_3640;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2049_p0 = a_28_reg_3606;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2049_p0 = a_27_reg_3590;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2049_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0;
    end else begin
        grp_fu_2049_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_2049_p1 = 16'd14794;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_2049_p1 = 16'd9407;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_2049_p1 = 16'd12781;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_2049_p1 = 16'd12441;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_2049_p1 = 16'd12966;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_2049_p1 = 16'd41635;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_2049_p1 = 16'd41437;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_2049_p1 = 16'd36666;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_2049_p1 = 16'd14519;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_2049_p1 = 16'd44262;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_2049_p1 = 16'd46661;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_2049_p1 = 16'd12659;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_2049_p1 = 16'd12584;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2049_p1 = 16'd43674;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2049_p1 = 16'd45760;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2049_p1 = 16'd13814;
    end else begin
        grp_fu_2049_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2055_ce = 1'b1;
    end else begin
        grp_fu_2055_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_2055_p0 = a_54_reg_4116;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_2055_p0 = a_51_reg_4058;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_2055_p0 = a_49_reg_4018;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_2055_p0 = a_47_reg_3978;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_2055_p0 = a_45_reg_3938;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_2055_p0 = a_43_reg_3898;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_2055_p0 = a_41_reg_3858;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_2055_p0 = a_39_reg_3818;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_2055_p0 = a_37_reg_3778;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_2055_p0 = a_35_reg_3738;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_2055_p0 = a_33_reg_3698;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_2055_p0 = a_31_reg_3659;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_2055_p0 = a_29_reg_3622;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2055_p0 = a_27_reg_3590;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2055_p0 = a_reg_3576;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2055_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0;
    end else begin
        grp_fu_2055_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_2055_p1 = 16'd41775;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_2055_p1 = 16'd11611;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_2055_p1 = 16'd40208;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_2055_p1 = 16'd10256;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_2055_p1 = 16'd12626;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_2055_p1 = 16'd7338;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_2055_p1 = 16'd41149;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_2055_p1 = 16'd11265;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_2055_p1 = 16'd14020;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_2055_p1 = 16'd37985;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_2055_p1 = 16'd11430;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_2055_p1 = 16'd12877;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_2055_p1 = 16'd13234;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2055_p1 = 16'd46897;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2055_p1 = 16'd40508;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2055_p1 = 16'd43706;
    end else begin
        grp_fu_2055_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2062_ce = 1'b1;
    end else begin
        grp_fu_2062_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_2062_p0 = a_55_reg_4134;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_2062_p0 = a_52_reg_4078;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_2062_p0 = a_50_reg_4038;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_2062_p0 = a_48_reg_3998;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_2062_p0 = a_46_reg_3958;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_2062_p0 = a_44_reg_3918;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_2062_p0 = a_42_reg_3878;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_2062_p0 = a_40_reg_3838;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_2062_p0 = a_38_reg_3798;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_2062_p0 = a_36_reg_3758;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_2062_p0 = a_34_reg_3718;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_2062_p0 = a_32_reg_3678;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_2062_p0 = a_30_reg_3640;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2062_p0 = a_28_reg_3606;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2062_p0 = a_27_reg_3590;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2062_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_q0;
    end else begin
        grp_fu_2062_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_2062_p1 = 16'd42876;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_2062_p1 = 16'd42261;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_2062_p1 = 16'd11842;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_2062_p1 = 16'd44673;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_2062_p1 = 16'd45013;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_2062_p1 = 16'd12644;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_2062_p1 = 16'd8657;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_2062_p1 = 16'd37258;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_2062_p1 = 16'd9639;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_2062_p1 = 16'd11472;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_2062_p1 = 16'd42868;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_2062_p1 = 16'd48101;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_2062_p1 = 16'd47194;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2062_p1 = 16'd43453;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2062_p1 = 16'd14611;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2062_p1 = 16'd12056;
    end else begin
        grp_fu_2062_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2068_ce = 1'b1;
    end else begin
        grp_fu_2068_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_2068_p0 = a_56_reg_4150;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_2068_p0 = a_50_reg_4038;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_2068_p0 = a_48_reg_3998;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_2068_p0 = a_46_reg_3958;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_2068_p0 = a_44_reg_3918;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_2068_p0 = a_42_reg_3878;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_2068_p0 = a_40_reg_3838;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_2068_p0 = a_38_reg_3798;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_2068_p0 = a_36_reg_3758;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_2068_p0 = a_34_reg_3718;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_2068_p0 = a_32_reg_3678;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_2068_p0 = a_30_reg_3640;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_2068_p0 = a_28_reg_3606;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_2068_p0 = a_reg_3576;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2068_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0;
    end else begin
        grp_fu_2068_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_2068_p1 = 16'd46803;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_2068_p1 = 16'd10737;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_2068_p1 = 16'd13733;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_2068_p1 = 16'd10764;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_2068_p1 = 16'd13327;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_2068_p1 = 16'd40275;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_2068_p1 = 16'd39005;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_2068_p1 = 16'd46703;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_2068_p1 = 16'd46216;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_2068_p1 = 16'd13956;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_2068_p1 = 16'd47195;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_2068_p1 = 16'd13846;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_2068_p1 = 16'd46097;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2068_p1 = 16'd38118;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2068_p1 = 16'd42554;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2068_p1 = 16'd11185;
    end else begin
        grp_fu_2068_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2075_ce = 1'b1;
    end else begin
        grp_fu_2075_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_2075_p0 = a_57_reg_4166;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_2075_p0 = a_51_reg_4058;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_2075_p0 = a_49_reg_4018;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_2075_p0 = a_47_reg_3978;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_2075_p0 = a_45_reg_3938;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_2075_p0 = a_43_reg_3898;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_2075_p0 = a_41_reg_3858;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_2075_p0 = a_39_reg_3818;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_2075_p0 = a_37_reg_3778;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_2075_p0 = a_35_reg_3738;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_2075_p0 = a_33_reg_3698;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_2075_p0 = a_31_reg_3659;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_2075_p0 = a_29_reg_3622;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2075_p0 = a_27_reg_3590;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2075_p0 = a_reg_3576;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2075_p0 = enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_q0;
    end else begin
        grp_fu_2075_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_2075_p1 = 16'd12007;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_2075_p1 = 16'd45922;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_2075_p1 = 16'd38452;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_2075_p1 = 16'd10316;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_2075_p1 = 16'd46962;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_2075_p1 = 16'd8029;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_2075_p1 = 16'd35894;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_2075_p1 = 16'd45041;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_2075_p1 = 16'd46196;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_2075_p1 = 16'd4458;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_2075_p1 = 16'd45970;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_2075_p1 = 16'd42468;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_2075_p1 = 16'd45699;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2075_p1 = 16'd46172;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2075_p1 = 16'd40239;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2075_p1 = 16'd41768;
    end else begin
        grp_fu_2075_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_01001))) begin
        m_axi_gmem_out_WDATA = bitcast_ln164_15_fu_3382_p1;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001))) begin
        m_axi_gmem_out_WDATA = bitcast_ln164_14_fu_3378_p1;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        m_axi_gmem_out_WDATA = bitcast_ln164_13_fu_3373_p1;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_01001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0))) begin
        m_axi_gmem_out_WDATA = bitcast_ln164_12_fu_3368_p1;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_01001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0))) begin
        m_axi_gmem_out_WDATA = bitcast_ln164_11_fu_3363_p1;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_01001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0))) begin
        m_axi_gmem_out_WDATA = bitcast_ln164_10_fu_3358_p1;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_01001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0))) begin
        m_axi_gmem_out_WDATA = bitcast_ln164_9_fu_3353_p1;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_01001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0))) begin
        m_axi_gmem_out_WDATA = bitcast_ln164_8_fu_3348_p1;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_01001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0))) begin
        m_axi_gmem_out_WDATA = bitcast_ln164_7_fu_3343_p1;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_01001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0))) begin
        m_axi_gmem_out_WDATA = bitcast_ln164_6_fu_3338_p1;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_01001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0))) begin
        m_axi_gmem_out_WDATA = bitcast_ln164_5_fu_3334_p1;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_01001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0))) begin
        m_axi_gmem_out_WDATA = bitcast_ln164_4_fu_3330_p1;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_01001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0))) begin
        m_axi_gmem_out_WDATA = bitcast_ln164_3_fu_3326_p1;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_01001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0))) begin
        m_axi_gmem_out_WDATA = bitcast_ln164_2_fu_3322_p1;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_01001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0))) begin
        m_axi_gmem_out_WDATA = bitcast_ln164_1_fu_3317_p1;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_01001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0))) begin
        m_axi_gmem_out_WDATA = bitcast_ln164_fu_3312_p1;
    end else begin
        m_axi_gmem_out_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) 
    & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0)))) begin
        m_axi_gmem_out_WVALID = 1'b1;
    end else begin
        m_axi_gmem_out_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to5 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage3))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln161_1_fu_3173_p2 = (ap_sig_allocacmp_indvar_flatten12_load + 14'd1);

assign add_ln161_fu_3185_p2 = (ap_sig_allocacmp_oh_load + 7'd1);

assign add_ln162_fu_3285_p2 = (select_ln161_fu_3197_p3 + 7'd1);

assign add_ln172_fu_3243_p2 = (sub_ln172_fu_3233_p2 + zext_ln172_1_fu_3239_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_gmem_out_WREADY == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_gmem_out_WREADY == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state75_io));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state75_io));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state76_io));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state76_io));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state77_io));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state77_io));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state78_io));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state78_io));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state79_io));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state79_io));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state80_io));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state80_io));
end

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((m_axi_gmem_out_WREADY == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((m_axi_gmem_out_WREADY == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((m_axi_gmem_out_WREADY == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((m_axi_gmem_out_WREADY == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state68_io));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state68_io));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state69_io));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state69_io));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state70_io));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state70_io));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state71_io));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state71_io));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state72_io));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state72_io));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state73_io));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state73_io));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state74_io));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state74_io));
end

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage12_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage13_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage14_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage15_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage8_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage9_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage10_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage11_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage12_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage13_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage14_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage15_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state68_io = ((m_axi_gmem_out_WREADY == 1'b0) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0));
end

assign ap_block_state68_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state69_io = ((m_axi_gmem_out_WREADY == 1'b0) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0));
end

assign ap_block_state69_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state70_io = ((m_axi_gmem_out_WREADY == 1'b0) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0));
end

assign ap_block_state70_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state71_io = ((m_axi_gmem_out_WREADY == 1'b0) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0));
end

assign ap_block_state71_pp0_stage6_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state72_io = ((m_axi_gmem_out_WREADY == 1'b0) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0));
end

assign ap_block_state72_pp0_stage7_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state73_io = ((m_axi_gmem_out_WREADY == 1'b0) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0));
end

assign ap_block_state73_pp0_stage8_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state74_io = ((m_axi_gmem_out_WREADY == 1'b0) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0));
end

assign ap_block_state74_pp0_stage9_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state75_io = ((m_axi_gmem_out_WREADY == 1'b0) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0));
end

assign ap_block_state75_pp0_stage10_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state76_io = ((m_axi_gmem_out_WREADY == 1'b0) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0));
end

assign ap_block_state76_pp0_stage11_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state77_io = ((m_axi_gmem_out_WREADY == 1'b0) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0));
end

assign ap_block_state77_pp0_stage12_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state78_io = ((m_axi_gmem_out_WREADY == 1'b0) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0));
end

assign ap_block_state78_pp0_stage13_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state79_io = ((m_axi_gmem_out_WREADY == 1'b0) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0));
end

assign ap_block_state79_pp0_stage14_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state80_io = ((m_axi_gmem_out_WREADY == 1'b0) & (icmp_ln161_reg_3412_pp0_iter4_reg == 1'd0));
end

assign ap_block_state80_pp0_stage15_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage15;

assign bitcast_ln164_10_fu_3358_p1 = reg_3125;

assign bitcast_ln164_11_fu_3363_p1 = reg_3130;

assign bitcast_ln164_12_fu_3368_p1 = reg_3135;

assign bitcast_ln164_13_fu_3373_p1 = reg_3140;

assign bitcast_ln164_14_fu_3378_p1 = sum_1374_reg_6525;

assign bitcast_ln164_15_fu_3382_p1 = sum_1406_reg_6549;

assign bitcast_ln164_1_fu_3317_p1 = reg_3070;

assign bitcast_ln164_2_fu_3322_p1 = sum_990_reg_6505;

assign bitcast_ln164_3_fu_3326_p1 = sum_1022_reg_6510;

assign bitcast_ln164_4_fu_3330_p1 = sum_1054_reg_6515;

assign bitcast_ln164_5_fu_3334_p1 = sum_1086_reg_6520;

assign bitcast_ln164_6_fu_3338_p1 = reg_3105;

assign bitcast_ln164_7_fu_3343_p1 = reg_3110;

assign bitcast_ln164_8_fu_3348_p1 = reg_3115;

assign bitcast_ln164_9_fu_3353_p1 = reg_3120;

assign bitcast_ln164_fu_3312_p1 = reg_3064;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_10_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_11_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_12_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_13_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_14_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_15_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_16_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_17_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_18_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_19_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_1_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_20_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_21_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_22_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_23_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_24_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_25_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_26_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_27_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_28_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_29_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_2_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_30_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_31_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_3_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_4_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_5_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_6_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_7_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_8_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_9_address0 = zext_ln172_2_fu_3249_p1;

assign enc1_ir0_half_112_32_half_112_16_half_3_1_32_half_hal_address0 = zext_ln172_2_fu_3249_p1;

assign grp_fu_1438_p_ce = grp_fu_1736_ce;

assign grp_fu_1438_p_din0 = grp_fu_1736_p0;

assign grp_fu_1438_p_din1 = grp_fu_1736_p1;

assign grp_fu_1442_p_ce = grp_fu_1741_ce;

assign grp_fu_1442_p_din0 = grp_fu_1741_p0;

assign grp_fu_1442_p_din1 = grp_fu_1741_p1;

assign grp_fu_1446_p_ce = grp_fu_1746_ce;

assign grp_fu_1446_p_din0 = grp_fu_1746_p0;

assign grp_fu_1446_p_din1 = grp_fu_1746_p1;

assign grp_fu_1450_p_ce = grp_fu_1751_ce;

assign grp_fu_1450_p_din0 = grp_fu_1751_p0;

assign grp_fu_1450_p_din1 = grp_fu_1751_p1;

assign grp_fu_1454_p_ce = grp_fu_1756_ce;

assign grp_fu_1454_p_din0 = grp_fu_1756_p0;

assign grp_fu_1454_p_din1 = grp_fu_1756_p1;

assign grp_fu_1458_p_ce = grp_fu_1761_ce;

assign grp_fu_1458_p_din0 = grp_fu_1761_p0;

assign grp_fu_1458_p_din1 = grp_fu_1761_p1;

assign grp_fu_1462_p_ce = grp_fu_1766_ce;

assign grp_fu_1462_p_din0 = grp_fu_1766_p0;

assign grp_fu_1462_p_din1 = grp_fu_1766_p1;

assign grp_fu_1466_p_ce = grp_fu_1771_ce;

assign grp_fu_1466_p_din0 = grp_fu_1771_p0;

assign grp_fu_1466_p_din1 = grp_fu_1771_p1;

assign grp_fu_1470_p_ce = grp_fu_1776_ce;

assign grp_fu_1470_p_din0 = grp_fu_1776_p0;

assign grp_fu_1470_p_din1 = grp_fu_1776_p1;

assign grp_fu_1474_p_ce = grp_fu_1781_ce;

assign grp_fu_1474_p_din0 = grp_fu_1781_p0;

assign grp_fu_1474_p_din1 = grp_fu_1781_p1;

assign grp_fu_1478_p_ce = grp_fu_1791_ce;

assign grp_fu_1478_p_din0 = grp_fu_1791_p0;

assign grp_fu_1478_p_din1 = grp_fu_1791_p1;

assign grp_fu_1482_p_ce = grp_fu_1796_ce;

assign grp_fu_1482_p_din0 = grp_fu_1796_p0;

assign grp_fu_1482_p_din1 = grp_fu_1796_p1;

assign grp_fu_1486_p_ce = grp_fu_1800_ce;

assign grp_fu_1486_p_din0 = grp_fu_1800_p0;

assign grp_fu_1486_p_din1 = grp_fu_1800_p1;

assign grp_fu_1490_p_ce = grp_fu_1804_ce;

assign grp_fu_1490_p_din0 = grp_fu_1804_p0;

assign grp_fu_1490_p_din1 = grp_fu_1804_p1;

assign grp_fu_1494_p_ce = grp_fu_1808_ce;

assign grp_fu_1494_p_din0 = grp_fu_1808_p0;

assign grp_fu_1494_p_din1 = grp_fu_1808_p1;

assign grp_fu_1498_p_ce = grp_fu_1812_ce;

assign grp_fu_1498_p_din0 = grp_fu_1812_p0;

assign grp_fu_1498_p_din1 = grp_fu_1812_p1;

assign grp_fu_1502_p_ce = grp_fu_1816_ce;

assign grp_fu_1502_p_din0 = grp_fu_1816_p0;

assign grp_fu_1502_p_din1 = grp_fu_1816_p1;

assign grp_fu_1506_p_ce = grp_fu_1820_ce;

assign grp_fu_1506_p_din0 = grp_fu_1820_p0;

assign grp_fu_1506_p_din1 = grp_fu_1820_p1;

assign grp_fu_1510_p_ce = grp_fu_1824_ce;

assign grp_fu_1510_p_din0 = grp_fu_1824_p0;

assign grp_fu_1510_p_din1 = grp_fu_1824_p1;

assign grp_fu_1514_p_ce = grp_fu_1828_ce;

assign grp_fu_1514_p_din0 = grp_fu_1828_p0;

assign grp_fu_1514_p_din1 = grp_fu_1828_p1;

assign grp_fu_1518_p_ce = grp_fu_1832_ce;

assign grp_fu_1518_p_din0 = grp_fu_1832_p0;

assign grp_fu_1518_p_din1 = grp_fu_1832_p1;

assign grp_fu_1522_p_ce = grp_fu_1836_ce;

assign grp_fu_1522_p_din0 = grp_fu_1836_p0;

assign grp_fu_1522_p_din1 = grp_fu_1836_p1;

assign grp_fu_1526_p_ce = grp_fu_1840_ce;

assign grp_fu_1526_p_din0 = grp_fu_1840_p0;

assign grp_fu_1526_p_din1 = grp_fu_1840_p1;

assign grp_fu_1530_p_ce = grp_fu_1844_ce;

assign grp_fu_1530_p_din0 = grp_fu_1844_p0;

assign grp_fu_1530_p_din1 = grp_fu_1844_p1;

assign grp_fu_1534_p_ce = grp_fu_1848_ce;

assign grp_fu_1534_p_din0 = grp_fu_1848_p0;

assign grp_fu_1534_p_din1 = grp_fu_1848_p1;

assign grp_fu_1538_p_ce = grp_fu_1852_ce;

assign grp_fu_1538_p_din0 = grp_fu_1852_p0;

assign grp_fu_1538_p_din1 = grp_fu_1852_p1;

assign grp_fu_1542_p_ce = grp_fu_1856_ce;

assign grp_fu_1542_p_din0 = grp_fu_1856_p0;

assign grp_fu_1542_p_din1 = grp_fu_1856_p1;

assign grp_fu_1546_p_ce = grp_fu_1860_ce;

assign grp_fu_1546_p_din0 = grp_fu_1860_p0;

assign grp_fu_1546_p_din1 = grp_fu_1860_p1;

assign grp_fu_1550_p_ce = grp_fu_1864_ce;

assign grp_fu_1550_p_din0 = grp_fu_1864_p0;

assign grp_fu_1550_p_din1 = grp_fu_1864_p1;

assign grp_fu_1554_p_ce = grp_fu_1880_ce;

assign grp_fu_1554_p_din0 = grp_fu_1880_p0;

assign grp_fu_1554_p_din1 = grp_fu_1880_p1;

assign grp_fu_1558_p_ce = grp_fu_1887_ce;

assign grp_fu_1558_p_din0 = grp_fu_1887_p0;

assign grp_fu_1558_p_din1 = grp_fu_1887_p1;

assign grp_fu_1562_p_ce = grp_fu_1893_ce;

assign grp_fu_1562_p_din0 = grp_fu_1893_p0;

assign grp_fu_1562_p_din1 = grp_fu_1893_p1;

assign grp_fu_1566_p_ce = grp_fu_1899_ce;

assign grp_fu_1566_p_din0 = grp_fu_1899_p0;

assign grp_fu_1566_p_din1 = grp_fu_1899_p1;

assign grp_fu_1570_p_ce = grp_fu_1905_ce;

assign grp_fu_1570_p_din0 = grp_fu_1905_p0;

assign grp_fu_1570_p_din1 = grp_fu_1905_p1;

assign grp_fu_1574_p_ce = grp_fu_1911_ce;

assign grp_fu_1574_p_din0 = grp_fu_1911_p0;

assign grp_fu_1574_p_din1 = grp_fu_1911_p1;

assign grp_fu_1578_p_ce = grp_fu_1917_ce;

assign grp_fu_1578_p_din0 = grp_fu_1917_p0;

assign grp_fu_1578_p_din1 = grp_fu_1917_p1;

assign grp_fu_1582_p_ce = grp_fu_1924_ce;

assign grp_fu_1582_p_din0 = grp_fu_1924_p0;

assign grp_fu_1582_p_din1 = grp_fu_1924_p1;

assign grp_fu_1586_p_ce = grp_fu_1930_ce;

assign grp_fu_1586_p_din0 = grp_fu_1930_p0;

assign grp_fu_1586_p_din1 = grp_fu_1930_p1;

assign grp_fu_1590_p_ce = grp_fu_1936_ce;

assign grp_fu_1590_p_din0 = grp_fu_1936_p0;

assign grp_fu_1590_p_din1 = grp_fu_1936_p1;

assign grp_fu_1594_p_ce = grp_fu_1942_ce;

assign grp_fu_1594_p_din0 = grp_fu_1942_p0;

assign grp_fu_1594_p_din1 = grp_fu_1942_p1;

assign grp_fu_1598_p_ce = grp_fu_1948_ce;

assign grp_fu_1598_p_din0 = grp_fu_1948_p0;

assign grp_fu_1598_p_din1 = grp_fu_1948_p1;

assign grp_fu_1602_p_ce = grp_fu_1955_ce;

assign grp_fu_1602_p_din0 = grp_fu_1955_p0;

assign grp_fu_1602_p_din1 = grp_fu_1955_p1;

assign grp_fu_1606_p_ce = grp_fu_1961_ce;

assign grp_fu_1606_p_din0 = grp_fu_1961_p0;

assign grp_fu_1606_p_din1 = grp_fu_1961_p1;

assign grp_fu_1610_p_ce = grp_fu_1967_ce;

assign grp_fu_1610_p_din0 = grp_fu_1967_p0;

assign grp_fu_1610_p_din1 = grp_fu_1967_p1;

assign grp_fu_1614_p_ce = grp_fu_1973_ce;

assign grp_fu_1614_p_din0 = grp_fu_1973_p0;

assign grp_fu_1614_p_din1 = grp_fu_1973_p1;

assign grp_fu_1618_p_ce = grp_fu_1979_ce;

assign grp_fu_1618_p_din0 = grp_fu_1979_p0;

assign grp_fu_1618_p_din1 = grp_fu_1979_p1;

assign grp_fu_1622_p_ce = grp_fu_1986_ce;

assign grp_fu_1622_p_din0 = grp_fu_1986_p0;

assign grp_fu_1622_p_din1 = grp_fu_1986_p1;

assign grp_fu_1626_p_ce = grp_fu_1992_ce;

assign grp_fu_1626_p_din0 = grp_fu_1992_p0;

assign grp_fu_1626_p_din1 = grp_fu_1992_p1;

assign grp_fu_1630_p_ce = grp_fu_1998_ce;

assign grp_fu_1630_p_din0 = grp_fu_1998_p0;

assign grp_fu_1630_p_din1 = grp_fu_1998_p1;

assign grp_fu_1634_p_ce = grp_fu_2004_ce;

assign grp_fu_1634_p_din0 = grp_fu_2004_p0;

assign grp_fu_1634_p_din1 = grp_fu_2004_p1;

assign grp_fu_1638_p_ce = grp_fu_2011_ce;

assign grp_fu_1638_p_din0 = grp_fu_2011_p0;

assign grp_fu_1638_p_din1 = grp_fu_2011_p1;

assign grp_fu_1642_p_ce = grp_fu_2017_ce;

assign grp_fu_1642_p_din0 = grp_fu_2017_p0;

assign grp_fu_1642_p_din1 = grp_fu_2017_p1;

assign grp_fu_1646_p_ce = grp_fu_2023_ce;

assign grp_fu_1646_p_din0 = grp_fu_2023_p0;

assign grp_fu_1646_p_din1 = grp_fu_2023_p1;

assign grp_fu_1650_p_ce = grp_fu_2030_ce;

assign grp_fu_1650_p_din0 = grp_fu_2030_p0;

assign grp_fu_1650_p_din1 = grp_fu_2030_p1;

assign grp_fu_1654_p_ce = grp_fu_2036_ce;

assign grp_fu_1654_p_din0 = grp_fu_2036_p0;

assign grp_fu_1654_p_din1 = grp_fu_2036_p1;

assign grp_fu_1658_p_ce = grp_fu_2042_ce;

assign grp_fu_1658_p_din0 = grp_fu_2042_p0;

assign grp_fu_1658_p_din1 = grp_fu_2042_p1;

assign grp_fu_1662_p_ce = grp_fu_2049_ce;

assign grp_fu_1662_p_din0 = grp_fu_2049_p0;

assign grp_fu_1662_p_din1 = grp_fu_2049_p1;

assign grp_fu_1666_p_ce = grp_fu_2055_ce;

assign grp_fu_1666_p_din0 = grp_fu_2055_p0;

assign grp_fu_1666_p_din1 = grp_fu_2055_p1;

assign grp_fu_1670_p_ce = grp_fu_1868_ce;

assign grp_fu_1670_p_din0 = grp_fu_1868_p0;

assign grp_fu_1670_p_din1 = grp_fu_1868_p1;

assign grp_fu_1674_p_ce = grp_fu_1872_ce;

assign grp_fu_1674_p_din0 = grp_fu_1872_p0;

assign grp_fu_1674_p_din1 = grp_fu_1872_p1;

assign grp_fu_1678_p_ce = grp_fu_1876_ce;

assign grp_fu_1678_p_din0 = grp_fu_1876_p0;

assign grp_fu_1678_p_din1 = grp_fu_1876_p1;

assign grp_fu_1682_p_ce = grp_fu_2062_ce;

assign grp_fu_1682_p_din0 = grp_fu_2062_p0;

assign grp_fu_1682_p_din1 = grp_fu_2062_p1;

assign grp_fu_1686_p_ce = grp_fu_2068_ce;

assign grp_fu_1686_p_din0 = grp_fu_2068_p0;

assign grp_fu_1686_p_din1 = grp_fu_2068_p1;

assign grp_fu_1690_p_ce = grp_fu_2075_ce;

assign grp_fu_1690_p_din0 = grp_fu_2075_p0;

assign grp_fu_1690_p_din1 = grp_fu_2075_p1;

assign icmp_ln161_fu_3167_p2 = ((ap_sig_allocacmp_indvar_flatten12_load == 14'd12544) ? 1'b1 : 1'b0);

assign icmp_ln162_fu_3191_p2 = ((ap_sig_allocacmp_ow_load == 7'd112) ? 1'b1 : 1'b0);

assign m_axi_gmem_out_ARADDR = 64'd0;

assign m_axi_gmem_out_ARBURST = 2'd0;

assign m_axi_gmem_out_ARCACHE = 4'd0;

assign m_axi_gmem_out_ARID = 1'd0;

assign m_axi_gmem_out_ARLEN = 32'd0;

assign m_axi_gmem_out_ARLOCK = 2'd0;

assign m_axi_gmem_out_ARPROT = 3'd0;

assign m_axi_gmem_out_ARQOS = 4'd0;

assign m_axi_gmem_out_ARREGION = 4'd0;

assign m_axi_gmem_out_ARSIZE = 3'd0;

assign m_axi_gmem_out_ARUSER = 1'd0;

assign m_axi_gmem_out_ARVALID = 1'b0;

assign m_axi_gmem_out_AWADDR = 64'd0;

assign m_axi_gmem_out_AWBURST = 2'd0;

assign m_axi_gmem_out_AWCACHE = 4'd0;

assign m_axi_gmem_out_AWID = 1'd0;

assign m_axi_gmem_out_AWLEN = 32'd0;

assign m_axi_gmem_out_AWLOCK = 2'd0;

assign m_axi_gmem_out_AWPROT = 3'd0;

assign m_axi_gmem_out_AWQOS = 4'd0;

assign m_axi_gmem_out_AWREGION = 4'd0;

assign m_axi_gmem_out_AWSIZE = 3'd0;

assign m_axi_gmem_out_AWUSER = 1'd0;

assign m_axi_gmem_out_AWVALID = 1'b0;

assign m_axi_gmem_out_BREADY = 1'b0;

assign m_axi_gmem_out_RREADY = 1'b0;

assign m_axi_gmem_out_WID = 1'd0;

assign m_axi_gmem_out_WLAST = 1'b0;

assign m_axi_gmem_out_WSTRB = 2'd3;

assign m_axi_gmem_out_WUSER = 1'd0;

assign select_ln161_1_fu_3205_p3 = ((icmp_ln162_fu_3191_p2[0:0] == 1'b1) ? add_ln161_fu_3185_p2 : ap_sig_allocacmp_oh_load);

assign select_ln161_fu_3197_p3 = ((icmp_ln162_fu_3191_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_ow_load);

assign sub_ln172_fu_3233_p2 = (tmp_s_fu_3213_p3 - zext_ln172_fu_3229_p1);

assign tmp_107_fu_3221_p3 = {{select_ln161_1_fu_3205_p3}, {4'd0}};

assign tmp_s_fu_3213_p3 = {{select_ln161_1_fu_3205_p3}, {7'd0}};

assign zext_ln172_1_fu_3239_p1 = select_ln161_fu_3197_p3;

assign zext_ln172_2_fu_3249_p1 = add_ln172_fu_3243_p2;

assign zext_ln172_fu_3229_p1 = tmp_107_fu_3221_p3;

endmodule //lane_seg_top_enc1_ir0_Pipeline_VITIS_LOOP_161_6_VITIS_LOOP_162_7
