// Seed: 3118550286
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7 = id_6;
  always @(*) begin
    id_4 = id_2;
  end
endmodule
module module_1 (
    input  wire id_0,
    input  tri  id_1,
    output wand id_2,
    input  wor  id_3,
    output tri1 id_4
);
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6
  );
endmodule
