$date
	Mon Jun 10 15:58:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pc_tb $end
$scope module p $end
$var wire 16 ! bra_add [15:0] $end
$var wire 1 " branch $end
$var wire 1 # clk $end
$var wire 1 $ increment $end
$var wire 1 % rst $end
$var reg 16 & address [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
x%
1$
0#
x"
bx !
$end
#5
1#
#10
b1111111111001010 &
0#
1%
#15
1#
#20
0#
#25
1#
#30
0#
0%
#35
b1111111111001011 &
1#
#40
0#
#45
b1111111111001100 &
1#
#50
0#
#55
b1111111111001101 &
1#
#60
0#
#65
b1111111111001110 &
1#
#70
0#
b11010100100100 !
1"
#75
b11010100100100 &
1#
#80
0#
#85
1#
#90
0#
0"
#95
b11010100100101 &
1#
#100
0#
#105
b11010100100110 &
1#
#110
0#
#115
b11010100100111 &
1#
#120
0#
#125
b11010100101000 &
1#
#130
0#
0$
#135
1#
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
#165
1#
#170
0#
#175
1#
#180
0#
