# Reversible 4-bit Squarer

This project implements a reversible 4-bit squarer using reversible logic gates.
The design uses reversible partial product generation and a structured
summation network to manage garbage outputs.

## Folder Structure
- src/ : RTL design files
- tb/  : Testbench files

## Tools
- Simulated using AMD Vivado

