    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc

; I2C_bI2C_UDB
I2C_bI2C_UDB_AsyncCtl_CtrlReg__0__MASK EQU 0x01
I2C_bI2C_UDB_AsyncCtl_CtrlReg__0__POS EQU 0
I2C_bI2C_UDB_AsyncCtl_CtrlReg__1__MASK EQU 0x02
I2C_bI2C_UDB_AsyncCtl_CtrlReg__1__POS EQU 1
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_ACTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_CTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_CTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_CTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_CTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_MSK
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_MSK
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_MSK
I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_MSK
I2C_bI2C_UDB_AsyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_bI2C_UDB_AsyncCtl_CtrlReg__2__POS EQU 2
I2C_bI2C_UDB_AsyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_bI2C_UDB_AsyncCtl_CtrlReg__4__POS EQU 4
I2C_bI2C_UDB_AsyncCtl_CtrlReg__5__MASK EQU 0x20
I2C_bI2C_UDB_AsyncCtl_CtrlReg__5__POS EQU 5
I2C_bI2C_UDB_AsyncCtl_CtrlReg__6__MASK EQU 0x40
I2C_bI2C_UDB_AsyncCtl_CtrlReg__6__POS EQU 6
I2C_bI2C_UDB_AsyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYDEV_UWRK_UWRK8_B0_UDB08_ACTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__CONTROL_REG EQU CYDEV_UWRK_UWRK8_B0_UDB08_CTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__CONTROL_ST_REG EQU CYDEV_UWRK_UWRK16_CAT_B0_UDB08_ST_CTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__COUNT_REG EQU CYDEV_UWRK_UWRK8_B0_UDB08_CTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__COUNT_ST_REG EQU CYDEV_UWRK_UWRK16_CAT_B0_UDB08_ST_CTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__MASK EQU 0x77
I2C_bI2C_UDB_AsyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYDEV_UWRK_UWRK16_CAT_B0_UDB08_MSK_ACTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYDEV_UWRK_UWRK16_CAT_B0_UDB08_MSK_ACTL
I2C_bI2C_UDB_AsyncCtl_CtrlReg__PERIOD_REG EQU CYDEV_UWRK_UWRK8_B0_UDB08_MSK
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYDEV_UWRK_UWRK16_DEF_B0_UDB12_13_A0
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYDEV_UWRK_UWRK16_DEF_B0_UDB12_13_A1
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYDEV_UWRK_UWRK16_DEF_B0_UDB12_13_D0
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYDEV_UWRK_UWRK16_DEF_B0_UDB12_13_D1
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYDEV_UWRK_UWRK16_DEF_B0_UDB12_13_ACTL
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYDEV_UWRK_UWRK16_DEF_B0_UDB12_13_F0
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYDEV_UWRK_UWRK16_DEF_B0_UDB12_13_F1
I2C_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYDEV_UWRK_UWRK16_CAT_B0_UDB12_A0_A1
I2C_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYDEV_UWRK_UWRK8_B0_UDB12_A0
I2C_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYDEV_UWRK_UWRK8_B0_UDB12_A1
I2C_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYDEV_UWRK_UWRK16_CAT_B0_UDB12_D0_D1
I2C_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYDEV_UWRK_UWRK8_B0_UDB12_D0
I2C_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYDEV_UWRK_UWRK8_B0_UDB12_D1
I2C_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYDEV_UWRK_UWRK8_B0_UDB12_ACTL
I2C_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYDEV_UWRK_UWRK16_CAT_B0_UDB12_F0_F1
I2C_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYDEV_UWRK_UWRK8_B0_UDB12_F0
I2C_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYDEV_UWRK_UWRK8_B0_UDB12_F1
I2C_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_A0
I2C_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_A1
I2C_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_D0
I2C_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_D1
I2C_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_ACTL
I2C_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_F0
I2C_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_F1
I2C_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYDEV_UWRK_UWRK16_CAT_B0_UDB11_A0_A1
I2C_bI2C_UDB_Shifter_u0__A0_REG EQU CYDEV_UWRK_UWRK8_B0_UDB11_A0
I2C_bI2C_UDB_Shifter_u0__A1_REG EQU CYDEV_UWRK_UWRK8_B0_UDB11_A1
I2C_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYDEV_UWRK_UWRK16_CAT_B0_UDB11_D0_D1
I2C_bI2C_UDB_Shifter_u0__D0_REG EQU CYDEV_UWRK_UWRK8_B0_UDB11_D0
I2C_bI2C_UDB_Shifter_u0__D1_REG EQU CYDEV_UWRK_UWRK8_B0_UDB11_D1
I2C_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYDEV_UWRK_UWRK8_B0_UDB11_ACTL
I2C_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYDEV_UWRK_UWRK16_CAT_B0_UDB11_F0_F1
I2C_bI2C_UDB_Shifter_u0__F0_REG EQU CYDEV_UWRK_UWRK8_B0_UDB11_F0
I2C_bI2C_UDB_Shifter_u0__F1_REG EQU CYDEV_UWRK_UWRK8_B0_UDB11_F1
I2C_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_bI2C_UDB_StsReg__0__POS EQU 0
I2C_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_bI2C_UDB_StsReg__1__POS EQU 1
I2C_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_ACTL
I2C_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_ST
I2C_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2C_bI2C_UDB_StsReg__4__POS EQU 4
I2C_bI2C_UDB_StsReg__MASK EQU 0x13
I2C_bI2C_UDB_StsReg__MASK_REG EQU CYDEV_UWRK_UWRK8_B0_UDB11_MSK
I2C_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYDEV_UWRK_UWRK8_B0_UDB11_ACTL
I2C_bI2C_UDB_StsReg__STATUS_REG EQU CYDEV_UWRK_UWRK8_B0_UDB11_ST

; I2C_I2C_IRQ
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYDEV_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYDEV_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x2000
I2C_I2C_IRQ__INTC_NUMBER EQU 13
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYDEV_NVIC_PRI_13
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYDEV_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYDEV_NVIC_SETPEND0

; LCD_LCDPort
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYDEV_IO_PC_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYDEV_IO_PC_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYDEV_IO_PC_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYDEV_IO_PC_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYDEV_IO_PC_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYDEV_IO_PC_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYDEV_IO_PC_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYDEV_IO_PRT_PRT2_AG
LCD_LCDPort__AMUX EQU CYDEV_IO_PRT_PRT2_AMUX
LCD_LCDPort__BIE EQU CYDEV_IO_PRT_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYDEV_IO_PRT_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYDEV_IO_PRT_PRT2_BYP
LCD_LCDPort__CTL EQU CYDEV_IO_PRT_PRT2_CTL
LCD_LCDPort__DM0 EQU CYDEV_IO_PRT_PRT2_DM0
LCD_LCDPort__DM1 EQU CYDEV_IO_PRT_PRT2_DM1
LCD_LCDPort__DM2 EQU CYDEV_IO_PRT_PRT2_DM2
LCD_LCDPort__DR EQU CYDEV_IO_PRT_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYDEV_IO_PRT_PRT2_INP_DIS
LCD_LCDPort__LCD_COM_SEG EQU CYDEV_IO_PRT_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYDEV_IO_PRT_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYDEV_IO_PRT_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYDEV_PRTDSI_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYDEV_PRTDSI_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYDEV_PRTDSI_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYDEV_PRTDSI_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYDEV_PRTDSI_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYDEV_PRTDSI_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYDEV_PRTDSI_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYDEV_IO_PRT_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYDEV_IO_PRT_PRT2_SLW

; Clock
Clock__CFG0 EQU CYDEV_CLKDIST_DCFG0_CFG0
Clock__CFG1 EQU CYDEV_CLKDIST_DCFG0_CFG1
Clock__CFG2 EQU CYDEV_CLKDIST_DCFG0_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__PM_ACT_CFG EQU CYDEV_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x01
Clock__PM_STBY_CFG EQU CYDEV_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x01

; SCL
SCL__0__MASK EQU 0x10
SCL__0__PC EQU CYDEV_IO_PC_PRT4_PC4
SCL__0__PORT EQU 4
SCL__0__SHIFT EQU 4
SCL__AG EQU CYDEV_IO_PRT_PRT4_AG
SCL__AMUX EQU CYDEV_IO_PRT_PRT4_AMUX
SCL__BIE EQU CYDEV_IO_PRT_PRT4_BIE
SCL__BIT_MASK EQU CYDEV_IO_PRT_PRT4_BIT_MASK
SCL__BYP EQU CYDEV_IO_PRT_PRT4_BYP
SCL__CTL EQU CYDEV_IO_PRT_PRT4_CTL
SCL__DM0 EQU CYDEV_IO_PRT_PRT4_DM0
SCL__DM1 EQU CYDEV_IO_PRT_PRT4_DM1
SCL__DM2 EQU CYDEV_IO_PRT_PRT4_DM2
SCL__DR EQU CYDEV_IO_PRT_PRT4_DR
SCL__INP_DIS EQU CYDEV_IO_PRT_PRT4_INP_DIS
SCL__LCD_COM_SEG EQU CYDEV_IO_PRT_PRT4_LCD_COM_SEG
SCL__LCD_EN EQU CYDEV_IO_PRT_PRT4_LCD_EN
SCL__MASK EQU 0x10
SCL__PORT EQU 4
SCL__PRT EQU CYDEV_IO_PRT_PRT4_PRT
SCL__PRTDSI__CAPS_SEL EQU CYDEV_PRTDSI_PRT4_CAPS_SEL
SCL__PRTDSI__DBL_SYNC_IN EQU CYDEV_PRTDSI_PRT4_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYDEV_PRTDSI_PRT4_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYDEV_PRTDSI_PRT4_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYDEV_PRTDSI_PRT4_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYDEV_PRTDSI_PRT4_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYDEV_PRTDSI_PRT4_SYNC_OUT
SCL__PS EQU CYDEV_IO_PRT_PRT4_PS
SCL__SHIFT EQU 4
SCL__SLW EQU CYDEV_IO_PRT_PRT4_SLW

; SDA
SDA__0__MASK EQU 0x20
SDA__0__PC EQU CYDEV_IO_PC_PRT4_PC5
SDA__0__PORT EQU 4
SDA__0__SHIFT EQU 5
SDA__AG EQU CYDEV_IO_PRT_PRT4_AG
SDA__AMUX EQU CYDEV_IO_PRT_PRT4_AMUX
SDA__BIE EQU CYDEV_IO_PRT_PRT4_BIE
SDA__BIT_MASK EQU CYDEV_IO_PRT_PRT4_BIT_MASK
SDA__BYP EQU CYDEV_IO_PRT_PRT4_BYP
SDA__CTL EQU CYDEV_IO_PRT_PRT4_CTL
SDA__DM0 EQU CYDEV_IO_PRT_PRT4_DM0
SDA__DM1 EQU CYDEV_IO_PRT_PRT4_DM1
SDA__DM2 EQU CYDEV_IO_PRT_PRT4_DM2
SDA__DR EQU CYDEV_IO_PRT_PRT4_DR
SDA__INP_DIS EQU CYDEV_IO_PRT_PRT4_INP_DIS
SDA__LCD_COM_SEG EQU CYDEV_IO_PRT_PRT4_LCD_COM_SEG
SDA__LCD_EN EQU CYDEV_IO_PRT_PRT4_LCD_EN
SDA__MASK EQU 0x20
SDA__PORT EQU 4
SDA__PRT EQU CYDEV_IO_PRT_PRT4_PRT
SDA__PRTDSI__CAPS_SEL EQU CYDEV_PRTDSI_PRT4_CAPS_SEL
SDA__PRTDSI__DBL_SYNC_IN EQU CYDEV_PRTDSI_PRT4_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYDEV_PRTDSI_PRT4_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYDEV_PRTDSI_PRT4_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYDEV_PRTDSI_PRT4_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYDEV_PRTDSI_PRT4_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYDEV_PRTDSI_PRT4_SYNC_OUT
SDA__PS EQU CYDEV_IO_PRT_PRT4_PS
SDA__SHIFT EQU 5
SDA__SLW EQU CYDEV_IO_PRT_PRT4_SLW

; Miscellaneous
; -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_MEMBER_5A EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 2
CYDEV_CHIP_DIE_PANTHER EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PANTHER
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CyBtldr_I2C EQU 0
CYDEV_BOOTLOADER_WAIT_COMMAND EQU 1
CYDEV_BOOTLOADER_WAIT_TIME EQU 10
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x0E13C069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5A
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PANTHER_ES1
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5A_ES1
CYDEV_CONFIG_FORCE_ROUTE EQU 0
CYDEV_CONFIG_UNUSED_IO EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 0
CYDEV_CONFIGURATION_IMOENABLED EQU 0
CYDEV_CONFIGURATION_MODE EQU 0
CYDEV_DATA_CACHE_ENABLED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYDEV_MFGCFG_MLOGIC_DBG_DBE
CYDEV_DEBUGGING_DPS EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 4096
CYDEV_INSTRUCT_CACHE_ENABLED EQU 0
CYDEV_STACK_SIZE EQU 16384
CYDEV_VDDA_MV EQU 5500
CYDEV_VDDD_MV EQU 5500
CYDEV_VIO0_MV EQU 5500
CYDEV_VIO1_MV EQU 5500
CYDEV_VIO2_MV EQU 5500
CYDEV_VIO3_MV EQU 5500
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
