Quartus Prime Archive log --	C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/CASE_4.qarlog

Archive:	C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/CASE_4.qar
Date:		Sun Dec 26 12:31:30 2021
Quartus Prime		18.1.0 Build 625 09/12/2018 SJ Lite Edition

	=========== Files Selected: ===========
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/CASE_4.qpf
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/CASE_4.qsf
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/CASE_4.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system.qsys
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system.sopcinfo
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/embedded_computer_system.cmp
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.debuginfo
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.qip
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.regmap
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system_rst_controller.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system_rst_controller_001.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/embedded_computer_system_rst_controller_002.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/TIMER_HW_IP.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/VGA_IP.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/VHDL_DUALPORT_RAM.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_arb_intf.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_avm_to_ic.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_data_fifo.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_debug_mem.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_dspba_buffer.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_dspba_valid_fifo_counter.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_enable_sink.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_fanout_pipeline.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ffwdsrc.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_fifo.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_full_detector.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_high_speed_fifo.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ic_intf.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ic_local_mem_router.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ic_master_endpoint.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ic_slave_endpoint.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ic_slave_rrp.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ic_slave_wrp.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_lfsr.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ll_fifo.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_ll_ram_fifo.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_loop_limiter.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_low_latency_fifo.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_mem1x.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_mem_staging_reg.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_pipeline.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_pop.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_push.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_reset_handler.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_reset_wire.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_staging_reg.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_std_synchronizer_nocut.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_tessellated_incr_lookahead.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_toggle_detect.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_token_fifo_counter.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_valid_fifo_counter.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/acl_zero_latency_fifo.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_avalon_sc_fifo.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_default_burst_converter.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_incr_burst_converter.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_address_alignment.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_arbitrator.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_master_agent.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_master_translator.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_slave_agent.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_slave_translator.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_merlin_width_adapter.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_reset_controller.sdc
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_reset_controller.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_reset_synchronizer.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_std_synchronizer_nocut.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/altera_wrap_burst_converter.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B0_runOnce.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B0_runOnce_stall_region.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_fir_filter_B1_start_stall_region.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B0_runOnce.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B0_runOnce_stall_region.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_result_buffer_B1_start_stall_region.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B0_runOnce.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B0_runOnce_stall_region.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B1_start_stall_region.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2_sr_1.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B2_stall_region.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B3.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B3_sr_0.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/bb_sample_buffer_B3_stall_region.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/clock_divider.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/dspba_library.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/dspba_library_package.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_buffer_0.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_buffer_1.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.sdc
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_sysclk.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_tck.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_debug_slave_wrapper.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_ociram_default_contents.mif
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_rf_ram_a.mif
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_rf_ram_b.mif
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_cpu_cpu_test_bench.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_filter_0.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_irq_mapper.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_jtag_uart.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_cmd_demux.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_cmd_demux_001.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_cmd_mux.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_cmd_mux_007.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_001.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_002.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_005.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_009.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_router_012.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_rsp_demux.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_rsp_demux_007.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_rsp_mux.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_mm_interconnect_0_rsp_mux_001.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_onchip_ram.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_pll.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_sdram_controller.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/embedded_computer_system_sysid_qsys_0.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_B0_runOnce_branch.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_B0_runOnce_merge.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_B0_runOnce_merge_reg.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_B1_start_branch.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_B1_start_merge.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_B1_start_merge_reg.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_function.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_function_wrapper.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/fir_filter_internal.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/floatComponent_i_sfc_logic_c1_wt_entry_rA0Z463b0c2463a0455u.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/hld_fifo.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/hld_fifo_zero_width.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going8_sample_buffer6.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going8_sample_buffer_sr.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going8_sample_buffer_valid_fifo.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_fir_filter6.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_fir_filter_sr.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_fir_filter_valid_fifo.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_result_buffer6.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_result_buffer_sr.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_result_buffer_valid_fifo.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_sample_buffer29.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_sample_buffer_sr.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pipeline_keep_going_sample_buffer_valid_fifo.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp18_fir_filter22.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp19_fir_filter26.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp20_fir_filter30.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp21_fir_filter34.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp22_fir_filter38.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp23_fir_filter42.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp24_fir_filter46.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp25_fir_filter50.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp26_fir_filter54.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp27_fir_filter58.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp28_fir_filter62.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp29_fir_filter66.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp30_fir_filter70.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp31_fir_filter74.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp32_fir_filter78.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_coeffs_fir_filter_4qbv_ac_A0Zp33_fir_filter82.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z10_fir_filter108.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z11_fir_filter110.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z12_fir_filter112.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z13_fir_filter114.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z14_fir_filter116.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z15_fir_filter118.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z16_fir_filter120.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Z17_fir_filter122.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zop3_fir_filter94.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zop4_fir_filter96.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zop5_fir_filter98.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zp6_fir_filter100.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zp7_fir_filter102.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zp8_fir_filter104.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i16_taps_fir_filter_4pav_ac_fiA0Zp9_fir_filter106.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_throttle_pop_sample_buffer12.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_throttle_pop_sample_buffer_reg.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_fir_filter0.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_fir_filter_reg.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_result_buffer0.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_result_buffer_reg.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_sample_buffer0.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_sample_buffer_reg.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i32_count_result_buffer_4ha_adA0Z_result_buffer58.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i32_i_05_pop7_sample_buffer44.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i32_s1_fir_filter_4ia_addr_0_pA0Zp34_fir_filter16.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i33_fpgaindvars_iv_pop6_sample_buffer42.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i4_cleanups_pop9_sample_buffer25.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_pop_i4_initerations_pop8_sample_buffer31.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh18_fir_filter24.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh19_fir_filter28.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh20_fir_filter32.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh21_fir_filter36.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh22_fir_filter40.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh23_fir_filter44.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh24_fir_filter48.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh25_fir_filter52.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh26_fir_filter56.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh27_fir_filter60.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh28_fir_filter64.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh29_fir_filter68.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh30_fir_filter72.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh31_fir_filter76.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh32_fir_filter80.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_coeffs_fir_filter_4qbv_acA0Zh33_fir_filter84.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z10_fir_filter138.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z11_fir_filter136.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z12_fir_filter134.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z13_fir_filter132.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z14_fir_filter130.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z15_fir_filter128.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z16_fir_filter126.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Z17_fir_filter124.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh3_fir_filter152.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh4_fir_filter150.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh5_fir_filter148.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh6_fir_filter146.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh7_fir_filter144.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh8_fir_filter142.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i16_taps_fir_filter_4pav_ac_fA0Zh9_fir_filter140.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_lastiniteration_sample_buffer38.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond9_sample_buffer8.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond_fir_filter8.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond_result_buffer8.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_notexitcond_sample_buffer68.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_throttle_push_sample_buffer76.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_throttle_push_sample_buffer_reg.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_fir_filter2.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_fir_filter_reg.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_result_buffer2.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_result_buffer_reg.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_sample_buffer2.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_sample_buffer_reg.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i32_count_result_buffer_4ha_aA0Z_result_buffer60.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i32_i_05_push7_sample_buffer60.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i32_s1_fir_filter_4ia_addr_0_A0Zh34_fir_filter90.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i33_fpgaindvars_iv_push6_sample_buffer63.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i4_cleanups_push9_sample_buffer71.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_push_i4_initerations_push8_sample_buffer34.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_A0Z_sample_buffer73.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_A0Zer_full_detector.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_0_ac_fixed_0ba_01_0_0_A0Zffer78_data_fifo.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_fir_filter_c0A0Zxit_fir_filter10.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_result_bufferA0Z_result_buffer10.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_sample_bufferA0Z_sample_buffer10.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1A0Zer_full_detector.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1A0Zit_fir_filter170.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_fir_filter_c1A0Zter173_data_fifo.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Z_result_buffer67.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Zer_full_detector.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Zffer69_data_fifo.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_ffwd_dst_cmp4_phi_decision2_xor2_sample_buffer65.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_ffwd_dst_cmp4_phi_decision2_xor3_sample_buffer58.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_ffwd_dst_cmp4_phi_decision2_xor4_sample_buffer49.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_ffwd_dst_unnamed_sample_buffer4_sample_buffer40.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_ffwd_src_unnamed_sample_buffer2_sample_buffer17.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_ffwd_src_unnamed_sample_buffer3_sample_buffer21.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iord_bl_do_unnamed_fir_filter1_fir_filter12.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iord_bl_do_unnamed_result_buffer1_result_buffer12.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iord_bl_do_unnamed_sample_buffer1_sample_buffer14.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iord_bl_fir_in_unnamed_fir_filter2_fir_filter13.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iord_bl_result_in_unnamed_result_buffeA0Z_result_buffer13.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iowr_bl_fir_out_unnamed_fir_filter3_fir_filter171.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iowr_bl_return_unnamed_fir_filter4_fir_filter172.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iowr_bl_return_unnamed_result_buffer4_result_buffer68.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iowr_bl_sample_out_unnamed_sample_buffA0Z_sample_buffer74.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_iowr_nb_return_unnamed_sample_buffer7_sample_buffer75.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_load_unnamed_sample_buffer5_sample_buffer51.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c0_0_ac_fixed_0ba_01_0_0_0_qeaa_m_A0Z11_sample_buffer.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_fir_filter_c0_enter_fir_filter.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c0_wt_entry_sample_buffer_c0_enter_sample_buffer.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c1_wt_entry_fir_filter_c1_enter_fir_filter.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_0_ac_fixed_0ba_01_0_0_0_qA0Z_sample_buffer23.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_fir_filter_c0_enter_fir_filter4.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_result_buffer_c0A0Zr_result_buffer4.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_sample_buffer_c0A0Zr_sample_buffer4.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_fir_filter_c1_enA0Zter_fir_filter14.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_store_memdep_result_buffer65.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_syncbuf_result_buffer_sync_buffer_result_buffer62.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/i_syncbuf_sample_buffer_sync_buffer_sample_buffer46.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/loop_limiter_sample_buffer0.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_atomic.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_basic_coalescer.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_burst_master.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_bursting_load_stores.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_enabled.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_non_aligned_write.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_permute_address.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_pipelined.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_prefetch_block.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_read_cache.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_simple.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_streaming.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_streaming_prefetch.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_top.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/lsu_wide_wrapper.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_B0_runOnce_branch.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_B0_runOnce_merge.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_B0_runOnce_merge_reg.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_B1_start_branch.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_B1_start_merge.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_B1_start_merge_reg.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_function.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_function_wrapper.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/result_buffer_internal.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B0_runOnce_branch.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B0_runOnce_merge.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B0_runOnce_merge_reg.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B1_start_branch.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B1_start_merge.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B1_start_merge_reg.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B2_branch.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B2_merge.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B2_merge_reg.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B3_branch.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_B3_merge.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_function.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_function_wrapper.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/sample_buffer_internal.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/six_three_comp.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/st_top.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/ternary_add.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/thirtysix_six_comp.v
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/timer_top.vhd
C:/Andrey/AGSTU/HLS_course/Projects/CASE_4/CASE_4/embedded_computer_system/synthesis/submodules/vga_sync.vhd
c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf
	======= Total: 353 files to archive =======

	================ Status: ===============
All files archived successfully.
