Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date             : Thu Nov  2 22:45:27 2017
| Host             : localhost.localdomain running 64-bit unknown
| Command          : report_power -file processor_v2_top_power_routed.rpt -pb processor_v2_top_power_summary_routed.pb -rpx processor_v2_top_power_routed.rpx
| Design           : processor_v2_top
| Device           : xcku035-ffva1156-3-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.511 |
| Dynamic (W)              | 0.006 |
| Device Static (W)        | 0.504 |
| Effective TJA (C/W)      | 1.4   |
| Max Ambient (C)          | 99.3  |
| Junction Temperature (C) | 25.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        3 |       --- |             --- |
| CLB Logic      |    <0.001 |      209 |       --- |             --- |
|   LUT as Logic |    <0.001 |      115 |    203128 |            0.06 |
|   Register     |    <0.001 |       53 |    406256 |            0.01 |
|   CARRY8       |    <0.001 |       10 |     30300 |            0.03 |
|   Others       |     0.000 |        8 |       --- |             --- |
| Signals        |    <0.001 |      201 |       --- |             --- |
| I/O            |     0.005 |       39 |       520 |            7.50 |
| Static Power   |     0.504 |          |           |                 |
| Total          |     0.511 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       1.000 |     0.162 |       0.001 |      0.161 |
| Vccaux     |       1.800 |     0.096 |       0.000 |      0.096 |
| Vccaux_io  |       1.800 |     0.065 |       0.000 |      0.065 |
| Vccint_io  |       1.000 |     0.020 |       0.003 |      0.017 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.001 |       0.001 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       1.000 |     0.012 |       0.000 |      0.012 |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------+--------+-----------------+
| Clock     | Domain | Constraint (ns) |
+-----------+--------+-----------------+
| clk_pin_p | clk    |            25.0 |
+-----------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| processor_v2_top            |     0.006 |
|   clk_IBUF_inst             |    <0.001 |
|   ctrl_in_IBUF[0]_inst      |    <0.001 |
|   ctrl_in_IBUF[1]_inst      |    <0.001 |
|   en_in_IBUF_inst           |    <0.001 |
|   macblock                  |    <0.001 |
|   operand_a_in_IBUF[0]_inst |    <0.001 |
|   operand_a_in_IBUF[1]_inst |    <0.001 |
|   operand_a_in_IBUF[2]_inst |    <0.001 |
|   operand_a_in_IBUF[3]_inst |    <0.001 |
|   operand_a_in_IBUF[4]_inst |    <0.001 |
|   operand_a_in_IBUF[5]_inst |    <0.001 |
|   operand_a_in_IBUF[6]_inst |    <0.001 |
|   operand_a_in_IBUF[7]_inst |    <0.001 |
|   operand_b_in_IBUF[0]_inst |    <0.001 |
|   operand_b_in_IBUF[1]_inst |    <0.001 |
|   operand_b_in_IBUF[2]_inst |    <0.001 |
|   operand_b_in_IBUF[3]_inst |    <0.001 |
|   operand_b_in_IBUF[4]_inst |    <0.001 |
|   operand_b_in_IBUF[5]_inst |    <0.001 |
|   operand_b_in_IBUF[6]_inst |    <0.001 |
|   operand_b_in_IBUF[7]_inst |    <0.001 |
|   operand_c_in_IBUF[0]_inst |    <0.001 |
|   operand_c_in_IBUF[1]_inst |    <0.001 |
|   operand_c_in_IBUF[2]_inst |    <0.001 |
|   operand_c_in_IBUF[3]_inst |    <0.001 |
|   operand_c_in_IBUF[4]_inst |    <0.001 |
|   operand_c_in_IBUF[5]_inst |    <0.001 |
|   operand_c_in_IBUF[6]_inst |    <0.001 |
|   operand_c_in_IBUF[7]_inst |    <0.001 |
|   overunderblock            |    <0.001 |
|   rst_n_IBUF_inst           |    <0.001 |
+-----------------------------+-----------+


