// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_160_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_address0,
        x_ce0,
        x_q0,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_4_address0,
        x_4_ce0,
        x_4_q0,
        x_6_address0,
        x_6_ce0,
        x_6_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0,
        grp_fu_828_p_din0,
        grp_fu_828_p_din1,
        grp_fu_828_p_opcode,
        grp_fu_828_p_dout0,
        grp_fu_828_p_ce,
        grp_fu_613_p_din0,
        grp_fu_613_p_din1,
        grp_fu_613_p_dout0,
        grp_fu_613_p_ce,
        grp_fu_832_p_din0,
        grp_fu_832_p_din1,
        grp_fu_832_p_dout0,
        grp_fu_832_p_ce,
        grp_fu_836_p_din0,
        grp_fu_836_p_din1,
        grp_fu_836_p_dout0,
        grp_fu_836_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [12:0] x_address0;
output   x_ce0;
input  [31:0] x_q0;
output  [12:0] x_2_address0;
output   x_2_ce0;
input  [31:0] x_2_q0;
output  [12:0] x_4_address0;
output   x_4_ce0;
input  [31:0] x_4_q0;
output  [12:0] x_6_address0;
output   x_6_ce0;
input  [31:0] x_6_q0;
output  [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0;
output  [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0;
output  [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0;
output  [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0;
output  [31:0] grp_fu_828_p_din0;
output  [31:0] grp_fu_828_p_din1;
output  [0:0] grp_fu_828_p_opcode;
input  [31:0] grp_fu_828_p_dout0;
output   grp_fu_828_p_ce;
output  [31:0] grp_fu_613_p_din0;
output  [31:0] grp_fu_613_p_din1;
input  [31:0] grp_fu_613_p_dout0;
output   grp_fu_613_p_ce;
output  [31:0] grp_fu_832_p_din0;
output  [31:0] grp_fu_832_p_din1;
input  [31:0] grp_fu_832_p_dout0;
output   grp_fu_832_p_ce;
output  [31:0] grp_fu_836_p_din0;
output  [31:0] grp_fu_836_p_din1;
input  [31:0] grp_fu_836_p_dout0;
output   grp_fu_836_p_ce;

reg ap_idle;
reg x_ce0;
reg x_2_ce0;
reg x_4_ce0;
reg x_6_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln160_fu_199_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] trunc_ln161_fu_233_p1;
reg   [1:0] trunc_ln161_reg_315;
reg   [1:0] trunc_ln161_reg_315_pp0_iter1_reg;
reg   [1:0] trunc_ln161_reg_315_pp0_iter2_reg;
reg   [1:0] trunc_ln161_reg_315_pp0_iter3_reg;
reg   [1:0] trunc_ln161_reg_315_pp0_iter4_reg;
reg   [1:0] trunc_ln161_reg_315_pp0_iter5_reg;
reg   [1:0] trunc_ln161_reg_315_pp0_iter6_reg;
reg   [1:0] trunc_ln161_reg_315_pp0_iter7_reg;
reg   [1:0] trunc_ln161_reg_315_pp0_iter8_reg;
reg   [1:0] trunc_ln161_reg_315_pp0_iter9_reg;
reg   [1:0] trunc_ln161_reg_315_pp0_iter10_reg;
reg   [1:0] trunc_ln161_reg_315_pp0_iter11_reg;
reg   [1:0] trunc_ln161_reg_315_pp0_iter12_reg;
reg   [1:0] trunc_ln161_reg_315_pp0_iter13_reg;
reg   [1:0] trunc_ln161_reg_315_pp0_iter14_reg;
reg   [1:0] trunc_ln161_reg_315_pp0_iter15_reg;
reg   [1:0] trunc_ln161_reg_315_pp0_iter16_reg;
reg   [1:0] trunc_ln161_reg_315_pp0_iter17_reg;
reg   [1:0] trunc_ln161_reg_315_pp0_iter18_reg;
reg   [1:0] trunc_ln161_reg_315_pp0_iter19_reg;
reg   [1:0] trunc_ln161_reg_315_pp0_iter20_reg;
reg   [1:0] trunc_ln161_reg_315_pp0_iter21_reg;
reg   [1:0] trunc_ln161_reg_315_pp0_iter22_reg;
reg   [1:0] trunc_ln161_reg_315_pp0_iter23_reg;
reg   [1:0] trunc_ln161_reg_315_pp0_iter24_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter1_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter2_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter3_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter4_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter5_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter6_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter7_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter8_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter9_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter10_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter11_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter12_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter13_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter14_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter15_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter16_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter17_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter18_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter19_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter20_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter21_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter22_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter23_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter24_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter1_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter2_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter3_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter4_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter5_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter6_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter7_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter8_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter9_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter10_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter11_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter12_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter13_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter14_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter15_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter16_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter17_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter18_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter19_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter20_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter21_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter22_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter23_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter24_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter1_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter2_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter3_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter4_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter5_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter6_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter7_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter8_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter9_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter10_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter11_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter12_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter13_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter14_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter15_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter16_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter17_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter18_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter19_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter20_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter21_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter22_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter23_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter24_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter1_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter2_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter3_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter4_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter5_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter6_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter7_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter8_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter9_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter10_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter11_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter12_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter13_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter14_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter15_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter16_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter17_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter18_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter19_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter20_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter21_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter22_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter23_reg;
reg   [12:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter24_reg;
wire   [31:0] tmp_6_fu_242_p6;
reg   [31:0] tmp_6_reg_340;
reg   [31:0] tmp_6_reg_340_pp0_iter2_reg;
reg   [31:0] tmp_6_reg_340_pp0_iter3_reg;
reg   [31:0] tmp_6_reg_340_pp0_iter4_reg;
reg   [31:0] tmp_6_reg_340_pp0_iter5_reg;
reg   [31:0] tmp_6_reg_340_pp0_iter6_reg;
reg   [31:0] tmp_6_reg_340_pp0_iter7_reg;
reg   [31:0] tmp_6_reg_340_pp0_iter8_reg;
reg   [31:0] tmp_6_reg_340_pp0_iter9_reg;
reg   [31:0] tmp_6_reg_340_pp0_iter10_reg;
reg   [31:0] tmp_6_reg_340_pp0_iter11_reg;
reg   [31:0] tmp_6_reg_340_pp0_iter12_reg;
reg   [31:0] tmp_6_reg_340_pp0_iter13_reg;
reg   [31:0] tmp_6_reg_340_pp0_iter14_reg;
reg   [31:0] tmp_6_reg_340_pp0_iter15_reg;
reg   [31:0] tmp_6_reg_340_pp0_iter16_reg;
reg   [31:0] tmp_6_reg_340_pp0_iter17_reg;
reg   [31:0] tmp_6_reg_340_pp0_iter18_reg;
reg   [31:0] tmp_6_reg_340_pp0_iter19_reg;
reg   [31:0] tmp_6_reg_340_pp0_iter20_reg;
reg   [31:0] tmp_6_reg_340_pp0_iter21_reg;
wire   [31:0] bitcast_ln161_1_fu_265_p1;
reg   [31:0] tmp_7_reg_350;
reg   [31:0] add_i2_reg_355;
reg   [31:0] sig_reg_360;
reg   [15:0] trunc_ln_reg_365;
wire   [63:0] zext_ln161_fu_221_p1;
wire    ap_block_pp0_stage0;
reg   [15:0] i_fu_68;
wire   [15:0] add_ln160_fu_205_p2;
wire    ap_loop_init;
reg   [15:0] ap_sig_allocacmp_i_15;
wire   [12:0] lshr_ln6_fu_211_p4;
wire   [31:0] bitcast_ln161_fu_255_p1;
wire   [31:0] xor_ln161_fu_259_p2;
wire   [31:0] bitcast_ln164_fu_270_p1;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U77(
    .din0(x_q0),
    .din1(x_2_q0),
    .din2(x_4_q0),
    .din3(x_6_q0),
    .din4(trunc_ln161_reg_315),
    .dout(tmp_6_fu_242_p6)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter24_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln160_fu_199_p2 == 1'd0))) begin
            i_fu_68 <= add_ln160_fu_205_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_68 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln160_fu_199_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320 <= zext_ln161_fu_221_p1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325 <= zext_ln161_fu_221_p1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330 <= zext_ln161_fu_221_p1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335 <= zext_ln161_fu_221_p1;
        trunc_ln161_reg_315 <= trunc_ln161_fu_233_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter10_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter9_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter11_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter10_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter12_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter11_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter13_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter12_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter14_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter13_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter15_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter14_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter16_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter15_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter17_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter16_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter18_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter17_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter19_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter18_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter20_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter19_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter21_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter20_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter22_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter21_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter23_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter22_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter24_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter23_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter2_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter1_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter3_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter2_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter4_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter3_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter5_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter4_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter6_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter5_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter7_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter6_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter8_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter7_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter9_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter8_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter10_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter9_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter11_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter10_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter12_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter11_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter13_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter12_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter14_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter13_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter15_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter14_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter16_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter15_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter17_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter16_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter18_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter17_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter19_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter18_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter20_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter19_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter21_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter20_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter22_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter21_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter23_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter22_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter24_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter23_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter2_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter1_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter3_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter2_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter4_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter3_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter5_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter4_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter6_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter5_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter7_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter6_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter8_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter7_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter9_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter8_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter10_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter9_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter11_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter10_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter12_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter11_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter13_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter12_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter14_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter13_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter15_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter14_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter16_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter15_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter17_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter16_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter18_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter17_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter19_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter18_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter20_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter19_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter21_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter20_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter22_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter21_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter23_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter22_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter24_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter23_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter2_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter1_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter3_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter2_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter4_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter3_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter5_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter4_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter6_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter5_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter7_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter6_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter8_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter7_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter9_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter8_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter10_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter9_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter11_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter10_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter12_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter11_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter13_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter12_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter14_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter13_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter15_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter14_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter16_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter15_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter17_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter16_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter18_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter17_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter19_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter18_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter20_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter19_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter21_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter20_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter22_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter21_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter23_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter22_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter24_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter23_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter2_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter1_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter3_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter2_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter4_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter3_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter5_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter4_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter6_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter5_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter7_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter6_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter8_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter7_reg;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter9_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter8_reg;
        add_i2_reg_355 <= grp_fu_828_p_dout0;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        sig_reg_360 <= grp_fu_832_p_dout0;
        tmp_6_reg_340_pp0_iter10_reg <= tmp_6_reg_340_pp0_iter9_reg;
        tmp_6_reg_340_pp0_iter11_reg <= tmp_6_reg_340_pp0_iter10_reg;
        tmp_6_reg_340_pp0_iter12_reg <= tmp_6_reg_340_pp0_iter11_reg;
        tmp_6_reg_340_pp0_iter13_reg <= tmp_6_reg_340_pp0_iter12_reg;
        tmp_6_reg_340_pp0_iter14_reg <= tmp_6_reg_340_pp0_iter13_reg;
        tmp_6_reg_340_pp0_iter15_reg <= tmp_6_reg_340_pp0_iter14_reg;
        tmp_6_reg_340_pp0_iter16_reg <= tmp_6_reg_340_pp0_iter15_reg;
        tmp_6_reg_340_pp0_iter17_reg <= tmp_6_reg_340_pp0_iter16_reg;
        tmp_6_reg_340_pp0_iter18_reg <= tmp_6_reg_340_pp0_iter17_reg;
        tmp_6_reg_340_pp0_iter19_reg <= tmp_6_reg_340_pp0_iter18_reg;
        tmp_6_reg_340_pp0_iter20_reg <= tmp_6_reg_340_pp0_iter19_reg;
        tmp_6_reg_340_pp0_iter21_reg <= tmp_6_reg_340_pp0_iter20_reg;
        tmp_6_reg_340_pp0_iter2_reg <= tmp_6_reg_340;
        tmp_6_reg_340_pp0_iter3_reg <= tmp_6_reg_340_pp0_iter2_reg;
        tmp_6_reg_340_pp0_iter4_reg <= tmp_6_reg_340_pp0_iter3_reg;
        tmp_6_reg_340_pp0_iter5_reg <= tmp_6_reg_340_pp0_iter4_reg;
        tmp_6_reg_340_pp0_iter6_reg <= tmp_6_reg_340_pp0_iter5_reg;
        tmp_6_reg_340_pp0_iter7_reg <= tmp_6_reg_340_pp0_iter6_reg;
        tmp_6_reg_340_pp0_iter8_reg <= tmp_6_reg_340_pp0_iter7_reg;
        tmp_6_reg_340_pp0_iter9_reg <= tmp_6_reg_340_pp0_iter8_reg;
        tmp_7_reg_350 <= grp_fu_836_p_dout0;
        trunc_ln161_reg_315_pp0_iter10_reg <= trunc_ln161_reg_315_pp0_iter9_reg;
        trunc_ln161_reg_315_pp0_iter11_reg <= trunc_ln161_reg_315_pp0_iter10_reg;
        trunc_ln161_reg_315_pp0_iter12_reg <= trunc_ln161_reg_315_pp0_iter11_reg;
        trunc_ln161_reg_315_pp0_iter13_reg <= trunc_ln161_reg_315_pp0_iter12_reg;
        trunc_ln161_reg_315_pp0_iter14_reg <= trunc_ln161_reg_315_pp0_iter13_reg;
        trunc_ln161_reg_315_pp0_iter15_reg <= trunc_ln161_reg_315_pp0_iter14_reg;
        trunc_ln161_reg_315_pp0_iter16_reg <= trunc_ln161_reg_315_pp0_iter15_reg;
        trunc_ln161_reg_315_pp0_iter17_reg <= trunc_ln161_reg_315_pp0_iter16_reg;
        trunc_ln161_reg_315_pp0_iter18_reg <= trunc_ln161_reg_315_pp0_iter17_reg;
        trunc_ln161_reg_315_pp0_iter19_reg <= trunc_ln161_reg_315_pp0_iter18_reg;
        trunc_ln161_reg_315_pp0_iter20_reg <= trunc_ln161_reg_315_pp0_iter19_reg;
        trunc_ln161_reg_315_pp0_iter21_reg <= trunc_ln161_reg_315_pp0_iter20_reg;
        trunc_ln161_reg_315_pp0_iter22_reg <= trunc_ln161_reg_315_pp0_iter21_reg;
        trunc_ln161_reg_315_pp0_iter23_reg <= trunc_ln161_reg_315_pp0_iter22_reg;
        trunc_ln161_reg_315_pp0_iter24_reg <= trunc_ln161_reg_315_pp0_iter23_reg;
        trunc_ln161_reg_315_pp0_iter2_reg <= trunc_ln161_reg_315_pp0_iter1_reg;
        trunc_ln161_reg_315_pp0_iter3_reg <= trunc_ln161_reg_315_pp0_iter2_reg;
        trunc_ln161_reg_315_pp0_iter4_reg <= trunc_ln161_reg_315_pp0_iter3_reg;
        trunc_ln161_reg_315_pp0_iter5_reg <= trunc_ln161_reg_315_pp0_iter4_reg;
        trunc_ln161_reg_315_pp0_iter6_reg <= trunc_ln161_reg_315_pp0_iter5_reg;
        trunc_ln161_reg_315_pp0_iter7_reg <= trunc_ln161_reg_315_pp0_iter6_reg;
        trunc_ln161_reg_315_pp0_iter8_reg <= trunc_ln161_reg_315_pp0_iter7_reg;
        trunc_ln161_reg_315_pp0_iter9_reg <= trunc_ln161_reg_315_pp0_iter8_reg;
        trunc_ln_reg_365 <= {{bitcast_ln164_fu_270_p1[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter1_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter1_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter1_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter1_reg <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        tmp_6_reg_340 <= tmp_6_fu_242_p6;
        trunc_ln161_reg_315_pp0_iter1_reg <= trunc_ln161_reg_315;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln161_reg_315_pp0_iter24_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln161_reg_315_pp0_iter24_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln161_reg_315_pp0_iter24_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln161_reg_315_pp0_iter24_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln160_fu_199_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter24_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_15 = 16'd0;
    end else begin
        ap_sig_allocacmp_i_15 = i_fu_68;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_4_ce0 = 1'b1;
    end else begin
        x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_6_ce0 = 1'b1;
    end else begin
        x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_ce0 = 1'b1;
    end else begin
        x_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42_reg_330_pp0_iter24_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 = trunc_ln_reg_365;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41_reg_325_pp0_iter24_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 = trunc_ln_reg_365;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40_reg_320_pp0_iter24_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 = trunc_ln_reg_365;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43_reg_335_pp0_iter24_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 = trunc_ln_reg_365;

assign add_ln160_fu_205_p2 = (ap_sig_allocacmp_i_15 + 16'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln161_1_fu_265_p1 = xor_ln161_fu_259_p2;

assign bitcast_ln161_fu_255_p1 = tmp_6_fu_242_p6;

assign bitcast_ln164_fu_270_p1 = grp_fu_613_p_dout0;

assign grp_fu_613_p_ce = 1'b1;

assign grp_fu_613_p_din0 = tmp_6_reg_340_pp0_iter21_reg;

assign grp_fu_613_p_din1 = sig_reg_360;

assign grp_fu_828_p_ce = 1'b1;

assign grp_fu_828_p_din0 = tmp_7_reg_350;

assign grp_fu_828_p_din1 = 32'd1065353216;

assign grp_fu_828_p_opcode = 2'd0;

assign grp_fu_832_p_ce = 1'b1;

assign grp_fu_832_p_din0 = 32'd1065353216;

assign grp_fu_832_p_din1 = add_i2_reg_355;

assign grp_fu_836_p_ce = 1'b1;

assign grp_fu_836_p_din0 = 32'd0;

assign grp_fu_836_p_din1 = bitcast_ln161_1_fu_265_p1;

assign icmp_ln160_fu_199_p2 = ((ap_sig_allocacmp_i_15 == 16'd32768) ? 1'b1 : 1'b0);

assign lshr_ln6_fu_211_p4 = {{ap_sig_allocacmp_i_15[14:2]}};

assign trunc_ln161_fu_233_p1 = ap_sig_allocacmp_i_15[1:0];

assign x_2_address0 = zext_ln161_fu_221_p1;

assign x_4_address0 = zext_ln161_fu_221_p1;

assign x_6_address0 = zext_ln161_fu_221_p1;

assign x_address0 = zext_ln161_fu_221_p1;

assign xor_ln161_fu_259_p2 = (bitcast_ln161_fu_255_p1 ^ 32'd2147483648);

assign zext_ln161_fu_221_p1 = lshr_ln6_fu_211_p4;

endmodule //activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_160_1
