

================================================================
== Vivado HLS Report for 'qrf_basic'
================================================================
* Date:           Thu Jul 30 19:06:12 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DOA_Estimation_proj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.877|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  171|  1767|  171|  1767|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+------+----------+-----------+-----------+------+----------+
        |                             |   Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          | min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----+------+----------+-----------+-----------+------+----------+
        |- Loop 1                     |   19|    19|         5|          -|          -|     4|    no    |
        | + Loop 1.1                  |    3|     3|         1|          -|          -|     4|    no    |
        |- Loop 2                     |   19|    19|         5|          -|          -|     4|    no    |
        | + Loop 2.1                  |    3|     3|         1|          -|          -|     4|    no    |
        |- qrf_in_row_assign          |   52|    52|        13|          -|          -|     4|    no    |
        | + qrf_in_col_assign_Qi      |    4|     4|         1|          1|          1|     4|    yes   |
        | + qrf_in_col_assign_Ri      |    4|     4|         2|          1|          1|     4|    yes   |
        |- qrf_col_loop_qrf_row_loop  |   24|  1620|  2 ~ 135 |          -|          -|    12|    no    |
        | + qrf_r_update              |   41|    41|        18|          8|          8|     4|    yes   |
        | + qrf_q_update              |   41|    41|        18|          8|          8|     4|    yes   |
        |- qrf_out_row_assign         |   52|    52|        13|          -|          -|     4|    no    |
        | + qrf_out_col_assign_Q      |    4|     4|         2|          1|          1|     4|    yes   |
        | + qrf_out_col_assign_R      |    4|     4|         2|          1|          1|     4|    yes   |
        +-----------------------------+-----+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 8, depth = 18
  * Pipeline-3: initiation interval (II) = 8, depth = 18
  * Pipeline-4: initiation interval (II) = 1, depth = 2
  * Pipeline-5: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 59
* Pipeline : 6
  Pipeline-0 : II = 1, D = 1, States = { 7 }
  Pipeline-1 : II = 1, D = 2, States = { 9 10 }
  Pipeline-2 : II = 8, D = 18, States = { 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
  Pipeline-3 : II = 8, D = 18, States = { 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 }
  Pipeline-4 : II = 1, D = 2, States = { 54 55 }
  Pipeline-5 : II = 1, D = 2, States = { 57 58 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 2 4 
4 --> 5 
5 --> 5 4 6 
6 --> 7 12 
7 --> 8 7 
8 --> 9 
9 --> 11 10 
10 --> 9 
11 --> 6 
12 --> 13 52 53 
13 --> 14 
14 --> 15 
15 --> 33 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 15 
33 --> 34 
34 --> 52 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 34 
52 --> 12 
53 --> 54 
54 --> 56 55 
55 --> 54 
56 --> 57 
57 --> 59 58 
58 --> 57 
59 --> 53 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%Qi_M_real = alloca [16 x float], align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 60 'alloca' 'Qi_M_real' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%Qi_M_imag = alloca [16 x float], align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 61 'alloca' 'Qi_M_imag' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%Ri_M_real = alloca [16 x float], align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 62 'alloca' 'Ri_M_real' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%Ri_M_imag = alloca [16 x float], align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 63 'alloca' 'Ri_M_imag' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 64 [1/1] (1.76ns)   --->   "br label %arrayctor.loop"   --->   Operation 64 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%phi_ln459 = phi i2 [ 0, %0 ], [ %add_ln459, %arrayctor.loop1 ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 65 'phi' 'phi_ln459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.56ns)   --->   "%add_ln459 = add i2 %phi_ln459, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 66 'add' 'add_ln459' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 67 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.76ns)   --->   "br label %arrayctor.loop3"   --->   Operation 68 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.88>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%phi_ln459_1 = phi i2 [ 0, %arrayctor.loop ], [ %add_ln459_1, %arrayctor.loop3 ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 69 'phi' 'phi_ln459_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.56ns)   --->   "%add_ln459_1 = add i2 %phi_ln459_1, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 70 'add' 'add_ln459_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln459, i2 %phi_ln459_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 71 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i4 %tmp_5 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 72 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%Qi_M_real_addr = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln1027" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 73 'getelementptr' 'Qi_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln1027" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 74 'getelementptr' 'Qi_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Qi_M_real_addr, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 75 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 76 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Qi_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 76 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 77 [1/1] (0.95ns)   --->   "%icmp_ln459 = icmp eq i2 %phi_ln459_1, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 77 'icmp' 'icmp_ln459' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 78 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln459, label %arrayctor.loop1, label %arrayctor.loop3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.95ns)   --->   "%icmp_ln459_1 = icmp eq i2 %phi_ln459, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 80 'icmp' 'icmp_ln459_1' <Predicate = (icmp_ln459)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln459_1, label %arrayctor.loop4.preheader, label %arrayctor.loop" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459]   --->   Operation 81 'br' <Predicate = (icmp_ln459)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.76ns)   --->   "br label %arrayctor.loop4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 82 'br' <Predicate = (icmp_ln459 & icmp_ln459_1)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%phi_ln460 = phi i2 [ %add_ln460, %arrayctor.loop45 ], [ 0, %arrayctor.loop4.preheader ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 83 'phi' 'phi_ln460' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.56ns)   --->   "%add_ln460 = add i2 %phi_ln460, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 84 'add' 'add_ln460' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 85 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.76ns)   --->   "br label %arrayctor.loop7"   --->   Operation 86 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.88>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%phi_ln460_1 = phi i2 [ 0, %arrayctor.loop4 ], [ %add_ln460_1, %arrayctor.loop7 ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 87 'phi' 'phi_ln460_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.56ns)   --->   "%add_ln460_1 = add i2 %phi_ln460_1, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 88 'add' 'add_ln460_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_12 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln460, i2 %phi_ln460_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 89 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1027_1 = zext i4 %tmp_12 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 90 'zext' 'zext_ln1027_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%Ri_M_real_addr = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln1027_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 91 'getelementptr' 'Ri_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln1027_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 92 'getelementptr' 'Ri_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Ri_M_real_addr, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 93 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 94 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Ri_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 94 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 95 [1/1] (0.95ns)   --->   "%icmp_ln460 = icmp eq i2 %phi_ln460_1, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 95 'icmp' 'icmp_ln460' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 96 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln460, label %arrayctor.loop45, label %arrayctor.loop7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.95ns)   --->   "%icmp_ln460_1 = icmp eq i2 %phi_ln460, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 98 'icmp' 'icmp_ln460_1' <Predicate = (icmp_ln460)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln460_1, label %.preheader62.preheader, label %arrayctor.loop4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460]   --->   Operation 99 'br' <Predicate = (icmp_ln460)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (1.76ns)   --->   "br label %.preheader62" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:471]   --->   Operation 100 'br' <Predicate = (icmp_ln460 & icmp_ln460_1)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 2.09>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ %r, %qrf_in_row_assign_end ], [ 0, %.preheader62.preheader ]"   --->   Operation 101 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (1.13ns)   --->   "%icmp_ln471 = icmp eq i3 %r_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:471]   --->   Operation 102 'icmp' 'icmp_ln471' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 103 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (1.65ns)   --->   "%r = add i3 %r_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:471]   --->   Operation 104 'add' 'r' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %icmp_ln471, label %.preheader3.preheader.preheader, label %qrf_in_row_assign_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:471]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str21) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:471]   --->   Operation 106 'specloopname' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str21)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:471]   --->   Operation 107 'specregionbegin' 'tmp' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln482 = zext i3 %r_0 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 108 'zext' 'zext_ln482' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_7 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r_0, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 109 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1067 = zext i5 %tmp_7 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475]   --->   Operation 110 'zext' 'zext_ln1067' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (1.78ns)   --->   "%add_ln1067 = add i6 %zext_ln482, %zext_ln1067" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475]   --->   Operation 111 'add' 'add_ln1067' <Predicate = (!icmp_ln471)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1067_1 = zext i6 %add_ln1067 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475]   --->   Operation 112 'zext' 'zext_ln1067_1' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%Qi_M_real_addr_1 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln1067_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475]   --->   Operation 113 'getelementptr' 'Qi_M_real_addr_1' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr_1 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln1067_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475]   --->   Operation 114 'getelementptr' 'Qi_M_imag_addr_1' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (1.76ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:472]   --->   Operation 115 'br' <Predicate = (!icmp_ln471)> <Delay = 1.76>
ST_6 : Operation 116 [1/1] (1.76ns)   --->   "br label %.preheader3.preheader" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 116 'br' <Predicate = (icmp_ln471)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 4.10>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %qrf_in_row_assign_begin ], [ %c_1, %qrf_in_col_assign_Qi_end ]"   --->   Operation 117 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (1.13ns)   --->   "%icmp_ln472 = icmp eq i3 %c_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:472]   --->   Operation 118 'icmp' 'icmp_ln472' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 119 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (1.65ns)   --->   "%c_1 = add i3 %c_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:472]   --->   Operation 120 'add' 'c_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln472, label %.preheader4.preheader, label %qrf_in_col_assign_Qi_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:472]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str22) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:472]   --->   Operation 122 'specloopname' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str22)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:472]   --->   Operation 123 'specregionbegin' 'tmp_28' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:473]   --->   Operation 124 'specpipeline' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (1.13ns)   --->   "%icmp_ln474 = icmp eq i3 %r_0, %c_0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:474]   --->   Operation 125 'icmp' 'icmp_ln474' <Predicate = (!icmp_ln472)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %icmp_ln474, label %2, label %3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:474]   --->   Operation 126 'br' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1067_2 = zext i3 %c_0 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477]   --->   Operation 127 'zext' 'zext_ln1067_2' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (1.78ns)   --->   "%add_ln1067_1 = add i6 %zext_ln1067, %zext_ln1067_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477]   --->   Operation 128 'add' 'add_ln1067_1' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1067_3 = zext i6 %add_ln1067_1 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477]   --->   Operation 129 'zext' 'zext_ln1067_3' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%Qi_M_real_addr_2 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln1067_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477]   --->   Operation 130 'getelementptr' 'Qi_M_real_addr_2' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr_2 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln1067_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477]   --->   Operation 131 'getelementptr' 'Qi_M_imag_addr_2' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Qi_M_real_addr_2, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477]   --->   Operation 132 'store' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 133 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Qi_M_imag_addr_2, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477]   --->   Operation 133 'store' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "br label %qrf_in_col_assign_Qi_end"   --->   Operation 134 'br' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (2.32ns)   --->   "store float 1.000000e+00, float* %Qi_M_real_addr_1, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475]   --->   Operation 135 'store' <Predicate = (!icmp_ln472 & icmp_ln474)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 136 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Qi_M_imag_addr_1, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475]   --->   Operation 136 'store' <Predicate = (!icmp_ln472 & icmp_ln474)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "br label %qrf_in_col_assign_Qi_end" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:476]   --->   Operation 137 'br' <Predicate = (!icmp_ln472 & icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str22, i32 %tmp_28)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:479]   --->   Operation 138 'specregionend' 'empty' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:472]   --->   Operation 139 'br' <Predicate = (!icmp_ln472)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.76>
ST_8 : Operation 140 [1/1] (1.76ns)   --->   "br label %.preheader4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480]   --->   Operation 140 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 4.10>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%c12_0 = phi i3 [ %c, %qrf_in_col_assign_Ri ], [ 0, %.preheader4.preheader ]"   --->   Operation 141 'phi' 'c12_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (1.13ns)   --->   "%icmp_ln480 = icmp eq i3 %c12_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480]   --->   Operation 142 'icmp' 'icmp_ln480' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 143 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (1.65ns)   --->   "%c = add i3 %c12_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480]   --->   Operation 144 'add' 'c' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln480, label %qrf_in_row_assign_end, label %qrf_in_col_assign_Ri" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln482_1 = zext i3 %c12_0 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 146 'zext' 'zext_ln482_1' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (1.78ns)   --->   "%add_ln482 = add i6 %zext_ln1067, %zext_ln482_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 147 'add' 'add_ln482' <Predicate = (!icmp_ln480)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln482_2 = zext i6 %add_ln482 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 148 'zext' 'zext_ln482_2' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%A_M_real_addr = getelementptr [16 x float]* %A_M_real, i64 0, i64 %zext_ln482_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 149 'getelementptr' 'A_M_real_addr' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%A_M_imag_addr = getelementptr [16 x float]* %A_M_imag, i64 0, i64 %zext_ln482_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 150 'getelementptr' 'A_M_imag_addr' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_9 : Operation 151 [2/2] (2.32ns)   --->   "%A_M_real_load = load float* %A_M_real_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 151 'load' 'A_M_real_load' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 152 [2/2] (2.32ns)   --->   "%A_M_imag_load = load float* %A_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 152 'load' 'A_M_imag_load' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 4.64>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str23) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480]   --->   Operation 153 'specloopname' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str23)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480]   --->   Operation 154 'specregionbegin' 'tmp_30' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:481]   --->   Operation 155 'specpipeline' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_1 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln482_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 156 'getelementptr' 'Ri_M_real_addr_1' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_1 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln482_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 157 'getelementptr' 'Ri_M_imag_addr_1' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_10 : Operation 158 [1/2] (2.32ns)   --->   "%A_M_real_load = load float* %A_M_real_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 158 'load' 'A_M_real_load' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 159 [1/1] (2.32ns)   --->   "store float %A_M_real_load, float* %Ri_M_real_addr_1, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 159 'store' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 160 [1/2] (2.32ns)   --->   "%A_M_imag_load = load float* %A_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 160 'load' 'A_M_imag_load' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 161 [1/1] (2.32ns)   --->   "store float %A_M_imag_load, float* %Ri_M_imag_addr_1, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482]   --->   Operation 161 'store' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str23, i32 %tmp_30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:483]   --->   Operation 162 'specregionend' 'empty_59' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "br label %.preheader4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480]   --->   Operation 163 'br' <Predicate = (!icmp_ln480)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str21, i32 %tmp)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:484]   --->   Operation 164 'specregionend' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "br label %.preheader62" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:471]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 7.57>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ %add_ln486, %._crit_edge ], [ 0, %.preheader3.preheader.preheader ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 166 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ %select_ln486_3, %._crit_edge ], [ 0, %.preheader3.preheader.preheader ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 167 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ %i, %._crit_edge ], [ -1, %.preheader3.preheader.preheader ]"   --->   Operation 168 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln521)   --->   "%zext_ln486 = zext i3 %j_0 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 169 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (1.13ns)   --->   "%icmp_ln490 = icmp eq i3 %j_0, 3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:490]   --->   Operation 170 'icmp' 'icmp_ln490' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln521)   --->   "%zext_ln490 = zext i1 %icmp_ln490 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:490]   --->   Operation 171 'zext' 'zext_ln490' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln499 = zext i1 %icmp_ln490 to i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:499]   --->   Operation 172 'zext' 'zext_ln499' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln521)   --->   "%xor_ln521 = xor i32 %zext_ln486, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521]   --->   Operation 173 'xor' 'xor_ln521' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln521 = add i32 %zext_ln490, %xor_ln521" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521]   --->   Operation 174 'add' 'add_ln521' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (1.30ns)   --->   "%icmp_ln486 = icmp eq i4 %indvar_flatten, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 175 'icmp' 'icmp_ln486' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 176 [1/1] (1.73ns)   --->   "%add_ln486 = add i4 %indvar_flatten, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 176 'add' 'add_ln486' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "br i1 %icmp_ln486, label %.preheader1.preheader, label %qrf_row_loop_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @qrf_col_loop_qrf_row)"   --->   Operation 178 'specloopname' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 179 'speclooptripcount' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.95ns)   --->   "%icmp_ln498 = icmp eq i2 %i_0, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498]   --->   Operation 180 'icmp' 'icmp_ln498' <Predicate = (!icmp_ln486)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (0.99ns)   --->   "%select_ln486 = select i1 %icmp_ln498, i2 -1, i2 %i_0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 181 'select' 'select_ln486' <Predicate = (!icmp_ln486)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 182 [1/1] (1.65ns)   --->   "%add_ln513_1 = add i3 %j_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:513]   --->   Operation 182 'add' 'add_ln513_1' <Predicate = (!icmp_ln486)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node add_ln521_2)   --->   "%zext_ln486_1 = zext i3 %add_ln513_1 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 183 'zext' 'zext_ln486_1' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (1.13ns)   --->   "%icmp_ln490_1 = icmp eq i3 %add_ln513_1, 3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:490]   --->   Operation 184 'icmp' 'icmp_ln490_1' <Predicate = (!icmp_ln486)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 185 [1/1] (0.99ns)   --->   "%select_ln486_1 = select i1 %icmp_ln498, i1 %icmp_ln490_1, i1 %icmp_ln490" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 185 'select' 'select_ln486_1' <Predicate = (!icmp_ln486)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln521_2)   --->   "%zext_ln490_1 = zext i1 %icmp_ln490_1 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:490]   --->   Operation 186 'zext' 'zext_ln490_1' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln499_1 = zext i1 %icmp_ln490_1 to i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:499]   --->   Operation 187 'zext' 'zext_ln499_1' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (1.65ns)   --->   "%sub_ln499 = sub i3 %add_ln513_1, %zext_ln499_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:499]   --->   Operation 188 'sub' 'sub_ln499' <Predicate = (!icmp_ln486)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/1] (1.65ns)   --->   "%sub_ln499_1 = sub i3 %j_0, %zext_ln499" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:499]   --->   Operation 189 'sub' 'sub_ln499_1' <Predicate = (!icmp_ln486)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln499)   --->   "%select_ln486_2 = select i1 %icmp_ln498, i3 %sub_ln499, i3 %sub_ln499_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 190 'select' 'select_ln486_2' <Predicate = (!icmp_ln486)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 191 [1/1] (0.98ns)   --->   "%select_ln486_3 = select i1 %icmp_ln498, i3 %add_ln513_1, i3 %j_0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 191 'select' 'select_ln486_3' <Predicate = (!icmp_ln486)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i3 %select_ln486_3 to i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:513]   --->   Operation 192 'zext' 'zext_ln513' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (1.65ns)   --->   "%add_ln513 = add i3 %j_0, 2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:513]   --->   Operation 193 'add' 'add_ln513' <Predicate = (!icmp_ln486)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 194 [1/1] (0.98ns)   --->   "%select_ln486_4 = select i1 %icmp_ln498, i3 %add_ln513, i3 %add_ln513_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 194 'select' 'select_ln486_4' <Predicate = (!icmp_ln486)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node add_ln521_2)   --->   "%xor_ln521_1 = xor i32 %zext_ln486_1, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521]   --->   Operation 195 'xor' 'xor_ln521_1' <Predicate = (!icmp_ln486)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln521_2 = add i32 %zext_ln490_1, %xor_ln521_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521]   --->   Operation 196 'add' 'add_ln521_2' <Predicate = (!icmp_ln486)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [1/1] (0.69ns)   --->   "%select_ln486_5 = select i1 %icmp_ln498, i32 %add_ln521_2, i32 %add_ln521" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486]   --->   Operation 197 'select' 'select_ln486_5' <Predicate = (!icmp_ln486)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i2 %select_ln486 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498]   --->   Operation 198 'zext' 'zext_ln498' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln499)   --->   "%zext_ln498_2 = zext i2 %select_ln486 to i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498]   --->   Operation 199 'zext' 'zext_ln498_2' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str25) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498]   --->   Operation 200 'specloopname' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498]   --->   Operation 201 'specregionbegin' 'tmp_27' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (1.13ns) (out node of the LUT)   --->   "%icmp_ln499 = icmp sgt i3 %zext_ln498_2, %select_ln486_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:499]   --->   Operation 202 'icmp' 'icmp_ln499' <Predicate = (!icmp_ln486)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "br i1 %icmp_ln499, label %4, label %._crit_edge" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:499]   --->   Operation 203 'br' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (1.56ns)   --->   "%add_ln503 = add i2 %select_ln486, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 204 'add' 'add_ln503' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_8 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %add_ln503, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 205 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln503 = zext i4 %tmp_8 to i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 206 'zext' 'zext_ln503' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (1.73ns)   --->   "%add_ln503_1 = add i5 %zext_ln513, %zext_ln503" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 207 'add' 'add_ln503_1' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln503_1 = zext i5 %add_ln503_1 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 208 'zext' 'zext_ln503_1' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_2 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln503_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 209 'getelementptr' 'Ri_M_real_addr_2' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_2 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln503_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 210 'getelementptr' 'Ri_M_imag_addr_2' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 211 [2/2] (2.32ns)   --->   "%Ri_M_real_load = load float* %Ri_M_real_addr_2, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 211 'load' 'Ri_M_real_load' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 212 [2/2] (2.32ns)   --->   "%Ri_M_imag_load = load float* %Ri_M_imag_addr_2, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 212 'load' 'Ri_M_imag_load' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln486, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 213 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln503_2 = zext i4 %tmp_9 to i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 214 'zext' 'zext_ln503_2' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (1.73ns)   --->   "%add_ln503_2 = add i5 %zext_ln513, %zext_ln503_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 215 'add' 'add_ln503_2' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln503_3 = zext i5 %add_ln503_2 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 216 'zext' 'zext_ln503_3' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_3 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln503_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 217 'getelementptr' 'Ri_M_real_addr_3' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_3 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln503_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 218 'getelementptr' 'Ri_M_imag_addr_3' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 219 [2/2] (2.32ns)   --->   "%Ri_M_real_load_1 = load float* %Ri_M_real_addr_3, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 219 'load' 'Ri_M_real_load_1' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 220 [2/2] (2.32ns)   --->   "%Ri_M_imag_load_1 = load float* %Ri_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 220 'load' 'Ri_M_imag_load_1' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 221 [1/1] (1.76ns)   --->   "br label %.preheader1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:532]   --->   Operation 221 'br' <Predicate = (icmp_ln486)> <Delay = 1.76>

State 13 <SV = 7> <Delay = 9.52>
ST_13 : Operation 222 [1/2] (2.32ns)   --->   "%Ri_M_real_load = load float* %Ri_M_real_addr_2, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 222 'load' 'Ri_M_real_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 223 [1/2] (2.32ns)   --->   "%Ri_M_imag_load = load float* %Ri_M_imag_addr_2, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 223 'load' 'Ri_M_imag_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 224 [1/2] (2.32ns)   --->   "%Ri_M_real_load_1 = load float* %Ri_M_real_addr_3, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 224 'load' 'Ri_M_real_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 225 [1/2] (2.32ns)   --->   "%Ri_M_imag_load_1 = load float* %Ri_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 225 'load' 'Ri_M_imag_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 226 [2/2] (7.20ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %select_ln486_1, float %Ri_M_real_load, float %Ri_M_imag_load, float %Ri_M_real_load_1, float %Ri_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 226 'call' 'call_ret' <Predicate = true> <Delay = 7.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 8> <Delay = 6.85>
ST_14 : Operation 227 [1/2] (4.53ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float } @"qrf_givens<float>"(i1 %select_ln486_1, float %Ri_M_real_load, float %Ri_M_imag_load, float %Ri_M_real_load_1, float %Ri_M_imag_load_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 227 'call' 'call_ret' <Predicate = true> <Delay = 4.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%p_r_M_imag_4 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 228 'extractvalue' 'p_r_M_imag_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%p_r_M_real_4 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 229 'extractvalue' 'p_r_M_real_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%p_r_M_imag_3 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 230 'extractvalue' 'p_r_M_imag_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%p_r_M_real_3 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 231 'extractvalue' 'p_r_M_real_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%p_r_M_imag_1 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 232 'extractvalue' 'p_r_M_imag_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%p_r_M_real_1 = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 233 'extractvalue' 'p_r_M_real_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%p_r_M_imag = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 234 'extractvalue' 'p_r_M_imag' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%p_r_M_real = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 235 'extractvalue' 'p_r_M_real' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%mag_M_real = extractvalue { float, float, float, float, float, float, float, float, float } %call_ret, 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503]   --->   Operation 236 'extractvalue' 'mag_M_real' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "br i1 %select_ln486_1, label %6, label %5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:505]   --->   Operation 237 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 238 [1/1] (2.32ns)   --->   "store float %mag_M_real, float* %Ri_M_real_addr_2, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:506]   --->   Operation 238 'store' <Predicate = (!select_ln486_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 239 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Ri_M_imag_addr_2, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:506]   --->   Operation 239 'store' <Predicate = (!select_ln486_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 240 [1/1] (0.00ns)   --->   "br label %7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:507]   --->   Operation 240 'br' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_14 : Operation 241 [1/1] (2.32ns)   --->   "store float %mag_M_real, float* %Ri_M_real_addr_3, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:508]   --->   Operation 241 'store' <Predicate = (select_ln486_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 242 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Ri_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:508]   --->   Operation 242 'store' <Predicate = (select_ln486_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 243 'br' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_14 : Operation 244 [1/1] (1.76ns)   --->   "br label %8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511]   --->   Operation 244 'br' <Predicate = true> <Delay = 1.76>

State 15 <SV = 9> <Delay = 4.05>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ 0, %7 ], [ %k, %._crit_edge5 ]"   --->   Operation 245 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 246 [1/1] (1.13ns)   --->   "%icmp_ln511 = icmp eq i3 %k_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511]   --->   Operation 246 'icmp' 'icmp_ln511' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 247 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (1.65ns)   --->   "%k = add i3 %k_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511]   --->   Operation 248 'add' 'k' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "br i1 %icmp_ln511, label %.preheader2.preheader, label %qrf_r_update_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511]   --->   Operation 249 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str26) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511]   --->   Operation 250 'specloopname' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511]   --->   Operation 251 'specregionbegin' 'tmp_32' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 8, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:512]   --->   Operation 252 'specpipeline' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_15 : Operation 253 [1/1] (1.13ns)   --->   "%icmp_ln513 = icmp ult i3 %k_0, %select_ln486_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:513]   --->   Operation 253 'icmp' 'icmp_ln513' <Predicate = (!icmp_ln511)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "br i1 %icmp_ln513, label %._crit_edge5, label %qrf_r_update_end" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:513]   --->   Operation 254 'br' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln516 = zext i3 %k_0 to i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 255 'zext' 'zext_ln516' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (1.73ns)   --->   "%add_ln516 = add i5 %zext_ln503, %zext_ln516" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 256 'add' 'add_ln516' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln516_1 = zext i5 %add_ln516 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 257 'zext' 'zext_ln516_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_5 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln516_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 258 'getelementptr' 'Ri_M_real_addr_5' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_15 : Operation 259 [1/1] (1.73ns)   --->   "%add_ln516_1 = add i5 %zext_ln503_2, %zext_ln516" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 259 'add' 'add_ln516_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln516_2 = zext i5 %add_ln516_1 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 260 'zext' 'zext_ln516_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_6 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln516_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 261 'getelementptr' 'Ri_M_real_addr_6' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_5 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln516_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 262 'getelementptr' 'Ri_M_imag_addr_5' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_6 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln516_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 263 'getelementptr' 'Ri_M_imag_addr_6' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_15 : Operation 264 [2/2] (2.32ns)   --->   "%p_t_real = load float* %Ri_M_real_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 264 'load' 'p_t_real' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 265 [2/2] (2.32ns)   --->   "%p_t_imag = load float* %Ri_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 265 'load' 'p_t_imag' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 266 [2/2] (2.32ns)   --->   "%p_t_real_1 = load float* %Ri_M_real_addr_6, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 266 'load' 'p_t_real_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 267 [2/2] (2.32ns)   --->   "%p_t_imag_1 = load float* %Ri_M_imag_addr_6, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 267 'load' 'p_t_imag_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "br label %8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511]   --->   Operation 268 'br' <Predicate = (!icmp_ln511)> <Delay = 0.00>

State 16 <SV = 10> <Delay = 14.7>
ST_16 : Operation 269 [1/2] (2.32ns)   --->   "%p_t_real = load float* %Ri_M_real_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 269 'load' 'p_t_real' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 270 [1/2] (2.32ns)   --->   "%p_t_imag = load float* %Ri_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 270 'load' 'p_t_imag' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 271 [1/2] (2.32ns)   --->   "%p_t_real_1 = load float* %Ri_M_real_addr_6, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 271 'load' 'p_t_real_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 272 [1/2] (2.32ns)   --->   "%p_t_imag_1 = load float* %Ri_M_imag_addr_6, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 272 'load' 'p_t_imag_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 273 [2/2] (12.3ns)   --->   "%tmp_i_i_i_i = fmul float %p_r_M_real, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 273 'fmul' 'tmp_i_i_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 274 [2/2] (12.3ns)   --->   "%tmp_i_i_i_i_61 = fmul float %p_r_M_imag, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 274 'fmul' 'tmp_i_i_i_i_61' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 11> <Delay = 12.3>
ST_17 : Operation 275 [1/2] (12.3ns)   --->   "%tmp_i_i_i_i = fmul float %p_r_M_real, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 275 'fmul' 'tmp_i_i_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 276 [1/2] (12.3ns)   --->   "%tmp_i_i_i_i_61 = fmul float %p_r_M_imag, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 276 'fmul' 'tmp_i_i_i_i_61' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 277 [2/2] (12.3ns)   --->   "%tmp_1_i_i_i_i = fmul float %p_r_M_imag, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 277 'fmul' 'tmp_1_i_i_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 278 [2/2] (12.3ns)   --->   "%tmp_2_i_i_i_i = fmul float %p_r_M_real, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 278 'fmul' 'tmp_2_i_i_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 12> <Delay = 12.3>
ST_18 : Operation 279 [4/4] (10.5ns)   --->   "%p_r_M_real_2 = fsub float %tmp_i_i_i_i, %tmp_i_i_i_i_61" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 279 'fsub' 'p_r_M_real_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 280 [1/2] (12.3ns)   --->   "%tmp_1_i_i_i_i = fmul float %p_r_M_imag, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 280 'fmul' 'tmp_1_i_i_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 281 [1/2] (12.3ns)   --->   "%tmp_2_i_i_i_i = fmul float %p_r_M_real, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 281 'fmul' 'tmp_2_i_i_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 282 [2/2] (12.3ns)   --->   "%tmp_i_i1_i_i = fmul float %p_r_M_real_1, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 282 'fmul' 'tmp_i_i1_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 283 [2/2] (12.3ns)   --->   "%tmp_i_i2_i_i = fmul float %p_r_M_imag_1, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 283 'fmul' 'tmp_i_i2_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 13> <Delay = 12.3>
ST_19 : Operation 284 [3/4] (10.5ns)   --->   "%p_r_M_real_2 = fsub float %tmp_i_i_i_i, %tmp_i_i_i_i_61" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 284 'fsub' 'p_r_M_real_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 285 [4/4] (10.5ns)   --->   "%p_r_M_imag_2 = fadd float %tmp_1_i_i_i_i, %tmp_2_i_i_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 285 'fadd' 'p_r_M_imag_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 286 [1/2] (12.3ns)   --->   "%tmp_i_i1_i_i = fmul float %p_r_M_real_1, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 286 'fmul' 'tmp_i_i1_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 287 [1/2] (12.3ns)   --->   "%tmp_i_i2_i_i = fmul float %p_r_M_imag_1, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 287 'fmul' 'tmp_i_i2_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 288 [2/2] (12.3ns)   --->   "%tmp_1_i_i4_i_i = fmul float %p_r_M_imag_1, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 288 'fmul' 'tmp_1_i_i4_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 289 [2/2] (12.3ns)   --->   "%tmp_2_i_i5_i_i = fmul float %p_r_M_real_1, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 289 'fmul' 'tmp_2_i_i5_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 14> <Delay = 12.3>
ST_20 : Operation 290 [2/4] (10.5ns)   --->   "%p_r_M_real_2 = fsub float %tmp_i_i_i_i, %tmp_i_i_i_i_61" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 290 'fsub' 'p_r_M_real_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 291 [3/4] (10.5ns)   --->   "%p_r_M_imag_2 = fadd float %tmp_1_i_i_i_i, %tmp_2_i_i_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 291 'fadd' 'p_r_M_imag_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 292 [4/4] (10.5ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i1_i_i, %tmp_i_i2_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 292 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 293 [1/2] (12.3ns)   --->   "%tmp_1_i_i4_i_i = fmul float %p_r_M_imag_1, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 293 'fmul' 'tmp_1_i_i4_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 294 [1/2] (12.3ns)   --->   "%tmp_2_i_i5_i_i = fmul float %p_r_M_real_1, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 294 'fmul' 'tmp_2_i_i5_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 295 [2/2] (12.3ns)   --->   "%tmp_i_i_i8_i = fmul float %p_r_M_real_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 295 'fmul' 'tmp_i_i_i8_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 296 [2/2] (12.3ns)   --->   "%tmp_i_i_i9_i = fmul float %p_r_M_imag_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 296 'fmul' 'tmp_i_i_i9_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 15> <Delay = 12.3>
ST_21 : Operation 297 [1/4] (10.5ns)   --->   "%p_r_M_real_2 = fsub float %tmp_i_i_i_i, %tmp_i_i_i_i_61" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 297 'fsub' 'p_r_M_real_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 298 [2/4] (10.5ns)   --->   "%p_r_M_imag_2 = fadd float %tmp_1_i_i_i_i, %tmp_2_i_i_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 298 'fadd' 'p_r_M_imag_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 299 [3/4] (10.5ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i1_i_i, %tmp_i_i2_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 299 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 300 [4/4] (10.5ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i4_i_i, %tmp_2_i_i5_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 300 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 301 [1/2] (12.3ns)   --->   "%tmp_i_i_i8_i = fmul float %p_r_M_real_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 301 'fmul' 'tmp_i_i_i8_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 302 [1/2] (12.3ns)   --->   "%tmp_i_i_i9_i = fmul float %p_r_M_imag_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 302 'fmul' 'tmp_i_i_i9_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 303 [2/2] (12.3ns)   --->   "%tmp_1_i_i_i1_i = fmul float %p_r_M_imag_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 303 'fmul' 'tmp_1_i_i_i1_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 304 [2/2] (12.3ns)   --->   "%tmp_2_i_i_i1_i = fmul float %p_r_M_real_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 304 'fmul' 'tmp_2_i_i_i1_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 16> <Delay = 12.3>
ST_22 : Operation 305 [1/4] (10.5ns)   --->   "%p_r_M_imag_2 = fadd float %tmp_1_i_i_i_i, %tmp_2_i_i_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 305 'fadd' 'p_r_M_imag_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 306 [2/4] (10.5ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i1_i_i, %tmp_i_i2_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 306 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 307 [3/4] (10.5ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i4_i_i, %tmp_2_i_i5_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 307 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 308 [4/4] (10.5ns)   --->   "%p_r_M_real_5 = fsub float %tmp_i_i_i8_i, %tmp_i_i_i9_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 308 'fsub' 'p_r_M_real_5' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 309 [1/2] (12.3ns)   --->   "%tmp_1_i_i_i1_i = fmul float %p_r_M_imag_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 309 'fmul' 'tmp_1_i_i_i1_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 310 [1/2] (12.3ns)   --->   "%tmp_2_i_i_i1_i = fmul float %p_r_M_real_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 310 'fmul' 'tmp_2_i_i_i1_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 311 [2/2] (12.3ns)   --->   "%tmp_i_i1_i1_i = fmul float %p_r_M_real_4, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 311 'fmul' 'tmp_i_i1_i1_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 312 [2/2] (12.3ns)   --->   "%tmp_i_i2_i1_i = fmul float %p_r_M_imag_4, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 312 'fmul' 'tmp_i_i2_i1_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 17> <Delay = 12.3>
ST_23 : Operation 313 [1/4] (10.5ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i1_i_i, %tmp_i_i2_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 313 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 314 [2/4] (10.5ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i4_i_i, %tmp_2_i_i5_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 314 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 315 [3/4] (10.5ns)   --->   "%p_r_M_real_5 = fsub float %tmp_i_i_i8_i, %tmp_i_i_i9_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 315 'fsub' 'p_r_M_real_5' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 316 [4/4] (10.5ns)   --->   "%p_r_M_imag_5 = fadd float %tmp_1_i_i_i1_i, %tmp_2_i_i_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 316 'fadd' 'p_r_M_imag_5' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 317 [1/2] (12.3ns)   --->   "%tmp_i_i1_i1_i = fmul float %p_r_M_real_4, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 317 'fmul' 'tmp_i_i1_i1_i' <Predicate = (!icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 318 [1/2] (12.3ns)   --->   "%tmp_i_i2_i1_i = fmul float %p_r_M_imag_4, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 318 'fmul' 'tmp_i_i2_i1_i' <Predicate = (!icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 319 [2/2] (12.3ns)   --->   "%tmp_1_i_i4_i1_i = fmul float %p_r_M_imag_4, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 319 'fmul' 'tmp_1_i_i4_i1_i' <Predicate = (!icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 320 [2/2] (12.3ns)   --->   "%tmp_2_i_i5_i1_i = fmul float %p_r_M_real_4, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 320 'fmul' 'tmp_2_i_i5_i1_i' <Predicate = (!icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 18> <Delay = 12.3>
ST_24 : Operation 321 [1/4] (10.5ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i4_i_i, %tmp_2_i_i5_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 321 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 322 [4/4] (10.5ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_2, %complex_M_real_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 322 'fadd' 'complex_M_real_writ_1' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 323 [2/4] (10.5ns)   --->   "%p_r_M_real_5 = fsub float %tmp_i_i_i8_i, %tmp_i_i_i9_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 323 'fsub' 'p_r_M_real_5' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 324 [3/4] (10.5ns)   --->   "%p_r_M_imag_5 = fadd float %tmp_1_i_i_i1_i, %tmp_2_i_i_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 324 'fadd' 'p_r_M_imag_5' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 325 [4/4] (10.5ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i1_i1_i, %tmp_i_i2_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 325 'fsub' 'complex_M_real_writ_2' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 326 [1/2] (12.3ns)   --->   "%tmp_1_i_i4_i1_i = fmul float %p_r_M_imag_4, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 326 'fmul' 'tmp_1_i_i4_i1_i' <Predicate = (!icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 327 [1/2] (12.3ns)   --->   "%tmp_2_i_i5_i1_i = fmul float %p_r_M_real_4, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 327 'fmul' 'tmp_2_i_i5_i1_i' <Predicate = (!icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 19> <Delay = 10.5>
ST_25 : Operation 328 [3/4] (10.5ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_2, %complex_M_real_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 328 'fadd' 'complex_M_real_writ_1' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 329 [4/4] (10.5ns)   --->   "%complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %complex_M_imag_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 329 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 330 [1/4] (10.5ns)   --->   "%p_r_M_real_5 = fsub float %tmp_i_i_i8_i, %tmp_i_i_i9_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 330 'fsub' 'p_r_M_real_5' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 331 [2/4] (10.5ns)   --->   "%p_r_M_imag_5 = fadd float %tmp_1_i_i_i1_i, %tmp_2_i_i_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 331 'fadd' 'p_r_M_imag_5' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 332 [3/4] (10.5ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i1_i1_i, %tmp_i_i2_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 332 'fsub' 'complex_M_real_writ_2' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 333 [4/4] (10.5ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_1_i_i4_i1_i, %tmp_2_i_i5_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 333 'fadd' 'complex_M_imag_writ_3' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 20> <Delay = 10.5>
ST_26 : Operation 334 [2/4] (10.5ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_2, %complex_M_real_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 334 'fadd' 'complex_M_real_writ_1' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 335 [3/4] (10.5ns)   --->   "%complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %complex_M_imag_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 335 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 336 [1/4] (10.5ns)   --->   "%p_r_M_imag_5 = fadd float %tmp_1_i_i_i1_i, %tmp_2_i_i_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 336 'fadd' 'p_r_M_imag_5' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 337 [2/4] (10.5ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i1_i1_i, %tmp_i_i2_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 337 'fsub' 'complex_M_real_writ_2' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 338 [3/4] (10.5ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_1_i_i4_i1_i, %tmp_2_i_i5_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 338 'fadd' 'complex_M_imag_writ_3' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 21> <Delay = 12.8>
ST_27 : Operation 339 [1/4] (10.5ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_2, %complex_M_real_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 339 'fadd' 'complex_M_real_writ_1' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 340 [2/4] (10.5ns)   --->   "%complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %complex_M_imag_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 340 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 341 [1/4] (10.5ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i1_i1_i, %tmp_i_i2_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 341 'fsub' 'complex_M_real_writ_2' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 342 [2/4] (10.5ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_1_i_i4_i1_i, %tmp_2_i_i5_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 342 'fadd' 'complex_M_imag_writ_3' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 343 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_1, float* %Ri_M_real_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 343 'store' <Predicate = (!icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 28 <SV = 22> <Delay = 12.8>
ST_28 : Operation 344 [1/4] (10.5ns)   --->   "%complex_M_imag_writ_2 = fadd float %p_r_M_imag_2, %complex_M_imag_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 344 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 345 [1/4] (10.5ns)   --->   "%complex_M_imag_writ_3 = fadd float %tmp_1_i_i4_i1_i, %tmp_2_i_i5_i1_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 345 'fadd' 'complex_M_imag_writ_3' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 346 [4/4] (10.5ns)   --->   "%complex_M_real_writ_3 = fadd float %p_r_M_real_5, %complex_M_real_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 346 'fadd' 'complex_M_real_writ_3' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 347 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_2, float* %Ri_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 347 'store' <Predicate = (!icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 29 <SV = 23> <Delay = 10.5>
ST_29 : Operation 348 [3/4] (10.5ns)   --->   "%complex_M_real_writ_3 = fadd float %p_r_M_real_5, %complex_M_real_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 348 'fadd' 'complex_M_real_writ_3' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 349 [4/4] (10.5ns)   --->   "%complex_M_imag_writ_4 = fadd float %p_r_M_imag_5, %complex_M_imag_writ_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 349 'fadd' 'complex_M_imag_writ_4' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 24> <Delay = 10.5>
ST_30 : Operation 350 [2/4] (10.5ns)   --->   "%complex_M_real_writ_3 = fadd float %p_r_M_real_5, %complex_M_real_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 350 'fadd' 'complex_M_real_writ_3' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 351 [3/4] (10.5ns)   --->   "%complex_M_imag_writ_4 = fadd float %p_r_M_imag_5, %complex_M_imag_writ_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 351 'fadd' 'complex_M_imag_writ_4' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 25> <Delay = 10.5>
ST_31 : Operation 352 [1/4] (10.5ns)   --->   "%complex_M_real_writ_3 = fadd float %p_r_M_real_5, %complex_M_real_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 352 'fadd' 'complex_M_real_writ_3' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 353 [2/4] (10.5ns)   --->   "%complex_M_imag_writ_4 = fadd float %p_r_M_imag_5, %complex_M_imag_writ_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 353 'fadd' 'complex_M_imag_writ_4' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 26> <Delay = 12.8>
ST_32 : Operation 354 [1/4] (10.5ns)   --->   "%complex_M_imag_writ_4 = fadd float %p_r_M_imag_5, %complex_M_imag_writ_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 354 'fadd' 'complex_M_imag_writ_4' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 355 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_3, float* %Ri_M_real_addr_6, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 355 'store' <Predicate = (!icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 356 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_4, float* %Ri_M_imag_addr_6, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516]   --->   Operation 356 'store' <Predicate = (!icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 357 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_32)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:518]   --->   Operation 357 'specregionend' 'empty_62' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_32 : Operation 358 [1/1] (0.00ns)   --->   "br label %._crit_edge5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:518]   --->   Operation 358 'br' <Predicate = (!icmp_ln513)> <Delay = 0.00>

State 33 <SV = 10> <Delay = 2.55>
ST_33 : Operation 359 [1/1] (2.55ns)   --->   "%add_ln521_1 = add i32 %select_ln486_5, %zext_ln498" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521]   --->   Operation 359 'add' 'add_ln521_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 360 [1/1] (1.76ns)   --->   "br label %.preheader2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519]   --->   Operation 360 'br' <Predicate = true> <Delay = 1.76>

State 34 <SV = 11> <Delay = 4.40>
ST_34 : Operation 361 [1/1] (0.00ns)   --->   "%k13_0 = phi i3 [ %k_1, %._crit_edge6 ], [ 0, %.preheader2.preheader ]"   --->   Operation 361 'phi' 'k13_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 362 [1/1] (1.13ns)   --->   "%icmp_ln519 = icmp eq i3 %k13_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519]   --->   Operation 362 'icmp' 'icmp_ln519' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 363 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 363 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 364 [1/1] (1.65ns)   --->   "%k_1 = add i3 %k13_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519]   --->   Operation 364 'add' 'k_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 365 [1/1] (0.00ns)   --->   "br i1 %icmp_ln519, label %qrf_row_loop_end, label %qrf_q_update_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519]   --->   Operation 365 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln519 = zext i3 %k13_0 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519]   --->   Operation 366 'zext' 'zext_ln519' <Predicate = (!icmp_ln519)> <Delay = 0.00>
ST_34 : Operation 367 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str27) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519]   --->   Operation 367 'specloopname' <Predicate = (!icmp_ln519)> <Delay = 0.00>
ST_34 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519]   --->   Operation 368 'specregionbegin' 'tmp_33' <Predicate = (!icmp_ln519)> <Delay = 0.00>
ST_34 : Operation 369 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 8, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:520]   --->   Operation 369 'specpipeline' <Predicate = (!icmp_ln519)> <Delay = 0.00>
ST_34 : Operation 370 [1/1] (2.47ns)   --->   "%icmp_ln521 = icmp slt i32 %zext_ln519, %add_ln521_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521]   --->   Operation 370 'icmp' 'icmp_ln521' <Predicate = (!icmp_ln519)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 371 [1/1] (0.00ns)   --->   "br i1 %icmp_ln521, label %._crit_edge6, label %qrf_q_update_end" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521]   --->   Operation 371 'br' <Predicate = (!icmp_ln519)> <Delay = 0.00>
ST_34 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln524 = zext i3 %k13_0 to i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 372 'zext' 'zext_ln524' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_34 : Operation 373 [1/1] (1.73ns)   --->   "%add_ln524 = add i5 %zext_ln503, %zext_ln524" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 373 'add' 'add_ln524' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln524_1 = zext i5 %add_ln524 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 374 'zext' 'zext_ln524_1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_34 : Operation 375 [1/1] (0.00ns)   --->   "%Qi_M_real_addr_4 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln524_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 375 'getelementptr' 'Qi_M_real_addr_4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_34 : Operation 376 [1/1] (1.73ns)   --->   "%add_ln524_1 = add i5 %zext_ln503_2, %zext_ln524" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 376 'add' 'add_ln524_1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln524_2 = zext i5 %add_ln524_1 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 377 'zext' 'zext_ln524_2' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_34 : Operation 378 [1/1] (0.00ns)   --->   "%Qi_M_real_addr_5 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln524_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 378 'getelementptr' 'Qi_M_real_addr_5' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_34 : Operation 379 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr_4 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln524_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 379 'getelementptr' 'Qi_M_imag_addr_4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_34 : Operation 380 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr_5 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln524_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 380 'getelementptr' 'Qi_M_imag_addr_5' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_34 : Operation 381 [2/2] (2.32ns)   --->   "%p_t_real_2 = load float* %Qi_M_real_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 381 'load' 'p_t_real_2' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 382 [2/2] (2.32ns)   --->   "%p_t_imag_2 = load float* %Qi_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 382 'load' 'p_t_imag_2' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 383 [2/2] (2.32ns)   --->   "%p_t_real_3 = load float* %Qi_M_real_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 383 'load' 'p_t_real_3' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 384 [2/2] (2.32ns)   --->   "%p_t_imag_3 = load float* %Qi_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 384 'load' 'p_t_imag_3' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 385 [1/1] (0.00ns)   --->   "br label %.preheader2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519]   --->   Operation 385 'br' <Predicate = (!icmp_ln519)> <Delay = 0.00>

State 35 <SV = 12> <Delay = 14.7>
ST_35 : Operation 386 [1/2] (2.32ns)   --->   "%p_t_real_2 = load float* %Qi_M_real_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 386 'load' 'p_t_real_2' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 387 [1/2] (2.32ns)   --->   "%p_t_imag_2 = load float* %Qi_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 387 'load' 'p_t_imag_2' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 388 [1/2] (2.32ns)   --->   "%p_t_real_3 = load float* %Qi_M_real_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 388 'load' 'p_t_real_3' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 389 [1/2] (2.32ns)   --->   "%p_t_imag_3 = load float* %Qi_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 389 'load' 'p_t_imag_3' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 390 [2/2] (12.3ns)   --->   "%tmp_i_i_i_i1 = fmul float %p_r_M_real, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 390 'fmul' 'tmp_i_i_i_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 391 [2/2] (12.3ns)   --->   "%tmp_i_i_i_i2 = fmul float %p_r_M_imag, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 391 'fmul' 'tmp_i_i_i_i2' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 13> <Delay = 12.3>
ST_36 : Operation 392 [1/2] (12.3ns)   --->   "%tmp_i_i_i_i1 = fmul float %p_r_M_real, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 392 'fmul' 'tmp_i_i_i_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 393 [1/2] (12.3ns)   --->   "%tmp_i_i_i_i2 = fmul float %p_r_M_imag, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 393 'fmul' 'tmp_i_i_i_i2' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 394 [2/2] (12.3ns)   --->   "%tmp_1_i_i_i_i4 = fmul float %p_r_M_imag, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 394 'fmul' 'tmp_1_i_i_i_i4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 395 [2/2] (12.3ns)   --->   "%tmp_2_i_i_i_i5 = fmul float %p_r_M_real, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 395 'fmul' 'tmp_2_i_i_i_i5' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 14> <Delay = 12.3>
ST_37 : Operation 396 [4/4] (10.5ns)   --->   "%p_r_M_real_6 = fsub float %tmp_i_i_i_i1, %tmp_i_i_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 396 'fsub' 'p_r_M_real_6' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 397 [1/2] (12.3ns)   --->   "%tmp_1_i_i_i_i4 = fmul float %p_r_M_imag, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 397 'fmul' 'tmp_1_i_i_i_i4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 398 [1/2] (12.3ns)   --->   "%tmp_2_i_i_i_i5 = fmul float %p_r_M_real, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 398 'fmul' 'tmp_2_i_i_i_i5' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 399 [2/2] (12.3ns)   --->   "%tmp_i_i1_i_i7 = fmul float %p_r_M_real_1, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 399 'fmul' 'tmp_i_i1_i_i7' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 400 [2/2] (12.3ns)   --->   "%tmp_i_i2_i_i8 = fmul float %p_r_M_imag_1, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 400 'fmul' 'tmp_i_i2_i_i8' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 15> <Delay = 12.3>
ST_38 : Operation 401 [3/4] (10.5ns)   --->   "%p_r_M_real_6 = fsub float %tmp_i_i_i_i1, %tmp_i_i_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 401 'fsub' 'p_r_M_real_6' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 402 [4/4] (10.5ns)   --->   "%p_r_M_imag_6 = fadd float %tmp_1_i_i_i_i4, %tmp_2_i_i_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 402 'fadd' 'p_r_M_imag_6' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 403 [1/2] (12.3ns)   --->   "%tmp_i_i1_i_i7 = fmul float %p_r_M_real_1, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 403 'fmul' 'tmp_i_i1_i_i7' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 404 [1/2] (12.3ns)   --->   "%tmp_i_i2_i_i8 = fmul float %p_r_M_imag_1, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 404 'fmul' 'tmp_i_i2_i_i8' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 405 [2/2] (12.3ns)   --->   "%tmp_1_i_i4_i_i1 = fmul float %p_r_M_imag_1, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 405 'fmul' 'tmp_1_i_i4_i_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 406 [2/2] (12.3ns)   --->   "%tmp_2_i_i5_i_i1 = fmul float %p_r_M_real_1, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 406 'fmul' 'tmp_2_i_i5_i_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 16> <Delay = 12.3>
ST_39 : Operation 407 [2/4] (10.5ns)   --->   "%p_r_M_real_6 = fsub float %tmp_i_i_i_i1, %tmp_i_i_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 407 'fsub' 'p_r_M_real_6' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 408 [3/4] (10.5ns)   --->   "%p_r_M_imag_6 = fadd float %tmp_1_i_i_i_i4, %tmp_2_i_i_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 408 'fadd' 'p_r_M_imag_6' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 409 [4/4] (10.5ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i1_i_i7, %tmp_i_i2_i_i8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 409 'fsub' 'complex_M_real_writ_4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 410 [1/2] (12.3ns)   --->   "%tmp_1_i_i4_i_i1 = fmul float %p_r_M_imag_1, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 410 'fmul' 'tmp_1_i_i4_i_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 411 [1/2] (12.3ns)   --->   "%tmp_2_i_i5_i_i1 = fmul float %p_r_M_real_1, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 411 'fmul' 'tmp_2_i_i5_i_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 412 [2/2] (12.3ns)   --->   "%tmp_i_i_i8_i1 = fmul float %p_r_M_real_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 412 'fmul' 'tmp_i_i_i8_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 413 [2/2] (12.3ns)   --->   "%tmp_i_i_i9_i1 = fmul float %p_r_M_imag_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 413 'fmul' 'tmp_i_i_i9_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 17> <Delay = 12.3>
ST_40 : Operation 414 [1/4] (10.5ns)   --->   "%p_r_M_real_6 = fsub float %tmp_i_i_i_i1, %tmp_i_i_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 414 'fsub' 'p_r_M_real_6' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 415 [2/4] (10.5ns)   --->   "%p_r_M_imag_6 = fadd float %tmp_1_i_i_i_i4, %tmp_2_i_i_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 415 'fadd' 'p_r_M_imag_6' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 416 [3/4] (10.5ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i1_i_i7, %tmp_i_i2_i_i8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 416 'fsub' 'complex_M_real_writ_4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 417 [4/4] (10.5ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_1_i_i4_i_i1, %tmp_2_i_i5_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 417 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 418 [1/2] (12.3ns)   --->   "%tmp_i_i_i8_i1 = fmul float %p_r_M_real_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 418 'fmul' 'tmp_i_i_i8_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 419 [1/2] (12.3ns)   --->   "%tmp_i_i_i9_i1 = fmul float %p_r_M_imag_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 419 'fmul' 'tmp_i_i_i9_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 420 [2/2] (12.3ns)   --->   "%tmp_1_i_i_i1_i1 = fmul float %p_r_M_imag_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 420 'fmul' 'tmp_1_i_i_i1_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 421 [2/2] (12.3ns)   --->   "%tmp_2_i_i_i1_i1 = fmul float %p_r_M_real_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 421 'fmul' 'tmp_2_i_i_i1_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 18> <Delay = 12.3>
ST_41 : Operation 422 [1/4] (10.5ns)   --->   "%p_r_M_imag_6 = fadd float %tmp_1_i_i_i_i4, %tmp_2_i_i_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 422 'fadd' 'p_r_M_imag_6' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 423 [2/4] (10.5ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i1_i_i7, %tmp_i_i2_i_i8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 423 'fsub' 'complex_M_real_writ_4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 424 [3/4] (10.5ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_1_i_i4_i_i1, %tmp_2_i_i5_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 424 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 425 [4/4] (10.5ns)   --->   "%p_r_M_real_7 = fsub float %tmp_i_i_i8_i1, %tmp_i_i_i9_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 425 'fsub' 'p_r_M_real_7' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 426 [1/2] (12.3ns)   --->   "%tmp_1_i_i_i1_i1 = fmul float %p_r_M_imag_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 426 'fmul' 'tmp_1_i_i_i1_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 427 [1/2] (12.3ns)   --->   "%tmp_2_i_i_i1_i1 = fmul float %p_r_M_real_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 427 'fmul' 'tmp_2_i_i_i1_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 428 [2/2] (12.3ns)   --->   "%tmp_i_i1_i1_i1 = fmul float %p_r_M_real_4, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 428 'fmul' 'tmp_i_i1_i1_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 429 [2/2] (12.3ns)   --->   "%tmp_i_i2_i1_i1 = fmul float %p_r_M_imag_4, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 429 'fmul' 'tmp_i_i2_i1_i1' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 19> <Delay = 12.3>
ST_42 : Operation 430 [1/4] (10.5ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i1_i_i7, %tmp_i_i2_i_i8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 430 'fsub' 'complex_M_real_writ_4' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 431 [2/4] (10.5ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_1_i_i4_i_i1, %tmp_2_i_i5_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 431 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 432 [3/4] (10.5ns)   --->   "%p_r_M_real_7 = fsub float %tmp_i_i_i8_i1, %tmp_i_i_i9_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 432 'fsub' 'p_r_M_real_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 433 [4/4] (10.5ns)   --->   "%p_r_M_imag_7 = fadd float %tmp_1_i_i_i1_i1, %tmp_2_i_i_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 433 'fadd' 'p_r_M_imag_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 434 [1/2] (12.3ns)   --->   "%tmp_i_i1_i1_i1 = fmul float %p_r_M_real_4, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 434 'fmul' 'tmp_i_i1_i1_i1' <Predicate = (!icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 435 [1/2] (12.3ns)   --->   "%tmp_i_i2_i1_i1 = fmul float %p_r_M_imag_4, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 435 'fmul' 'tmp_i_i2_i1_i1' <Predicate = (!icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 436 [2/2] (12.3ns)   --->   "%tmp_1_i_i4_i1_i1 = fmul float %p_r_M_imag_4, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 436 'fmul' 'tmp_1_i_i4_i1_i1' <Predicate = (!icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 437 [2/2] (12.3ns)   --->   "%tmp_2_i_i5_i1_i1 = fmul float %p_r_M_real_4, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 437 'fmul' 'tmp_2_i_i5_i1_i1' <Predicate = (!icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 20> <Delay = 12.3>
ST_43 : Operation 438 [1/4] (10.5ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_1_i_i4_i_i1, %tmp_2_i_i5_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 438 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 439 [4/4] (10.5ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_6, %complex_M_real_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 439 'fadd' 'complex_M_real_writ_5' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 440 [2/4] (10.5ns)   --->   "%p_r_M_real_7 = fsub float %tmp_i_i_i8_i1, %tmp_i_i_i9_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 440 'fsub' 'p_r_M_real_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 441 [3/4] (10.5ns)   --->   "%p_r_M_imag_7 = fadd float %tmp_1_i_i_i1_i1, %tmp_2_i_i_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 441 'fadd' 'p_r_M_imag_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 442 [4/4] (10.5ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i1_i1_i1, %tmp_i_i2_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 442 'fsub' 'complex_M_real_writ_6' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 443 [1/2] (12.3ns)   --->   "%tmp_1_i_i4_i1_i1 = fmul float %p_r_M_imag_4, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 443 'fmul' 'tmp_1_i_i4_i1_i1' <Predicate = (!icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 444 [1/2] (12.3ns)   --->   "%tmp_2_i_i5_i1_i1 = fmul float %p_r_M_real_4, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 444 'fmul' 'tmp_2_i_i5_i1_i1' <Predicate = (!icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 21> <Delay = 10.5>
ST_44 : Operation 445 [3/4] (10.5ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_6, %complex_M_real_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 445 'fadd' 'complex_M_real_writ_5' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 446 [4/4] (10.5ns)   --->   "%complex_M_imag_writ_6 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 446 'fadd' 'complex_M_imag_writ_6' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 447 [1/4] (10.5ns)   --->   "%p_r_M_real_7 = fsub float %tmp_i_i_i8_i1, %tmp_i_i_i9_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 447 'fsub' 'p_r_M_real_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 448 [2/4] (10.5ns)   --->   "%p_r_M_imag_7 = fadd float %tmp_1_i_i_i1_i1, %tmp_2_i_i_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 448 'fadd' 'p_r_M_imag_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 449 [3/4] (10.5ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i1_i1_i1, %tmp_i_i2_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 449 'fsub' 'complex_M_real_writ_6' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 450 [4/4] (10.5ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_1_i_i4_i1_i1, %tmp_2_i_i5_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 450 'fadd' 'complex_M_imag_writ_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 22> <Delay = 10.5>
ST_45 : Operation 451 [2/4] (10.5ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_6, %complex_M_real_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 451 'fadd' 'complex_M_real_writ_5' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 452 [3/4] (10.5ns)   --->   "%complex_M_imag_writ_6 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 452 'fadd' 'complex_M_imag_writ_6' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 453 [1/4] (10.5ns)   --->   "%p_r_M_imag_7 = fadd float %tmp_1_i_i_i1_i1, %tmp_2_i_i_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 453 'fadd' 'p_r_M_imag_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 454 [2/4] (10.5ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i1_i1_i1, %tmp_i_i2_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 454 'fsub' 'complex_M_real_writ_6' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 455 [3/4] (10.5ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_1_i_i4_i1_i1, %tmp_2_i_i5_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 455 'fadd' 'complex_M_imag_writ_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 23> <Delay = 12.8>
ST_46 : Operation 456 [1/4] (10.5ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_6, %complex_M_real_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 456 'fadd' 'complex_M_real_writ_5' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 457 [2/4] (10.5ns)   --->   "%complex_M_imag_writ_6 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 457 'fadd' 'complex_M_imag_writ_6' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 458 [1/4] (10.5ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i1_i1_i1, %tmp_i_i2_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 458 'fsub' 'complex_M_real_writ_6' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 459 [2/4] (10.5ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_1_i_i4_i1_i1, %tmp_2_i_i5_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 459 'fadd' 'complex_M_imag_writ_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 460 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_5, float* %Qi_M_real_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 460 'store' <Predicate = (!icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 47 <SV = 24> <Delay = 12.8>
ST_47 : Operation 461 [1/4] (10.5ns)   --->   "%complex_M_imag_writ_6 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 461 'fadd' 'complex_M_imag_writ_6' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 462 [1/4] (10.5ns)   --->   "%complex_M_imag_writ_7 = fadd float %tmp_1_i_i4_i1_i1, %tmp_2_i_i5_i1_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 462 'fadd' 'complex_M_imag_writ_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 463 [4/4] (10.5ns)   --->   "%complex_M_real_writ_7 = fadd float %p_r_M_real_7, %complex_M_real_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 463 'fadd' 'complex_M_real_writ_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 464 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_6, float* %Qi_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 464 'store' <Predicate = (!icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 48 <SV = 25> <Delay = 10.5>
ST_48 : Operation 465 [3/4] (10.5ns)   --->   "%complex_M_real_writ_7 = fadd float %p_r_M_real_7, %complex_M_real_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 465 'fadd' 'complex_M_real_writ_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 466 [4/4] (10.5ns)   --->   "%complex_M_imag_writ_8 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 466 'fadd' 'complex_M_imag_writ_8' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 26> <Delay = 10.5>
ST_49 : Operation 467 [2/4] (10.5ns)   --->   "%complex_M_real_writ_7 = fadd float %p_r_M_real_7, %complex_M_real_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 467 'fadd' 'complex_M_real_writ_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 468 [3/4] (10.5ns)   --->   "%complex_M_imag_writ_8 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 468 'fadd' 'complex_M_imag_writ_8' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 27> <Delay = 10.5>
ST_50 : Operation 469 [1/4] (10.5ns)   --->   "%complex_M_real_writ_7 = fadd float %p_r_M_real_7, %complex_M_real_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 469 'fadd' 'complex_M_real_writ_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 470 [2/4] (10.5ns)   --->   "%complex_M_imag_writ_8 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 470 'fadd' 'complex_M_imag_writ_8' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 28> <Delay = 12.8>
ST_51 : Operation 471 [1/4] (10.5ns)   --->   "%complex_M_imag_writ_8 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 471 'fadd' 'complex_M_imag_writ_8' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 472 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_7, float* %Qi_M_real_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 472 'store' <Predicate = (!icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_51 : Operation 473 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_8, float* %Qi_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524]   --->   Operation 473 'store' <Predicate = (!icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_51 : Operation 474 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp_33)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:526]   --->   Operation 474 'specregionend' 'empty_63' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_51 : Operation 475 [1/1] (0.00ns)   --->   "br label %._crit_edge6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:526]   --->   Operation 475 'br' <Predicate = (!icmp_ln521)> <Delay = 0.00>

State 52 <SV = 12> <Delay = 1.56>
ST_52 : Operation 476 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_27)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:528]   --->   Operation 476 'specregionend' 'empty_64' <Predicate = (icmp_ln499)> <Delay = 0.00>
ST_52 : Operation 477 [1/1] (0.00ns)   --->   "br label %._crit_edge" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:528]   --->   Operation 477 'br' <Predicate = (icmp_ln499)> <Delay = 0.00>
ST_52 : Operation 478 [1/1] (1.56ns)   --->   "%i = add i2 %select_ln486, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498]   --->   Operation 478 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 479 [1/1] (0.00ns)   --->   "br label %.preheader3.preheader" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498]   --->   Operation 479 'br' <Predicate = true> <Delay = 0.00>

State 53 <SV = 7> <Delay = 2.09>
ST_53 : Operation 480 [1/1] (0.00ns)   --->   "%r14_0 = phi i3 [ %r_1, %qrf_out_row_assign_end ], [ 0, %.preheader1.preheader ]"   --->   Operation 480 'phi' 'r14_0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 481 [1/1] (1.13ns)   --->   "%icmp_ln532 = icmp eq i3 %r14_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:532]   --->   Operation 481 'icmp' 'icmp_ln532' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 482 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 482 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 483 [1/1] (1.65ns)   --->   "%r_1 = add i3 %r14_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:532]   --->   Operation 483 'add' 'r_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 484 [1/1] (0.00ns)   --->   "br i1 %icmp_ln532, label %11, label %qrf_out_row_assign_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:532]   --->   Operation 484 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 485 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str28) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:532]   --->   Operation 485 'specloopname' <Predicate = (!icmp_ln532)> <Delay = 0.00>
ST_53 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str28)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:532]   --->   Operation 486 'specregionbegin' 'tmp_29' <Predicate = (!icmp_ln532)> <Delay = 0.00>
ST_53 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln545 = zext i3 %r14_0 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 487 'zext' 'zext_ln545' <Predicate = (!icmp_ln532)> <Delay = 0.00>
ST_53 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_10 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r14_0, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 488 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln532)> <Delay = 0.00>
ST_53 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln533 = zext i5 %tmp_10 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533]   --->   Operation 489 'zext' 'zext_ln533' <Predicate = (!icmp_ln532)> <Delay = 0.00>
ST_53 : Operation 490 [1/1] (1.76ns)   --->   "br label %9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533]   --->   Operation 490 'br' <Predicate = (!icmp_ln532)> <Delay = 1.76>
ST_53 : Operation 491 [1/1] (0.00ns)   --->   "ret void" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:550]   --->   Operation 491 'ret' <Predicate = (icmp_ln532)> <Delay = 0.00>

State 54 <SV = 8> <Delay = 4.10>
ST_54 : Operation 492 [1/1] (0.00ns)   --->   "%c15_0 = phi i3 [ 0, %qrf_out_row_assign_begin ], [ %c_2, %qrf_out_col_assign_Q ]"   --->   Operation 492 'phi' 'c15_0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 493 [1/1] (1.13ns)   --->   "%icmp_ln533 = icmp eq i3 %c15_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533]   --->   Operation 493 'icmp' 'icmp_ln533' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 494 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 494 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 495 [1/1] (1.65ns)   --->   "%c_2 = add i3 %c15_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533]   --->   Operation 495 'add' 'c_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 496 [1/1] (0.00ns)   --->   "br i1 %icmp_ln533, label %.preheader.preheader, label %qrf_out_col_assign_Q" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533]   --->   Operation 496 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i3 %c15_0 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 497 'zext' 'zext_ln538' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_54 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_11 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %c15_0, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 498 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_54 : Operation 499 [1/1] (1.78ns)   --->   "%add_ln538_1 = add i6 %zext_ln538, %zext_ln533" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 499 'add' 'add_ln538_1' <Predicate = (!icmp_ln533)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln538_3 = zext i6 %add_ln538_1 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 500 'zext' 'zext_ln538_3' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_54 : Operation 501 [1/1] (0.00ns)   --->   "%Qi_M_real_addr_3 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln538_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 501 'getelementptr' 'Qi_M_real_addr_3' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_54 : Operation 502 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr_3 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln538_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 502 'getelementptr' 'Qi_M_imag_addr_3' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_54 : Operation 503 [2/2] (2.32ns)   --->   "%tmp_M_real = load float* %Qi_M_real_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 503 'load' 'tmp_M_real' <Predicate = (!icmp_ln533)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_54 : Operation 504 [2/2] (2.32ns)   --->   "%tmp_M_imag = load float* %Qi_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 504 'load' 'tmp_M_imag' <Predicate = (!icmp_ln533)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 55 <SV = 9> <Delay = 5.63>
ST_55 : Operation 505 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str29) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533]   --->   Operation 505 'specloopname' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_55 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str29)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533]   --->   Operation 506 'specregionbegin' 'tmp_31' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_55 : Operation 507 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:534]   --->   Operation 507 'specpipeline' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_55 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln538_1 = zext i5 %tmp_11 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 508 'zext' 'zext_ln538_1' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_55 : Operation 509 [1/1] (1.78ns)   --->   "%add_ln538 = add i6 %zext_ln545, %zext_ln538_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 509 'add' 'add_ln538' <Predicate = (!icmp_ln533)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln538_2 = zext i6 %add_ln538 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 510 'zext' 'zext_ln538_2' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_55 : Operation 511 [1/1] (0.00ns)   --->   "%Q_M_real_addr = getelementptr [16 x float]* %Q_M_real, i64 0, i64 %zext_ln538_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 511 'getelementptr' 'Q_M_real_addr' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_55 : Operation 512 [1/1] (0.00ns)   --->   "%Q_M_imag_addr = getelementptr [16 x float]* %Q_M_imag, i64 0, i64 %zext_ln538_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 512 'getelementptr' 'Q_M_imag_addr' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_55 : Operation 513 [1/2] (2.32ns)   --->   "%tmp_M_real = load float* %Qi_M_real_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 513 'load' 'tmp_M_real' <Predicate = (!icmp_ln533)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_55 : Operation 514 [1/2] (2.32ns)   --->   "%tmp_M_imag = load float* %Qi_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 514 'load' 'tmp_M_imag' <Predicate = (!icmp_ln533)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_55 : Operation 515 [1/1] (0.00ns)   --->   "%bitcast_ln155 = bitcast float %tmp_M_imag to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 515 'bitcast' 'bitcast_ln155' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_55 : Operation 516 [1/1] (0.99ns)   --->   "%xor_ln155 = xor i32 %bitcast_ln155, -2147483648" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 516 'xor' 'xor_ln155' <Predicate = (!icmp_ln533)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_M_imag_6 = bitcast i32 %xor_ln155 to float" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 517 'bitcast' 'tmp_M_imag_6' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_55 : Operation 518 [1/1] (2.32ns)   --->   "store float %tmp_M_real, float* %Q_M_real_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 518 'store' <Predicate = (!icmp_ln533)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_55 : Operation 519 [1/1] (2.32ns)   --->   "store float %tmp_M_imag_6, float* %Q_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538]   --->   Operation 519 'store' <Predicate = (!icmp_ln533)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_55 : Operation 520 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str29, i32 %tmp_31)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:540]   --->   Operation 520 'specregionend' 'empty_65' <Predicate = (!icmp_ln533)> <Delay = 0.00>
ST_55 : Operation 521 [1/1] (0.00ns)   --->   "br label %9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533]   --->   Operation 521 'br' <Predicate = (!icmp_ln533)> <Delay = 0.00>

State 56 <SV = 9> <Delay = 1.76>
ST_56 : Operation 522 [1/1] (1.76ns)   --->   "br label %.preheader" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:541]   --->   Operation 522 'br' <Predicate = true> <Delay = 1.76>

State 57 <SV = 10> <Delay = 4.10>
ST_57 : Operation 523 [1/1] (0.00ns)   --->   "%c16_0 = phi i3 [ %c_3, %qrf_out_col_assign_R_end ], [ 0, %.preheader.preheader ]"   --->   Operation 523 'phi' 'c16_0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 524 [1/1] (1.13ns)   --->   "%icmp_ln541 = icmp eq i3 %c16_0, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:541]   --->   Operation 524 'icmp' 'icmp_ln541' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 525 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 525 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 526 [1/1] (1.65ns)   --->   "%c_3 = add i3 %c16_0, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:541]   --->   Operation 526 'add' 'c_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 527 [1/1] (0.00ns)   --->   "br i1 %icmp_ln541, label %qrf_out_row_assign_end, label %qrf_out_col_assign_R_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:541]   --->   Operation 527 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 528 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str30) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:541]   --->   Operation 528 'specloopname' <Predicate = (!icmp_ln541)> <Delay = 0.00>
ST_57 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:541]   --->   Operation 529 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln541)> <Delay = 0.00>
ST_57 : Operation 530 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:542]   --->   Operation 530 'specpipeline' <Predicate = (!icmp_ln541)> <Delay = 0.00>
ST_57 : Operation 531 [1/1] (1.13ns)   --->   "%icmp_ln543 = icmp ugt i3 %r14_0, %c16_0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:543]   --->   Operation 531 'icmp' 'icmp_ln543' <Predicate = (!icmp_ln541)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 532 [1/1] (0.00ns)   --->   "br i1 %icmp_ln543, label %qrf_out_col_assign_R_end, label %10" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:543]   --->   Operation 532 'br' <Predicate = (!icmp_ln541)> <Delay = 0.00>
ST_57 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln545_1 = zext i3 %c16_0 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 533 'zext' 'zext_ln545_1' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 0.00>
ST_57 : Operation 534 [1/1] (1.78ns)   --->   "%add_ln545 = add i6 %zext_ln533, %zext_ln545_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 534 'add' 'add_ln545' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln545_2 = zext i6 %add_ln545 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 535 'zext' 'zext_ln545_2' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 0.00>
ST_57 : Operation 536 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_4 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln545_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 536 'getelementptr' 'Ri_M_real_addr_4' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 0.00>
ST_57 : Operation 537 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_4 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln545_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 537 'getelementptr' 'Ri_M_imag_addr_4' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 0.00>
ST_57 : Operation 538 [2/2] (2.32ns)   --->   "%Ri_M_real_load_2 = load float* %Ri_M_real_addr_4, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 538 'load' 'Ri_M_real_load_2' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_57 : Operation 539 [2/2] (2.32ns)   --->   "%Ri_M_imag_load_2 = load float* %Ri_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 539 'load' 'Ri_M_imag_load_2' <Predicate = (!icmp_ln541 & !icmp_ln543)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_57 : Operation 540 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str30, i32 %tmp_s)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:547]   --->   Operation 540 'specregionend' 'empty_66' <Predicate = (!icmp_ln541)> <Delay = 0.00>
ST_57 : Operation 541 [1/1] (0.00ns)   --->   "br label %.preheader" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:541]   --->   Operation 541 'br' <Predicate = (!icmp_ln541)> <Delay = 0.00>

State 58 <SV = 11> <Delay = 4.64>
ST_58 : Operation 542 [1/1] (0.00ns)   --->   "%R_M_real_addr = getelementptr [16 x float]* %R_M_real, i64 0, i64 %zext_ln545_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 542 'getelementptr' 'R_M_real_addr' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_58 : Operation 543 [1/1] (0.00ns)   --->   "%R_M_imag_addr = getelementptr [16 x float]* %R_M_imag, i64 0, i64 %zext_ln545_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 543 'getelementptr' 'R_M_imag_addr' <Predicate = (!icmp_ln543)> <Delay = 0.00>
ST_58 : Operation 544 [1/2] (2.32ns)   --->   "%Ri_M_real_load_2 = load float* %Ri_M_real_addr_4, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 544 'load' 'Ri_M_real_load_2' <Predicate = (!icmp_ln543)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 545 [1/1] (2.32ns)   --->   "store float %Ri_M_real_load_2, float* %R_M_real_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 545 'store' <Predicate = (!icmp_ln543)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 546 [1/2] (2.32ns)   --->   "%Ri_M_imag_load_2 = load float* %Ri_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 546 'load' 'Ri_M_imag_load_2' <Predicate = (!icmp_ln543)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 547 [1/1] (2.32ns)   --->   "store float %Ri_M_imag_load_2, float* %R_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545]   --->   Operation 547 'store' <Predicate = (!icmp_ln543)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 548 [1/1] (0.00ns)   --->   "br label %qrf_out_col_assign_R_end" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:546]   --->   Operation 548 'br' <Predicate = (!icmp_ln543)> <Delay = 0.00>

State 59 <SV = 11> <Delay = 0.00>
ST_59 : Operation 549 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str28, i32 %tmp_29)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:548]   --->   Operation 549 'specregionend' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 550 [1/1] (0.00ns)   --->   "br label %.preheader1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:532]   --->   Operation 550 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln459', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459) with incoming values : ('add_ln459', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459) [13]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln459_1', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459) with incoming values : ('add_ln459_1', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459) [18]  (1.77 ns)

 <State 3>: 2.89ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln459', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459) [26]  (0.959 ns)
	blocking operation 1.93 ns on control path)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln460_1', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460) with incoming values : ('add_ln460_1', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460) [40]  (1.77 ns)

 <State 5>: 2.89ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln460', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460) [48]  (0.959 ns)
	blocking operation 1.93 ns on control path)

 <State 6>: 2.1ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln471', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:471) [58]  (1.13 ns)
	blocking operation 0.965 ns on control path)

 <State 7>: 4.1ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:472) [74]  (0 ns)
	'add' operation ('add_ln1067_1', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477) [87]  (1.78 ns)
	'getelementptr' operation ('Qi_M_real_addr_2', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477) [89]  (0 ns)
	'store' operation ('store_ln477', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477) of constant 0 on array 'Qi._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459 [91]  (2.32 ns)

 <State 8>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c') with incoming values : ('c', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480) [104]  (1.77 ns)

 <State 9>: 4.1ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480) [104]  (0 ns)
	'add' operation ('add_ln482', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482) [114]  (1.78 ns)
	'getelementptr' operation ('A_M_real_addr', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482) [116]  (0 ns)
	'load' operation ('A_M_real_load', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482) on array 'A_M_real' [120]  (2.32 ns)

 <State 10>: 4.64ns
The critical path consists of the following:
	'load' operation ('A_M_real_load', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482) on array 'A_M_real' [120]  (2.32 ns)
	'store' operation ('store_ln482', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482) of variable 'A_M_real_load', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482 on array 'Ri._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460 [121]  (2.32 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 7.57ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498) [134]  (0 ns)
	'icmp' operation ('icmp_ln498', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498) [147]  (0.959 ns)
	'select' operation ('select_ln486', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486) [148]  (0.993 ns)
	'add' operation ('add_ln503', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503) [172]  (1.56 ns)
	'add' operation ('add_ln503_1', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503) [175]  (1.74 ns)
	'getelementptr' operation ('Ri_M_real_addr_2', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503) [177]  (0 ns)
	'load' operation ('Ri_M_real_load', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503) on array 'Ri._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460 [179]  (2.32 ns)

 <State 13>: 9.52ns
The critical path consists of the following:
	'load' operation ('Ri_M_real_load', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503) on array 'Ri._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460 [179]  (2.32 ns)
	'call' operation ('call_ret', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503) to 'qrf_givens<float>' [189]  (7.2 ns)

 <State 14>: 6.85ns
The critical path consists of the following:
	'call' operation ('call_ret', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503) to 'qrf_givens<float>' [189]  (4.53 ns)
	'store' operation ('store_ln506', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:506) of variable 'mag._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503 on array 'Ri._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460 [201]  (2.32 ns)

 <State 15>: 4.06ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511) [211]  (0 ns)
	'add' operation ('add_ln516', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516) [224]  (1.74 ns)
	'getelementptr' operation ('Ri_M_real_addr_5', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516) [226]  (0 ns)
	'load' operation ('a._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516) on array 'Ri._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460 [232]  (2.32 ns)

 <State 16>: 14.7ns
The critical path consists of the following:
	'load' operation ('a._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516) on array 'Ri._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460 [232]  (2.32 ns)
	'fmul' operation ('tmp_i_i_i_i', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516) [236]  (12.4 ns)

 <State 17>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i_i_i', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516) [236]  (12.4 ns)

 <State 18>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_i_i_i_i', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516) [239]  (12.4 ns)

 <State 19>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i1_i_i', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516) [242]  (12.4 ns)

 <State 20>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_i_i4_i_i', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516) [245]  (12.4 ns)

 <State 21>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i_i8_i', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516) [250]  (12.4 ns)

 <State 22>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_i_i_i1_i', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516) [253]  (12.4 ns)

 <State 23>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i1_i1_i', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516) [256]  (12.4 ns)

 <State 24>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_i_i4_i1_i', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516) [259]  (12.4 ns)

 <State 25>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516) [248]  (10.5 ns)

 <State 26>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516) [248]  (10.5 ns)

 <State 27>: 12.9ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516) [248]  (10.5 ns)
	'store' operation ('store_ln516', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516) of variable 'complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516 on array 'Ri._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460 [264]  (2.32 ns)

 <State 28>: 12.9ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_imag', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516) [249]  (10.5 ns)
	'store' operation ('store_ln516', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516) of variable 'complex<float>._M_imag', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516 on array 'Ri._M_imag', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460 [265]  (2.32 ns)

 <State 29>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516) [262]  (10.5 ns)

 <State 30>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516) [262]  (10.5 ns)

 <State 31>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516) [262]  (10.5 ns)

 <State 32>: 12.9ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_imag', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516) [263]  (10.5 ns)
	'store' operation ('store_ln516', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516) of variable 'complex<float>._M_imag', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516 on array 'Ri._M_imag', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460 [267]  (2.32 ns)

 <State 33>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln521_1', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521) [273]  (2.55 ns)

 <State 34>: 4.4ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln521', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521) [286]  (2.47 ns)
	blocking operation 1.93 ns on control path)

 <State 35>: 14.7ns
The critical path consists of the following:
	'load' operation ('a._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524) on array 'Qi._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459 [298]  (2.32 ns)
	'fmul' operation ('tmp_i_i_i_i1', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524) [302]  (12.4 ns)

 <State 36>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i_i_i1', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524) [302]  (12.4 ns)

 <State 37>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_i_i_i_i4', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524) [305]  (12.4 ns)

 <State 38>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i1_i_i7', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524) [308]  (12.4 ns)

 <State 39>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_i_i4_i_i1', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524) [311]  (12.4 ns)

 <State 40>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i_i8_i1', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524) [316]  (12.4 ns)

 <State 41>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_i_i_i1_i1', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524) [319]  (12.4 ns)

 <State 42>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i1_i1_i1', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524) [322]  (12.4 ns)

 <State 43>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_i_i4_i1_i1', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524) [325]  (12.4 ns)

 <State 44>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524) [314]  (10.5 ns)

 <State 45>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524) [314]  (10.5 ns)

 <State 46>: 12.9ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524) [314]  (10.5 ns)
	'store' operation ('store_ln524', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524) of variable 'complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524 on array 'Qi._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459 [330]  (2.32 ns)

 <State 47>: 12.9ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_imag', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524) [315]  (10.5 ns)
	'store' operation ('store_ln524', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524) of variable 'complex<float>._M_imag', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524 on array 'Qi._M_imag', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459 [331]  (2.32 ns)

 <State 48>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524) [328]  (10.5 ns)

 <State 49>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524) [328]  (10.5 ns)

 <State 50>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524) [328]  (10.5 ns)

 <State 51>: 12.9ns
The critical path consists of the following:
	'fadd' operation ('complex<float>._M_imag', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524) [329]  (10.5 ns)
	'store' operation ('store_ln524', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524) of variable 'complex<float>._M_imag', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524 on array 'Qi._M_imag', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459 [333]  (2.32 ns)

 <State 52>: 1.56ns
The critical path consists of the following:
	'add' operation ('i', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498) [342]  (1.56 ns)

 <State 53>: 2.1ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln532', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:532) [348]  (1.13 ns)
	blocking operation 0.965 ns on control path)

 <State 54>: 4.1ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:533) [360]  (0 ns)
	'add' operation ('add_ln538_1', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538) [376]  (1.78 ns)
	'getelementptr' operation ('Qi_M_real_addr_3', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538) [378]  (0 ns)
	'load' operation ('din._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538) on array 'Qi._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459 [380]  (2.32 ns)

 <State 55>: 5.64ns
The critical path consists of the following:
	'load' operation ('din._M_imag', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538) on array 'Qi._M_imag', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:459 [381]  (2.32 ns)
	'xor' operation ('xor_ln155', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538) [383]  (0.993 ns)
	'store' operation ('store_ln538', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538) of variable '__val', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:538 on array 'Q_M_imag' [386]  (2.32 ns)

 <State 56>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c') with incoming values : ('c', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:541) [392]  (1.77 ns)

 <State 57>: 4.1ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:541) [392]  (0 ns)
	'add' operation ('add_ln545', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545) [405]  (1.78 ns)
	'getelementptr' operation ('Ri_M_real_addr_4', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545) [409]  (0 ns)
	'load' operation ('Ri_M_real_load_2', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545) on array 'Ri._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460 [411]  (2.32 ns)

 <State 58>: 4.64ns
The critical path consists of the following:
	'load' operation ('Ri_M_real_load_2', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545) on array 'Ri._M_real', C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:460 [411]  (2.32 ns)
	'store' operation ('store_ln545', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545) of variable 'Ri_M_real_load_2', C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:545 on array 'R_M_real' [412]  (2.32 ns)

 <State 59>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
