// Seed: 3504170833
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output logic id_3,
    input logic id_4,
    input logic id_5,
    input id_6,
    output id_7,
    output id_8,
    input id_9,
    output id_10,
    input id_11,
    input id_12,
    output id_13,
    output id_14,
    input logic id_15
    , id_20,
    input id_16,
    input id_17,
    input logic id_18,
    output logic id_19
);
  assign id_7 = 1;
  assign id_2 = id_18;
endmodule
