// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtop.h for the primary calling header

#include "Vtop__pch.h"

VL_ATTR_COLD void Vtop___024root___eval_static(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_static\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_regs__DOT__clk__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_regs__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_regs__DOT__reset_n__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_regs__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__reset_n;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__clk__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__clk;
    vlSelfRef.__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__reset_n__0 
        = vlSelfRef.gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__reset_n;
}

VL_ATTR_COLD void Vtop___024root___eval_initial__TOP(Vtop___024root* vlSelf);

VL_ATTR_COLD void Vtop___024root___eval_initial(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_initial\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    Vtop___024root___eval_initial__TOP(vlSelf);
}

VL_ATTR_COLD void Vtop___024root___eval_initial__TOP(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_initial__TOP\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelfRef.gpio_apb__DOT__pready = 1U;
    vlSelfRef.gpio_apb__DOT__pslverr = 0U;
}

VL_ATTR_COLD void Vtop___024root___eval_final(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_final\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtop___024root___dump_triggers__stl(const VlUnpacked<QData/*63:0*/, 1> &triggers, const std::string &tag);
#endif  // VL_DEBUG
VL_ATTR_COLD bool Vtop___024root___eval_phase__stl(Vtop___024root* vlSelf);

VL_ATTR_COLD void Vtop___024root___eval_settle(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_settle\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Locals
    IData/*31:0*/ __VstlIterCount;
    // Body
    __VstlIterCount = 0U;
    vlSelfRef.__VstlFirstIteration = 1U;
    do {
        if (VL_UNLIKELY(((0x00000064U < __VstlIterCount)))) {
#ifdef VL_DEBUG
            Vtop___024root___dump_triggers__stl(vlSelfRef.__VstlTriggered, "stl"s);
#endif
            VL_FATAL_MT("/home/ptracton/src/Gemini_IP/IP/interface/GPIO/verif/cocotb/../../rtl/verilog/gpio_apb.sv", 5, "", "Settle region did not converge after 100 tries");
        }
        __VstlIterCount = ((IData)(1U) + __VstlIterCount);
    } while (Vtop___024root___eval_phase__stl(vlSelf));
}

VL_ATTR_COLD void Vtop___024root___eval_triggers__stl(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_triggers__stl\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelfRef.__VstlTriggered[0U] = ((0xfffffffffffffffeULL 
                                      & vlSelfRef.__VstlTriggered
                                      [0U]) | (IData)((IData)(vlSelfRef.__VstlFirstIteration)));
    vlSelfRef.__VstlFirstIteration = 0U;
#ifdef VL_DEBUG
    if (VL_UNLIKELY(vlSymsp->_vm_contextp__->debug())) {
        Vtop___024root___dump_triggers__stl(vlSelfRef.__VstlTriggered, "stl"s);
    }
#endif
}

VL_ATTR_COLD bool Vtop___024root___trigger_anySet__stl(const VlUnpacked<QData/*63:0*/, 1> &in);

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtop___024root___dump_triggers__stl(const VlUnpacked<QData/*63:0*/, 1> &triggers, const std::string &tag) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___dump_triggers__stl\n"); );
    // Body
    if ((1U & (~ (IData)(Vtop___024root___trigger_anySet__stl(triggers))))) {
        VL_DBG_MSGS("         No '" + tag + "' region triggers active\n");
    }
    if ((1U & (IData)(triggers[0U]))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 0 is active: Internal 'stl' trigger - first iteration\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD bool Vtop___024root___trigger_anySet__stl(const VlUnpacked<QData/*63:0*/, 1> &in) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___trigger_anySet__stl\n"); );
    // Locals
    IData/*31:0*/ n;
    // Body
    n = 0U;
    do {
        if (in[n]) {
            return (1U);
        }
        n = ((IData)(1U) + n);
    } while ((1U > n));
    return (0U);
}

void Vtop___024root___ico_sequent__TOP__0(Vtop___024root* vlSelf);

VL_ATTR_COLD void Vtop___024root___eval_stl(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_stl\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    if ((1ULL & vlSelfRef.__VstlTriggered[0U])) {
        Vtop___024root___ico_sequent__TOP__0(vlSelf);
    }
}

VL_ATTR_COLD bool Vtop___024root___eval_phase__stl(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_phase__stl\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Locals
    CData/*0:0*/ __VstlExecute;
    // Body
    Vtop___024root___eval_triggers__stl(vlSelf);
    __VstlExecute = Vtop___024root___trigger_anySet__stl(vlSelfRef.__VstlTriggered);
    if (__VstlExecute) {
        Vtop___024root___eval_stl(vlSelf);
    }
    return (__VstlExecute);
}

bool Vtop___024root___trigger_anySet__ico(const VlUnpacked<QData/*63:0*/, 1> &in);

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtop___024root___dump_triggers__ico(const VlUnpacked<QData/*63:0*/, 1> &triggers, const std::string &tag) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___dump_triggers__ico\n"); );
    // Body
    if ((1U & (~ (IData)(Vtop___024root___trigger_anySet__ico(triggers))))) {
        VL_DBG_MSGS("         No '" + tag + "' region triggers active\n");
    }
    if ((1U & (IData)(triggers[0U]))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 0 is active: Internal 'ico' trigger - first iteration\n");
    }
}
#endif  // VL_DEBUG

bool Vtop___024root___trigger_anySet__act(const VlUnpacked<QData/*63:0*/, 1> &in);

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtop___024root___dump_triggers__act(const VlUnpacked<QData/*63:0*/, 1> &triggers, const std::string &tag) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___dump_triggers__act\n"); );
    // Body
    if ((1U & (~ (IData)(Vtop___024root___trigger_anySet__act(triggers))))) {
        VL_DBG_MSGS("         No '" + tag + "' region triggers active\n");
    }
    if ((1U & (IData)(triggers[0U]))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 0 is active: @(posedge gpio_apb.u_gpio_regs.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 1U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 1 is active: @(negedge gpio_apb.u_gpio_regs.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 2U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 2 is active: @(posedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[0].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 3U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 3 is active: @(negedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[0].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 4U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 4 is active: @(posedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[1].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 5U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 5 is active: @(negedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[1].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 6U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 6 is active: @(posedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[2].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 7U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 7 is active: @(negedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[2].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 8U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 8 is active: @(posedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[3].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 9U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 9 is active: @(negedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[3].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000000aU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 10 is active: @(posedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[4].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000000bU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 11 is active: @(negedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[4].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000000cU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 12 is active: @(posedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[5].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000000dU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 13 is active: @(negedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[5].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000000eU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 14 is active: @(posedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[6].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000000fU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 15 is active: @(negedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[6].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000010U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 16 is active: @(posedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[7].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000011U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 17 is active: @(negedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[7].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000012U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 18 is active: @(posedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[8].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000013U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 19 is active: @(negedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[8].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000014U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 20 is active: @(posedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[9].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000015U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 21 is active: @(negedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[9].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000016U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 22 is active: @(posedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[10].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000017U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 23 is active: @(negedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[10].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000018U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 24 is active: @(posedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[11].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000019U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 25 is active: @(negedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[11].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000001aU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 26 is active: @(posedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[12].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000001bU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 27 is active: @(negedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[12].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000001cU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 28 is active: @(posedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[13].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000001dU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 29 is active: @(negedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[13].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000001eU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 30 is active: @(posedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[14].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x0000001fU)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 31 is active: @(negedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[14].u_gpio_bit.reset_n)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000020U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 32 is active: @(posedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[15].u_gpio_bit.clk)\n");
    }
    if ((1U & (IData)((triggers[0U] >> 0x00000021U)))) {
        VL_DBG_MSGS("         '" + tag + "' region trigger index 33 is active: @(negedge gpio_apb.u_gpio_wrapper.gen_gpio_bits[15].u_gpio_bit.reset_n)\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void Vtop___024root___ctor_var_reset(Vtop___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___ctor_var_reset\n"); );
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    const uint64_t __VscopeHash = VL_MURMUR64_HASH(vlSelf->vlNamep);
    vlSelf->pclk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2198342127515400097ull);
    vlSelf->presetn = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13603466079958707827ull);
    vlSelf->paddr = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 14875722346688934266ull);
    vlSelf->psel = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5365422930610402651ull);
    vlSelf->penable = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10310706929790612258ull);
    vlSelf->pwrite = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3040259829508521558ull);
    vlSelf->pwdata = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 876536812074066652ull);
    vlSelf->pstrb = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 2866806653532119953ull);
    vlSelf->prdata = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 15696981534648657427ull);
    vlSelf->pready = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5373772549111784264ull);
    vlSelf->pslverr = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8826578892537611518ull);
    vlSelf->io = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 3208315421133311965ull);
    vlSelf->intr = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14971099311476308605ull);
    vlSelf->gpio_apb__DOT__pclk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5906798544692290987ull);
    vlSelf->gpio_apb__DOT__presetn = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6537824399436446596ull);
    vlSelf->gpio_apb__DOT__paddr = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 4971796439135616397ull);
    vlSelf->gpio_apb__DOT__psel = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9801397786019599033ull);
    vlSelf->gpio_apb__DOT__penable = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12884630239889073366ull);
    vlSelf->gpio_apb__DOT__pwrite = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13739304563267135072ull);
    vlSelf->gpio_apb__DOT__pwdata = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 1422185451879874100ull);
    vlSelf->gpio_apb__DOT__pstrb = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 17738010737618865107ull);
    vlSelf->gpio_apb__DOT__prdata = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 13203186226514739527ull);
    vlSelf->gpio_apb__DOT__pready = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8148709342870185522ull);
    vlSelf->gpio_apb__DOT__pslverr = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7248348374336338324ull);
    vlSelf->gpio_apb__DOT__io = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 11720059143453330560ull);
    vlSelf->gpio_apb__DOT__intr = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17623220968946501209ull);
    vlSelf->gpio_apb__DOT__reg_addr = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 359539275904079254ull);
    vlSelf->gpio_apb__DOT__reg_wdata = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 16276979136878761657ull);
    vlSelf->gpio_apb__DOT__reg_rdata = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 2461729151088552394ull);
    vlSelf->gpio_apb__DOT__reg_we = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7660035328677793487ull);
    vlSelf->gpio_apb__DOT__reg_re = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2159663140502467808ull);
    vlSelf->gpio_apb__DOT__reg_be = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 9195638412659843313ull);
    vlSelf->gpio_apb__DOT__reg_ack = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15670141041151061144ull);
    vlSelf->gpio_apb__DOT__reg_data_o = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 5852689212525923457ull);
    vlSelf->gpio_apb__DOT__reg_dir = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 7749600043707498486ull);
    vlSelf->gpio_apb__DOT__gpio_i = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 15491332174482023905ull);
    vlSelf->gpio_apb__DOT__open_drain = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 1006489058785090593ull);
    vlSelf->gpio_apb__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 3807713139262275436ull);
    vlSelf->gpio_apb__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 6782773009199713290ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 945157860813054484ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5152707006570717745ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__addr = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 12611590337395700721ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__wdata = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 11442400894234957972ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__rdata = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 16581427876735810955ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__we = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6236695201840360759ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__re = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11845941245831321159ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__be = VL_SCOPED_RAND_RESET_I(4, __VscopeHash, 13911769963615995293ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__ack = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9881712073832121674ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__reg_data_o = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 626334011298544197ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__reg_dir = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 6478267013004612018ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gpio_i = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 14636737216449692785ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__open_drain = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 18001585609608231782ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 15619729993111819240ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 3450293693954531922ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__intr = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16104400444625646955ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__s_reg_data_o = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 9115660233052752329ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__s_reg_dir = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 9426214400163468887ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__s_reg_int_en = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 17026607893664868550ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__s_reg_int_typ = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 17755472208206871955ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__s_reg_int_pol = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 8120426041314560494ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__s_reg_int_any = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 2241474770522748278ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__s_reg_int_sts = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 13601211041821649748ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__s_reg_deb_th = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 13763031426373416625ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__s_reg_deb_en = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 2456388320063563822ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__s_reg_inv_in = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 13711886123654227528ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__s_reg_inv_out = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 3075125381383566312ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__s_reg_od_en = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 3048296773343753078ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__s_reg_wr_mask = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 11105264294355096526ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__s_reg_pu_en = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 10998244405163131700ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__s_reg_pd_en = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 2050934994862376931ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__s_reg_pwm_en = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 17330646891644653023ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__s_reg_pwm_cfg = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 18293293047176644440ull);
    for (int __Vi0 = 0; __Vi0 < 16; ++__Vi0) {
        vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__s_reg_pwm_duty[__Vi0] = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 17637163690571690395ull);
    }
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__pwm_cnt = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 17221536177558528431ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__pwm_prescaler = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 14380817327502099739ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__pwm_val = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 17252484710039458235ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gpio_i_deb = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 14579924822212419232ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gpio_i_deb_q = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 14389904459173281793ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gpio_edge_pos = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 5005237483263142560ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gpio_edge_neg = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 13736326849915535108ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gpio_edge_any = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 14321265632071606859ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__intr_cond = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 12232941889189167955ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__pwm_duty_idx = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 2670711724891308691ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__pwm_duty_int = 0;
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__0__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 10696702349661152767ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__0__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6711997343167462082ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__1__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 13727557815270807138ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__1__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5887915837675262718ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__2__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 10573317011318653933ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__2__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2483382911277313550ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__3__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 17609761399972440516ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__3__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7367736129158017192ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__4__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 14892851101733156719ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__4__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14523393316829920132ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__5__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 16764873713202785877ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__5__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5767021494193134807ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__6__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 15432593229529186312ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__6__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16389634080901288940ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__7__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 15828939968428432921ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__7__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6678273307004784854ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__8__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 1790607707767142302ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__8__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5321985890993995964ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__9__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 548414535427197248ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__9__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14564536198638354778ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__10__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 1086949041485327230ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__10__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8236654920378679836ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__11__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 14420768573661421250ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__11__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2449232540610762686ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__12__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 6810454928775138904ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__12__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6077243432332094248ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__13__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 5525061065478589498ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__13__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11797469654655290734ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__14__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 16603057066035431841ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__14__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15409876283929626561ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__15__KET____DOT__deb_cnt = VL_SCOPED_RAND_RESET_I(32, __VscopeHash, 3069916407752197646ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__gen_deb__BRA__15__KET____DOT__gpio_i_sync = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12156105258541001672ull);
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk2__DOT__r = 0;
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk3__DOT__k = 0;
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk4__DOT__k = 0;
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk5__DOT__k = 0;
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk6__DOT__k = 0;
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk7__DOT__k = 0;
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk8__DOT__k = 0;
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk9__DOT__k = 0;
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk10__DOT__k = 0;
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk11__DOT__k = 0;
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk12__DOT__k = 0;
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk13__DOT__k = 0;
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk14__DOT__k = 0;
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk15__DOT__k = 0;
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk16__DOT__k = 0;
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk17__DOT__k = 0;
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk18__DOT__k = 0;
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk19__DOT__k = 0;
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk20__DOT__k = 0;
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__proc_reg_write__DOT__unnamedblk1__DOT__r = 0;
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__proc_reg_read__DOT__unnamedblk21__DOT__k = 0;
    vlSelf->gpio_apb__DOT__u_gpio_regs__DOT__proc_intr_out__DOT__unnamedblk22__DOT__m = 0;
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12824405901593260940ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10810021192798112238ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__o = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 15848201787783607049ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__oe = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 2067249858685995779ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__i = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 6842189710478554271ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__open_drain = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 15111627828874180208ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 16741039498412425427ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 2222249938242519643ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__io = VL_SCOPED_RAND_RESET_I(16, __VscopeHash, 3138711399199616843ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__io__out__strong__out16 = 0;
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__io__out__strong__out17 = 0;
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__io__out__strong__out18 = 0;
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__io__out__strong__out19 = 0;
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__io__out__strong__out20 = 0;
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__io__out__strong__out21 = 0;
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__io__out__strong__out22 = 0;
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__io__out__strong__out23 = 0;
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__io__out__strong__out24 = 0;
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__io__out__strong__out25 = 0;
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__io__out__strong__out26 = 0;
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__io__out__strong__out27 = 0;
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__io__out__strong__out28 = 0;
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__io__out__strong__out29 = 0;
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__io__out__strong__out30 = 0;
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__io__out__strong__out31 = 0;
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 904403071734925137ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15466189685390503527ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4839798429151460004ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11163604212302694420ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7160998900716699484ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5092040436122519720ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3246427094508442435ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7438227253560745895ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1871220463544091304ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4051941370134125268ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 5504294433246398511ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3320099321712715977ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8371245691982957799ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4441363333066648555ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12723984866204038130ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 740542682486562667ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2319923408039755155ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12276714615481072631ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 970484454356398419ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11604266749411508008ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6461153338058766482ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 5852618579346310095ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18068396511498583596ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17188251833767116133ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5067886340704147884ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4747151273098656395ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3542156578505767527ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1070832011952184432ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17532397672191117565ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8587215904912845590ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12359243507639823212ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4734867920963373673ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 13874615290733531303ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1372062334980027826ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6800909579972388818ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5300177514473590554ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12452528739884531437ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 101455349425786942ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2931997784183475051ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3898711401846656646ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17617211015058300050ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4446657599794795072ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 749256095062369443ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 5250885844234467195ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12616644487173348926ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 437692801529735954ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11475190288088242807ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17393007831049785804ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9996529208221355781ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16796207829561100224ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16409060400117051564ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4645515546690056069ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6125366874550123165ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3841456341466745577ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 8299840283538516589ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10357701639910743270ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11785845908371991352ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2445548454883344459ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10615051823242538437ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12534758670992215846ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8476948026694978000ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16838557273060699838ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3295113725730901899ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6492857765205037058ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4667777885408635602ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 12483233101774817705ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1896984411011950378ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 37399460599154157ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6838762573021216927ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 98680919015050147ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4764055512298057101ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4388028670729060643ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3920357730506087234ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7854052142306890212ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11457102944108119553ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13292713971650498916ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 8204490971033037625ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7326799543672319076ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2244801400519271408ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6758358754135579974ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13091645872425836272ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3323339902618951355ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 41938651631163307ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7242534678291969207ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1777195423572226075ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 5425987070003191526ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18150364035305158327ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 1648524108608369908ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11554918357636571673ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1459210490044408404ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10691459447248263720ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7438992580641301891ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13458680031419052066ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15853333329590620009ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15588736734334923874ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13319361196924238580ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13429024689752245001ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1769198779252368202ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 4267552227338207608ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2972301688953686496ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8370218521873152789ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12902403370523945301ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8096927077187104166ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1416260215233754180ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3508256597448150277ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8459700318763662586ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1755349060141662421ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7484228698954803134ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13309713307875797978ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 8490654303362596683ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11112613479372050335ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8352958422170923267ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7482123960165143510ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 231607982401800524ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 652438415309159700ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13913976238710475416ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15013198108569066792ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15283698193510356537ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13076810085526397240ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6677774162080936951ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 3933506158628305926ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10391492308617800119ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3085082676622902482ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12226006479427505977ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7885065228873873708ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10005911511020956399ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 12084707170115003214ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8996834366724570264ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11972464778692772488ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15526356960182499295ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17612878127080386808ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 12982571340316549452ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8308748920275648117ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17238384698842305442ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17214508331967086642ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14411575405346673928ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16812240144163876174ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11933688876818474100ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13705683730891361125ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16660543602687028444ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16192547708411287352ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1373210625562959780ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 14580864431619176244ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 204039234108524461ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 224369079825237720ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4810722013138965140ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17058104709411625439ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8577851578649437502ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17098331480333155091ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 14276065642767418330ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 9764416205326123911ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 121090373443799480ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10576682101131664701ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 10164062131992345724ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 480344401463156914ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 11908751532610354404ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17840911905052193099ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1623687331520302241ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3641904114324357642ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10452695943923007969ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8320069334067208880ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 7164232565333467295ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 18405851571942421514ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4325562421543850250ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 10061332295542033921ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 879435261937552707ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__reset_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 8452812905436447369ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 17785013199489520683ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__oe = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 3063323791486622897ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6842794832934216663ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__open_drain = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 4585989562191704306ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__pull_up_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 440101431735798596ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__pull_down_en = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6378327653614193172ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__pad = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 15949975934362895425ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__oe_actual = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 13101101505557325110ull);
    vlSelf->gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__sync_reg = VL_SCOPED_RAND_RESET_I(2, __VscopeHash, 10408956785082780048ull);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__VstlTriggered[__Vi0] = 0;
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__VicoTriggered[__Vi0] = 0;
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__VactTriggered[__Vi0] = 0;
    }
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_regs__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_regs__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__0__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__1__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__2__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__3__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__4__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__5__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__6__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__7__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__8__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__9__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__10__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__11__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__12__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__13__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__14__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__clk__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__gpio_apb__DOT__u_gpio_wrapper__DOT__gen_gpio_bits__BRA__15__KET____DOT__u_gpio_bit__DOT__reset_n__0 = 0;
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__VnbaTriggered[__Vi0] = 0;
    }
}
