{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1490391729064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1490391729064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 17:42:08 2017 " "Processing started: Fri Mar 24 17:42:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1490391729064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1490391729064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1490391729064 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1490391729392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 2 2 " "Found 2 design units, including 2 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490391729444 ""} { "Info" "ISGN_ENTITY_NAME" "2 SXT " "Found entity 2: SXT" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490391729444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490391729444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490391729446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490391729446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "Pll.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490391729449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490391729449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_0002 " "Found entity 1: Pll_0002" {  } { { "Pll/Pll_0002.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Pll/Pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490391729452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490391729452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcpred_F Project.v(109) " "Verilog HDL Implicit Net warning at Project.v(109): created implicit net for \"pcpred_F\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490391729452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inst_F Project.v(122) " "Verilog HDL Implicit Net warning at Project.v(122): created implicit net for \"inst_F\"" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490391729452 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "dobranch_A Project.v(215) " "Verilog HDL error at Project.v(215): object \"dobranch_A\" is not declared" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v" 215 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1490391729453 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "brtarg_A Project.v(215) " "Verilog HDL error at Project.v(215): object \"brtarg_A\" is not declared" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v" 215 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1490391729453 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "isjump_A Project.v(216) " "Verilog HDL error at Project.v(216): object \"isjump_A\" is not declared" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v" 216 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1490391729453 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "jmptarg_A Project.v(216) " "Verilog HDL error at Project.v(216): object \"jmptarg_A\" is not declared" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v" 216 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1490391729453 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pcplus_A Project.v(217) " "Verilog HDL error at Project.v(217): object \"pcplus_A\" is not declared" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v" 217 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1490391729453 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pcpred_A Project.v(218) " "Verilog HDL error at Project.v(218): object \"pcpred_A\" is not declared" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v" 218 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1490391729453 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "isnop_A Project.v(219) " "Verilog HDL error at Project.v(219): object \"isnop_A\" is not declared" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v" 219 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1490391729453 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pcplus_A Project.v(233) " "Verilog HDL error at Project.v(233): object \"pcplus_A\" is not declared" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v" 233 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1490391729453 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "wrmem_M Project.v(248) " "Verilog HDL error at Project.v(248): object \"wrmem_M\" is not declared" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v" 248 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1490391729454 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "memaddr_M Project.v(248) " "Verilog HDL error at Project.v(248): object \"memaddr_M\" is not declared" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v" 248 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1490391729454 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "wmemval_M Project.v(249) " "Verilog HDL error at Project.v(249): object \"wmemval_M\" is not declared" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v" 249 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1490391729454 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "memaddr_M Project.v(254) " "Verilog HDL error at Project.v(254): object \"memaddr_M\" is not declared" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v" 254 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1490391729454 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "wrmem_M Project.v(255) " "Verilog HDL error at Project.v(255): object \"wrmem_M\" is not declared" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v" 255 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1490391729454 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "memaddr_M Project.v(260) " "Verilog HDL error at Project.v(260): object \"memaddr_M\" is not declared" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v" 260 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1490391729454 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "wmemval_M Project.v(260) " "Verilog HDL error at Project.v(260): object \"wmemval_M\" is not declared" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v" 260 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1490391729454 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "memaddr_M Project.v(262) " "Verilog HDL error at Project.v(262): object \"memaddr_M\" is not declared" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v" 262 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1490391729454 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "memaddr_M Project.v(268) " "Verilog HDL error at Project.v(268): object \"memaddr_M\" is not declared" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v" 268 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1490391729454 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "memaddr_M Project.v(269) " "Verilog HDL error at Project.v(269): object \"memaddr_M\" is not declared" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v" 269 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1490391729454 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "wrreg_M Project.v(278) " "Verilog HDL error at Project.v(278): object \"wrreg_M\" is not declared" {  } { { "Project.v" "" { Text "D:/School/CS 3220/Conte-Lake/3. Pipelined_Processor/assignment3_restored/Project.v" 278 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1490391729454 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "592 " "Peak virtual memory: 592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1490391729517 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 24 17:42:09 2017 " "Processing ended: Fri Mar 24 17:42:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1490391729517 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1490391729517 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1490391729517 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1490391729517 ""}
