
spi_oled.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000011f4  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a24  08001388  08001388  00002388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001dac  08001dac  00003004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001dac  08001dac  00003004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001dac  08001dac  00003004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001dac  08001dac  00002dac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001db0  08001db0  00002db0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08001db4  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000420  20000004  08001db8  00003004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000424  08001db8  00003424  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00003004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003697  00000000  00000000  00003034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000da2  00000000  00000000  000066cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000330  00000000  00000000  00007470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000242  00000000  00000000  000077a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000f9d8  00000000  00000000  000079e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000049f5  00000000  00000000  000173ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00054e42  00000000  00000000  0001bdaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00070bf1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000aa4  00000000  00000000  00070c34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  000716d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000004 	.word	0x20000004
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08001370 	.word	0x08001370

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000008 	.word	0x20000008
 80001d0:	08001370 	.word	0x08001370

080001d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001d4:	b480      	push	{r7}
 80001d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001d8:	4b06      	ldr	r3, [pc, #24]	@ (80001f4 <SystemInit+0x20>)
 80001da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80001de:	4a05      	ldr	r2, [pc, #20]	@ (80001f4 <SystemInit+0x20>)
 80001e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80001e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80001e8:	bf00      	nop
 80001ea:	46bd      	mov	sp, r7
 80001ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f0:	4770      	bx	lr
 80001f2:	bf00      	nop
 80001f4:	e000ed00 	.word	0xe000ed00

080001f8 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80001f8:	b480      	push	{r7}
 80001fa:	b087      	sub	sp, #28
 80001fc:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80001fe:	2300      	movs	r3, #0
 8000200:	613b      	str	r3, [r7, #16]
 8000202:	2300      	movs	r3, #0
 8000204:	617b      	str	r3, [r7, #20]
 8000206:	2302      	movs	r3, #2
 8000208:	60fb      	str	r3, [r7, #12]
 800020a:	2300      	movs	r3, #0
 800020c:	60bb      	str	r3, [r7, #8]
 800020e:	2302      	movs	r3, #2
 8000210:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000212:	4b34      	ldr	r3, [pc, #208]	@ (80002e4 <SystemCoreClockUpdate+0xec>)
 8000214:	689b      	ldr	r3, [r3, #8]
 8000216:	f003 030c 	and.w	r3, r3, #12
 800021a:	613b      	str	r3, [r7, #16]

  switch (tmp)
 800021c:	693b      	ldr	r3, [r7, #16]
 800021e:	2b08      	cmp	r3, #8
 8000220:	d011      	beq.n	8000246 <SystemCoreClockUpdate+0x4e>
 8000222:	693b      	ldr	r3, [r7, #16]
 8000224:	2b08      	cmp	r3, #8
 8000226:	d844      	bhi.n	80002b2 <SystemCoreClockUpdate+0xba>
 8000228:	693b      	ldr	r3, [r7, #16]
 800022a:	2b00      	cmp	r3, #0
 800022c:	d003      	beq.n	8000236 <SystemCoreClockUpdate+0x3e>
 800022e:	693b      	ldr	r3, [r7, #16]
 8000230:	2b04      	cmp	r3, #4
 8000232:	d004      	beq.n	800023e <SystemCoreClockUpdate+0x46>
 8000234:	e03d      	b.n	80002b2 <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000236:	4b2c      	ldr	r3, [pc, #176]	@ (80002e8 <SystemCoreClockUpdate+0xf0>)
 8000238:	4a2c      	ldr	r2, [pc, #176]	@ (80002ec <SystemCoreClockUpdate+0xf4>)
 800023a:	601a      	str	r2, [r3, #0]
      break;
 800023c:	e03d      	b.n	80002ba <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800023e:	4b2a      	ldr	r3, [pc, #168]	@ (80002e8 <SystemCoreClockUpdate+0xf0>)
 8000240:	4a2b      	ldr	r2, [pc, #172]	@ (80002f0 <SystemCoreClockUpdate+0xf8>)
 8000242:	601a      	str	r2, [r3, #0]
      break;
 8000244:	e039      	b.n	80002ba <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000246:	4b27      	ldr	r3, [pc, #156]	@ (80002e4 <SystemCoreClockUpdate+0xec>)
 8000248:	685b      	ldr	r3, [r3, #4]
 800024a:	0d9b      	lsrs	r3, r3, #22
 800024c:	f003 0301 	and.w	r3, r3, #1
 8000250:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000252:	4b24      	ldr	r3, [pc, #144]	@ (80002e4 <SystemCoreClockUpdate+0xec>)
 8000254:	685b      	ldr	r3, [r3, #4]
 8000256:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800025a:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 800025c:	68bb      	ldr	r3, [r7, #8]
 800025e:	2b00      	cmp	r3, #0
 8000260:	d00c      	beq.n	800027c <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000262:	4a23      	ldr	r2, [pc, #140]	@ (80002f0 <SystemCoreClockUpdate+0xf8>)
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	fbb2 f3f3 	udiv	r3, r2, r3
 800026a:	4a1e      	ldr	r2, [pc, #120]	@ (80002e4 <SystemCoreClockUpdate+0xec>)
 800026c:	6852      	ldr	r2, [r2, #4]
 800026e:	0992      	lsrs	r2, r2, #6
 8000270:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000274:	fb02 f303 	mul.w	r3, r2, r3
 8000278:	617b      	str	r3, [r7, #20]
 800027a:	e00b      	b.n	8000294 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800027c:	4a1b      	ldr	r2, [pc, #108]	@ (80002ec <SystemCoreClockUpdate+0xf4>)
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	fbb2 f3f3 	udiv	r3, r2, r3
 8000284:	4a17      	ldr	r2, [pc, #92]	@ (80002e4 <SystemCoreClockUpdate+0xec>)
 8000286:	6852      	ldr	r2, [r2, #4]
 8000288:	0992      	lsrs	r2, r2, #6
 800028a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800028e:	fb02 f303 	mul.w	r3, r2, r3
 8000292:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000294:	4b13      	ldr	r3, [pc, #76]	@ (80002e4 <SystemCoreClockUpdate+0xec>)
 8000296:	685b      	ldr	r3, [r3, #4]
 8000298:	0c1b      	lsrs	r3, r3, #16
 800029a:	f003 0303 	and.w	r3, r3, #3
 800029e:	3301      	adds	r3, #1
 80002a0:	005b      	lsls	r3, r3, #1
 80002a2:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80002a4:	697a      	ldr	r2, [r7, #20]
 80002a6:	68fb      	ldr	r3, [r7, #12]
 80002a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80002ac:	4a0e      	ldr	r2, [pc, #56]	@ (80002e8 <SystemCoreClockUpdate+0xf0>)
 80002ae:	6013      	str	r3, [r2, #0]
      break;
 80002b0:	e003      	b.n	80002ba <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 80002b2:	4b0d      	ldr	r3, [pc, #52]	@ (80002e8 <SystemCoreClockUpdate+0xf0>)
 80002b4:	4a0d      	ldr	r2, [pc, #52]	@ (80002ec <SystemCoreClockUpdate+0xf4>)
 80002b6:	601a      	str	r2, [r3, #0]
      break;
 80002b8:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80002ba:	4b0a      	ldr	r3, [pc, #40]	@ (80002e4 <SystemCoreClockUpdate+0xec>)
 80002bc:	689b      	ldr	r3, [r3, #8]
 80002be:	091b      	lsrs	r3, r3, #4
 80002c0:	f003 030f 	and.w	r3, r3, #15
 80002c4:	4a0b      	ldr	r2, [pc, #44]	@ (80002f4 <SystemCoreClockUpdate+0xfc>)
 80002c6:	5cd3      	ldrb	r3, [r2, r3]
 80002c8:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80002ca:	4b07      	ldr	r3, [pc, #28]	@ (80002e8 <SystemCoreClockUpdate+0xf0>)
 80002cc:	681a      	ldr	r2, [r3, #0]
 80002ce:	693b      	ldr	r3, [r7, #16]
 80002d0:	fa22 f303 	lsr.w	r3, r2, r3
 80002d4:	4a04      	ldr	r2, [pc, #16]	@ (80002e8 <SystemCoreClockUpdate+0xf0>)
 80002d6:	6013      	str	r3, [r2, #0]
}
 80002d8:	bf00      	nop
 80002da:	371c      	adds	r7, #28
 80002dc:	46bd      	mov	sp, r7
 80002de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e2:	4770      	bx	lr
 80002e4:	40023800 	.word	0x40023800
 80002e8:	20000000 	.word	0x20000000
 80002ec:	00f42400 	.word	0x00f42400
 80002f0:	007a1200 	.word	0x007a1200
 80002f4:	080013c8 	.word	0x080013c8

080002f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002f8:	b480      	push	{r7}
 80002fa:	b083      	sub	sp, #12
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	4603      	mov	r3, r0
 8000300:	6039      	str	r1, [r7, #0]
 8000302:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000304:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000308:	2b00      	cmp	r3, #0
 800030a:	db0a      	blt.n	8000322 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800030c:	683b      	ldr	r3, [r7, #0]
 800030e:	b2da      	uxtb	r2, r3
 8000310:	490c      	ldr	r1, [pc, #48]	@ (8000344 <__NVIC_SetPriority+0x4c>)
 8000312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000316:	0112      	lsls	r2, r2, #4
 8000318:	b2d2      	uxtb	r2, r2
 800031a:	440b      	add	r3, r1
 800031c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000320:	e00a      	b.n	8000338 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000322:	683b      	ldr	r3, [r7, #0]
 8000324:	b2da      	uxtb	r2, r3
 8000326:	4908      	ldr	r1, [pc, #32]	@ (8000348 <__NVIC_SetPriority+0x50>)
 8000328:	79fb      	ldrb	r3, [r7, #7]
 800032a:	f003 030f 	and.w	r3, r3, #15
 800032e:	3b04      	subs	r3, #4
 8000330:	0112      	lsls	r2, r2, #4
 8000332:	b2d2      	uxtb	r2, r2
 8000334:	440b      	add	r3, r1
 8000336:	761a      	strb	r2, [r3, #24]
}
 8000338:	bf00      	nop
 800033a:	370c      	adds	r7, #12
 800033c:	46bd      	mov	sp, r7
 800033e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000342:	4770      	bx	lr
 8000344:	e000e100 	.word	0xe000e100
 8000348:	e000ed00 	.word	0xe000ed00

0800034c <GetTick>:
#include "Delay.h"

uint32_t uwTick = 0;

static uint32_t GetTick(void)
{
 800034c:	b480      	push	{r7}
 800034e:	af00      	add	r7, sp, #0
	return uwTick;
 8000350:	4b03      	ldr	r3, [pc, #12]	@ (8000360 <GetTick+0x14>)
 8000352:	681b      	ldr	r3, [r3, #0]
}
 8000354:	4618      	mov	r0, r3
 8000356:	46bd      	mov	sp, r7
 8000358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035c:	4770      	bx	lr
 800035e:	bf00      	nop
 8000360:	20000020 	.word	0x20000020

08000364 <Delay_Init>:

// Inicializamos Systick e interrupción
void Delay_Init(uint32_t ticks)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	b082      	sub	sp, #8
 8000368:	af00      	add	r7, sp, #0
 800036a:	6078      	str	r0, [r7, #4]
	SysTick -> CTRL &= ~SysTick_CTRL_ENABLE_Msk;	//Dehabilitamos systick
 800036c:	4b12      	ldr	r3, [pc, #72]	@ (80003b8 <Delay_Init+0x54>)
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	4a11      	ldr	r2, [pc, #68]	@ (80003b8 <Delay_Init+0x54>)
 8000372:	f023 0301 	bic.w	r3, r3, #1
 8000376:	6013      	str	r3, [r2, #0]
	SysTick -> LOAD = ticks - 1;				 	//Cargamos valor LOAD
 8000378:	4a0f      	ldr	r2, [pc, #60]	@ (80003b8 <Delay_Init+0x54>)
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	3b01      	subs	r3, #1
 800037e:	6053      	str	r3, [r2, #4]
	SysTick -> CTRL |= 1U<<2; 						//Escogemos fuente de reloj
 8000380:	4b0d      	ldr	r3, [pc, #52]	@ (80003b8 <Delay_Init+0x54>)
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	4a0c      	ldr	r2, [pc, #48]	@ (80003b8 <Delay_Init+0x54>)
 8000386:	f043 0304 	orr.w	r3, r3, #4
 800038a:	6013      	str	r3, [r2, #0]
	NVIC_SetPriority(SysTick_IRQn, 7);				//Asignamos prioridad de 7
 800038c:	2107      	movs	r1, #7
 800038e:	f04f 30ff 	mov.w	r0, #4294967295
 8000392:	f7ff ffb1 	bl	80002f8 <__NVIC_SetPriority>
	SysTick -> CTRL |= 1<<1;						//Activamos interrupción por conteo
 8000396:	4b08      	ldr	r3, [pc, #32]	@ (80003b8 <Delay_Init+0x54>)
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	4a07      	ldr	r2, [pc, #28]	@ (80003b8 <Delay_Init+0x54>)
 800039c:	f043 0302 	orr.w	r3, r3, #2
 80003a0:	6013      	str	r3, [r2, #0]
	SysTick -> CTRL |= SysTick_CTRL_ENABLE_Msk;		//Habilitamos conteo
 80003a2:	4b05      	ldr	r3, [pc, #20]	@ (80003b8 <Delay_Init+0x54>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	4a04      	ldr	r2, [pc, #16]	@ (80003b8 <Delay_Init+0x54>)
 80003a8:	f043 0301 	orr.w	r3, r3, #1
 80003ac:	6013      	str	r3, [r2, #0]
	return;
 80003ae:	bf00      	nop
}
 80003b0:	3708      	adds	r7, #8
 80003b2:	46bd      	mov	sp, r7
 80003b4:	bd80      	pop	{r7, pc}
 80003b6:	bf00      	nop
 80003b8:	e000e010 	.word	0xe000e010

080003bc <delay_ms>:
}

#endif

void delay_ms(uint32_t delay)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	b084      	sub	sp, #16
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	6078      	str	r0, [r7, #4]
	{
		delay_us(1000);
	}
#else

	int32_t tickstart = GetTick();
 80003c4:	f7ff ffc2 	bl	800034c <GetTick>
 80003c8:	4603      	mov	r3, r0
 80003ca:	60fb      	str	r3, [r7, #12]
	uint32_t wait = delay;
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	60bb      	str	r3, [r7, #8]
	while((GetTick() - tickstart) < wait);
 80003d0:	bf00      	nop
 80003d2:	f7ff ffbb 	bl	800034c <GetTick>
 80003d6:	4602      	mov	r2, r0
 80003d8:	68fb      	ldr	r3, [r7, #12]
 80003da:	1ad3      	subs	r3, r2, r3
 80003dc:	68ba      	ldr	r2, [r7, #8]
 80003de:	429a      	cmp	r2, r3
 80003e0:	d8f7      	bhi.n	80003d2 <delay_ms+0x16>

#endif

}
 80003e2:	bf00      	nop
 80003e4:	bf00      	nop
 80003e6:	3710      	adds	r7, #16
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bd80      	pop	{r7, pc}

080003ec <GPIO_Output_Config>:
 *
 * In main(): GPIO_Output_Config(GPIOA, 8, PUPDR_NONE, OSPEEDR_VERYHIGH, OTYPER_PP);
 */

void GPIO_Output_Config(GPIO_TypeDef  *GPIOx, uint8_t Pin, uint8_t Pull, uint8_t Speed, uint8_t output_type)
{
 80003ec:	b480      	push	{r7}
 80003ee:	b083      	sub	sp, #12
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	6078      	str	r0, [r7, #4]
 80003f4:	4608      	mov	r0, r1
 80003f6:	4611      	mov	r1, r2
 80003f8:	461a      	mov	r2, r3
 80003fa:	4603      	mov	r3, r0
 80003fc:	70fb      	strb	r3, [r7, #3]
 80003fe:	460b      	mov	r3, r1
 8000400:	70bb      	strb	r3, [r7, #2]
 8000402:	4613      	mov	r3, r2
 8000404:	707b      	strb	r3, [r7, #1]
	//Clock
	ENABLE_GPIO_CLOCK(GPIOx);
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	4a4b      	ldr	r2, [pc, #300]	@ (8000538 <GPIO_Output_Config+0x14c>)
 800040a:	4293      	cmp	r3, r2
 800040c:	d106      	bne.n	800041c <GPIO_Output_Config+0x30>
 800040e:	4b4b      	ldr	r3, [pc, #300]	@ (800053c <GPIO_Output_Config+0x150>)
 8000410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000412:	4a4a      	ldr	r2, [pc, #296]	@ (800053c <GPIO_Output_Config+0x150>)
 8000414:	f043 0301 	orr.w	r3, r3, #1
 8000418:	6313      	str	r3, [r2, #48]	@ 0x30
 800041a:	e035      	b.n	8000488 <GPIO_Output_Config+0x9c>
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	4a48      	ldr	r2, [pc, #288]	@ (8000540 <GPIO_Output_Config+0x154>)
 8000420:	4293      	cmp	r3, r2
 8000422:	d106      	bne.n	8000432 <GPIO_Output_Config+0x46>
 8000424:	4b45      	ldr	r3, [pc, #276]	@ (800053c <GPIO_Output_Config+0x150>)
 8000426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000428:	4a44      	ldr	r2, [pc, #272]	@ (800053c <GPIO_Output_Config+0x150>)
 800042a:	f043 0302 	orr.w	r3, r3, #2
 800042e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000430:	e02a      	b.n	8000488 <GPIO_Output_Config+0x9c>
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	4a43      	ldr	r2, [pc, #268]	@ (8000544 <GPIO_Output_Config+0x158>)
 8000436:	4293      	cmp	r3, r2
 8000438:	d106      	bne.n	8000448 <GPIO_Output_Config+0x5c>
 800043a:	4b40      	ldr	r3, [pc, #256]	@ (800053c <GPIO_Output_Config+0x150>)
 800043c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800043e:	4a3f      	ldr	r2, [pc, #252]	@ (800053c <GPIO_Output_Config+0x150>)
 8000440:	f043 0304 	orr.w	r3, r3, #4
 8000444:	6313      	str	r3, [r2, #48]	@ 0x30
 8000446:	e01f      	b.n	8000488 <GPIO_Output_Config+0x9c>
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	4a3f      	ldr	r2, [pc, #252]	@ (8000548 <GPIO_Output_Config+0x15c>)
 800044c:	4293      	cmp	r3, r2
 800044e:	d106      	bne.n	800045e <GPIO_Output_Config+0x72>
 8000450:	4b3a      	ldr	r3, [pc, #232]	@ (800053c <GPIO_Output_Config+0x150>)
 8000452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000454:	4a39      	ldr	r2, [pc, #228]	@ (800053c <GPIO_Output_Config+0x150>)
 8000456:	f043 0308 	orr.w	r3, r3, #8
 800045a:	6313      	str	r3, [r2, #48]	@ 0x30
 800045c:	e014      	b.n	8000488 <GPIO_Output_Config+0x9c>
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	4a3a      	ldr	r2, [pc, #232]	@ (800054c <GPIO_Output_Config+0x160>)
 8000462:	4293      	cmp	r3, r2
 8000464:	d106      	bne.n	8000474 <GPIO_Output_Config+0x88>
 8000466:	4b35      	ldr	r3, [pc, #212]	@ (800053c <GPIO_Output_Config+0x150>)
 8000468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800046a:	4a34      	ldr	r2, [pc, #208]	@ (800053c <GPIO_Output_Config+0x150>)
 800046c:	f043 0310 	orr.w	r3, r3, #16
 8000470:	6313      	str	r3, [r2, #48]	@ 0x30
 8000472:	e009      	b.n	8000488 <GPIO_Output_Config+0x9c>
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	4a36      	ldr	r2, [pc, #216]	@ (8000550 <GPIO_Output_Config+0x164>)
 8000478:	4293      	cmp	r3, r2
 800047a:	d105      	bne.n	8000488 <GPIO_Output_Config+0x9c>
 800047c:	4b2f      	ldr	r3, [pc, #188]	@ (800053c <GPIO_Output_Config+0x150>)
 800047e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000480:	4a2e      	ldr	r2, [pc, #184]	@ (800053c <GPIO_Output_Config+0x150>)
 8000482:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000486:	6313      	str	r3, [r2, #48]	@ 0x30

	//Mode
	GPIOx->MODER &= ~(MODER_MASK<<(2*Pin));
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	681a      	ldr	r2, [r3, #0]
 800048c:	78fb      	ldrb	r3, [r7, #3]
 800048e:	005b      	lsls	r3, r3, #1
 8000490:	2103      	movs	r1, #3
 8000492:	fa01 f303 	lsl.w	r3, r1, r3
 8000496:	43db      	mvns	r3, r3
 8000498:	401a      	ands	r2, r3
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	601a      	str	r2, [r3, #0]
	GPIOx->MODER |= (MODER_OUTPUT<<(2*Pin));
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	681a      	ldr	r2, [r3, #0]
 80004a2:	78fb      	ldrb	r3, [r7, #3]
 80004a4:	005b      	lsls	r3, r3, #1
 80004a6:	2101      	movs	r1, #1
 80004a8:	fa01 f303 	lsl.w	r3, r1, r3
 80004ac:	431a      	orrs	r2, r3
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	601a      	str	r2, [r3, #0]

	//Pull
	GPIOx->PUPDR &= ~(PUPDR_MASK<<(2*Pin));
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	68da      	ldr	r2, [r3, #12]
 80004b6:	78fb      	ldrb	r3, [r7, #3]
 80004b8:	005b      	lsls	r3, r3, #1
 80004ba:	2103      	movs	r1, #3
 80004bc:	fa01 f303 	lsl.w	r3, r1, r3
 80004c0:	43db      	mvns	r3, r3
 80004c2:	401a      	ands	r2, r3
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	60da      	str	r2, [r3, #12]
	GPIOx->PUPDR |= (Pull<<(2*Pin));
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	68db      	ldr	r3, [r3, #12]
 80004cc:	78b9      	ldrb	r1, [r7, #2]
 80004ce:	78fa      	ldrb	r2, [r7, #3]
 80004d0:	0052      	lsls	r2, r2, #1
 80004d2:	fa01 f202 	lsl.w	r2, r1, r2
 80004d6:	431a      	orrs	r2, r3
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	60da      	str	r2, [r3, #12]

	//Speed
	GPIOx->OSPEEDR &= ~(OSPEEDR_MASK<<(2*Pin));
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	689a      	ldr	r2, [r3, #8]
 80004e0:	78fb      	ldrb	r3, [r7, #3]
 80004e2:	005b      	lsls	r3, r3, #1
 80004e4:	2103      	movs	r1, #3
 80004e6:	fa01 f303 	lsl.w	r3, r1, r3
 80004ea:	43db      	mvns	r3, r3
 80004ec:	401a      	ands	r2, r3
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	609a      	str	r2, [r3, #8]
	GPIOx->OSPEEDR |= (Speed<<(2*Pin));
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	689b      	ldr	r3, [r3, #8]
 80004f6:	7879      	ldrb	r1, [r7, #1]
 80004f8:	78fa      	ldrb	r2, [r7, #3]
 80004fa:	0052      	lsls	r2, r2, #1
 80004fc:	fa01 f202 	lsl.w	r2, r1, r2
 8000500:	431a      	orrs	r2, r3
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	609a      	str	r2, [r3, #8]

	//Type of output
	GPIOx->OTYPER &= ~(OTYPER_MASK<<Pin);
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	685a      	ldr	r2, [r3, #4]
 800050a:	78fb      	ldrb	r3, [r7, #3]
 800050c:	2103      	movs	r1, #3
 800050e:	fa01 f303 	lsl.w	r3, r1, r3
 8000512:	43db      	mvns	r3, r3
 8000514:	401a      	ands	r2, r3
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	605a      	str	r2, [r3, #4]
	GPIOx->OTYPER |= (output_type<<Pin);
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	685b      	ldr	r3, [r3, #4]
 800051e:	7c39      	ldrb	r1, [r7, #16]
 8000520:	78fa      	ldrb	r2, [r7, #3]
 8000522:	fa01 f202 	lsl.w	r2, r1, r2
 8000526:	431a      	orrs	r2, r3
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	605a      	str	r2, [r3, #4]
}
 800052c:	bf00      	nop
 800052e:	370c      	adds	r7, #12
 8000530:	46bd      	mov	sp, r7
 8000532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000536:	4770      	bx	lr
 8000538:	40020000 	.word	0x40020000
 800053c:	40023800 	.word	0x40023800
 8000540:	40020400 	.word	0x40020400
 8000544:	40020800 	.word	0x40020800
 8000548:	40020c00 	.word	0x40020c00
 800054c:	40021000 	.word	0x40021000
 8000550:	40021c00 	.word	0x40021c00

08000554 <GPIO_Write>:
 *
 * GPIO_Write(GPIOA, 6, HIGH);
 */

void GPIO_Write(GPIO_TypeDef* GPIOx, uint8_t GPIO_Pin, uint8_t Level)
{
 8000554:	b480      	push	{r7}
 8000556:	b085      	sub	sp, #20
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
 800055c:	460b      	mov	r3, r1
 800055e:	70fb      	strb	r3, [r7, #3]
 8000560:	4613      	mov	r3, r2
 8000562:	70bb      	strb	r3, [r7, #2]
	uint8_t param = CHECK_OUTPUT(GPIOx, GPIO_Pin);
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	681a      	ldr	r2, [r3, #0]
 8000568:	78fb      	ldrb	r3, [r7, #3]
 800056a:	005b      	lsls	r3, r3, #1
 800056c:	fa22 f303 	lsr.w	r3, r2, r3
 8000570:	f003 0303 	and.w	r3, r3, #3
 8000574:	2b01      	cmp	r3, #1
 8000576:	bf0c      	ite	eq
 8000578:	2301      	moveq	r3, #1
 800057a:	2300      	movne	r3, #0
 800057c:	b2db      	uxtb	r3, r3
 800057e:	73fb      	strb	r3, [r7, #15]

	if(param)
 8000580:	7bfb      	ldrb	r3, [r7, #15]
 8000582:	2b00      	cmp	r3, #0
 8000584:	d016      	beq.n	80005b4 <GPIO_Write+0x60>
	{
		if(Level != GPIO_PIN_RESET)
 8000586:	78bb      	ldrb	r3, [r7, #2]
 8000588:	2b00      	cmp	r3, #0
 800058a:	d009      	beq.n	80005a0 <GPIO_Write+0x4c>
		{
			GPIOx->BSRR |= (1<<GPIO_Pin); //SET
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	699b      	ldr	r3, [r3, #24]
 8000590:	78fa      	ldrb	r2, [r7, #3]
 8000592:	2101      	movs	r1, #1
 8000594:	fa01 f202 	lsl.w	r2, r1, r2
 8000598:	431a      	orrs	r2, r3
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	619a      	str	r2, [r3, #24]
	else
	{
		//Nothing
	}

}
 800059e:	e009      	b.n	80005b4 <GPIO_Write+0x60>
			GPIOx->BSRR |= (1 << (GPIO_Pin + 16U)); //RESET
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	699b      	ldr	r3, [r3, #24]
 80005a4:	78fa      	ldrb	r2, [r7, #3]
 80005a6:	3210      	adds	r2, #16
 80005a8:	2101      	movs	r1, #1
 80005aa:	fa01 f202 	lsl.w	r2, r1, r2
 80005ae:	431a      	orrs	r2, r3
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	619a      	str	r2, [r3, #24]
}
 80005b4:	bf00      	nop
 80005b6:	3714      	adds	r7, #20
 80005b8:	46bd      	mov	sp, r7
 80005ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005be:	4770      	bx	lr

080005c0 <GPIO_Write_Toggle>:
 *
 * GPIO_Write_Toggle(GPIOA, 6);
 */

void GPIO_Write_Toggle(GPIO_TypeDef* GPIOx, uint8_t GPIO_Pin)
{
 80005c0:	b480      	push	{r7}
 80005c2:	b085      	sub	sp, #20
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
 80005c8:	460b      	mov	r3, r1
 80005ca:	70fb      	strb	r3, [r7, #3]
	uint8_t param = CHECK_OUTPUT(GPIOx, GPIO_Pin);
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	681a      	ldr	r2, [r3, #0]
 80005d0:	78fb      	ldrb	r3, [r7, #3]
 80005d2:	005b      	lsls	r3, r3, #1
 80005d4:	fa22 f303 	lsr.w	r3, r2, r3
 80005d8:	f003 0303 	and.w	r3, r3, #3
 80005dc:	2b01      	cmp	r3, #1
 80005de:	bf0c      	ite	eq
 80005e0:	2301      	moveq	r3, #1
 80005e2:	2300      	movne	r3, #0
 80005e4:	b2db      	uxtb	r3, r3
 80005e6:	73fb      	strb	r3, [r7, #15]
	uint8_t status_read = (GPIOx->ODR & (1U << GPIO_Pin)) ? GPIO_PIN_SET : GPIO_PIN_RESET;
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	695a      	ldr	r2, [r3, #20]
 80005ec:	78fb      	ldrb	r3, [r7, #3]
 80005ee:	2101      	movs	r1, #1
 80005f0:	fa01 f303 	lsl.w	r3, r1, r3
 80005f4:	4013      	ands	r3, r2
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	bf14      	ite	ne
 80005fa:	2301      	movne	r3, #1
 80005fc:	2300      	moveq	r3, #0
 80005fe:	b2db      	uxtb	r3, r3
 8000600:	73bb      	strb	r3, [r7, #14]

	if(param)
 8000602:	7bfb      	ldrb	r3, [r7, #15]
 8000604:	2b00      	cmp	r3, #0
 8000606:	d012      	beq.n	800062e <GPIO_Write_Toggle+0x6e>
	{
		//No se utiliza |= ya que el registro es Write-Only, escribir un 0 sobre los demás, no afecta a los demás pines
		if(status_read != GPIO_PIN_RESET)
 8000608:	7bbb      	ldrb	r3, [r7, #14]
 800060a:	2b00      	cmp	r3, #0
 800060c:	d008      	beq.n	8000620 <GPIO_Write_Toggle+0x60>
		{
			GPIOx->BSRR = (1 << (GPIO_Pin + 16U)); //RESET
 800060e:	78fb      	ldrb	r3, [r7, #3]
 8000610:	3310      	adds	r3, #16
 8000612:	2201      	movs	r2, #1
 8000614:	fa02 f303 	lsl.w	r3, r2, r3
 8000618:	461a      	mov	r2, r3
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	619a      	str	r2, [r3, #24]
	}
	else
	{
		//Nothing
	}
}
 800061e:	e006      	b.n	800062e <GPIO_Write_Toggle+0x6e>
			GPIOx->BSRR = (1<<GPIO_Pin); //SET
 8000620:	78fb      	ldrb	r3, [r7, #3]
 8000622:	2201      	movs	r2, #1
 8000624:	fa02 f303 	lsl.w	r3, r2, r3
 8000628:	461a      	mov	r2, r3
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	619a      	str	r2, [r3, #24]
}
 800062e:	bf00      	nop
 8000630:	3714      	adds	r7, #20
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr
	...

0800063c <GPIO_AF_Config>:
 * @brief Configuración parcial del modo AF en los GPIO. Los registros moder
 * se tienen que configurar de forma manual posterior a esta función.
 *
 */
void GPIO_AF_Config(GPIO_TypeDef  *GPIOx, uint8_t Pin, uint8_t Pull, uint8_t Speed, uint8_t output_type)
{
 800063c:	b480      	push	{r7}
 800063e:	b083      	sub	sp, #12
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
 8000644:	4608      	mov	r0, r1
 8000646:	4611      	mov	r1, r2
 8000648:	461a      	mov	r2, r3
 800064a:	4603      	mov	r3, r0
 800064c:	70fb      	strb	r3, [r7, #3]
 800064e:	460b      	mov	r3, r1
 8000650:	70bb      	strb	r3, [r7, #2]
 8000652:	4613      	mov	r3, r2
 8000654:	707b      	strb	r3, [r7, #1]
	//Clock
	ENABLE_GPIO_CLOCK(GPIOx);
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	4a4b      	ldr	r2, [pc, #300]	@ (8000788 <GPIO_AF_Config+0x14c>)
 800065a:	4293      	cmp	r3, r2
 800065c:	d106      	bne.n	800066c <GPIO_AF_Config+0x30>
 800065e:	4b4b      	ldr	r3, [pc, #300]	@ (800078c <GPIO_AF_Config+0x150>)
 8000660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000662:	4a4a      	ldr	r2, [pc, #296]	@ (800078c <GPIO_AF_Config+0x150>)
 8000664:	f043 0301 	orr.w	r3, r3, #1
 8000668:	6313      	str	r3, [r2, #48]	@ 0x30
 800066a:	e035      	b.n	80006d8 <GPIO_AF_Config+0x9c>
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	4a48      	ldr	r2, [pc, #288]	@ (8000790 <GPIO_AF_Config+0x154>)
 8000670:	4293      	cmp	r3, r2
 8000672:	d106      	bne.n	8000682 <GPIO_AF_Config+0x46>
 8000674:	4b45      	ldr	r3, [pc, #276]	@ (800078c <GPIO_AF_Config+0x150>)
 8000676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000678:	4a44      	ldr	r2, [pc, #272]	@ (800078c <GPIO_AF_Config+0x150>)
 800067a:	f043 0302 	orr.w	r3, r3, #2
 800067e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000680:	e02a      	b.n	80006d8 <GPIO_AF_Config+0x9c>
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	4a43      	ldr	r2, [pc, #268]	@ (8000794 <GPIO_AF_Config+0x158>)
 8000686:	4293      	cmp	r3, r2
 8000688:	d106      	bne.n	8000698 <GPIO_AF_Config+0x5c>
 800068a:	4b40      	ldr	r3, [pc, #256]	@ (800078c <GPIO_AF_Config+0x150>)
 800068c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800068e:	4a3f      	ldr	r2, [pc, #252]	@ (800078c <GPIO_AF_Config+0x150>)
 8000690:	f043 0304 	orr.w	r3, r3, #4
 8000694:	6313      	str	r3, [r2, #48]	@ 0x30
 8000696:	e01f      	b.n	80006d8 <GPIO_AF_Config+0x9c>
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	4a3f      	ldr	r2, [pc, #252]	@ (8000798 <GPIO_AF_Config+0x15c>)
 800069c:	4293      	cmp	r3, r2
 800069e:	d106      	bne.n	80006ae <GPIO_AF_Config+0x72>
 80006a0:	4b3a      	ldr	r3, [pc, #232]	@ (800078c <GPIO_AF_Config+0x150>)
 80006a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a4:	4a39      	ldr	r2, [pc, #228]	@ (800078c <GPIO_AF_Config+0x150>)
 80006a6:	f043 0308 	orr.w	r3, r3, #8
 80006aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ac:	e014      	b.n	80006d8 <GPIO_AF_Config+0x9c>
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	4a3a      	ldr	r2, [pc, #232]	@ (800079c <GPIO_AF_Config+0x160>)
 80006b2:	4293      	cmp	r3, r2
 80006b4:	d106      	bne.n	80006c4 <GPIO_AF_Config+0x88>
 80006b6:	4b35      	ldr	r3, [pc, #212]	@ (800078c <GPIO_AF_Config+0x150>)
 80006b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ba:	4a34      	ldr	r2, [pc, #208]	@ (800078c <GPIO_AF_Config+0x150>)
 80006bc:	f043 0310 	orr.w	r3, r3, #16
 80006c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006c2:	e009      	b.n	80006d8 <GPIO_AF_Config+0x9c>
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	4a36      	ldr	r2, [pc, #216]	@ (80007a0 <GPIO_AF_Config+0x164>)
 80006c8:	4293      	cmp	r3, r2
 80006ca:	d105      	bne.n	80006d8 <GPIO_AF_Config+0x9c>
 80006cc:	4b2f      	ldr	r3, [pc, #188]	@ (800078c <GPIO_AF_Config+0x150>)
 80006ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d0:	4a2e      	ldr	r2, [pc, #184]	@ (800078c <GPIO_AF_Config+0x150>)
 80006d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006d6:	6313      	str	r3, [r2, #48]	@ 0x30

	//Mode
	GPIOx->MODER &= ~(MODER_MASK<<(2*Pin));
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	681a      	ldr	r2, [r3, #0]
 80006dc:	78fb      	ldrb	r3, [r7, #3]
 80006de:	005b      	lsls	r3, r3, #1
 80006e0:	2103      	movs	r1, #3
 80006e2:	fa01 f303 	lsl.w	r3, r1, r3
 80006e6:	43db      	mvns	r3, r3
 80006e8:	401a      	ands	r2, r3
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	601a      	str	r2, [r3, #0]
	GPIOx->MODER |= (MODER_ALTERNATE<<(2*Pin));
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	681a      	ldr	r2, [r3, #0]
 80006f2:	78fb      	ldrb	r3, [r7, #3]
 80006f4:	005b      	lsls	r3, r3, #1
 80006f6:	2102      	movs	r1, #2
 80006f8:	fa01 f303 	lsl.w	r3, r1, r3
 80006fc:	431a      	orrs	r2, r3
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	601a      	str	r2, [r3, #0]

	//Pull
	GPIOx->PUPDR &= ~(PUPDR_MASK<<(2*Pin));
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	68da      	ldr	r2, [r3, #12]
 8000706:	78fb      	ldrb	r3, [r7, #3]
 8000708:	005b      	lsls	r3, r3, #1
 800070a:	2103      	movs	r1, #3
 800070c:	fa01 f303 	lsl.w	r3, r1, r3
 8000710:	43db      	mvns	r3, r3
 8000712:	401a      	ands	r2, r3
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	60da      	str	r2, [r3, #12]
	GPIOx->PUPDR |= (Pull<<(2*Pin));
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	68db      	ldr	r3, [r3, #12]
 800071c:	78b9      	ldrb	r1, [r7, #2]
 800071e:	78fa      	ldrb	r2, [r7, #3]
 8000720:	0052      	lsls	r2, r2, #1
 8000722:	fa01 f202 	lsl.w	r2, r1, r2
 8000726:	431a      	orrs	r2, r3
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	60da      	str	r2, [r3, #12]

	//Speed
	GPIOx->OSPEEDR &= ~(OSPEEDR_MASK<<(2*Pin));
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	689a      	ldr	r2, [r3, #8]
 8000730:	78fb      	ldrb	r3, [r7, #3]
 8000732:	005b      	lsls	r3, r3, #1
 8000734:	2103      	movs	r1, #3
 8000736:	fa01 f303 	lsl.w	r3, r1, r3
 800073a:	43db      	mvns	r3, r3
 800073c:	401a      	ands	r2, r3
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	609a      	str	r2, [r3, #8]
	GPIOx->OSPEEDR |= (Speed<<(2*Pin));
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	689b      	ldr	r3, [r3, #8]
 8000746:	7879      	ldrb	r1, [r7, #1]
 8000748:	78fa      	ldrb	r2, [r7, #3]
 800074a:	0052      	lsls	r2, r2, #1
 800074c:	fa01 f202 	lsl.w	r2, r1, r2
 8000750:	431a      	orrs	r2, r3
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	609a      	str	r2, [r3, #8]

	//Type of output
	GPIOx->OTYPER &= ~(OTYPER_MASK<<Pin);
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	685a      	ldr	r2, [r3, #4]
 800075a:	78fb      	ldrb	r3, [r7, #3]
 800075c:	2103      	movs	r1, #3
 800075e:	fa01 f303 	lsl.w	r3, r1, r3
 8000762:	43db      	mvns	r3, r3
 8000764:	401a      	ands	r2, r3
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	605a      	str	r2, [r3, #4]
	GPIOx->OTYPER |= (output_type<<Pin);
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	685b      	ldr	r3, [r3, #4]
 800076e:	7c39      	ldrb	r1, [r7, #16]
 8000770:	78fa      	ldrb	r2, [r7, #3]
 8000772:	fa01 f202 	lsl.w	r2, r1, r2
 8000776:	431a      	orrs	r2, r3
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	605a      	str	r2, [r3, #4]

	//Luego de esto. AF Config
}
 800077c:	bf00      	nop
 800077e:	370c      	adds	r7, #12
 8000780:	46bd      	mov	sp, r7
 8000782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000786:	4770      	bx	lr
 8000788:	40020000 	.word	0x40020000
 800078c:	40023800 	.word	0x40023800
 8000790:	40020400 	.word	0x40020400
 8000794:	40020800 	.word	0x40020800
 8000798:	40020c00 	.word	0x40020c00
 800079c:	40021000 	.word	0x40021000
 80007a0:	40021c00 	.word	0x40021c00

080007a4 <flash_config>:
 */

#include "RCC.h"

void flash_config(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
	/**Se habilita por recomendación*/
	FLASH -> ACR |= 1<<9;
 80007a8:	4b11      	ldr	r3, [pc, #68]	@ (80007f0 <flash_config+0x4c>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	4a10      	ldr	r2, [pc, #64]	@ (80007f0 <flash_config+0x4c>)
 80007ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80007b2:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= 1<<10;
 80007b4:	4b0e      	ldr	r3, [pc, #56]	@ (80007f0 <flash_config+0x4c>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	4a0d      	ldr	r2, [pc, #52]	@ (80007f0 <flash_config+0x4c>)
 80007ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80007be:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= 1<<8;
 80007c0:	4b0b      	ldr	r3, [pc, #44]	@ (80007f0 <flash_config+0x4c>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4a0a      	ldr	r2, [pc, #40]	@ (80007f0 <flash_config+0x4c>)
 80007c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80007ca:	6013      	str	r3, [r2, #0]

	/*Se habilitan algunos clocks*/
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 80007cc:	4b09      	ldr	r3, [pc, #36]	@ (80007f4 <flash_config+0x50>)
 80007ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007d0:	4a08      	ldr	r2, [pc, #32]	@ (80007f4 <flash_config+0x50>)
 80007d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007d6:	6453      	str	r3, [r2, #68]	@ 0x44
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80007d8:	4b06      	ldr	r3, [pc, #24]	@ (80007f4 <flash_config+0x50>)
 80007da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007dc:	4a05      	ldr	r2, [pc, #20]	@ (80007f4 <flash_config+0x50>)
 80007de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007e2:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80007e4:	bf00      	nop
 80007e6:	46bd      	mov	sp, r7
 80007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop
 80007f0:	40023c00 	.word	0x40023c00
 80007f4:	40023800 	.word	0x40023800

080007f8 <HSI_Config_PLL>:
#endif

#ifdef PLL_ON

void HSI_Config_PLL(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
	/*Activamos el HSE*/
	RCC->CR |= RCC_CR_HSION;
 80007fc:	4b0b      	ldr	r3, [pc, #44]	@ (800082c <HSI_Config_PLL+0x34>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a0a      	ldr	r2, [pc, #40]	@ (800082c <HSI_Config_PLL+0x34>)
 8000802:	f043 0301 	orr.w	r3, r3, #1
 8000806:	6013      	str	r3, [r2, #0]
	/*Esperamos a que esté listo el oscilador*/
	while(!(RCC->CR & RCC_CR_HSIRDY));
 8000808:	bf00      	nop
 800080a:	4b08      	ldr	r3, [pc, #32]	@ (800082c <HSI_Config_PLL+0x34>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	f003 0302 	and.w	r3, r3, #2
 8000812:	2b00      	cmp	r3, #0
 8000814:	d0f9      	beq.n	800080a <HSI_Config_PLL+0x12>
	/*Limpiamos la anterior fuente de reloj*/
	RCC->CFGR &=~ RCC_CFGR_SW_Msk;
 8000816:	4b05      	ldr	r3, [pc, #20]	@ (800082c <HSI_Config_PLL+0x34>)
 8000818:	689b      	ldr	r3, [r3, #8]
 800081a:	4a04      	ldr	r2, [pc, #16]	@ (800082c <HSI_Config_PLL+0x34>)
 800081c:	f023 0303 	bic.w	r3, r3, #3
 8000820:	6093      	str	r3, [r2, #8]
	/*Actualiza SystemCoreClock*/
	SystemCoreClockUpdate();
 8000822:	f7ff fce9 	bl	80001f8 <SystemCoreClockUpdate>
}
 8000826:	bf00      	nop
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	40023800 	.word	0x40023800

08000830 <HSE_Config_PLL>:

void HSE_Config_PLL(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
	/*Activamos el HSE*/
	RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
 8000834:	4b0b      	ldr	r3, [pc, #44]	@ (8000864 <HSE_Config_PLL+0x34>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	4a0a      	ldr	r2, [pc, #40]	@ (8000864 <HSE_Config_PLL+0x34>)
 800083a:	f443 23a0 	orr.w	r3, r3, #327680	@ 0x50000
 800083e:	6013      	str	r3, [r2, #0]
	/*Esperamos a que esté listo el oscilador*/
	while(!(RCC->CR & RCC_CR_HSERDY));
 8000840:	bf00      	nop
 8000842:	4b08      	ldr	r3, [pc, #32]	@ (8000864 <HSE_Config_PLL+0x34>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800084a:	2b00      	cmp	r3, #0
 800084c:	d0f9      	beq.n	8000842 <HSE_Config_PLL+0x12>
	/*Limpiamos la anterior fuente de reloj*/
	RCC->CFGR &=~ RCC_CFGR_SW_Msk;
 800084e:	4b05      	ldr	r3, [pc, #20]	@ (8000864 <HSE_Config_PLL+0x34>)
 8000850:	689b      	ldr	r3, [r3, #8]
 8000852:	4a04      	ldr	r2, [pc, #16]	@ (8000864 <HSE_Config_PLL+0x34>)
 8000854:	f023 0303 	bic.w	r3, r3, #3
 8000858:	6093      	str	r3, [r2, #8]
	/*Actualiza SystemCoreClock*/
	SystemCoreClockUpdate();
 800085a:	f7ff fccd 	bl	80001f8 <SystemCoreClockUpdate>
}
 800085e:	bf00      	nop
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	40023800 	.word	0x40023800

08000868 <PLL_Config>:

void PLL_Config(uint8_t Source)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0
 800086e:	4603      	mov	r3, r0
 8000870:	71fb      	strb	r3, [r7, #7]
	/*Apagamos el PLL  por las dudas*/
	RCC -> CR &= ~RCC_CR_PLLON_Msk;
 8000872:	4b58      	ldr	r3, [pc, #352]	@ (80009d4 <PLL_Config+0x16c>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	4a57      	ldr	r2, [pc, #348]	@ (80009d4 <PLL_Config+0x16c>)
 8000878:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800087c:	6013      	str	r3, [r2, #0]

	/*Escojemos fuente de reloj para PLL*/

	switch(Source)
 800087e:	79fb      	ldrb	r3, [r7, #7]
 8000880:	2b00      	cmp	r3, #0
 8000882:	d030      	beq.n	80008e6 <PLL_Config+0x7e>
 8000884:	2b01      	cmp	r3, #1
 8000886:	d15b      	bne.n	8000940 <PLL_Config+0xd8>
	{
		case HSE_SOURCE:

			HSE_Config_PLL(); //FOSC= 8Mhz, M=/4, N=*168, P=1(/4)
 8000888:	f7ff ffd2 	bl	8000830 <HSE_Config_PLL>
			/*Configurar la fuente de reloj de PLL*/
			RCC -> PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSE;
 800088c:	4b51      	ldr	r3, [pc, #324]	@ (80009d4 <PLL_Config+0x16c>)
 800088e:	685b      	ldr	r3, [r3, #4]
 8000890:	4a50      	ldr	r2, [pc, #320]	@ (80009d4 <PLL_Config+0x16c>)
 8000892:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000896:	6053      	str	r3, [r2, #4]

			/*Configurar M,N,P,Q*/

			// 8Mhz / 4 = 2Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLM;
 8000898:	4b4e      	ldr	r3, [pc, #312]	@ (80009d4 <PLL_Config+0x16c>)
 800089a:	685b      	ldr	r3, [r3, #4]
 800089c:	4a4d      	ldr	r2, [pc, #308]	@ (80009d4 <PLL_Config+0x16c>)
 800089e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80008a2:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (4<<0); //M 1-2Mhz
 80008a4:	4b4b      	ldr	r3, [pc, #300]	@ (80009d4 <PLL_Config+0x16c>)
 80008a6:	685b      	ldr	r3, [r3, #4]
 80008a8:	4a4a      	ldr	r2, [pc, #296]	@ (80009d4 <PLL_Config+0x16c>)
 80008aa:	f043 0304 	orr.w	r3, r3, #4
 80008ae:	6053      	str	r3, [r2, #4]

			//2Mhz * 84 = 168Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLN;
 80008b0:	4b48      	ldr	r3, [pc, #288]	@ (80009d4 <PLL_Config+0x16c>)
 80008b2:	685b      	ldr	r3, [r3, #4]
 80008b4:	4a47      	ldr	r2, [pc, #284]	@ (80009d4 <PLL_Config+0x16c>)
 80008b6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80008ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80008be:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (168<<6);//N 192-472Mhz
 80008c0:	4b44      	ldr	r3, [pc, #272]	@ (80009d4 <PLL_Config+0x16c>)
 80008c2:	685b      	ldr	r3, [r3, #4]
 80008c4:	4a43      	ldr	r2, [pc, #268]	@ (80009d4 <PLL_Config+0x16c>)
 80008c6:	f443 5328 	orr.w	r3, r3, #10752	@ 0x2a00
 80008ca:	6053      	str	r3, [r2, #4]

			//336Mhz / 2 = 84Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLP;
 80008cc:	4b41      	ldr	r3, [pc, #260]	@ (80009d4 <PLL_Config+0x16c>)
 80008ce:	685b      	ldr	r3, [r3, #4]
 80008d0:	4a40      	ldr	r2, [pc, #256]	@ (80009d4 <PLL_Config+0x16c>)
 80008d2:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80008d6:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (1<<16);//P <=84Mhz
 80008d8:	4b3e      	ldr	r3, [pc, #248]	@ (80009d4 <PLL_Config+0x16c>)
 80008da:	685b      	ldr	r3, [r3, #4]
 80008dc:	4a3d      	ldr	r2, [pc, #244]	@ (80009d4 <PLL_Config+0x16c>)
 80008de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80008e2:	6053      	str	r3, [r2, #4]

			//Q <= 48Mhz (Opcional Configurar
			//RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLQ;
			//RCC -> PLLCFGR |= (4<<24);

			break;
 80008e4:	e02d      	b.n	8000942 <PLL_Config+0xda>

		case HSI_SOURCE:

			HSI_Config_PLL(); //FOSC= 16Mhz, M=/8, N=*168, P=1(/4)
 80008e6:	f7ff ff87 	bl	80007f8 <HSI_Config_PLL>
			/*Configurar la fuente de reloj de PLL*/
			RCC -> PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSI;
 80008ea:	4b3a      	ldr	r3, [pc, #232]	@ (80009d4 <PLL_Config+0x16c>)
 80008ec:	4a39      	ldr	r2, [pc, #228]	@ (80009d4 <PLL_Config+0x16c>)
 80008ee:	685b      	ldr	r3, [r3, #4]
 80008f0:	6053      	str	r3, [r2, #4]

			/*Configurar M,N,P,Q*/

			// 16Mhz / 8 = 2Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLM;
 80008f2:	4b38      	ldr	r3, [pc, #224]	@ (80009d4 <PLL_Config+0x16c>)
 80008f4:	685b      	ldr	r3, [r3, #4]
 80008f6:	4a37      	ldr	r2, [pc, #220]	@ (80009d4 <PLL_Config+0x16c>)
 80008f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80008fc:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (8<<0); //M 1-2Mhz
 80008fe:	4b35      	ldr	r3, [pc, #212]	@ (80009d4 <PLL_Config+0x16c>)
 8000900:	685b      	ldr	r3, [r3, #4]
 8000902:	4a34      	ldr	r2, [pc, #208]	@ (80009d4 <PLL_Config+0x16c>)
 8000904:	f043 0308 	orr.w	r3, r3, #8
 8000908:	6053      	str	r3, [r2, #4]

			//2Mhz * 168 = 336Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLN;
 800090a:	4b32      	ldr	r3, [pc, #200]	@ (80009d4 <PLL_Config+0x16c>)
 800090c:	685b      	ldr	r3, [r3, #4]
 800090e:	4a31      	ldr	r2, [pc, #196]	@ (80009d4 <PLL_Config+0x16c>)
 8000910:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8000914:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000918:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (168<<6);//N 192-472Mhz
 800091a:	4b2e      	ldr	r3, [pc, #184]	@ (80009d4 <PLL_Config+0x16c>)
 800091c:	685b      	ldr	r3, [r3, #4]
 800091e:	4a2d      	ldr	r2, [pc, #180]	@ (80009d4 <PLL_Config+0x16c>)
 8000920:	f443 5328 	orr.w	r3, r3, #10752	@ 0x2a00
 8000924:	6053      	str	r3, [r2, #4]

			//336Mhz / 4 = 84Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLP;
 8000926:	4b2b      	ldr	r3, [pc, #172]	@ (80009d4 <PLL_Config+0x16c>)
 8000928:	685b      	ldr	r3, [r3, #4]
 800092a:	4a2a      	ldr	r2, [pc, #168]	@ (80009d4 <PLL_Config+0x16c>)
 800092c:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8000930:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (1<<16);//P <=84Mhz
 8000932:	4b28      	ldr	r3, [pc, #160]	@ (80009d4 <PLL_Config+0x16c>)
 8000934:	685b      	ldr	r3, [r3, #4]
 8000936:	4a27      	ldr	r2, [pc, #156]	@ (80009d4 <PLL_Config+0x16c>)
 8000938:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800093c:	6053      	str	r3, [r2, #4]

			//Q <= 48Mhz (Opcional Configurar
			//RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLQ;
			//RCC -> PLLCFGR |= (4<<24);

			break;
 800093e:	e000      	b.n	8000942 <PLL_Config+0xda>
		default: break;
 8000940:	bf00      	nop
	}

	/*Habilitar el PLL*/
	RCC -> CR |= RCC_CR_PLLON;
 8000942:	4b24      	ldr	r3, [pc, #144]	@ (80009d4 <PLL_Config+0x16c>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	4a23      	ldr	r2, [pc, #140]	@ (80009d4 <PLL_Config+0x16c>)
 8000948:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800094c:	6013      	str	r3, [r2, #0]

	/*Esperamos a que esté listo el cambio de oscilador*/
	while(!(RCC->CR & RCC_CR_PLLRDY));
 800094e:	bf00      	nop
 8000950:	4b20      	ldr	r3, [pc, #128]	@ (80009d4 <PLL_Config+0x16c>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000958:	2b00      	cmp	r3, #0
 800095a:	d0f9      	beq.n	8000950 <PLL_Config+0xe8>

	/*Configurar Prescalers*/

	RCC -> CFGR &= ~RCC_CFGR_PPRE2_Msk;
 800095c:	4b1d      	ldr	r3, [pc, #116]	@ (80009d4 <PLL_Config+0x16c>)
 800095e:	689b      	ldr	r3, [r3, #8]
 8000960:	4a1c      	ldr	r2, [pc, #112]	@ (80009d4 <PLL_Config+0x16c>)
 8000962:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8000966:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE2_DIV1; //APB2 <=84Mhz
 8000968:	4b1a      	ldr	r3, [pc, #104]	@ (80009d4 <PLL_Config+0x16c>)
 800096a:	4a1a      	ldr	r2, [pc, #104]	@ (80009d4 <PLL_Config+0x16c>)
 800096c:	689b      	ldr	r3, [r3, #8]
 800096e:	6093      	str	r3, [r2, #8]

	RCC -> CFGR &= ~RCC_CFGR_PPRE1_Msk;
 8000970:	4b18      	ldr	r3, [pc, #96]	@ (80009d4 <PLL_Config+0x16c>)
 8000972:	689b      	ldr	r3, [r3, #8]
 8000974:	4a17      	ldr	r2, [pc, #92]	@ (80009d4 <PLL_Config+0x16c>)
 8000976:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 800097a:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE1_DIV2; //APB1 <=42Mhz
 800097c:	4b15      	ldr	r3, [pc, #84]	@ (80009d4 <PLL_Config+0x16c>)
 800097e:	689b      	ldr	r3, [r3, #8]
 8000980:	4a14      	ldr	r2, [pc, #80]	@ (80009d4 <PLL_Config+0x16c>)
 8000982:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000986:	6093      	str	r3, [r2, #8]

	/*Configurar la latencia de la flash (Revisar Pag. 46 ref. manual STM32F401X)*/
	FLASH -> ACR &= ~FLASH_ACR_LATENCY;
 8000988:	4b13      	ldr	r3, [pc, #76]	@ (80009d8 <PLL_Config+0x170>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	4a12      	ldr	r2, [pc, #72]	@ (80009d8 <PLL_Config+0x170>)
 800098e:	f023 0307 	bic.w	r3, r3, #7
 8000992:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= FLASH_ACR_LATENCY_2WS;
 8000994:	4b10      	ldr	r3, [pc, #64]	@ (80009d8 <PLL_Config+0x170>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	4a0f      	ldr	r2, [pc, #60]	@ (80009d8 <PLL_Config+0x170>)
 800099a:	f043 0302 	orr.w	r3, r3, #2
 800099e:	6013      	str	r3, [r2, #0]

	/*Seleccionar la fuente dek sysclk*/
	RCC->CFGR 	&= ~RCC_CFGR_SW_Msk;
 80009a0:	4b0c      	ldr	r3, [pc, #48]	@ (80009d4 <PLL_Config+0x16c>)
 80009a2:	689b      	ldr	r3, [r3, #8]
 80009a4:	4a0b      	ldr	r2, [pc, #44]	@ (80009d4 <PLL_Config+0x16c>)
 80009a6:	f023 0303 	bic.w	r3, r3, #3
 80009aa:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_SW_PLL;
 80009ac:	4b09      	ldr	r3, [pc, #36]	@ (80009d4 <PLL_Config+0x16c>)
 80009ae:	689b      	ldr	r3, [r3, #8]
 80009b0:	4a08      	ldr	r2, [pc, #32]	@ (80009d4 <PLL_Config+0x16c>)
 80009b2:	f043 0302 	orr.w	r3, r3, #2
 80009b6:	6093      	str	r3, [r2, #8]

	/*Esperamos a que esté listo el cambio de oscilador*/
	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL));
 80009b8:	bf00      	nop
 80009ba:	4b06      	ldr	r3, [pc, #24]	@ (80009d4 <PLL_Config+0x16c>)
 80009bc:	689b      	ldr	r3, [r3, #8]
 80009be:	f003 0308 	and.w	r3, r3, #8
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d0f9      	beq.n	80009ba <PLL_Config+0x152>

	/*Actualiza SystemCoreClock*/
	SystemCoreClockUpdate();
 80009c6:	f7ff fc17 	bl	80001f8 <SystemCoreClockUpdate>
}
 80009ca:	bf00      	nop
 80009cc:	3708      	adds	r7, #8
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	40023800 	.word	0x40023800
 80009d8:	40023c00 	.word	0x40023c00

080009dc <GUI_ShowChar>:
								mode:0-white background and black character
								     1-black background and white character
 * @retvalue   :None
******************************************************************************/ 
void GUI_ShowChar(u8 x,u8 y,u8 chr,u8 Char_Size,u8 mode)
{      	
 80009dc:	b590      	push	{r4, r7, lr}
 80009de:	b085      	sub	sp, #20
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	4604      	mov	r4, r0
 80009e4:	4608      	mov	r0, r1
 80009e6:	4611      	mov	r1, r2
 80009e8:	461a      	mov	r2, r3
 80009ea:	4623      	mov	r3, r4
 80009ec:	71fb      	strb	r3, [r7, #7]
 80009ee:	4603      	mov	r3, r0
 80009f0:	71bb      	strb	r3, [r7, #6]
 80009f2:	460b      	mov	r3, r1
 80009f4:	717b      	strb	r3, [r7, #5]
 80009f6:	4613      	mov	r3, r2
 80009f8:	713b      	strb	r3, [r7, #4]
	  unsigned char c=0,i=0,tmp,j=0;	
 80009fa:	2300      	movs	r3, #0
 80009fc:	733b      	strb	r3, [r7, #12]
 80009fe:	2300      	movs	r3, #0
 8000a00:	73fb      	strb	r3, [r7, #15]
 8000a02:	2300      	movs	r3, #0
 8000a04:	737b      	strb	r3, [r7, #13]
		c=chr-' ';//�õ�ƫ�ƺ��ֵ			
 8000a06:	797b      	ldrb	r3, [r7, #5]
 8000a08:	3b20      	subs	r3, #32
 8000a0a:	733b      	strb	r3, [r7, #12]
		if(x>WIDTH-1){x=0;y=y+2;}
 8000a0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	da04      	bge.n	8000a1e <GUI_ShowChar+0x42>
 8000a14:	2300      	movs	r3, #0
 8000a16:	71fb      	strb	r3, [r7, #7]
 8000a18:	79bb      	ldrb	r3, [r7, #6]
 8000a1a:	3302      	adds	r3, #2
 8000a1c:	71bb      	strb	r3, [r7, #6]
		if(Char_Size ==16)
 8000a1e:	793b      	ldrb	r3, [r7, #4]
 8000a20:	2b10      	cmp	r3, #16
 8000a22:	d147      	bne.n	8000ab4 <GUI_ShowChar+0xd8>
		{
			for(i=0;i<16;i++)
 8000a24:	2300      	movs	r3, #0
 8000a26:	73fb      	strb	r3, [r7, #15]
 8000a28:	e040      	b.n	8000aac <GUI_ShowChar+0xd0>
			{
			  if(mode)
 8000a2a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d007      	beq.n	8000a42 <GUI_ShowChar+0x66>
				{
					tmp = F8X16[c*16+i];
 8000a32:	7b3b      	ldrb	r3, [r7, #12]
 8000a34:	011a      	lsls	r2, r3, #4
 8000a36:	7bfb      	ldrb	r3, [r7, #15]
 8000a38:	4413      	add	r3, r2
 8000a3a:	4a48      	ldr	r2, [pc, #288]	@ (8000b5c <GUI_ShowChar+0x180>)
 8000a3c:	5cd3      	ldrb	r3, [r2, r3]
 8000a3e:	73bb      	strb	r3, [r7, #14]
 8000a40:	e007      	b.n	8000a52 <GUI_ShowChar+0x76>
				}
				else
				{
					tmp = ~(F8X16[c*16+i]);
 8000a42:	7b3b      	ldrb	r3, [r7, #12]
 8000a44:	011a      	lsls	r2, r3, #4
 8000a46:	7bfb      	ldrb	r3, [r7, #15]
 8000a48:	4413      	add	r3, r2
 8000a4a:	4a44      	ldr	r2, [pc, #272]	@ (8000b5c <GUI_ShowChar+0x180>)
 8000a4c:	5cd3      	ldrb	r3, [r2, r3]
 8000a4e:	43db      	mvns	r3, r3
 8000a50:	73bb      	strb	r3, [r7, #14]
				}
				for(j=0;j<8;j++)
 8000a52:	2300      	movs	r3, #0
 8000a54:	737b      	strb	r3, [r7, #13]
 8000a56:	e023      	b.n	8000aa0 <GUI_ShowChar+0xc4>
				{
					if(tmp&(0x80>>j))
 8000a58:	7bba      	ldrb	r2, [r7, #14]
 8000a5a:	7b7b      	ldrb	r3, [r7, #13]
 8000a5c:	2180      	movs	r1, #128	@ 0x80
 8000a5e:	fa41 f303 	asr.w	r3, r1, r3
 8000a62:	4013      	ands	r3, r2
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d00c      	beq.n	8000a82 <GUI_ShowChar+0xa6>
					{
						OLED_Set_Pixel(x+j, y+i,1);
 8000a68:	79fa      	ldrb	r2, [r7, #7]
 8000a6a:	7b7b      	ldrb	r3, [r7, #13]
 8000a6c:	4413      	add	r3, r2
 8000a6e:	b2d8      	uxtb	r0, r3
 8000a70:	79ba      	ldrb	r2, [r7, #6]
 8000a72:	7bfb      	ldrb	r3, [r7, #15]
 8000a74:	4413      	add	r3, r2
 8000a76:	b2db      	uxtb	r3, r3
 8000a78:	2201      	movs	r2, #1
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	f000 faa8 	bl	8000fd0 <OLED_Set_Pixel>
 8000a80:	e00b      	b.n	8000a9a <GUI_ShowChar+0xbe>
					}
					else
					{
						OLED_Set_Pixel(x+j, y+i,0);
 8000a82:	79fa      	ldrb	r2, [r7, #7]
 8000a84:	7b7b      	ldrb	r3, [r7, #13]
 8000a86:	4413      	add	r3, r2
 8000a88:	b2d8      	uxtb	r0, r3
 8000a8a:	79ba      	ldrb	r2, [r7, #6]
 8000a8c:	7bfb      	ldrb	r3, [r7, #15]
 8000a8e:	4413      	add	r3, r2
 8000a90:	b2db      	uxtb	r3, r3
 8000a92:	2200      	movs	r2, #0
 8000a94:	4619      	mov	r1, r3
 8000a96:	f000 fa9b 	bl	8000fd0 <OLED_Set_Pixel>
				for(j=0;j<8;j++)
 8000a9a:	7b7b      	ldrb	r3, [r7, #13]
 8000a9c:	3301      	adds	r3, #1
 8000a9e:	737b      	strb	r3, [r7, #13]
 8000aa0:	7b7b      	ldrb	r3, [r7, #13]
 8000aa2:	2b07      	cmp	r3, #7
 8000aa4:	d9d8      	bls.n	8000a58 <GUI_ShowChar+0x7c>
			for(i=0;i<16;i++)
 8000aa6:	7bfb      	ldrb	r3, [r7, #15]
 8000aa8:	3301      	adds	r3, #1
 8000aaa:	73fb      	strb	r3, [r7, #15]
 8000aac:	7bfb      	ldrb	r3, [r7, #15]
 8000aae:	2b0f      	cmp	r3, #15
 8000ab0:	d9bb      	bls.n	8000a2a <GUI_ShowChar+0x4e>
 8000ab2:	e04b      	b.n	8000b4c <GUI_ShowChar+0x170>
					}
				}
			}
		}
		else if(Char_Size==8)
 8000ab4:	793b      	ldrb	r3, [r7, #4]
 8000ab6:	2b08      	cmp	r3, #8
 8000ab8:	d14b      	bne.n	8000b52 <GUI_ShowChar+0x176>
		{	
				for(i=0;i<8;i++)
 8000aba:	2300      	movs	r3, #0
 8000abc:	73fb      	strb	r3, [r7, #15]
 8000abe:	e042      	b.n	8000b46 <GUI_ShowChar+0x16a>
				{
				  if(mode)
 8000ac0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d008      	beq.n	8000ada <GUI_ShowChar+0xfe>
					{
						tmp = F6x8[c][i];
 8000ac8:	7b3a      	ldrb	r2, [r7, #12]
 8000aca:	7bfb      	ldrb	r3, [r7, #15]
 8000acc:	4924      	ldr	r1, [pc, #144]	@ (8000b60 <GUI_ShowChar+0x184>)
 8000ace:	00d2      	lsls	r2, r2, #3
 8000ad0:	440a      	add	r2, r1
 8000ad2:	4413      	add	r3, r2
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	73bb      	strb	r3, [r7, #14]
 8000ad8:	e008      	b.n	8000aec <GUI_ShowChar+0x110>
					}
					else
					{
						tmp = ~(F6x8[c][i]);
 8000ada:	7b3a      	ldrb	r2, [r7, #12]
 8000adc:	7bfb      	ldrb	r3, [r7, #15]
 8000ade:	4920      	ldr	r1, [pc, #128]	@ (8000b60 <GUI_ShowChar+0x184>)
 8000ae0:	00d2      	lsls	r2, r2, #3
 8000ae2:	440a      	add	r2, r1
 8000ae4:	4413      	add	r3, r2
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	43db      	mvns	r3, r3
 8000aea:	73bb      	strb	r3, [r7, #14]
					}
					for(j=0;j<8;j++)
 8000aec:	2300      	movs	r3, #0
 8000aee:	737b      	strb	r3, [r7, #13]
 8000af0:	e023      	b.n	8000b3a <GUI_ShowChar+0x15e>
					{
						if(tmp&(0x80>>j))
 8000af2:	7bba      	ldrb	r2, [r7, #14]
 8000af4:	7b7b      	ldrb	r3, [r7, #13]
 8000af6:	2180      	movs	r1, #128	@ 0x80
 8000af8:	fa41 f303 	asr.w	r3, r1, r3
 8000afc:	4013      	ands	r3, r2
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d00c      	beq.n	8000b1c <GUI_ShowChar+0x140>
						{
							OLED_Set_Pixel(x+j, y+i,1);
 8000b02:	79fa      	ldrb	r2, [r7, #7]
 8000b04:	7b7b      	ldrb	r3, [r7, #13]
 8000b06:	4413      	add	r3, r2
 8000b08:	b2d8      	uxtb	r0, r3
 8000b0a:	79ba      	ldrb	r2, [r7, #6]
 8000b0c:	7bfb      	ldrb	r3, [r7, #15]
 8000b0e:	4413      	add	r3, r2
 8000b10:	b2db      	uxtb	r3, r3
 8000b12:	2201      	movs	r2, #1
 8000b14:	4619      	mov	r1, r3
 8000b16:	f000 fa5b 	bl	8000fd0 <OLED_Set_Pixel>
 8000b1a:	e00b      	b.n	8000b34 <GUI_ShowChar+0x158>
						}
						else
						{
							OLED_Set_Pixel(x+j, y+i,0);
 8000b1c:	79fa      	ldrb	r2, [r7, #7]
 8000b1e:	7b7b      	ldrb	r3, [r7, #13]
 8000b20:	4413      	add	r3, r2
 8000b22:	b2d8      	uxtb	r0, r3
 8000b24:	79ba      	ldrb	r2, [r7, #6]
 8000b26:	7bfb      	ldrb	r3, [r7, #15]
 8000b28:	4413      	add	r3, r2
 8000b2a:	b2db      	uxtb	r3, r3
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	4619      	mov	r1, r3
 8000b30:	f000 fa4e 	bl	8000fd0 <OLED_Set_Pixel>
					for(j=0;j<8;j++)
 8000b34:	7b7b      	ldrb	r3, [r7, #13]
 8000b36:	3301      	adds	r3, #1
 8000b38:	737b      	strb	r3, [r7, #13]
 8000b3a:	7b7b      	ldrb	r3, [r7, #13]
 8000b3c:	2b07      	cmp	r3, #7
 8000b3e:	d9d8      	bls.n	8000af2 <GUI_ShowChar+0x116>
				for(i=0;i<8;i++)
 8000b40:	7bfb      	ldrb	r3, [r7, #15]
 8000b42:	3301      	adds	r3, #1
 8000b44:	73fb      	strb	r3, [r7, #15]
 8000b46:	7bfb      	ldrb	r3, [r7, #15]
 8000b48:	2b07      	cmp	r3, #7
 8000b4a:	d9b9      	bls.n	8000ac0 <GUI_ShowChar+0xe4>
	}
	else
	{
		return;
	}
	OLED_Display();
 8000b4c:	f000 fa8c 	bl	8001068 <OLED_Display>
 8000b50:	e000      	b.n	8000b54 <GUI_ShowChar+0x178>
		return;
 8000b52:	bf00      	nop
}
 8000b54:	3714      	adds	r7, #20
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd90      	pop	{r4, r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	080017bc 	.word	0x080017bc
 8000b60:	080014c4 	.word	0x080014c4

08000b64 <GUI_ShowString>:
								mode:0-white background and black character
								     1-black background and white character
 * @retvalue   :None
******************************************************************************/   	  
void GUI_ShowString(u8 x,u8 y,u8 *chr,u8 Char_Size,u8 mode)
{
 8000b64:	b590      	push	{r4, r7, lr}
 8000b66:	b087      	sub	sp, #28
 8000b68:	af02      	add	r7, sp, #8
 8000b6a:	603a      	str	r2, [r7, #0]
 8000b6c:	461a      	mov	r2, r3
 8000b6e:	4603      	mov	r3, r0
 8000b70:	71fb      	strb	r3, [r7, #7]
 8000b72:	460b      	mov	r3, r1
 8000b74:	71bb      	strb	r3, [r7, #6]
 8000b76:	4613      	mov	r3, r2
 8000b78:	717b      	strb	r3, [r7, #5]
	unsigned char j=0,csize;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	73fb      	strb	r3, [r7, #15]
	if(Char_Size == 16)
 8000b7e:	797b      	ldrb	r3, [r7, #5]
 8000b80:	2b10      	cmp	r3, #16
 8000b82:	d103      	bne.n	8000b8c <GUI_ShowString+0x28>
  {
	  csize = Char_Size/2;
 8000b84:	797b      	ldrb	r3, [r7, #5]
 8000b86:	085b      	lsrs	r3, r3, #1
 8000b88:	73bb      	strb	r3, [r7, #14]
 8000b8a:	e025      	b.n	8000bd8 <GUI_ShowString+0x74>
	}
  else if(Char_Size == 8)
 8000b8c:	797b      	ldrb	r3, [r7, #5]
 8000b8e:	2b08      	cmp	r3, #8
 8000b90:	d129      	bne.n	8000be6 <GUI_ShowString+0x82>
  {
	  csize = Char_Size/2+2;
 8000b92:	797b      	ldrb	r3, [r7, #5]
 8000b94:	085b      	lsrs	r3, r3, #1
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	3302      	adds	r3, #2
 8000b9a:	73bb      	strb	r3, [r7, #14]
	}
	else
	{
		return;
	}
	while (chr[j]!='\0')
 8000b9c:	e01c      	b.n	8000bd8 <GUI_ShowString+0x74>
	{		
		GUI_ShowChar(x,y,chr[j],Char_Size,mode);
 8000b9e:	7bfb      	ldrb	r3, [r7, #15]
 8000ba0:	683a      	ldr	r2, [r7, #0]
 8000ba2:	4413      	add	r3, r2
 8000ba4:	781a      	ldrb	r2, [r3, #0]
 8000ba6:	797c      	ldrb	r4, [r7, #5]
 8000ba8:	79b9      	ldrb	r1, [r7, #6]
 8000baa:	79f8      	ldrb	r0, [r7, #7]
 8000bac:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000bb0:	9300      	str	r3, [sp, #0]
 8000bb2:	4623      	mov	r3, r4
 8000bb4:	f7ff ff12 	bl	80009dc <GUI_ShowChar>
		x+=csize;
 8000bb8:	79fa      	ldrb	r2, [r7, #7]
 8000bba:	7bbb      	ldrb	r3, [r7, #14]
 8000bbc:	4413      	add	r3, r2
 8000bbe:	71fb      	strb	r3, [r7, #7]
		if(x>120)
 8000bc0:	79fb      	ldrb	r3, [r7, #7]
 8000bc2:	2b78      	cmp	r3, #120	@ 0x78
 8000bc4:	d905      	bls.n	8000bd2 <GUI_ShowString+0x6e>
		{
			x=0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	71fb      	strb	r3, [r7, #7]
			y+=Char_Size;
 8000bca:	79ba      	ldrb	r2, [r7, #6]
 8000bcc:	797b      	ldrb	r3, [r7, #5]
 8000bce:	4413      	add	r3, r2
 8000bd0:	71bb      	strb	r3, [r7, #6]
		}
		j++;
 8000bd2:	7bfb      	ldrb	r3, [r7, #15]
 8000bd4:	3301      	adds	r3, #1
 8000bd6:	73fb      	strb	r3, [r7, #15]
	while (chr[j]!='\0')
 8000bd8:	7bfb      	ldrb	r3, [r7, #15]
 8000bda:	683a      	ldr	r2, [r7, #0]
 8000bdc:	4413      	add	r3, r2
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d1dc      	bne.n	8000b9e <GUI_ShowString+0x3a>
 8000be4:	e000      	b.n	8000be8 <GUI_ShowString+0x84>
		return;
 8000be6:	bf00      	nop
	}
}
 8000be8:	3714      	adds	r7, #20
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd90      	pop	{r4, r7, pc}

08000bee <GUI_DrawBMP>:
								mode:0-white background and black character
								     1-black background and white character								
 * @retvalue   :None
******************************************************************************/ 
void GUI_DrawBMP(u8 x,u8 y,u8 width, u8 height, u8 BMP[], u8 mode)
{ 	
 8000bee:	b590      	push	{r4, r7, lr}
 8000bf0:	b085      	sub	sp, #20
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	4604      	mov	r4, r0
 8000bf6:	4608      	mov	r0, r1
 8000bf8:	4611      	mov	r1, r2
 8000bfa:	461a      	mov	r2, r3
 8000bfc:	4623      	mov	r3, r4
 8000bfe:	71fb      	strb	r3, [r7, #7]
 8000c00:	4603      	mov	r3, r0
 8000c02:	71bb      	strb	r3, [r7, #6]
 8000c04:	460b      	mov	r3, r1
 8000c06:	717b      	strb	r3, [r7, #5]
 8000c08:	4613      	mov	r3, r2
 8000c0a:	713b      	strb	r3, [r7, #4]
 u8 i,j,k;
 u8 tmp;
 for(i=0;i<height;i++)
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	73fb      	strb	r3, [r7, #15]
 8000c10:	e06b      	b.n	8000cea <GUI_DrawBMP+0xfc>
 {
		for(j=0;j<(width+7)/8;j++)
 8000c12:	2300      	movs	r3, #0
 8000c14:	73bb      	strb	r3, [r7, #14]
 8000c16:	e05c      	b.n	8000cd2 <GUI_DrawBMP+0xe4>
		{
		    if(mode)
 8000c18:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d010      	beq.n	8000c42 <GUI_DrawBMP+0x54>
				{
					tmp = BMP[i*((width+7)/8)+j];
 8000c20:	7bfa      	ldrb	r2, [r7, #15]
 8000c22:	797b      	ldrb	r3, [r7, #5]
 8000c24:	3307      	adds	r3, #7
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	da00      	bge.n	8000c2c <GUI_DrawBMP+0x3e>
 8000c2a:	3307      	adds	r3, #7
 8000c2c:	10db      	asrs	r3, r3, #3
 8000c2e:	fb03 f202 	mul.w	r2, r3, r2
 8000c32:	7bbb      	ldrb	r3, [r7, #14]
 8000c34:	4413      	add	r3, r2
 8000c36:	461a      	mov	r2, r3
 8000c38:	6a3b      	ldr	r3, [r7, #32]
 8000c3a:	4413      	add	r3, r2
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	733b      	strb	r3, [r7, #12]
 8000c40:	e010      	b.n	8000c64 <GUI_DrawBMP+0x76>
				}
				else
				{
					tmp = ~BMP[i*((width+7)/8)+j];
 8000c42:	7bfa      	ldrb	r2, [r7, #15]
 8000c44:	797b      	ldrb	r3, [r7, #5]
 8000c46:	3307      	adds	r3, #7
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	da00      	bge.n	8000c4e <GUI_DrawBMP+0x60>
 8000c4c:	3307      	adds	r3, #7
 8000c4e:	10db      	asrs	r3, r3, #3
 8000c50:	fb03 f202 	mul.w	r2, r3, r2
 8000c54:	7bbb      	ldrb	r3, [r7, #14]
 8000c56:	4413      	add	r3, r2
 8000c58:	461a      	mov	r2, r3
 8000c5a:	6a3b      	ldr	r3, [r7, #32]
 8000c5c:	4413      	add	r3, r2
 8000c5e:	781b      	ldrb	r3, [r3, #0]
 8000c60:	43db      	mvns	r3, r3
 8000c62:	733b      	strb	r3, [r7, #12]
				}
				for(k=0;k<8;k++)
 8000c64:	2300      	movs	r3, #0
 8000c66:	737b      	strb	r3, [r7, #13]
 8000c68:	e02d      	b.n	8000cc6 <GUI_DrawBMP+0xd8>
				{
					if(tmp&(0x80>>k))
 8000c6a:	7b3a      	ldrb	r2, [r7, #12]
 8000c6c:	7b7b      	ldrb	r3, [r7, #13]
 8000c6e:	2180      	movs	r1, #128	@ 0x80
 8000c70:	fa41 f303 	asr.w	r3, r1, r3
 8000c74:	4013      	ands	r3, r2
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d011      	beq.n	8000c9e <GUI_DrawBMP+0xb0>
					{
						OLED_Set_Pixel(x+j*8+k, y+i,1);
 8000c7a:	7bbb      	ldrb	r3, [r7, #14]
 8000c7c:	00db      	lsls	r3, r3, #3
 8000c7e:	b2da      	uxtb	r2, r3
 8000c80:	79fb      	ldrb	r3, [r7, #7]
 8000c82:	4413      	add	r3, r2
 8000c84:	b2da      	uxtb	r2, r3
 8000c86:	7b7b      	ldrb	r3, [r7, #13]
 8000c88:	4413      	add	r3, r2
 8000c8a:	b2d8      	uxtb	r0, r3
 8000c8c:	79ba      	ldrb	r2, [r7, #6]
 8000c8e:	7bfb      	ldrb	r3, [r7, #15]
 8000c90:	4413      	add	r3, r2
 8000c92:	b2db      	uxtb	r3, r3
 8000c94:	2201      	movs	r2, #1
 8000c96:	4619      	mov	r1, r3
 8000c98:	f000 f99a 	bl	8000fd0 <OLED_Set_Pixel>
 8000c9c:	e010      	b.n	8000cc0 <GUI_DrawBMP+0xd2>
					}
					else
					{
						OLED_Set_Pixel(x+j*8+k, y+i,0);
 8000c9e:	7bbb      	ldrb	r3, [r7, #14]
 8000ca0:	00db      	lsls	r3, r3, #3
 8000ca2:	b2da      	uxtb	r2, r3
 8000ca4:	79fb      	ldrb	r3, [r7, #7]
 8000ca6:	4413      	add	r3, r2
 8000ca8:	b2da      	uxtb	r2, r3
 8000caa:	7b7b      	ldrb	r3, [r7, #13]
 8000cac:	4413      	add	r3, r2
 8000cae:	b2d8      	uxtb	r0, r3
 8000cb0:	79ba      	ldrb	r2, [r7, #6]
 8000cb2:	7bfb      	ldrb	r3, [r7, #15]
 8000cb4:	4413      	add	r3, r2
 8000cb6:	b2db      	uxtb	r3, r3
 8000cb8:	2200      	movs	r2, #0
 8000cba:	4619      	mov	r1, r3
 8000cbc:	f000 f988 	bl	8000fd0 <OLED_Set_Pixel>
				for(k=0;k<8;k++)
 8000cc0:	7b7b      	ldrb	r3, [r7, #13]
 8000cc2:	3301      	adds	r3, #1
 8000cc4:	737b      	strb	r3, [r7, #13]
 8000cc6:	7b7b      	ldrb	r3, [r7, #13]
 8000cc8:	2b07      	cmp	r3, #7
 8000cca:	d9ce      	bls.n	8000c6a <GUI_DrawBMP+0x7c>
		for(j=0;j<(width+7)/8;j++)
 8000ccc:	7bbb      	ldrb	r3, [r7, #14]
 8000cce:	3301      	adds	r3, #1
 8000cd0:	73bb      	strb	r3, [r7, #14]
 8000cd2:	7bba      	ldrb	r2, [r7, #14]
 8000cd4:	797b      	ldrb	r3, [r7, #5]
 8000cd6:	3307      	adds	r3, #7
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	da00      	bge.n	8000cde <GUI_DrawBMP+0xf0>
 8000cdc:	3307      	adds	r3, #7
 8000cde:	10db      	asrs	r3, r3, #3
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	db99      	blt.n	8000c18 <GUI_DrawBMP+0x2a>
 for(i=0;i<height;i++)
 8000ce4:	7bfb      	ldrb	r3, [r7, #15]
 8000ce6:	3301      	adds	r3, #1
 8000ce8:	73fb      	strb	r3, [r7, #15]
 8000cea:	7bfa      	ldrb	r2, [r7, #15]
 8000cec:	793b      	ldrb	r3, [r7, #4]
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	d38f      	bcc.n	8000c12 <GUI_DrawBMP+0x24>
					}
				}
		}
 } 
 OLED_Display();
 8000cf2:	f000 f9b9 	bl	8001068 <OLED_Display>
}
 8000cf6:	bf00      	nop
 8000cf8:	3714      	adds	r7, #20
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd90      	pop	{r4, r7, pc}
	...

08000d00 <main>:
 */
void SPI_Send_Byte(SPI_TypeDef *SPIx, uint8_t hex_data);

/* Función principal */
int main(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af02      	add	r7, sp, #8
	//Clock Config
	flash_config();
 8000d06:	f7ff fd4d 	bl	80007a4 <flash_config>
	PLL_Config(HSI_SOURCE);
 8000d0a:	2000      	movs	r0, #0
 8000d0c:	f7ff fdac 	bl	8000868 <PLL_Config>
	#if USE_DELAY_US == 1
		Delay_Init(SystemCoreClock/1000000);
	#else
		Delay_Init(SystemCoreClock/1000);
 8000d10:	4b33      	ldr	r3, [pc, #204]	@ (8000de0 <main+0xe0>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a33      	ldr	r2, [pc, #204]	@ (8000de4 <main+0xe4>)
 8000d16:	fba2 2303 	umull	r2, r3, r2, r3
 8000d1a:	099b      	lsrs	r3, r3, #6
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f7ff fb21 	bl	8000364 <Delay_Init>
	#endif

	//SPI Config
	SPI_Init(SPI1);
 8000d22:	4831      	ldr	r0, [pc, #196]	@ (8000de8 <main+0xe8>)
 8000d24:	f000 f8c4 	bl	8000eb0 <SPI_Init>

	//LED Config
	GPIO_Output_Config(GPIO_USER_LED, PIN_USER_LED, PUPDR_NONE, OSPEEDR_MEDIUM, OTYPER_PP);
 8000d28:	2300      	movs	r3, #0
 8000d2a:	9300      	str	r3, [sp, #0]
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	2200      	movs	r2, #0
 8000d30:	210a      	movs	r1, #10
 8000d32:	482e      	ldr	r0, [pc, #184]	@ (8000dec <main+0xec>)
 8000d34:	f7ff fb5a 	bl	80003ec <GPIO_Output_Config>

	//NSS Low
	GPIO_Write(GPIO_SPI1_NSS, PIN_SPI1_NSS, GPIO_PIN_SET);
 8000d38:	2201      	movs	r2, #1
 8000d3a:	2104      	movs	r1, #4
 8000d3c:	482b      	ldr	r0, [pc, #172]	@ (8000dec <main+0xec>)
 8000d3e:	f7ff fc09 	bl	8000554 <GPIO_Write>

	//Oled Init
	OLED_Init();
 8000d42:	f000 fa19 	bl	8001178 <OLED_Init>
	OLED_Clear(0);
 8000d46:	2000      	movs	r0, #0
 8000d48:	f000 f9c4 	bl	80010d4 <OLED_Clear>

	GUI_ShowString(28,0,(u8 *)"OLED Test",16,1);
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	9300      	str	r3, [sp, #0]
 8000d50:	2310      	movs	r3, #16
 8000d52:	4a27      	ldr	r2, [pc, #156]	@ (8000df0 <main+0xf0>)
 8000d54:	2100      	movs	r1, #0
 8000d56:	201c      	movs	r0, #28
 8000d58:	f7ff ff04 	bl	8000b64 <GUI_ShowString>
	GUI_ShowString(12,16,(u8 *)"0.96\" SSD1306",16,1);
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	9300      	str	r3, [sp, #0]
 8000d60:	2310      	movs	r3, #16
 8000d62:	4a24      	ldr	r2, [pc, #144]	@ (8000df4 <main+0xf4>)
 8000d64:	2110      	movs	r1, #16
 8000d66:	200c      	movs	r0, #12
 8000d68:	f7ff fefc 	bl	8000b64 <GUI_ShowString>
	GUI_ShowString(40,32,(u8 *)"64X128",16,1);
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	9300      	str	r3, [sp, #0]
 8000d70:	2310      	movs	r3, #16
 8000d72:	4a21      	ldr	r2, [pc, #132]	@ (8000df8 <main+0xf8>)
 8000d74:	2120      	movs	r1, #32
 8000d76:	2028      	movs	r0, #40	@ 0x28
 8000d78:	f7ff fef4 	bl	8000b64 <GUI_ShowString>
	GUI_ShowString(4,48,(u8 *)"www.lcdwiki.com",16,1);
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	9300      	str	r3, [sp, #0]
 8000d80:	2310      	movs	r3, #16
 8000d82:	4a1e      	ldr	r2, [pc, #120]	@ (8000dfc <main+0xfc>)
 8000d84:	2130      	movs	r1, #48	@ 0x30
 8000d86:	2004      	movs	r0, #4
 8000d88:	f7ff feec 	bl	8000b64 <GUI_ShowString>
	delay_ms(500);
 8000d8c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000d90:	f7ff fb14 	bl	80003bc <delay_ms>

	OLED_Clear(0);//Clear Black
 8000d94:	2000      	movs	r0, #0
 8000d96:	f000 f99d 	bl	80010d4 <OLED_Clear>

	GUI_ShowString(28,2,(u8 *)"Danielita",16,1);
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	9300      	str	r3, [sp, #0]
 8000d9e:	2310      	movs	r3, #16
 8000da0:	4a17      	ldr	r2, [pc, #92]	@ (8000e00 <main+0x100>)
 8000da2:	2102      	movs	r1, #2
 8000da4:	201c      	movs	r0, #28
 8000da6:	f7ff fedd 	bl	8000b64 <GUI_ShowString>
	GUI_DrawBMP(40,25, megusta_bmp.width, megusta_bmp.height, (uint8_t *)megusta_bmp.data, 1);
 8000daa:	4b16      	ldr	r3, [pc, #88]	@ (8000e04 <main+0x104>)
 8000dac:	889b      	ldrh	r3, [r3, #4]
 8000dae:	b2da      	uxtb	r2, r3
 8000db0:	4b14      	ldr	r3, [pc, #80]	@ (8000e04 <main+0x104>)
 8000db2:	88db      	ldrh	r3, [r3, #6]
 8000db4:	b2d9      	uxtb	r1, r3
 8000db6:	4b13      	ldr	r3, [pc, #76]	@ (8000e04 <main+0x104>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	2001      	movs	r0, #1
 8000dbc:	9001      	str	r0, [sp, #4]
 8000dbe:	9300      	str	r3, [sp, #0]
 8000dc0:	460b      	mov	r3, r1
 8000dc2:	2119      	movs	r1, #25
 8000dc4:	2028      	movs	r0, #40	@ 0x28
 8000dc6:	f7ff ff12 	bl	8000bee <GUI_DrawBMP>
	{
		/*
		GPIO_Write(GPIO_SPI1_NSS, PIN_SPI1_NSS, GPIO_PIN_RESET);
		SPI_Send_Data(SPI1, Msg, (uint32_t)strlen((char *)Msg));
		GPIO_Write(GPIO_SPI1_NSS, PIN_SPI1_NSS, GPIO_PIN_SET);*/
		GPIO_Write_Toggle(GPIO_USER_LED, PIN_USER_LED);
 8000dca:	210a      	movs	r1, #10
 8000dcc:	4807      	ldr	r0, [pc, #28]	@ (8000dec <main+0xec>)
 8000dce:	f7ff fbf7 	bl	80005c0 <GPIO_Write_Toggle>
		delay_ms(500);
 8000dd2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000dd6:	f7ff faf1 	bl	80003bc <delay_ms>
		GPIO_Write_Toggle(GPIO_USER_LED, PIN_USER_LED);
 8000dda:	bf00      	nop
 8000ddc:	e7f5      	b.n	8000dca <main+0xca>
 8000dde:	bf00      	nop
 8000de0:	20000000 	.word	0x20000000
 8000de4:	10624dd3 	.word	0x10624dd3
 8000de8:	40013000 	.word	0x40013000
 8000dec:	40020000 	.word	0x40020000
 8000df0:	08001388 	.word	0x08001388
 8000df4:	08001394 	.word	0x08001394
 8000df8:	080013a4 	.word	0x080013a4
 8000dfc:	080013ac 	.word	0x080013ac
 8000e00:	080013bc 	.word	0x080013bc
 8000e04:	080014b8 	.word	0x080014b8

08000e08 <SPI_GPIO_Config>:
}

/* Definición de funciones */

void SPI_GPIO_Config(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af02      	add	r7, sp, #8
	RCC -> AHB1ENR |= RCC_AHB1ENR_GPIOAEN; //Clock
 8000e0e:	4b26      	ldr	r3, [pc, #152]	@ (8000ea8 <SPI_GPIO_Config+0xa0>)
 8000e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e12:	4a25      	ldr	r2, [pc, #148]	@ (8000ea8 <SPI_GPIO_Config+0xa0>)
 8000e14:	f043 0301 	orr.w	r3, r3, #1
 8000e18:	6313      	str	r3, [r2, #48]	@ 0x30

	//GPIO_AF_Config necesita aparte la configuración del registro AFR

	//GPIOA PIN4 NSS 4
	GPIO_Output_Config(GPIO_SPI1_NSS, PIN_SPI1_NSS, PUPDR_NONE, OSPEEDR_MEDIUM, OTYPER_PP);
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	9300      	str	r3, [sp, #0]
 8000e1e:	2301      	movs	r3, #1
 8000e20:	2200      	movs	r2, #0
 8000e22:	2104      	movs	r1, #4
 8000e24:	4821      	ldr	r0, [pc, #132]	@ (8000eac <SPI_GPIO_Config+0xa4>)
 8000e26:	f7ff fae1 	bl	80003ec <GPIO_Output_Config>

	//GPIOA PIN5 SCK 5
	GPIO_AF_Config(GPIO_SPI1_SCK, PIN_SPI1_SCK, PUPDR_NONE, OSPEEDR_VERYHIGH, OTYPER_PP);
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	9300      	str	r3, [sp, #0]
 8000e2e:	2303      	movs	r3, #3
 8000e30:	2200      	movs	r2, #0
 8000e32:	2105      	movs	r1, #5
 8000e34:	481d      	ldr	r0, [pc, #116]	@ (8000eac <SPI_GPIO_Config+0xa4>)
 8000e36:	f7ff fc01 	bl	800063c <GPIO_AF_Config>
	GPIOA->AFR[0] &= ~GPIO_AFRL_AFSEL5_Msk;
 8000e3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000eac <SPI_GPIO_Config+0xa4>)
 8000e3c:	6a1b      	ldr	r3, [r3, #32]
 8000e3e:	4a1b      	ldr	r2, [pc, #108]	@ (8000eac <SPI_GPIO_Config+0xa4>)
 8000e40:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8000e44:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= 5U<<GPIO_AFRL_AFSEL5_Pos; //AF5 LOW
 8000e46:	4b19      	ldr	r3, [pc, #100]	@ (8000eac <SPI_GPIO_Config+0xa4>)
 8000e48:	6a1b      	ldr	r3, [r3, #32]
 8000e4a:	4a18      	ldr	r2, [pc, #96]	@ (8000eac <SPI_GPIO_Config+0xa4>)
 8000e4c:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 8000e50:	6213      	str	r3, [r2, #32]

	//GPIOA PIN6 MISO 6
	GPIO_AF_Config(GPIO_SPI1_MISO, PIN_SPI1_MISO, PUPDR_NONE, OSPEEDR_VERYHIGH, OTYPER_PP);
 8000e52:	2300      	movs	r3, #0
 8000e54:	9300      	str	r3, [sp, #0]
 8000e56:	2303      	movs	r3, #3
 8000e58:	2200      	movs	r2, #0
 8000e5a:	2106      	movs	r1, #6
 8000e5c:	4813      	ldr	r0, [pc, #76]	@ (8000eac <SPI_GPIO_Config+0xa4>)
 8000e5e:	f7ff fbed 	bl	800063c <GPIO_AF_Config>
	GPIOA->AFR[0] &= ~GPIO_AFRL_AFSEL6_Msk;
 8000e62:	4b12      	ldr	r3, [pc, #72]	@ (8000eac <SPI_GPIO_Config+0xa4>)
 8000e64:	6a1b      	ldr	r3, [r3, #32]
 8000e66:	4a11      	ldr	r2, [pc, #68]	@ (8000eac <SPI_GPIO_Config+0xa4>)
 8000e68:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8000e6c:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= 5U<<GPIO_AFRL_AFSEL6_Pos; //AF5 LOW
 8000e6e:	4b0f      	ldr	r3, [pc, #60]	@ (8000eac <SPI_GPIO_Config+0xa4>)
 8000e70:	6a1b      	ldr	r3, [r3, #32]
 8000e72:	4a0e      	ldr	r2, [pc, #56]	@ (8000eac <SPI_GPIO_Config+0xa4>)
 8000e74:	f043 63a0 	orr.w	r3, r3, #83886080	@ 0x5000000
 8000e78:	6213      	str	r3, [r2, #32]

	//GPIOA PIN7 MOSI 7
	GPIO_AF_Config(GPIO_SPI1_MOSI, PIN_SPI1_MOSI, PUPDR_NONE, OSPEEDR_VERYHIGH, OTYPER_PP);
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	9300      	str	r3, [sp, #0]
 8000e7e:	2303      	movs	r3, #3
 8000e80:	2200      	movs	r2, #0
 8000e82:	2107      	movs	r1, #7
 8000e84:	4809      	ldr	r0, [pc, #36]	@ (8000eac <SPI_GPIO_Config+0xa4>)
 8000e86:	f7ff fbd9 	bl	800063c <GPIO_AF_Config>
	GPIOA->AFR[0] &= ~GPIO_AFRL_AFSEL7_Msk;
 8000e8a:	4b08      	ldr	r3, [pc, #32]	@ (8000eac <SPI_GPIO_Config+0xa4>)
 8000e8c:	6a1b      	ldr	r3, [r3, #32]
 8000e8e:	4a07      	ldr	r2, [pc, #28]	@ (8000eac <SPI_GPIO_Config+0xa4>)
 8000e90:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8000e94:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= 5U<<GPIO_AFRL_AFSEL7_Pos; //AF5 LOW
 8000e96:	4b05      	ldr	r3, [pc, #20]	@ (8000eac <SPI_GPIO_Config+0xa4>)
 8000e98:	6a1b      	ldr	r3, [r3, #32]
 8000e9a:	4a04      	ldr	r2, [pc, #16]	@ (8000eac <SPI_GPIO_Config+0xa4>)
 8000e9c:	f043 43a0 	orr.w	r3, r3, #1342177280	@ 0x50000000
 8000ea0:	6213      	str	r3, [r2, #32]

	return;
 8000ea2:	bf00      	nop
}
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	40023800 	.word	0x40023800
 8000eac:	40020000 	.word	0x40020000

08000eb0 <SPI_Init>:


void SPI_Init(SPI_TypeDef *SPIx)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]

	//RCC
	RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 8000eb8:	4b20      	ldr	r3, [pc, #128]	@ (8000f3c <SPI_Init+0x8c>)
 8000eba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ebc:	4a1f      	ldr	r2, [pc, #124]	@ (8000f3c <SPI_Init+0x8c>)
 8000ebe:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ec2:	6453      	str	r3, [r2, #68]	@ 0x44

	//Config GPIO
	SPI_GPIO_Config();
 8000ec4:	f7ff ffa0 	bl	8000e08 <SPI_GPIO_Config>

	//BaudRate
	SPIx->CR1 &= ~SPI_CR1_BR_Msk;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	601a      	str	r2, [r3, #0]
	SPIx->CR1 |= 6U<<SPI_CR1_BR_Pos; //fpclk/32 , fpclk = 84Mhz
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	f043 0230 	orr.w	r2, r3, #48	@ 0x30
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	601a      	str	r2, [r3, #0]

	//CPOL y CPHA
	SPIx->CR1 &= ~(SPI_CR1_CPOL_Msk | SPI_CR1_CPHA_Msk); //Modo 0
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f023 0203 	bic.w	r2, r3, #3
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	601a      	str	r2, [r3, #0]
	//SPIx->CR1 |= 1U<<SPI_CR1_CPOL_Pos;
	//SPIx->CR1 |= 1U<<SPI_CR1_CPHA_Pos;

	//Seleccionar la longitud de la trama
	SPIx->CR1 &= ~SPI_CR1_DFF_Msk; //8bits
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	601a      	str	r2, [r3, #0]

	//Configurar MSB o LSB first
	SPIx->CR1 &= ~SPI_CR1_LSBFIRST_Msk;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	601a      	str	r2, [r3, #0]
	//SPIx->CR1 |= 1U<<SPI_CR1_LSBFIRST_Pos;

	//Configurar el manejo del pin NSS
	SPIx->CR1 |= 1U<<SPI_CR1_SSM_Pos; //Manejado por software
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	601a      	str	r2, [r3, #0]
	SPIx->CR1 |= 1U<<SPI_CR1_SSI_Pos; //Cuando SSM es 1 este es ahora el nuevo NSS inter no para nuestro SPI
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	601a      	str	r2, [r3, #0]

	//Configurar el modo TI si es que fuera necesario

	//Habilitar el modo maestro
	SPIx->CR1 |= 1U<<SPI_CR1_MSTR_Pos;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f043 0204 	orr.w	r2, r3, #4
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	601a      	str	r2, [r3, #0]

	//Habilita SPI par Tx y Rx
	SPIx->CR1 |= 1U<<SPI_CR1_SPE_Pos;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	601a      	str	r2, [r3, #0]

	return;
 8000f34:	bf00      	nop
}
 8000f36:	3708      	adds	r7, #8
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	40023800 	.word	0x40023800

08000f40 <SPI_WriteByte>:
 * @parameters :SPI_TypeDef *SPIx
                u8 Byte
 * @retvalue   :Data received by the bus
********************************************************************/
static u8 SPI_WriteByte(SPI_TypeDef *SPIx, u8 Byte)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b085      	sub	sp, #20
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	460b      	mov	r3, r1
 8000f4a:	70fb      	strb	r3, [r7, #3]
	u8 data;

	//Verificar si el registro está vacío
	while(!(SPIx->SR & SPI_SR_TXE));
 8000f4c:	bf00      	nop
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	689b      	ldr	r3, [r3, #8]
 8000f52:	f003 0302 	and.w	r3, r3, #2
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d0f9      	beq.n	8000f4e <SPI_WriteByte+0xe>

	//Cargar data
	*((__IO uint8_t *)&SPIx->DR) = Byte;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	330c      	adds	r3, #12
 8000f5e:	78fa      	ldrb	r2, [r7, #3]
 8000f60:	701a      	strb	r2, [r3, #0]

	//Wait a que se reciba datos
	while(!(SPIx->SR & SPI_SR_RXNE));
 8000f62:	bf00      	nop
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	689b      	ldr	r3, [r3, #8]
 8000f68:	f003 0301 	and.w	r3, r3, #1
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d0f9      	beq.n	8000f64 <SPI_WriteByte+0x24>

	//Guardamos data recibida
	data = SPIx->DR;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	68db      	ldr	r3, [r3, #12]
 8000f74:	73fb      	strb	r3, [r7, #15]

	//No conviene revisar si el SPI está libre ya que se requiere
	//guardar la data

	return data;
 8000f76:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	3714      	adds	r7, #20
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr

08000f84 <OLED_WR_Byte>:
                cmd:0-write command
								    1-write data
 * @retvalue   :None
********************************************************************/
void OLED_WR_Byte(unsigned dat,unsigned cmd)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	6039      	str	r1, [r7, #0]
	if(cmd)
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d003      	beq.n	8000f9c <OLED_WR_Byte+0x18>
	{
		OLED_DC_Set();
 8000f94:	4b0b      	ldr	r3, [pc, #44]	@ (8000fc4 <OLED_WR_Byte+0x40>)
 8000f96:	2201      	movs	r2, #1
 8000f98:	601a      	str	r2, [r3, #0]
 8000f9a:	e002      	b.n	8000fa2 <OLED_WR_Byte+0x1e>
	}
	else
	{
		OLED_DC_Clr();
 8000f9c:	4b09      	ldr	r3, [pc, #36]	@ (8000fc4 <OLED_WR_Byte+0x40>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
	}
	OLED_CS_Clr();
 8000fa2:	4b09      	ldr	r3, [pc, #36]	@ (8000fc8 <OLED_WR_Byte+0x44>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
	SPI_WriteByte(OLED_SPI,dat);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	4619      	mov	r1, r3
 8000fae:	4807      	ldr	r0, [pc, #28]	@ (8000fcc <OLED_WR_Byte+0x48>)
 8000fb0:	f7ff ffc6 	bl	8000f40 <SPI_WriteByte>
	OLED_CS_Set();
 8000fb4:	4b04      	ldr	r3, [pc, #16]	@ (8000fc8 <OLED_WR_Byte+0x44>)
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	601a      	str	r2, [r3, #0]
}
 8000fba:	bf00      	nop
 8000fbc:	3708      	adds	r7, #8
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	42400288 	.word	0x42400288
 8000fc8:	42400290 	.word	0x42400290
 8000fcc:	40013000 	.word	0x40013000

08000fd0 <OLED_Set_Pixel>:
								      1-white
											0-black
 * @retvalue   :None
********************************************************************/
void OLED_Set_Pixel(unsigned char x, unsigned char y,unsigned char color)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	71fb      	strb	r3, [r7, #7]
 8000fda:	460b      	mov	r3, r1
 8000fdc:	71bb      	strb	r3, [r7, #6]
 8000fde:	4613      	mov	r3, r2
 8000fe0:	717b      	strb	r3, [r7, #5]
	if(color)
 8000fe2:	797b      	ldrb	r3, [r7, #5]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d01a      	beq.n	800101e <OLED_Set_Pixel+0x4e>
	{
		OLED_buffer[(y/PAGE_SIZE)*WIDTH+x]|= (1<<(y%PAGE_SIZE))&0xff;
 8000fe8:	79bb      	ldrb	r3, [r7, #6]
 8000fea:	08db      	lsrs	r3, r3, #3
 8000fec:	b2d8      	uxtb	r0, r3
 8000fee:	4603      	mov	r3, r0
 8000ff0:	01da      	lsls	r2, r3, #7
 8000ff2:	79fb      	ldrb	r3, [r7, #7]
 8000ff4:	4413      	add	r3, r2
 8000ff6:	4a1b      	ldr	r2, [pc, #108]	@ (8001064 <OLED_Set_Pixel+0x94>)
 8000ff8:	5cd3      	ldrb	r3, [r2, r3]
 8000ffa:	b25a      	sxtb	r2, r3
 8000ffc:	79bb      	ldrb	r3, [r7, #6]
 8000ffe:	f003 0307 	and.w	r3, r3, #7
 8001002:	2101      	movs	r1, #1
 8001004:	fa01 f303 	lsl.w	r3, r1, r3
 8001008:	b25b      	sxtb	r3, r3
 800100a:	4313      	orrs	r3, r2
 800100c:	b259      	sxtb	r1, r3
 800100e:	4603      	mov	r3, r0
 8001010:	01da      	lsls	r2, r3, #7
 8001012:	79fb      	ldrb	r3, [r7, #7]
 8001014:	4413      	add	r3, r2
 8001016:	b2c9      	uxtb	r1, r1
 8001018:	4a12      	ldr	r2, [pc, #72]	@ (8001064 <OLED_Set_Pixel+0x94>)
 800101a:	54d1      	strb	r1, [r2, r3]
	}
	else
	{
		OLED_buffer[(y/PAGE_SIZE)*WIDTH+x]&= ~((1<<(y%PAGE_SIZE))&0xff);
	}
}
 800101c:	e01b      	b.n	8001056 <OLED_Set_Pixel+0x86>
		OLED_buffer[(y/PAGE_SIZE)*WIDTH+x]&= ~((1<<(y%PAGE_SIZE))&0xff);
 800101e:	79bb      	ldrb	r3, [r7, #6]
 8001020:	08db      	lsrs	r3, r3, #3
 8001022:	b2d8      	uxtb	r0, r3
 8001024:	4603      	mov	r3, r0
 8001026:	01da      	lsls	r2, r3, #7
 8001028:	79fb      	ldrb	r3, [r7, #7]
 800102a:	4413      	add	r3, r2
 800102c:	4a0d      	ldr	r2, [pc, #52]	@ (8001064 <OLED_Set_Pixel+0x94>)
 800102e:	5cd3      	ldrb	r3, [r2, r3]
 8001030:	b25a      	sxtb	r2, r3
 8001032:	79bb      	ldrb	r3, [r7, #6]
 8001034:	f003 0307 	and.w	r3, r3, #7
 8001038:	2101      	movs	r1, #1
 800103a:	fa01 f303 	lsl.w	r3, r1, r3
 800103e:	b25b      	sxtb	r3, r3
 8001040:	43db      	mvns	r3, r3
 8001042:	b25b      	sxtb	r3, r3
 8001044:	4013      	ands	r3, r2
 8001046:	b259      	sxtb	r1, r3
 8001048:	4603      	mov	r3, r0
 800104a:	01da      	lsls	r2, r3, #7
 800104c:	79fb      	ldrb	r3, [r7, #7]
 800104e:	4413      	add	r3, r2
 8001050:	b2c9      	uxtb	r1, r1
 8001052:	4a04      	ldr	r2, [pc, #16]	@ (8001064 <OLED_Set_Pixel+0x94>)
 8001054:	54d1      	strb	r1, [r2, r3]
}
 8001056:	bf00      	nop
 8001058:	370c      	adds	r7, #12
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	20000024 	.word	0x20000024

08001068 <OLED_Display>:
 * @function   :Display in OLED screen
 * @parameters :None
 * @retvalue   :None
********************************************************************/
void OLED_Display(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
	u8 i,n;
	for(i=0;i<PAGE_SIZE;i++)
 800106e:	2300      	movs	r3, #0
 8001070:	71fb      	strb	r3, [r7, #7]
 8001072:	e024      	b.n	80010be <OLED_Display+0x56>
	{
		OLED_WR_Byte (YLevel+i,OLED_CMD);    //ÉèÖÃÒ³µØÖ·£¨0~7£©
 8001074:	79fb      	ldrb	r3, [r7, #7]
 8001076:	33b0      	adds	r3, #176	@ 0xb0
 8001078:	2100      	movs	r1, #0
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff ff82 	bl	8000f84 <OLED_WR_Byte>
		OLED_WR_Byte (XLevelL,OLED_CMD);      //ÉèÖÃÏÔÊ¾Î»ÖÃ¡ªÁÐµÍµØÖ·
 8001080:	2100      	movs	r1, #0
 8001082:	2000      	movs	r0, #0
 8001084:	f7ff ff7e 	bl	8000f84 <OLED_WR_Byte>
		OLED_WR_Byte (XLevelH,OLED_CMD);      //ÉèÖÃÏÔÊ¾Î»ÖÃ¡ªÁÐ¸ßµØÖ·
 8001088:	2100      	movs	r1, #0
 800108a:	2010      	movs	r0, #16
 800108c:	f7ff ff7a 	bl	8000f84 <OLED_WR_Byte>
		for(n=0;n<WIDTH;n++)
 8001090:	2300      	movs	r3, #0
 8001092:	71bb      	strb	r3, [r7, #6]
 8001094:	e00c      	b.n	80010b0 <OLED_Display+0x48>
		{
			OLED_WR_Byte(OLED_buffer[i*WIDTH+n],OLED_DATA);
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	01da      	lsls	r2, r3, #7
 800109a:	79bb      	ldrb	r3, [r7, #6]
 800109c:	4413      	add	r3, r2
 800109e:	4a0c      	ldr	r2, [pc, #48]	@ (80010d0 <OLED_Display+0x68>)
 80010a0:	5cd3      	ldrb	r3, [r2, r3]
 80010a2:	2101      	movs	r1, #1
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff ff6d 	bl	8000f84 <OLED_WR_Byte>
		for(n=0;n<WIDTH;n++)
 80010aa:	79bb      	ldrb	r3, [r7, #6]
 80010ac:	3301      	adds	r3, #1
 80010ae:	71bb      	strb	r3, [r7, #6]
 80010b0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	daee      	bge.n	8001096 <OLED_Display+0x2e>
	for(i=0;i<PAGE_SIZE;i++)
 80010b8:	79fb      	ldrb	r3, [r7, #7]
 80010ba:	3301      	adds	r3, #1
 80010bc:	71fb      	strb	r3, [r7, #7]
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	2b07      	cmp	r3, #7
 80010c2:	d9d7      	bls.n	8001074 <OLED_Display+0xc>
		}
	}   //¸üÐÂÏÔÊ¾
}
 80010c4:	bf00      	nop
 80010c6:	bf00      	nop
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	20000024 	.word	0x20000024

080010d4 <OLED_Clear>:
 * @parameters :dat:0-Display full black
                    1-Display full white
 * @retvalue   :None
********************************************************************/
void OLED_Clear(unsigned dat)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
	if(dat)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d006      	beq.n	80010f0 <OLED_Clear+0x1c>
	{
		memset(OLED_buffer,0xff,sizeof(OLED_buffer));
 80010e2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010e6:	21ff      	movs	r1, #255	@ 0xff
 80010e8:	4807      	ldr	r0, [pc, #28]	@ (8001108 <OLED_Clear+0x34>)
 80010ea:	f000 f914 	bl	8001316 <memset>
 80010ee:	e005      	b.n	80010fc <OLED_Clear+0x28>
	}
	else
	{
		memset(OLED_buffer,0,sizeof(OLED_buffer));
 80010f0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010f4:	2100      	movs	r1, #0
 80010f6:	4804      	ldr	r0, [pc, #16]	@ (8001108 <OLED_Clear+0x34>)
 80010f8:	f000 f90d 	bl	8001316 <memset>
	}
	OLED_Display();
 80010fc:	f7ff ffb4 	bl	8001068 <OLED_Display>
}
 8001100:	bf00      	nop
 8001102:	3708      	adds	r7, #8
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	20000024 	.word	0x20000024

0800110c <OLED_Reset>:
 * @parameters :dat:0-Display full black
                    1-Display full white
 * @retvalue   :None
********************************************************************/
void OLED_Reset(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
	OLED_RST_Set();
 8001110:	4b08      	ldr	r3, [pc, #32]	@ (8001134 <OLED_Reset+0x28>)
 8001112:	2201      	movs	r2, #1
 8001114:	601a      	str	r2, [r3, #0]
	delay_ms(100);
 8001116:	2064      	movs	r0, #100	@ 0x64
 8001118:	f7ff f950 	bl	80003bc <delay_ms>
	OLED_RST_Clr();
 800111c:	4b05      	ldr	r3, [pc, #20]	@ (8001134 <OLED_Reset+0x28>)
 800111e:	2200      	movs	r2, #0
 8001120:	601a      	str	r2, [r3, #0]
	delay_ms(100);
 8001122:	2064      	movs	r0, #100	@ 0x64
 8001124:	f7ff f94a 	bl	80003bc <delay_ms>
	OLED_RST_Set();
 8001128:	4b02      	ldr	r3, [pc, #8]	@ (8001134 <OLED_Reset+0x28>)
 800112a:	2201      	movs	r2, #1
 800112c:	601a      	str	r2, [r3, #0]
}
 800112e:	bf00      	nop
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	4240028c 	.word	0x4240028c

08001138 <OLED_Init_GPIO>:
 * @function   :Reset OLED screen
 * @parameters :None
 * @retvalue   :None
********************************************************************/
void OLED_Init_GPIO(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af02      	add	r7, sp, #8
	//Inicializar pines DC CS RST

	GPIO_Output_Config(GPIO_OLED_DC, PIN_OLED_DC, PUPDR_NONE, OSPEEDR_VERYHIGH, OTYPER_PP);
 800113e:	2300      	movs	r3, #0
 8001140:	9300      	str	r3, [sp, #0]
 8001142:	2303      	movs	r3, #3
 8001144:	2200      	movs	r2, #0
 8001146:	2102      	movs	r1, #2
 8001148:	480a      	ldr	r0, [pc, #40]	@ (8001174 <OLED_Init_GPIO+0x3c>)
 800114a:	f7ff f94f 	bl	80003ec <GPIO_Output_Config>
	GPIO_Output_Config(GPIO_OLED_CS, PIN_OLED_CS, PUPDR_NONE, OSPEEDR_VERYHIGH, OTYPER_PP);
 800114e:	2300      	movs	r3, #0
 8001150:	9300      	str	r3, [sp, #0]
 8001152:	2303      	movs	r3, #3
 8001154:	2200      	movs	r2, #0
 8001156:	2104      	movs	r1, #4
 8001158:	4806      	ldr	r0, [pc, #24]	@ (8001174 <OLED_Init_GPIO+0x3c>)
 800115a:	f7ff f947 	bl	80003ec <GPIO_Output_Config>
	GPIO_Output_Config(GPIO_OLED_RST, PIN_OLED_RST, PUPDR_NONE, OSPEEDR_VERYHIGH, OTYPER_PP);
 800115e:	2300      	movs	r3, #0
 8001160:	9300      	str	r3, [sp, #0]
 8001162:	2303      	movs	r3, #3
 8001164:	2200      	movs	r2, #0
 8001166:	2103      	movs	r1, #3
 8001168:	4802      	ldr	r0, [pc, #8]	@ (8001174 <OLED_Init_GPIO+0x3c>)
 800116a:	f7ff f93f 	bl	80003ec <GPIO_Output_Config>

	return;
 800116e:	bf00      	nop
}
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	40020000 	.word	0x40020000

08001178 <OLED_Init>:
 * @function   :initialise OLED SH1106 control IC
 * @parameters :None
 * @retvalue   :None
********************************************************************/
void OLED_Init(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
	//SPI2_Init();  //Se inicializa de forma externa
 	OLED_Init_GPIO(); //
 800117c:	f7ff ffdc 	bl	8001138 <OLED_Init_GPIO>
 	delay_ms(200);
 8001180:	20c8      	movs	r0, #200	@ 0xc8
 8001182:	f7ff f91b 	bl	80003bc <delay_ms>
	OLED_Reset();     //
 8001186:	f7ff ffc1 	bl	800110c <OLED_Reset>

/**************³õÊ¼»¯SSD1306*****************/
	OLED_WR_Byte(0xAE,OLED_CMD); /*display off*/
 800118a:	2100      	movs	r1, #0
 800118c:	20ae      	movs	r0, #174	@ 0xae
 800118e:	f7ff fef9 	bl	8000f84 <OLED_WR_Byte>
	OLED_WR_Byte(0x00,OLED_CMD); /*set lower column address*/
 8001192:	2100      	movs	r1, #0
 8001194:	2000      	movs	r0, #0
 8001196:	f7ff fef5 	bl	8000f84 <OLED_WR_Byte>
	OLED_WR_Byte(0x10,OLED_CMD); /*set higher column address*/
 800119a:	2100      	movs	r1, #0
 800119c:	2010      	movs	r0, #16
 800119e:	f7ff fef1 	bl	8000f84 <OLED_WR_Byte>
	OLED_WR_Byte(0x40,OLED_CMD); /*set display start line*/
 80011a2:	2100      	movs	r1, #0
 80011a4:	2040      	movs	r0, #64	@ 0x40
 80011a6:	f7ff feed 	bl	8000f84 <OLED_WR_Byte>
	OLED_WR_Byte(0xB0,OLED_CMD); /*set page address*/
 80011aa:	2100      	movs	r1, #0
 80011ac:	20b0      	movs	r0, #176	@ 0xb0
 80011ae:	f7ff fee9 	bl	8000f84 <OLED_WR_Byte>
	OLED_WR_Byte(0x81,OLED_CMD); /*contract control*/
 80011b2:	2100      	movs	r1, #0
 80011b4:	2081      	movs	r0, #129	@ 0x81
 80011b6:	f7ff fee5 	bl	8000f84 <OLED_WR_Byte>
	OLED_WR_Byte(0xFF,OLED_CMD); /*128*/
 80011ba:	2100      	movs	r1, #0
 80011bc:	20ff      	movs	r0, #255	@ 0xff
 80011be:	f7ff fee1 	bl	8000f84 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); /*set segment remap*/
 80011c2:	2100      	movs	r1, #0
 80011c4:	20a1      	movs	r0, #161	@ 0xa1
 80011c6:	f7ff fedd 	bl	8000f84 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); /*normal / reverse*/
 80011ca:	2100      	movs	r1, #0
 80011cc:	20a6      	movs	r0, #166	@ 0xa6
 80011ce:	f7ff fed9 	bl	8000f84 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); /*multiplex ratio*/
 80011d2:	2100      	movs	r1, #0
 80011d4:	20a8      	movs	r0, #168	@ 0xa8
 80011d6:	f7ff fed5 	bl	8000f84 <OLED_WR_Byte>
	OLED_WR_Byte(0x3F,OLED_CMD); /*duty = 1/64*/
 80011da:	2100      	movs	r1, #0
 80011dc:	203f      	movs	r0, #63	@ 0x3f
 80011de:	f7ff fed1 	bl	8000f84 <OLED_WR_Byte>
	OLED_WR_Byte(0xC8,OLED_CMD); /*Com scan direction*/
 80011e2:	2100      	movs	r1, #0
 80011e4:	20c8      	movs	r0, #200	@ 0xc8
 80011e6:	f7ff fecd 	bl	8000f84 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD); /*set display offset*/
 80011ea:	2100      	movs	r1, #0
 80011ec:	20d3      	movs	r0, #211	@ 0xd3
 80011ee:	f7ff fec9 	bl	8000f84 <OLED_WR_Byte>
	OLED_WR_Byte(0x00,OLED_CMD);
 80011f2:	2100      	movs	r1, #0
 80011f4:	2000      	movs	r0, #0
 80011f6:	f7ff fec5 	bl	8000f84 <OLED_WR_Byte>
	OLED_WR_Byte(0xD5,OLED_CMD); /*set osc division*/
 80011fa:	2100      	movs	r1, #0
 80011fc:	20d5      	movs	r0, #213	@ 0xd5
 80011fe:	f7ff fec1 	bl	8000f84 <OLED_WR_Byte>
	OLED_WR_Byte(0x80,OLED_CMD);
 8001202:	2100      	movs	r1, #0
 8001204:	2080      	movs	r0, #128	@ 0x80
 8001206:	f7ff febd 	bl	8000f84 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); /*set pre-charge period*/
 800120a:	2100      	movs	r1, #0
 800120c:	20d9      	movs	r0, #217	@ 0xd9
 800120e:	f7ff feb9 	bl	8000f84 <OLED_WR_Byte>
	OLED_WR_Byte(0XF1,OLED_CMD);
 8001212:	2100      	movs	r1, #0
 8001214:	20f1      	movs	r0, #241	@ 0xf1
 8001216:	f7ff feb5 	bl	8000f84 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); /*set COM pins*/
 800121a:	2100      	movs	r1, #0
 800121c:	20da      	movs	r0, #218	@ 0xda
 800121e:	f7ff feb1 	bl	8000f84 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD);
 8001222:	2100      	movs	r1, #0
 8001224:	2012      	movs	r0, #18
 8001226:	f7ff fead 	bl	8000f84 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); /*set vcomh*/
 800122a:	2100      	movs	r1, #0
 800122c:	20db      	movs	r0, #219	@ 0xdb
 800122e:	f7ff fea9 	bl	8000f84 <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);
 8001232:	2100      	movs	r1, #0
 8001234:	2030      	movs	r0, #48	@ 0x30
 8001236:	f7ff fea5 	bl	8000f84 <OLED_WR_Byte>
	OLED_WR_Byte(0x8D,OLED_CMD); /*set charge pump disable*/
 800123a:	2100      	movs	r1, #0
 800123c:	208d      	movs	r0, #141	@ 0x8d
 800123e:	f7ff fea1 	bl	8000f84 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD);
 8001242:	2100      	movs	r1, #0
 8001244:	2014      	movs	r0, #20
 8001246:	f7ff fe9d 	bl	8000f84 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); /*display ON*/
 800124a:	2100      	movs	r1, #0
 800124c:	20af      	movs	r0, #175	@ 0xaf
 800124e:	f7ff fe99 	bl	8000f84 <OLED_WR_Byte>
}
 8001252:	bf00      	nop
 8001254:	bd80      	pop	{r7, pc}

08001256 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001256:	b480      	push	{r7}
 8001258:	af00      	add	r7, sp, #0
  while (1)
 800125a:	bf00      	nop
 800125c:	e7fd      	b.n	800125a <NMI_Handler+0x4>

0800125e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800125e:	b480      	push	{r7}
 8001260:	af00      	add	r7, sp, #0

  while (1)
 8001262:	bf00      	nop
 8001264:	e7fd      	b.n	8001262 <HardFault_Handler+0x4>

08001266 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001266:	b480      	push	{r7}
 8001268:	af00      	add	r7, sp, #0
  while (1)
 800126a:	bf00      	nop
 800126c:	e7fd      	b.n	800126a <MemManage_Handler+0x4>

0800126e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800126e:	b480      	push	{r7}
 8001270:	af00      	add	r7, sp, #0
  while (1)
 8001272:	bf00      	nop
 8001274:	e7fd      	b.n	8001272 <BusFault_Handler+0x4>

08001276 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001276:	b480      	push	{r7}
 8001278:	af00      	add	r7, sp, #0
  while (1)
 800127a:	bf00      	nop
 800127c:	e7fd      	b.n	800127a <UsageFault_Handler+0x4>

0800127e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800127e:	b480      	push	{r7}
 8001280:	af00      	add	r7, sp, #0

}
 8001282:	bf00      	nop
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr

0800128c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0

}
 8001290:	bf00      	nop
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr

0800129a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800129a:	b480      	push	{r7}
 800129c:	af00      	add	r7, sp, #0

}
 800129e:	bf00      	nop
 80012a0:	46bd      	mov	sp, r7
 80012a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a6:	4770      	bx	lr

080012a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
	uwTick++;
 80012ac:	4b04      	ldr	r3, [pc, #16]	@ (80012c0 <SysTick_Handler+0x18>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	3301      	adds	r3, #1
 80012b2:	4a03      	ldr	r2, [pc, #12]	@ (80012c0 <SysTick_Handler+0x18>)
 80012b4:	6013      	str	r3, [r2, #0]
}
 80012b6:	bf00      	nop
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr
 80012c0:	20000020 	.word	0x20000020

080012c4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80012c4:	480d      	ldr	r0, [pc, #52]	@ (80012fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80012c6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80012c8:	f7fe ff84 	bl	80001d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012cc:	480c      	ldr	r0, [pc, #48]	@ (8001300 <LoopForever+0x6>)
  ldr r1, =_edata
 80012ce:	490d      	ldr	r1, [pc, #52]	@ (8001304 <LoopForever+0xa>)
  ldr r2, =_sidata
 80012d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001308 <LoopForever+0xe>)
  movs r3, #0
 80012d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012d4:	e002      	b.n	80012dc <LoopCopyDataInit>

080012d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012da:	3304      	adds	r3, #4

080012dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012e0:	d3f9      	bcc.n	80012d6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012e2:	4a0a      	ldr	r2, [pc, #40]	@ (800130c <LoopForever+0x12>)
  ldr r4, =_ebss
 80012e4:	4c0a      	ldr	r4, [pc, #40]	@ (8001310 <LoopForever+0x16>)
  movs r3, #0
 80012e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012e8:	e001      	b.n	80012ee <LoopFillZerobss>

080012ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012ec:	3204      	adds	r2, #4

080012ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012f0:	d3fb      	bcc.n	80012ea <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80012f2:	f000 f819 	bl	8001328 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012f6:	f7ff fd03 	bl	8000d00 <main>

080012fa <LoopForever>:

LoopForever:
  b LoopForever
 80012fa:	e7fe      	b.n	80012fa <LoopForever>
  ldr   r0, =_estack
 80012fc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001300:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001304:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8001308:	08001db4 	.word	0x08001db4
  ldr r2, =_sbss
 800130c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8001310:	20000424 	.word	0x20000424

08001314 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001314:	e7fe      	b.n	8001314 <ADC_IRQHandler>

08001316 <memset>:
 8001316:	4402      	add	r2, r0
 8001318:	4603      	mov	r3, r0
 800131a:	4293      	cmp	r3, r2
 800131c:	d100      	bne.n	8001320 <memset+0xa>
 800131e:	4770      	bx	lr
 8001320:	f803 1b01 	strb.w	r1, [r3], #1
 8001324:	e7f9      	b.n	800131a <memset+0x4>
	...

08001328 <__libc_init_array>:
 8001328:	b570      	push	{r4, r5, r6, lr}
 800132a:	4d0d      	ldr	r5, [pc, #52]	@ (8001360 <__libc_init_array+0x38>)
 800132c:	4c0d      	ldr	r4, [pc, #52]	@ (8001364 <__libc_init_array+0x3c>)
 800132e:	1b64      	subs	r4, r4, r5
 8001330:	10a4      	asrs	r4, r4, #2
 8001332:	2600      	movs	r6, #0
 8001334:	42a6      	cmp	r6, r4
 8001336:	d109      	bne.n	800134c <__libc_init_array+0x24>
 8001338:	4d0b      	ldr	r5, [pc, #44]	@ (8001368 <__libc_init_array+0x40>)
 800133a:	4c0c      	ldr	r4, [pc, #48]	@ (800136c <__libc_init_array+0x44>)
 800133c:	f000 f818 	bl	8001370 <_init>
 8001340:	1b64      	subs	r4, r4, r5
 8001342:	10a4      	asrs	r4, r4, #2
 8001344:	2600      	movs	r6, #0
 8001346:	42a6      	cmp	r6, r4
 8001348:	d105      	bne.n	8001356 <__libc_init_array+0x2e>
 800134a:	bd70      	pop	{r4, r5, r6, pc}
 800134c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001350:	4798      	blx	r3
 8001352:	3601      	adds	r6, #1
 8001354:	e7ee      	b.n	8001334 <__libc_init_array+0xc>
 8001356:	f855 3b04 	ldr.w	r3, [r5], #4
 800135a:	4798      	blx	r3
 800135c:	3601      	adds	r6, #1
 800135e:	e7f2      	b.n	8001346 <__libc_init_array+0x1e>
 8001360:	08001dac 	.word	0x08001dac
 8001364:	08001dac 	.word	0x08001dac
 8001368:	08001dac 	.word	0x08001dac
 800136c:	08001db0 	.word	0x08001db0

08001370 <_init>:
 8001370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001372:	bf00      	nop
 8001374:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001376:	bc08      	pop	{r3}
 8001378:	469e      	mov	lr, r3
 800137a:	4770      	bx	lr

0800137c <_fini>:
 800137c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800137e:	bf00      	nop
 8001380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001382:	bc08      	pop	{r3}
 8001384:	469e      	mov	lr, r3
 8001386:	4770      	bx	lr
