// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "juliaset")
  (DATE "03/26/2015 00:51:54")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 11.0 Build 157 04/27/2011 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5689:5689:5689) (5306:5306:5306))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[7\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|return_state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1696:1696:1696) (1728:1728:1728))
        (PORT sclr (4709:4709:4709) (4459:4459:4459))
        (PORT sload (1575:1575:1575) (1690:1690:1690))
        (PORT ena (1108:1108:1108) (1073:1073:1073))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|return_state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2130:2130:2130))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4983:4983:4983) (4757:4757:4757))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|return_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2122:2122:2122))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4667:4667:4667) (4439:4439:4439))
        (PORT ena (1432:1432:1432) (1392:1392:1392))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|return_state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (997:997:997) (971:971:971))
        (PORT sclr (4709:4709:4709) (4459:4459:4459))
        (PORT sload (1575:1575:1575) (1690:1690:1690))
        (PORT ena (1108:1108:1108) (1073:1073:1073))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|timer\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4742:4742:4742) (4492:4492:4492))
        (PORT ena (1631:1631:1631) (1563:1563:1563))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|timer\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4741:4741:4741) (4485:4485:4485))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2019:2019:2019) (2075:2075:2075))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4664:4664:4664) (4750:4750:4750))
        (PORT d[1] (2763:2763:2763) (2762:2762:2762))
        (PORT d[2] (4126:4126:4126) (4158:4158:4158))
        (PORT d[3] (2335:2335:2335) (2471:2471:2471))
        (PORT d[4] (2714:2714:2714) (2755:2755:2755))
        (PORT d[5] (3578:3578:3578) (3694:3694:3694))
        (PORT d[6] (2305:2305:2305) (2319:2319:2319))
        (PORT d[7] (4233:4233:4233) (4487:4487:4487))
        (PORT d[8] (2313:2313:2313) (2338:2338:2338))
        (PORT d[9] (2591:2591:2591) (2584:2584:2584))
        (PORT d[10] (1930:1930:1930) (2014:2014:2014))
        (PORT d[11] (3501:3501:3501) (3499:3499:3499))
        (PORT d[12] (3359:3359:3359) (3450:3450:3450))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2783:2783:2783) (2672:2672:2672))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (PORT d[0] (3019:3019:3019) (3020:3020:3020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5552:5552:5552) (5537:5537:5537))
        (PORT clk (2488:2488:2488) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1200:1200:1200) (1242:1242:1242))
        (PORT d[1] (1202:1202:1202) (1230:1230:1230))
        (PORT d[2] (2337:2337:2337) (2316:2316:2316))
        (PORT d[3] (1208:1208:1208) (1247:1247:1247))
        (PORT d[4] (2173:2173:2173) (2198:2198:2198))
        (PORT d[5] (1506:1506:1506) (1531:1531:1531))
        (PORT d[6] (2141:2141:2141) (2156:2156:2156))
        (PORT d[7] (2954:2954:2954) (2918:2918:2918))
        (PORT d[8] (1794:1794:1794) (1803:1803:1803))
        (PORT d[9] (1572:1572:1572) (1612:1612:1612))
        (PORT d[10] (1558:1558:1558) (1591:1591:1591))
        (PORT d[11] (1795:1795:1795) (1824:1824:1824))
        (PORT d[12] (1834:1834:1834) (1848:1848:1848))
        (PORT clk (2483:2483:2483) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2008:2008:2008))
        (PORT clk (2483:2483:2483) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (PORT d[0] (2358:2358:2358) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a152.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2465:2465:2465))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1440:1440:1440) (1443:1443:1443))
        (PORT clk (2561:2561:2561) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1407:1407:1407))
        (PORT d[1] (4091:4091:4091) (4287:4287:4287))
        (PORT d[2] (1676:1676:1676) (1686:1686:1686))
        (PORT d[3] (2187:2187:2187) (2265:2265:2265))
        (PORT d[4] (1440:1440:1440) (1486:1486:1486))
        (PORT d[5] (1134:1134:1134) (1174:1174:1174))
        (PORT d[6] (1190:1190:1190) (1246:1246:1246))
        (PORT d[7] (2177:2177:2177) (2219:2219:2219))
        (PORT d[8] (1456:1456:1456) (1502:1502:1502))
        (PORT d[9] (1404:1404:1404) (1433:1433:1433))
        (PORT d[10] (1060:1060:1060) (1101:1101:1101))
        (PORT d[11] (1468:1468:1468) (1506:1506:1506))
        (PORT d[12] (787:787:787) (829:829:829))
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1424:1424:1424) (1350:1350:1350))
        (PORT clk (2557:2557:2557) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2588:2588:2588))
        (PORT d[0] (2316:2316:2316) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3757:3757:3757) (3687:3687:3687))
        (PORT clk (2520:2520:2520) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1552:1552:1552) (1541:1541:1541))
        (PORT d[1] (1978:1978:1978) (1964:1964:1964))
        (PORT d[2] (2331:2331:2331) (2263:2263:2263))
        (PORT d[3] (1893:1893:1893) (1875:1875:1875))
        (PORT d[4] (2327:2327:2327) (2309:2309:2309))
        (PORT d[5] (2338:2338:2338) (2307:2307:2307))
        (PORT d[6] (2252:2252:2252) (2222:2222:2222))
        (PORT d[7] (2318:2318:2318) (2277:2277:2277))
        (PORT d[8] (1897:1897:1897) (1865:1865:1865))
        (PORT d[9] (2122:2122:2122) (2173:2173:2173))
        (PORT d[10] (2091:2091:2091) (2083:2083:2083))
        (PORT d[11] (1980:1980:1980) (1978:1978:1978))
        (PORT d[12] (2059:2059:2059) (2043:2043:2043))
        (PORT clk (2515:2515:2515) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1104:1104:1104) (1046:1046:1046))
        (PORT clk (2515:2515:2515) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2510:2510:2510))
        (PORT d[0] (3678:3678:3678) (3504:3504:3504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a148.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2503:2503:2503))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2272:2272:2272) (2360:2360:2360))
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (2747:2747:2747))
        (PORT d[1] (2761:2761:2761) (2755:2755:2755))
        (PORT d[2] (2592:2592:2592) (2552:2552:2552))
        (PORT d[3] (3950:3950:3950) (4251:4251:4251))
        (PORT d[4] (2590:2590:2590) (2577:2577:2577))
        (PORT d[5] (4794:4794:4794) (4982:4982:4982))
        (PORT d[6] (2828:2828:2828) (2885:2885:2885))
        (PORT d[7] (2650:2650:2650) (2772:2772:2772))
        (PORT d[8] (3387:3387:3387) (3549:3549:3549))
        (PORT d[9] (2713:2713:2713) (2695:2695:2695))
        (PORT d[10] (2756:2756:2756) (2754:2754:2754))
        (PORT d[11] (2902:2902:2902) (2963:2963:2963))
        (PORT d[12] (2805:2805:2805) (2801:2801:2801))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3737:3737:3737) (3544:3544:3544))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (PORT d[0] (3120:3120:3120) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3744:3744:3744) (3702:3702:3702))
        (PORT clk (2504:2504:2504) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4095:4095:4095) (4135:4135:4135))
        (PORT d[1] (3382:3382:3382) (3491:3491:3491))
        (PORT d[2] (4673:4673:4673) (4518:4518:4518))
        (PORT d[3] (5349:5349:5349) (5226:5226:5226))
        (PORT d[4] (4453:4453:4453) (4390:4390:4390))
        (PORT d[5] (4820:4820:4820) (4806:4806:4806))
        (PORT d[6] (3601:3601:3601) (3617:3617:3617))
        (PORT d[7] (4863:4863:4863) (4733:4733:4733))
        (PORT d[8] (5110:5110:5110) (4978:4978:4978))
        (PORT d[9] (2940:2940:2940) (3036:3036:3036))
        (PORT d[10] (3986:3986:3986) (4074:4074:4074))
        (PORT d[11] (5712:5712:5712) (5577:5577:5577))
        (PORT d[12] (5426:5426:5426) (5383:5383:5383))
        (PORT clk (2499:2499:2499) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1606:1606:1606) (1509:1509:1509))
        (PORT clk (2499:2499:2499) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2489:2489:2489))
        (PORT d[0] (3520:3520:3520) (3447:3447:3447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a144.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2482:2482:2482))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (2760:2760:2760))
        (PORT clk (2557:2557:2557) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3995:3995:3995) (4123:4123:4123))
        (PORT d[1] (2462:2462:2462) (2476:2476:2476))
        (PORT d[2] (4170:4170:4170) (4248:4248:4248))
        (PORT d[3] (2992:2992:2992) (3143:3143:3143))
        (PORT d[4] (3515:3515:3515) (3649:3649:3649))
        (PORT d[5] (4694:4694:4694) (4843:4843:4843))
        (PORT d[6] (2260:2260:2260) (2281:2281:2281))
        (PORT d[7] (3916:3916:3916) (4179:4179:4179))
        (PORT d[8] (2243:2243:2243) (2258:2258:2258))
        (PORT d[9] (3575:3575:3575) (3572:3572:3572))
        (PORT d[10] (2587:2587:2587) (2663:2663:2663))
        (PORT d[11] (2303:2303:2303) (2400:2400:2400))
        (PORT d[12] (3714:3714:3714) (3835:3835:3835))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (2001:2001:2001))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
        (PORT d[0] (2518:2518:2518) (2428:2428:2428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5108:5108:5108) (5073:5073:5073))
        (PORT clk (2516:2516:2516) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1263:1263:1263) (1308:1308:1308))
        (PORT d[1] (1871:1871:1871) (1919:1919:1919))
        (PORT d[2] (2408:2408:2408) (2405:2405:2405))
        (PORT d[3] (1792:1792:1792) (1801:1801:1801))
        (PORT d[4] (1488:1488:1488) (1508:1508:1508))
        (PORT d[5] (1870:1870:1870) (1898:1898:1898))
        (PORT d[6] (1919:1919:1919) (1940:1940:1940))
        (PORT d[7] (1579:1579:1579) (1613:1613:1613))
        (PORT d[8] (1489:1489:1489) (1507:1507:1507))
        (PORT d[9] (1566:1566:1566) (1604:1604:1604))
        (PORT d[10] (1594:1594:1594) (1635:1635:1635))
        (PORT d[11] (1528:1528:1528) (1574:1574:1574))
        (PORT d[12] (1546:1546:1546) (1586:1586:1586))
        (PORT clk (2511:2511:2511) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (770:770:770) (718:718:718))
        (PORT clk (2511:2511:2511) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (PORT d[0] (1629:1629:1629) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a156.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2503:2503:2503))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3038:3038:3038) (3108:3108:3108))
        (PORT clk (2491:2491:2491) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3938:3938:3938) (4070:4070:4070))
        (PORT d[1] (3430:3430:3430) (3533:3533:3533))
        (PORT d[2] (3215:3215:3215) (3281:3281:3281))
        (PORT d[3] (2563:2563:2563) (2696:2696:2696))
        (PORT d[4] (3529:3529:3529) (3622:3622:3622))
        (PORT d[5] (3919:3919:3919) (4032:4032:4032))
        (PORT d[6] (3603:3603:3603) (3565:3565:3565))
        (PORT d[7] (3507:3507:3507) (3482:3482:3482))
        (PORT d[8] (3582:3582:3582) (3616:3616:3616))
        (PORT d[9] (3705:3705:3705) (3685:3685:3685))
        (PORT d[10] (3035:3035:3035) (3181:3181:3181))
        (PORT d[11] (3983:3983:3983) (3965:3965:3965))
        (PORT d[12] (3062:3062:3062) (3169:3169:3169))
        (PORT clk (2487:2487:2487) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3105:3105:3105) (3094:3094:3094))
        (PORT clk (2487:2487:2487) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2514:2514:2514))
        (PORT d[0] (2818:2818:2818) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5620:5620:5620) (5635:5635:5635))
        (PORT clk (2450:2450:2450) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (2068:2068:2068))
        (PORT d[1] (1955:1955:1955) (1979:1979:1979))
        (PORT d[2] (2125:2125:2125) (2150:2150:2150))
        (PORT d[3] (2030:2030:2030) (2063:2063:2063))
        (PORT d[4] (2003:2003:2003) (2030:2030:2030))
        (PORT d[5] (1954:1954:1954) (1969:1969:1969))
        (PORT d[6] (1986:1986:1986) (2009:2009:2009))
        (PORT d[7] (2474:2474:2474) (2451:2451:2451))
        (PORT d[8] (1964:1964:1964) (1972:1972:1972))
        (PORT d[9] (1862:1862:1862) (1876:1876:1876))
        (PORT d[10] (1998:1998:1998) (2012:2012:2012))
        (PORT d[11] (1955:1955:1955) (1970:1970:1970))
        (PORT d[12] (2217:2217:2217) (2225:2225:2225))
        (PORT clk (2445:2445:2445) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1392:1392:1392))
        (PORT clk (2445:2445:2445) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (PORT d[0] (3780:3780:3780) (3673:3673:3673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a132.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2429:2429:2429))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (3096:3096:3096))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (2709:2709:2709))
        (PORT d[1] (4556:4556:4556) (4804:4804:4804))
        (PORT d[2] (1678:1678:1678) (1667:1667:1667))
        (PORT d[3] (4300:4300:4300) (4633:4633:4633))
        (PORT d[4] (2225:2225:2225) (2208:2208:2208))
        (PORT d[5] (3266:3266:3266) (3380:3380:3380))
        (PORT d[6] (3207:3207:3207) (3297:3297:3297))
        (PORT d[7] (2209:2209:2209) (2278:2278:2278))
        (PORT d[8] (3745:3745:3745) (3896:3896:3896))
        (PORT d[9] (1729:1729:1729) (1733:1733:1733))
        (PORT d[10] (1679:1679:1679) (1680:1680:1680))
        (PORT d[11] (2034:2034:2034) (2014:2014:2014))
        (PORT d[12] (2045:2045:2045) (2034:2034:2034))
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2716:2716:2716) (2644:2644:2644))
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2553:2553:2553))
        (PORT d[0] (4060:4060:4060) (3956:3956:3956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2598:2598:2598))
        (PORT clk (2489:2489:2489) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3209:3209:3209) (3182:3182:3182))
        (PORT d[1] (2962:2962:2962) (2969:2969:2969))
        (PORT d[2] (2927:2927:2927) (2806:2806:2806))
        (PORT d[3] (3593:3593:3593) (3474:3474:3474))
        (PORT d[4] (3591:3591:3591) (3484:3484:3484))
        (PORT d[5] (3085:3085:3085) (2978:2978:2978))
        (PORT d[6] (3604:3604:3604) (3583:3583:3583))
        (PORT d[7] (2774:2774:2774) (2674:2674:2674))
        (PORT d[8] (3305:3305:3305) (3186:3186:3186))
        (PORT d[9] (2493:2493:2493) (2550:2550:2550))
        (PORT d[10] (3451:3451:3451) (3355:3355:3355))
        (PORT d[11] (3691:3691:3691) (3577:3577:3577))
        (PORT d[12] (3741:3741:3741) (3639:3639:3639))
        (PORT clk (2484:2484:2484) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2601:2601:2601) (2503:2503:2503))
        (PORT clk (2484:2484:2484) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2475:2475:2475))
        (PORT d[0] (2704:2704:2704) (2659:2659:2659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a136.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (2986:2986:2986))
        (PORT clk (2555:2555:2555) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3350:3350:3350) (3320:3320:3320))
        (PORT d[1] (3434:3434:3434) (3616:3616:3616))
        (PORT d[2] (4225:4225:4225) (4294:4294:4294))
        (PORT d[3] (3043:3043:3043) (3191:3191:3191))
        (PORT d[4] (3883:3883:3883) (4005:4005:4005))
        (PORT d[5] (4010:4010:4010) (4164:4164:4164))
        (PORT d[6] (4691:4691:4691) (4641:4641:4641))
        (PORT d[7] (3539:3539:3539) (3762:3762:3762))
        (PORT d[8] (3011:3011:3011) (3177:3177:3177))
        (PORT d[9] (2938:2938:2938) (2926:2926:2926))
        (PORT d[10] (2766:2766:2766) (2931:2931:2931))
        (PORT d[11] (3011:3011:3011) (3112:3112:3112))
        (PORT d[12] (3506:3506:3506) (3682:3682:3682))
        (PORT clk (2551:2551:2551) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2174:2174:2174))
        (PORT clk (2551:2551:2551) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2576:2576:2576))
        (PORT d[0] (2899:2899:2899) (2818:2818:2818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6214:6214:6214) (6177:6177:6177))
        (PORT clk (2514:2514:2514) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2390:2390:2390))
        (PORT d[1] (3003:3003:3003) (3039:3039:3039))
        (PORT d[2] (3114:3114:3114) (3116:3116:3116))
        (PORT d[3] (3161:3161:3161) (3154:3154:3154))
        (PORT d[4] (2244:2244:2244) (2270:2270:2270))
        (PORT d[5] (2627:2627:2627) (2664:2664:2664))
        (PORT d[6] (3155:3155:3155) (3180:3180:3180))
        (PORT d[7] (2340:2340:2340) (2380:2380:2380))
        (PORT d[8] (2608:2608:2608) (2634:2634:2634))
        (PORT d[9] (2607:2607:2607) (2644:2644:2644))
        (PORT d[10] (2693:2693:2693) (2728:2728:2728))
        (PORT d[11] (2621:2621:2621) (2665:2665:2665))
        (PORT d[12] (2632:2632:2632) (2679:2679:2679))
        (PORT clk (2509:2509:2509) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1364:1364:1364) (1302:1302:1302))
        (PORT clk (2509:2509:2509) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (PORT d[0] (2805:2805:2805) (2729:2729:2729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a128.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2491:2491:2491))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2121:2121:2121) (2117:2117:2117))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2161:2161:2161))
        (PORT d[1] (3964:3964:3964) (4128:4128:4128))
        (PORT d[2] (2375:2375:2375) (2384:2384:2384))
        (PORT d[3] (1833:1833:1833) (1917:1917:1917))
        (PORT d[4] (2569:2569:2569) (2616:2616:2616))
        (PORT d[5] (2118:2118:2118) (2150:2150:2150))
        (PORT d[6] (1917:1917:1917) (1977:1977:1977))
        (PORT d[7] (2365:2365:2365) (2383:2383:2383))
        (PORT d[8] (1851:1851:1851) (1895:1895:1895))
        (PORT d[9] (2398:2398:2398) (2416:2416:2416))
        (PORT d[10] (2052:2052:2052) (2069:2069:2069))
        (PORT d[11] (2098:2098:2098) (2121:2121:2121))
        (PORT d[12] (1518:1518:1518) (1567:1567:1567))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2292:2292:2292))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2540:2540:2540))
        (PORT d[0] (2982:2982:2982) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4439:4439:4439) (4340:4340:4340))
        (PORT clk (2476:2476:2476) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2548:2548:2548) (2514:2514:2514))
        (PORT d[1] (2559:2559:2559) (2537:2537:2537))
        (PORT d[2] (2913:2913:2913) (2857:2857:2857))
        (PORT d[3] (3266:3266:3266) (3220:3220:3220))
        (PORT d[4] (3548:3548:3548) (3495:3495:3495))
        (PORT d[5] (3029:3029:3029) (2986:2986:2986))
        (PORT d[6] (3258:3258:3258) (3202:3202:3202))
        (PORT d[7] (2670:2670:2670) (2640:2640:2640))
        (PORT d[8] (2612:2612:2612) (2575:2575:2575))
        (PORT d[9] (2469:2469:2469) (2552:2552:2552))
        (PORT d[10] (2824:2824:2824) (2816:2816:2816))
        (PORT d[11] (3357:3357:3357) (3332:3332:3332))
        (PORT d[12] (3014:3014:3014) (2977:2977:2977))
        (PORT clk (2471:2471:2471) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2116:2116:2116) (1998:1998:1998))
        (PORT clk (2471:2471:2471) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2462:2462:2462))
        (PORT d[0] (2988:2988:2988) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a140.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2455:2455:2455))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3624:3624:3624) (3707:3707:3707))
        (PORT clk (2529:2529:2529) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4047:4047:4047) (4018:4018:4018))
        (PORT d[1] (3743:3743:3743) (3918:3918:3918))
        (PORT d[2] (3984:3984:3984) (4108:4108:4108))
        (PORT d[3] (3068:3068:3068) (3266:3266:3266))
        (PORT d[4] (3998:3998:3998) (4166:4166:4166))
        (PORT d[5] (4056:4056:4056) (4256:4256:4256))
        (PORT d[6] (4513:4513:4513) (4481:4481:4481))
        (PORT d[7] (3910:3910:3910) (4140:4140:4140))
        (PORT d[8] (3371:3371:3371) (3544:3544:3544))
        (PORT d[9] (3729:3729:3729) (3725:3725:3725))
        (PORT d[10] (3365:3365:3365) (3517:3517:3517))
        (PORT d[11] (3408:3408:3408) (3515:3515:3515))
        (PORT d[12] (3532:3532:3532) (3710:3710:3710))
        (PORT clk (2525:2525:2525) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2792:2792:2792) (2770:2770:2770))
        (PORT clk (2525:2525:2525) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2549:2549:2549))
        (PORT d[0] (3999:3999:3999) (3936:3936:3936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7209:7209:7209) (7158:7158:7158))
        (PORT clk (2488:2488:2488) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2764:2764:2764) (2827:2827:2827))
        (PORT d[1] (2283:2283:2283) (2379:2379:2379))
        (PORT d[2] (3754:3754:3754) (3764:3764:3764))
        (PORT d[3] (3538:3538:3538) (3537:3537:3537))
        (PORT d[4] (3180:3180:3180) (3187:3187:3187))
        (PORT d[5] (3306:3306:3306) (3340:3340:3340))
        (PORT d[6] (3537:3537:3537) (3557:3557:3557))
        (PORT d[7] (3062:3062:3062) (3103:3103:3103))
        (PORT d[8] (3002:3002:3002) (3028:3028:3028))
        (PORT d[9] (2991:2991:2991) (3031:3031:3031))
        (PORT d[10] (2655:2655:2655) (2737:2737:2737))
        (PORT d[11] (3018:3018:3018) (3070:3070:3070))
        (PORT d[12] (3023:3023:3023) (3075:3075:3075))
        (PORT clk (2483:2483:2483) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1097:1097:1097) (1044:1044:1044))
        (PORT clk (2483:2483:2483) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2471:2471:2471))
        (PORT d[0] (2964:2964:2964) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2464:2464:2464))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3057:3057:3057) (3085:3085:3085))
        (PORT clk (2481:2481:2481) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3555:3555:3555) (3650:3650:3650))
        (PORT d[1] (3605:3605:3605) (3766:3766:3766))
        (PORT d[2] (3527:3527:3527) (3591:3591:3591))
        (PORT d[3] (2329:2329:2329) (2460:2460:2460))
        (PORT d[4] (3748:3748:3748) (3848:3848:3848))
        (PORT d[5] (4214:4214:4214) (4316:4316:4316))
        (PORT d[6] (3221:3221:3221) (3209:3209:3209))
        (PORT d[7] (3673:3673:3673) (3645:3645:3645))
        (PORT d[8] (3255:3255:3255) (3256:3256:3256))
        (PORT d[9] (3209:3209:3209) (3195:3195:3195))
        (PORT d[10] (2887:2887:2887) (2955:2955:2955))
        (PORT d[11] (3592:3592:3592) (3592:3592:3592))
        (PORT d[12] (2719:2719:2719) (2818:2818:2818))
        (PORT clk (2477:2477:2477) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3209:3209:3209) (3084:3084:3084))
        (PORT clk (2477:2477:2477) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2503:2503:2503))
        (PORT d[0] (3769:3769:3769) (3670:3670:3670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5534:5534:5534) (5534:5534:5534))
        (PORT clk (2440:2440:2440) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (1964:1964:1964))
        (PORT d[1] (1867:1867:1867) (1885:1885:1885))
        (PORT d[2] (2708:2708:2708) (2695:2695:2695))
        (PORT d[3] (1853:1853:1853) (1888:1888:1888))
        (PORT d[4] (2884:2884:2884) (2904:2904:2904))
        (PORT d[5] (2251:2251:2251) (2273:2273:2273))
        (PORT d[6] (2151:2151:2151) (2164:2164:2164))
        (PORT d[7] (2598:2598:2598) (2569:2569:2569))
        (PORT d[8] (2112:2112:2112) (2120:2120:2120))
        (PORT d[9] (2524:2524:2524) (2535:2535:2535))
        (PORT d[10] (1887:1887:1887) (1916:1916:1916))
        (PORT d[11] (1979:1979:1979) (2017:2017:2017))
        (PORT d[12] (1924:1924:1924) (1963:1963:1963))
        (PORT clk (2435:2435:2435) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1387:1387:1387) (1320:1320:1320))
        (PORT clk (2435:2435:2435) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2425:2425:2425))
        (PORT d[0] (3307:3307:3307) (3221:3221:3221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2418:2418:2418))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2354:2354:2354))
        (PORT clk (2542:2542:2542) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3046:3046:3046) (3030:3030:3030))
        (PORT d[1] (2815:2815:2815) (2812:2812:2812))
        (PORT d[2] (2621:2621:2621) (2591:2591:2591))
        (PORT d[3] (3938:3938:3938) (4240:4240:4240))
        (PORT d[4] (2938:2938:2938) (2903:2903:2903))
        (PORT d[5] (3284:3284:3284) (3253:3253:3253))
        (PORT d[6] (3452:3452:3452) (3501:3501:3501))
        (PORT d[7] (2945:2945:2945) (3062:3062:3062))
        (PORT d[8] (3017:3017:3017) (3186:3186:3186))
        (PORT d[9] (3310:3310:3310) (3265:3265:3265))
        (PORT d[10] (3108:3108:3108) (3102:3102:3102))
        (PORT d[11] (3201:3201:3201) (3257:3257:3257))
        (PORT d[12] (3169:3169:3169) (3165:3165:3165))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2792:2792:2792) (2641:2641:2641))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (PORT d[0] (3400:3400:3400) (3359:3359:3359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3740:3740:3740) (3701:3701:3701))
        (PORT clk (2501:2501:2501) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4113:4113:4113) (4151:4151:4151))
        (PORT d[1] (2965:2965:2965) (3065:3065:3065))
        (PORT d[2] (4665:4665:4665) (4515:4515:4515))
        (PORT d[3] (4564:4564:4564) (4441:4441:4441))
        (PORT d[4] (4227:4227:4227) (4171:4171:4171))
        (PORT d[5] (4785:4785:4785) (4768:4768:4768))
        (PORT d[6] (4250:4250:4250) (4253:4253:4253))
        (PORT d[7] (4119:4119:4119) (4032:4032:4032))
        (PORT d[8] (4497:4497:4497) (4386:4386:4386))
        (PORT d[9] (2885:2885:2885) (2971:2971:2971))
        (PORT d[10] (3725:3725:3725) (3833:3833:3833))
        (PORT d[11] (5049:5049:5049) (4934:4934:4934))
        (PORT d[12] (5107:5107:5107) (5073:5073:5073))
        (PORT clk (2496:2496:2496) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3254:3254:3254) (3041:3041:3041))
        (PORT clk (2496:2496:2496) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2485:2485:2485))
        (PORT d[0] (3883:3883:3883) (3818:3818:3818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2478:2478:2478))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2222:2222:2222) (2274:2274:2274))
        (PORT clk (2538:2538:2538) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3038:3038:3038) (3036:3036:3036))
        (PORT d[1] (3032:3032:3032) (3086:3086:3086))
        (PORT d[2] (4389:4389:4389) (4557:4557:4557))
        (PORT d[3] (3537:3537:3537) (3791:3791:3791))
        (PORT d[4] (2690:2690:2690) (2737:2737:2737))
        (PORT d[5] (2432:2432:2432) (2466:2466:2466))
        (PORT d[6] (3280:3280:3280) (3271:3271:3271))
        (PORT d[7] (3044:3044:3044) (3216:3216:3216))
        (PORT d[8] (2915:2915:2915) (2952:2952:2952))
        (PORT d[9] (4665:4665:4665) (4664:4664:4664))
        (PORT d[10] (3450:3450:3450) (3634:3634:3634))
        (PORT d[11] (3012:3012:3012) (3042:3042:3042))
        (PORT d[12] (3053:3053:3053) (3090:3090:3090))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2449:2449:2449))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2558:2558:2558))
        (PORT d[0] (3352:3352:3352) (3252:3252:3252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4965:4965:4965) (4909:4909:4909))
        (PORT clk (2497:2497:2497) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3676:3676:3676) (3688:3688:3688))
        (PORT d[1] (2703:2703:2703) (2818:2818:2818))
        (PORT d[2] (4167:4167:4167) (4108:4108:4108))
        (PORT d[3] (4216:4216:4216) (4156:4156:4156))
        (PORT d[4] (4673:4673:4673) (4679:4679:4679))
        (PORT d[5] (4354:4354:4354) (4320:4320:4320))
        (PORT d[6] (4650:4650:4650) (4593:4593:4593))
        (PORT d[7] (4320:4320:4320) (4312:4312:4312))
        (PORT d[8] (3796:3796:3796) (3776:3776:3776))
        (PORT d[9] (3312:3312:3312) (3495:3495:3495))
        (PORT d[10] (3422:3422:3422) (3547:3547:3547))
        (PORT d[11] (4410:4410:4410) (4379:4379:4379))
        (PORT d[12] (5940:5940:5940) (5981:5981:5981))
        (PORT clk (2492:2492:2492) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1390:1390:1390) (1311:1311:1311))
        (PORT clk (2492:2492:2492) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2480:2480:2480))
        (PORT d[0] (3548:3548:3548) (3492:3492:3492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2680:2680:2680) (2822:2822:2822))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4749:4749:4749) (4914:4914:4914))
        (PORT d[1] (3277:3277:3277) (3392:3392:3392))
        (PORT d[2] (4764:4764:4764) (4930:4930:4930))
        (PORT d[3] (3811:3811:3811) (4051:4051:4051))
        (PORT d[4] (4740:4740:4740) (4945:4945:4945))
        (PORT d[5] (5298:5298:5298) (5571:5571:5571))
        (PORT d[6] (5207:5207:5207) (5137:5137:5137))
        (PORT d[7] (4358:4358:4358) (4598:4598:4598))
        (PORT d[8] (3805:3805:3805) (4003:4003:4003))
        (PORT d[9] (4808:4808:4808) (4761:4761:4761))
        (PORT d[10] (3437:3437:3437) (3598:3598:3598))
        (PORT d[11] (2599:2599:2599) (2726:2726:2726))
        (PORT d[12] (3919:3919:3919) (4076:4076:4076))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3771:3771:3771) (3668:3668:3668))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT d[0] (3774:3774:3774) (3753:3753:3753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5586:5586:5586) (5585:5585:5585))
        (PORT clk (2471:2471:2471) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3855:3855:3855) (3902:3902:3902))
        (PORT d[1] (3508:3508:3508) (3680:3680:3680))
        (PORT d[2] (5310:5310:5310) (5276:5276:5276))
        (PORT d[3] (5004:5004:5004) (4977:4977:4977))
        (PORT d[4] (5364:5364:5364) (5410:5410:5410))
        (PORT d[5] (4364:4364:4364) (4357:4357:4357))
        (PORT d[6] (5334:5334:5334) (5394:5394:5394))
        (PORT d[7] (4415:4415:4415) (4394:4394:4394))
        (PORT d[8] (4637:4637:4637) (4605:4605:4605))
        (PORT d[9] (4578:4578:4578) (4841:4841:4841))
        (PORT d[10] (3065:3065:3065) (3184:3184:3184))
        (PORT d[11] (3697:3697:3697) (3712:3712:3712))
        (PORT d[12] (6344:6344:6344) (6406:6406:6406))
        (PORT clk (2466:2466:2466) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1730:1730:1730) (1657:1657:1657))
        (PORT clk (2466:2466:2466) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (PORT d[0] (4906:4906:4906) (4772:4772:4772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a124.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2447:2447:2447))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2589:2589:2589) (2684:2684:2684))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4335:4335:4335) (4502:4502:4502))
        (PORT d[1] (3237:3237:3237) (3352:3352:3352))
        (PORT d[2] (4921:4921:4921) (4984:4984:4984))
        (PORT d[3] (3392:3392:3392) (3596:3596:3596))
        (PORT d[4] (4380:4380:4380) (4558:4558:4558))
        (PORT d[5] (4873:4873:4873) (5144:5144:5144))
        (PORT d[6] (6561:6561:6561) (6478:6478:6478))
        (PORT d[7] (3439:3439:3439) (3654:3654:3654))
        (PORT d[8] (3834:3834:3834) (4089:4089:4089))
        (PORT d[9] (4730:4730:4730) (4671:4671:4671))
        (PORT d[10] (3427:3427:3427) (3584:3584:3584))
        (PORT d[11] (2605:2605:2605) (2690:2690:2690))
        (PORT d[12] (3862:3862:3862) (4041:4041:4041))
        (PORT clk (2540:2540:2540) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (2564:2564:2564))
        (PORT clk (2540:2540:2540) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (PORT d[0] (3332:3332:3332) (3282:3282:3282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5253:5253:5253) (5235:5235:5235))
        (PORT clk (2503:2503:2503) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2519:2519:2519))
        (PORT d[1] (3583:3583:3583) (3791:3791:3791))
        (PORT d[2] (2534:2534:2534) (2560:2560:2560))
        (PORT d[3] (2978:2978:2978) (2964:2964:2964))
        (PORT d[4] (2760:2760:2760) (2796:2796:2796))
        (PORT d[5] (2347:2347:2347) (2368:2368:2368))
        (PORT d[6] (3412:3412:3412) (3438:3438:3438))
        (PORT d[7] (2995:2995:2995) (2989:2989:2989))
        (PORT d[8] (2344:2344:2344) (2352:2352:2352))
        (PORT d[9] (3016:3016:3016) (3033:3033:3033))
        (PORT d[10] (3076:3076:3076) (3205:3205:3205))
        (PORT d[11] (2358:2358:2358) (2390:2390:2390))
        (PORT d[12] (3875:3875:3875) (3865:3865:3865))
        (PORT clk (2498:2498:2498) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2434:2434:2434) (2333:2333:2333))
        (PORT clk (2498:2498:2498) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2488:2488:2488))
        (PORT d[0] (3235:3235:3235) (3207:3207:3207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a120.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2481:2481:2481))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2983:2983:2983) (3104:3104:3104))
        (PORT clk (2544:2544:2544) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2701:2701:2701) (2681:2681:2681))
        (PORT d[1] (4557:4557:4557) (4805:4805:4805))
        (PORT d[2] (1934:1934:1934) (1893:1893:1893))
        (PORT d[3] (4335:4335:4335) (4670:4670:4670))
        (PORT d[4] (2248:2248:2248) (2228:2228:2228))
        (PORT d[5] (3284:3284:3284) (3394:3394:3394))
        (PORT d[6] (3858:3858:3858) (3940:3940:3940))
        (PORT d[7] (2151:2151:2151) (2211:2211:2211))
        (PORT d[8] (3752:3752:3752) (3904:3904:3904))
        (PORT d[9] (1687:1687:1687) (1686:1686:1686))
        (PORT d[10] (2344:2344:2344) (2324:2324:2324))
        (PORT d[11] (2048:2048:2048) (2025:2025:2025))
        (PORT d[12] (2299:2299:2299) (2264:2264:2264))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3596:3596:3596) (3387:3387:3387))
        (PORT clk (2540:2540:2540) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (PORT d[0] (4281:4281:4281) (4084:4084:4084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2632:2632:2632) (2570:2570:2570))
        (PORT clk (2503:2503:2503) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3232:3232:3232) (3221:3221:3221))
        (PORT d[1] (2685:2685:2685) (2691:2691:2691))
        (PORT d[2] (3590:3590:3590) (3452:3452:3452))
        (PORT d[3] (3957:3957:3957) (3831:3831:3831))
        (PORT d[4] (3402:3402:3402) (3292:3292:3292))
        (PORT d[5] (3730:3730:3730) (3599:3599:3599))
        (PORT d[6] (3239:3239:3239) (3223:3223:3223))
        (PORT d[7] (3470:3470:3470) (3353:3353:3353))
        (PORT d[8] (3885:3885:3885) (3743:3743:3743))
        (PORT d[9] (2189:2189:2189) (2255:2255:2255))
        (PORT d[10] (4095:4095:4095) (3982:3982:3982))
        (PORT d[11] (4262:4262:4262) (4118:4118:4118))
        (PORT d[12] (4291:4291:4291) (4155:4155:4155))
        (PORT clk (2498:2498:2498) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1326:1326:1326))
        (PORT clk (2498:2498:2498) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2493:2493:2493))
        (PORT d[0] (3656:3656:3656) (3569:3569:3569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2930:2930:2930) (3048:3048:3048))
        (PORT clk (2553:2553:2553) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2338:2338:2338))
        (PORT d[1] (2369:2369:2369) (2357:2357:2357))
        (PORT d[2] (2076:2076:2076) (2058:2058:2058))
        (PORT d[3] (4297:4297:4297) (4603:4603:4603))
        (PORT d[4] (2270:2270:2270) (2255:2255:2255))
        (PORT d[5] (3176:3176:3176) (3279:3279:3279))
        (PORT d[6] (2814:2814:2814) (2871:2871:2871))
        (PORT d[7] (2236:2236:2236) (2316:2316:2316))
        (PORT d[8] (2576:2576:2576) (2666:2666:2666))
        (PORT d[9] (2024:2024:2024) (2013:2013:2013))
        (PORT d[10] (2380:2380:2380) (2375:2375:2375))
        (PORT d[11] (2828:2828:2828) (2890:2890:2890))
        (PORT d[12] (2421:2421:2421) (2411:2411:2411))
        (PORT clk (2549:2549:2549) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (2579:2579:2579))
        (PORT clk (2549:2549:2549) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (PORT d[0] (3337:3337:3337) (3168:3168:3168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3393:3393:3393) (3353:3353:3353))
        (PORT clk (2512:2512:2512) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3978:3978:3978) (3970:3970:3970))
        (PORT d[1] (3013:3013:3013) (3130:3130:3130))
        (PORT d[2] (4290:4290:4290) (4150:4150:4150))
        (PORT d[3] (4675:4675:4675) (4550:4550:4550))
        (PORT d[4] (4491:4491:4491) (4427:4427:4427))
        (PORT d[5] (4394:4394:4394) (4260:4260:4260))
        (PORT d[6] (3903:3903:3903) (3926:3926:3926))
        (PORT d[7] (4136:4136:4136) (4037:4037:4037))
        (PORT d[8] (4972:4972:4972) (4821:4821:4821))
        (PORT d[9] (3195:3195:3195) (3248:3248:3248))
        (PORT d[10] (3463:3463:3463) (3580:3580:3580))
        (PORT d[11] (5338:5338:5338) (5175:5175:5175))
        (PORT d[12] (4988:4988:4988) (4849:4849:4849))
        (PORT clk (2507:2507:2507) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1316:1316:1316))
        (PORT clk (2507:2507:2507) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (PORT d[0] (4058:4058:4058) (3841:3841:3841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2490:2490:2490))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3656:3656:3656) (3704:3704:3704))
        (PORT clk (2464:2464:2464) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4597:4597:4597) (4717:4717:4717))
        (PORT d[1] (3756:3756:3756) (3856:3856:3856))
        (PORT d[2] (3543:3543:3543) (3607:3607:3607))
        (PORT d[3] (2584:2584:2584) (2705:2705:2705))
        (PORT d[4] (3929:3929:3929) (4024:4024:4024))
        (PORT d[5] (4270:4270:4270) (4378:4378:4378))
        (PORT d[6] (4328:4328:4328) (4277:4277:4277))
        (PORT d[7] (4981:4981:4981) (5218:5218:5218))
        (PORT d[8] (3893:3893:3893) (3921:3921:3921))
        (PORT d[9] (4371:4371:4371) (4339:4339:4339))
        (PORT d[10] (3357:3357:3357) (3503:3503:3503))
        (PORT d[11] (4644:4644:4644) (4612:4612:4612))
        (PORT d[12] (3055:3055:3055) (3157:3157:3157))
        (PORT clk (2460:2460:2460) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3299:3299:3299) (3269:3269:3269))
        (PORT clk (2460:2460:2460) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2486:2486:2486))
        (PORT d[0] (4204:4204:4204) (4243:4243:4243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2487:2487:2487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5577:5577:5577) (5587:5587:5587))
        (PORT clk (2423:2423:2423) (2408:2408:2408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2744:2744:2744) (2747:2747:2747))
        (PORT d[1] (2280:2280:2280) (2293:2293:2293))
        (PORT d[2] (2828:2828:2828) (2829:2829:2829))
        (PORT d[3] (3327:3327:3327) (3338:3338:3338))
        (PORT d[4] (2394:2394:2394) (2414:2414:2414))
        (PORT d[5] (2618:2618:2618) (2615:2615:2615))
        (PORT d[6] (2334:2334:2334) (2356:2356:2356))
        (PORT d[7] (3126:3126:3126) (3080:3080:3080))
        (PORT d[8] (2310:2310:2310) (2319:2319:2319))
        (PORT d[9] (2216:2216:2216) (2224:2224:2224))
        (PORT d[10] (2376:2376:2376) (2387:2387:2387))
        (PORT d[11] (2290:2290:2290) (2299:2299:2299))
        (PORT d[12] (2914:2914:2914) (2915:2915:2915))
        (PORT clk (2418:2418:2418) (2404:2404:2404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (770:770:770) (718:718:718))
        (PORT clk (2418:2418:2418) (2404:2404:2404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2408:2408:2408))
        (PORT d[0] (3560:3560:3560) (3490:3490:3490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2401:2401:2401))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3063:3063:3063) (3146:3146:3146))
        (PORT clk (2515:2515:2515) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3914:3914:3914) (4047:4047:4047))
        (PORT d[1] (2857:2857:2857) (2933:2933:2933))
        (PORT d[2] (3926:3926:3926) (4048:4048:4048))
        (PORT d[3] (3322:3322:3322) (3443:3443:3443))
        (PORT d[4] (3491:3491:3491) (3578:3578:3578))
        (PORT d[5] (3827:3827:3827) (3938:3938:3938))
        (PORT d[6] (4657:4657:4657) (4599:4599:4599))
        (PORT d[7] (3875:3875:3875) (4130:4130:4130))
        (PORT d[8] (4249:4249:4249) (4538:4538:4538))
        (PORT d[9] (4038:4038:4038) (4019:4019:4019))
        (PORT d[10] (2722:2722:2722) (2838:2838:2838))
        (PORT d[11] (2799:2799:2799) (2863:2863:2863))
        (PORT d[12] (4086:4086:4086) (4184:4184:4184))
        (PORT clk (2511:2511:2511) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (2630:2630:2630))
        (PORT clk (2511:2511:2511) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2539:2539:2539))
        (PORT d[0] (3299:3299:3299) (3246:3246:3246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5646:5646:5646) (5663:5663:5663))
        (PORT clk (2474:2474:2474) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1625:1625:1625) (1651:1651:1651))
        (PORT d[1] (1654:1654:1654) (1682:1682:1682))
        (PORT d[2] (2058:2058:2058) (2068:2068:2068))
        (PORT d[3] (2753:2753:2753) (2778:2778:2778))
        (PORT d[4] (1941:1941:1941) (1957:1957:1957))
        (PORT d[5] (1540:1540:1540) (1555:1555:1555))
        (PORT d[6] (2660:2660:2660) (2679:2679:2679))
        (PORT d[7] (3213:3213:3213) (3180:3180:3180))
        (PORT d[8] (1578:1578:1578) (1591:1591:1591))
        (PORT d[9] (1553:1553:1553) (1564:1564:1564))
        (PORT d[10] (1957:1957:1957) (1975:1975:1975))
        (PORT d[11] (1591:1591:1591) (1608:1608:1608))
        (PORT d[12] (2244:2244:2244) (2258:2258:2258))
        (PORT clk (2469:2469:2469) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (773:773:773) (723:723:723))
        (PORT clk (2469:2469:2469) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2461:2461:2461))
        (PORT d[0] (3704:3704:3704) (3587:3587:3587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2454:2454:2454))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2644:2644:2644) (2717:2717:2717))
        (PORT clk (2521:2521:2521) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3475:3475:3475) (3459:3459:3459))
        (PORT d[1] (3461:3461:3461) (3451:3451:3451))
        (PORT d[2] (4568:4568:4568) (4705:4705:4705))
        (PORT d[3] (4312:4312:4312) (4607:4607:4607))
        (PORT d[4] (3592:3592:3592) (3545:3545:3545))
        (PORT d[5] (3700:3700:3700) (3669:3669:3669))
        (PORT d[6] (3419:3419:3419) (3453:3453:3453))
        (PORT d[7] (3287:3287:3287) (3403:3403:3403))
        (PORT d[8] (2982:2982:2982) (3146:3146:3146))
        (PORT d[9] (3610:3610:3610) (3568:3568:3568))
        (PORT d[10] (4305:4305:4305) (4252:4252:4252))
        (PORT d[11] (3549:3549:3549) (3599:3599:3599))
        (PORT d[12] (3432:3432:3432) (3416:3416:3416))
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3699:3699:3699) (3509:3509:3509))
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2541:2541:2541))
        (PORT d[0] (4554:4554:4554) (4344:4344:4344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4460:4460:4460) (4414:4414:4414))
        (PORT clk (2480:2480:2480) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4112:4112:4112) (4172:4172:4172))
        (PORT d[1] (2878:2878:2878) (2962:2962:2962))
        (PORT d[2] (5618:5618:5618) (5428:5428:5428))
        (PORT d[3] (5216:5216:5216) (5080:5080:5080))
        (PORT d[4] (4524:4524:4524) (4464:4464:4464))
        (PORT d[5] (5486:5486:5486) (5457:5457:5457))
        (PORT d[6] (4008:4008:4008) (4058:4058:4058))
        (PORT d[7] (4802:4802:4802) (4702:4702:4702))
        (PORT d[8] (5505:5505:5505) (5368:5368:5368))
        (PORT d[9] (2881:2881:2881) (2975:2975:2975))
        (PORT d[10] (3445:3445:3445) (3552:3552:3552))
        (PORT d[11] (5943:5943:5943) (5801:5801:5801))
        (PORT d[12] (5422:5422:5422) (5383:5383:5383))
        (PORT clk (2475:2475:2475) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (773:773:773) (723:723:723))
        (PORT clk (2475:2475:2475) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2463:2463:2463))
        (PORT d[0] (4192:4192:4192) (4222:4222:4222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2456:2456:2456))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3892:3892:3892) (3947:3947:3947))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4039:4039:4039) (4006:4006:4006))
        (PORT d[1] (3432:3432:3432) (3612:3612:3612))
        (PORT d[2] (4342:4342:4342) (4461:4461:4461))
        (PORT d[3] (3059:3059:3059) (3261:3261:3261))
        (PORT d[4] (3986:3986:3986) (4153:4153:4153))
        (PORT d[5] (4382:4382:4382) (4574:4574:4574))
        (PORT d[6] (4450:4450:4450) (4408:4408:4408))
        (PORT d[7] (3604:3604:3604) (3841:3841:3841))
        (PORT d[8] (3681:3681:3681) (3855:3855:3855))
        (PORT d[9] (4022:4022:4022) (4010:4010:4010))
        (PORT d[10] (3344:3344:3344) (3493:3493:3493))
        (PORT d[11] (3399:3399:3399) (3504:3504:3504))
        (PORT d[12] (3894:3894:3894) (4062:4062:4062))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3160:3160:3160) (3038:3038:3038))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT d[0] (3593:3593:3593) (3503:3503:3503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6590:6590:6590) (6554:6554:6554))
        (PORT clk (2495:2495:2495) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (2786:2786:2786))
        (PORT d[1] (2311:2311:2311) (2408:2408:2408))
        (PORT d[2] (3409:3409:3409) (3416:3416:3416))
        (PORT d[3] (3521:3521:3521) (3518:3518:3518))
        (PORT d[4] (3172:3172:3172) (3179:3179:3179))
        (PORT d[5] (2992:2992:2992) (3032:3032:3032))
        (PORT d[6] (3166:3166:3166) (3187:3187:3187))
        (PORT d[7] (2683:2683:2683) (2721:2721:2721))
        (PORT d[8] (2993:2993:2993) (3018:3018:3018))
        (PORT d[9] (2951:2951:2951) (2985:2985:2985))
        (PORT d[10] (2662:2662:2662) (2745:2745:2745))
        (PORT d[11] (3035:3035:3035) (3088:3088:3088))
        (PORT d[12] (3015:3015:3015) (3066:3066:3066))
        (PORT clk (2490:2490:2490) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (1703:1703:1703))
        (PORT clk (2490:2490:2490) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (PORT d[0] (3856:3856:3856) (3750:3750:3750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2476:2476:2476))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1434:1434:1434) (1438:1438:1438))
        (PORT clk (2553:2553:2553) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1453:1453:1453) (1488:1488:1488))
        (PORT d[1] (4021:4021:4021) (4221:4221:4221))
        (PORT d[2] (2009:2009:2009) (2016:2016:2016))
        (PORT d[3] (1833:1833:1833) (1917:1917:1917))
        (PORT d[4] (1472:1472:1472) (1519:1519:1519))
        (PORT d[5] (1189:1189:1189) (1236:1236:1236))
        (PORT d[6] (1215:1215:1215) (1276:1276:1276))
        (PORT d[7] (2550:2550:2550) (2593:2593:2593))
        (PORT d[8] (1475:1475:1475) (1518:1518:1518))
        (PORT d[9] (1708:1708:1708) (1739:1739:1739))
        (PORT d[10] (1397:1397:1397) (1421:1421:1421))
        (PORT d[11] (1755:1755:1755) (1784:1784:1784))
        (PORT d[12] (1149:1149:1149) (1193:1193:1193))
        (PORT clk (2549:2549:2549) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2001:2001:2001) (1908:1908:1908))
        (PORT clk (2549:2549:2549) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2582:2582:2582))
        (PORT d[0] (3001:3001:3001) (2911:2911:2911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4154:4154:4154) (4077:4077:4077))
        (PORT clk (2512:2512:2512) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2181:2181:2181))
        (PORT d[1] (3561:3561:3561) (3507:3507:3507))
        (PORT d[2] (2864:2864:2864) (2781:2781:2781))
        (PORT d[3] (2540:2540:2540) (2502:2502:2502))
        (PORT d[4] (3564:3564:3564) (3511:3511:3511))
        (PORT d[5] (2670:2670:2670) (2628:2628:2628))
        (PORT d[6] (2896:2896:2896) (2840:2840:2840))
        (PORT d[7] (2319:2319:2319) (2287:2287:2287))
        (PORT d[8] (2250:2250:2250) (2214:2214:2214))
        (PORT d[9] (3062:3062:3062) (3086:3086:3086))
        (PORT d[10] (2453:2453:2453) (2451:2451:2451))
        (PORT d[11] (2978:2978:2978) (2945:2945:2945))
        (PORT d[12] (2700:2700:2700) (2667:2667:2667))
        (PORT clk (2507:2507:2507) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (766:766:766) (711:711:711))
        (PORT clk (2507:2507:2507) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (PORT d[0] (3442:3442:3442) (3285:3285:3285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2497:2497:2497))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (2762:2762:2762))
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5057:5057:5057) (5203:5203:5203))
        (PORT d[1] (3248:3248:3248) (3366:3366:3366))
        (PORT d[2] (4562:4562:4562) (4621:4621:4621))
        (PORT d[3] (3745:3745:3745) (3947:3947:3947))
        (PORT d[4] (4437:4437:4437) (4615:4615:4615))
        (PORT d[5] (4891:4891:4891) (5164:5164:5164))
        (PORT d[6] (4081:4081:4081) (4265:4265:4265))
        (PORT d[7] (4263:4263:4263) (4517:4517:4517))
        (PORT d[8] (4220:4220:4220) (4475:4475:4475))
        (PORT d[9] (5121:5121:5121) (5080:5080:5080))
        (PORT d[10] (3394:3394:3394) (3549:3549:3549))
        (PORT d[11] (2574:2574:2574) (2655:2655:2655))
        (PORT d[12] (4099:4099:4099) (4201:4201:4201))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2389:2389:2389) (2322:2322:2322))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (PORT d[0] (2668:2668:2668) (2626:2626:2626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5196:5196:5196) (5172:5172:5172))
        (PORT clk (2500:2500:2500) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2053:2053:2053) (2075:2075:2075))
        (PORT d[1] (4004:4004:4004) (4211:4211:4211))
        (PORT d[2] (2145:2145:2145) (2171:2171:2171))
        (PORT d[3] (3637:3637:3637) (3615:3615:3615))
        (PORT d[4] (2742:2742:2742) (2761:2761:2761))
        (PORT d[5] (2257:2257:2257) (2263:2263:2263))
        (PORT d[6] (3459:3459:3459) (3488:3488:3488))
        (PORT d[7] (3929:3929:3929) (3892:3892:3892))
        (PORT d[8] (1975:1975:1975) (1989:1989:1989))
        (PORT d[9] (3390:3390:3390) (3403:3403:3403))
        (PORT d[10] (3475:3475:3475) (3605:3605:3605))
        (PORT d[11] (2296:2296:2296) (2316:2316:2316))
        (PORT d[12] (4260:4260:4260) (4247:4247:4247))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (1888:1888:1888))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (PORT d[0] (2996:2996:2996) (2884:2884:2884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2487:2487:2487))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2652:2652:2652) (2785:2785:2785))
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4287:4287:4287) (4419:4419:4419))
        (PORT d[1] (3509:3509:3509) (3564:3564:3564))
        (PORT d[2] (3527:3527:3527) (3590:3590:3590))
        (PORT d[3] (2932:2932:2932) (3056:3056:3056))
        (PORT d[4] (3490:3490:3490) (3577:3577:3577))
        (PORT d[5] (3568:3568:3568) (3683:3683:3683))
        (PORT d[6] (4581:4581:4581) (4522:4522:4522))
        (PORT d[7] (4611:4611:4611) (4853:4853:4853))
        (PORT d[8] (3598:3598:3598) (3639:3639:3639))
        (PORT d[9] (3651:3651:3651) (3623:3623:3623))
        (PORT d[10] (3036:3036:3036) (3150:3150:3150))
        (PORT d[11] (3111:3111:3111) (3166:3166:3166))
        (PORT d[12] (3091:3091:3091) (3206:3206:3206))
        (PORT clk (2504:2504:2504) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3240:3240:3240) (3093:3093:3093))
        (PORT clk (2504:2504:2504) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
        (PORT d[0] (2757:2757:2757) (2773:2773:2773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5623:5623:5623) (5625:5625:5625))
        (PORT clk (2467:2467:2467) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1727:1727:1727))
        (PORT d[1] (2313:2313:2313) (2335:2335:2335))
        (PORT d[2] (1738:1738:1738) (1763:1763:1763))
        (PORT d[3] (2673:2673:2673) (2679:2679:2679))
        (PORT d[4] (2400:2400:2400) (2419:2419:2419))
        (PORT d[5] (1919:1919:1919) (1921:1921:1921))
        (PORT d[6] (2364:2364:2364) (2391:2391:2391))
        (PORT d[7] (2862:2862:2862) (2833:2833:2833))
        (PORT d[8] (1879:1879:1879) (1889:1889:1889))
        (PORT d[9] (1857:1857:1857) (1865:1865:1865))
        (PORT d[10] (1612:1612:1612) (1626:1626:1626))
        (PORT d[11] (1638:1638:1638) (1656:1656:1656))
        (PORT d[12] (2229:2229:2229) (2237:2237:2237))
        (PORT clk (2462:2462:2462) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1583:1583:1583))
        (PORT clk (2462:2462:2462) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2451:2451:2451))
        (PORT d[0] (3283:3283:3283) (3254:3254:3254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a153.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2679:2679:2679))
        (PORT clk (2497:2497:2497) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4583:4583:4583) (4703:4703:4703))
        (PORT d[1] (3197:3197:3197) (3266:3266:3266))
        (PORT d[2] (4276:4276:4276) (4391:4391:4391))
        (PORT d[3] (2913:2913:2913) (3034:3034:3034))
        (PORT d[4] (3489:3489:3489) (3578:3578:3578))
        (PORT d[5] (4162:4162:4162) (4267:4267:4267))
        (PORT d[6] (4242:4242:4242) (4186:4186:4186))
        (PORT d[7] (4273:4273:4273) (4525:4525:4525))
        (PORT d[8] (3838:3838:3838) (3863:3863:3863))
        (PORT d[9] (3673:3673:3673) (3649:3649:3649))
        (PORT d[10] (3080:3080:3080) (3192:3192:3192))
        (PORT d[11] (3450:3450:3450) (3497:3497:3497))
        (PORT d[12] (3051:3051:3051) (3160:3160:3160))
        (PORT clk (2493:2493:2493) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (2745:2745:2745))
        (PORT clk (2493:2493:2493) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2520:2520:2520))
        (PORT d[0] (2784:2784:2784) (2791:2791:2791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5567:5567:5567) (5578:5578:5578))
        (PORT clk (2456:2456:2456) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2406:2406:2406))
        (PORT d[1] (2302:2302:2302) (2309:2309:2309))
        (PORT d[2] (2420:2420:2420) (2431:2431:2431))
        (PORT d[3] (2385:2385:2385) (2411:2411:2411))
        (PORT d[4] (2353:2353:2353) (2369:2369:2369))
        (PORT d[5] (2268:2268:2268) (2269:2269:2269))
        (PORT d[6] (2309:2309:2309) (2327:2327:2327))
        (PORT d[7] (2840:2840:2840) (2808:2808:2808))
        (PORT d[8] (1894:1894:1894) (1905:1905:1905))
        (PORT d[9] (1865:1865:1865) (1873:1873:1873))
        (PORT d[10] (1994:1994:1994) (2011:2011:2011))
        (PORT d[11] (1941:1941:1941) (1953:1953:1953))
        (PORT d[12] (2498:2498:2498) (2499:2499:2499))
        (PORT clk (2451:2451:2451) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1093:1093:1093) (1032:1032:1032))
        (PORT clk (2451:2451:2451) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2442:2442:2442))
        (PORT d[0] (3433:3433:3433) (3335:3335:3335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a133.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2435:2435:2435))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2186:2186:2186))
        (PORT clk (2534:2534:2534) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4045:4045:4045) (4012:4012:4012))
        (PORT d[1] (3758:3758:3758) (3932:3932:3932))
        (PORT d[2] (3920:3920:3920) (4042:4042:4042))
        (PORT d[3] (3354:3354:3354) (3547:3547:3547))
        (PORT d[4] (4243:4243:4243) (4403:4403:4403))
        (PORT d[5] (4358:4358:4358) (4533:4533:4533))
        (PORT d[6] (4112:4112:4112) (4085:4085:4085))
        (PORT d[7] (3574:3574:3574) (3806:3806:3806))
        (PORT d[8] (3669:3669:3669) (3830:3830:3830))
        (PORT d[9] (3694:3694:3694) (3688:3688:3688))
        (PORT d[10] (3358:3358:3358) (3509:3509:3509))
        (PORT d[11] (3438:3438:3438) (3551:3551:3551))
        (PORT d[12] (3854:3854:3854) (4021:4021:4021))
        (PORT clk (2530:2530:2530) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2796:2796:2796) (2786:2786:2786))
        (PORT clk (2530:2530:2530) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2554:2554:2554))
        (PORT d[0] (3975:3975:3975) (3913:3913:3913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6591:6591:6591) (6554:6554:6554))
        (PORT clk (2493:2493:2493) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3043:3043:3043) (3093:3093:3093))
        (PORT d[1] (2661:2661:2661) (2749:2749:2749))
        (PORT d[2] (3777:3777:3777) (3775:3775:3775))
        (PORT d[3] (3526:3526:3526) (3529:3529:3529))
        (PORT d[4] (3206:3206:3206) (3215:3215:3215))
        (PORT d[5] (3318:3318:3318) (3353:3353:3353))
        (PORT d[6] (3204:3204:3204) (3228:3228:3228))
        (PORT d[7] (3043:3043:3043) (3079:3079:3079))
        (PORT d[8] (3032:3032:3032) (3064:3064:3064))
        (PORT d[9] (2959:2959:2959) (2994:2994:2994))
        (PORT d[10] (3002:3002:3002) (3076:3076:3076))
        (PORT d[11] (3017:3017:3017) (3069:3069:3069))
        (PORT d[12] (3023:3023:3023) (3075:3075:3075))
        (PORT clk (2488:2488:2488) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1099:1099:1099) (1044:1044:1044))
        (PORT clk (2488:2488:2488) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2476:2476:2476))
        (PORT d[0] (3308:3308:3308) (3226:3226:3226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3200:3200:3200) (3426:3426:3426))
        (PORT clk (2488:2488:2488) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3943:3943:3943) (4034:4034:4034))
        (PORT d[1] (2897:2897:2897) (3019:3019:3019))
        (PORT d[2] (3870:3870:3870) (3922:3922:3922))
        (PORT d[3] (2654:2654:2654) (2776:2776:2776))
        (PORT d[4] (4084:4084:4084) (4178:4178:4178))
        (PORT d[5] (4591:4591:4591) (4712:4712:4712))
        (PORT d[6] (2902:2902:2902) (2905:2905:2905))
        (PORT d[7] (4002:4002:4002) (4267:4267:4267))
        (PORT d[8] (3254:3254:3254) (3255:3255:3255))
        (PORT d[9] (3241:3241:3241) (3227:3227:3227))
        (PORT d[10] (2912:2912:2912) (2983:2983:2983))
        (PORT d[11] (3591:3591:3591) (3591:3591:3591))
        (PORT d[12] (3361:3361:3361) (3439:3439:3439))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3168:3168:3168) (3041:3041:3041))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2512:2512:2512))
        (PORT d[0] (4091:4091:4091) (3985:3985:3985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6112:6112:6112) (6101:6101:6101))
        (PORT clk (2447:2447:2447) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1899:1899:1899) (1937:1937:1937))
        (PORT d[1] (1854:1854:1854) (1886:1886:1886))
        (PORT d[2] (2675:2675:2675) (2663:2663:2663))
        (PORT d[3] (1885:1885:1885) (1908:1908:1908))
        (PORT d[4] (2874:2874:2874) (2894:2894:2894))
        (PORT d[5] (2250:2250:2250) (2272:2272:2272))
        (PORT d[6] (1879:1879:1879) (1905:1905:1905))
        (PORT d[7] (2618:2618:2618) (2589:2589:2589))
        (PORT d[8] (2176:2176:2176) (2189:2189:2189))
        (PORT d[9] (2491:2491:2491) (2499:2499:2499))
        (PORT d[10] (1875:1875:1875) (1902:1902:1902))
        (PORT d[11] (1947:1947:1947) (1981:1981:1981))
        (PORT d[12] (2289:2289:2289) (2321:2321:2321))
        (PORT clk (2442:2442:2442) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (774:774:774) (725:725:725))
        (PORT clk (2442:2442:2442) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2434:2434:2434))
        (PORT d[0] (2965:2965:2965) (2889:2889:2889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2427:2427:2427))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2812:2812:2812))
        (PORT clk (2538:2538:2538) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3087:3087:3087) (3074:3074:3074))
        (PORT d[1] (3108:3108:3108) (3101:3101:3101))
        (PORT d[2] (2879:2879:2879) (2815:2815:2815))
        (PORT d[3] (3948:3948:3948) (4252:4252:4252))
        (PORT d[4] (3261:3261:3261) (3223:3223:3223))
        (PORT d[5] (3598:3598:3598) (3573:3573:3573))
        (PORT d[6] (2837:2837:2837) (2895:2895:2895))
        (PORT d[7] (3299:3299:3299) (3413:3413:3413))
        (PORT d[8] (3048:3048:3048) (3220:3220:3220))
        (PORT d[9] (2753:2753:2753) (2746:2746:2746))
        (PORT d[10] (3287:3287:3287) (3258:3258:3258))
        (PORT d[11] (3506:3506:3506) (3552:3552:3552))
        (PORT d[12] (3152:3152:3152) (3145:3145:3145))
        (PORT clk (2534:2534:2534) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3503:3503:3503) (3320:3320:3320))
        (PORT clk (2534:2534:2534) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (PORT d[0] (3980:3980:3980) (3921:3921:3921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4111:4111:4111) (4070:4070:4070))
        (PORT clk (2497:2497:2497) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3718:3718:3718) (3770:3770:3770))
        (PORT d[1] (3051:3051:3051) (3162:3162:3162))
        (PORT d[2] (5283:5283:5283) (5100:5100:5100))
        (PORT d[3] (4889:4889:4889) (4760:4760:4760))
        (PORT d[4] (4207:4207:4207) (4149:4149:4149))
        (PORT d[5] (5099:5099:5099) (5074:5074:5074))
        (PORT d[6] (3640:3640:3640) (3660:3660:3660))
        (PORT d[7] (4462:4462:4462) (4371:4371:4371))
        (PORT d[8] (6013:6013:6013) (5846:5846:5846))
        (PORT d[9] (2955:2955:2955) (3052:3052:3052))
        (PORT d[10] (3763:3763:3763) (3870:3870:3870))
        (PORT d[11] (5668:5668:5668) (5528:5528:5528))
        (PORT d[12] (5471:5471:5471) (5429:5429:5429))
        (PORT clk (2492:2492:2492) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3198:3198:3198) (2975:2975:2975))
        (PORT clk (2492:2492:2492) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2482:2482:2482))
        (PORT d[0] (3600:3600:3600) (3548:3548:3548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2475:2475:2475))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2362:2362:2362) (2485:2485:2485))
        (PORT clk (2532:2532:2532) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3745:3745:3745) (3738:3738:3738))
        (PORT d[1] (3072:3072:3072) (3130:3130:3130))
        (PORT d[2] (4677:4677:4677) (4846:4846:4846))
        (PORT d[3] (3482:3482:3482) (3732:3732:3732))
        (PORT d[4] (3050:3050:3050) (3110:3110:3110))
        (PORT d[5] (3089:3089:3089) (3102:3102:3102))
        (PORT d[6] (3649:3649:3649) (3639:3639:3639))
        (PORT d[7] (3727:3727:3727) (3874:3874:3874))
        (PORT d[8] (3024:3024:3024) (3195:3195:3195))
        (PORT d[9] (4416:4416:4416) (4439:4439:4439))
        (PORT d[10] (3012:3012:3012) (3206:3206:3206))
        (PORT d[11] (3057:3057:3057) (3095:3095:3095))
        (PORT d[12] (3086:3086:3086) (3125:3125:3125))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2767:2767:2767) (2705:2705:2705))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2553:2553:2553))
        (PORT d[0] (3957:3957:3957) (3838:3838:3838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5344:5344:5344) (5290:5290:5290))
        (PORT clk (2491:2491:2491) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3703:3703:3703) (3716:3716:3716))
        (PORT d[1] (3007:3007:3007) (3129:3129:3129))
        (PORT d[2] (4895:4895:4895) (4814:4814:4814))
        (PORT d[3] (4810:4810:4810) (4716:4716:4716))
        (PORT d[4] (5016:5016:5016) (5017:5017:5017))
        (PORT d[5] (4156:4156:4156) (4120:4120:4120))
        (PORT d[6] (4690:4690:4690) (4636:4636:4636))
        (PORT d[7] (4318:4318:4318) (4304:4304:4304))
        (PORT d[8] (4104:4104:4104) (4079:4079:4079))
        (PORT d[9] (3381:3381:3381) (3529:3529:3529))
        (PORT d[10] (3384:3384:3384) (3491:3491:3491))
        (PORT d[11] (4702:4702:4702) (4676:4676:4676))
        (PORT d[12] (5967:5967:5967) (6008:6008:6008))
        (PORT clk (2486:2486:2486) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1760:1760:1760) (1686:1686:1686))
        (PORT clk (2486:2486:2486) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2475:2475:2475))
        (PORT d[0] (3561:3561:3561) (3495:3495:3495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2468:2468:2468))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3034:3034:3034) (3142:3142:3142))
        (PORT clk (2513:2513:2513) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4130:4130:4130) (4118:4118:4118))
        (PORT d[1] (3399:3399:3399) (3458:3458:3458))
        (PORT d[2] (5074:5074:5074) (5248:5248:5248))
        (PORT d[3] (4251:4251:4251) (4489:4489:4489))
        (PORT d[4] (3432:3432:3432) (3483:3483:3483))
        (PORT d[5] (3472:3472:3472) (3486:3486:3486))
        (PORT d[6] (4323:4323:4323) (4304:4304:4304))
        (PORT d[7] (3756:3756:3756) (3912:3912:3912))
        (PORT d[8] (3773:3773:3773) (3936:3936:3936))
        (PORT d[9] (5386:5386:5386) (5375:5375:5375))
        (PORT d[10] (3694:3694:3694) (3877:3877:3877))
        (PORT d[11] (3755:3755:3755) (3783:3783:3783))
        (PORT d[12] (3650:3650:3650) (3674:3674:3674))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3052:3052:3052) (2937:2937:2937))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2532:2532:2532))
        (PORT d[0] (3652:3652:3652) (3550:3550:3550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6057:6057:6057) (5997:5997:5997))
        (PORT clk (2472:2472:2472) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4733:4733:4733) (4728:4728:4728))
        (PORT d[1] (3659:3659:3659) (3770:3770:3770))
        (PORT d[2] (5371:5371:5371) (5267:5267:5267))
        (PORT d[3] (5159:5159:5159) (5062:5062:5062))
        (PORT d[4] (5339:5339:5339) (5371:5371:5371))
        (PORT d[5] (5404:5404:5404) (5356:5356:5356))
        (PORT d[6] (5335:5335:5335) (5273:5273:5273))
        (PORT d[7] (5384:5384:5384) (5361:5361:5361))
        (PORT d[8] (4510:4510:4510) (4485:4485:4485))
        (PORT d[9] (3349:3349:3349) (3537:3537:3537))
        (PORT d[10] (4155:4155:4155) (4282:4282:4282))
        (PORT d[11] (5427:5427:5427) (5382:5382:5382))
        (PORT d[12] (5977:5977:5977) (6019:6019:6019))
        (PORT clk (2467:2467:2467) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1060:1060:1060))
        (PORT clk (2467:2467:2467) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2454:2454:2454))
        (PORT d[0] (3415:3415:3415) (3433:3433:3433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2489:2489:2489))
        (PORT clk (2557:2557:2557) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3659:3659:3659) (3624:3624:3624))
        (PORT d[1] (3727:3727:3727) (3897:3897:3897))
        (PORT d[2] (3915:3915:3915) (3995:3995:3995))
        (PORT d[3] (3335:3335:3335) (3486:3486:3486))
        (PORT d[4] (3596:3596:3596) (3726:3726:3726))
        (PORT d[5] (3997:3997:3997) (4152:4152:4152))
        (PORT d[6] (3790:3790:3790) (3769:3769:3769))
        (PORT d[7] (3214:3214:3214) (3441:3441:3441))
        (PORT d[8] (3365:3365:3365) (3537:3537:3537))
        (PORT d[9] (3650:3650:3650) (3635:3635:3635))
        (PORT d[10] (3727:3727:3727) (3872:3872:3872))
        (PORT d[11] (2677:2677:2677) (2776:2776:2776))
        (PORT d[12] (3842:3842:3842) (4013:4013:4013))
        (PORT clk (2553:2553:2553) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2161:2161:2161))
        (PORT clk (2553:2553:2553) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2578:2578:2578))
        (PORT d[0] (2878:2878:2878) (2793:2793:2793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6200:6200:6200) (6161:6161:6161))
        (PORT clk (2516:2516:2516) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2019:2019:2019) (2074:2074:2074))
        (PORT d[1] (2265:2265:2265) (2358:2358:2358))
        (PORT d[2] (3090:3090:3090) (3096:3096:3096))
        (PORT d[3] (2835:2835:2835) (2833:2833:2833))
        (PORT d[4] (2492:2492:2492) (2502:2502:2502))
        (PORT d[5] (2588:2588:2588) (2620:2620:2620))
        (PORT d[6] (2782:2782:2782) (2798:2798:2798))
        (PORT d[7] (2332:2332:2332) (2371:2371:2371))
        (PORT d[8] (2253:2253:2253) (2277:2277:2277))
        (PORT d[9] (3002:3002:3002) (3148:3148:3148))
        (PORT d[10] (2686:2686:2686) (2720:2720:2720))
        (PORT d[11] (2279:2279:2279) (2328:2328:2328))
        (PORT d[12] (2296:2296:2296) (2344:2344:2344))
        (PORT clk (2511:2511:2511) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1610:1610:1610) (1501:1501:1501))
        (PORT clk (2511:2511:2511) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2500:2500:2500))
        (PORT d[0] (2600:2600:2600) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2493:2493:2493))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2716:2716:2716) (2842:2842:2842))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5083:5083:5083) (5046:5046:5046))
        (PORT d[1] (4753:4753:4753) (4914:4914:4914))
        (PORT d[2] (5343:5343:5343) (5427:5427:5427))
        (PORT d[3] (3735:3735:3735) (3922:3922:3922))
        (PORT d[4] (4288:4288:4288) (4447:4447:4447))
        (PORT d[5] (4354:4354:4354) (4538:4538:4538))
        (PORT d[6] (4863:4863:4863) (4834:4834:4834))
        (PORT d[7] (4952:4952:4952) (5173:5173:5173))
        (PORT d[8] (4125:4125:4125) (4301:4301:4301))
        (PORT d[9] (4493:4493:4493) (4490:4490:4490))
        (PORT d[10] (4461:4461:4461) (4598:4598:4598))
        (PORT d[11] (4681:4681:4681) (4755:4755:4755))
        (PORT d[12] (4910:4910:4910) (5072:5072:5072))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4134:4134:4134) (4032:4032:4032))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (PORT d[0] (4578:4578:4578) (4579:4579:4579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7684:7684:7684) (7637:7637:7637))
        (PORT clk (2469:2469:2469) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3826:3826:3826) (3878:3878:3878))
        (PORT d[1] (2995:2995:2995) (3108:3108:3108))
        (PORT d[2] (4818:4818:4818) (4801:4801:4801))
        (PORT d[3] (4611:4611:4611) (4600:4600:4600))
        (PORT d[4] (5048:5048:5048) (5074:5074:5074))
        (PORT d[5] (4053:4053:4053) (4090:4090:4090))
        (PORT d[6] (4287:4287:4287) (4312:4312:4312))
        (PORT d[7] (3749:3749:3749) (3780:3780:3780))
        (PORT d[8] (4130:4130:4130) (4147:4147:4147))
        (PORT d[9] (3811:3811:3811) (4037:4037:4037))
        (PORT d[10] (3367:3367:3367) (3461:3461:3461))
        (PORT d[11] (4356:4356:4356) (4395:4395:4395))
        (PORT d[12] (4389:4389:4389) (4429:4429:4429))
        (PORT clk (2464:2464:2464) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1098:1098:1098) (1038:1038:1038))
        (PORT clk (2464:2464:2464) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (PORT d[0] (3962:3962:3962) (3923:3923:3923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2447:2447:2447))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2524:2524:2524))
        (PORT clk (2496:2496:2496) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5062:5062:5062) (5013:5013:5013))
        (PORT d[1] (4434:4434:4434) (4602:4602:4602))
        (PORT d[2] (4914:4914:4914) (5002:5002:5002))
        (PORT d[3] (3443:3443:3443) (3637:3637:3637))
        (PORT d[4] (3992:3992:3992) (4160:4160:4160))
        (PORT d[5] (4351:4351:4351) (4539:4539:4539))
        (PORT d[6] (4515:4515:4515) (4493:4493:4493))
        (PORT d[7] (4623:4623:4623) (4852:4852:4852))
        (PORT d[8] (3757:3757:3757) (3934:3934:3934))
        (PORT d[9] (4084:4084:4084) (4080:4080:4080))
        (PORT d[10] (4101:4101:4101) (4244:4244:4244))
        (PORT d[11] (4091:4091:4091) (4191:4191:4191))
        (PORT d[12] (4214:4214:4214) (4386:4386:4386))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3329:3329:3329) (3274:3274:3274))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (PORT d[0] (4741:4741:4741) (4746:4746:4746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7306:7306:7306) (7265:7265:7265))
        (PORT clk (2455:2455:2455) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3437:3437:3437) (3493:3493:3493))
        (PORT d[1] (3058:3058:3058) (3183:3183:3183))
        (PORT d[2] (4477:4477:4477) (4478:4478:4478))
        (PORT d[3] (4251:4251:4251) (4250:4250:4250))
        (PORT d[4] (5386:5386:5386) (5403:5403:5403))
        (PORT d[5] (3710:3710:3710) (3752:3752:3752))
        (PORT d[6] (3950:3950:3950) (3986:3986:3986))
        (PORT d[7] (3395:3395:3395) (3431:3431:3431))
        (PORT d[8] (3791:3791:3791) (3815:3815:3815))
        (PORT d[9] (3855:3855:3855) (4086:4086:4086))
        (PORT d[10] (3705:3705:3705) (3796:3796:3796))
        (PORT d[11] (3706:3706:3706) (3759:3759:3759))
        (PORT d[12] (3703:3703:3703) (3758:3758:3758))
        (PORT clk (2450:2450:2450) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1934:1934:1934) (1818:1818:1818))
        (PORT clk (2450:2450:2450) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (PORT d[0] (3589:3589:3589) (3497:3497:3497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2432:2432:2432))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2378:2378:2378) (2437:2437:2437))
        (PORT clk (2514:2514:2514) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4350:4350:4350) (4443:4443:4443))
        (PORT d[1] (2895:2895:2895) (3016:3016:3016))
        (PORT d[2] (3483:3483:3483) (3542:3542:3542))
        (PORT d[3] (2192:2192:2192) (2305:2305:2305))
        (PORT d[4] (4469:4469:4469) (4562:4562:4562))
        (PORT d[5] (3874:3874:3874) (3982:3982:3982))
        (PORT d[6] (2683:2683:2683) (2695:2695:2695))
        (PORT d[7] (3664:3664:3664) (3936:3936:3936))
        (PORT d[8] (2287:2287:2287) (2310:2310:2310))
        (PORT d[9] (3538:3538:3538) (3514:3514:3514))
        (PORT d[10] (2557:2557:2557) (2633:2633:2633))
        (PORT d[11] (3482:3482:3482) (3479:3479:3479))
        (PORT d[12] (3024:3024:3024) (3123:3123:3123))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3307:3307:3307) (3195:3195:3195))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2536:2536:2536))
        (PORT d[0] (3383:3383:3383) (3329:3329:3329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5551:5551:5551) (5548:5548:5548))
        (PORT clk (2473:2473:2473) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1577:1577:1577))
        (PORT d[1] (1521:1521:1521) (1560:1560:1560))
        (PORT d[2] (2326:2326:2326) (2318:2318:2318))
        (PORT d[3] (1539:1539:1539) (1581:1581:1581))
        (PORT d[4] (2525:2525:2525) (2548:2548:2548))
        (PORT d[5] (1887:1887:1887) (1913:1913:1913))
        (PORT d[6] (2128:2128:2128) (2143:2143:2143))
        (PORT d[7] (2586:2586:2586) (2556:2556:2556))
        (PORT d[8] (1818:1818:1818) (1837:1837:1837))
        (PORT d[9] (1907:1907:1907) (1941:1941:1941))
        (PORT d[10] (1883:1883:1883) (1916:1916:1916))
        (PORT d[11] (1783:1783:1783) (1792:1792:1792))
        (PORT d[12] (1542:1542:1542) (1587:1587:1587))
        (PORT clk (2468:2468:2468) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1687:1687:1687) (1611:1611:1611))
        (PORT clk (2468:2468:2468) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2458:2458:2458))
        (PORT d[0] (2991:2991:2991) (2944:2944:2944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a101.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2058:2058:2058) (2194:2194:2194))
        (PORT clk (2522:2522:2522) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4688:4688:4688) (4645:4645:4645))
        (PORT d[1] (3777:3777:3777) (3953:3953:3953))
        (PORT d[2] (4582:4582:4582) (4683:4683:4683))
        (PORT d[3] (3062:3062:3062) (3266:3266:3266))
        (PORT d[4] (4286:4286:4286) (4450:4450:4450))
        (PORT d[5] (4679:4679:4679) (4859:4859:4859))
        (PORT d[6] (4150:4150:4150) (4128:4128:4128))
        (PORT d[7] (4260:4260:4260) (4487:4487:4487))
        (PORT d[8] (3368:3368:3368) (3547:3547:3547))
        (PORT d[9] (3760:3760:3760) (3764:3764:3764))
        (PORT d[10] (3366:3366:3366) (3518:3518:3518))
        (PORT d[11] (3743:3743:3743) (3847:3847:3847))
        (PORT d[12] (3534:3534:3534) (3706:3706:3706))
        (PORT clk (2518:2518:2518) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3795:3795:3795) (3704:3704:3704))
        (PORT clk (2518:2518:2518) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2544:2544:2544))
        (PORT d[0] (3545:3545:3545) (3475:3475:3475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6948:6948:6948) (6911:6911:6911))
        (PORT clk (2481:2481:2481) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3045:3045:3045) (3094:3094:3094))
        (PORT d[1] (2703:2703:2703) (2797:2797:2797))
        (PORT d[2] (4118:4118:4118) (4120:4120:4120))
        (PORT d[3] (3926:3926:3926) (3922:3922:3922))
        (PORT d[4] (3522:3522:3522) (3527:3527:3527))
        (PORT d[5] (3318:3318:3318) (3346:3346:3346))
        (PORT d[6] (3557:3557:3557) (3582:3582:3582))
        (PORT d[7] (3013:3013:3013) (3047:3047:3047))
        (PORT d[8] (3348:3348:3348) (3369:3369:3369))
        (PORT d[9] (3289:3289:3289) (3320:3320:3320))
        (PORT d[10] (3014:3014:3014) (3096:3096:3096))
        (PORT d[11] (3351:3351:3351) (3403:3403:3403))
        (PORT d[12] (3354:3354:3354) (3408:3408:3408))
        (PORT clk (2476:2476:2476) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2110:2110:2110) (2069:2069:2069))
        (PORT clk (2476:2476:2476) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2466:2466:2466))
        (PORT d[0] (3369:3369:3369) (3324:3324:3324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a97.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2459:2459:2459))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2472:2472:2472))
        (PORT clk (2568:2568:2568) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2148:2148:2148) (2183:2183:2183))
        (PORT d[1] (1582:1582:1582) (1640:1640:1640))
        (PORT d[2] (4266:4266:4266) (4387:4387:4387))
        (PORT d[3] (2181:2181:2181) (2233:2233:2233))
        (PORT d[4] (1935:1935:1935) (1989:1989:1989))
        (PORT d[5] (1527:1527:1527) (1582:1582:1582))
        (PORT d[6] (1907:1907:1907) (1953:1953:1953))
        (PORT d[7] (2042:2042:2042) (2074:2074:2074))
        (PORT d[8] (1867:1867:1867) (1913:1913:1913))
        (PORT d[9] (1809:1809:1809) (1850:1850:1850))
        (PORT d[10] (2985:2985:2985) (3130:3130:3130))
        (PORT d[11] (1585:1585:1585) (1637:1637:1637))
        (PORT d[12] (1863:1863:1863) (1904:1904:1904))
        (PORT clk (2564:2564:2564) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1129:1129:1129) (1072:1072:1072))
        (PORT clk (2564:2564:2564) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2591:2591:2591))
        (PORT d[0] (1787:1787:1787) (1745:1745:1745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4209:4209:4209) (4145:4145:4145))
        (PORT clk (2527:2527:2527) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3324:3324:3324) (3331:3331:3331))
        (PORT d[1] (2999:2999:2999) (3124:3124:3124))
        (PORT d[2] (3807:3807:3807) (3733:3733:3733))
        (PORT d[3] (3183:3183:3183) (3131:3131:3131))
        (PORT d[4] (3394:3394:3394) (3360:3360:3360))
        (PORT d[5] (3103:3103:3103) (3076:3076:3076))
        (PORT d[6] (3851:3851:3851) (3766:3766:3766))
        (PORT d[7] (4406:4406:4406) (4404:4404:4404))
        (PORT d[8] (3032:3032:3032) (3007:3007:3007))
        (PORT d[9] (2880:2880:2880) (2943:2943:2943))
        (PORT d[10] (3712:3712:3712) (3825:3825:3825))
        (PORT d[11] (3572:3572:3572) (3535:3535:3535))
        (PORT d[12] (3473:3473:3473) (3445:3445:3445))
        (PORT clk (2522:2522:2522) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (1929:1929:1929))
        (PORT clk (2522:2522:2522) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2513:2513:2513))
        (PORT d[0] (3125:3125:3125) (3106:3106:3106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a109.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2506:2506:2506))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (2111:2111:2111))
        (PORT clk (2551:2551:2551) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2679:2679:2679) (2663:2663:2663))
        (PORT d[1] (2394:2394:2394) (2385:2385:2385))
        (PORT d[2] (2280:2280:2280) (2250:2250:2250))
        (PORT d[3] (3918:3918:3918) (4220:4220:4220))
        (PORT d[4] (2608:2608:2608) (2579:2579:2579))
        (PORT d[5] (3220:3220:3220) (3176:3176:3176))
        (PORT d[6] (3434:3434:3434) (3483:3483:3483))
        (PORT d[7] (2257:2257:2257) (2339:2339:2339))
        (PORT d[8] (2868:2868:2868) (2953:2953:2953))
        (PORT d[9] (3271:3271:3271) (3217:3217:3217))
        (PORT d[10] (2401:2401:2401) (2399:2399:2399))
        (PORT d[11] (3226:3226:3226) (3284:3284:3284))
        (PORT d[12] (2811:2811:2811) (2809:2809:2809))
        (PORT clk (2547:2547:2547) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (2501:2501:2501))
        (PORT clk (2547:2547:2547) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2572:2572:2572))
        (PORT d[0] (3119:3119:3119) (2977:2977:2977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3391:3391:3391) (3352:3352:3352))
        (PORT clk (2510:2510:2510) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4297:4297:4297) (4284:4284:4284))
        (PORT d[1] (3000:3000:3000) (3105:3105:3105))
        (PORT d[2] (4938:4938:4938) (4786:4786:4786))
        (PORT d[3] (5089:5089:5089) (4973:4973:4973))
        (PORT d[4] (4487:4487:4487) (4429:4429:4429))
        (PORT d[5] (4806:4806:4806) (4794:4794:4794))
        (PORT d[6] (3599:3599:3599) (3625:3625:3625))
        (PORT d[7] (4462:4462:4462) (4369:4369:4369))
        (PORT d[8] (5090:5090:5090) (4954:4954:4954))
        (PORT d[9] (2527:2527:2527) (2624:2624:2624))
        (PORT d[10] (3460:3460:3460) (3578:3578:3578))
        (PORT d[11] (5733:5733:5733) (5601:5601:5601))
        (PORT d[12] (5448:5448:5448) (5408:5408:5408))
        (PORT clk (2505:2505:2505) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2048:2048:2048))
        (PORT clk (2505:2505:2505) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2494:2494:2494))
        (PORT d[0] (3108:3108:3108) (3059:3059:3059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a105.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2487:2487:2487))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2152:2152:2152))
        (PORT clk (2556:2556:2556) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1462:1462:1462) (1502:1502:1502))
        (PORT d[1] (1201:1201:1201) (1254:1254:1254))
        (PORT d[2] (1642:1642:1642) (1639:1639:1639))
        (PORT d[3] (1465:1465:1465) (1510:1510:1510))
        (PORT d[4] (1191:1191:1191) (1248:1248:1248))
        (PORT d[5] (1162:1162:1162) (1213:1213:1213))
        (PORT d[6] (1553:1553:1553) (1603:1603:1603))
        (PORT d[7] (1824:1824:1824) (1875:1875:1875))
        (PORT d[8] (1514:1514:1514) (1563:1563:1563))
        (PORT d[9] (1451:1451:1451) (1489:1489:1489))
        (PORT d[10] (3333:3333:3333) (3483:3483:3483))
        (PORT d[11] (1400:1400:1400) (1435:1435:1435))
        (PORT d[12] (1491:1491:1491) (1530:1530:1530))
        (PORT clk (2552:2552:2552) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1089:1089:1089) (1030:1030:1030))
        (PORT clk (2552:2552:2552) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (PORT d[0] (1733:1733:1733) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3492:3492:3492) (3425:3425:3425))
        (PORT clk (2515:2515:2515) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (2942:2942:2942))
        (PORT d[1] (2714:2714:2714) (2689:2689:2689))
        (PORT d[2] (2897:2897:2897) (2837:2837:2837))
        (PORT d[3] (2835:2835:2835) (2781:2781:2781))
        (PORT d[4] (3032:3032:3032) (2996:2996:2996))
        (PORT d[5] (2720:2720:2720) (2690:2690:2690))
        (PORT d[6] (3249:3249:3249) (3191:3191:3191))
        (PORT d[7] (4017:4017:4017) (4016:4016:4016))
        (PORT d[8] (2649:2649:2649) (2617:2617:2617))
        (PORT d[9] (2515:2515:2515) (2578:2578:2578))
        (PORT d[10] (4077:4077:4077) (4189:4189:4189))
        (PORT d[11] (3211:3211:3211) (3173:3173:3173))
        (PORT d[12] (3067:3067:3067) (3043:3043:3043))
        (PORT clk (2510:2510:2510) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1778:1778:1778) (1708:1708:1708))
        (PORT clk (2510:2510:2510) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2503:2503:2503))
        (PORT d[0] (2278:2278:2278) (2179:2179:2179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a117.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1822:1822:1822) (1888:1888:1888))
        (PORT clk (2555:2555:2555) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2632:2632:2632))
        (PORT d[1] (2308:2308:2308) (2366:2366:2366))
        (PORT d[2] (4706:4706:4706) (4870:4870:4870))
        (PORT d[3] (2516:2516:2516) (2567:2567:2567))
        (PORT d[4] (2317:2317:2317) (2362:2362:2362))
        (PORT d[5] (2095:2095:2095) (2134:2134:2134))
        (PORT d[6] (2937:2937:2937) (2931:2931:2931))
        (PORT d[7] (2420:2420:2420) (2444:2444:2444))
        (PORT d[8] (2283:2283:2283) (2337:2337:2337))
        (PORT d[9] (2512:2512:2512) (2543:2543:2543))
        (PORT d[10] (3608:3608:3608) (3781:3781:3781))
        (PORT d[11] (2317:2317:2317) (2359:2359:2359))
        (PORT d[12] (2702:2702:2702) (2746:2746:2746))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1828:1828:1828) (1764:1764:1764))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2577:2577:2577))
        (PORT d[0] (2411:2411:2411) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4599:4599:4599) (4541:4541:4541))
        (PORT clk (2514:2514:2514) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3317:3317:3317) (3308:3308:3308))
        (PORT d[1] (3027:3027:3027) (3151:3151:3151))
        (PORT d[2] (4557:4557:4557) (4479:4479:4479))
        (PORT d[3] (3530:3530:3530) (3475:3475:3475))
        (PORT d[4] (3750:3750:3750) (3727:3727:3727))
        (PORT d[5] (4385:4385:4385) (4325:4325:4325))
        (PORT d[6] (4305:4305:4305) (4249:4249:4249))
        (PORT d[7] (3963:3963:3963) (3952:3952:3952))
        (PORT d[8] (3446:3446:3446) (3428:3428:3428))
        (PORT d[9] (3349:3349:3349) (3493:3493:3493))
        (PORT d[10] (3455:3455:3455) (3582:3582:3582))
        (PORT d[11] (4323:4323:4323) (4290:4290:4290))
        (PORT d[12] (3770:3770:3770) (3748:3748:3748))
        (PORT clk (2509:2509:2509) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1686:1686:1686) (1613:1613:1613))
        (PORT clk (2509:2509:2509) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2499:2499:2499))
        (PORT d[0] (3901:3901:3901) (3755:3755:3755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a113.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2492:2492:2492))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2796:2796:2796) (2893:2893:2893))
        (PORT clk (2505:2505:2505) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5345:5345:5345) (5497:5497:5497))
        (PORT d[1] (3551:3551:3551) (3650:3650:3650))
        (PORT d[2] (4463:4463:4463) (4639:4639:4639))
        (PORT d[3] (3802:3802:3802) (4044:4044:4044))
        (PORT d[4] (4700:4700:4700) (4897:4897:4897))
        (PORT d[5] (4803:4803:4803) (5027:5027:5027))
        (PORT d[6] (5766:5766:5766) (5690:5690:5690))
        (PORT d[7] (4393:4393:4393) (4636:4636:4636))
        (PORT d[8] (3464:3464:3464) (3689:3689:3689))
        (PORT d[9] (5074:5074:5074) (5018:5018:5018))
        (PORT d[10] (3409:3409:3409) (3576:3576:3576))
        (PORT d[11] (2958:2958:2958) (3068:3068:3068))
        (PORT d[12] (3896:3896:3896) (4108:4108:4108))
        (PORT clk (2501:2501:2501) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3774:3774:3774) (3686:3686:3686))
        (PORT clk (2501:2501:2501) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (PORT d[0] (3457:3457:3457) (3461:3461:3461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5883:5883:5883) (5877:5877:5877))
        (PORT clk (2464:2464:2464) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3844:3844:3844) (3892:3892:3892))
        (PORT d[1] (3495:3495:3495) (3665:3665:3665))
        (PORT d[2] (3987:3987:3987) (3999:3999:3999))
        (PORT d[3] (4670:4670:4670) (4638:4638:4638))
        (PORT d[4] (5709:5709:5709) (5747:5747:5747))
        (PORT d[5] (3746:3746:3746) (3757:3757:3757))
        (PORT d[6] (5321:5321:5321) (5380:5380:5380))
        (PORT d[7] (4460:4460:4460) (4444:4444:4444))
        (PORT d[8] (4366:4366:4366) (4347:4347:4347))
        (PORT d[9] (4567:4567:4567) (4870:4870:4870))
        (PORT d[10] (3043:3043:3043) (3160:3160:3160))
        (PORT d[11] (3698:3698:3698) (3713:3713:3713))
        (PORT d[12] (4293:4293:4293) (4292:4292:4292))
        (PORT clk (2459:2459:2459) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1051:1051:1051) (988:988:988))
        (PORT clk (2459:2459:2459) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (PORT d[0] (4923:4923:4923) (4785:4785:4785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a125.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2834:2834:2834) (2901:2901:2901))
        (PORT clk (2557:2557:2557) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4952:4952:4952) (5103:5103:5103))
        (PORT d[1] (2913:2913:2913) (3039:3039:3039))
        (PORT d[2] (5288:5288:5288) (5350:5350:5350))
        (PORT d[3] (3348:3348:3348) (3536:3536:3536))
        (PORT d[4] (4079:4079:4079) (4265:4265:4265))
        (PORT d[5] (4853:4853:4853) (5125:5125:5125))
        (PORT d[6] (6620:6620:6620) (6538:6538:6538))
        (PORT d[7] (3467:3467:3467) (3680:3680:3680))
        (PORT d[8] (4537:4537:4537) (4781:4781:4781))
        (PORT d[9] (5935:5935:5935) (5892:5892:5892))
        (PORT d[10] (3082:3082:3082) (3239:3239:3239))
        (PORT d[11] (2622:2622:2622) (2709:2709:2709))
        (PORT d[12] (3837:3837:3837) (4023:4023:4023))
        (PORT clk (2553:2553:2553) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2620:2620:2620) (2547:2547:2547))
        (PORT clk (2553:2553:2553) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (PORT d[0] (3317:3317:3317) (3265:3265:3265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5588:5588:5588) (5569:5569:5569))
        (PORT clk (2516:2516:2516) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2456:2456:2456) (2509:2509:2509))
        (PORT d[1] (3942:3942:3942) (4136:4136:4136))
        (PORT d[2] (2507:2507:2507) (2531:2531:2531))
        (PORT d[3] (3618:3618:3618) (3593:3593:3593))
        (PORT d[4] (3070:3070:3070) (3103:3103:3103))
        (PORT d[5] (2670:2670:2670) (2680:2680:2680))
        (PORT d[6] (3753:3753:3753) (3777:3777:3777))
        (PORT d[7] (3341:3341:3341) (3327:3327:3327))
        (PORT d[8] (3313:3313:3313) (3298:3298:3298))
        (PORT d[9] (4606:4606:4606) (4912:4912:4912))
        (PORT d[10] (3101:3101:3101) (3231:3231:3231))
        (PORT d[11] (2704:2704:2704) (2733:2733:2733))
        (PORT d[12] (3852:3852:3852) (3831:3831:3831))
        (PORT clk (2511:2511:2511) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2354:2354:2354))
        (PORT clk (2511:2511:2511) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2504:2504:2504))
        (PORT d[0] (3602:3602:3602) (3536:3536:3536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a121.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2497:2497:2497))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2808:2808:2808) (3000:3000:3000))
        (PORT clk (2537:2537:2537) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3129:3129:3129) (3095:3095:3095))
        (PORT d[1] (4173:4173:4173) (4421:4421:4421))
        (PORT d[2] (2338:2338:2338) (2310:2310:2310))
        (PORT d[3] (4307:4307:4307) (4641:4641:4641))
        (PORT d[4] (3041:3041:3041) (3025:3025:3025))
        (PORT d[5] (3572:3572:3572) (3689:3689:3689))
        (PORT d[6] (3553:3553:3553) (3633:3633:3633))
        (PORT d[7] (2260:2260:2260) (2332:2332:2332))
        (PORT d[8] (3369:3369:3369) (3525:3525:3525))
        (PORT d[9] (1769:1769:1769) (1782:1782:1782))
        (PORT d[10] (2034:2034:2034) (2027:2027:2027))
        (PORT d[11] (2746:2746:2746) (2713:2713:2713))
        (PORT d[12] (2362:2362:2362) (2346:2346:2346))
        (PORT clk (2533:2533:2533) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3277:3277:3277) (3087:3087:3087))
        (PORT clk (2533:2533:2533) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2565:2565:2565))
        (PORT d[0] (4080:4080:4080) (3898:3898:3898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1756:1756:1756) (1743:1743:1743))
        (PORT clk (2496:2496:2496) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3225:3225:3225) (3202:3202:3202))
        (PORT d[1] (3348:3348:3348) (3356:3356:3356))
        (PORT d[2] (3972:3972:3972) (3818:3818:3818))
        (PORT d[3] (4239:4239:4239) (4105:4105:4105))
        (PORT d[4] (3623:3623:3623) (3523:3523:3523))
        (PORT d[5] (3724:3724:3724) (3590:3590:3590))
        (PORT d[6] (3659:3659:3659) (3648:3648:3648))
        (PORT d[7] (3708:3708:3708) (3586:3586:3586))
        (PORT d[8] (3912:3912:3912) (3765:3765:3765))
        (PORT d[9] (2515:2515:2515) (2574:2574:2574))
        (PORT d[10] (4116:4116:4116) (4007:4007:4007))
        (PORT d[11] (4286:4286:4286) (4151:4151:4151))
        (PORT d[12] (4294:4294:4294) (4162:4162:4162))
        (PORT clk (2491:2491:2491) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1297:1297:1297))
        (PORT clk (2491:2491:2491) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2487:2487:2487))
        (PORT d[0] (3376:3376:3376) (3297:3297:3297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2480:2480:2480))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (2749:2749:2749))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2611:2611:2611) (2584:2584:2584))
        (PORT d[1] (2010:2010:2010) (1998:1998:1998))
        (PORT d[2] (1736:1736:1736) (1724:1724:1724))
        (PORT d[3] (4648:4648:4648) (4951:4951:4951))
        (PORT d[4] (2005:2005:2005) (2000:2000:2000))
        (PORT d[5] (4071:4071:4071) (4266:4266:4266))
        (PORT d[6] (3850:3850:3850) (3896:3896:3896))
        (PORT d[7] (1951:1951:1951) (2044:2044:2044))
        (PORT d[8] (2902:2902:2902) (2991:2991:2991))
        (PORT d[9] (1707:1707:1707) (1710:1710:1710))
        (PORT d[10] (1689:1689:1689) (1690:1690:1690))
        (PORT d[11] (2852:2852:2852) (2909:2909:2909))
        (PORT d[12] (2051:2051:2051) (2043:2043:2043))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3051:3051:3051) (2880:2880:2880))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT d[0] (3321:3321:3321) (3160:3160:3160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2976:2976:2976) (2930:2930:2930))
        (PORT clk (2499:2499:2499) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3920:3920:3920) (3905:3905:3905))
        (PORT d[1] (3360:3360:3360) (3372:3372:3372))
        (PORT d[2] (4009:4009:4009) (3876:3876:3876))
        (PORT d[3] (4320:4320:4320) (4195:4195:4195))
        (PORT d[4] (4893:4893:4893) (4835:4835:4835))
        (PORT d[5] (4047:4047:4047) (3910:3910:3910))
        (PORT d[6] (4287:4287:4287) (4306:4306:4306))
        (PORT d[7] (4157:4157:4157) (4033:4033:4033))
        (PORT d[8] (4946:4946:4946) (4802:4802:4802))
        (PORT d[9] (2901:2901:2901) (2965:2965:2965))
        (PORT d[10] (4467:4467:4467) (4355:4355:4355))
        (PORT d[11] (5309:5309:5309) (5149:5149:5149))
        (PORT d[12] (4651:4651:4651) (4523:4523:4523))
        (PORT clk (2494:2494:2494) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1328:1328:1328))
        (PORT clk (2494:2494:2494) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2486:2486:2486))
        (PORT d[0] (4745:4745:4745) (4500:4500:4500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2964:2964:2964) (3085:3085:3085))
        (PORT clk (2472:2472:2472) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4623:4623:4623) (4725:4725:4725))
        (PORT d[1] (4057:4057:4057) (4144:4144:4144))
        (PORT d[2] (3542:3542:3542) (3606:3606:3606))
        (PORT d[3] (2641:2641:2641) (2768:2768:2768))
        (PORT d[4] (3929:3929:3929) (4023:4023:4023))
        (PORT d[5] (4295:4295:4295) (4406:4406:4406))
        (PORT d[6] (4639:4639:4639) (4579:4579:4579))
        (PORT d[7] (3854:3854:3854) (3814:3814:3814))
        (PORT d[8] (3919:3919:3919) (3946:3946:3946))
        (PORT d[9] (4087:4087:4087) (4066:4066:4066))
        (PORT d[10] (3356:3356:3356) (3502:3502:3502))
        (PORT d[11] (4274:4274:4274) (4252:4252:4252))
        (PORT d[12] (3619:3619:3619) (3681:3681:3681))
        (PORT clk (2468:2468:2468) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3593:3593:3593) (3557:3557:3557))
        (PORT clk (2468:2468:2468) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2496:2496:2496))
        (PORT d[0] (4524:4524:4524) (4554:4554:4554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2497:2497:2497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5623:5623:5623) (5638:5638:5638))
        (PORT clk (2431:2431:2431) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2674:2674:2674) (2689:2689:2689))
        (PORT d[1] (2321:2321:2321) (2340:2340:2340))
        (PORT d[2] (2789:2789:2789) (2799:2799:2799))
        (PORT d[3] (3321:3321:3321) (3332:3332:3332))
        (PORT d[4] (2567:2567:2567) (2565:2565:2565))
        (PORT d[5] (2617:2617:2617) (2615:2615:2615))
        (PORT d[6] (2359:2359:2359) (2382:2382:2382))
        (PORT d[7] (2840:2840:2840) (2816:2816:2816))
        (PORT d[8] (2278:2278:2278) (2283:2283:2283))
        (PORT d[9] (2178:2178:2178) (2186:2186:2186))
        (PORT d[10] (2343:2343:2343) (2351:2351:2351))
        (PORT d[11] (2278:2278:2278) (2286:2286:2286))
        (PORT d[12] (2934:2934:2934) (2934:2934:2934))
        (PORT clk (2426:2426:2426) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1114:1114:1114) (1051:1051:1051))
        (PORT clk (2426:2426:2426) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2418:2418:2418))
        (PORT d[0] (3548:3548:3548) (3478:3478:3478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2411:2411:2411))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2476:2476:2476))
        (PORT clk (2519:2519:2519) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4276:4276:4276) (4405:4405:4405))
        (PORT d[1] (2874:2874:2874) (2949:2949:2949))
        (PORT d[2] (3872:3872:3872) (3933:3933:3933))
        (PORT d[3] (3301:3301:3301) (3421:3421:3421))
        (PORT d[4] (3866:3866:3866) (3950:3950:3950))
        (PORT d[5] (3247:3247:3247) (3359:3359:3359))
        (PORT d[6] (4643:4643:4643) (4591:4591:4591))
        (PORT d[7] (3932:3932:3932) (4191:4191:4191))
        (PORT d[8] (4549:4549:4549) (4824:4824:4824))
        (PORT d[9] (3681:3681:3681) (3669:3669:3669))
        (PORT d[10] (2991:2991:2991) (3107:3107:3107))
        (PORT d[11] (2793:2793:2793) (2845:2845:2845))
        (PORT d[12] (3713:3713:3713) (3819:3819:3819))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2665:2665:2665) (2605:2605:2605))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (PORT d[0] (3036:3036:3036) (3012:3012:3012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5554:5554:5554) (5563:5563:5563))
        (PORT clk (2478:2478:2478) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (2092:2092:2092))
        (PORT d[1] (1600:1600:1600) (1622:1622:1622))
        (PORT d[2] (1738:1738:1738) (1761:1761:1761))
        (PORT d[3] (3123:3123:3123) (3140:3140:3140))
        (PORT d[4] (1639:1639:1639) (1664:1664:1664))
        (PORT d[5] (1534:1534:1534) (1548:1548:1548))
        (PORT d[6] (2734:2734:2734) (2754:2754:2754))
        (PORT d[7] (3253:3253:3253) (3226:3226:3226))
        (PORT d[8] (1518:1518:1518) (1534:1534:1534))
        (PORT d[9] (1256:1256:1256) (1272:1272:1272))
        (PORT d[10] (1934:1934:1934) (1948:1948:1948))
        (PORT d[11] (1280:1280:1280) (1301:1301:1301))
        (PORT d[12] (2259:2259:2259) (2276:2276:2276))
        (PORT clk (2473:2473:2473) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1422:1422:1422) (1347:1347:1347))
        (PORT clk (2473:2473:2473) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (PORT d[0] (3688:3688:3688) (3572:3572:3572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2457:2457:2457))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3021:3021:3021) (3135:3135:3135))
        (PORT clk (2514:2514:2514) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3450:3450:3450) (3433:3433:3433))
        (PORT d[1] (3499:3499:3499) (3492:3492:3492))
        (PORT d[2] (5106:5106:5106) (5204:5204:5204))
        (PORT d[3] (4289:4289:4289) (4588:4588:4588))
        (PORT d[4] (3589:3589:3589) (3546:3546:3546))
        (PORT d[5] (3644:3644:3644) (3612:3612:3612))
        (PORT d[6] (3502:3502:3502) (3549:3549:3549))
        (PORT d[7] (3376:3376:3376) (3496:3496:3496))
        (PORT d[8] (2994:2994:2994) (3160:3160:3160))
        (PORT d[9] (3665:3665:3665) (3624:3624:3624))
        (PORT d[10] (3772:3772:3772) (3753:3753:3753))
        (PORT d[11] (3550:3550:3550) (3600:3600:3600))
        (PORT d[12] (3521:3521:3521) (3508:3508:3508))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3669:3669:3669) (3483:3483:3483))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2536:2536:2536))
        (PORT d[0] (3697:3697:3697) (3538:3538:3538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4444:4444:4444) (4397:4397:4397))
        (PORT clk (2473:2473:2473) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4387:4387:4387) (4434:4434:4434))
        (PORT d[1] (3033:3033:3033) (3145:3145:3145))
        (PORT d[2] (5897:5897:5897) (5710:5710:5710))
        (PORT d[3] (5248:5248:5248) (5118:5118:5118))
        (PORT d[4] (4529:4529:4529) (4469:4469:4469))
        (PORT d[5] (5460:5460:5460) (5429:5429:5429))
        (PORT d[6] (4642:4642:4642) (4682:4682:4682))
        (PORT d[7] (4833:4833:4833) (4735:4735:4735))
        (PORT d[8] (5764:5764:5764) (5609:5609:5609))
        (PORT d[9] (3293:3293:3293) (3386:3386:3386))
        (PORT d[10] (3414:3414:3414) (3525:3525:3525))
        (PORT d[11] (6268:6268:6268) (6127:6127:6127))
        (PORT d[12] (5719:5719:5719) (5667:5667:5667))
        (PORT clk (2468:2468:2468) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1051:1051:1051))
        (PORT clk (2468:2468:2468) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2458:2458:2458))
        (PORT d[0] (3882:3882:3882) (3918:3918:3918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (2162:2162:2162))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3999:3999:3999) (3962:3962:3962))
        (PORT d[1] (3710:3710:3710) (3874:3874:3874))
        (PORT d[2] (4324:4324:4324) (4443:4443:4443))
        (PORT d[3] (3386:3386:3386) (3531:3531:3531))
        (PORT d[4] (4279:4279:4279) (4436:4436:4436))
        (PORT d[5] (4388:4388:4388) (4581:4581:4581))
        (PORT d[6] (4390:4390:4390) (4353:4353:4353))
        (PORT d[7] (3900:3900:3900) (4125:4125:4125))
        (PORT d[8] (3392:3392:3392) (3568:3568:3568))
        (PORT d[9] (3296:3296:3296) (3280:3280:3280))
        (PORT d[10] (3051:3051:3051) (3216:3216:3216))
        (PORT d[11] (3414:3414:3414) (3522:3522:3522))
        (PORT d[12] (3875:3875:3875) (4042:4042:4042))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2945:2945:2945) (2845:2845:2845))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (PORT d[0] (3601:3601:3601) (3499:3499:3499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6582:6582:6582) (6544:6544:6544))
        (PORT clk (2500:2500:2500) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2712:2712:2712) (2768:2768:2768))
        (PORT d[1] (2681:2681:2681) (2771:2771:2771))
        (PORT d[2] (3770:3770:3770) (3772:3772:3772))
        (PORT d[3] (3565:3565:3565) (3560:3560:3560))
        (PORT d[4] (3173:3173:3173) (3176:3176:3176))
        (PORT d[5] (2991:2991:2991) (3031:3031:3031))
        (PORT d[6] (3501:3501:3501) (3523:3523:3523))
        (PORT d[7] (2713:2713:2713) (2757:2757:2757))
        (PORT d[8] (2982:2982:2982) (3010:3010:3010))
        (PORT d[9] (2967:2967:2967) (3004:3004:3004))
        (PORT d[10] (3020:3020:3020) (3095:3095:3095))
        (PORT d[11] (2989:2989:2989) (3035:3035:3035))
        (PORT d[12] (3000:3000:3000) (3049:3049:3049))
        (PORT clk (2495:2495:2495) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1270:1270:1270) (1165:1165:1165))
        (PORT clk (2495:2495:2495) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (PORT d[0] (3518:3518:3518) (3420:3420:3420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2479:2479:2479))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1851:1851:1851) (1865:1865:1865))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1790:1790:1790) (1827:1827:1827))
        (PORT d[1] (4084:4084:4084) (4289:4289:4289))
        (PORT d[2] (1985:1985:1985) (1995:1995:1995))
        (PORT d[3] (1821:1821:1821) (1899:1899:1899))
        (PORT d[4] (1858:1858:1858) (1895:1895:1895))
        (PORT d[5] (2415:2415:2415) (2430:2430:2430))
        (PORT d[6] (1862:1862:1862) (1913:1913:1913))
        (PORT d[7] (2857:2857:2857) (2890:2890:2890))
        (PORT d[8] (1829:1829:1829) (1870:1870:1870))
        (PORT d[9] (1850:1850:1850) (1883:1883:1883))
        (PORT d[10] (1695:1695:1695) (1716:1716:1716))
        (PORT d[11] (2399:2399:2399) (2417:2417:2417))
        (PORT d[12] (1847:1847:1847) (1890:1890:1890))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2359:2359:2359) (2255:2255:2255))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT d[0] (2657:2657:2657) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4048:4048:4048) (3967:3967:3967))
        (PORT clk (2487:2487:2487) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2565:2565:2565) (2532:2532:2532))
        (PORT d[1] (3220:3220:3220) (3172:3172:3172))
        (PORT d[2] (2893:2893:2893) (2835:2835:2835))
        (PORT d[3] (3260:3260:3260) (3213:3213:3213))
        (PORT d[4] (3558:3558:3558) (3503:3503:3503))
        (PORT d[5] (3053:3053:3053) (3012:3012:3012))
        (PORT d[6] (3281:3281:3281) (3228:3228:3228))
        (PORT d[7] (2935:2935:2935) (2897:2897:2897))
        (PORT d[8] (2604:2604:2604) (2566:2566:2566))
        (PORT d[9] (2475:2475:2475) (2561:2561:2561))
        (PORT d[10] (2845:2845:2845) (2842:2842:2842))
        (PORT d[11] (2913:2913:2913) (2880:2880:2880))
        (PORT d[12] (3085:3085:3085) (3049:3049:3049))
        (PORT clk (2482:2482:2482) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1137:1137:1137) (1075:1075:1075))
        (PORT clk (2482:2482:2482) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2472:2472:2472))
        (PORT d[0] (2484:2484:2484) (2372:2372:2372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2465:2465:2465))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3298:3298:3298) (3538:3538:3538))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6287:6287:6287) (6368:6368:6368))
        (PORT d[1] (2988:2988:2988) (3119:3119:3119))
        (PORT d[2] (3986:3986:3986) (4117:4117:4117))
        (PORT d[3] (3795:3795:3795) (4038:4038:4038))
        (PORT d[4] (4367:4367:4367) (4559:4559:4559))
        (PORT d[5] (4117:4117:4117) (4310:4310:4310))
        (PORT d[6] (4435:4435:4435) (4656:4656:4656))
        (PORT d[7] (4395:4395:4395) (4716:4716:4716))
        (PORT d[8] (4087:4087:4087) (4317:4317:4317))
        (PORT d[9] (6147:6147:6147) (6137:6137:6137))
        (PORT d[10] (3103:3103:3103) (3260:3260:3260))
        (PORT d[11] (2336:2336:2336) (2474:2474:2474))
        (PORT d[12] (4115:4115:4115) (4272:4272:4272))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2492:2492:2492))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (PORT d[0] (3095:3095:3095) (3099:3099:3099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5588:5588:5588) (5601:5601:5601))
        (PORT clk (2511:2511:2511) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4412:4412:4412) (4501:4501:4501))
        (PORT d[1] (4568:4568:4568) (4798:4798:4798))
        (PORT d[2] (3337:3337:3337) (3363:3363:3363))
        (PORT d[3] (4419:4419:4419) (4433:4433:4433))
        (PORT d[4] (5817:5817:5817) (5941:5941:5941))
        (PORT d[5] (3831:3831:3831) (3776:3776:3776))
        (PORT d[6] (5027:5027:5027) (5173:5173:5173))
        (PORT d[7] (5278:5278:5278) (5394:5394:5394))
        (PORT d[8] (3602:3602:3602) (3541:3541:3541))
        (PORT d[9] (5873:5873:5873) (6295:6295:6295))
        (PORT d[10] (4118:4118:4118) (4302:4302:4302))
        (PORT d[11] (3917:3917:3917) (3890:3890:3890))
        (PORT d[12] (6857:6857:6857) (6999:6999:6999))
        (PORT clk (2506:2506:2506) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (2004:2004:2004))
        (PORT clk (2506:2506:2506) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2505:2505:2505))
        (PORT d[0] (3611:3611:3611) (3521:3521:3521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2498:2498:2498))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1766:1766:1766) (1825:1825:1825))
        (PORT clk (2542:2542:2542) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4001:4001:4001) (4130:4130:4130))
        (PORT d[1] (2084:2084:2084) (2101:2101:2101))
        (PORT d[2] (3886:3886:3886) (3971:3971:3971))
        (PORT d[3] (2621:2621:2621) (2782:2782:2782))
        (PORT d[4] (3636:3636:3636) (3642:3642:3642))
        (PORT d[5] (3580:3580:3580) (3693:3693:3693))
        (PORT d[6] (2265:2265:2265) (2288:2288:2288))
        (PORT d[7] (3586:3586:3586) (3852:3852:3852))
        (PORT d[8] (1601:1601:1601) (1627:1627:1627))
        (PORT d[9] (3281:3281:3281) (3259:3259:3259))
        (PORT d[10] (2253:2253:2253) (2337:2337:2337))
        (PORT d[11] (2354:2354:2354) (2456:2456:2456))
        (PORT d[12] (3752:3752:3752) (3873:3873:3873))
        (PORT clk (2538:2538:2538) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2254:2254:2254) (2150:2150:2150))
        (PORT clk (2538:2538:2538) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (PORT d[0] (2457:2457:2457) (2436:2436:2436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4987:4987:4987) (4886:4886:4886))
        (PORT clk (2501:2501:2501) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1250:1250:1250))
        (PORT d[1] (1223:1223:1223) (1260:1260:1260))
        (PORT d[2] (1998:1998:1998) (1994:1994:1994))
        (PORT d[3] (1141:1141:1141) (1181:1181:1181))
        (PORT d[4] (1199:1199:1199) (1240:1240:1240))
        (PORT d[5] (1526:1526:1526) (1558:1558:1558))
        (PORT d[6] (1494:1494:1494) (1517:1517:1517))
        (PORT d[7] (1198:1198:1198) (1230:1230:1230))
        (PORT d[8] (1438:1438:1438) (1450:1450:1450))
        (PORT d[9] (1545:1545:1545) (1580:1580:1580))
        (PORT d[10] (1538:1538:1538) (1571:1571:1571))
        (PORT d[11] (1200:1200:1200) (1238:1238:1238))
        (PORT d[12] (1549:1549:1549) (1588:1588:1588))
        (PORT clk (2496:2496:2496) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1125:1125:1125) (1051:1051:1051))
        (PORT clk (2496:2496:2496) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (PORT d[0] (2271:2271:2271) (2196:2196:2196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3515:3515:3515) (3604:3604:3604))
        (PORT clk (2529:2529:2529) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4277:4277:4277) (4449:4449:4449))
        (PORT d[1] (3580:3580:3580) (3691:3691:3691))
        (PORT d[2] (5171:5171:5171) (5335:5335:5335))
        (PORT d[3] (3787:3787:3787) (4036:4036:4036))
        (PORT d[4] (4703:4703:4703) (4911:4911:4911))
        (PORT d[5] (4897:4897:4897) (5175:5175:5175))
        (PORT d[6] (5871:5871:5871) (5793:5793:5793))
        (PORT d[7] (3939:3939:3939) (4171:4171:4171))
        (PORT d[8] (4135:4135:4135) (4325:4325:4325))
        (PORT d[9] (5197:5197:5197) (5156:5156:5156))
        (PORT d[10] (2794:2794:2794) (2966:2966:2966))
        (PORT d[11] (2947:2947:2947) (3063:3063:3063))
        (PORT d[12] (4254:4254:4254) (4393:4393:4393))
        (PORT clk (2525:2525:2525) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3158:3158:3158) (3172:3172:3172))
        (PORT clk (2525:2525:2525) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (PORT d[0] (3638:3638:3638) (3589:3589:3589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5953:5953:5953) (5945:5945:5945))
        (PORT clk (2488:2488:2488) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3128:3128:3128) (3177:3177:3177))
        (PORT d[1] (3862:3862:3862) (4032:4032:4032))
        (PORT d[2] (3215:3215:3215) (3231:3231:3231))
        (PORT d[3] (5408:5408:5408) (5381:5381:5381))
        (PORT d[4] (3787:3787:3787) (3816:3816:3816))
        (PORT d[5] (3455:3455:3455) (3471:3471:3471))
        (PORT d[6] (4236:4236:4236) (4301:4301:4301))
        (PORT d[7] (3692:3692:3692) (3678:3678:3678))
        (PORT d[8] (3658:3658:3658) (3641:3641:3641))
        (PORT d[9] (4662:4662:4662) (4968:4968:4968))
        (PORT d[10] (3056:3056:3056) (3183:3183:3183))
        (PORT d[11] (3353:3353:3353) (3374:3374:3374))
        (PORT d[12] (6679:6679:6679) (6727:6727:6727))
        (PORT clk (2483:2483:2483) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1339:1339:1339))
        (PORT clk (2483:2483:2483) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (PORT d[0] (4211:4211:4211) (4138:4138:4138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2466:2466:2466))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2970:2970:2970) (3077:3077:3077))
        (PORT clk (2534:2534:2534) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2672:2672:2672))
        (PORT d[1] (5197:5197:5197) (5424:5424:5424))
        (PORT d[2] (1379:1379:1379) (1370:1370:1370))
        (PORT d[3] (4336:4336:4336) (4671:4671:4671))
        (PORT d[4] (2038:2038:2038) (2037:2037:2037))
        (PORT d[5] (4473:4473:4473) (4666:4666:4666))
        (PORT d[6] (3612:3612:3612) (3698:3698:3698))
        (PORT d[7] (1857:1857:1857) (1934:1934:1934))
        (PORT d[8] (4100:4100:4100) (4255:4255:4255))
        (PORT d[9] (1329:1329:1329) (1331:1331:1331))
        (PORT d[10] (1329:1329:1329) (1333:1333:1333))
        (PORT d[11] (3098:3098:3098) (3056:3056:3056))
        (PORT d[12] (1996:1996:1996) (1981:1981:1981))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2092:2092:2092) (1952:1952:1952))
        (PORT clk (2530:2530:2530) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (PORT d[0] (2771:2771:2771) (2633:2633:2633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2230:2230:2230))
        (PORT clk (2493:2493:2493) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (3222:3222:3222))
        (PORT d[1] (2984:2984:2984) (2993:2993:2993))
        (PORT d[2] (3650:3650:3650) (3514:3514:3514))
        (PORT d[3] (3945:3945:3945) (3818:3818:3818))
        (PORT d[4] (3787:3787:3787) (3689:3689:3689))
        (PORT d[5] (3689:3689:3689) (3553:3553:3553))
        (PORT d[6] (3599:3599:3599) (3569:3569:3569))
        (PORT d[7] (3783:3783:3783) (3657:3657:3657))
        (PORT d[8] (4220:4220:4220) (4071:4071:4071))
        (PORT d[9] (2487:2487:2487) (2543:2543:2543))
        (PORT d[10] (4110:4110:4110) (4000:4000:4000))
        (PORT d[11] (4224:4224:4224) (4082:4082:4082))
        (PORT d[12] (4981:4981:4981) (4886:4886:4886))
        (PORT clk (2488:2488:2488) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1327:1327:1327))
        (PORT clk (2488:2488:2488) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2479:2479:2479))
        (PORT d[0] (3546:3546:3546) (3368:3368:3368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (2156:2156:2156))
        (PORT clk (2525:2525:2525) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4351:4351:4351) (4486:4486:4486))
        (PORT d[1] (2511:2511:2511) (2596:2596:2596))
        (PORT d[2] (4218:4218:4218) (4335:4335:4335))
        (PORT d[3] (3667:3667:3667) (3782:3782:3782))
        (PORT d[4] (3859:3859:3859) (3942:3942:3942))
        (PORT d[5] (4859:4859:4859) (5133:5133:5133))
        (PORT d[6] (4081:4081:4081) (4264:4264:4264))
        (PORT d[7] (3929:3929:3929) (4185:4185:4185))
        (PORT d[8] (4570:4570:4570) (4847:4847:4847))
        (PORT d[9] (5476:5476:5476) (5427:5427:5427))
        (PORT d[10] (2383:2383:2383) (2511:2511:2511))
        (PORT d[11] (3132:3132:3132) (3186:3186:3186))
        (PORT d[12] (4051:4051:4051) (4151:4151:4151))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2299:2299:2299))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (PORT d[0] (3821:3821:3821) (3746:3746:3746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5620:5620:5620) (5638:5638:5638))
        (PORT clk (2484:2484:2484) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1697:1697:1697) (1737:1737:1737))
        (PORT d[1] (2040:2040:2040) (2070:2070:2070))
        (PORT d[2] (1751:1751:1751) (1776:1776:1776))
        (PORT d[3] (3419:3419:3419) (3418:3418:3418))
        (PORT d[4] (2015:2015:2015) (2043:2043:2043))
        (PORT d[5] (1565:1565:1565) (1581:1581:1581))
        (PORT d[6] (3026:3026:3026) (3045:3045:3045))
        (PORT d[7] (3570:3570:3570) (3538:3538:3538))
        (PORT d[8] (1622:1622:1622) (1630:1630:1630))
        (PORT d[9] (3739:3739:3739) (3750:3750:3750))
        (PORT d[10] (2316:2316:2316) (2332:2332:2332))
        (PORT d[11] (1614:1614:1614) (1636:1636:1636))
        (PORT d[12] (2602:2602:2602) (2614:2614:2614))
        (PORT clk (2479:2479:2479) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1124:1124:1124) (1066:1066:1066))
        (PORT clk (2479:2479:2479) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (PORT d[0] (3294:3294:3294) (3236:3236:3236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2463:2463:2463))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3239:3239:3239) (3498:3498:3498))
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6696:6696:6696) (6772:6772:6772))
        (PORT d[1] (3267:3267:3267) (3381:3381:3381))
        (PORT d[2] (3950:3950:3950) (4073:4073:4073))
        (PORT d[3] (4182:4182:4182) (4419:4419:4419))
        (PORT d[4] (4963:4963:4963) (5133:5133:5133))
        (PORT d[5] (4101:4101:4101) (4293:4293:4293))
        (PORT d[6] (4785:4785:4785) (4983:4983:4983))
        (PORT d[7] (5022:5022:5022) (5330:5330:5330))
        (PORT d[8] (4384:4384:4384) (4609:4609:4609))
        (PORT d[9] (6464:6464:6464) (6448:6448:6448))
        (PORT d[10] (2741:2741:2741) (2898:2898:2898))
        (PORT d[11] (2938:2938:2938) (3071:3071:3071))
        (PORT d[12] (4442:4442:4442) (4607:4607:4607))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (2822:2822:2822))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (PORT d[0] (3321:3321:3321) (3318:3318:3318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5573:5573:5573) (5568:5568:5568))
        (PORT clk (2509:2509:2509) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4775:4775:4775) (4856:4856:4856))
        (PORT d[1] (4927:4927:4927) (5145:5145:5145))
        (PORT d[2] (3360:3360:3360) (3384:3384:3384))
        (PORT d[3] (5050:5050:5050) (5062:5062:5062))
        (PORT d[4] (5833:5833:5833) (5947:5947:5947))
        (PORT d[5] (4471:4471:4471) (4402:4402:4402))
        (PORT d[6] (5032:5032:5032) (5174:5174:5174))
        (PORT d[7] (5258:5258:5258) (5371:5371:5371))
        (PORT d[8] (4189:4189:4189) (4114:4114:4114))
        (PORT d[9] (5833:5833:5833) (6253:6253:6253))
        (PORT d[10] (4181:4181:4181) (4357:4357:4357))
        (PORT d[11] (4213:4213:4213) (4177:4177:4177))
        (PORT d[12] (6842:6842:6842) (6983:6983:6983))
        (PORT clk (2504:2504:2504) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2354:2354:2354))
        (PORT clk (2504:2504:2504) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2503:2503:2503))
        (PORT d[0] (3714:3714:3714) (3615:3615:3615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2496:2496:2496))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2618:2618:2618))
        (PORT clk (2524:2524:2524) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4333:4333:4333) (4424:4424:4424))
        (PORT d[1] (2872:2872:2872) (2988:2988:2988))
        (PORT d[2] (3841:3841:3841) (3889:3889:3889))
        (PORT d[3] (2275:2275:2275) (2406:2406:2406))
        (PORT d[4] (4422:4422:4422) (4513:4513:4513))
        (PORT d[5] (3584:3584:3584) (3702:3702:3702))
        (PORT d[6] (2675:2675:2675) (2686:2686:2686))
        (PORT d[7] (3645:3645:3645) (3917:3917:3917))
        (PORT d[8] (2905:2905:2905) (2901:2901:2901))
        (PORT d[9] (3487:3487:3487) (3468:3468:3468))
        (PORT d[10] (2181:2181:2181) (2257:2257:2257))
        (PORT d[11] (3083:3083:3083) (3183:3183:3183))
        (PORT d[12] (3061:3061:3061) (3153:3153:3153))
        (PORT clk (2520:2520:2520) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2197:2197:2197) (2099:2099:2099))
        (PORT clk (2520:2520:2520) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2545:2545:2545))
        (PORT d[0] (3333:3333:3333) (3328:3328:3328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5890:5890:5890) (5868:5868:5868))
        (PORT clk (2483:2483:2483) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1581:1581:1581))
        (PORT d[1] (1504:1504:1504) (1538:1538:1538))
        (PORT d[2] (2305:2305:2305) (2289:2289:2289))
        (PORT d[3] (1234:1234:1234) (1275:1275:1275))
        (PORT d[4] (2181:2181:2181) (2211:2211:2211))
        (PORT d[5] (1507:1507:1507) (1532:1532:1532))
        (PORT d[6] (2121:2121:2121) (2136:2136:2136))
        (PORT d[7] (2594:2594:2594) (2565:2565:2565))
        (PORT d[8] (1839:1839:1839) (1850:1850:1850))
        (PORT d[9] (1882:1882:1882) (1914:1914:1914))
        (PORT d[10] (1200:1200:1200) (1239:1239:1239))
        (PORT d[11] (1212:1212:1212) (1254:1254:1254))
        (PORT d[12] (2120:2120:2120) (2122:2122:2122))
        (PORT clk (2478:2478:2478) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1568:1568:1568) (1458:1458:1458))
        (PORT clk (2478:2478:2478) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2467:2467:2467))
        (PORT d[0] (2330:2330:2330) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a154.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2460:2460:2460))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1504:1504:1504) (1528:1528:1528))
        (PORT clk (2551:2551:2551) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1076:1076:1076) (1113:1113:1113))
        (PORT d[1] (870:870:870) (909:909:909))
        (PORT d[2] (1318:1318:1318) (1316:1316:1316))
        (PORT d[3] (1129:1129:1129) (1176:1176:1176))
        (PORT d[4] (815:815:815) (864:864:864))
        (PORT d[5] (806:806:806) (854:854:854))
        (PORT d[6] (1004:1004:1004) (1023:1023:1023))
        (PORT d[7] (2208:2208:2208) (2253:2253:2253))
        (PORT d[8] (1991:1991:1991) (2013:2013:2013))
        (PORT d[9] (803:803:803) (844:844:844))
        (PORT d[10] (757:757:757) (807:807:807))
        (PORT d[11] (1468:1468:1468) (1505:1505:1505))
        (PORT d[12] (1127:1127:1127) (1163:1163:1163))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1372:1372:1372))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (PORT d[0] (2019:2019:2019) (1942:1942:1942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3122:3122:3122) (3057:3057:3057))
        (PORT clk (2510:2510:2510) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2620:2620:2620) (2593:2593:2593))
        (PORT d[1] (2356:2356:2356) (2332:2332:2332))
        (PORT d[2] (3171:3171:3171) (3087:3087:3087))
        (PORT d[3] (2479:2479:2479) (2424:2424:2424))
        (PORT d[4] (2937:2937:2937) (2901:2901:2901))
        (PORT d[5] (2383:2383:2383) (2358:2358:2358))
        (PORT d[6] (2881:2881:2881) (2822:2822:2822))
        (PORT d[7] (2268:2268:2268) (2219:2219:2219))
        (PORT d[8] (2274:2274:2274) (2239:2239:2239))
        (PORT d[9] (2142:2142:2142) (2203:2203:2203))
        (PORT d[10] (2629:2629:2629) (2581:2581:2581))
        (PORT d[11] (2279:2279:2279) (2268:2268:2268))
        (PORT d[12] (2616:2616:2616) (2581:2581:2581))
        (PORT clk (2505:2505:2505) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1032:1032:1032))
        (PORT clk (2505:2505:2505) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2496:2496:2496))
        (PORT d[0] (3694:3694:3694) (3520:3520:3520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a150.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2121:2121:2121))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2673:2673:2673) (2673:2673:2673))
        (PORT d[1] (2300:2300:2300) (2357:2357:2357))
        (PORT d[2] (4701:4701:4701) (4829:4829:4829))
        (PORT d[3] (2540:2540:2540) (2593:2593:2593))
        (PORT d[4] (2324:2324:2324) (2384:2384:2384))
        (PORT d[5] (2169:2169:2169) (2217:2217:2217))
        (PORT d[6] (2919:2919:2919) (2912:2912:2912))
        (PORT d[7] (2411:2411:2411) (2435:2435:2435))
        (PORT d[8] (2244:2244:2244) (2293:2293:2293))
        (PORT d[9] (2464:2464:2464) (2474:2474:2474))
        (PORT d[10] (3322:3322:3322) (3504:3504:3504))
        (PORT d[11] (2278:2278:2278) (2314:2314:2314))
        (PORT d[12] (2293:2293:2293) (2335:2335:2335))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2058:2058:2058) (1956:1956:1956))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (PORT d[0] (2679:2679:2679) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4601:4601:4601) (4529:4529:4529))
        (PORT clk (2520:2520:2520) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3347:3347:3347) (3360:3360:3360))
        (PORT d[1] (2983:2983:2983) (3102:3102:3102))
        (PORT d[2] (4181:4181:4181) (4103:4103:4103))
        (PORT d[3] (3824:3824:3824) (3755:3755:3755))
        (PORT d[4] (3743:3743:3743) (3719:3719:3719))
        (PORT d[5] (4454:4454:4454) (4393:4393:4393))
        (PORT d[6] (4293:4293:4293) (4235:4235:4235))
        (PORT d[7] (4009:4009:4009) (4002:4002:4002))
        (PORT d[8] (3425:3425:3425) (3403:3403:3403))
        (PORT d[9] (3427:3427:3427) (3578:3578:3578))
        (PORT d[10] (3431:3431:3431) (3555:3555:3555))
        (PORT d[11] (3956:3956:3956) (3921:3921:3921))
        (PORT d[12] (3761:3761:3761) (3738:3738:3738))
        (PORT clk (2515:2515:2515) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1630:1630:1630) (1545:1545:1545))
        (PORT clk (2515:2515:2515) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2505:2505:2505))
        (PORT d[0] (3027:3027:3027) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a146.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2498:2498:2498))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3335:3335:3335))
        (PORT clk (2562:2562:2562) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4371:4371:4371) (4312:4312:4312))
        (PORT d[1] (4124:4124:4124) (4297:4297:4297))
        (PORT d[2] (4269:4269:4269) (4356:4356:4356))
        (PORT d[3] (3014:3014:3014) (3170:3170:3170))
        (PORT d[4] (3564:3564:3564) (3696:3696:3696))
        (PORT d[5] (4344:4344:4344) (4496:4496:4496))
        (PORT d[6] (4208:4208:4208) (4188:4188:4188))
        (PORT d[7] (3631:3631:3631) (3901:3901:3901))
        (PORT d[8] (3742:3742:3742) (3913:3913:3913))
        (PORT d[9] (3690:3690:3690) (3680:3680:3680))
        (PORT d[10] (3408:3408:3408) (3549:3549:3549))
        (PORT d[11] (2321:2321:2321) (2424:2424:2424))
        (PORT d[12] (4239:4239:4239) (4408:4408:4408))
        (PORT clk (2558:2558:2558) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2131:2131:2131) (2094:2094:2094))
        (PORT clk (2558:2558:2558) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2583:2583:2583))
        (PORT d[0] (2546:2546:2546) (2460:2460:2460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5476:5476:5476) (5442:5442:5442))
        (PORT clk (2521:2521:2521) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1915:1915:1915) (1959:1959:1959))
        (PORT d[1] (2205:2205:2205) (2252:2252:2252))
        (PORT d[2] (2744:2744:2744) (2746:2746:2746))
        (PORT d[3] (2527:2527:2527) (2525:2525:2525))
        (PORT d[4] (2174:2174:2174) (2186:2186:2186))
        (PORT d[5] (2249:2249:2249) (2285:2285:2285))
        (PORT d[6] (2154:2154:2154) (2178:2178:2178))
        (PORT d[7] (1947:1947:1947) (1979:1979:1979))
        (PORT d[8] (1908:1908:1908) (1939:1939:1939))
        (PORT d[9] (1909:1909:1909) (1945:1945:1945))
        (PORT d[10] (1997:1997:1997) (2045:2045:2045))
        (PORT d[11] (1910:1910:1910) (1961:1961:1961))
        (PORT d[12] (1923:1923:1923) (1967:1967:1967))
        (PORT clk (2516:2516:2516) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1127:1127:1127) (1070:1070:1070))
        (PORT clk (2516:2516:2516) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2505:2505:2505))
        (PORT d[0] (2011:2011:2011) (1947:1947:1947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a158.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2498:2498:2498))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (2154:2154:2154))
        (PORT clk (2502:2502:2502) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4583:4583:4583) (4703:4703:4703))
        (PORT d[1] (3196:3196:3196) (3265:3265:3265))
        (PORT d[2] (3929:3929:3929) (4041:4041:4041))
        (PORT d[3] (2585:2585:2585) (2691:2691:2691))
        (PORT d[4] (3474:3474:3474) (3553:3553:3553))
        (PORT d[5] (3897:3897:3897) (4007:4007:4007))
        (PORT d[6] (4958:4958:4958) (4894:4894:4894))
        (PORT d[7] (4267:4267:4267) (4515:4515:4515))
        (PORT d[8] (4266:4266:4266) (4286:4286:4286))
        (PORT d[9] (3697:3697:3697) (3676:3676:3676))
        (PORT d[10] (3079:3079:3079) (3191:3191:3191))
        (PORT d[11] (3436:3436:3436) (3482:3482:3482))
        (PORT d[12] (3059:3059:3059) (3169:3169:3169))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2748:2748:2748) (2745:2745:2745))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2525:2525:2525))
        (PORT d[0] (2797:2797:2797) (2804:2804:2804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5653:5653:5653) (5670:5670:5670))
        (PORT clk (2461:2461:2461) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2419:2419:2419))
        (PORT d[1] (2306:2306:2306) (2327:2327:2327))
        (PORT d[2] (2086:2086:2086) (2103:2103:2103))
        (PORT d[3] (2400:2400:2400) (2429:2429:2429))
        (PORT d[4] (1970:1970:1970) (1988:1988:1988))
        (PORT d[5] (2312:2312:2312) (2315:2315:2315))
        (PORT d[6] (2325:2325:2325) (2345:2345:2345))
        (PORT d[7] (2823:2823:2823) (2789:2789:2789))
        (PORT d[8] (1916:1916:1916) (1929:1929:1929))
        (PORT d[9] (1842:1842:1842) (1854:1854:1854))
        (PORT d[10] (1979:1979:1979) (1993:1993:1993))
        (PORT d[11] (1638:1638:1638) (1657:1657:1657))
        (PORT d[12] (2501:2501:2501) (2508:2508:2508))
        (PORT clk (2456:2456:2456) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (768:768:768) (715:715:715))
        (PORT clk (2456:2456:2456) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (PORT d[0] (3771:3771:3771) (3662:3662:3662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a134.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2440:2440:2440))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1469:1469:1469) (1500:1500:1500))
        (PORT clk (2556:2556:2556) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1422:1422:1422) (1454:1454:1454))
        (PORT d[1] (3756:3756:3756) (3969:3969:3969))
        (PORT d[2] (1622:1622:1622) (1641:1641:1641))
        (PORT d[3] (1857:1857:1857) (1947:1947:1947))
        (PORT d[4] (1479:1479:1479) (1526:1526:1526))
        (PORT d[5] (1188:1188:1188) (1235:1235:1235))
        (PORT d[6] (1214:1214:1214) (1275:1275:1275))
        (PORT d[7] (1736:1736:1736) (1765:1765:1765))
        (PORT d[8] (1464:1464:1464) (1511:1511:1511))
        (PORT d[9] (1452:1452:1452) (1484:1484:1484))
        (PORT d[10] (1359:1359:1359) (1382:1382:1382))
        (PORT d[11] (1742:1742:1742) (1771:1771:1771))
        (PORT d[12] (1145:1145:1145) (1193:1193:1193))
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2025:2025:2025) (1929:1929:1929))
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (PORT d[0] (3405:3405:3405) (3269:3269:3269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4121:4121:4121) (4042:4042:4042))
        (PORT clk (2515:2515:2515) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2210:2210:2210))
        (PORT d[1] (2230:2230:2230) (2209:2209:2209))
        (PORT d[2] (2532:2532:2532) (2472:2472:2472))
        (PORT d[3] (2509:2509:2509) (2469:2469:2469))
        (PORT d[4] (3279:3279:3279) (3226:3226:3226))
        (PORT d[5] (2651:2651:2651) (2607:2607:2607))
        (PORT d[6] (2915:2915:2915) (2859:2859:2859))
        (PORT d[7] (2563:2563:2563) (2525:2525:2525))
        (PORT d[8] (2243:2243:2243) (2206:2206:2206))
        (PORT d[9] (3078:3078:3078) (3104:3104:3104))
        (PORT d[10] (2469:2469:2469) (2467:2467:2467))
        (PORT d[11] (2967:2967:2967) (2936:2936:2936))
        (PORT d[12] (2667:2667:2667) (2631:2631:2631))
        (PORT clk (2510:2510:2510) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1290:1290:1290) (1190:1190:1190))
        (PORT clk (2510:2510:2510) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2506:2506:2506))
        (PORT d[0] (2696:2696:2696) (2691:2691:2691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a138.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2499:2499:2499))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1856:1856:1856) (1893:1893:1893))
        (PORT clk (2558:2558:2558) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4358:4358:4358) (4316:4316:4316))
        (PORT d[1] (2463:2463:2463) (2476:2476:2476))
        (PORT d[2] (4219:4219:4219) (4301:4301:4301))
        (PORT d[3] (3023:3023:3023) (3179:3179:3179))
        (PORT d[4] (3924:3924:3924) (4051:4051:4051))
        (PORT d[5] (4662:4662:4662) (4807:4807:4807))
        (PORT d[6] (2626:2626:2626) (2647:2647:2647))
        (PORT d[7] (3604:3604:3604) (3873:3873:3873))
        (PORT d[8] (4028:4028:4028) (4190:4190:4190))
        (PORT d[9] (3580:3580:3580) (3578:3578:3578))
        (PORT d[10] (2588:2588:2588) (2664:2664:2664))
        (PORT d[11] (1961:1961:1961) (2064:2064:2064))
        (PORT d[12] (4244:4244:4244) (4418:4418:4418))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1458:1458:1458))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (PORT d[0] (2211:2211:2211) (2135:2135:2135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5474:5474:5474) (5439:5439:5439))
        (PORT clk (2517:2517:2517) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1630:1630:1630))
        (PORT d[1] (1564:1564:1564) (1595:1595:1595))
        (PORT d[2] (2334:2334:2334) (2319:2319:2319))
        (PORT d[3] (2463:2463:2463) (2446:2446:2446))
        (PORT d[4] (1568:1568:1568) (1605:1605:1605))
        (PORT d[5] (1893:1893:1893) (1926:1926:1926))
        (PORT d[6] (1889:1889:1889) (1905:1905:1905))
        (PORT d[7] (1586:1586:1586) (1620:1620:1620))
        (PORT d[8] (1850:1850:1850) (1875:1875:1875))
        (PORT d[9] (1908:1908:1908) (1946:1946:1946))
        (PORT d[10] (1954:1954:1954) (1992:1992:1992))
        (PORT d[11] (1874:1874:1874) (1915:1915:1915))
        (PORT d[12] (1894:1894:1894) (1934:1934:1934))
        (PORT clk (2512:2512:2512) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1774:1774:1774) (1706:1706:1706))
        (PORT clk (2512:2512:2512) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (PORT d[0] (1967:1967:1967) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a130.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2504:2504:2504))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2439:2439:2439))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2176:2176:2176) (2209:2209:2209))
        (PORT d[1] (3748:3748:3748) (3946:3946:3946))
        (PORT d[2] (2741:2741:2741) (2745:2745:2745))
        (PORT d[3] (2158:2158:2158) (2228:2228:2228))
        (PORT d[4] (2206:2206:2206) (2253:2253:2253))
        (PORT d[5] (2796:2796:2796) (2809:2809:2809))
        (PORT d[6] (1918:1918:1918) (1978:1978:1978))
        (PORT d[7] (2345:2345:2345) (2361:2361:2361))
        (PORT d[8] (2181:2181:2181) (2218:2218:2218))
        (PORT d[9] (2221:2221:2221) (2252:2252:2252))
        (PORT d[10] (2026:2026:2026) (2044:2044:2044))
        (PORT d[11] (3352:3352:3352) (3355:3355:3355))
        (PORT d[12] (1905:1905:1905) (1956:1956:1956))
        (PORT clk (2508:2508:2508) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2105:2105:2105) (2057:2057:2057))
        (PORT clk (2508:2508:2508) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2534:2534:2534))
        (PORT d[0] (3005:3005:3005) (2906:2906:2906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4769:4769:4769) (4681:4681:4681))
        (PORT clk (2471:2471:2471) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2866:2866:2866) (2826:2826:2826))
        (PORT d[1] (3188:3188:3188) (3138:3138:3138))
        (PORT d[2] (2889:2889:2889) (2833:2833:2833))
        (PORT d[3] (3222:3222:3222) (3173:3173:3173))
        (PORT d[4] (3905:3905:3905) (3853:3853:3853))
        (PORT d[5] (3364:3364:3364) (3316:3316:3316))
        (PORT d[6] (3785:3785:3785) (3693:3693:3693))
        (PORT d[7] (2666:2666:2666) (2632:2632:2632))
        (PORT d[8] (2977:2977:2977) (2940:2940:2940))
        (PORT d[9] (3432:3432:3432) (3452:3452:3452))
        (PORT d[10] (3145:3145:3145) (3133:3133:3133))
        (PORT d[11] (3327:3327:3327) (3297:3297:3297))
        (PORT d[12] (3449:3449:3449) (3407:3407:3407))
        (PORT clk (2466:2466:2466) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1762:1762:1762) (1654:1654:1654))
        (PORT clk (2466:2466:2466) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (PORT d[0] (3620:3620:3620) (3451:3451:3451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a142.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2449:2449:2449))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3328:3328:3328) (3338:3338:3338))
        (PORT clk (2516:2516:2516) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4396:4396:4396) (4367:4367:4367))
        (PORT d[1] (4106:4106:4106) (4277:4277:4277))
        (PORT d[2] (4657:4657:4657) (4756:4756:4756))
        (PORT d[3] (3342:3342:3342) (3537:3537:3537))
        (PORT d[4] (4299:4299:4299) (4465:4465:4465))
        (PORT d[5] (4385:4385:4385) (4575:4575:4575))
        (PORT d[6] (4492:4492:4492) (4467:4467:4467))
        (PORT d[7] (3965:3965:3965) (4203:4203:4203))
        (PORT d[8] (3411:3411:3411) (3587:3587:3587))
        (PORT d[9] (4058:4058:4058) (4050:4050:4050))
        (PORT d[10] (3732:3732:3732) (3878:3878:3878))
        (PORT d[11] (3757:3757:3757) (3862:3862:3862))
        (PORT d[12] (3869:3869:3869) (4042:4042:4042))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2816:2816:2816) (2809:2809:2809))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2538:2538:2538))
        (PORT d[0] (3944:3944:3944) (3867:3867:3867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6956:6956:6956) (6920:6920:6920))
        (PORT clk (2475:2475:2475) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3089:3089:3089) (3150:3150:3150))
        (PORT d[1] (3006:3006:3006) (3091:3091:3091))
        (PORT d[2] (4134:4134:4134) (4138:4138:4138))
        (PORT d[3] (3883:3883:3883) (3881:3881:3881))
        (PORT d[4] (3550:3550:3550) (3557:3557:3557))
        (PORT d[5] (3685:3685:3685) (3724:3724:3724))
        (PORT d[6] (3564:3564:3564) (3591:3591:3591))
        (PORT d[7] (3038:3038:3038) (3076:3076:3076))
        (PORT d[8] (3413:3413:3413) (3440:3440:3440))
        (PORT d[9] (3295:3295:3295) (3327:3327:3327))
        (PORT d[10] (3041:3041:3041) (3125:3125:3125))
        (PORT d[11] (3391:3391:3391) (3452:3452:3452))
        (PORT d[12] (3676:3676:3676) (3723:3723:3723))
        (PORT clk (2470:2470:2470) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1122:1122:1122) (1065:1065:1065))
        (PORT clk (2470:2470:2470) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2460:2460:2460))
        (PORT d[0] (3301:3301:3301) (3213:3213:3213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2453:2453:2453))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (1958:1958:1958))
        (PORT clk (2495:2495:2495) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3930:3930:3930) (4022:4022:4022))
        (PORT d[1] (2896:2896:2896) (3018:3018:3018))
        (PORT d[2] (3518:3518:3518) (3581:3581:3581))
        (PORT d[3] (2640:2640:2640) (2761:2761:2761))
        (PORT d[4] (4072:4072:4072) (4166:4166:4166))
        (PORT d[5] (4256:4256:4256) (4376:4376:4376))
        (PORT d[6] (2927:2927:2927) (2933:2933:2933))
        (PORT d[7] (3941:3941:3941) (4202:4202:4202))
        (PORT d[8] (3215:3215:3215) (3210:3210:3210))
        (PORT d[9] (3830:3830:3830) (3802:3802:3802))
        (PORT d[10] (2866:2866:2866) (2932:2932:2932))
        (PORT d[11] (3578:3578:3578) (3573:3573:3573))
        (PORT d[12] (3269:3269:3269) (3339:3339:3339))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2830:2830:2830) (2710:2710:2710))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (PORT d[0] (3773:3773:3773) (3669:3669:3669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5569:5569:5569) (5571:5571:5571))
        (PORT clk (2454:2454:2454) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (1985:1985:1985))
        (PORT d[1] (1832:1832:1832) (1853:1853:1853))
        (PORT d[2] (2703:2703:2703) (2691:2691:2691))
        (PORT d[3] (2244:2244:2244) (2272:2272:2272))
        (PORT d[4] (2934:2934:2934) (2935:2935:2935))
        (PORT d[5] (2242:2242:2242) (2263:2263:2263))
        (PORT d[6] (2816:2816:2816) (2820:2820:2820))
        (PORT d[7] (2609:2609:2609) (2581:2581:2581))
        (PORT d[8] (2206:2206:2206) (2224:2224:2224))
        (PORT d[9] (2484:2484:2484) (2490:2490:2490))
        (PORT d[10] (1496:1496:1496) (1531:1531:1531))
        (PORT d[11] (1966:1966:1966) (2000:2000:2000))
        (PORT d[12] (1903:1903:1903) (1941:1941:1941))
        (PORT clk (2449:2449:2449) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1112:1112:1112) (1050:1050:1050))
        (PORT clk (2449:2449:2449) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2438:2438:2438))
        (PORT d[0] (2965:2965:2965) (2886:2886:2886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2431:2431:2431))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2960:2960:2960) (2974:2974:2974))
        (PORT clk (2546:2546:2546) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3709:3709:3709) (3682:3682:3682))
        (PORT d[1] (3359:3359:3359) (3534:3534:3534))
        (PORT d[2] (4351:4351:4351) (4471:4471:4471))
        (PORT d[3] (3387:3387:3387) (3544:3544:3544))
        (PORT d[4] (4316:4316:4316) (4476:4476:4476))
        (PORT d[5] (4708:4708:4708) (4891:4891:4891))
        (PORT d[6] (3771:3771:3771) (3748:3748:3748))
        (PORT d[7] (3575:3575:3575) (3805:3805:3805))
        (PORT d[8] (3707:3707:3707) (3874:3874:3874))
        (PORT d[9] (3326:3326:3326) (3315:3315:3315))
        (PORT d[10] (3361:3361:3361) (3511:3511:3511))
        (PORT d[11] (3034:3034:3034) (3138:3138:3138))
        (PORT d[12] (3907:3907:3907) (4078:4078:4078))
        (PORT clk (2542:2542:2542) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2415:2415:2415))
        (PORT clk (2542:2542:2542) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2567:2567:2567))
        (PORT d[0] (4054:4054:4054) (4061:4061:4061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6566:6566:6566) (6527:6527:6527))
        (PORT clk (2505:2505:2505) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2445:2445:2445))
        (PORT d[1] (2709:2709:2709) (2801:2801:2801))
        (PORT d[2] (3782:3782:3782) (3785:3785:3785))
        (PORT d[3] (3175:3175:3175) (3173:3173:3173))
        (PORT d[4] (3177:3177:3177) (3167:3167:3167))
        (PORT d[5] (2952:2952:2952) (2986:2986:2986))
        (PORT d[6] (3161:3161:3161) (3179:3179:3179))
        (PORT d[7] (2705:2705:2705) (2747:2747:2747))
        (PORT d[8] (2628:2628:2628) (2653:2653:2653))
        (PORT d[9] (2629:2629:2629) (2668:2668:2668))
        (PORT d[10] (3021:3021:3021) (3095:3095:3095))
        (PORT d[11] (2649:2649:2649) (2701:2701:2701))
        (PORT d[12] (2956:2956:2956) (3000:3000:3000))
        (PORT clk (2500:2500:2500) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1313:1313:1313) (1234:1234:1234))
        (PORT clk (2500:2500:2500) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2489:2489:2489))
        (PORT d[0] (2860:2860:2860) (2770:2770:2770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2482:2482:2482))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2735:2735:2735) (2736:2736:2736))
        (PORT clk (2543:2543:2543) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3025:3025:3025) (3024:3024:3024))
        (PORT d[1] (2675:2675:2675) (2735:2735:2735))
        (PORT d[2] (4688:4688:4688) (4850:4850:4850))
        (PORT d[3] (2845:2845:2845) (2892:2892:2892))
        (PORT d[4] (2678:2678:2678) (2738:2738:2738))
        (PORT d[5] (2433:2433:2433) (2461:2461:2461))
        (PORT d[6] (2918:2918:2918) (2947:2947:2947))
        (PORT d[7] (2784:2784:2784) (2967:2967:2967))
        (PORT d[8] (3426:3426:3426) (3597:3597:3597))
        (PORT d[9] (2533:2533:2533) (2567:2567:2567))
        (PORT d[10] (3373:3373:3373) (3560:3560:3560))
        (PORT d[11] (2702:2702:2702) (2741:2741:2741))
        (PORT d[12] (3366:3366:3366) (3399:3399:3399))
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2777:2777:2777) (2713:2713:2713))
        (PORT clk (2539:2539:2539) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2563:2563:2563))
        (PORT d[0] (3721:3721:3721) (3619:3619:3619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4992:4992:4992) (4938:4938:4938))
        (PORT clk (2502:2502:2502) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3983:3983:3983) (3983:3983:3983))
        (PORT d[1] (2974:2974:2974) (3096:3096:3096))
        (PORT d[2] (4552:4552:4552) (4476:4476:4476))
        (PORT d[3] (3824:3824:3824) (3765:3765:3765))
        (PORT d[4] (4672:4672:4672) (4678:4678:4678))
        (PORT d[5] (4163:4163:4163) (4127:4127:4127))
        (PORT d[6] (4667:4667:4667) (4603:4603:4603))
        (PORT d[7] (4280:4280:4280) (4262:4262:4262))
        (PORT d[8] (3769:3769:3769) (3748:3748:3748))
        (PORT d[9] (3374:3374:3374) (3522:3522:3522))
        (PORT d[10] (3439:3439:3439) (3566:3566:3566))
        (PORT d[11] (4345:4345:4345) (4315:4315:4315))
        (PORT d[12] (4156:4156:4156) (4138:4138:4138))
        (PORT clk (2497:2497:2497) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1336:1336:1336))
        (PORT clk (2497:2497:2497) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2485:2485:2485))
        (PORT d[0] (3843:3843:3843) (3777:3777:3777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3106:3106:3106))
        (PORT clk (2497:2497:2497) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3743:3743:3743) (3737:3737:3737))
        (PORT d[1] (3391:3391:3391) (3449:3449:3449))
        (PORT d[2] (5099:5099:5099) (5271:5271:5271))
        (PORT d[3] (3905:3905:3905) (4163:4163:4163))
        (PORT d[4] (3439:3439:3439) (3505:3505:3505))
        (PORT d[5] (3461:3461:3461) (3478:3478:3478))
        (PORT d[6] (4329:4329:4329) (4315:4315:4315))
        (PORT d[7] (3701:3701:3701) (3846:3846:3846))
        (PORT d[8] (3752:3752:3752) (3915:3915:3915))
        (PORT d[9] (5023:5023:5023) (5018:5018:5018))
        (PORT d[10] (3384:3384:3384) (3574:3574:3574))
        (PORT d[11] (3431:3431:3431) (3469:3469:3469))
        (PORT d[12] (3966:3966:3966) (4191:4191:4191))
        (PORT clk (2493:2493:2493) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3306:3306:3306) (3184:3184:3184))
        (PORT clk (2493:2493:2493) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2517:2517:2517))
        (PORT d[0] (3617:3617:3617) (3513:3513:3513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5733:5733:5733) (5667:5667:5667))
        (PORT clk (2456:2456:2456) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4416:4416:4416) (4419:4419:4419))
        (PORT d[1] (3360:3360:3360) (3477:3477:3477))
        (PORT d[2] (5230:5230:5230) (5144:5144:5144))
        (PORT d[3] (5435:5435:5435) (5325:5325:5325))
        (PORT d[4] (5332:5332:5332) (5364:5364:5364))
        (PORT d[5] (5053:5053:5053) (5011:5011:5011))
        (PORT d[6] (5329:5329:5329) (5266:5266:5266))
        (PORT d[7] (5002:5002:5002) (4985:4985:4985))
        (PORT d[8] (4804:4804:4804) (4768:4768:4768))
        (PORT d[9] (3675:3675:3675) (3846:3846:3846))
        (PORT d[10] (4116:4116:4116) (4241:4241:4241))
        (PORT d[11] (5694:5694:5694) (5622:5622:5622))
        (PORT d[12] (4893:4893:4893) (4869:4869:4869))
        (PORT clk (2451:2451:2451) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1131:1131:1131) (1075:1075:1075))
        (PORT clk (2451:2451:2451) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2439:2439:2439))
        (PORT d[0] (3395:3395:3395) (3412:3412:3412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2432:2432:2432))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2959:2959:2959) (2973:2973:2973))
        (PORT clk (2559:2559:2559) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4020:4020:4020) (3962:3962:3962))
        (PORT d[1] (3774:3774:3774) (3951:3951:3951))
        (PORT d[2] (3915:3915:3915) (3994:3994:3994))
        (PORT d[3] (3047:3047:3047) (3210:3210:3210))
        (PORT d[4] (3879:3879:3879) (3998:3998:3998))
        (PORT d[5] (4356:4356:4356) (4508:4508:4508))
        (PORT d[6] (3805:3805:3805) (3786:3786:3786))
        (PORT d[7] (3195:3195:3195) (3412:3412:3412))
        (PORT d[8] (3348:3348:3348) (3518:3518:3518))
        (PORT d[9] (3261:3261:3261) (3250:3250:3250))
        (PORT d[10] (3707:3707:3707) (3851:3851:3851))
        (PORT d[11] (3045:3045:3045) (3151:3151:3151))
        (PORT d[12] (4083:4083:4083) (4230:4230:4230))
        (PORT clk (2555:2555:2555) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2171:2171:2171))
        (PORT clk (2555:2555:2555) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2579:2579:2579))
        (PORT d[0] (2897:2897:2897) (2809:2809:2809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5860:5860:5860) (5824:5824:5824))
        (PORT clk (2518:2518:2518) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2295:2295:2295) (2338:2338:2338))
        (PORT d[1] (2614:2614:2614) (2658:2658:2658))
        (PORT d[2] (3098:3098:3098) (3098:3098:3098))
        (PORT d[3] (2891:2891:2891) (2890:2890:2890))
        (PORT d[4] (2519:2519:2519) (2530:2530:2530))
        (PORT d[5] (2606:2606:2606) (2640:2640:2640))
        (PORT d[6] (2507:2507:2507) (2534:2534:2534))
        (PORT d[7] (2312:2312:2312) (2346:2346:2346))
        (PORT d[8] (2283:2283:2283) (2312:2312:2312))
        (PORT d[9] (2976:2976:2976) (3122:3122:3122))
        (PORT d[10] (2344:2344:2344) (2384:2384:2384))
        (PORT d[11] (2278:2278:2278) (2327:2327:2327))
        (PORT d[12] (2295:2295:2295) (2343:2343:2343))
        (PORT clk (2513:2513:2513) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1319:1319:1319) (1221:1221:1221))
        (PORT clk (2513:2513:2513) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2501:2501:2501))
        (PORT d[0] (2292:2292:2292) (2225:2225:2225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2494:2494:2494))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3981:3981:3981) (3979:3979:3979))
        (PORT clk (2504:2504:2504) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5076:5076:5076) (5032:5032:5032))
        (PORT d[1] (4747:4747:4747) (4907:4907:4907))
        (PORT d[2] (5303:5303:5303) (5384:5384:5384))
        (PORT d[3] (3750:3750:3750) (3938:3938:3938))
        (PORT d[4] (3974:3974:3974) (4140:4140:4140))
        (PORT d[5] (4353:4353:4353) (4537:4537:4537))
        (PORT d[6] (4831:4831:4831) (4799:4799:4799))
        (PORT d[7] (4610:4610:4610) (4838:4838:4838))
        (PORT d[8] (4106:4106:4106) (4280:4280:4280))
        (PORT d[9] (4778:4778:4778) (4761:4761:4761))
        (PORT d[10] (4456:4456:4456) (4592:4592:4592))
        (PORT d[11] (4712:4712:4712) (4789:4789:4789))
        (PORT d[12] (4235:4235:4235) (4404:4404:4404))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (3481:3481:3481))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2522:2522:2522))
        (PORT d[0] (4566:4566:4566) (4568:4568:4568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7956:7956:7956) (7881:7881:7881))
        (PORT clk (2463:2463:2463) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3486:3486:3486) (3547:3547:3547))
        (PORT d[1] (3298:3298:3298) (3411:3411:3411))
        (PORT d[2] (4796:4796:4796) (4791:4791:4791))
        (PORT d[3] (4652:4652:4652) (4637:4637:4637))
        (PORT d[4] (5339:5339:5339) (5352:5352:5352))
        (PORT d[5] (4052:4052:4052) (4089:4089:4089))
        (PORT d[6] (4264:4264:4264) (4287:4287:4287))
        (PORT d[7] (3780:3780:3780) (3815:3815:3815))
        (PORT d[8] (4092:4092:4092) (4107:4107:4107))
        (PORT d[9] (3807:3807:3807) (4048:4048:4048))
        (PORT d[10] (3655:3655:3655) (3743:3743:3743))
        (PORT d[11] (4032:4032:4032) (4078:4078:4078))
        (PORT d[12] (4023:4023:4023) (4070:4070:4070))
        (PORT clk (2458:2458:2458) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1317:1317:1317))
        (PORT clk (2458:2458:2458) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2444:2444:2444))
        (PORT d[0] (3962:3962:3962) (3923:3923:3923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2437:2437:2437))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3661:3661:3661) (3666:3666:3666))
        (PORT clk (2488:2488:2488) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4749:4749:4749) (4717:4717:4717))
        (PORT d[1] (4448:4448:4448) (4617:4617:4617))
        (PORT d[2] (4977:4977:4977) (5068:5068:5068))
        (PORT d[3] (3367:3367:3367) (3563:3563:3563))
        (PORT d[4] (4025:4025:4025) (4193:4193:4193))
        (PORT d[5] (4674:4674:4674) (4852:4852:4852))
        (PORT d[6] (4843:4843:4843) (4812:4812:4812))
        (PORT d[7] (4326:4326:4326) (4565:4565:4565))
        (PORT d[8] (4082:4082:4082) (4250:4250:4250))
        (PORT d[9] (4416:4416:4416) (4406:4406:4406))
        (PORT d[10] (4109:4109:4109) (4251:4251:4251))
        (PORT d[11] (4103:4103:4103) (4203:4203:4203))
        (PORT d[12] (4222:4222:4222) (4394:4394:4394))
        (PORT clk (2484:2484:2484) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3911:3911:3911) (3828:3828:3828))
        (PORT clk (2484:2484:2484) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2508:2508:2508))
        (PORT d[0] (4722:4722:4722) (4725:4725:4725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7313:7313:7313) (7273:7273:7273))
        (PORT clk (2447:2447:2447) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3451:3451:3451) (3509:3509:3509))
        (PORT d[1] (3029:3029:3029) (3153:3153:3153))
        (PORT d[2] (4754:4754:4754) (4748:4748:4748))
        (PORT d[3] (4296:4296:4296) (4294:4294:4294))
        (PORT d[4] (3898:3898:3898) (3899:3899:3899))
        (PORT d[5] (3987:3987:3987) (4020:4020:4020))
        (PORT d[6] (3957:3957:3957) (3996:3996:3996))
        (PORT d[7] (3759:3759:3759) (3792:3792:3792))
        (PORT d[8] (3760:3760:3760) (3781:3781:3781))
        (PORT d[9] (3821:3821:3821) (4051:4051:4051))
        (PORT d[10] (3392:3392:3392) (3470:3470:3470))
        (PORT d[11] (3735:3735:3735) (3791:3791:3791))
        (PORT d[12] (4030:4030:4030) (4080:4080:4080))
        (PORT clk (2442:2442:2442) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1617:1617:1617) (1512:1512:1512))
        (PORT clk (2442:2442:2442) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2430:2430:2430))
        (PORT d[0] (3594:3594:3594) (3502:3502:3502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2423:2423:2423))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2223:2223:2223) (2302:2302:2302))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4332:4332:4332) (4423:4423:4423))
        (PORT d[1] (2896:2896:2896) (3017:3017:3017))
        (PORT d[2] (3798:3798:3798) (3844:3844:3844))
        (PORT d[3] (2313:2313:2313) (2446:2446:2446))
        (PORT d[4] (4410:4410:4410) (4499:4499:4499))
        (PORT d[5] (4596:4596:4596) (4712:4712:4712))
        (PORT d[6] (2683:2683:2683) (2694:2694:2694))
        (PORT d[7] (3614:3614:3614) (3883:3883:3883))
        (PORT d[8] (2320:2320:2320) (2345:2345:2345))
        (PORT d[9] (3261:3261:3261) (3243:3243:3243))
        (PORT d[10] (2321:2321:2321) (2437:2437:2437))
        (PORT d[11] (3463:3463:3463) (3458:3458:3458))
        (PORT d[12] (3798:3798:3798) (3919:3919:3919))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3353:3353:3353) (3242:3242:3242))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT d[0] (3677:3677:3677) (3607:3607:3607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5837:5837:5837) (5824:5824:5824))
        (PORT clk (2477:2477:2477) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1583:1583:1583) (1625:1625:1625))
        (PORT d[1] (1532:1532:1532) (1568:1568:1568))
        (PORT d[2] (2344:2344:2344) (2333:2333:2333))
        (PORT d[3] (1549:1549:1549) (1586:1586:1586))
        (PORT d[4] (2245:2245:2245) (2271:2271:2271))
        (PORT d[5] (1878:1878:1878) (1904:1904:1904))
        (PORT d[6] (2075:2075:2075) (2091:2091:2091))
        (PORT d[7] (2593:2593:2593) (2564:2564:2564))
        (PORT d[8] (1844:1844:1844) (1856:1856:1856))
        (PORT d[9] (1929:1929:1929) (1968:1968:1968))
        (PORT d[10] (1852:1852:1852) (1881:1881:1881))
        (PORT d[11] (1245:1245:1245) (1289:1289:1289))
        (PORT d[12] (2131:2131:2131) (2134:2134:2134))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1358:1358:1358) (1291:1291:1291))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (PORT d[0] (3002:3002:3002) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a102.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2456:2456:2456))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3054:3054:3054) (3060:3060:3060))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3347:3347:3347) (3342:3342:3342))
        (PORT d[1] (3025:3025:3025) (3080:3080:3080))
        (PORT d[2] (4754:4754:4754) (4930:4930:4930))
        (PORT d[3] (3520:3520:3520) (3777:3777:3777))
        (PORT d[4] (3048:3048:3048) (3110:3110:3110))
        (PORT d[5] (3113:3113:3113) (3130:3130:3130))
        (PORT d[6] (3625:3625:3625) (3612:3612:3612))
        (PORT d[7] (3752:3752:3752) (3902:3902:3902))
        (PORT d[8] (3672:3672:3672) (3818:3818:3818))
        (PORT d[9] (4716:4716:4716) (4718:4718:4718))
        (PORT d[10] (3064:3064:3064) (3254:3254:3254))
        (PORT d[11] (3066:3066:3066) (3104:3104:3104))
        (PORT d[12] (3966:3966:3966) (4182:4182:4182))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3865:3865:3865) (3800:3800:3800))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (PORT d[0] (3220:3220:3220) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5327:5327:5327) (5273:5273:5273))
        (PORT clk (2478:2478:2478) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4053:4053:4053) (4062:4062:4062))
        (PORT d[1] (3376:3376:3376) (3494:3494:3494))
        (PORT d[2] (4892:4892:4892) (4814:4814:4814))
        (PORT d[3] (4832:4832:4832) (4741:4741:4741))
        (PORT d[4] (5022:5022:5022) (5023:5023:5023))
        (PORT d[5] (4672:4672:4672) (4632:4632:4632))
        (PORT d[6] (5334:5334:5334) (5274:5274:5274))
        (PORT d[7] (4615:4615:4615) (4600:4600:4600))
        (PORT d[8] (4127:4127:4127) (4104:4104:4104))
        (PORT d[9] (3696:3696:3696) (3869:3869:3869))
        (PORT d[10] (3838:3838:3838) (3971:3971:3971))
        (PORT d[11] (4768:4768:4768) (4744:4744:4744))
        (PORT d[12] (4515:4515:4515) (4495:4495:4495))
        (PORT clk (2473:2473:2473) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1064:1064:1064) (980:980:980))
        (PORT clk (2473:2473:2473) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2463:2463:2463))
        (PORT d[0] (3479:3479:3479) (3484:3484:3484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a98.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2456:2456:2456))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1785:1785:1785) (1814:1814:1814))
        (PORT clk (2568:2568:2568) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2300:2300:2300))
        (PORT d[1] (1933:1933:1933) (1990:1990:1990))
        (PORT d[2] (4320:4320:4320) (4447:4447:4447))
        (PORT d[3] (2184:2184:2184) (2232:2232:2232))
        (PORT d[4] (1952:1952:1952) (2009:2009:2009))
        (PORT d[5] (2234:2234:2234) (2284:2284:2284))
        (PORT d[6] (1919:1919:1919) (1967:1967:1967))
        (PORT d[7] (2426:2426:2426) (2448:2448:2448))
        (PORT d[8] (1882:1882:1882) (1930:1930:1930))
        (PORT d[9] (2098:2098:2098) (2137:2137:2137))
        (PORT d[10] (2930:2930:2930) (3080:3080:3080))
        (PORT d[11] (1915:1915:1915) (1957:1957:1957))
        (PORT d[12] (1935:1935:1935) (1984:1984:1984))
        (PORT clk (2564:2564:2564) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1073:1073:1073))
        (PORT clk (2564:2564:2564) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
        (PORT d[0] (1760:1760:1760) (1716:1716:1716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4235:4235:4235) (4160:4160:4160))
        (PORT clk (2527:2527:2527) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3309:3309:3309) (3317:3317:3317))
        (PORT d[1] (2978:2978:2978) (3102:3102:3102))
        (PORT d[2] (3795:3795:3795) (3721:3721:3721))
        (PORT d[3] (4160:4160:4160) (4086:4086:4086))
        (PORT d[4] (3396:3396:3396) (3377:3377:3377))
        (PORT d[5] (3104:3104:3104) (3077:3077:3077))
        (PORT d[6] (3645:3645:3645) (3593:3593:3593))
        (PORT d[7] (4438:4438:4438) (4441:4441:4441))
        (PORT d[8] (3426:3426:3426) (3399:3399:3399))
        (PORT d[9] (2926:2926:2926) (2993:2993:2993))
        (PORT d[10] (3706:3706:3706) (3817:3817:3817))
        (PORT d[11] (3586:3586:3586) (3550:3550:3550))
        (PORT d[12] (3404:3404:3404) (3384:3384:3384))
        (PORT clk (2522:2522:2522) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1055:1055:1055) (989:989:989))
        (PORT clk (2522:2522:2522) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2512:2512:2512))
        (PORT d[0] (3103:3103:3103) (3084:3084:3084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a110.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2505:2505:2505))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2772:2772:2772) (2712:2712:2712))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2379:2379:2379))
        (PORT d[1] (2393:2393:2393) (2384:2384:2384))
        (PORT d[2] (2266:2266:2266) (2234:2234:2234))
        (PORT d[3] (3965:3965:3965) (4255:4255:4255))
        (PORT d[4] (2260:2260:2260) (2252:2252:2252))
        (PORT d[5] (3188:3188:3188) (3144:3144:3144))
        (PORT d[6] (2833:2833:2833) (2890:2890:2890))
        (PORT d[7] (2859:2859:2859) (2906:2906:2906))
        (PORT d[8] (2861:2861:2861) (2946:2946:2946))
        (PORT d[9] (3246:3246:3246) (3190:3190:3190))
        (PORT d[10] (2400:2400:2400) (2399:2399:2399))
        (PORT d[11] (3233:3233:3233) (3293:3293:3293))
        (PORT d[12] (2435:2435:2435) (2434:2434:2434))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3506:3506:3506) (3323:3323:3323))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (PORT d[0] (3755:3755:3755) (3583:3583:3583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3392:3392:3392) (3354:3354:3354))
        (PORT clk (2510:2510:2510) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4317:4317:4317) (4305:4305:4305))
        (PORT d[1] (3076:3076:3076) (3194:3194:3194))
        (PORT d[2] (4339:4339:4339) (4188:4188:4188))
        (PORT d[3] (4980:4980:4980) (4854:4854:4854))
        (PORT d[4] (4520:4520:4520) (4465:4465:4465))
        (PORT d[5] (4394:4394:4394) (4258:4258:4258))
        (PORT d[6] (3949:3949:3949) (3972:3972:3972))
        (PORT d[7] (4538:4538:4538) (4416:4416:4416))
        (PORT d[8] (5018:5018:5018) (4869:4869:4869))
        (PORT d[9] (2889:2889:2889) (2979:2979:2979))
        (PORT d[10] (3278:3278:3278) (3377:3377:3377))
        (PORT d[11] (5698:5698:5698) (5531:5531:5531))
        (PORT d[12] (5306:5306:5306) (5159:5159:5159))
        (PORT clk (2505:2505:2505) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1902:1902:1902) (1774:1774:1774))
        (PORT clk (2505:2505:2505) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (PORT d[0] (3074:3074:3074) (3024:3024:3024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a106.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2488:2488:2488))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1480:1480:1480))
        (PORT clk (2556:2556:2556) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1807:1807:1807) (1847:1847:1847))
        (PORT d[1] (1578:1578:1578) (1634:1634:1634))
        (PORT d[2] (1971:1971:1971) (1975:1975:1975))
        (PORT d[3] (1813:1813:1813) (1855:1855:1855))
        (PORT d[4] (1503:1503:1503) (1551:1551:1551))
        (PORT d[5] (3980:3980:3980) (4171:4171:4171))
        (PORT d[6] (1570:1570:1570) (1623:1623:1623))
        (PORT d[7] (1809:1809:1809) (1858:1858:1858))
        (PORT d[8] (1507:1507:1507) (1554:1554:1554))
        (PORT d[9] (2487:2487:2487) (2505:2505:2505))
        (PORT d[10] (3295:3295:3295) (3441:3441:3441))
        (PORT d[11] (1555:1555:1555) (1602:1602:1602))
        (PORT d[12] (1544:1544:1544) (1580:1580:1580))
        (PORT clk (2552:2552:2552) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (773:773:773) (724:724:724))
        (PORT clk (2552:2552:2552) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (PORT d[0] (1383:1383:1383) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3864:3864:3864) (3787:3787:3787))
        (PORT clk (2515:2515:2515) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2948:2948:2948) (2915:2915:2915))
        (PORT d[1] (2731:2731:2731) (2719:2719:2719))
        (PORT d[2] (2877:2877:2877) (2815:2815:2815))
        (PORT d[3] (4500:4500:4500) (4420:4420:4420))
        (PORT d[4] (3037:3037:3037) (3017:3017:3017))
        (PORT d[5] (2721:2721:2721) (2691:2691:2691))
        (PORT d[6] (3267:3267:3267) (3212:3212:3212))
        (PORT d[7] (4016:4016:4016) (4015:4015:4015))
        (PORT d[8] (2657:2657:2657) (2622:2622:2622))
        (PORT d[9] (2564:2564:2564) (2638:2638:2638))
        (PORT d[10] (4070:4070:4070) (4181:4181:4181))
        (PORT d[11] (3229:3229:3229) (3193:3193:3193))
        (PORT d[12] (3100:3100:3100) (3079:3079:3079))
        (PORT clk (2510:2510:2510) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (992:992:992))
        (PORT clk (2510:2510:2510) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2503:2503:2503))
        (PORT d[0] (2278:2278:2278) (2179:2179:2179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a118.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2461:2461:2461))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3057:3057:3057) (3056:3056:3056))
        (PORT d[1] (2668:2668:2668) (2726:2726:2726))
        (PORT d[2] (5011:5011:5011) (5160:5160:5160))
        (PORT d[3] (2871:2871:2871) (2918:2918:2918))
        (PORT d[4] (2696:2696:2696) (2756:2756:2756))
        (PORT d[5] (2387:2387:2387) (2417:2417:2417))
        (PORT d[6] (2634:2634:2634) (2673:2673:2673))
        (PORT d[7] (2820:2820:2820) (2840:2840:2840))
        (PORT d[8] (3460:3460:3460) (3633:3633:3633))
        (PORT d[9] (2879:2879:2879) (2910:2910:2910))
        (PORT d[10] (3269:3269:3269) (3450:3450:3450))
        (PORT d[11] (2701:2701:2701) (2740:2740:2740))
        (PORT d[12] (3007:3007:3007) (3040:3040:3040))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (1773:1773:1773))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT d[0] (2418:2418:2418) (2359:2359:2359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4967:4967:4967) (4897:4897:4897))
        (PORT clk (2505:2505:2505) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3702:3702:3702) (3709:3709:3709))
        (PORT d[1] (2991:2991:2991) (3112:3112:3112))
        (PORT d[2] (4524:4524:4524) (4446:4446:4446))
        (PORT d[3] (4164:4164:4164) (4091:4091:4091))
        (PORT d[4] (4692:4692:4692) (4700:4700:4700))
        (PORT d[5] (3808:3808:3808) (3777:3777:3777))
        (PORT d[6] (4345:4345:4345) (4294:4294:4294))
        (PORT d[7] (4629:4629:4629) (4610:4610:4610))
        (PORT d[8] (3761:3761:3761) (3737:3737:3737))
        (PORT d[9] (3018:3018:3018) (3170:3170:3170))
        (PORT d[10] (3073:3073:3073) (3203:3203:3203))
        (PORT d[11] (4313:4313:4313) (4279:4279:4279))
        (PORT d[12] (4372:4372:4372) (4346:4346:4346))
        (PORT clk (2500:2500:2500) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1370:1370:1370) (1289:1289:1289))
        (PORT clk (2500:2500:2500) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (PORT d[0] (3186:3186:3186) (3063:3063:3063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a114.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3936:3936:3936) (4087:4087:4087))
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4655:4655:4655) (4818:4818:4818))
        (PORT d[1] (3586:3586:3586) (3696:3696:3696))
        (PORT d[2] (4775:4775:4775) (4941:4941:4941))
        (PORT d[3] (4169:4169:4169) (4410:4410:4410))
        (PORT d[4] (4673:4673:4673) (4876:4876:4876))
        (PORT d[5] (5260:5260:5260) (5530:5530:5530))
        (PORT d[6] (5495:5495:5495) (5421:5421:5421))
        (PORT d[7] (3932:3932:3932) (4162:4162:4162))
        (PORT d[8] (3802:3802:3802) (4019:4019:4019))
        (PORT d[9] (5116:5116:5116) (5065:5065:5065))
        (PORT d[10] (3122:3122:3122) (3289:3289:3289))
        (PORT d[11] (2235:2235:2235) (2363:2363:2363))
        (PORT d[12] (4263:4263:4263) (4402:4402:4402))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3782:3782:3782) (3680:3680:3680))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2537:2537:2537))
        (PORT d[0] (3421:3421:3421) (3431:3431:3431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5950:5950:5950) (5944:5944:5944))
        (PORT clk (2476:2476:2476) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3544:3544:3544) (3596:3596:3596))
        (PORT d[1] (3516:3516:3516) (3689:3689:3689))
        (PORT d[2] (3615:3615:3615) (3634:3634:3634))
        (PORT d[3] (5338:5338:5338) (5302:5302:5302))
        (PORT d[4] (5342:5342:5342) (5385:5385:5385))
        (PORT d[5] (3459:3459:3459) (3480:3480:3480))
        (PORT d[6] (5339:5339:5339) (5398:5398:5398))
        (PORT d[7] (4420:4420:4420) (4397:4397:4397))
        (PORT d[8] (3712:3712:3712) (3704:3704:3704))
        (PORT d[9] (4586:4586:4586) (4891:4891:4891))
        (PORT d[10] (3403:3403:3403) (3525:3525:3525))
        (PORT d[11] (3695:3695:3695) (3712:3712:3712))
        (PORT d[12] (6365:6365:6365) (6422:6422:6422))
        (PORT clk (2471:2471:2471) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1318:1318:1318))
        (PORT clk (2471:2471:2471) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2459:2459:2459))
        (PORT d[0] (4948:4948:4948) (4814:4814:4814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a126.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2652:2652:2652) (2825:2825:2825))
        (PORT clk (2542:2542:2542) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4992:4992:4992) (5145:5145:5145))
        (PORT d[1] (3207:3207:3207) (3320:3320:3320))
        (PORT d[2] (5267:5267:5267) (5329:5329:5329))
        (PORT d[3] (3412:3412:3412) (3605:3605:3605))
        (PORT d[4] (3947:3947:3947) (4131:4131:4131))
        (PORT d[5] (4862:4862:4862) (5132:5132:5132))
        (PORT d[6] (4396:4396:4396) (4603:4603:4603))
        (PORT d[7] (4631:4631:4631) (4882:4882:4882))
        (PORT d[8] (4160:4160:4160) (4409:4409:4409))
        (PORT d[9] (5973:5973:5973) (5929:5929:5929))
        (PORT d[10] (2733:2733:2733) (2898:2898:2898))
        (PORT d[11] (2661:2661:2661) (2758:2758:2758))
        (PORT d[12] (4172:4172:4172) (4356:4356:4356))
        (PORT clk (2538:2538:2538) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2265:2265:2265))
        (PORT clk (2538:2538:2538) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (PORT d[0] (2980:2980:2980) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5519:5519:5519) (5517:5517:5517))
        (PORT clk (2501:2501:2501) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2439:2439:2439) (2493:2493:2493))
        (PORT d[1] (3573:3573:3573) (3780:3780:3780))
        (PORT d[2] (2465:2465:2465) (2485:2485:2485))
        (PORT d[3] (3934:3934:3934) (3907:3907:3907))
        (PORT d[4] (3103:3103:3103) (3138:3138:3138))
        (PORT d[5] (2735:2735:2735) (2753:2753:2753))
        (PORT d[6] (3768:3768:3768) (3794:3794:3794))
        (PORT d[7] (3387:3387:3387) (3381:3381:3381))
        (PORT d[8] (2382:2382:2382) (2390:2390:2390))
        (PORT d[9] (4600:4600:4600) (4906:4906:4906))
        (PORT d[10] (3067:3067:3067) (3194:3194:3194))
        (PORT d[11] (3000:3000:3000) (3020:3020:3020))
        (PORT d[12] (3276:3276:3276) (3286:3286:3286))
        (PORT clk (2496:2496:2496) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1832:1832:1832) (1738:1738:1738))
        (PORT clk (2496:2496:2496) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (PORT d[0] (3534:3534:3534) (3485:3485:3485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a122.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2479:2479:2479))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2396:2396:2396) (2572:2572:2572))
        (PORT clk (2521:2521:2521) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3117:3117:3117) (3096:3096:3096))
        (PORT d[1] (4172:4172:4172) (4420:4420:4420))
        (PORT d[2] (2026:2026:2026) (2015:2015:2015))
        (PORT d[3] (2901:2901:2901) (3023:3023:3023))
        (PORT d[4] (2777:2777:2777) (2757:2757:2757))
        (PORT d[5] (3321:3321:3321) (3442:3442:3442))
        (PORT d[6] (3256:3256:3256) (3350:3350:3350))
        (PORT d[7] (2229:2229:2229) (2298:2298:2298))
        (PORT d[8] (3363:3363:3363) (3518:3518:3518))
        (PORT d[9] (2289:2289:2289) (2262:2262:2262))
        (PORT d[10] (2077:2077:2077) (2074:2074:2074))
        (PORT d[11] (3066:3066:3066) (3025:3025:3025))
        (PORT d[12] (2635:2635:2635) (2591:2591:2591))
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2749:2749:2749) (2586:2586:2586))
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (PORT d[0] (3443:3443:3443) (3304:3304:3304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1440:1440:1440) (1435:1435:1435))
        (PORT clk (2480:2480:2480) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3502:3502:3502) (3464:3464:3464))
        (PORT d[1] (3330:3330:3330) (3336:3336:3336))
        (PORT d[2] (3935:3935:3935) (3792:3792:3792))
        (PORT d[3] (3952:3952:3952) (3831:3831:3831))
        (PORT d[4] (4298:4298:4298) (4173:4173:4173))
        (PORT d[5] (3733:3733:3733) (3600:3600:3600))
        (PORT d[6] (3630:3630:3630) (3612:3612:3612))
        (PORT d[7] (3707:3707:3707) (3584:3584:3584))
        (PORT d[8] (4344:4344:4344) (4201:4201:4201))
        (PORT d[9] (2547:2547:2547) (2610:2610:2610))
        (PORT d[10] (4821:4821:4821) (4703:4703:4703))
        (PORT d[11] (4304:4304:4304) (4168:4168:4168))
        (PORT d[12] (4306:4306:4306) (4173:4173:4173))
        (PORT clk (2475:2475:2475) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1062:1062:1062) (1002:1002:1002))
        (PORT clk (2475:2475:2475) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2464:2464:2464))
        (PORT d[0] (3013:3013:3013) (2942:2942:2942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2457:2457:2457))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2770:2770:2770) (2943:2943:2943))
        (PORT clk (2554:2554:2554) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2312:2312:2312) (2295:2295:2295))
        (PORT d[1] (2076:2076:2076) (2070:2070:2070))
        (PORT d[2] (1939:1939:1939) (1912:1912:1912))
        (PORT d[3] (4298:4298:4298) (4604:4604:4604))
        (PORT d[4] (2030:2030:2030) (2027:2027:2027))
        (PORT d[5] (4067:4067:4067) (4264:4264:4264))
        (PORT d[6] (3814:3814:3814) (3859:3859:3859))
        (PORT d[7] (2264:2264:2264) (2343:2343:2343))
        (PORT d[8] (2870:2870:2870) (2955:2955:2955))
        (PORT d[9] (2074:2074:2074) (2071:2071:2071))
        (PORT d[10] (2045:2045:2045) (2045:2045:2045))
        (PORT d[11] (2860:2860:2860) (2917:2917:2917))
        (PORT d[12] (2437:2437:2437) (2434:2434:2434))
        (PORT clk (2550:2550:2550) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2111:2111:2111) (1971:1971:1971))
        (PORT clk (2550:2550:2550) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2575:2575:2575))
        (PORT d[0] (3310:3310:3310) (3149:3149:3149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3014:3014:3014) (2970:2970:2970))
        (PORT clk (2513:2513:2513) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4305:4305:4305) (4286:4286:4286))
        (PORT d[1] (3399:3399:3399) (3414:3414:3414))
        (PORT d[2] (3937:3937:3937) (3803:3803:3803))
        (PORT d[3] (4674:4674:4674) (4549:4549:4549))
        (PORT d[4] (4856:4856:4856) (4785:4785:4785))
        (PORT d[5] (4056:4056:4056) (3919:3919:3919))
        (PORT d[6] (3968:3968:3968) (3980:3980:3980))
        (PORT d[7] (4212:4212:4212) (4092:4092:4092))
        (PORT d[8] (4674:4674:4674) (4536:4536:4536))
        (PORT d[9] (2913:2913:2913) (2978:2978:2978))
        (PORT d[10] (4507:4507:4507) (4400:4400:4400))
        (PORT d[11] (5311:5311:5311) (5147:5147:5147))
        (PORT d[12] (5013:5013:5013) (4877:4877:4877))
        (PORT clk (2508:2508:2508) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1061:1061:1061) (1000:1000:1000))
        (PORT clk (2508:2508:2508) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2497:2497:2497))
        (PORT d[0] (4420:4420:4420) (4184:4184:4184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2490:2490:2490))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (2172:2172:2172))
        (PORT clk (2479:2479:2479) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4563:4563:4563) (4688:4688:4688))
        (PORT d[1] (3775:3775:3775) (3875:3875:3875))
        (PORT d[2] (3535:3535:3535) (3598:3598:3598))
        (PORT d[3] (2585:2585:2585) (2713:2713:2713))
        (PORT d[4] (3920:3920:3920) (4014:4014:4014))
        (PORT d[5] (4250:4250:4250) (4356:4356:4356))
        (PORT d[6] (4621:4621:4621) (4559:4559:4559))
        (PORT d[7] (3892:3892:3892) (3852:3852:3852))
        (PORT d[8] (3903:3903:3903) (3930:3930:3930))
        (PORT d[9] (4055:4055:4055) (4030:4030:4030))
        (PORT d[10] (3349:3349:3349) (3494:3494:3494))
        (PORT d[11] (4299:4299:4299) (4279:4279:4279))
        (PORT d[12] (3611:3611:3611) (3688:3688:3688))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3575:3575:3575) (3542:3542:3542))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2500:2500:2500))
        (PORT d[0] (4222:4222:4222) (4263:4263:4263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5548:5548:5548) (5545:5545:5545))
        (PORT clk (2438:2438:2438) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (2735:2735:2735))
        (PORT d[1] (2263:2263:2263) (2274:2274:2274))
        (PORT d[2] (2483:2483:2483) (2505:2505:2505))
        (PORT d[3] (3635:3635:3635) (3630:3630:3630))
        (PORT d[4] (2561:2561:2561) (2558:2558:2558))
        (PORT d[5] (2642:2642:2642) (2642:2642:2642))
        (PORT d[6] (2703:2703:2703) (2719:2719:2719))
        (PORT d[7] (3375:3375:3375) (3320:3320:3320))
        (PORT d[8] (2297:2297:2297) (2303:2303:2303))
        (PORT d[9] (2221:2221:2221) (2223:2223:2223))
        (PORT d[10] (2368:2368:2368) (2379:2379:2379))
        (PORT d[11] (1989:1989:1989) (2006:2006:2006))
        (PORT d[12] (2557:2557:2557) (2562:2562:2562))
        (PORT clk (2433:2433:2433) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1097:1097:1097) (1038:1038:1038))
        (PORT clk (2433:2433:2433) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2422:2422:2422))
        (PORT d[0] (3545:3545:3545) (3486:3486:3486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2415:2415:2415))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (2147:2147:2147))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4272:4272:4272) (4401:4401:4401))
        (PORT d[1] (3469:3469:3469) (3523:3523:3523))
        (PORT d[2] (3528:3528:3528) (3591:3591:3591))
        (PORT d[3] (2594:2594:2594) (2720:2720:2720))
        (PORT d[4] (3161:3161:3161) (3253:3253:3253))
        (PORT d[5] (3878:3878:3878) (3972:3972:3972))
        (PORT d[6] (4618:4618:4618) (4559:4559:4559))
        (PORT d[7] (4216:4216:4216) (4460:4460:4460))
        (PORT d[8] (3599:3599:3599) (3640:3640:3640))
        (PORT d[9] (3320:3320:3320) (3301:3301:3301))
        (PORT d[10] (2729:2729:2729) (2846:2846:2846))
        (PORT d[11] (3075:3075:3075) (3127:3127:3127))
        (PORT d[12] (3391:3391:3391) (3497:3497:3497))
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (2617:2617:2617))
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT d[0] (3338:3338:3338) (3297:3297:3297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5552:5552:5552) (5560:5560:5560))
        (PORT clk (2471:2471:2471) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2071:2071:2071) (2102:2102:2102))
        (PORT d[1] (2341:2341:2341) (2365:2365:2365))
        (PORT d[2] (1956:1956:1956) (1961:1961:1961))
        (PORT d[3] (2752:2752:2752) (2762:2762:2762))
        (PORT d[4] (2373:2373:2373) (2391:2391:2391))
        (PORT d[5] (1946:1946:1946) (1962:1962:1962))
        (PORT d[6] (2334:2334:2334) (2356:2356:2356))
        (PORT d[7] (2863:2863:2863) (2834:2834:2834))
        (PORT d[8] (1870:1870:1870) (1879:1879:1879))
        (PORT d[9] (1844:1844:1844) (1852:1852:1852))
        (PORT d[10] (1942:1942:1942) (1958:1958:1958))
        (PORT d[11] (1908:1908:1908) (1919:1919:1919))
        (PORT d[12] (1925:1925:1925) (1931:1931:1931))
        (PORT clk (2466:2466:2466) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1114:1114:1114) (1053:1053:1053))
        (PORT clk (2466:2466:2466) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2455:2455:2455))
        (PORT d[0] (3330:3330:3330) (3220:3220:3220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2448:2448:2448))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2744:2744:2744) (2940:2940:2940))
        (PORT clk (2526:2526:2526) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3442:3442:3442) (3424:3424:3424))
        (PORT d[1] (3186:3186:3186) (3186:3186:3186))
        (PORT d[2] (2952:2952:2952) (2915:2915:2915))
        (PORT d[3] (4282:4282:4282) (4579:4579:4579))
        (PORT d[4] (3572:3572:3572) (3529:3529:3529))
        (PORT d[5] (3626:3626:3626) (3593:3593:3593))
        (PORT d[6] (3188:3188:3188) (3244:3244:3244))
        (PORT d[7] (3395:3395:3395) (3515:3515:3515))
        (PORT d[8] (2597:2597:2597) (2710:2710:2710))
        (PORT d[9] (3658:3658:3658) (3608:3608:3608))
        (PORT d[10] (3461:3461:3461) (3452:3452:3452))
        (PORT d[11] (3543:3543:3543) (3593:3593:3593))
        (PORT d[12] (3432:3432:3432) (3415:3415:3415))
        (PORT clk (2522:2522:2522) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3628:3628:3628) (3442:3442:3442))
        (PORT clk (2522:2522:2522) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2546:2546:2546))
        (PORT d[0] (4834:4834:4834) (4610:4610:4610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4106:4106:4106) (4067:4067:4067))
        (PORT clk (2485:2485:2485) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4078:4078:4078) (4136:4136:4136))
        (PORT d[1] (3404:3404:3404) (3522:3522:3522))
        (PORT d[2] (5931:5931:5931) (5735:5735:5735))
        (PORT d[3] (5230:5230:5230) (5094:5094:5094))
        (PORT d[4] (4511:4511:4511) (4449:4449:4449))
        (PORT d[5] (5442:5442:5442) (5410:5410:5410))
        (PORT d[6] (4921:4921:4921) (4950:4950:4950))
        (PORT d[7] (4480:4480:4480) (4388:4388:4388))
        (PORT d[8] (5717:5717:5717) (5560:5560:5560))
        (PORT d[9] (2880:2880:2880) (2974:2974:2974))
        (PORT d[10] (3465:3465:3465) (3577:3577:3577))
        (PORT d[11] (5688:5688:5688) (5551:5551:5551))
        (PORT d[12] (5746:5746:5746) (5691:5691:5691))
        (PORT clk (2480:2480:2480) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1127:1127:1127) (1070:1070:1070))
        (PORT clk (2480:2480:2480) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2468:2468:2468))
        (PORT d[0] (3891:3891:3891) (3932:3932:3932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2461:2461:2461))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3961:3961:3961) (4111:4111:4111))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4687:4687:4687) (4850:4850:4850))
        (PORT d[1] (3572:3572:3572) (3683:3683:3683))
        (PORT d[2] (4747:4747:4747) (4914:4914:4914))
        (PORT d[3] (3783:3783:3783) (4015:4015:4015))
        (PORT d[4] (4336:4336:4336) (4557:4557:4557))
        (PORT d[5] (4906:4906:4906) (5185:5185:5185))
        (PORT d[6] (6064:6064:6064) (5974:5974:5974))
        (PORT d[7] (3988:3988:3988) (4224:4224:4224))
        (PORT d[8] (4129:4129:4129) (4319:4319:4319))
        (PORT d[9] (5157:5157:5157) (5110:5110:5110))
        (PORT d[10] (3107:3107:3107) (3272:3272:3272))
        (PORT d[11] (2259:2259:2259) (2388:2388:2388))
        (PORT d[12] (4273:4273:4273) (4413:4413:4413))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3100:3100:3100) (3042:3042:3042))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (PORT d[0] (4217:4217:4217) (4200:4200:4200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5960:5960:5960) (5940:5940:5940))
        (PORT clk (2479:2479:2479) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3517:3517:3517) (3568:3568:3568))
        (PORT d[1] (3517:3517:3517) (3690:3690:3690))
        (PORT d[2] (3615:3615:3615) (3635:3635:3635))
        (PORT d[3] (5084:5084:5084) (5066:5066:5066))
        (PORT d[4] (3848:3848:3848) (3881:3881:3881))
        (PORT d[5] (3490:3490:3490) (3507:3507:3507))
        (PORT d[6] (4184:4184:4184) (4244:4244:4244))
        (PORT d[7] (4815:4815:4815) (4845:4845:4845))
        (PORT d[8] (3712:3712:3712) (3703:3703:3703))
        (PORT d[9] (4618:4618:4618) (4924:4924:4924))
        (PORT d[10] (3402:3402:3402) (3524:3524:3524))
        (PORT d[11] (3675:3675:3675) (3688:3688:3688))
        (PORT d[12] (6641:6641:6641) (6687:6687:6687))
        (PORT clk (2474:2474:2474) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1680:1680:1680) (1595:1595:1595))
        (PORT clk (2474:2474:2474) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (PORT d[0] (3913:3913:3913) (3846:3846:3846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (1796:1796:1796))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1740:1740:1740) (1772:1772:1772))
        (PORT d[1] (4101:4101:4101) (4306:4306:4306))
        (PORT d[2] (1965:1965:1965) (1968:1968:1968))
        (PORT d[3] (1833:1833:1833) (1916:1916:1916))
        (PORT d[4] (1812:1812:1812) (1862:1862:1862))
        (PORT d[5] (2410:2410:2410) (2422:2422:2422))
        (PORT d[6] (1530:1530:1530) (1579:1579:1579))
        (PORT d[7] (2065:2065:2065) (2085:2085:2085))
        (PORT d[8] (2010:2010:2010) (2030:2030:2030))
        (PORT d[9] (1871:1871:1871) (1908:1908:1908))
        (PORT d[10] (1675:1675:1675) (1691:1691:1691))
        (PORT d[11] (1792:1792:1792) (1824:1824:1824))
        (PORT d[12] (1149:1149:1149) (1194:1194:1194))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (1945:1945:1945))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (PORT d[0] (2967:2967:2967) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4155:4155:4155) (4077:4077:4077))
        (PORT clk (2497:2497:2497) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2156:2156:2156))
        (PORT d[1] (3228:3228:3228) (3181:3181:3181))
        (PORT d[2] (2840:2840:2840) (2773:2773:2773))
        (PORT d[3] (2862:2862:2862) (2816:2816:2816))
        (PORT d[4] (3544:3544:3544) (3490:3490:3490))
        (PORT d[5] (3028:3028:3028) (2982:2982:2982))
        (PORT d[6] (2897:2897:2897) (2841:2841:2841))
        (PORT d[7] (2553:2553:2553) (2516:2516:2516))
        (PORT d[8] (2251:2251:2251) (2215:2215:2215))
        (PORT d[9] (3127:3127:3127) (3157:3157:3157))
        (PORT d[10] (2449:2449:2449) (2440:2440:2440))
        (PORT d[11] (2992:2992:2992) (2964:2964:2964))
        (PORT d[12] (3006:3006:3006) (2962:2962:2962))
        (PORT clk (2492:2492:2492) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1091:1091:1091) (1027:1027:1027))
        (PORT clk (2492:2492:2492) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2481:2481:2481))
        (PORT d[0] (2457:2457:2457) (2348:2348:2348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2564:2564:2564))
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5061:5061:5061) (5222:5222:5222))
        (PORT d[1] (3159:3159:3159) (3221:3221:3221))
        (PORT d[2] (4561:4561:4561) (4620:4620:4620))
        (PORT d[3] (3720:3720:3720) (3920:3920:3920))
        (PORT d[4] (3568:3568:3568) (3694:3694:3694))
        (PORT d[5] (4913:4913:4913) (5185:5185:5185))
        (PORT d[6] (4047:4047:4047) (4241:4241:4241))
        (PORT d[7] (4255:4255:4255) (4508:4508:4508))
        (PORT d[8] (4222:4222:4222) (4474:4474:4474))
        (PORT d[9] (4031:4031:4031) (4015:4015:4015))
        (PORT d[10] (2696:2696:2696) (2815:2815:2815))
        (PORT d[11] (2620:2620:2620) (2711:2711:2711))
        (PORT d[12] (4102:4102:4102) (4205:4205:4205))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2341:2341:2341))
        (PORT clk (2537:2537:2537) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (PORT d[0] (2364:2364:2364) (2338:2338:2338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5190:5190:5190) (5175:5175:5175))
        (PORT clk (2500:2500:2500) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2123:2123:2123))
        (PORT d[1] (2408:2408:2408) (2431:2431:2431))
        (PORT d[2] (2096:2096:2096) (2116:2116:2116))
        (PORT d[3] (3674:3674:3674) (3656:3656:3656))
        (PORT d[4] (2394:2394:2394) (2410:2410:2410))
        (PORT d[5] (1929:1929:1929) (1936:1936:1936))
        (PORT d[6] (3052:3052:3052) (3074:3074:3074))
        (PORT d[7] (3913:3913:3913) (3874:3874:3874))
        (PORT d[8] (2022:2022:2022) (2027:2027:2027))
        (PORT d[9] (3421:3421:3421) (3443:3443:3443))
        (PORT d[10] (3450:3450:3450) (3579:3579:3579))
        (PORT d[11] (1978:1978:1978) (2003:2003:2003))
        (PORT d[12] (2574:2574:2574) (2587:2587:2587))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1347:1347:1347))
        (PORT clk (2495:2495:2495) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (PORT d[0] (3349:3349:3349) (3228:3228:3228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2487:2487:2487))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1609:1609:1609))
        (PORT clk (2556:2556:2556) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3994:3994:3994) (4122:4122:4122))
        (PORT d[1] (2770:2770:2770) (2772:2772:2772))
        (PORT d[2] (3907:3907:3907) (3995:3995:3995))
        (PORT d[3] (2933:2933:2933) (3082:3082:3082))
        (PORT d[4] (4007:4007:4007) (4019:4019:4019))
        (PORT d[5] (3894:3894:3894) (4001:4001:4001))
        (PORT d[6] (2285:2285:2285) (2307:2307:2307))
        (PORT d[7] (3611:3611:3611) (3879:3879:3879))
        (PORT d[8] (4077:4077:4077) (4242:4242:4242))
        (PORT d[9] (3286:3286:3286) (3293:3293:3293))
        (PORT d[10] (2579:2579:2579) (2655:2655:2655))
        (PORT d[11] (2703:2703:2703) (2799:2799:2799))
        (PORT d[12] (4107:4107:4107) (4219:4219:4219))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2172:2172:2172))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2587:2587:2587))
        (PORT d[0] (2702:2702:2702) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4978:4978:4978) (4876:4876:4876))
        (PORT clk (2515:2515:2515) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1558:1558:1558) (1590:1590:1590))
        (PORT d[1] (1541:1541:1541) (1557:1557:1557))
        (PORT d[2] (1968:1968:1968) (1964:1964:1964))
        (PORT d[3] (1779:1779:1779) (1791:1791:1791))
        (PORT d[4] (1533:1533:1533) (1567:1567:1567))
        (PORT d[5] (1848:1848:1848) (1867:1867:1867))
        (PORT d[6] (1885:1885:1885) (1905:1905:1905))
        (PORT d[7] (1207:1207:1207) (1239:1239:1239))
        (PORT d[8] (1519:1519:1519) (1542:1542:1542))
        (PORT d[9] (1522:1522:1522) (1554:1554:1554))
        (PORT d[10] (1562:1562:1562) (1598:1598:1598))
        (PORT d[11] (1528:1528:1528) (1573:1573:1573))
        (PORT d[12] (1545:1545:1545) (1585:1585:1585))
        (PORT clk (2510:2510:2510) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (769:769:769) (716:716:716))
        (PORT clk (2510:2510:2510) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2509:2509:2509))
        (PORT d[0] (1970:1970:1970) (1902:1902:1902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2502:2502:2502))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3311:3311:3311) (3461:3461:3461))
        (PORT clk (2540:2540:2540) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4982:4982:4982) (5141:5141:5141))
        (PORT d[1] (2885:2885:2885) (3007:3007:3007))
        (PORT d[2] (5440:5440:5440) (5591:5591:5591))
        (PORT d[3] (4124:4124:4124) (4344:4344:4344))
        (PORT d[4] (3605:3605:3605) (3736:3736:3736))
        (PORT d[5] (4011:4011:4011) (4158:4158:4158))
        (PORT d[6] (6220:6220:6220) (6140:6140:6140))
        (PORT d[7] (3570:3570:3570) (3798:3798:3798))
        (PORT d[8] (4135:4135:4135) (4378:4378:4378))
        (PORT d[9] (5908:5908:5908) (5858:5858:5858))
        (PORT d[10] (3388:3388:3388) (3544:3544:3544))
        (PORT d[11] (2985:2985:2985) (3067:3067:3067))
        (PORT d[12] (4511:4511:4511) (4690:4690:4690))
        (PORT clk (2536:2536:2536) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2790:2790:2790) (2796:2796:2796))
        (PORT clk (2536:2536:2536) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2561:2561:2561))
        (PORT d[0] (3307:3307:3307) (3265:3265:3265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5611:5611:5611) (5609:5609:5609))
        (PORT clk (2499:2499:2499) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2807:2807:2807) (2860:2860:2860))
        (PORT d[1] (3557:3557:3557) (3760:3760:3760))
        (PORT d[2] (3265:3265:3265) (3286:3286:3286))
        (PORT d[3] (3955:3955:3955) (3931:3931:3931))
        (PORT d[4] (3079:3079:3079) (3110:3110:3110))
        (PORT d[5] (3031:3031:3031) (3043:3043:3043))
        (PORT d[6] (3776:3776:3776) (3803:3803:3803))
        (PORT d[7] (3721:3721:3721) (3706:3706:3706))
        (PORT d[8] (3296:3296:3296) (3281:3281:3281))
        (PORT d[9] (3379:3379:3379) (3396:3396:3396))
        (PORT d[10] (3055:3055:3055) (3177:3177:3177))
        (PORT d[11] (3020:3020:3020) (3043:3043:3043))
        (PORT d[12] (3599:3599:3599) (3605:3605:3605))
        (PORT clk (2494:2494:2494) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1109:1109:1109) (1049:1049:1049))
        (PORT clk (2494:2494:2494) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2483:2483:2483))
        (PORT d[0] (4177:4177:4177) (4098:4098:4098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2476:2476:2476))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2595:2595:2595))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2328:2328:2328))
        (PORT d[1] (1691:1691:1691) (1682:1682:1682))
        (PORT d[2] (1675:1675:1675) (1658:1658:1658))
        (PORT d[3] (4644:4644:4644) (4946:4946:4946))
        (PORT d[4] (1891:1891:1891) (1879:1879:1879))
        (PORT d[5] (4095:4095:4095) (4292:4292:4292))
        (PORT d[6] (3614:3614:3614) (3699:3699:3699))
        (PORT d[7] (1833:1833:1833) (1909:1909:1909))
        (PORT d[8] (2549:2549:2549) (2631:2631:2631))
        (PORT d[9] (2323:2323:2323) (2299:2299:2299))
        (PORT d[10] (1713:1713:1713) (1717:1717:1717))
        (PORT d[11] (2515:2515:2515) (2576:2576:2576))
        (PORT d[12] (2054:2054:2054) (2044:2044:2044))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2713:2713:2713) (2549:2549:2549))
        (PORT clk (2545:2545:2545) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2580:2580:2580))
        (PORT d[0] (3336:3336:3336) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3027:3027:3027) (2967:2967:2967))
        (PORT clk (2508:2508:2508) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3606:3606:3606) (3593:3593:3593))
        (PORT d[1] (3045:3045:3045) (3046:3046:3046))
        (PORT d[2] (3570:3570:3570) (3432:3432:3432))
        (PORT d[3] (4274:4274:4274) (4137:4137:4137))
        (PORT d[4] (3784:3784:3784) (3675:3675:3675))
        (PORT d[5] (3698:3698:3698) (3563:3563:3563))
        (PORT d[6] (3612:3612:3612) (3586:3586:3586))
        (PORT d[7] (3834:3834:3834) (3713:3713:3713))
        (PORT d[8] (4274:4274:4274) (4131:4131:4131))
        (PORT d[9] (2507:2507:2507) (2565:2565:2565))
        (PORT d[10] (4150:4150:4150) (4047:4047:4047))
        (PORT d[11] (4923:4923:4923) (4754:4754:4754))
        (PORT d[12] (4313:4313:4313) (4180:4180:4180))
        (PORT clk (2503:2503:2503) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1004:1004:1004))
        (PORT clk (2503:2503:2503) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (PORT d[0] (3556:3556:3556) (3378:3378:3378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2495:2495:2495))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (2803:2803:2803))
        (PORT clk (2540:2540:2540) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5099:5099:5099) (5260:5260:5260))
        (PORT d[1] (3281:3281:3281) (3401:3401:3401))
        (PORT d[2] (4556:4556:4556) (4614:4614:4614))
        (PORT d[3] (3368:3368:3368) (3568:3568:3568))
        (PORT d[4] (4129:4129:4129) (4241:4241:4241))
        (PORT d[5] (4918:4918:4918) (5191:5191:5191))
        (PORT d[6] (4409:4409:4409) (4587:4587:4587))
        (PORT d[7] (4561:4561:4561) (4812:4812:4812))
        (PORT d[8] (4223:4223:4223) (4475:4475:4475))
        (PORT d[9] (5456:5456:5456) (5404:5404:5404))
        (PORT d[10] (2360:2360:2360) (2483:2483:2483))
        (PORT d[11] (2626:2626:2626) (2721:2721:2721))
        (PORT d[12] (4069:4069:4069) (4170:4170:4170))
        (PORT clk (2536:2536:2536) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2383:2383:2383) (2311:2311:2311))
        (PORT clk (2536:2536:2536) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2571:2571:2571))
        (PORT d[0] (3498:3498:3498) (3417:3417:3417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5924:5924:5924) (5934:5934:5934))
        (PORT clk (2499:2499:2499) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1709:1709:1709) (1751:1751:1751))
        (PORT d[1] (2406:2406:2406) (2428:2428:2428))
        (PORT d[2] (1733:1733:1733) (1757:1757:1757))
        (PORT d[3] (4006:4006:4006) (3982:3982:3982))
        (PORT d[4] (2366:2366:2366) (2392:2392:2392))
        (PORT d[5] (1921:1921:1921) (1923:1923:1923))
        (PORT d[6] (3077:3077:3077) (3100:3100:3100))
        (PORT d[7] (3609:3609:3609) (3581:3581:3581))
        (PORT d[8] (2742:2742:2742) (2749:2749:2749))
        (PORT d[9] (3719:3719:3719) (3728:3728:3728))
        (PORT d[10] (2325:2325:2325) (2341:2341:2341))
        (PORT d[11] (1945:1945:1945) (1967:1967:1967))
        (PORT d[12] (2577:2577:2577) (2587:2587:2587))
        (PORT clk (2494:2494:2494) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1013:1013:1013))
        (PORT clk (2494:2494:2494) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2493:2493:2493))
        (PORT d[0] (2924:2924:2924) (2871:2871:2871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2486:2486:2486))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2380:2380:2380) (2545:2545:2545))
        (PORT clk (2542:2542:2542) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5065:5065:5065) (5220:5220:5220))
        (PORT d[1] (3262:3262:3262) (3379:3379:3379))
        (PORT d[2] (4546:4546:4546) (4601:4601:4601))
        (PORT d[3] (3740:3740:3740) (3941:3941:3941))
        (PORT d[4] (4376:4376:4376) (4554:4554:4554))
        (PORT d[5] (4922:4922:4922) (5198:5198:5198))
        (PORT d[6] (4097:4097:4097) (4283:4283:4283))
        (PORT d[7] (4295:4295:4295) (4553:4553:4553))
        (PORT d[8] (4207:4207:4207) (4461:4461:4461))
        (PORT d[9] (6307:6307:6307) (6260:6260:6260))
        (PORT d[10] (3034:3034:3034) (3145:3145:3145))
        (PORT d[11] (2574:2574:2574) (2661:2661:2661))
        (PORT d[12] (3831:3831:3831) (4014:4014:4014))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2842:2842:2842) (2767:2767:2767))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (PORT d[0] (3241:3241:3241) (3187:3187:3187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5241:5241:5241) (5223:5223:5223))
        (PORT clk (2501:2501:2501) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2053:2053:2053) (2097:2097:2097))
        (PORT d[1] (3976:3976:3976) (4181:4181:4181))
        (PORT d[2] (2118:2118:2118) (2141:2141:2141))
        (PORT d[3] (3337:3337:3337) (3321:3321:3321))
        (PORT d[4] (2418:2418:2418) (2451:2451:2451))
        (PORT d[5] (2303:2303:2303) (2313:2313:2313))
        (PORT d[6] (3499:3499:3499) (3537:3537:3537))
        (PORT d[7] (4820:4820:4820) (4884:4884:4884))
        (PORT d[8] (2694:2694:2694) (2698:2698:2698))
        (PORT d[9] (3382:3382:3382) (3395:3395:3395))
        (PORT d[10] (2687:2687:2687) (2693:2693:2693))
        (PORT d[11] (2345:2345:2345) (2376:2376:2376))
        (PORT d[12] (4259:4259:4259) (4248:4248:4248))
        (PORT clk (2496:2496:2496) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (998:998:998) (923:923:923))
        (PORT clk (2496:2496:2496) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2495:2495:2495))
        (PORT d[0] (3102:3102:3102) (3032:3032:3032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2488:2488:2488))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2522:2522:2522))
        (PORT clk (2507:2507:2507) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3462:3462:3462) (3440:3440:3440))
        (PORT d[1] (3996:3996:3996) (4227:4227:4227))
        (PORT d[2] (2358:2358:2358) (2342:2342:2342))
        (PORT d[3] (2881:2881:2881) (3001:3001:3001))
        (PORT d[4] (3127:3127:3127) (3116:3116:3116))
        (PORT d[5] (3676:3676:3676) (3787:3787:3787))
        (PORT d[6] (3888:3888:3888) (3950:3950:3950))
        (PORT d[7] (2276:2276:2276) (2381:2381:2381))
        (PORT d[8] (3319:3319:3319) (3471:3471:3471))
        (PORT d[9] (2361:2361:2361) (2355:2355:2355))
        (PORT d[10] (2059:2059:2059) (2058:2058:2058))
        (PORT d[11] (3067:3067:3067) (3024:3024:3024))
        (PORT d[12] (2722:2722:2722) (2702:2702:2702))
        (PORT clk (2503:2503:2503) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2780:2780:2780) (2717:2717:2717))
        (PORT clk (2503:2503:2503) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2528:2528:2528))
        (PORT d[0] (3021:3021:3021) (3009:3009:3009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1445:1445:1445) (1439:1439:1439))
        (PORT clk (2466:2466:2466) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3219:3219:3219) (3207:3207:3207))
        (PORT d[1] (3683:3683:3683) (3682:3682:3682))
        (PORT d[2] (4349:4349:4349) (4198:4198:4198))
        (PORT d[3] (4288:4288:4288) (4162:4162:4162))
        (PORT d[4] (4241:4241:4241) (4117:4117:4117))
        (PORT d[5] (4115:4115:4115) (3977:3977:3977))
        (PORT d[6] (4001:4001:4001) (3980:3980:3980))
        (PORT d[7] (4367:4367:4367) (4235:4235:4235))
        (PORT d[8] (4325:4325:4325) (4182:4182:4182))
        (PORT d[9] (2872:2872:2872) (2929:2929:2929))
        (PORT d[10] (4426:4426:4426) (4310:4310:4310))
        (PORT d[11] (4634:4634:4634) (4493:4493:4493))
        (PORT d[12] (4638:4638:4638) (4500:4500:4500))
        (PORT clk (2461:2461:2461) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (782:782:782) (724:724:724))
        (PORT clk (2461:2461:2461) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2450:2450:2450))
        (PORT d[0] (4193:4193:4193) (4087:4087:4087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2443:2443:2443))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2481:2481:2481))
        (PORT clk (2505:2505:2505) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2159:2159:2159))
        (PORT d[1] (4011:4011:4011) (4177:4177:4177))
        (PORT d[2] (2756:2756:2756) (2762:2762:2762))
        (PORT d[3] (1790:1790:1790) (1856:1856:1856))
        (PORT d[4] (2550:2550:2550) (2595:2595:2595))
        (PORT d[5] (2419:2419:2419) (2436:2436:2436))
        (PORT d[6] (2248:2248:2248) (2301:2301:2301))
        (PORT d[7] (2377:2377:2377) (2395:2395:2395))
        (PORT d[8] (2226:2226:2226) (2268:2268:2268))
        (PORT d[9] (2191:2191:2191) (2221:2221:2221))
        (PORT d[10] (2344:2344:2344) (2352:2352:2352))
        (PORT d[11] (3347:3347:3347) (3350:3350:3350))
        (PORT d[12] (1940:1940:1940) (1992:1992:1992))
        (PORT clk (2501:2501:2501) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (1792:1792:1792))
        (PORT clk (2501:2501:2501) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2525:2525:2525))
        (PORT d[0] (2804:2804:2804) (2734:2734:2734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4786:4786:4786) (4701:4701:4701))
        (PORT clk (2464:2464:2464) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2930:2930:2930) (2895:2895:2895))
        (PORT d[1] (3201:3201:3201) (3154:3154:3154))
        (PORT d[2] (3614:3614:3614) (3538:3538:3538))
        (PORT d[3] (3609:3609:3609) (3558:3558:3558))
        (PORT d[4] (3924:3924:3924) (3860:3860:3860))
        (PORT d[5] (3410:3410:3410) (3367:3367:3367))
        (PORT d[6] (3628:3628:3628) (3572:3572:3572))
        (PORT d[7] (3291:3291:3291) (3251:3251:3251))
        (PORT d[8] (2952:2952:2952) (2913:2913:2913))
        (PORT d[9] (3130:3130:3130) (3182:3182:3182))
        (PORT d[10] (3217:3217:3217) (3214:3214:3214))
        (PORT d[11] (3709:3709:3709) (3674:3674:3674))
        (PORT d[12] (3418:3418:3418) (3373:3373:3373))
        (PORT clk (2459:2459:2459) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1328:1328:1328))
        (PORT clk (2459:2459:2459) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2447:2447:2447))
        (PORT d[0] (3095:3095:3095) (2964:2964:2964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2627:2627:2627))
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4310:4310:4310) (4256:4256:4256))
        (PORT d[1] (3708:3708:3708) (3875:3875:3875))
        (PORT d[2] (4723:4723:4723) (4838:4838:4838))
        (PORT d[3] (3654:3654:3654) (3784:3784:3784))
        (PORT d[4] (3883:3883:3883) (4004:4004:4004))
        (PORT d[5] (4758:4758:4758) (4944:4944:4944))
        (PORT d[6] (3783:3783:3783) (3761:3761:3761))
        (PORT d[7] (3244:3244:3244) (3477:3477:3477))
        (PORT d[8] (4004:4004:4004) (4171:4171:4171))
        (PORT d[9] (3272:3272:3272) (3253:3253:3253))
        (PORT d[10] (2999:2999:2999) (3158:3158:3158))
        (PORT d[11] (3020:3020:3020) (3119:3119:3119))
        (PORT d[12] (3834:3834:3834) (4000:4000:4000))
        (PORT clk (2548:2548:2548) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2337:2337:2337))
        (PORT clk (2548:2548:2548) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (PORT d[0] (3455:3455:3455) (3343:3343:3343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6222:6222:6222) (6186:6186:6186))
        (PORT clk (2511:2511:2511) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2405:2405:2405))
        (PORT d[1] (2672:2672:2672) (2758:2758:2758))
        (PORT d[2] (3763:3763:3763) (3766:3766:3766))
        (PORT d[3] (3168:3168:3168) (3163:3163:3163))
        (PORT d[4] (2829:2829:2829) (2838:2838:2838))
        (PORT d[5] (2627:2627:2627) (2665:2665:2665))
        (PORT d[6] (2821:2821:2821) (2844:2844:2844))
        (PORT d[7] (2310:2310:2310) (2345:2345:2345))
        (PORT d[8] (2618:2618:2618) (2643:2643:2643))
        (PORT d[9] (2566:2566:2566) (2599:2599:2599))
        (PORT d[10] (2725:2725:2725) (2765:2765:2765))
        (PORT d[11] (2667:2667:2667) (2718:2718:2718))
        (PORT d[12] (2624:2624:2624) (2667:2667:2667))
        (PORT clk (2506:2506:2506) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1868:1868:1868) (1734:1734:1734))
        (PORT clk (2506:2506:2506) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (PORT d[0] (2940:2940:2940) (2852:2852:2852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2489:2489:2489))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (2157:2157:2157))
        (PORT clk (2532:2532:2532) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3640:3640:3640) (3767:3767:3767))
        (PORT d[1] (2400:2400:2400) (2417:2417:2417))
        (PORT d[2] (3847:3847:3847) (3900:3900:3900))
        (PORT d[3] (2651:2651:2651) (2777:2777:2777))
        (PORT d[4] (2978:2978:2978) (3011:3011:3011))
        (PORT d[5] (4928:4928:4928) (5038:5038:5038))
        (PORT d[6] (2305:2305:2305) (2318:2318:2318))
        (PORT d[7] (3592:3592:3592) (3858:3858:3858))
        (PORT d[8] (1956:1956:1956) (1989:1989:1989))
        (PORT d[9] (2935:2935:2935) (2945:2945:2945))
        (PORT d[10] (2557:2557:2557) (2630:2630:2630))
        (PORT d[11] (2695:2695:2695) (2797:2797:2797))
        (PORT d[12] (3747:3747:3747) (3864:3864:3864))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (2676:2676:2676))
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2555:2555:2555))
        (PORT d[0] (3038:3038:3038) (3041:3041:3041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5914:5914:5914) (5909:5909:5909))
        (PORT clk (2491:2491:2491) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1173:1173:1173) (1214:1214:1214))
        (PORT d[1] (1188:1188:1188) (1229:1229:1229))
        (PORT d[2] (1993:1993:1993) (1980:1980:1980))
        (PORT d[3] (1199:1199:1199) (1238:1238:1238))
        (PORT d[4] (1513:1513:1513) (1543:1543:1543))
        (PORT d[5] (1524:1524:1524) (1550:1550:1550))
        (PORT d[6] (1833:1833:1833) (1847:1847:1847))
        (PORT d[7] (2960:2960:2960) (2925:2925:2925))
        (PORT d[8] (1472:1472:1472) (1492:1492:1492))
        (PORT d[9] (1540:1540:1540) (1575:1575:1575))
        (PORT d[10] (1565:1565:1565) (1598:1598:1598))
        (PORT d[11] (1731:1731:1731) (1743:1743:1743))
        (PORT d[12] (1178:1178:1178) (1225:1225:1225))
        (PORT clk (2486:2486:2486) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2156:2156:2156) (2007:2007:2007))
        (PORT clk (2486:2486:2486) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (PORT d[0] (2323:2323:2323) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a155.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2470:2470:2470))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1442:1442:1442) (1449:1449:1449))
        (PORT clk (2565:2565:2565) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1504:1504:1504))
        (PORT d[1] (1188:1188:1188) (1225:1225:1225))
        (PORT d[2] (1599:1599:1599) (1594:1594:1594))
        (PORT d[3] (1467:1467:1467) (1509:1509:1509))
        (PORT d[4] (1189:1189:1189) (1228:1228:1228))
        (PORT d[5] (1546:1546:1546) (1593:1593:1593))
        (PORT d[6] (1136:1136:1136) (1183:1183:1183))
        (PORT d[7] (1068:1068:1068) (1099:1099:1099))
        (PORT d[8] (1155:1155:1155) (1211:1211:1211))
        (PORT d[9] (2830:2830:2830) (2843:2843:2843))
        (PORT d[10] (1691:1691:1691) (1717:1717:1717))
        (PORT d[11] (1466:1466:1466) (1505:1505:1505))
        (PORT d[12] (1199:1199:1199) (1245:1245:1245))
        (PORT clk (2561:2561:2561) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1062:1062:1062) (992:992:992))
        (PORT clk (2561:2561:2561) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2595:2595:2595))
        (PORT d[0] (2300:2300:2300) (2209:2209:2209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3468:3468:3468) (3398:3398:3398))
        (PORT clk (2524:2524:2524) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2595:2595:2595) (2567:2567:2567))
        (PORT d[1] (2634:2634:2634) (2593:2593:2593))
        (PORT d[2] (2510:2510:2510) (2448:2448:2448))
        (PORT d[3] (2811:2811:2811) (2762:2762:2762))
        (PORT d[4] (2672:2672:2672) (2650:2650:2650))
        (PORT d[5] (2358:2358:2358) (2330:2330:2330))
        (PORT d[6] (2896:2896:2896) (2839:2839:2839))
        (PORT d[7] (2306:2306:2306) (2262:2262:2262))
        (PORT d[8] (2679:2679:2679) (2642:2642:2642))
        (PORT d[9] (2188:2188:2188) (2256:2256:2256))
        (PORT d[10] (2641:2641:2641) (2594:2594:2594))
        (PORT d[11] (3215:3215:3215) (3165:3165:3165))
        (PORT d[12] (2664:2664:2664) (2641:2641:2641))
        (PORT clk (2519:2519:2519) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (773:773:773) (723:723:723))
        (PORT clk (2519:2519:2519) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2517:2517:2517))
        (PORT d[0] (3378:3378:3378) (3199:3199:3199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a151.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2510:2510:2510))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2482:2482:2482))
        (PORT clk (2485:2485:2485) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4261:4261:4261) (4386:4386:4386))
        (PORT d[1] (3762:3762:3762) (3862:3862:3862))
        (PORT d[2] (3521:3521:3521) (3582:3582:3582))
        (PORT d[3] (2595:2595:2595) (2722:2722:2722))
        (PORT d[4] (3906:3906:3906) (3999:3999:3999))
        (PORT d[5] (3951:3951:3951) (4068:4068:4068))
        (PORT d[6] (4685:4685:4685) (4628:4628:4628))
        (PORT d[7] (4634:4634:4634) (4878:4878:4878))
        (PORT d[8] (4231:4231:4231) (4517:4517:4517))
        (PORT d[9] (4420:4420:4420) (4393:4393:4393))
        (PORT d[10] (3367:3367:3367) (3513:3513:3513))
        (PORT d[11] (3488:3488:3488) (3540:3540:3540))
        (PORT d[12] (2838:2838:2838) (2916:2916:2916))
        (PORT clk (2481:2481:2481) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2791:2791:2791) (2790:2790:2790))
        (PORT clk (2481:2481:2481) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2508:2508:2508))
        (PORT d[0] (2792:2792:2792) (2800:2800:2800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5579:5579:5579) (5591:5591:5591))
        (PORT clk (2444:2444:2444) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (3082:3082:3082))
        (PORT d[1] (2645:2645:2645) (2660:2660:2660))
        (PORT d[2] (2442:2442:2442) (2461:2461:2461))
        (PORT d[3] (3325:3325:3325) (3329:3329:3329))
        (PORT d[4] (2349:2349:2349) (2366:2366:2366))
        (PORT d[5] (2596:2596:2596) (2591:2591:2591))
        (PORT d[6] (2308:2308:2308) (2326:2326:2326))
        (PORT d[7] (3413:3413:3413) (3361:3361:3361))
        (PORT d[8] (2283:2283:2283) (2291:2291:2291))
        (PORT d[9] (1893:1893:1893) (1913:1913:1913))
        (PORT d[10] (2004:2004:2004) (2022:2022:2022))
        (PORT d[11] (1988:1988:1988) (2005:2005:2005))
        (PORT d[12] (2582:2582:2582) (2589:2589:2589))
        (PORT clk (2439:2439:2439) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1378:1378:1378))
        (PORT clk (2439:2439:2439) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2430:2430:2430))
        (PORT d[0] (3792:3792:3792) (3684:3684:3684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a135.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2423:2423:2423))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2493:2493:2493))
        (PORT clk (2537:2537:2537) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4684:4684:4684) (4772:4772:4772))
        (PORT d[1] (2343:2343:2343) (2357:2357:2357))
        (PORT d[2] (4172:4172:4172) (4206:4206:4206))
        (PORT d[3] (2609:2609:2609) (2738:2738:2738))
        (PORT d[4] (3628:3628:3628) (3643:3643:3643))
        (PORT d[5] (3592:3592:3592) (3705:3705:3705))
        (PORT d[6] (2313:2313:2313) (2329:2329:2329))
        (PORT d[7] (3681:3681:3681) (3947:3947:3947))
        (PORT d[8] (1916:1916:1916) (1943:1943:1943))
        (PORT d[9] (2926:2926:2926) (2934:2934:2934))
        (PORT d[10] (1839:1839:1839) (1925:1925:1925))
        (PORT d[11] (3060:3060:3060) (3157:3157:3157))
        (PORT d[12] (3762:3762:3762) (3884:3884:3884))
        (PORT clk (2533:2533:2533) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2151:2151:2151))
        (PORT clk (2533:2533:2533) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2561:2561:2561))
        (PORT d[0] (2786:2786:2786) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6233:6233:6233) (6212:6212:6212))
        (PORT clk (2496:2496:2496) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1219:1219:1219))
        (PORT d[1] (835:835:835) (867:867:867))
        (PORT d[2] (1344:1344:1344) (1344:1344:1344))
        (PORT d[3] (866:866:866) (908:908:908))
        (PORT d[4] (834:834:834) (875:875:875))
        (PORT d[5] (1170:1170:1170) (1201:1201:1201))
        (PORT d[6] (1858:1858:1858) (1872:1872:1872))
        (PORT d[7] (841:841:841) (876:876:876))
        (PORT d[8] (881:881:881) (923:923:923))
        (PORT d[9] (1518:1518:1518) (1550:1550:1550))
        (PORT d[10] (1545:1545:1545) (1578:1578:1578))
        (PORT d[11] (1495:1495:1495) (1530:1530:1530))
        (PORT d[12] (1194:1194:1194) (1235:1235:1235))
        (PORT clk (2491:2491:2491) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1625:1625:1625) (1538:1538:1538))
        (PORT clk (2491:2491:2491) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (PORT d[0] (2273:2273:2273) (2196:2196:2196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a139.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2210:2210:2210))
        (PORT clk (2564:2564:2564) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2291:2291:2291))
        (PORT d[1] (2312:2312:2312) (2369:2369:2369))
        (PORT d[2] (4666:4666:4666) (4790:4790:4790))
        (PORT d[3] (2522:2522:2522) (2574:2574:2574))
        (PORT d[4] (2307:2307:2307) (2363:2363:2363))
        (PORT d[5] (1883:1883:1883) (1941:1941:1941))
        (PORT d[6] (2607:2607:2607) (2610:2610:2610))
        (PORT d[7] (2667:2667:2667) (2681:2681:2681))
        (PORT d[8] (2255:2255:2255) (2303:2303:2303))
        (PORT d[9] (2463:2463:2463) (2473:2473:2473))
        (PORT d[10] (3677:3677:3677) (3856:3856:3856))
        (PORT d[11] (2263:2263:2263) (2298:2298:2298))
        (PORT d[12] (2259:2259:2259) (2299:2299:2299))
        (PORT clk (2560:2560:2560) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1720:1720:1720) (1638:1638:1638))
        (PORT clk (2560:2560:2560) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2585:2585:2585))
        (PORT d[0] (2408:2408:2408) (2331:2331:2331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2586:2586:2586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4575:4575:4575) (4514:4514:4514))
        (PORT clk (2523:2523:2523) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3589:3589:3589) (3583:3583:3583))
        (PORT d[1] (2991:2991:2991) (3112:3112:3112))
        (PORT d[2] (4201:4201:4201) (4125:4125:4125))
        (PORT d[3] (4113:4113:4113) (4034:4034:4034))
        (PORT d[4] (3741:3741:3741) (3704:3704:3704))
        (PORT d[5] (4435:4435:4435) (4373:4373:4373))
        (PORT d[6] (3999:3999:3999) (3950:3950:3950))
        (PORT d[7] (4010:4010:4010) (4003:4003:4003))
        (PORT d[8] (3397:3397:3397) (3374:3374:3374))
        (PORT d[9] (3396:3396:3396) (3544:3544:3544))
        (PORT d[10] (3376:3376:3376) (3491:3491:3491))
        (PORT d[11] (3947:3947:3947) (3911:3911:3911))
        (PORT d[12] (3794:3794:3794) (3772:3772:3772))
        (PORT clk (2518:2518:2518) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (1814:1814:1814))
        (PORT clk (2518:2518:2518) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2507:2507:2507))
        (PORT d[0] (2807:2807:2807) (2710:2710:2710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a131.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3004:3004:3004) (3140:3140:3140))
        (PORT clk (2494:2494:2494) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3816:3816:3816) (3789:3789:3789))
        (PORT d[1] (4419:4419:4419) (4647:4647:4647))
        (PORT d[2] (2358:2358:2358) (2339:2339:2339))
        (PORT d[3] (2611:2611:2611) (2723:2723:2723))
        (PORT d[4] (3143:3143:3143) (3134:3134:3134))
        (PORT d[5] (3924:3924:3924) (4030:4030:4030))
        (PORT d[6] (3966:3966:3966) (4044:4044:4044))
        (PORT d[7] (2257:2257:2257) (2361:2361:2361))
        (PORT d[8] (2935:2935:2935) (3085:3085:3085))
        (PORT d[9] (2418:2418:2418) (2417:2417:2417))
        (PORT d[10] (3131:3131:3131) (3322:3322:3322))
        (PORT d[11] (3400:3400:3400) (3355:3355:3355))
        (PORT d[12] (2768:2768:2768) (2751:2751:2751))
        (PORT clk (2490:2490:2490) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2553:2553:2553) (2548:2548:2548))
        (PORT clk (2490:2490:2490) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2517:2517:2517))
        (PORT d[0] (3709:3709:3709) (3557:3557:3557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1674:1674:1674) (1656:1656:1656))
        (PORT clk (2453:2453:2453) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3556:3556:3556) (3538:3538:3538))
        (PORT d[1] (3669:3669:3669) (3669:3669:3669))
        (PORT d[2] (4635:4635:4635) (4488:4488:4488))
        (PORT d[3] (4289:4289:4289) (4162:4162:4162))
        (PORT d[4] (4913:4913:4913) (4759:4759:4759))
        (PORT d[5] (4049:4049:4049) (3911:3911:3911))
        (PORT d[6] (4252:4252:4252) (4224:4224:4224))
        (PORT d[7] (4687:4687:4687) (4545:4545:4545))
        (PORT d[8] (4573:4573:4573) (4422:4422:4422))
        (PORT d[9] (3211:3211:3211) (3260:3260:3260))
        (PORT d[10] (4811:4811:4811) (4724:4724:4724))
        (PORT d[11] (4656:4656:4656) (4513:4513:4513))
        (PORT d[12] (4970:4970:4970) (4824:4824:4824))
        (PORT clk (2448:2448:2448) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1331:1331:1331) (1230:1230:1230))
        (PORT clk (2448:2448:2448) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2439:2439:2439))
        (PORT d[0] (4334:4334:4334) (4102:4102:4102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a143.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2432:2432:2432))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2943:2943:2943) (3054:3054:3054))
        (PORT clk (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4404:4404:4404) (4375:4375:4375))
        (PORT d[1] (4066:4066:4066) (4236:4236:4236))
        (PORT d[2] (4635:4635:4635) (4732:4732:4732))
        (PORT d[3] (3066:3066:3066) (3274:3274:3274))
        (PORT d[4] (4331:4331:4331) (4498:4498:4498))
        (PORT d[5] (4424:4424:4424) (4618:4618:4618))
        (PORT d[6] (4475:4475:4475) (4448:4448:4448))
        (PORT d[7] (3935:3935:3935) (4168:4168:4168))
        (PORT d[8] (3425:3425:3425) (3603:3603:3603))
        (PORT d[9] (4075:4075:4075) (4069:4069:4069))
        (PORT d[10] (3739:3739:3739) (3886:3886:3886))
        (PORT d[11] (4080:4080:4080) (4177:4177:4177))
        (PORT d[12] (3516:3516:3516) (3686:3686:3686))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2806:2806:2806) (2738:2738:2738))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2532:2532:2532))
        (PORT d[0] (3993:3993:3993) (3932:3932:3932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6957:6957:6957) (6921:6921:6921))
        (PORT clk (2469:2469:2469) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3422:3422:3422) (3471:3471:3471))
        (PORT d[1] (3363:3363:3363) (3435:3435:3435))
        (PORT d[2] (4141:4141:4141) (4146:4146:4146))
        (PORT d[3] (3889:3889:3889) (3893:3893:3893))
        (PORT d[4] (3853:3853:3853) (3852:3852:3852))
        (PORT d[5] (3670:3670:3670) (3706:3706:3706))
        (PORT d[6] (3872:3872:3872) (3882:3882:3882))
        (PORT d[7] (3386:3386:3386) (3421:3421:3421))
        (PORT d[8] (3711:3711:3711) (3727:3727:3727))
        (PORT d[9] (3328:3328:3328) (3360:3360:3360))
        (PORT d[10] (3341:3341:3341) (3413:3413:3413))
        (PORT d[11] (3392:3392:3392) (3453:3453:3453))
        (PORT d[12] (3354:3354:3354) (3402:3402:3402))
        (PORT clk (2464:2464:2464) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1105:1105:1105) (1050:1050:1050))
        (PORT clk (2464:2464:2464) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (PORT d[0] (3267:3267:3267) (3183:3183:3183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2447:2447:2447))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (2144:2144:2144))
        (PORT clk (2488:2488:2488) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3546:3546:3546) (3638:3638:3638))
        (PORT d[1] (2875:2875:2875) (2996:2996:2996))
        (PORT d[2] (3889:3889:3889) (3946:3946:3946))
        (PORT d[3] (2269:2269:2269) (2395:2395:2395))
        (PORT d[4] (4314:4314:4314) (4381:4381:4381))
        (PORT d[5] (3646:3646:3646) (3785:3785:3785))
        (PORT d[6] (3521:3521:3521) (3490:3490:3490))
        (PORT d[7] (3977:3977:3977) (4242:4242:4242))
        (PORT d[8] (3599:3599:3599) (3589:3589:3589))
        (PORT d[9] (4226:4226:4226) (4194:4194:4194))
        (PORT d[10] (2888:2888:2888) (2955:2955:2955))
        (PORT d[11] (3868:3868:3868) (3858:3858:3858))
        (PORT d[12] (2751:2751:2751) (2854:2854:2854))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3188:3188:3188) (3062:3062:3062))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2512:2512:2512))
        (PORT d[0] (3801:3801:3801) (3700:3700:3700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5868:5868:5868) (5855:5855:5855))
        (PORT clk (2447:2447:2447) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2331:2331:2331))
        (PORT d[1] (2147:2147:2147) (2169:2169:2169))
        (PORT d[2] (3031:3031:3031) (3013:3013:3013))
        (PORT d[3] (2204:2204:2204) (2230:2230:2230))
        (PORT d[4] (2890:2890:2890) (2915:2915:2915))
        (PORT d[5] (2591:2591:2591) (2601:2601:2601))
        (PORT d[6] (2499:2499:2499) (2502:2502:2502))
        (PORT d[7] (2935:2935:2935) (2894:2894:2894))
        (PORT d[8] (2561:2561:2561) (2568:2568:2568))
        (PORT d[9] (2805:2805:2805) (2807:2807:2807))
        (PORT d[10] (1861:1861:1861) (1889:1889:1889))
        (PORT d[11] (2251:2251:2251) (2278:2278:2278))
        (PORT d[12] (2261:2261:2261) (2293:2293:2293))
        (PORT clk (2442:2442:2442) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1105:1105:1105) (1048:1048:1048))
        (PORT clk (2442:2442:2442) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2434:2434:2434))
        (PORT d[0] (3348:3348:3348) (3261:3261:3261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2427:2427:2427))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2896:2896:2896) (2992:2992:2992))
        (PORT clk (2534:2534:2534) (2556:2556:2556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3069:3069:3069) (3056:3056:3056))
        (PORT d[1] (3124:3124:3124) (3119:3119:3119))
        (PORT d[2] (2959:2959:2959) (2916:2916:2916))
        (PORT d[3] (3949:3949:3949) (4253:4253:4253))
        (PORT d[4] (3236:3236:3236) (3195:3195:3195))
        (PORT d[5] (3217:3217:3217) (3174:3174:3174))
        (PORT d[6] (3406:3406:3406) (3438:3438:3438))
        (PORT d[7] (2970:2970:2970) (3090:3090:3090))
        (PORT d[8] (3009:3009:3009) (3177:3177:3177))
        (PORT d[9] (3322:3322:3322) (3286:3286:3286))
        (PORT d[10] (3094:3094:3094) (3089:3089:3089))
        (PORT d[11] (3210:3210:3210) (3264:3264:3264))
        (PORT d[12] (3413:3413:3413) (3397:3397:3397))
        (PORT clk (2530:2530:2530) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3456:3456:3456) (3276:3276:3276))
        (PORT clk (2530:2530:2530) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2556:2556:2556))
        (PORT d[0] (4047:4047:4047) (3985:3985:3985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4098:4098:4098) (4057:4057:4057))
        (PORT clk (2493:2493:2493) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4087:4087:4087) (4127:4127:4127))
        (PORT d[1] (3368:3368:3368) (3485:3485:3485))
        (PORT d[2] (5966:5966:5966) (5787:5787:5787))
        (PORT d[3] (5397:5397:5397) (5276:5276:5276))
        (PORT d[4] (4496:4496:4496) (4435:4435:4435))
        (PORT d[5] (5143:5143:5143) (5121:5121:5121))
        (PORT d[6] (4955:4955:4955) (4985:4985:4985))
        (PORT d[7] (3801:3801:3801) (3725:3725:3725))
        (PORT d[8] (5131:5131:5131) (4992:4992:4992))
        (PORT d[9] (2861:2861:2861) (2953:2953:2953))
        (PORT d[10] (3731:3731:3731) (3843:3843:3843))
        (PORT d[11] (5690:5690:5690) (5554:5554:5554))
        (PORT d[12] (5426:5426:5426) (5382:5382:5382))
        (PORT clk (2488:2488:2488) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2636:2636:2636) (2452:2452:2452))
        (PORT clk (2488:2488:2488) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2478:2478:2478))
        (PORT d[0] (3909:3909:3909) (3842:3842:3842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2471:2471:2471))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2233:2233:2233))
        (PORT clk (2526:2526:2526) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3361:3361:3361) (3356:3356:3356))
        (PORT d[1] (3024:3024:3024) (3083:3083:3083))
        (PORT d[2] (4716:4716:4716) (4885:4885:4885))
        (PORT d[3] (3532:3532:3532) (3789:3789:3789))
        (PORT d[4] (3067:3067:3067) (3130:3130:3130))
        (PORT d[5] (3104:3104:3104) (3120:3120:3120))
        (PORT d[6] (3262:3262:3262) (3284:3284:3284))
        (PORT d[7] (3091:3091:3091) (3262:3262:3262))
        (PORT d[8] (3403:3403:3403) (3568:3568:3568))
        (PORT d[9] (4422:4422:4422) (4446:4446:4446))
        (PORT d[10] (3406:3406:3406) (3587:3587:3587))
        (PORT d[11] (3065:3065:3065) (3103:3103:3103))
        (PORT d[12] (2992:2992:2992) (3028:3028:3028))
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2437:2437:2437))
        (PORT clk (2522:2522:2522) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (PORT d[0] (3356:3356:3356) (3263:3263:3263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5364:5364:5364) (5298:5298:5298))
        (PORT clk (2485:2485:2485) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4040:4040:4040) (4047:4047:4047))
        (PORT d[1] (3375:3375:3375) (3493:3493:3493))
        (PORT d[2] (4884:4884:4884) (4804:4804:4804))
        (PORT d[3] (4510:4510:4510) (4435:4435:4435))
        (PORT d[4] (5021:5021:5021) (5022:5022:5022))
        (PORT d[5] (4157:4157:4157) (4120:4120:4120))
        (PORT d[6] (4690:4690:4690) (4637:4637:4637))
        (PORT d[7] (4634:4634:4634) (4619:4619:4619))
        (PORT d[8] (4079:4079:4079) (4050:4050:4050))
        (PORT d[9] (3354:3354:3354) (3503:3503:3503))
        (PORT d[10] (3460:3460:3460) (3590:3590:3590))
        (PORT d[11] (4643:4643:4643) (4606:4606:4606))
        (PORT d[12] (4773:4773:4773) (4734:4734:4734))
        (PORT clk (2480:2480:2480) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1764:1764:1764) (1691:1691:1691))
        (PORT clk (2480:2480:2480) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2469:2469:2469))
        (PORT d[0] (3266:3266:3266) (3206:3206:3206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2462:2462:2462))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2594:2594:2594) (2692:2692:2692))
        (PORT clk (2542:2542:2542) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4992:4992:4992) (5145:5145:5145))
        (PORT d[1] (3236:3236:3236) (3332:3332:3332))
        (PORT d[2] (5581:5581:5581) (5636:5636:5636))
        (PORT d[3] (3797:3797:3797) (4031:4031:4031))
        (PORT d[4] (4036:4036:4036) (4210:4210:4210))
        (PORT d[5] (4859:4859:4859) (5129:5129:5129))
        (PORT d[6] (6233:6233:6233) (6156:6156:6156))
        (PORT d[7] (3210:3210:3210) (3446:3446:3446))
        (PORT d[8] (4167:4167:4167) (4413:4413:4413))
        (PORT d[9] (5941:5941:5941) (5893:5893:5893))
        (PORT d[10] (3381:3381:3381) (3537:3537:3537))
        (PORT d[11] (2632:2632:2632) (2720:2720:2720))
        (PORT d[12] (4180:4180:4180) (4366:4366:4366))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3170:3170:3170) (3097:3097:3097))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (PORT d[0] (3797:3797:3797) (3730:3730:3730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5902:5902:5902) (5878:5878:5878))
        (PORT clk (2501:2501:2501) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2452:2452:2452) (2493:2493:2493))
        (PORT d[1] (3586:3586:3586) (3790:3790:3790))
        (PORT d[2] (2906:2906:2906) (2932:2932:2932))
        (PORT d[3] (3949:3949:3949) (3925:3925:3925))
        (PORT d[4] (3104:3104:3104) (3136:3136:3136))
        (PORT d[5] (2736:2736:2736) (2754:2754:2754))
        (PORT d[6] (4106:4106:4106) (4124:4124:4124))
        (PORT d[7] (3364:3364:3364) (3354:3354:3354))
        (PORT d[8] (3018:3018:3018) (3010:3010:3010))
        (PORT d[9] (3347:3347:3347) (3360:3360:3360))
        (PORT d[10] (3051:3051:3051) (3176:3176:3176))
        (PORT d[11] (2711:2711:2711) (2742:2742:2742))
        (PORT d[12] (3277:3277:3277) (3287:3287:3287))
        (PORT clk (2496:2496:2496) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1426:1426:1426))
        (PORT clk (2496:2496:2496) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2485:2485:2485))
        (PORT d[0] (3102:3102:3102) (3006:3006:3006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2478:2478:2478))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2666:2666:2666))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3679:3679:3679) (3668:3668:3668))
        (PORT d[1] (3748:3748:3748) (3796:3796:3796))
        (PORT d[2] (5401:5401:5401) (5568:5568:5568))
        (PORT d[3] (4563:4563:4563) (4801:4801:4801))
        (PORT d[4] (3766:3766:3766) (3826:3826:3826))
        (PORT d[5] (3774:3774:3774) (3786:3786:3786))
        (PORT d[6] (4322:4322:4322) (4305:4305:4305))
        (PORT d[7] (3757:3757:3757) (3913:3913:3913))
        (PORT d[8] (3747:3747:3747) (3909:3909:3909))
        (PORT d[9] (5095:5095:5095) (5108:5108:5108))
        (PORT d[10] (4089:4089:4089) (4270:4270:4270))
        (PORT d[11] (3793:3793:3793) (3822:3822:3822))
        (PORT d[12] (4289:4289:4289) (4505:4505:4505))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3840:3840:3840) (3707:3707:3707))
        (PORT clk (2515:2515:2515) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (PORT d[0] (4228:4228:4228) (4165:4165:4165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6058:6058:6058) (5998:5998:5998))
        (PORT clk (2478:2478:2478) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4766:4766:4766) (4763:4763:4763))
        (PORT d[1] (3689:3689:3689) (3801:3801:3801))
        (PORT d[2] (5838:5838:5838) (5724:5724:5724))
        (PORT d[3] (5493:5493:5493) (5389:5389:5389))
        (PORT d[4] (4976:4976:4976) (5009:5009:5009))
        (PORT d[5] (5384:5384:5384) (5337:5337:5337))
        (PORT d[6] (5372:5372:5372) (5312:5312:5312))
        (PORT d[7] (5358:5358:5358) (5334:5334:5334))
        (PORT d[8] (5127:5127:5127) (5084:5084:5084))
        (PORT d[9] (3977:3977:3977) (4140:4140:4140))
        (PORT d[10] (4148:4148:4148) (4273:4273:4273))
        (PORT d[11] (5339:5339:5339) (5291:5291:5291))
        (PORT d[12] (5242:5242:5242) (5209:5209:5209))
        (PORT clk (2473:2473:2473) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1557:1557:1557) (1451:1451:1451))
        (PORT clk (2473:2473:2473) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2463:2463:2463))
        (PORT d[0] (3993:3993:3993) (3985:3985:3985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2456:2456:2456))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (2149:2149:2149))
        (PORT clk (2502:2502:2502) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3938:3938:3938) (4031:4031:4031))
        (PORT d[1] (2914:2914:2914) (3037:3037:3037))
        (PORT d[2] (3800:3800:3800) (3849:3849:3849))
        (PORT d[3] (2610:2610:2610) (2732:2732:2732))
        (PORT d[4] (4362:4362:4362) (4438:4438:4438))
        (PORT d[5] (4293:4293:4293) (4416:4416:4416))
        (PORT d[6] (3025:3025:3025) (3031:3031:3031))
        (PORT d[7] (3641:3641:3641) (3910:3910:3910))
        (PORT d[8] (3199:3199:3199) (3192:3192:3192))
        (PORT d[9] (3848:3848:3848) (3822:3822:3822))
        (PORT d[10] (2534:2534:2534) (2607:2607:2607))
        (PORT d[11] (3568:3568:3568) (3565:3565:3565))
        (PORT d[12] (2582:2582:2582) (2677:2677:2677))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3631:3631:3631) (3511:3511:3511))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2525:2525:2525))
        (PORT d[0] (3684:3684:3684) (3624:3624:3624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5521:5521:5521) (5518:5518:5518))
        (PORT clk (2461:2461:2461) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1905:1905:1905) (1941:1941:1941))
        (PORT d[1] (1832:1832:1832) (1860:1860:1860))
        (PORT d[2] (2682:2682:2682) (2666:2666:2666))
        (PORT d[3] (2196:2196:2196) (2223:2223:2223))
        (PORT d[4] (2549:2549:2549) (2580:2580:2580))
        (PORT d[5] (2260:2260:2260) (2282:2282:2282))
        (PORT d[6] (2539:2539:2539) (2547:2547:2547))
        (PORT d[7] (2214:2214:2214) (2190:2190:2190))
        (PORT d[8] (2198:2198:2198) (2215:2215:2215))
        (PORT d[9] (2284:2284:2284) (2310:2310:2310))
        (PORT d[10] (1831:1831:1831) (1858:1858:1858))
        (PORT d[11] (1925:1925:1925) (1956:1956:1956))
        (PORT d[12] (2309:2309:2309) (2344:2344:2344))
        (PORT clk (2456:2456:2456) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1630:1630:1630))
        (PORT clk (2456:2456:2456) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (PORT d[0] (2965:2965:2965) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a103.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2440:2440:2440))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (2767:2767:2767))
        (PORT clk (2504:2504:2504) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4685:4685:4685) (4644:4644:4644))
        (PORT d[1] (4125:4125:4125) (4299:4299:4299))
        (PORT d[2] (4932:4932:4932) (5026:5026:5026))
        (PORT d[3] (3408:3408:3408) (3601:3601:3601))
        (PORT d[4] (4591:4591:4591) (4748:4748:4748))
        (PORT d[5] (4393:4393:4393) (4584:4584:4584))
        (PORT d[6] (4483:4483:4483) (4456:4456:4456))
        (PORT d[7] (4271:4271:4271) (4502:4502:4502))
        (PORT d[8] (3742:3742:3742) (3917:3917:3917))
        (PORT d[9] (4114:4114:4114) (4118:4118:4118))
        (PORT d[10] (3740:3740:3740) (3887:3887:3887))
        (PORT d[11] (3764:3764:3764) (3871:3871:3871))
        (PORT d[12] (3909:3909:3909) (4087:4087:4087))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3175:3175:3175) (3094:3094:3094))
        (PORT clk (2500:2500:2500) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2522:2522:2522))
        (PORT d[0] (3224:3224:3224) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7292:7292:7292) (7250:7250:7250))
        (PORT clk (2463:2463:2463) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3126:3126:3126) (3190:3190:3190))
        (PORT d[1] (3053:3053:3053) (3141:3141:3141))
        (PORT d[2] (4140:4140:4140) (4135:4135:4135))
        (PORT d[3] (3891:3891:3891) (3891:3891:3891))
        (PORT d[4] (3876:3876:3876) (3862:3862:3862))
        (PORT d[5] (3709:3709:3709) (3751:3751:3751))
        (PORT d[6] (3928:3928:3928) (3954:3954:3954))
        (PORT d[7] (3425:3425:3425) (3465:3465:3465))
        (PORT d[8] (3726:3726:3726) (3744:3744:3744))
        (PORT d[9] (4175:4175:4175) (4399:4399:4399))
        (PORT d[10] (3354:3354:3354) (3428:3428:3428))
        (PORT d[11] (3696:3696:3696) (3748:3748:3748))
        (PORT d[12] (3753:3753:3753) (3812:3812:3812))
        (PORT clk (2458:2458:2458) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2103:2103:2103) (2061:2061:2061))
        (PORT clk (2458:2458:2458) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2444:2444:2444))
        (PORT d[0] (3010:3010:3010) (2971:2971:2971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a99.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2437:2437:2437))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1809:1809:1809) (1850:1850:1850))
        (PORT clk (2567:2567:2567) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2626:2626:2626))
        (PORT d[1] (1941:1941:1941) (1999:1999:1999))
        (PORT d[2] (4340:4340:4340) (4468:4468:4468))
        (PORT d[3] (2159:2159:2159) (2206:2206:2206))
        (PORT d[4] (1933:1933:1933) (1989:1989:1989))
        (PORT d[5] (1874:1874:1874) (1931:1931:1931))
        (PORT d[6] (1949:1949:1949) (1997:1997:1997))
        (PORT d[7] (2773:2773:2773) (2959:2959:2959))
        (PORT d[8] (1890:1890:1890) (1939:1939:1939))
        (PORT d[9] (2111:2111:2111) (2126:2126:2126))
        (PORT d[10] (3340:3340:3340) (3524:3524:3524))
        (PORT d[11] (2123:2123:2123) (2143:2143:2143))
        (PORT d[12] (1918:1918:1918) (1966:1966:1966))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1420:1420:1420))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2589:2589:2589))
        (PORT d[0] (2075:2075:2075) (2023:2023:2023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4259:4259:4259) (4201:4201:4201))
        (PORT clk (2526:2526:2526) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3353:3353:3353) (3364:3364:3364))
        (PORT d[1] (2949:2949:2949) (3070:3070:3070))
        (PORT d[2] (3612:3612:3612) (3544:3544:3544))
        (PORT d[3] (4134:4134:4134) (4058:4058:4058))
        (PORT d[4] (3404:3404:3404) (3386:3386:3386))
        (PORT d[5] (3423:3423:3423) (3392:3392:3392))
        (PORT d[6] (4296:4296:4296) (4236:4236:4236))
        (PORT d[7] (3937:3937:3937) (3925:3925:3925))
        (PORT d[8] (3059:3059:3059) (3038:3038:3038))
        (PORT d[9] (2901:2901:2901) (2965:2965:2965))
        (PORT d[10] (3347:3347:3347) (3459:3459:3459))
        (PORT d[11] (3592:3592:3592) (3557:3557:3557))
        (PORT d[12] (3382:3382:3382) (3357:3357:3357))
        (PORT clk (2521:2521:2521) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1707:1707:1707) (1616:1616:1616))
        (PORT clk (2521:2521:2521) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2511:2511:2511))
        (PORT d[0] (3132:3132:3132) (3114:3114:3114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a111.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2504:2504:2504))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3336:3336:3336) (3431:3431:3431))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (1984:1984:1984))
        (PORT d[1] (2018:2018:2018) (2007:2007:2007))
        (PORT d[2] (1917:1917:1917) (1888:1888:1888))
        (PORT d[3] (4342:4342:4342) (4629:4629:4629))
        (PORT d[4] (1925:1925:1925) (1919:1919:1919))
        (PORT d[5] (3627:3627:3627) (3734:3734:3734))
        (PORT d[6] (3173:3173:3173) (3224:3224:3224))
        (PORT d[7] (1902:1902:1902) (1987:1987:1987))
        (PORT d[8] (2950:2950:2950) (3048:3048:3048))
        (PORT d[9] (2065:2065:2065) (2061:2061:2061))
        (PORT d[10] (2066:2066:2066) (2069:2069:2069))
        (PORT d[11] (2199:2199:2199) (2265:2265:2265))
        (PORT d[12] (2046:2046:2046) (2035:2035:2035))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3322:3322:3322) (3166:3166:3166))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT d[0] (4117:4117:4117) (3939:3939:3939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3009:3009:3009) (2965:2965:2965))
        (PORT clk (2499:2499:2499) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3965:3965:3965) (3956:3956:3956))
        (PORT d[1] (3394:3394:3394) (3410:3410:3410))
        (PORT d[2] (3998:3998:3998) (3852:3852:3852))
        (PORT d[3] (4717:4717:4717) (4594:4594:4594))
        (PORT d[4] (4848:4848:4848) (4777:4777:4777))
        (PORT d[5] (4400:4400:4400) (4266:4266:4266))
        (PORT d[6] (4345:4345:4345) (4365:4365:4365))
        (PORT d[7] (4174:4174:4174) (4053:4053:4053))
        (PORT d[8] (4669:4669:4669) (4531:4531:4531))
        (PORT d[9] (2878:2878:2878) (2937:2937:2937))
        (PORT d[10] (4484:4484:4484) (4376:4376:4376))
        (PORT d[11] (5324:5324:5324) (5159:5159:5159))
        (PORT d[12] (5305:5305:5305) (5152:5152:5152))
        (PORT clk (2494:2494:2494) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1927:1927:1927) (1799:1799:1799))
        (PORT clk (2494:2494:2494) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2486:2486:2486))
        (PORT d[0] (2351:2351:2351) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a107.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2479:2479:2479))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1467:1467:1467))
        (PORT clk (2566:2566:2566) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1465:1465:1465))
        (PORT d[1] (1192:1192:1192) (1245:1245:1245))
        (PORT d[2] (1601:1601:1601) (1611:1611:1611))
        (PORT d[3] (2475:2475:2475) (2511:2511:2511))
        (PORT d[4] (1522:1522:1522) (1568:1568:1568))
        (PORT d[5] (1126:1126:1126) (1174:1174:1174))
        (PORT d[6] (1180:1180:1180) (1231:1231:1231))
        (PORT d[7] (1803:1803:1803) (1846:1846:1846))
        (PORT d[8] (1437:1437:1437) (1482:1482:1482))
        (PORT d[9] (1749:1749:1749) (1775:1775:1775))
        (PORT d[10] (1414:1414:1414) (1455:1455:1455))
        (PORT d[11] (1122:1122:1122) (1168:1168:1168))
        (PORT d[12] (1182:1182:1182) (1228:1228:1228))
        (PORT clk (2562:2562:2562) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1135:1135:1135) (1076:1076:1076))
        (PORT clk (2562:2562:2562) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2597:2597:2597))
        (PORT d[0] (1752:1752:1752) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4117:4117:4117) (4038:4038:4038))
        (PORT clk (2525:2525:2525) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3182:3182:3182) (3133:3133:3133))
        (PORT d[1] (2712:2712:2712) (2699:2699:2699))
        (PORT d[2] (2538:2538:2538) (2478:2478:2478))
        (PORT d[3] (2499:2499:2499) (2447:2447:2447))
        (PORT d[4] (2680:2680:2680) (2659:2659:2659))
        (PORT d[5] (2724:2724:2724) (2692:2692:2692))
        (PORT d[6] (2935:2935:2935) (2884:2884:2884))
        (PORT d[7] (2333:2333:2333) (2290:2290:2290))
        (PORT d[8] (2300:2300:2300) (2269:2269:2269))
        (PORT d[9] (2165:2165:2165) (2229:2229:2229))
        (PORT d[10] (4429:4429:4429) (4539:4539:4539))
        (PORT d[11] (2299:2299:2299) (2291:2291:2291))
        (PORT d[12] (2700:2700:2700) (2679:2679:2679))
        (PORT clk (2520:2520:2520) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1380:1380:1380) (1320:1320:1320))
        (PORT clk (2520:2520:2520) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2519:2519:2519))
        (PORT d[0] (2294:2294:2294) (2180:2180:2180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a119.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2512:2512:2512))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1843:1843:1843) (1893:1893:1893))
        (PORT clk (2551:2551:2551) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (2672:2672:2672))
        (PORT d[1] (2680:2680:2680) (2739:2739:2739))
        (PORT d[2] (5006:5006:5006) (5125:5125:5125))
        (PORT d[3] (2867:2867:2867) (2914:2914:2914))
        (PORT d[4] (2680:2680:2680) (2738:2738:2738))
        (PORT d[5] (2386:2386:2386) (2416:2416:2416))
        (PORT d[6] (2602:2602:2602) (2638:2638:2638))
        (PORT d[7] (2781:2781:2781) (2798:2798:2798))
        (PORT d[8] (2606:2606:2606) (2652:2652:2652))
        (PORT d[9] (2526:2526:2526) (2559:2559:2559))
        (PORT d[10] (3342:3342:3342) (3516:3516:3516))
        (PORT d[11] (2693:2693:2693) (2731:2731:2731))
        (PORT d[12] (2678:2678:2678) (2719:2719:2719))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1808:1808:1808) (1744:1744:1744))
        (PORT clk (2547:2547:2547) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (PORT d[0] (2445:2445:2445) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4941:4941:4941) (4882:4882:4882))
        (PORT clk (2510:2510:2510) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3347:3347:3347) (3361:3361:3361))
        (PORT d[1] (3015:3015:3015) (3138:3138:3138))
        (PORT d[2] (4476:4476:4476) (4395:4395:4395))
        (PORT d[3] (4135:4135:4135) (4061:4061:4061))
        (PORT d[4] (4678:4678:4678) (4683:4683:4683))
        (PORT d[5] (3807:3807:3807) (3776:3776:3776))
        (PORT d[6] (4344:4344:4344) (4293:4293:4293))
        (PORT d[7] (4629:4629:4629) (4609:4609:4609))
        (PORT d[8] (3786:3786:3786) (3764:3764:3764))
        (PORT d[9] (2991:2991:2991) (3142:3142:3142))
        (PORT d[10] (3441:3441:3441) (3566:3566:3566))
        (PORT d[11] (4305:4305:4305) (4271:4271:4271))
        (PORT d[12] (4184:4184:4184) (4155:4155:4155))
        (PORT clk (2505:2505:2505) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1076:1076:1076) (1010:1010:1010))
        (PORT clk (2505:2505:2505) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (PORT d[0] (3276:3276:3276) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a115.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2488:2488:2488))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (2767:2767:2767))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5385:5385:5385) (5540:5540:5540))
        (PORT d[1] (3876:3876:3876) (3964:3964:3964))
        (PORT d[2] (4425:4425:4425) (4585:4585:4585))
        (PORT d[3] (3814:3814:3814) (4057:4057:4057))
        (PORT d[4] (4315:4315:4315) (4480:4480:4480))
        (PORT d[5] (4848:4848:4848) (5077:5077:5077))
        (PORT d[6] (4769:4769:4769) (4968:4968:4968))
        (PORT d[7] (4338:4338:4338) (4571:4571:4571))
        (PORT d[8] (3767:3767:3767) (3983:3983:3983))
        (PORT d[9] (5421:5421:5421) (5358:5358:5358))
        (PORT d[10] (3454:3454:3454) (3615:3615:3615))
        (PORT d[11] (2971:2971:2971) (3083:3083:3083))
        (PORT d[12] (4956:4956:4956) (5088:5088:5088))
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4092:4092:4092) (3996:3996:3996))
        (PORT clk (2496:2496:2496) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT d[0] (3464:3464:3464) (3468:3468:3468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5924:5924:5924) (5917:5917:5917))
        (PORT clk (2459:2459:2459) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3878:3878:3878) (3927:3927:3927))
        (PORT d[1] (3129:3129:3129) (3301:3301:3301))
        (PORT d[2] (3986:3986:3986) (3998:3998:3998))
        (PORT d[3] (4743:4743:4743) (4729:4729:4729))
        (PORT d[4] (5688:5688:5688) (5726:5726:5726))
        (PORT d[5] (3780:3780:3780) (3792:3792:3792))
        (PORT d[6] (4975:4975:4975) (5041:5041:5041))
        (PORT d[7] (4435:4435:4435) (4416:4416:4416))
        (PORT d[8] (4623:4623:4623) (4587:4587:4587))
        (PORT d[9] (4541:4541:4541) (4800:4800:4800))
        (PORT d[10] (3641:3641:3641) (3743:3743:3743))
        (PORT d[11] (4019:4019:4019) (4028:4028:4028))
        (PORT d[12] (6628:6628:6628) (6675:6675:6675))
        (PORT clk (2454:2454:2454) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1748:1748:1748) (1675:1675:1675))
        (PORT clk (2454:2454:2454) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2444:2444:2444))
        (PORT d[0] (4281:4281:4281) (4160:4160:4160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a127.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2437:2437:2437))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2282:2282:2282))
        (PORT clk (2573:2573:2573) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3992:3992:3992) (3949:3949:3949))
        (PORT d[1] (3767:3767:3767) (3943:3943:3943))
        (PORT d[2] (3920:3920:3920) (4000:4000:4000))
        (PORT d[3] (2685:2685:2685) (2848:2848:2848))
        (PORT d[4] (3585:3585:3585) (3721:3721:3721))
        (PORT d[5] (4331:4331:4331) (4481:4481:4481))
        (PORT d[6] (4178:4178:4178) (4151:4151:4151))
        (PORT d[7] (3614:3614:3614) (3884:3884:3884))
        (PORT d[8] (3689:3689:3689) (3853:3853:3853))
        (PORT d[9] (3297:3297:3297) (3288:3288:3288))
        (PORT d[10] (3417:3417:3417) (3560:3560:3560))
        (PORT d[11] (2658:2658:2658) (2757:2757:2757))
        (PORT d[12] (3897:3897:3897) (4076:4076:4076))
        (PORT clk (2569:2569:2569) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2341:2341:2341) (2276:2276:2276))
        (PORT clk (2569:2569:2569) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
        (PORT d[0] (2969:2969:2969) (2914:2914:2914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2574:2574:2574) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5851:5851:5851) (5815:5815:5815))
        (PORT clk (2532:2532:2532) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1965:1965:1965) (2014:2014:2014))
        (PORT d[1] (2607:2607:2607) (2651:2651:2651))
        (PORT d[2] (2768:2768:2768) (2773:2773:2773))
        (PORT d[3] (2867:2867:2867) (2862:2862:2862))
        (PORT d[4] (1917:1917:1917) (1954:1954:1954))
        (PORT d[5] (2270:2270:2270) (2308:2308:2308))
        (PORT d[6] (3121:3121:3121) (3130:3130:3130))
        (PORT d[7] (1975:1975:1975) (2018:2018:2018))
        (PORT d[8] (2233:2233:2233) (2258:2258:2258))
        (PORT d[9] (2261:2261:2261) (2299:2299:2299))
        (PORT d[10] (2345:2345:2345) (2382:2382:2382))
        (PORT d[11] (2250:2250:2250) (2292:2292:2292))
        (PORT d[12] (2271:2271:2271) (2316:2316:2316))
        (PORT clk (2527:2527:2527) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1089:1089:1089) (1013:1013:1013))
        (PORT clk (2527:2527:2527) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2521:2521:2521))
        (PORT d[0] (2641:2641:2641) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a123.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2514:2514:2514))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2630:2630:2630) (2773:2773:2773))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3083:3083:3083) (3060:3060:3060))
        (PORT d[1] (4520:4520:4520) (4765:4765:4765))
        (PORT d[2] (1686:1686:1686) (1675:1675:1675))
        (PORT d[3] (4339:4339:4339) (4672:4672:4672))
        (PORT d[4] (2717:2717:2717) (2684:2684:2684))
        (PORT d[5] (3572:3572:3572) (3664:3664:3664))
        (PORT d[6] (3532:3532:3532) (3604:3604:3604))
        (PORT d[7] (2247:2247:2247) (2318:2318:2318))
        (PORT d[8] (3731:3731:3731) (3880:3880:3880))
        (PORT d[9] (1712:1712:1712) (1716:1716:1716))
        (PORT d[10] (1686:1686:1686) (1689:1689:1689))
        (PORT d[11] (3108:3108:3108) (3068:3068:3068))
        (PORT d[12] (2077:2077:2077) (2070:2070:2070))
        (PORT clk (2535:2535:2535) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3587:3587:3587) (3389:3389:3389))
        (PORT clk (2535:2535:2535) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2567:2567:2567))
        (PORT d[0] (3695:3695:3695) (3540:3540:3540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (1776:1776:1776))
        (PORT clk (2498:2498:2498) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3208:3208:3208) (3194:3194:3194))
        (PORT d[1] (3333:3333:3333) (3338:3338:3338))
        (PORT d[2] (3951:3951:3951) (3809:3809:3809))
        (PORT d[3] (3928:3928:3928) (3803:3803:3803))
        (PORT d[4] (4620:4620:4620) (4481:4481:4481))
        (PORT d[5] (3682:3682:3682) (3543:3543:3543))
        (PORT d[6] (3594:3594:3594) (3574:3574:3574))
        (PORT d[7] (3738:3738:3738) (3609:3609:3609))
        (PORT d[8] (4710:4710:4710) (4563:4563:4563))
        (PORT d[9] (2538:2538:2538) (2601:2601:2601))
        (PORT d[10] (5135:5135:5135) (5012:5012:5012))
        (PORT d[11] (4318:4318:4318) (4181:4181:4181))
        (PORT d[12] (5268:5268:5268) (5168:5168:5168))
        (PORT clk (2493:2493:2493) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1319:1319:1319))
        (PORT clk (2493:2493:2493) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2489:2489:2489))
        (PORT d[0] (3339:3339:3339) (3265:3265:3265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2482:2482:2482))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2940:2940:2940) (3034:3034:3034))
        (PORT clk (2551:2551:2551) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2348:2348:2348))
        (PORT d[1] (2385:2385:2385) (2375:2375:2375))
        (PORT d[2] (2880:2880:2880) (2807:2807:2807))
        (PORT d[3] (3965:3965:3965) (4256:4256:4256))
        (PORT d[4] (2313:2313:2313) (2294:2294:2294))
        (PORT d[5] (4086:4086:4086) (4284:4284:4284))
        (PORT d[6] (3511:3511:3511) (3566:3566:3566))
        (PORT d[7] (2313:2313:2313) (2397:2397:2397))
        (PORT d[8] (2880:2880:2880) (2966:2966:2966))
        (PORT d[9] (2062:2062:2062) (2065:2065:2065))
        (PORT d[10] (2992:2992:2992) (2954:2954:2954))
        (PORT d[11] (2877:2877:2877) (2937:2937:2937))
        (PORT d[12] (2434:2434:2434) (2433:2433:2433))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2777:2777:2777) (2609:2609:2609))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (PORT d[0] (2727:2727:2727) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3356:3356:3356) (3314:3314:3314))
        (PORT clk (2510:2510:2510) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4617:4617:4617) (4588:4588:4588))
        (PORT d[1] (3063:3063:3063) (3182:3182:3182))
        (PORT d[2] (4995:4995:4995) (4834:4834:4834))
        (PORT d[3] (4690:4690:4690) (4570:4570:4570))
        (PORT d[4] (4548:4548:4548) (4495:4495:4495))
        (PORT d[5] (4393:4393:4393) (4258:4258:4258))
        (PORT d[6] (3982:3982:3982) (4007:4007:4007))
        (PORT d[7] (3779:3779:3779) (3697:3697:3697))
        (PORT d[8] (5017:5017:5017) (4870:4870:4870))
        (PORT d[9] (2875:2875:2875) (2964:2964:2964))
        (PORT d[10] (4823:4823:4823) (4710:4710:4710))
        (PORT d[11] (6024:6024:6024) (5881:5881:5881))
        (PORT d[12] (5835:5835:5835) (5790:5790:5790))
        (PORT clk (2505:2505:2505) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1327:1327:1327))
        (PORT clk (2505:2505:2505) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2496:2496:2496))
        (PORT d[0] (3534:3534:3534) (3348:3348:3348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2489:2489:2489))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2479:2479:2479))
        (PORT clk (2472:2472:2472) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4655:4655:4655) (4776:4776:4776))
        (PORT d[1] (4401:4401:4401) (4473:4473:4473))
        (PORT d[2] (3862:3862:3862) (3918:3918:3918))
        (PORT d[3] (2912:2912:2912) (3036:3036:3036))
        (PORT d[4] (4577:4577:4577) (4654:4654:4654))
        (PORT d[5] (4302:4302:4302) (4414:4414:4414))
        (PORT d[6] (4577:4577:4577) (4512:4512:4512))
        (PORT d[7] (5013:5013:5013) (5254:5254:5254))
        (PORT d[8] (4541:4541:4541) (4541:4541:4541))
        (PORT d[9] (4755:4755:4755) (4721:4721:4721))
        (PORT d[10] (3709:3709:3709) (3845:3845:3845))
        (PORT d[11] (3812:3812:3812) (3856:3856:3856))
        (PORT d[12] (3056:3056:3056) (3158:3158:3158))
        (PORT clk (2468:2468:2468) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3306:3306:3306) (3289:3289:3289))
        (PORT clk (2468:2468:2468) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2496:2496:2496))
        (PORT d[0] (3907:3907:3907) (3953:3953:3953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2497:2497:2497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5614:5614:5614) (5627:5627:5627))
        (PORT clk (2431:2431:2431) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3052:3052:3052) (3061:3061:3061))
        (PORT d[1] (2945:2945:2945) (2948:2948:2948))
        (PORT d[2] (2857:2857:2857) (2873:2873:2873))
        (PORT d[3] (3681:3681:3681) (3680:3680:3680))
        (PORT d[4] (2669:2669:2669) (2676:2676:2676))
        (PORT d[5] (2915:2915:2915) (2904:2904:2904))
        (PORT d[6] (2651:2651:2651) (2667:2667:2667))
        (PORT d[7] (3191:3191:3191) (3155:3155:3155))
        (PORT d[8] (2672:2672:2672) (2675:2675:2675))
        (PORT d[9] (2526:2526:2526) (2531:2531:2531))
        (PORT d[10] (2329:2329:2329) (2341:2341:2341))
        (PORT d[11] (2321:2321:2321) (2332:2332:2332))
        (PORT d[12] (2894:2894:2894) (2893:2893:2893))
        (PORT clk (2426:2426:2426) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1446:1446:1446) (1366:1366:1366))
        (PORT clk (2426:2426:2426) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2418:2418:2418))
        (PORT d[0] (3566:3566:3566) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2411:2411:2411))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2553:2553:2553))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4343:4343:4343) (4478:4478:4478))
        (PORT d[1] (2812:2812:2812) (2889:2889:2889))
        (PORT d[2] (3873:3873:3873) (3934:3934:3934))
        (PORT d[3] (2922:2922:2922) (3040:3040:3040))
        (PORT d[4] (3853:3853:3853) (3936:3936:3936))
        (PORT d[5] (3512:3512:3512) (3606:3606:3606))
        (PORT d[6] (4926:4926:4926) (4861:4861:4861))
        (PORT d[7] (4216:4216:4216) (4461:4461:4461))
        (PORT d[8] (3931:3931:3931) (3970:3970:3970))
        (PORT d[9] (3715:3715:3715) (3707:3707:3707))
        (PORT d[10] (2340:2340:2340) (2458:2458:2458))
        (PORT d[11] (2743:2743:2743) (2799:2799:2799))
        (PORT d[12] (3750:3750:3750) (3857:3857:3857))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2318:2318:2318))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (PORT d[0] (3297:3297:3297) (3255:3255:3255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5571:5571:5571) (5585:5585:5585))
        (PORT clk (2480:2480:2480) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1312:1312:1312) (1347:1347:1347))
        (PORT d[1] (2004:2004:2004) (2031:2031:2031))
        (PORT d[2] (1336:1336:1336) (1358:1358:1358))
        (PORT d[3] (2989:2989:2989) (3001:3001:3001))
        (PORT d[4] (1989:1989:1989) (2013:2013:2013))
        (PORT d[5] (1960:1960:1960) (1975:1975:1975))
        (PORT d[6] (2703:2703:2703) (2720:2720:2720))
        (PORT d[7] (3254:3254:3254) (3227:3227:3227))
        (PORT d[8] (1907:1907:1907) (1910:1910:1910))
        (PORT d[9] (1592:1592:1592) (1598:1598:1598))
        (PORT d[10] (1966:1966:1966) (1984:1984:1984))
        (PORT d[11] (1617:1617:1617) (1638:1638:1638))
        (PORT d[12] (2237:2237:2237) (2249:2249:2249))
        (PORT clk (2475:2475:2475) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1443:1443:1443) (1373:1373:1373))
        (PORT clk (2475:2475:2475) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2466:2466:2466))
        (PORT d[0] (3721:3721:3721) (3606:3606:3606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2859:2859:2859) (2955:2955:2955))
        (PORT clk (2529:2529:2529) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3070:3070:3070) (3057:3057:3057))
        (PORT d[1] (3158:3158:3158) (3156:3156:3156))
        (PORT d[2] (3265:3265:3265) (3198:3198:3198))
        (PORT d[3] (4302:4302:4302) (4598:4598:4598))
        (PORT d[4] (3254:3254:3254) (3218:3218:3218))
        (PORT d[5] (3308:3308:3308) (3280:3280:3280))
        (PORT d[6] (3180:3180:3180) (3236:3236:3236))
        (PORT d[7] (3002:3002:3002) (3128:3128:3128))
        (PORT d[8] (2995:2995:2995) (3161:3161:3161))
        (PORT d[9] (3114:3114:3114) (3099:3099:3099))
        (PORT d[10] (3417:3417:3417) (3406:3406:3406))
        (PORT d[11] (3183:3183:3183) (3240:3240:3240))
        (PORT d[12] (3159:3159:3159) (3154:3154:3154))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3015:3015:3015) (2856:2856:2856))
        (PORT clk (2525:2525:2525) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2553:2553:2553))
        (PORT d[0] (4253:4253:4253) (4058:4058:4058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4105:4105:4105) (4066:4066:4066))
        (PORT clk (2488:2488:2488) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4046:4046:4046) (4083:4083:4083))
        (PORT d[1] (3383:3383:3383) (3500:3500:3500))
        (PORT d[2] (5934:5934:5934) (5753:5753:5753))
        (PORT d[3] (4907:4907:4907) (4785:4785:4785))
        (PORT d[4] (4493:4493:4493) (4424:4424:4424))
        (PORT d[5] (5396:5396:5396) (5363:5363:5363))
        (PORT d[6] (4986:4986:4986) (5019:5019:5019))
        (PORT d[7] (4453:4453:4453) (4360:4360:4360))
        (PORT d[8] (6006:6006:6006) (5840:5840:5840))
        (PORT d[9] (2905:2905:2905) (3002:3002:3002))
        (PORT d[10] (3351:3351:3351) (3446:3446:3446))
        (PORT d[11] (5713:5713:5713) (5577:5577:5577))
        (PORT d[12] (5431:5431:5431) (5388:5388:5388))
        (PORT clk (2483:2483:2483) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1111:1111:1111) (1053:1053:1053))
        (PORT clk (2483:2483:2483) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2475:2475:2475))
        (PORT d[0] (3841:3841:3841) (3880:3880:3880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2468:2468:2468))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2610:2610:2610) (2747:2747:2747))
        (PORT clk (2525:2525:2525) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4639:4639:4639) (4799:4799:4799))
        (PORT d[1] (3579:3579:3579) (3690:3690:3690))
        (PORT d[2] (4822:4822:4822) (4995:4995:4995))
        (PORT d[3] (3805:3805:3805) (4038:4038:4038))
        (PORT d[4] (4380:4380:4380) (4547:4547:4547))
        (PORT d[5] (4874:4874:4874) (5148:5148:5148))
        (PORT d[6] (5515:5515:5515) (5442:5442:5442))
        (PORT d[7] (3954:3954:3954) (4188:4188:4188))
        (PORT d[8] (3809:3809:3809) (4027:4027:4027))
        (PORT d[9] (5165:5165:5165) (5119:5119:5119))
        (PORT d[10] (3041:3041:3041) (3206:3206:3206))
        (PORT d[11] (2972:2972:2972) (3090:3090:3090))
        (PORT d[12] (4280:4280:4280) (4420:4420:4420))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3073:3073:3073) (3013:3013:3013))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (PORT d[0] (4264:4264:4264) (4233:4233:4233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5940:5940:5940) (5933:5933:5933))
        (PORT clk (2484:2484:2484) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3481:3481:3481) (3530:3530:3530))
        (PORT d[1] (3850:3850:3850) (4018:4018:4018))
        (PORT d[2] (3634:3634:3634) (3654:3654:3654))
        (PORT d[3] (4334:4334:4334) (4311:4311:4311))
        (PORT d[4] (4172:4172:4172) (4190:4190:4190))
        (PORT d[5] (3489:3489:3489) (3506:3506:3506))
        (PORT d[6] (4571:4571:4571) (4629:4629:4629))
        (PORT d[7] (4109:4109:4109) (4097:4097:4097))
        (PORT d[8] (3673:3673:3673) (3658:3658:3658))
        (PORT d[9] (4635:4635:4635) (4941:4941:4941))
        (PORT d[10] (3396:3396:3396) (3517:3517:3517))
        (PORT d[11] (3360:3360:3360) (3381:3381:3381))
        (PORT d[12] (3958:3958:3958) (3962:3962:3962))
        (PORT clk (2479:2479:2479) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1342:1342:1342) (1260:1260:1260))
        (PORT clk (2479:2479:2479) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2469:2469:2469))
        (PORT d[0] (3843:3843:3843) (3780:3780:3780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2462:2462:2462))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1457:1457:1457) (1475:1475:1475))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1833:1833:1833) (1868:1868:1868))
        (PORT d[1] (4076:4076:4076) (4280:4280:4280))
        (PORT d[2] (2347:2347:2347) (2349:2349:2349))
        (PORT d[3] (1826:1826:1826) (1909:1909:1909))
        (PORT d[4] (1858:1858:1858) (1908:1908:1908))
        (PORT d[5] (1537:1537:1537) (1575:1575:1575))
        (PORT d[6] (1551:1551:1551) (1607:1607:1607))
        (PORT d[7] (2038:2038:2038) (2058:2058:2058))
        (PORT d[8] (1494:1494:1494) (1537:1537:1537))
        (PORT d[9] (1849:1849:1849) (1882:1882:1882))
        (PORT d[10] (1393:1393:1393) (1426:1426:1426))
        (PORT d[11] (2436:2436:2436) (2458:2458:2458))
        (PORT d[12] (1888:1888:1888) (1934:1934:1934))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (1918:1918:1918))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT d[0] (2954:2954:2954) (2862:2862:2862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4091:4091:4091) (4019:4019:4019))
        (PORT clk (2492:2492:2492) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2463:2463:2463))
        (PORT d[1] (3544:3544:3544) (3489:3489:3489))
        (PORT d[2] (2532:2532:2532) (2475:2475:2475))
        (PORT d[3] (2889:2889:2889) (2844:2844:2844))
        (PORT d[4] (3544:3544:3544) (3491:3491:3491))
        (PORT d[5] (2642:2642:2642) (2598:2598:2598))
        (PORT d[6] (3235:3235:3235) (3176:3176:3176))
        (PORT d[7] (2298:2298:2298) (2261:2261:2261))
        (PORT d[8] (2589:2589:2589) (2549:2549:2549))
        (PORT d[9] (3102:3102:3102) (3131:3131:3131))
        (PORT d[10] (2772:2772:2772) (2760:2760:2760))
        (PORT d[11] (2962:2962:2962) (2929:2929:2929))
        (PORT d[12] (3046:3046:3046) (3006:3006:3006))
        (PORT clk (2487:2487:2487) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1104:1104:1104) (1041:1041:1041))
        (PORT clk (2487:2487:2487) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (PORT d[0] (3116:3116:3116) (2970:2970:2970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2469:2469:2469))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3319:3319:3319))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6974:6974:6974) (7034:7034:7034))
        (PORT d[1] (2934:2934:2934) (3062:3062:3062))
        (PORT d[2] (4296:4296:4296) (4419:4419:4419))
        (PORT d[3] (4142:4142:4142) (4378:4378:4378))
        (PORT d[4] (4360:4360:4360) (4551:4551:4551))
        (PORT d[5] (4406:4406:4406) (4593:4593:4593))
        (PORT d[6] (4722:4722:4722) (4914:4914:4914))
        (PORT d[7] (5252:5252:5252) (5536:5536:5536))
        (PORT d[8] (4404:4404:4404) (4629:4629:4629))
        (PORT d[9] (6185:6185:6185) (6174:6174:6174))
        (PORT d[10] (3080:3080:3080) (3232:3232:3232))
        (PORT d[11] (3431:3431:3431) (3519:3519:3519))
        (PORT d[12] (4404:4404:4404) (4569:4569:4569))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2548:2548:2548) (2533:2533:2533))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (PORT d[0] (2820:2820:2820) (2838:2838:2838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5560:5560:5560) (5566:5566:5566))
        (PORT clk (2510:2510:2510) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4764:4764:4764) (4846:4846:4846))
        (PORT d[1] (4604:4604:4604) (4838:4838:4838))
        (PORT d[2] (3345:3345:3345) (3367:3367:3367))
        (PORT d[3] (4977:4977:4977) (4990:4990:4990))
        (PORT d[4] (6180:6180:6180) (6290:6290:6290))
        (PORT d[5] (4826:4826:4826) (4744:4744:4744))
        (PORT d[6] (5033:5033:5033) (5179:5179:5179))
        (PORT d[7] (5599:5599:5599) (5699:5699:5699))
        (PORT d[8] (3841:3841:3841) (3771:3771:3771))
        (PORT d[9] (5853:5853:5853) (6276:6276:6276))
        (PORT d[10] (4456:4456:4456) (4625:4625:4625))
        (PORT d[11] (4203:4203:4203) (4165:4165:4165))
        (PORT d[12] (6862:6862:6862) (7001:7001:7001))
        (PORT clk (2505:2505:2505) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (1682:1682:1682))
        (PORT clk (2505:2505:2505) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2504:2504:2504))
        (PORT d[0] (4229:4229:4229) (4121:4121:4121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2497:2497:2497))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2910:2910:2910) (2995:2995:2995))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4671:4671:4671) (4839:4839:4839))
        (PORT d[1] (3262:3262:3262) (3381:3381:3381))
        (PORT d[2] (5465:5465:5465) (5617:5617:5617))
        (PORT d[3] (3816:3816:3816) (4062:4062:4062))
        (PORT d[4] (3908:3908:3908) (4041:4041:4041))
        (PORT d[5] (4810:4810:4810) (5080:5080:5080))
        (PORT d[6] (5894:5894:5894) (5819:5819:5819))
        (PORT d[7] (3898:3898:3898) (4125:4125:4125))
        (PORT d[8] (3821:3821:3821) (4075:4075:4075))
        (PORT d[9] (5591:5591:5591) (5552:5552:5552))
        (PORT d[10] (3690:3690:3690) (3838:3838:3838))
        (PORT d[11] (2976:2976:2976) (3062:3062:3062))
        (PORT d[12] (4187:4187:4187) (4373:4373:4373))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (2835:2835:2835))
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (PORT d[0] (3334:3334:3334) (3293:3293:3293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5857:5857:5857) (5848:5848:5848))
        (PORT clk (2497:2497:2497) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2835:2835:2835) (2890:2890:2890))
        (PORT d[1] (4181:4181:4181) (4342:4342:4342))
        (PORT d[2] (3197:3197:3197) (3214:3214:3214))
        (PORT d[3] (3984:3984:3984) (3962:3962:3962))
        (PORT d[4] (3431:3431:3431) (3463:3463:3463))
        (PORT d[5] (3048:3048:3048) (3062:3062:3062))
        (PORT d[6] (4096:4096:4096) (4116:4116:4116))
        (PORT d[7] (3766:3766:3766) (3757:3757:3757))
        (PORT d[8] (3309:3309:3309) (3296:3296:3296))
        (PORT d[9] (3698:3698:3698) (3706:3706:3706))
        (PORT d[10] (3033:3033:3033) (3157:3157:3157))
        (PORT d[11] (3021:3021:3021) (3044:3044:3044))
        (PORT d[12] (6054:6054:6054) (6111:6111:6111))
        (PORT clk (2492:2492:2492) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1096:1096:1096) (1034:1034:1034))
        (PORT clk (2492:2492:2492) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2481:2481:2481))
        (PORT d[0] (3843:3843:3843) (3776:3776:3776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3685:3685:3685) (3778:3778:3778))
        (PORT clk (2548:2548:2548) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2346:2346:2346) (2329:2329:2329))
        (PORT d[1] (5188:5188:5188) (5420:5420:5420))
        (PORT d[2] (1972:1972:1972) (1942:1942:1942))
        (PORT d[3] (4682:4682:4682) (5007:5007:5007))
        (PORT d[4] (2016:2016:2016) (2000:2000:2000))
        (PORT d[5] (4152:4152:4152) (4356:4356:4356))
        (PORT d[6] (3618:3618:3618) (3706:3706:3706))
        (PORT d[7] (1845:1845:1845) (1920:1920:1920))
        (PORT d[8] (2550:2550:2550) (2631:2631:2631))
        (PORT d[9] (1624:1624:1624) (1619:1619:1619))
        (PORT d[10] (1667:1667:1667) (1665:1665:1665))
        (PORT d[11] (2521:2521:2521) (2585:2585:2585))
        (PORT d[12] (1656:1656:1656) (1646:1646:1646))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (2562:2562:2562))
        (PORT clk (2544:2544:2544) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2578:2578:2578))
        (PORT d[0] (3356:3356:3356) (3183:3183:3183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2601:2601:2601))
        (PORT clk (2507:2507:2507) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3599:3599:3599) (3587:3587:3587))
        (PORT d[1] (3010:3010:3010) (3009:3009:3009))
        (PORT d[2] (3645:3645:3645) (3494:3494:3494))
        (PORT d[3] (3927:3927:3927) (3800:3800:3800))
        (PORT d[4] (3776:3776:3776) (3670:3670:3670))
        (PORT d[5] (3697:3697:3697) (3563:3563:3563))
        (PORT d[6] (4181:4181:4181) (4119:4119:4119))
        (PORT d[7] (4138:4138:4138) (4010:4010:4010))
        (PORT d[8] (5049:5049:5049) (4897:4897:4897))
        (PORT d[9] (2532:2532:2532) (2593:2593:2593))
        (PORT d[10] (4149:4149:4149) (4046:4046:4046))
        (PORT d[11] (4251:4251:4251) (4110:4110:4110))
        (PORT d[12] (4391:4391:4391) (4275:4275:4275))
        (PORT clk (2502:2502:2502) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1314:1314:1314))
        (PORT clk (2502:2502:2502) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (PORT d[0] (3568:3568:3568) (3391:3391:3391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2493:2493:2493))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (2906:2906:2906))
        (PORT clk (2527:2527:2527) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4619:4619:4619) (4743:4743:4743))
        (PORT d[1] (2527:2527:2527) (2611:2611:2611))
        (PORT d[2] (4218:4218:4218) (4279:4279:4279))
        (PORT d[3] (3645:3645:3645) (3759:3759:3759))
        (PORT d[4] (3591:3591:3591) (3716:3716:3716))
        (PORT d[5] (3562:3562:3562) (3658:3658:3658))
        (PORT d[6] (4081:4081:4081) (4265:4265:4265))
        (PORT d[7] (3940:3940:3940) (4198:4198:4198))
        (PORT d[8] (4256:4256:4256) (4286:4286:4286))
        (PORT d[9] (5469:5469:5469) (5420:5420:5420))
        (PORT d[10] (2974:2974:2974) (3082:3082:3082))
        (PORT d[11] (2536:2536:2536) (2615:2615:2615))
        (PORT d[12] (4050:4050:4050) (4148:4148:4148))
        (PORT clk (2523:2523:2523) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2312:2312:2312))
        (PORT clk (2523:2523:2523) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2550:2550:2550))
        (PORT d[0] (3809:3809:3809) (3734:3734:3734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5621:5621:5621) (5639:5639:5639))
        (PORT clk (2486:2486:2486) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1680:1680:1680) (1721:1721:1721))
        (PORT d[1] (2399:2399:2399) (2421:2421:2421))
        (PORT d[2] (1760:1760:1760) (1785:1785:1785))
        (PORT d[3] (3991:3991:3991) (3968:3968:3968))
        (PORT d[4] (2041:2041:2041) (2071:2071:2071))
        (PORT d[5] (1585:1585:1585) (1595:1595:1595))
        (PORT d[6] (3042:3042:3042) (3064:3064:3064))
        (PORT d[7] (3890:3890:3890) (3851:3851:3851))
        (PORT d[8] (1618:1618:1618) (1623:1623:1623))
        (PORT d[9] (3733:3733:3733) (3743:3743:3743))
        (PORT d[10] (2350:2350:2350) (2368:2368:2368))
        (PORT d[11] (1646:1646:1646) (1673:1673:1673))
        (PORT d[12] (2577:2577:2577) (2586:2586:2586))
        (PORT clk (2481:2481:2481) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (770:770:770) (718:718:718))
        (PORT clk (2481:2481:2481) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2472:2472:2472))
        (PORT d[0] (3281:3281:3281) (3222:3222:3222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2465:2465:2465))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3447:3447:3447) (3649:3649:3649))
        (PORT clk (2552:2552:2552) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6882:6882:6882) (6947:6947:6947))
        (PORT d[1] (3290:3290:3290) (3412:3412:3412))
        (PORT d[2] (3906:3906:3906) (4028:4028:4028))
        (PORT d[3] (3785:3785:3785) (4024:4024:4024))
        (PORT d[4] (4658:4658:4658) (4842:4842:4842))
        (PORT d[5] (4707:4707:4707) (4885:4885:4885))
        (PORT d[6] (4451:4451:4451) (4674:4674:4674))
        (PORT d[7] (4615:4615:4615) (4936:4936:4936))
        (PORT d[8] (4673:4673:4673) (4895:4895:4895))
        (PORT d[9] (6867:6867:6867) (6849:6849:6849))
        (PORT d[10] (3109:3109:3109) (3268:3268:3268))
        (PORT d[11] (2657:2657:2657) (2792:2792:2792))
        (PORT d[12] (4134:4134:4134) (4319:4319:4319))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3148:3148:3148) (3099:3099:3099))
        (PORT clk (2548:2548:2548) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (PORT d[0] (3673:3673:3673) (3667:3667:3667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5643:5643:5643) (5647:5647:5647))
        (PORT clk (2511:2511:2511) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4770:4770:4770) (4853:4853:4853))
        (PORT d[1] (4610:4610:4610) (4839:4839:4839))
        (PORT d[2] (3632:3632:3632) (3648:3648:3648))
        (PORT d[3] (4716:4716:4716) (4737:4737:4737))
        (PORT d[4] (6688:6688:6688) (6766:6766:6766))
        (PORT d[5] (4814:4814:4814) (4732:4732:4732))
        (PORT d[6] (5294:5294:5294) (5436:5436:5436))
        (PORT d[7] (5290:5290:5290) (5411:5411:5411))
        (PORT d[8] (4241:4241:4241) (4164:4164:4164))
        (PORT d[9] (5846:5846:5846) (6271:6271:6271))
        (PORT d[10] (4441:4441:4441) (4618:4618:4618))
        (PORT d[11] (4502:4502:4502) (4454:4454:4454))
        (PORT d[12] (6863:6863:6863) (7005:7005:7005))
        (PORT clk (2506:2506:2506) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2127:2127:2127) (2007:2007:2007))
        (PORT clk (2506:2506:2506) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2505:2505:2505))
        (PORT d[0] (3397:3397:3397) (3327:3327:3327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2498:2498:2498))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (1841:1841:1841))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2865:2865:2865) (2885:2885:2885))
        (PORT d[1] (3613:3613:3613) (3766:3766:3766))
        (PORT d[2] (3099:3099:3099) (3097:3097:3097))
        (PORT d[3] (1825:1825:1825) (1890:1890:1890))
        (PORT d[4] (2590:2590:2590) (2632:2632:2632))
        (PORT d[5] (2732:2732:2732) (2742:2742:2742))
        (PORT d[6] (2245:2245:2245) (2296:2296:2296))
        (PORT d[7] (3014:3014:3014) (3020:3020:3020))
        (PORT d[8] (2213:2213:2213) (2252:2252:2252))
        (PORT d[9] (2564:2564:2564) (2589:2589:2589))
        (PORT d[10] (2763:2763:2763) (2754:2754:2754))
        (PORT d[11] (3628:3628:3628) (3624:3624:3624))
        (PORT d[12] (2308:2308:2308) (2359:2359:2359))
        (PORT clk (2494:2494:2494) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1836:1836:1836) (1802:1802:1802))
        (PORT clk (2494:2494:2494) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (PORT d[0] (3184:3184:3184) (3109:3109:3109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5119:5119:5119) (5028:5028:5028))
        (PORT clk (2457:2457:2457) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3257:3257:3257) (3213:3213:3213))
        (PORT d[1] (3233:3233:3233) (3191:3191:3191))
        (PORT d[2] (3226:3226:3226) (3163:3163:3163))
        (PORT d[3] (3549:3549:3549) (3496:3496:3496))
        (PORT d[4] (4254:4254:4254) (4181:4181:4181))
        (PORT d[5] (3911:3911:3911) (3837:3837:3837))
        (PORT d[6] (3904:3904:3904) (3838:3838:3838))
        (PORT d[7] (3023:3023:3023) (2987:2987:2987))
        (PORT d[8] (3275:3275:3275) (3229:3229:3229))
        (PORT d[9] (2535:2535:2535) (2617:2617:2617))
        (PORT d[10] (3554:3554:3554) (3540:3540:3540))
        (PORT d[11] (3662:3662:3662) (3629:3629:3629))
        (PORT d[12] (3877:3877:3877) (3796:3796:3796))
        (PORT clk (2452:2452:2452) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1771:1771:1771) (1699:1699:1699))
        (PORT clk (2452:2452:2452) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (PORT d[0] (3386:3386:3386) (3239:3239:3239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2436:2436:2436))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3211:3211:3211) (3279:3279:3279))
        (PORT clk (2536:2536:2536) (2558:2558:2558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4978:4978:4978) (5136:5136:5136))
        (PORT d[1] (2922:2922:2922) (3048:3048:3048))
        (PORT d[2] (5457:5457:5457) (5609:5609:5609))
        (PORT d[3] (3776:3776:3776) (4007:4007:4007))
        (PORT d[4] (3919:3919:3919) (4055:4055:4055))
        (PORT d[5] (3675:3675:3675) (3836:3836:3836))
        (PORT d[6] (5893:5893:5893) (5818:5818:5818))
        (PORT d[7] (3569:3569:3569) (3798:3798:3798))
        (PORT d[8] (4115:4115:4115) (4358:4358:4358))
        (PORT d[9] (5560:5560:5560) (5515:5515:5515))
        (PORT d[10] (2766:2766:2766) (2932:2932:2932))
        (PORT d[11] (3015:3015:3015) (3105:3105:3105))
        (PORT d[12] (4508:4508:4508) (4687:4687:4687))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2354:2354:2354))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2558:2558:2558))
        (PORT d[0] (3267:3267:3267) (3259:3259:3259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5857:5857:5857) (5849:5849:5849))
        (PORT clk (2495:2495:2495) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2802:2802:2802) (2849:2849:2849))
        (PORT d[1] (3870:3870:3870) (4041:4041:4041))
        (PORT d[2] (3287:3287:3287) (3310:3310:3310))
        (PORT d[3] (4287:4287:4287) (4260:4260:4260))
        (PORT d[4] (3466:3466:3466) (3501:3501:3501))
        (PORT d[5] (3057:3057:3057) (3073:3073:3073))
        (PORT d[6] (4108:4108:4108) (4129:4129:4129))
        (PORT d[7] (3936:3936:3936) (3896:3896:3896))
        (PORT d[8] (2984:2984:2984) (2985:2985:2985))
        (PORT d[9] (3716:3716:3716) (3725:3725:3725))
        (PORT d[10] (3303:3303:3303) (3404:3404:3404))
        (PORT d[11] (3021:3021:3021) (3045:3045:3045))
        (PORT d[12] (3617:3617:3617) (3625:3625:3625))
        (PORT clk (2490:2490:2490) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1409:1409:1409) (1347:1347:1347))
        (PORT clk (2490:2490:2490) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (PORT d[0] (3819:3819:3819) (3690:3690:3690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2473:2473:2473))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|char_mux\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4700:4700:4700) (4443:4443:4443))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Add2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (834:834:834))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Add2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1058:1058:1058))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Add2\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (554:554:554))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Add2\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1062:1062:1062))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Add2\~29)
    (DELAY
      (ABSOLUTE
        (PORT datad (282:282:282) (355:355:355))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE data_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5732:5732:5732) (5433:5433:5433))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE we)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (5468:5468:5468) (5205:5205:5205))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5256:5256:5256) (4944:4944:4944))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5256:5256:5256) (4944:4944:4944))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE state\.done)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5361:5361:5361) (5103:5103:5103))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out10)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out6)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out14)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out4)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (612:612:612))
        (PORT datab (980:980:980) (957:957:957))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (556:556:556))
        (PORT datab (966:966:966) (938:938:938))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (659:659:659))
        (PORT datab (596:596:596) (594:594:594))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1187:1187:1187))
        (PORT datab (576:576:576) (573:573:573))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (653:653:653))
        (PORT datab (1301:1301:1301) (1283:1283:1283))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (948:948:948))
        (PORT datab (935:935:935) (912:912:912))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1130:1130:1130))
        (PORT datab (954:954:954) (937:937:937))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (704:704:704) (691:691:691))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (657:657:657))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (631:631:631) (610:610:610))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (652:652:652))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (628:628:628) (607:607:607))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (629:629:629) (611:611:611))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out16)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (607:607:607))
        (PORT datab (917:917:917) (903:903:903))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (935:935:935))
        (PORT datab (613:613:613) (593:593:593))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (599:599:599))
        (PORT datab (983:983:983) (950:950:950))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1106:1106:1106))
        (PORT datab (404:404:404) (407:407:407))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1328:1328:1328))
        (PORT datab (404:404:404) (407:407:407))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (731:731:731))
        (PORT datab (618:618:618) (600:600:600))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (680:680:680))
        (PORT datab (401:401:401) (404:404:404))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (603:603:603))
        (PORT datab (904:904:904) (877:877:877))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1107:1107:1107))
        (PORT datab (686:686:686) (694:694:694))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[18\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (892:892:892))
        (PORT datab (962:962:962) (936:936:936))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[20\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (911:911:911) (880:880:880))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[25\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (927:927:927))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[28\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (403:403:403) (406:406:406))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[29\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (603:603:603) (592:592:592))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out12)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out8)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (885:885:885))
        (PORT datab (710:710:710) (709:709:709))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (668:668:668))
        (PORT datab (709:709:709) (708:708:708))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (686:686:686))
        (PORT datab (697:697:697) (707:707:707))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (886:886:886))
        (PORT datab (733:733:733) (729:729:729))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (895:895:895))
        (PORT datab (684:684:684) (693:693:693))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1215:1215:1215) (1200:1200:1200))
        (PORT datab (716:716:716) (716:716:716))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (916:916:916))
        (PORT datab (910:910:910) (886:886:886))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (895:895:895))
        (PORT datab (883:883:883) (860:860:860))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (600:600:600))
        (PORT datab (871:871:871) (848:848:848))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (923:923:923))
        (PORT datab (614:614:614) (594:594:594))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (945:945:945))
        (PORT datab (927:927:927) (903:903:903))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (753:753:753))
        (PORT datab (921:921:921) (901:901:901))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (894:894:894))
        (PORT datab (750:750:750) (750:750:750))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (876:876:876))
        (PORT datab (740:740:740) (739:739:739))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (912:912:912))
        (PORT datab (750:750:750) (748:748:748))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (907:907:907))
        (PORT datab (740:740:740) (737:737:737))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (771:771:771))
        (PORT datab (688:688:688) (697:697:697))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (769:769:769))
        (PORT datab (598:598:598) (585:585:585))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (749:749:749))
        (PORT datab (405:405:405) (409:409:409))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (420:420:420))
        (PORT datab (729:729:729) (734:734:734))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (631:631:631))
        (PORT datab (720:720:720) (733:733:733))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (600:600:600))
        (PORT datab (722:722:722) (726:726:726))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (750:750:750))
        (PORT datab (1912:1912:1912) (1904:1904:1904))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2580:2580:2580) (2423:2423:2423))
        (PORT datab (741:741:741) (741:741:741))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2354:2354:2354) (2314:2314:2314))
        (PORT datab (751:751:751) (749:749:749))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2137:2137:2137) (2090:2090:2090))
        (PORT datab (749:749:749) (748:748:748))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (764:764:764))
        (PORT datab (2328:2328:2328) (2265:2265:2265))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1265:1265:1265))
        (PORT datab (745:745:745) (744:744:744))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (760:760:760))
        (PORT datab (2198:2198:2198) (2078:2078:2078))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2165:2165:2165) (2049:2049:2049))
        (PORT datab (727:727:727) (729:729:729))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out2)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (623:623:623))
        (PORT datab (875:875:875) (862:862:862))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (648:648:648))
        (PORT datab (394:394:394) (408:408:408))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (615:615:615))
        (PORT datab (434:434:434) (434:434:434))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (633:633:633))
        (PORT datab (657:657:657) (636:636:636))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (636:636:636))
        (PORT datab (394:394:394) (408:408:408))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (445:445:445))
        (PORT datab (667:667:667) (650:650:650))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (444:444:444))
        (PORT datab (1129:1129:1129) (1067:1067:1067))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (895:895:895))
        (PORT datab (400:400:400) (403:403:403))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out10)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out6)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out14)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out4)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (604:604:604))
        (PORT datab (704:704:704) (716:716:716))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (629:629:629))
        (PORT datab (923:923:923) (904:904:904))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (923:923:923))
        (PORT datab (415:415:415) (422:422:422))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1272:1272:1272))
        (PORT datab (410:410:410) (414:414:414))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (734:734:734))
        (PORT datab (670:670:670) (649:649:649))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1267:1267:1267))
        (PORT datab (1305:1305:1305) (1320:1320:1320))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (607:607:607))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (638:638:638) (626:626:626))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (702:702:702))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (713:713:713))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out16)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (566:566:566))
        (PORT datab (677:677:677) (685:685:685))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (403:403:403))
        (PORT datab (751:751:751) (744:744:744))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (723:723:723))
        (PORT datab (395:395:395) (392:392:392))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1153:1153:1153))
        (PORT datab (648:648:648) (630:630:630))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (958:958:958))
        (PORT datab (972:972:972) (953:953:953))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (952:952:952))
        (PORT datab (930:930:930) (921:921:921))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (648:648:648))
        (PORT datab (985:985:985) (960:960:960))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[17\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (739:739:739))
        (PORT datab (737:737:737) (731:731:731))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[19\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (614:614:614) (593:593:593))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[22\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (404:404:404))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[23\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[28\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (950:950:950))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[29\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (970:970:970) (955:955:955))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[30\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (946:946:946))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[31\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (971:971:971) (947:947:947))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[32\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (949:949:949))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out12)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out8)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (698:698:698))
        (PORT datab (587:587:587) (575:575:575))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (895:895:895))
        (PORT datab (372:372:372) (393:393:393))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (971:971:971))
        (PORT datab (634:634:634) (621:621:621))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (938:938:938))
        (PORT datab (925:925:925) (913:913:913))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1312:1312:1312))
        (PORT datab (894:894:894) (886:886:886))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (895:895:895))
        (PORT datab (990:990:990) (982:982:982))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1289:1289:1289))
        (PORT datab (737:737:737) (734:734:734))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (915:915:915))
        (PORT datab (650:650:650) (640:640:640))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (916:916:916))
        (PORT datab (676:676:676) (672:672:672))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (709:709:709))
        (PORT datab (914:914:914) (909:909:909))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (649:649:649))
        (PORT datab (996:996:996) (971:971:971))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (912:912:912))
        (PORT datab (711:711:711) (695:695:695))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (957:957:957))
        (PORT datab (674:674:674) (663:663:663))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (932:932:932))
        (PORT datab (641:641:641) (645:645:645))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (942:942:942))
        (PORT datab (634:634:634) (623:623:623))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (759:759:759))
        (PORT datab (658:658:658) (650:650:650))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (673:673:673))
        (PORT datab (1806:1806:1806) (1726:1726:1726))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (944:944:944))
        (PORT datab (672:672:672) (666:666:666))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (698:698:698))
        (PORT datab (674:674:674) (690:690:690))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1282:1282:1282))
        (PORT datab (646:646:646) (638:638:638))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (648:648:648))
        (PORT datab (938:938:938) (934:934:934))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (950:950:950))
        (PORT datab (711:711:711) (694:694:694))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (675:675:675))
        (PORT datab (1345:1345:1345) (1312:1312:1312))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1471:1471:1471) (1405:1405:1405))
        (PORT datab (661:661:661) (656:656:656))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (920:920:920))
        (PORT datab (704:704:704) (686:686:686))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (600:600:600))
        (PORT datab (631:631:631) (633:633:633))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (588:588:588))
        (PORT datab (681:681:681) (674:674:674))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (697:697:697))
        (PORT datab (411:411:411) (415:415:415))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (711:711:711))
        (PORT datab (411:411:411) (415:415:415))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (593:593:593))
        (PORT datab (643:643:643) (632:632:632))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (694:694:694))
        (PORT datab (619:619:619) (599:599:599))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out2)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1252:1252:1252) (1208:1208:1208))
        (PORT datab (447:447:447) (453:453:453))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (431:431:431))
        (PORT datab (755:755:755) (756:756:756))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (637:637:637))
        (PORT datab (941:941:941) (923:923:923))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (741:741:741))
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (983:983:983))
        (PORT datab (445:445:445) (450:450:450))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (429:429:429))
        (PORT datab (1001:1001:1001) (992:992:992))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (619:619:619))
        (PORT datab (974:974:974) (953:953:953))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (984:984:984))
        (PORT datab (613:613:613) (600:600:600))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (956:956:956))
        (PORT datab (407:407:407) (427:427:427))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (638:638:638))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[33\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (644:644:644) (626:626:626))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (683:683:683))
        (PORT datab (629:629:629) (615:615:615))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (955:955:955))
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (357:357:357))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[34\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (407:407:407))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (415:415:415))
        (PORT datab (686:686:686) (670:670:670))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (931:931:931) (903:903:903))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[34\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (1255:1255:1255) (1228:1228:1228))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (611:611:611))
        (PORT datab (675:675:675) (670:670:670))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (958:958:958))
        (PORT datab (445:445:445) (450:450:450))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (614:614:614))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (924:924:924))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[35\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (738:738:738))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (589:589:589))
        (PORT datab (634:634:634) (636:636:636))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (992:992:992))
        (PORT datab (401:401:401) (417:417:417))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (902:902:902))
        (PORT datab (1816:1816:1816) (1741:1741:1741))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_out18)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[36\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2161:2161:2161) (2036:2036:2036))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (770:770:770))
        (PORT datab (725:725:725) (726:726:726))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_out18)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[36\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (1334:1334:1334) (1301:1301:1301))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[37\]\~74)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (763:763:763) (764:764:764))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~74)
    (DELAY
      (ABSOLUTE
        (PORT datad (965:965:965) (944:944:944))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (672:672:672))
        (PORT datab (698:698:698) (697:697:697))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~110)
    (DELAY
      (ABSOLUTE
        (PORT datad (1580:1580:1580) (1554:1554:1554))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (635:635:635))
        (PORT datab (950:950:950) (944:944:944))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (427:427:427))
        (PORT datab (764:764:764) (767:767:767))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (541:541:541))
        (PORT datab (265:265:265) (302:302:302))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (515:515:515) (570:570:570))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (583:583:583))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (514:514:514) (571:571:571))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (529:529:529) (580:580:580))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (858:858:858))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~28)
    (DELAY
      (ABSOLUTE
        (PORT datad (282:282:282) (355:355:355))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult17.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[8] (1531:1531:1531) (1608:1608:1608))
        (PORT datab[8] (1531:1531:1531) (1608:1608:1608))
        (IOPATH dataa dataout (3193:3193:3193) (3193:3193:3193))
        (IOPATH datab dataout (2701:2701:2701) (2701:2701:2701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_out4)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_out10)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (911:911:911))
        (PORT datab (972:972:972) (932:932:932))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (880:880:880))
        (PORT datab (906:906:906) (900:900:900))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (581:581:581))
        (PORT datab (933:933:933) (918:918:918))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1283:1283:1283))
        (PORT datab (596:596:596) (573:573:573))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_out6)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_out14)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (611:611:611))
        (PORT datab (878:878:878) (856:856:856))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (845:845:845))
        (PORT datab (349:349:349) (350:350:350))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (390:390:390))
        (PORT datab (643:643:643) (635:635:635))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1099:1099:1099))
        (PORT datab (381:381:381) (376:376:376))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (391:391:391))
        (PORT datab (1109:1109:1109) (1071:1071:1071))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (390:390:390))
        (PORT datab (667:667:667) (667:667:667))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (360:360:360))
        (PORT datab (719:719:719) (708:708:708))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (945:945:945))
        (PORT datab (631:631:631) (622:622:622))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (924:924:924))
        (PORT datab (636:636:636) (621:621:621))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (925:925:925))
        (PORT datab (587:587:587) (583:583:583))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (891:891:891))
        (PORT datab (676:676:676) (654:654:654))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_out8)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (895:895:895))
        (PORT datab (938:938:938) (914:914:914))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (966:966:966))
        (PORT datab (934:934:934) (907:907:907))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (943:943:943))
        (PORT datab (973:973:973) (948:948:948))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (922:922:922))
        (PORT datab (344:344:344) (353:353:353))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (679:679:679))
        (PORT datab (342:342:342) (351:351:351))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (895:895:895))
        (PORT datab (850:850:850) (821:821:821))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (386:386:386))
        (PORT datab (665:665:665) (666:666:666))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (665:665:665))
        (PORT datab (342:342:342) (351:351:351))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1445:1445:1445) (1411:1411:1411))
        (PORT datab (931:931:931) (920:920:920))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (673:673:673))
        (PORT datab (348:348:348) (348:348:348))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (738:738:738))
        (PORT datab (386:386:386) (382:382:382))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (391:391:391))
        (PORT datab (762:762:762) (764:764:764))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1026:1026:1026))
        (PORT datab (383:383:383) (378:378:378))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (747:747:747))
        (PORT datab (600:600:600) (576:576:576))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (771:771:771))
        (PORT datab (566:566:566) (555:555:555))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (742:742:742))
        (PORT datab (1157:1157:1157) (1119:1119:1119))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (794:794:794))
        (PORT datab (926:926:926) (903:903:903))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (761:761:761))
        (PORT datab (933:933:933) (909:909:909))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (881:881:881))
        (PORT datab (755:755:755) (753:753:753))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (764:764:764))
        (PORT datab (950:950:950) (931:931:931))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (957:957:957))
        (PORT datab (743:743:743) (753:753:753))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_out2)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (422:422:422))
        (PORT datab (1187:1187:1187) (1133:1133:1133))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (639:639:639))
        (PORT datab (404:404:404) (422:422:422))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1243:1243:1243))
        (PORT datab (437:437:437) (437:437:437))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (426:426:426))
        (PORT datab (394:394:394) (408:408:408))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (605:605:605))
        (PORT datab (682:682:682) (669:669:669))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datab (753:753:753) (754:754:754))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (436:436:436))
        (PORT datab (394:394:394) (406:406:406))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (464:464:464))
        (PORT datab (663:663:663) (636:636:636))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (447:447:447))
        (PORT datab (663:663:663) (642:642:642))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (443:443:443))
        (PORT datab (407:407:407) (427:427:427))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (708:708:708))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (965:965:965))
        (PORT datab (849:849:849) (916:916:916))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (964:964:964))
        (PORT datab (899:899:899) (956:956:956))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1141:1141:1141))
        (PORT datab (870:870:870) (930:930:930))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1220:1220:1220))
        (PORT datab (842:842:842) (894:894:894))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (879:879:879))
        (PORT datab (435:435:435) (435:435:435))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (891:891:891))
        (PORT datab (756:756:756) (755:755:755))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (421:421:421))
        (PORT datab (445:445:445) (450:450:450))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (861:861:861))
        (PORT datab (630:630:630) (613:613:613))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1096:1096:1096))
        (PORT datab (818:818:818) (890:890:890))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (559:559:559))
        (PORT datab (1261:1261:1261) (1224:1224:1224))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (658:658:658))
        (PORT datab (440:440:440) (442:442:442))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (925:925:925))
        (PORT datab (943:943:943) (937:937:937))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_out16)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_out12)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (123:123:123) (134:134:134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (430:430:430))
        (PORT datab (394:394:394) (408:408:408))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (967:967:967))
        (PORT datab (863:863:863) (912:912:912))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (620:620:620))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (400:400:400) (404:404:404))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1829:1829:1829) (1803:1803:1803))
        (PORT datab (753:753:753) (767:767:767))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (663:663:663) (660:660:660))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1096:1096:1096))
        (PORT datab (818:818:818) (890:890:890))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (571:571:571) (562:562:562))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1965:1965:1965) (1886:1886:1886))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (651:651:651))
        (PORT datab (434:434:434) (434:434:434))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (920:920:920))
        (PORT datab (885:885:885) (939:939:939))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (550:550:550) (539:539:539))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (1984:1984:1984) (1896:1896:1896))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (965:965:965))
        (PORT datab (863:863:863) (912:912:912))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (818:818:818) (878:878:878))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1547:1547:1547) (1541:1541:1541))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (729:729:729))
        (PORT datab (2193:2193:2193) (2160:2160:2160))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (633:633:633) (638:638:638))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1128:1128:1128))
        (PORT datab (838:838:838) (888:888:888))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (2206:2206:2206) (2119:2119:2119))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (784:784:784))
        (PORT datab (1680:1680:1680) (1683:1683:1683))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (439:439:439))
        (PORT datab (449:449:449) (454:454:454))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1097:1097:1097))
        (PORT datab (819:819:819) (891:891:891))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (877:877:877))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (2338:2338:2338) (2254:2254:2254))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (1170:1170:1170) (1113:1113:1113))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2262:2262:2262) (2178:2178:2178))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (649:649:649) (645:645:645))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1965:1965:1965) (1908:1908:1908))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (770:770:770))
        (PORT datab (2828:2828:2828) (2665:2665:2665))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (691:691:691) (684:684:684))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2762:2762:2762) (2605:2605:2605))
        (PORT datab (755:755:755) (753:753:753))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (PORT datab (883:883:883) (857:857:857))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1659:1659:1659) (1663:1663:1663))
        (PORT datab (753:753:753) (753:753:753))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (443:443:443))
        (PORT datab (406:406:406) (425:425:425))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (657:657:657))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (882:882:882) (936:936:936))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (446:446:446))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2595:2595:2595) (2530:2530:2530))
        (PORT datab (748:748:748) (758:758:758))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (419:419:419))
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2745:2745:2745) (2681:2681:2681))
        (PORT datab (749:749:749) (747:747:747))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (423:423:423))
        (PORT datab (445:445:445) (450:450:450))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1542:1542:1542) (1480:1480:1480))
        (PORT datab (914:914:914) (889:889:889))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1524:1524:1524) (1474:1474:1474))
        (PORT datab (896:896:896) (880:880:880))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2164:2164:2164) (2144:2144:2144))
        (PORT datab (1218:1218:1218) (1190:1190:1190))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1541:1541:1541) (1488:1488:1488))
        (PORT datab (913:913:913) (888:888:888))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1218:1218:1218) (1177:1177:1177))
        (PORT datab (1491:1491:1491) (1436:1436:1436))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (400:400:400) (417:417:417))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (754:754:754))
        (PORT datab (273:273:273) (317:317:317))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (785:785:785))
        (PORT datab (784:784:784) (785:785:785))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1018:1018:1018))
        (PORT datab (933:933:933) (914:914:914))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (751:751:751))
        (PORT datab (276:276:276) (320:320:320))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (786:786:786))
        (PORT datab (783:783:783) (783:783:783))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (450:450:450))
        (PORT datab (1014:1014:1014) (994:994:994))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (805:805:805))
        (PORT datab (623:623:623) (619:619:619))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (609:609:609))
        (PORT datab (811:811:811) (817:817:817))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (808:808:808))
        (PORT datab (680:680:680) (654:654:654))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1017:1017:1017))
        (PORT datab (934:934:934) (915:915:915))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1568:1568:1568) (1509:1509:1509))
        (PORT datab (915:915:915) (902:902:902))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (485:485:485))
        (PORT datab (419:419:419) (432:432:432))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1563:1563:1563) (1518:1518:1518))
        (PORT datab (949:949:949) (921:921:921))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (485:485:485))
        (PORT datab (472:472:472) (477:477:477))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (882:882:882))
        (PORT datab (1748:1748:1748) (1710:1710:1710))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (486:486:486))
        (PORT datab (420:420:420) (432:432:432))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (314:314:314))
        (PORT datab (423:423:423) (447:447:447))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (980:980:980) (949:949:949))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (484:484:484))
        (PORT datab (472:472:472) (477:477:477))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1519:1519:1519) (1569:1569:1569))
        (PORT datab (1231:1231:1231) (1172:1172:1172))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (420:420:420))
        (PORT datab (768:768:768) (769:769:769))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1481:1481:1481) (1448:1448:1448))
        (PORT datab (887:887:887) (870:870:870))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (338:338:338))
        (PORT datab (626:626:626) (621:621:621))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (458:458:458))
        (PORT datab (394:394:394) (408:408:408))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (466:466:466))
        (PORT datab (437:437:437) (438:438:438))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1927:1927:1927) (1920:1920:1920))
        (PORT datab (394:394:394) (408:408:408))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (879:879:879))
        (PORT datab (1692:1692:1692) (1719:1719:1719))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (1540:1540:1540) (1493:1493:1493))
        (PORT datad (844:844:844) (826:826:826))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_V_SYNC\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (556:556:556) (619:619:619))
        (PORT datac (513:513:513) (576:576:576))
        (PORT datad (488:488:488) (550:550:550))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_V_SYNC\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (556:556:556) (618:618:618))
        (PORT datac (512:512:512) (576:576:576))
        (PORT datad (488:488:488) (550:550:550))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (487:487:487) (550:550:550))
        (PORT datac (489:489:489) (543:543:543))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Equal7\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (501:501:501) (565:565:565))
        (PORT datac (509:509:509) (571:571:571))
        (PORT datad (504:504:504) (561:561:561))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Selector14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (943:943:943))
        (PORT datab (533:533:533) (620:620:620))
        (PORT datac (837:837:837) (910:910:910))
        (PORT datad (1337:1337:1337) (1361:1361:1361))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan7\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (559:559:559) (621:621:621))
        (PORT datac (514:514:514) (578:578:578))
        (PORT datad (489:489:489) (552:552:552))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_V_SYNC\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (780:780:780))
        (PORT datab (559:559:559) (621:621:621))
        (PORT datac (514:514:514) (578:578:578))
        (PORT datad (489:489:489) (551:551:551))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (952:952:952))
        (PORT datab (1208:1208:1208) (1252:1252:1252))
        (PORT datac (833:833:833) (905:905:905))
        (PORT datad (505:505:505) (584:584:584))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (909:909:909))
        (PORT datab (1428:1428:1428) (1447:1447:1447))
        (PORT datac (762:762:762) (821:821:821))
        (PORT datad (309:309:309) (394:394:394))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux12\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (910:910:910))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (857:857:857) (919:919:919))
        (PORT datad (309:309:309) (394:394:394))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux12\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1113:1113:1113))
        (PORT datab (540:540:540) (628:628:628))
        (PORT datac (821:821:821) (909:909:909))
        (PORT datad (417:417:417) (427:427:427))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux9\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (306:306:306))
        (PORT datac (762:762:762) (822:822:822))
        (PORT datad (338:338:338) (434:434:434))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux11\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1113:1113:1113))
        (PORT datab (877:877:877) (941:941:941))
        (PORT datac (252:252:252) (332:332:332))
        (PORT datad (1337:1337:1337) (1361:1361:1361))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux8\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1020:1020:1020) (1068:1068:1068))
        (PORT datad (665:665:665) (698:698:698))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|ns_cntr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (732:732:732))
        (PORT datab (1525:1525:1525) (1505:1505:1505))
        (PORT datac (2070:2070:2070) (2108:2108:2108))
        (PORT datad (813:813:813) (849:849:849))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1592:1592:1592) (1546:1546:1546))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (900:900:900) (859:859:859))
        (PORT datad (813:813:813) (849:849:849))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (724:724:724))
        (PORT datab (1996:1996:1996) (1930:1930:1930))
        (PORT datac (2048:2048:2048) (2038:2038:2038))
        (PORT datad (813:813:813) (848:848:848))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (726:726:726))
        (PORT datab (2022:2022:2022) (1995:1995:1995))
        (PORT datac (2765:2765:2765) (2747:2747:2747))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (417:417:417))
        (PORT datab (399:399:399) (414:414:414))
        (PORT datac (1278:1278:1278) (1233:1233:1233))
        (PORT datad (1360:1360:1360) (1389:1389:1389))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2209:2209:2209) (2237:2237:2237))
        (PORT datab (392:392:392) (520:520:520))
        (PORT datac (2304:2304:2304) (2285:2285:2285))
        (PORT datad (763:763:763) (819:819:819))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (722:722:722))
        (PORT datab (2473:2473:2473) (2497:2497:2497))
        (PORT datac (2152:2152:2152) (2076:2076:2076))
        (PORT datad (393:393:393) (394:394:394))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1707:1707:1707) (1775:1775:1775))
        (PORT datab (3006:3006:3006) (2878:2878:2878))
        (PORT datac (2310:2310:2310) (2186:2186:2186))
        (PORT datad (799:799:799) (838:838:838))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1929:1929:1929) (2002:2002:2002))
        (PORT datab (393:393:393) (521:521:521))
        (PORT datac (2350:2350:2350) (2354:2354:2354))
        (PORT datad (763:763:763) (818:818:818))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (733:733:733))
        (PORT datab (696:696:696) (689:689:689))
        (PORT datac (2234:2234:2234) (2326:2326:2326))
        (PORT datad (1764:1764:1764) (1793:1793:1793))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1962:1962:1962) (1938:1938:1938))
        (PORT datab (1936:1936:1936) (1894:1894:1894))
        (PORT datad (766:766:766) (822:822:822))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (734:734:734))
        (PORT datab (702:702:702) (690:690:690))
        (PORT datac (3345:3345:3345) (3382:3382:3382))
        (PORT datad (2057:2057:2057) (1932:1932:1932))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (PORT datab (325:325:325) (417:417:417))
        (PORT datac (698:698:698) (697:697:697))
        (PORT datad (737:737:737) (735:735:735))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1290:1290:1290))
        (PORT datab (1159:1159:1159) (1218:1218:1218))
        (PORT datac (1793:1793:1793) (1853:1853:1853))
        (PORT datad (935:935:935) (1018:1018:1018))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2012:2012:2012) (1982:1982:1982))
        (PORT datab (2297:2297:2297) (2309:2309:2309))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (935:935:935) (1017:1017:1017))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1365:1365:1365))
        (PORT datab (2488:2488:2488) (2576:2576:2576))
        (PORT datac (1119:1119:1119) (1175:1175:1175))
        (PORT datad (937:937:937) (1020:1020:1020))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2472:2472:2472) (2506:2506:2506))
        (PORT datab (2531:2531:2531) (2452:2452:2452))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (929:929:929) (1010:1010:1010))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (764:764:764))
        (PORT datab (1138:1138:1138) (1234:1234:1234))
        (PORT datac (701:701:701) (703:703:703))
        (PORT datad (1366:1366:1366) (1395:1395:1395))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1695:1695:1695) (1678:1678:1678))
        (PORT datab (1361:1361:1361) (1422:1422:1422))
        (PORT datac (1912:1912:1912) (1890:1890:1890))
        (PORT datad (1720:1720:1720) (1818:1818:1818))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1781:1781:1781) (1878:1878:1878))
        (PORT datab (1489:1489:1489) (1496:1496:1496))
        (PORT datac (1318:1318:1318) (1388:1388:1388))
        (PORT datad (2500:2500:2500) (2560:2560:2560))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (1466:1466:1466) (1501:1501:1501))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1020:1020:1020))
        (PORT datab (1363:1363:1363) (1424:1424:1424))
        (PORT datac (2057:2057:2057) (2024:2024:2024))
        (PORT datad (1727:1727:1727) (1826:1826:1826))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1777:1777:1777) (1873:1873:1873))
        (PORT datab (2051:2051:2051) (1946:1946:1946))
        (PORT datac (1317:1317:1317) (1387:1387:1387))
        (PORT datad (2890:2890:2890) (2918:2918:2918))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (716:716:716))
        (PORT datab (1412:1412:1412) (1437:1437:1437))
        (PORT datac (915:915:915) (954:954:954))
        (PORT datad (371:371:371) (377:377:377))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1134:1134:1134) (1230:1230:1230))
        (PORT datac (446:446:446) (508:508:508))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1454:1454:1454) (1473:1473:1473))
        (PORT datab (2251:2251:2251) (2314:2314:2314))
        (PORT datac (1128:1128:1128) (1185:1185:1185))
        (PORT datad (928:928:928) (1009:1009:1009))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1835:1835:1835) (1894:1894:1894))
        (PORT datab (987:987:987) (1069:1069:1069))
        (PORT datac (2496:2496:2496) (2452:2452:2452))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1909:1909:1909) (1847:1847:1847))
        (PORT datab (2076:2076:2076) (2045:2045:2045))
        (PORT datac (1126:1126:1126) (1184:1184:1184))
        (PORT datad (929:929:929) (1011:1011:1011))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1964:1964:1964) (2021:2021:2021))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2944:2944:2944) (2739:2739:2739))
        (PORT datad (2455:2455:2455) (2473:2473:2473))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1501:1501:1501) (1543:1543:1543))
        (PORT datab (1068:1068:1068) (1143:1143:1143))
        (PORT datac (372:372:372) (373:373:373))
        (PORT datad (391:391:391) (391:391:391))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1253:1253:1253))
        (PORT datab (980:980:980) (1060:1060:1060))
        (PORT datac (1125:1125:1125) (1182:1182:1182))
        (PORT datad (2123:2123:2123) (2190:2190:2190))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2183:2183:2183) (2216:2216:2216))
        (PORT datab (1168:1168:1168) (1228:1228:1228))
        (PORT datac (2330:2330:2330) (2313:2313:2313))
        (PORT datad (927:927:927) (1008:1008:1008))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1435:1435:1435) (1464:1464:1464))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2269:2269:2269) (2211:2211:2211))
        (PORT datab (1386:1386:1386) (1368:1368:1368))
        (PORT datac (1123:1123:1123) (1179:1179:1179))
        (PORT datad (933:933:933) (1015:1015:1015))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1210:1210:1210))
        (PORT datab (1300:1300:1300) (1306:1306:1306))
        (PORT datac (1675:1675:1675) (1730:1730:1730))
        (PORT datad (702:702:702) (700:700:700))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (875:875:875))
        (PORT datab (1701:1701:1701) (1684:1684:1684))
        (PORT datac (1117:1117:1117) (1173:1173:1173))
        (PORT datad (939:939:939) (1022:1022:1022))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1039:1039:1039))
        (PORT datab (2750:2750:2750) (2739:2739:2739))
        (PORT datac (2105:2105:2105) (2119:2119:2119))
        (PORT datad (1659:1659:1659) (1735:1735:1735))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (706:706:706))
        (PORT datab (236:236:236) (270:270:270))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (1487:1487:1487) (1518:1518:1518))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2178:2178:2178) (2223:2223:2223))
        (PORT datab (1859:1859:1859) (1811:1811:1811))
        (PORT datac (1126:1126:1126) (1182:1182:1182))
        (PORT datad (930:930:930) (1012:1012:1012))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1921:1921:1921) (1951:1951:1951))
        (PORT datab (2266:2266:2266) (2249:2249:2249))
        (PORT datac (713:713:713) (708:708:708))
        (PORT datad (1660:1660:1660) (1738:1738:1738))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2164:2164:2164) (2285:2285:2285))
        (PORT datab (394:394:394) (522:522:522))
        (PORT datac (1340:1340:1340) (1296:1296:1296))
        (PORT datad (762:762:762) (818:818:818))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2739:2739:2739) (2732:2732:2732))
        (PORT datab (2011:2011:2011) (2032:2032:2032))
        (PORT datac (949:949:949) (932:932:932))
        (PORT datad (1660:1660:1660) (1738:1738:1738))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (327:327:327) (420:420:420))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1488:1488:1488) (1519:1519:1519))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2269:2269:2269) (2288:2288:2288))
        (PORT datab (2177:2177:2177) (2122:2122:2122))
        (PORT datac (1673:1673:1673) (1727:1727:1727))
        (PORT datad (1658:1658:1658) (1734:1734:1734))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2114:2114:2114) (2104:2104:2104))
        (PORT datab (1707:1707:1707) (1778:1778:1778))
        (PORT datac (1673:1673:1673) (1727:1727:1727))
        (PORT datad (2118:2118:2118) (2147:2147:2147))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1059:1059:1059))
        (PORT datab (2099:2099:2099) (2059:2059:2059))
        (PORT datac (1674:1674:1674) (1728:1728:1728))
        (PORT datad (1658:1658:1658) (1734:1734:1734))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2265:2265:2265) (2307:2307:2307))
        (PORT datab (1708:1708:1708) (1780:1780:1780))
        (PORT datac (1671:1671:1671) (1724:1724:1724))
        (PORT datad (1949:1949:1949) (1847:1847:1847))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (446:446:446) (478:478:478))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1486:1486:1486) (1517:1517:1517))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (322:322:322) (414:414:414))
        (PORT datac (823:823:823) (881:881:881))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1836:1836:1836) (1888:1888:1888))
        (PORT datab (391:391:391) (519:519:519))
        (PORT datac (2066:2066:2066) (2119:2119:2119))
        (PORT datad (763:763:763) (819:819:819))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2561:2561:2561) (2526:2526:2526))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (2498:2498:2498) (2601:2601:2601))
        (PORT datad (362:362:362) (479:479:479))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1715:1715:1715) (1730:1730:1730))
        (PORT datab (1884:1884:1884) (1928:1928:1928))
        (PORT datad (356:356:356) (472:472:472))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3375:3375:3375) (3411:3411:3411))
        (PORT datab (388:388:388) (515:515:515))
        (PORT datac (1717:1717:1717) (1606:1606:1606))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1167:1167:1167))
        (PORT datab (1132:1132:1132) (1194:1194:1194))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2389:2389:2389) (2404:2404:2404))
        (PORT datab (394:394:394) (523:523:523))
        (PORT datac (1604:1604:1604) (1562:1562:1562))
        (PORT datad (762:762:762) (817:817:817))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1981:1981:1981) (1999:1999:1999))
        (PORT datab (387:387:387) (514:514:514))
        (PORT datac (1942:1942:1942) (1924:1924:1924))
        (PORT datad (764:764:764) (820:820:820))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1011:1011:1011) (1050:1050:1050))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2116:2116:2116) (1999:1999:1999))
        (PORT datab (381:381:381) (508:508:508))
        (PORT datac (2811:2811:2811) (2828:2828:2828))
        (PORT datad (766:766:766) (823:823:823))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1744:1744:1744) (1700:1700:1700))
        (PORT datab (386:386:386) (513:513:513))
        (PORT datac (2634:2634:2634) (2588:2588:2588))
        (PORT datad (765:765:765) (821:821:821))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (205:205:205) (236:236:236))
        (PORT datad (1014:1014:1014) (1053:1053:1053))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (420:420:420))
        (PORT datab (1133:1133:1133) (1195:1195:1195))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (720:720:720) (756:756:756))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[2\]\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1304:1304:1304) (1259:1259:1259))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (741:741:741) (806:806:806))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1899:1899:1899) (1867:1867:1867))
        (PORT datab (1629:1629:1629) (1554:1554:1554))
        (PORT datac (829:829:829) (898:898:898))
        (PORT datad (894:894:894) (983:983:983))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2840:2840:2840) (2794:2794:2794))
        (PORT datac (2485:2485:2485) (2546:2546:2546))
        (PORT datad (894:894:894) (983:983:983))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1650:1650:1650))
        (PORT datab (943:943:943) (1028:1028:1028))
        (PORT datac (828:828:828) (897:897:897))
        (PORT datad (1786:1786:1786) (1857:1857:1857))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2085:2085:2085) (2079:2079:2079))
        (PORT datab (943:943:943) (1028:1028:1028))
        (PORT datac (2590:2590:2590) (2547:2547:2547))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2352:2352:2352) (2247:2247:2247))
        (PORT datab (2634:2634:2634) (2663:2663:2663))
        (PORT datac (835:835:835) (904:904:904))
        (PORT datad (892:892:892) (981:981:981))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2331:2331:2331) (2289:2289:2289))
        (PORT datab (1644:1644:1644) (1634:1634:1634))
        (PORT datac (836:836:836) (906:906:906))
        (PORT datad (892:892:892) (981:981:981))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1920:1920:1920) (1883:1883:1883))
        (PORT datab (941:941:941) (1026:1026:1026))
        (PORT datac (834:834:834) (903:903:903))
        (PORT datad (2188:2188:2188) (2172:2172:2172))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (720:720:720) (765:765:765))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1571:1571:1571) (1549:1549:1549))
        (PORT datab (2340:2340:2340) (2300:2300:2300))
        (PORT datac (835:835:835) (905:905:905))
        (PORT datad (892:892:892) (981:981:981))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2418:2418:2418) (2323:2323:2323))
        (PORT datab (1015:1015:1015) (993:993:993))
        (PORT datac (834:834:834) (903:903:903))
        (PORT datad (892:892:892) (982:982:982))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (700:700:700) (744:744:744))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2138:2138:2138) (2191:2191:2191))
        (PORT datab (921:921:921) (1004:1004:1004))
        (PORT datac (838:838:838) (910:910:910))
        (PORT datad (2281:2281:2281) (2279:2279:2279))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2587:2587:2587) (2572:2572:2572))
        (PORT datac (2301:2301:2301) (2182:2182:2182))
        (PORT datad (890:890:890) (961:961:961))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2201:2201:2201) (2164:2164:2164))
        (PORT datab (2772:2772:2772) (2793:2793:2793))
        (PORT datac (835:835:835) (907:907:907))
        (PORT datad (889:889:889) (961:961:961))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2367:2367:2367) (2413:2413:2413))
        (PORT datab (924:924:924) (1008:1008:1008))
        (PORT datac (3065:3065:3065) (2996:2996:2996))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1669:1669:1669) (1674:1674:1674))
        (PORT datab (816:816:816) (895:895:895))
        (PORT datac (370:370:370) (381:381:381))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1992:1992:1992) (1886:1886:1886))
        (PORT datab (924:924:924) (1008:1008:1008))
        (PORT datac (833:833:833) (904:904:904))
        (PORT datad (2427:2427:2427) (2466:2466:2466))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2804:2804:2804) (2766:2766:2766))
        (PORT datab (926:926:926) (1010:1010:1010))
        (PORT datac (831:831:831) (902:902:902))
        (PORT datad (2318:2318:2318) (2204:2204:2204))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|return_state\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (593:593:593))
        (PORT datab (778:778:778) (826:826:826))
        (PORT datac (501:501:501) (562:562:562))
        (PORT datad (1065:1065:1065) (1099:1099:1099))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (1015:1015:1015))
        (PORT datab (981:981:981) (1001:1001:1001))
        (PORT datac (947:947:947) (945:945:945))
        (PORT datad (956:956:956) (962:962:962))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|return_state\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (888:888:888))
        (PORT datab (1479:1479:1479) (1502:1502:1502))
        (PORT datac (1286:1286:1286) (1323:1323:1323))
        (PORT datad (401:401:401) (396:396:396))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|timer\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1703:1703:1703) (1655:1655:1655))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|WideNor0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (753:753:753))
        (PORT datab (992:992:992) (1017:1017:1017))
        (PORT datac (817:817:817) (864:864:864))
        (PORT datad (997:997:997) (1014:1014:1014))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux25\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (591:591:591))
        (PORT datab (1119:1119:1119) (1156:1156:1156))
        (PORT datac (226:226:226) (257:257:257))
        (PORT datad (1129:1129:1129) (1165:1165:1165))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux25\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1141:1141:1141))
        (PORT datab (267:267:267) (306:306:306))
        (PORT datac (762:762:762) (822:822:822))
        (PORT datad (802:802:802) (863:863:863))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux25\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1140:1140:1140))
        (PORT datab (268:268:268) (307:307:307))
        (PORT datac (758:758:758) (817:817:817))
        (PORT datad (801:801:801) (862:862:862))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux25\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (668:668:668) (669:669:669))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|return_state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (957:957:957))
        (PORT datab (543:543:543) (631:631:631))
        (PORT datac (1109:1109:1109) (1155:1155:1155))
        (PORT datad (418:418:418) (428:428:428))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|ns_cntr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1460:1460:1460))
        (PORT datab (3926:3926:3926) (4243:4243:4243))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Selector14\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1020:1020:1020) (1053:1053:1053))
        (PORT datad (1304:1304:1304) (1335:1335:1335))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|lcd_data\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (860:860:860))
        (PORT datab (1139:1139:1139) (1181:1181:1181))
        (PORT datac (309:309:309) (409:409:409))
        (PORT datad (472:472:472) (533:533:533))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux13\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (893:893:893))
        (PORT datab (887:887:887) (956:956:956))
        (PORT datac (1288:1288:1288) (1325:1325:1325))
        (PORT datad (985:985:985) (1016:1016:1016))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux13\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (898:898:898))
        (PORT datab (791:791:791) (799:799:799))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1107:1107:1107) (1137:1137:1137))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1062:1062:1062))
        (PORT datab (3872:3872:3872) (4165:4165:4165))
        (PORT datac (869:869:869) (932:932:932))
        (PORT datad (841:841:841) (916:916:916))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (950:950:950))
        (PORT datab (268:268:268) (314:314:314))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (825:825:825))
        (PORT datab (1402:1402:1402) (1450:1450:1450))
        (PORT datac (709:709:709) (715:715:715))
        (PORT datad (750:750:750) (756:756:756))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (822:822:822))
        (PORT datab (735:735:735) (771:771:771))
        (PORT datac (728:728:728) (769:769:769))
        (PORT datad (1098:1098:1098) (1145:1145:1145))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Selector8\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (1067:1067:1067))
        (PORT datab (911:911:911) (969:969:969))
        (PORT datac (791:791:791) (845:845:845))
        (PORT datad (837:837:837) (911:911:911))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\[10\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (1461:1461:1461) (1507:1507:1507))
        (PORT datac (1067:1067:1067) (1123:1123:1123))
        (PORT datad (339:339:339) (431:431:431))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\[10\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (589:589:589))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (919:919:919) (893:893:893))
        (PORT datad (343:343:343) (440:440:440))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (959:959:959))
        (PORT datab (450:450:450) (454:454:454))
        (PORT datac (1110:1110:1110) (1152:1152:1152))
        (PORT datad (1083:1083:1083) (1105:1105:1105))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (852:852:852))
        (PORT datab (762:762:762) (820:820:820))
        (PORT datac (510:510:510) (573:573:573))
        (PORT datad (1276:1276:1276) (1269:1269:1269))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (853:853:853))
        (PORT datab (762:762:762) (820:820:820))
        (PORT datac (511:511:511) (573:573:573))
        (PORT datad (1275:1275:1275) (1268:1268:1268))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datac (720:720:720) (757:757:757))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|us_pulse\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (557:557:557))
        (PORT datab (524:524:524) (573:573:573))
        (PORT datac (486:486:486) (538:538:538))
        (PORT datad (449:449:449) (499:499:499))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|always1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1046:1046:1046) (1049:1049:1049))
        (PORT datad (718:718:718) (721:721:721))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode3485w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (2518:2518:2518) (2536:2536:2536))
        (PORT datac (1554:1554:1554) (1654:1654:1654))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3050:3050:3050) (3095:3095:3095))
        (PORT datab (266:266:266) (304:304:304))
        (PORT datac (255:255:255) (301:301:301))
        (PORT datad (1399:1399:1399) (1442:1442:1442))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3048:3048:3048) (3092:3092:3092))
        (PORT datab (2518:2518:2518) (2536:2536:2536))
        (PORT datac (1555:1555:1555) (1656:1656:1656))
        (PORT datad (435:435:435) (453:453:453))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1721:1721:1721) (1810:1810:1810))
        (PORT datab (1575:1575:1575) (1657:1657:1657))
        (PORT datac (2040:2040:2040) (2092:2092:2092))
        (PORT datad (989:989:989) (999:999:999))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (541:541:541))
        (PORT datab (524:524:524) (586:586:586))
        (PORT datac (476:476:476) (536:536:536))
        (PORT datad (472:472:472) (531:531:531))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|decode2\|w_anode2337w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1553:1553:1553) (1666:1666:1666))
        (PORT datac (2280:2280:2280) (2321:2321:2321))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3039:3039:3039) (3080:3080:3080))
        (PORT datab (490:490:490) (501:501:501))
        (PORT datac (262:262:262) (310:310:310))
        (PORT datad (1403:1403:1403) (1447:1447:1447))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3047:3047:3047) (3091:3091:3091))
        (PORT datab (486:486:486) (496:496:496))
        (PORT datac (257:257:257) (303:303:303))
        (PORT datad (1400:1400:1400) (1443:1443:1443))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3046:3046:3046) (3089:3089:3089))
        (PORT datab (267:267:267) (306:306:306))
        (PORT datac (258:258:258) (305:305:305))
        (PORT datad (1401:1401:1401) (1444:1444:1444))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode3058w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1554:1554:1554) (1667:1667:1667))
        (PORT datac (2278:2278:2278) (2319:2319:2319))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3043:3043:3043) (3085:3085:3085))
        (PORT datab (454:454:454) (462:462:462))
        (PORT datac (259:259:259) (306:306:306))
        (PORT datad (1401:1401:1401) (1445:1445:1445))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3044:3044:3044) (3086:3086:3086))
        (PORT datab (2516:2516:2516) (2534:2534:2534))
        (PORT datac (1557:1557:1557) (1658:1658:1658))
        (PORT datad (439:439:439) (457:457:457))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1712:1712:1712) (1798:1798:1798))
        (PORT datab (1585:1585:1585) (1669:1669:1669))
        (PORT datac (2045:2045:2045) (2097:2097:2097))
        (PORT datad (994:994:994) (1003:1003:1003))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode3078w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1624:1624:1624) (1739:1739:1739))
        (PORT datad (2304:2304:2304) (2365:2365:2365))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2998:2998:2998) (3054:3054:3054))
        (PORT datab (798:798:798) (827:827:827))
        (PORT datac (1366:1366:1366) (1410:1410:1410))
        (PORT datad (261:261:261) (287:287:287))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2997:2997:2997) (3052:3052:3052))
        (PORT datab (799:799:799) (807:807:807))
        (PORT datac (1364:1364:1364) (1408:1408:1408))
        (PORT datad (769:769:769) (791:791:791))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2996:2996:2996) (3051:3051:3051))
        (PORT datab (804:804:804) (834:834:834))
        (PORT datac (1364:1364:1364) (1407:1407:1407))
        (PORT datad (258:258:258) (283:283:283))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1689:1689:1689) (1726:1726:1726))
        (PORT datab (820:820:820) (846:846:846))
        (PORT datac (1013:1013:1013) (1020:1020:1020))
        (PORT datad (2957:2957:2957) (2993:2993:2993))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2997:2997:2997) (3052:3052:3052))
        (PORT datab (2352:2352:2352) (2407:2407:2407))
        (PORT datac (1015:1015:1015) (1022:1022:1022))
        (PORT datad (1590:1590:1590) (1698:1698:1698))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1708:1708:1708) (1793:1793:1793))
        (PORT datab (2091:2091:2091) (2149:2149:2149))
        (PORT datac (1546:1546:1546) (1623:1623:1623))
        (PORT datad (1030:1030:1030) (1038:1038:1038))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2997:2997:2997) (3052:3052:3052))
        (PORT datab (1400:1400:1400) (1445:1445:1445))
        (PORT datac (1014:1014:1014) (1021:1021:1021))
        (PORT datad (772:772:772) (789:789:789))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2997:2997:2997) (3052:3052:3052))
        (PORT datab (2351:2351:2351) (2406:2406:2406))
        (PORT datac (1013:1013:1013) (1021:1021:1021))
        (PORT datad (1590:1590:1590) (1697:1697:1697))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1716:1716:1716) (1804:1804:1804))
        (PORT datab (2087:2087:2087) (2144:2144:2144))
        (PORT datac (1537:1537:1537) (1612:1612:1612))
        (PORT datad (1028:1028:1028) (1035:1035:1035))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1687:1687:1687) (1724:1724:1724))
        (PORT datab (819:819:819) (845:845:845))
        (PORT datac (1009:1009:1009) (1016:1016:1016))
        (PORT datad (2959:2959:2959) (2994:2994:2994))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2998:2998:2998) (3053:3053:3053))
        (PORT datab (2349:2349:2349) (2404:2404:2404))
        (PORT datac (1011:1011:1011) (1018:1018:1018))
        (PORT datad (1590:1590:1590) (1697:1697:1697))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1715:1715:1715) (1802:1802:1802))
        (PORT datab (2087:2087:2087) (2144:2144:2144))
        (PORT datac (1538:1538:1538) (1613:1613:1613))
        (PORT datad (1028:1028:1028) (1035:1035:1035))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2999:2999:2999) (3055:3055:3055))
        (PORT datab (1401:1401:1401) (1447:1447:1447))
        (PORT datac (1008:1008:1008) (1015:1015:1015))
        (PORT datad (775:775:775) (792:792:792))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2999:2999:2999) (3055:3055:3055))
        (PORT datab (2345:2345:2345) (2400:2400:2400))
        (PORT datac (1008:1008:1008) (1014:1014:1014))
        (PORT datad (1588:1588:1588) (1695:1695:1695))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1705:1705:1705) (1790:1790:1790))
        (PORT datab (2092:2092:2092) (2150:2150:2150))
        (PORT datac (1549:1549:1549) (1627:1627:1627))
        (PORT datad (1031:1031:1031) (1039:1039:1039))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2456:2456:2456) (2537:2537:2537))
        (PORT datab (1816:1816:1816) (1860:1860:1860))
        (PORT datac (737:737:737) (759:759:759))
        (PORT datad (792:792:792) (809:809:809))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (861:861:861))
        (PORT datab (1815:1815:1815) (1860:1860:1860))
        (PORT datac (799:799:799) (804:804:804))
        (PORT datad (2400:2400:2400) (2475:2475:2475))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2458:2458:2458) (2540:2540:2540))
        (PORT datab (1815:1815:1815) (1859:1859:1859))
        (PORT datac (737:737:737) (759:759:759))
        (PORT datad (793:793:793) (810:810:810))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (858:858:858))
        (PORT datab (1817:1817:1817) (1861:1861:1861))
        (PORT datac (801:801:801) (807:807:807))
        (PORT datad (2395:2395:2395) (2469:2469:2469))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (826:826:826))
        (PORT datab (1565:1565:1565) (1629:1629:1629))
        (PORT datac (2364:2364:2364) (2416:2416:2416))
        (PORT datad (842:842:842) (879:879:879))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (825:825:825))
        (PORT datab (1563:1563:1563) (1627:1627:1627))
        (PORT datac (2366:2366:2366) (2418:2418:2418))
        (PORT datad (843:843:843) (880:880:880))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (936:936:936))
        (PORT datab (1568:1568:1568) (1633:1633:1633))
        (PORT datac (2361:2361:2361) (2412:2412:2412))
        (PORT datad (765:765:765) (762:762:762))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (942:942:942))
        (PORT datab (1560:1560:1560) (1622:1622:1622))
        (PORT datac (2371:2371:2371) (2424:2424:2424))
        (PORT datad (759:759:759) (757:757:757))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (845:845:845))
        (PORT datab (1560:1560:1560) (1622:1622:1622))
        (PORT datac (2374:2374:2374) (2428:2428:2428))
        (PORT datad (847:847:847) (885:885:885))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (848:848:848))
        (PORT datab (1567:1567:1567) (1631:1631:1631))
        (PORT datac (2363:2363:2363) (2415:2415:2415))
        (PORT datad (842:842:842) (878:878:878))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (941:941:941))
        (PORT datab (1561:1561:1561) (1624:1624:1624))
        (PORT datac (2369:2369:2369) (2422:2422:2422))
        (PORT datad (778:778:778) (791:791:791))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2304:2304:2304) (2367:2367:2367))
        (PORT datab (2419:2419:2419) (2477:2477:2477))
        (PORT datac (1627:1627:1627) (1757:1757:1757))
        (PORT datad (847:847:847) (885:885:885))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1466:1466:1466))
        (PORT datab (1456:1456:1456) (1503:1503:1503))
        (PORT datac (272:272:272) (328:328:328))
        (PORT datad (1459:1459:1459) (1491:1491:1491))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (945:945:945))
        (PORT datab (1558:1558:1558) (1619:1619:1619))
        (PORT datac (2375:2375:2375) (2429:2429:2429))
        (PORT datad (776:776:776) (790:790:790))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2306:2306:2306) (2369:2369:2369))
        (PORT datab (2417:2417:2417) (2475:2475:2475))
        (PORT datac (1628:1628:1628) (1757:1757:1757))
        (PORT datad (846:846:846) (884:884:884))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1569:1569:1569))
        (PORT datab (1531:1531:1531) (1606:1606:1606))
        (PORT datac (1345:1345:1345) (1384:1384:1384))
        (PORT datad (431:431:431) (437:437:437))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|decode2\|w_anode2263w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1169:1169:1169) (1221:1221:1221))
        (PORT datac (1129:1129:1129) (1187:1187:1187))
        (PORT datad (1091:1091:1091) (1137:1137:1137))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2453:2453:2453) (2534:2534:2534))
        (PORT datab (867:867:867) (880:880:880))
        (PORT datac (822:822:822) (848:848:848))
        (PORT datad (1767:1767:1767) (1816:1816:1816))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2451:2451:2451) (2530:2530:2530))
        (PORT datab (2547:2547:2547) (2573:2573:2573))
        (PORT datac (820:820:820) (846:846:846))
        (PORT datad (1913:1913:1913) (2014:2014:2014))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode3058w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1465:1465:1465))
        (PORT datab (1456:1456:1456) (1503:1503:1503))
        (PORT datac (1372:1372:1372) (1406:1406:1406))
        (PORT datad (1364:1364:1364) (1388:1388:1388))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1570:1570:1570))
        (PORT datac (1489:1489:1489) (1559:1559:1559))
        (PORT datad (423:423:423) (438:438:438))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2448:2448:2448) (2527:2527:2527))
        (PORT datab (829:829:829) (846:846:846))
        (PORT datac (818:818:818) (844:844:844))
        (PORT datad (1768:1768:1768) (1818:1818:1818))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2449:2449:2449) (2528:2528:2528))
        (PORT datab (2549:2549:2549) (2575:2575:2575))
        (PORT datac (818:818:818) (845:845:845))
        (PORT datad (1914:1914:1914) (2015:2015:2015))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode3088w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1419:1419:1419) (1467:1467:1467))
        (PORT datab (1454:1454:1454) (1500:1500:1500))
        (PORT datac (1371:1371:1371) (1405:1405:1405))
        (PORT datad (1363:1363:1363) (1387:1387:1387))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis5)
    (DELAY
      (ABSOLUTE
        (PORT datab (474:474:474) (491:491:491))
        (PORT datac (1489:1489:1489) (1559:1559:1559))
        (PORT datad (1448:1448:1448) (1511:1511:1511))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2462:2462:2462) (2544:2544:2544))
        (PORT datab (865:865:865) (879:879:879))
        (PORT datac (828:828:828) (855:855:855))
        (PORT datad (1765:1765:1765) (1814:1814:1814))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2459:2459:2459) (2541:2541:2541))
        (PORT datab (2541:2541:2541) (2565:2565:2565))
        (PORT datac (826:826:826) (853:853:853))
        (PORT datad (1908:1908:1908) (2009:2009:2009))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis3)
    (DELAY
      (ABSOLUTE
        (PORT datab (474:474:474) (491:491:491))
        (PORT datac (1490:1490:1490) (1560:1560:1560))
        (PORT datad (1448:1448:1448) (1510:1510:1510))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2461:2461:2461) (2543:2543:2543))
        (PORT datab (825:825:825) (841:841:841))
        (PORT datac (827:827:827) (854:854:854))
        (PORT datad (1766:1766:1766) (1815:1815:1815))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2453:2453:2453) (2533:2533:2533))
        (PORT datab (2546:2546:2546) (2572:2572:2572))
        (PORT datac (821:821:821) (848:848:848))
        (PORT datad (1912:1912:1912) (2013:2013:2013))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1571:1571:1571))
        (PORT datac (1491:1491:1491) (1562:1562:1562))
        (PORT datad (422:422:422) (438:438:438))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (832:832:832))
        (PORT datab (1425:1425:1425) (1485:1485:1485))
        (PORT datac (763:763:763) (783:783:783))
        (PORT datad (2881:2881:2881) (2895:2895:2895))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2449:2449:2449) (2529:2529:2529))
        (PORT datab (2547:2547:2547) (2573:2573:2573))
        (PORT datac (819:819:819) (845:845:845))
        (PORT datad (1913:1913:1913) (2014:2014:2014))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1489:1489:1489) (1572:1572:1572))
        (PORT datac (1493:1493:1493) (1565:1565:1565))
        (PORT datad (422:422:422) (437:437:437))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3036:3036:3036) (3079:3079:3079))
        (PORT datab (1427:1427:1427) (1488:1488:1488))
        (PORT datac (754:754:754) (783:783:783))
        (PORT datad (446:446:446) (453:453:453))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (830:830:830))
        (PORT datab (2829:2829:2829) (2859:2859:2859))
        (PORT datac (2989:2989:2989) (3036:3036:3036))
        (PORT datad (1637:1637:1637) (1751:1751:1751))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis1)
    (DELAY
      (ABSOLUTE
        (PORT datab (474:474:474) (491:491:491))
        (PORT datac (1487:1487:1487) (1558:1558:1558))
        (PORT datad (1447:1447:1447) (1511:1511:1511))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (831:831:831))
        (PORT datab (1427:1427:1427) (1487:1487:1487))
        (PORT datac (766:766:766) (786:786:786))
        (PORT datad (2877:2877:2877) (2891:2891:2891))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (831:831:831))
        (PORT datab (2830:2830:2830) (2859:2859:2859))
        (PORT datac (2991:2991:2991) (3038:3038:3038))
        (PORT datad (1636:1636:1636) (1750:1750:1750))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis)
    (DELAY
      (ABSOLUTE
        (PORT datab (475:475:475) (492:492:492))
        (PORT datac (1493:1493:1493) (1564:1564:1564))
        (PORT datad (1449:1449:1449) (1511:1511:1511))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3040:3040:3040) (3085:3085:3085))
        (PORT datab (1426:1426:1426) (1487:1487:1487))
        (PORT datac (755:755:755) (784:784:784))
        (PORT datad (448:448:448) (455:455:455))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (828:828:828))
        (PORT datab (2828:2828:2828) (2858:2858:2858))
        (PORT datac (2982:2982:2982) (3027:3027:3027))
        (PORT datad (1644:1644:1644) (1759:1759:1759))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1540:1540:1540))
        (PORT datac (1469:1469:1469) (1507:1507:1507))
        (PORT datad (931:931:931) (912:912:912))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (579:579:579))
        (PORT datab (1426:1426:1426) (1486:1486:1486))
        (PORT datac (764:764:764) (784:784:784))
        (PORT datad (2879:2879:2879) (2893:2893:2893))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (576:576:576))
        (PORT datab (1425:1425:1425) (1485:1485:1485))
        (PORT datac (764:764:764) (783:783:783))
        (PORT datad (2881:2881:2881) (2895:2895:2895))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3034:3034:3034) (3078:3078:3078))
        (PORT datab (1428:1428:1428) (1488:1488:1488))
        (PORT datac (506:506:506) (543:543:543))
        (PORT datad (445:445:445) (452:452:452))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3033:3033:3033) (3076:3076:3076))
        (PORT datab (1428:1428:1428) (1489:1489:1489))
        (PORT datac (507:507:507) (545:545:545))
        (PORT datad (444:444:444) (451:451:451))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2978:2978:2978) (2996:2996:2996))
        (PORT datab (267:267:267) (306:306:306))
        (PORT datac (1154:1154:1154) (1222:1222:1222))
        (PORT datad (445:445:445) (455:455:455))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2978:2978:2978) (2997:2997:2997))
        (PORT datab (267:267:267) (306:306:306))
        (PORT datac (1154:1154:1154) (1221:1221:1221))
        (PORT datad (444:444:444) (455:455:455))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2975:2975:2975) (2994:2994:2994))
        (PORT datab (483:483:483) (493:493:493))
        (PORT datac (1157:1157:1157) (1225:1225:1225))
        (PORT datad (448:448:448) (459:459:459))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~PORTAWEllis13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2982:2982:2982) (3002:3002:3002))
        (PORT datab (479:479:479) (489:489:489))
        (PORT datac (1149:1149:1149) (1216:1216:1216))
        (PORT datad (437:437:437) (448:448:448))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (848:848:848))
        (PORT datab (1022:1022:1022) (1050:1050:1050))
        (PORT datac (703:703:703) (752:752:752))
        (PORT datad (927:927:927) (953:953:953))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1376:1376:1376) (1394:1394:1394))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector86\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (378:378:378))
        (PORT datab (519:519:519) (576:576:576))
        (PORT datac (816:816:816) (869:869:869))
        (PORT datad (286:286:286) (361:361:361))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector86\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (422:422:422))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (847:847:847))
        (PORT datac (984:984:984) (1010:1010:1010))
        (PORT datad (925:925:925) (951:951:951))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (419:419:419))
        (PORT datab (411:411:411) (549:549:549))
        (PORT datad (917:917:917) (993:993:993))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (410:410:410) (549:549:549))
        (PORT datad (917:917:917) (993:993:993))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1445:1445:1445) (1476:1476:1476))
        (PORT datab (241:241:241) (280:280:280))
        (PORT datac (704:704:704) (699:699:699))
        (PORT datad (480:480:480) (529:529:529))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1905:1905:1905) (1904:1904:1904))
        (PORT datab (1763:1763:1763) (1810:1810:1810))
        (PORT datac (1935:1935:1935) (1926:1926:1926))
        (PORT datad (1918:1918:1918) (1891:1891:1891))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1975:1975:1975) (1961:1961:1961))
        (PORT datab (1968:1968:1968) (1945:1945:1945))
        (PORT datac (1804:1804:1804) (1801:1801:1801))
        (PORT datad (380:380:380) (388:388:388))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[3\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (591:591:591))
        (PORT datab (534:534:534) (587:587:587))
        (PORT datac (697:697:697) (722:722:722))
        (PORT datad (1820:1820:1820) (1783:1783:1783))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1446:1446:1446) (1478:1478:1478))
        (PORT datab (522:522:522) (568:568:568))
        (PORT datac (458:458:458) (508:508:508))
        (PORT datad (447:447:447) (495:495:495))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector85\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (561:561:561))
        (PORT datab (244:244:244) (284:284:284))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (1071:1071:1071) (1106:1106:1106))
        (PORT datac (696:696:696) (687:687:687))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2127:2127:2127) (2098:2098:2098))
        (PORT datab (1739:1739:1739) (1806:1806:1806))
        (PORT datac (2138:2138:2138) (2105:2105:2105))
        (PORT datad (1841:1841:1841) (1813:1813:1813))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1903:1903:1903) (1901:1901:1901))
        (PORT datab (1965:1965:1965) (1957:1957:1957))
        (PORT datac (1928:1928:1928) (1892:1892:1892))
        (PORT datad (1912:1912:1912) (1885:1885:1885))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[0\]\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1972:1972:1972) (1958:1958:1958))
        (PORT datab (1839:1839:1839) (1835:1835:1835))
        (PORT datac (1928:1928:1928) (1906:1906:1906))
        (PORT datad (1433:1433:1433) (1509:1509:1509))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1946:1946:1946) (1936:1936:1936))
        (PORT datac (1928:1928:1928) (1918:1918:1918))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (594:594:594) (581:581:581))
        (PORT datad (2523:2523:2523) (2474:2474:2474))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[0\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2127:2127:2127) (2099:2099:2099))
        (PORT datab (1740:1740:1740) (1807:1807:1807))
        (PORT datac (2138:2138:2138) (2105:2105:2105))
        (PORT datad (1841:1841:1841) (1814:1814:1814))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[28\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1903:1903:1903) (1902:1902:1902))
        (PORT datab (1968:1968:1968) (1961:1961:1961))
        (PORT datac (1927:1927:1927) (1894:1894:1894))
        (PORT datad (1914:1914:1914) (1887:1887:1887))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|state\[1\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (731:731:731) (782:782:782))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|return_state\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (724:724:724) (722:722:722))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|return_state\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (367:367:367) (369:369:369))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_EN\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4087:4087:4087) (4073:4073:4073))
        (IOPATH i o (2848:2848:2848) (2752:2752:2752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_RS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3204:3204:3204) (3353:3353:3353))
        (IOPATH i o (2868:2868:2868) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3881:3881:3881) (3742:3742:3742))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3881:3881:3881) (3742:3742:3742))
        (IOPATH i o (2831:2831:2831) (2726:2726:2726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4614:4614:4614) (4450:4450:4450))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3576:3576:3576) (3444:3444:3444))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3576:3576:3576) (3444:3444:3444))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3181:3181:3181) (3095:3095:3095))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4721:4721:4721) (4578:4578:4578))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2807:2807:2807) (2726:2726:2726))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_BLANK_N\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2753:2753:2753) (2749:2749:2749))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1901:1901:1901) (1890:1890:1890))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3601:3601:3601) (3694:3694:3694))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3470:3470:3470) (3493:3493:3493))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3584:3584:3584) (3676:3676:3676))
        (IOPATH i o (2791:2791:2791) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3470:3470:3470) (3493:3493:3493))
        (IOPATH i o (2761:2761:2761) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3566:3566:3566) (3656:3656:3656))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2471:2471:2471) (2501:2501:2501))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4810:4810:4810) (4910:4910:4910))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4278:4278:4278) (4234:4234:4234))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_HS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2333:2333:2333) (2324:2324:2324))
        (IOPATH i o (2761:2761:2761) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2691:2691:2691) (2677:2677:2677))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2685:2685:2685) (2671:2671:2671))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2691:2691:2691) (2677:2677:2677))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2691:2691:2691) (2677:2677:2677))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2254:2254:2254) (2295:2295:2295))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3332:3332:3332) (3395:3395:3395))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5467:5467:5467) (5567:5567:5567))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2899:2899:2899) (2983:2983:2983))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_VS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1698:1698:1698) (1752:1752:1752))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_DATA\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3190:3190:3190) (3260:3260:3260))
        (IOPATH i o (2858:2858:2858) (2762:2762:2762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_DATA\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3369:3369:3369) (3514:3514:3514))
        (IOPATH i o (2878:2878:2878) (2782:2782:2782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_DATA\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3500:3500:3500) (3689:3689:3689))
        (IOPATH i o (2878:2878:2878) (2782:2782:2782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_DATA\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6434:6434:6434) (6217:6217:6217))
        (IOPATH i o (2838:2838:2838) (2742:2742:2742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_DATA\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6249:6249:6249) (6054:6054:6054))
        (IOPATH i o (2878:2878:2878) (2782:2782:2782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_DATA\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3813:3813:3813) (3863:3863:3863))
        (IOPATH i o (2878:2878:2878) (2782:2782:2782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_DATA\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3436:3436:3436) (3500:3500:3500))
        (IOPATH i o (2858:2858:2858) (2762:2762:2762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_DATA\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6544:6544:6544) (6342:6342:6342))
        (IOPATH i o (4793:4793:4793) (4398:4398:4398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (694:694:694) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE CLOCK_50\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|ns_cntr\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (860:860:860))
        (PORT datab (4159:4159:4159) (4451:4451:4451))
        (PORT datad (310:310:310) (395:395:395))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|ns_cntr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2130:2130:2130))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|ns_pulse\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (860:860:860))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|ns_pulse)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2130:2130:2130))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4983:4983:4983) (4757:4757:4757))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux11\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (942:942:942))
        (PORT datab (880:880:880) (945:945:945))
        (PORT datac (1077:1077:1077) (1134:1134:1134))
        (PORT datad (1156:1156:1156) (1205:1205:1205))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux12\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (1430:1430:1430) (1450:1450:1450))
        (PORT datac (756:756:756) (815:815:815))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux12\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1088:1088:1088))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (309:309:309) (394:394:394))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1088:1088:1088))
        (PORT datac (764:764:764) (824:824:824))
        (PORT datad (309:309:309) (395:395:395))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux12\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (281:281:281))
        (PORT datab (401:401:401) (417:417:417))
        (PORT datac (863:863:863) (925:925:925))
        (PORT datad (373:373:373) (378:378:378))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux12\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (417:417:417))
        (PORT datac (1106:1106:1106) (1147:1147:1147))
        (PORT datad (619:619:619) (603:603:603))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4698:4698:4698) (4450:4450:4450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux11\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1132:1132:1132))
        (PORT datab (1425:1425:1425) (1448:1448:1448))
        (PORT datac (639:639:639) (632:632:632))
        (PORT datad (1381:1381:1381) (1427:1427:1427))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Selector8\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1065:1065:1065) (1119:1119:1119))
        (PORT datad (340:340:340) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux11\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1169:1169:1169))
        (PORT datab (252:252:252) (295:295:295))
        (PORT datac (765:765:765) (826:826:826))
        (PORT datad (346:346:346) (443:443:443))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux11\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (796:796:796))
        (PORT datab (1005:1005:1005) (979:979:979))
        (PORT datad (921:921:921) (904:904:904))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4741:4741:4741) (4485:4485:4485))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (946:946:946))
        (PORT datab (534:534:534) (622:622:622))
        (PORT datac (834:834:834) (907:907:907))
        (PORT datad (1336:1336:1336) (1361:1361:1361))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Decoder0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1161:1161:1161))
        (PORT datac (1060:1060:1060) (1107:1107:1107))
        (PORT datad (1083:1083:1083) (1115:1115:1115))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|return_state\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (896:896:896))
        (PORT datab (889:889:889) (959:959:959))
        (PORT datac (1290:1290:1290) (1327:1327:1327))
        (PORT datad (985:985:985) (1017:1017:1017))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1369:1369:1369))
        (PORT datac (795:795:795) (850:850:850))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|return_state\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (593:593:593))
        (PORT datab (1121:1121:1121) (1158:1158:1158))
        (PORT datac (860:860:860) (909:909:909))
        (PORT datad (394:394:394) (409:409:409))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|return_state\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (641:641:641))
        (PORT datab (1175:1175:1175) (1209:1209:1209))
        (PORT datac (3809:3809:3809) (4103:4103:4103))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|return_state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1697:1697:1697) (1729:1729:1729))
        (PORT sclr (4709:4709:4709) (4459:4459:4459))
        (PORT sload (1575:1575:1575) (1690:1690:1690))
        (PORT ena (1108:1108:1108) (1073:1073:1073))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux9\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1201:1201:1201))
        (PORT datab (371:371:371) (479:479:479))
        (PORT datac (234:234:234) (271:271:271))
        (PORT datad (756:756:756) (803:803:803))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux9\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1005:1005:1005) (988:988:988))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (344:344:344) (437:437:437))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2136:2136:2136))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4985:4985:4985) (4769:4769:4769))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\[10\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (627:627:627))
        (PORT datab (774:774:774) (821:821:821))
        (PORT datac (1111:1111:1111) (1152:1152:1152))
        (PORT datad (1042:1042:1042) (1085:1085:1085))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\[12\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (428:428:428))
        (PORT datab (341:341:341) (442:442:442))
        (PORT datac (1102:1102:1102) (1141:1141:1141))
        (PORT datad (1063:1063:1063) (1108:1108:1108))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\[12\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1267:1267:1267) (1237:1237:1237))
        (PORT datac (3832:3832:3832) (4131:4131:4131))
        (PORT datad (587:587:587) (569:569:569))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux11\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1088:1088:1088))
        (PORT datac (858:858:858) (920:920:920))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux12\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (310:310:310) (410:410:410))
        (PORT datad (1065:1065:1065) (1110:1110:1110))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (425:425:425))
        (PORT datab (1138:1138:1138) (1180:1180:1180))
        (PORT datac (769:769:769) (817:817:817))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|us_cntr\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|us_cntr\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (3925:3925:3925) (4242:4242:4242))
        (PORT datac (278:278:278) (359:359:359))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|us_cntr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (978:978:978) (1019:1019:1019))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|us_cntr\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|us_cntr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (978:978:978) (1019:1019:1019))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|us_cntr\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|us_cntr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (978:978:978) (1019:1019:1019))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|us_cntr\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|us_cntr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (978:978:978) (1019:1019:1019))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|us_cntr\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|us_cntr\[5\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|us_cntr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (978:978:978) (1019:1019:1019))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|us_cntr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (978:978:978) (1019:1019:1019))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|us_pulse\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (527:527:527) (576:576:576))
        (PORT datac (450:450:450) (509:509:509))
        (PORT datad (480:480:480) (529:529:529))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|us_pulse)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4776:4776:4776) (4523:4523:4523))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Add2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (735:735:735))
        (PORT datab (776:776:776) (836:836:836))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Add2\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (461:461:461) (526:526:526))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (780:780:780) (790:790:790))
        (PORT datac (705:705:705) (706:706:706))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\[7\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (260:260:260) (295:295:295))
        (PORT datac (3822:3822:3822) (4119:4119:4119))
        (PORT datad (1006:1006:1006) (1048:1048:1048))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|timer\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4776:4776:4776) (4523:4523:4523))
        (PORT ena (1435:1435:1435) (1407:1407:1407))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Add2\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (803:803:803) (845:845:845))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|init_complete\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (452:452:452))
        (PORT datab (376:376:376) (478:478:478))
        (PORT datad (339:339:339) (436:436:436))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|init_complete)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2136:2136:2136))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4985:4985:4985) (4769:4769:4769))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (998:998:998))
        (PORT datab (375:375:375) (477:477:477))
        (PORT datac (732:732:732) (729:729:729))
        (PORT datad (308:308:308) (385:385:385))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (770:770:770) (766:766:766))
        (PORT datac (748:748:748) (757:757:757))
        (PORT datad (655:655:655) (635:635:635))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|timer\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4776:4776:4776) (4523:4523:4523))
        (PORT ena (1435:1435:1435) (1407:1407:1407))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Add2\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (875:875:875))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Add2\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (845:845:845))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Add2\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (797:797:797) (842:842:842))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (782:782:782) (792:792:792))
        (PORT datac (658:658:658) (664:664:664))
        (PORT datad (654:654:654) (635:635:635))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|timer\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4776:4776:4776) (4523:4523:4523))
        (PORT ena (1435:1435:1435) (1407:1407:1407))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Add2\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (554:554:554))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Add2\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1100:1100:1100) (1117:1117:1117))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (739:739:739))
        (PORT datab (953:953:953) (934:934:934))
        (PORT datac (761:761:761) (769:769:769))
        (PORT datad (235:235:235) (274:274:274))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\[12\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1108:1108:1108))
        (PORT datab (776:776:776) (823:823:823))
        (PORT datac (1110:1110:1110) (1152:1152:1152))
        (PORT datad (1043:1043:1043) (1086:1086:1086))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (627:627:627))
        (PORT datab (244:244:244) (283:283:283))
        (PORT datac (3849:3849:3849) (4163:4163:4163))
        (PORT datad (728:728:728) (774:774:774))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|timer\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1703:1703:1703) (1655:1655:1655))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Add2\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (756:756:756) (779:779:779))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (741:741:741))
        (PORT datab (961:961:961) (937:937:937))
        (PORT datac (763:763:763) (772:772:772))
        (PORT datad (234:234:234) (272:272:272))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|timer\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1703:1703:1703) (1655:1655:1655))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Add2\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (1046:1046:1046) (1065:1065:1065))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (737:737:737))
        (PORT datab (889:889:889) (959:959:959))
        (PORT datac (952:952:952) (924:924:924))
        (PORT datad (238:238:238) (277:277:277))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|timer\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1703:1703:1703) (1655:1655:1655))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (740:740:740))
        (PORT datab (266:266:266) (313:313:313))
        (PORT datac (762:762:762) (771:771:771))
        (PORT datad (944:944:944) (912:912:912))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|timer\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1703:1703:1703) (1655:1655:1655))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (826:826:826))
        (PORT datab (961:961:961) (950:950:950))
        (PORT datac (1368:1368:1368) (1415:1415:1415))
        (PORT datad (750:750:750) (756:756:756))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (424:424:424))
        (PORT datab (346:346:346) (448:448:448))
        (PORT datac (1106:1106:1106) (1146:1146:1146))
        (PORT datad (1066:1066:1066) (1111:1111:1111))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1301:1301:1301))
        (PORT datab (1421:1421:1421) (1444:1444:1444))
        (PORT datac (3811:3811:3811) (4128:4128:4128))
        (PORT datad (639:639:639) (631:631:631))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|timer\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4742:4742:4742) (4492:4492:4492))
        (PORT ena (1631:1631:1631) (1563:1563:1563))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|WideNor0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (996:996:996))
        (PORT datab (1028:1028:1028) (1053:1053:1053))
        (PORT datac (695:695:695) (731:731:731))
        (PORT datad (1012:1012:1012) (1038:1038:1038))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Selector8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1163:1163:1163))
        (PORT datab (373:373:373) (475:475:475))
        (PORT datac (1423:1423:1423) (1469:1469:1469))
        (PORT datad (340:340:340) (437:437:437))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Selector8\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (433:433:433))
        (PORT datab (252:252:252) (295:295:295))
        (PORT datac (1229:1229:1229) (1176:1176:1176))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (395:395:395))
        (PORT datac (664:664:664) (671:671:671))
        (PORT datad (1005:1005:1005) (1048:1048:1048))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Selector8\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (657:657:657))
        (PORT datab (1006:1006:1006) (980:980:980))
        (PORT datac (775:775:775) (823:823:823))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|timer\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4698:4698:4698) (4450:4450:4450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (824:824:824))
        (PORT datab (736:736:736) (772:772:772))
        (PORT datac (728:728:728) (769:769:769))
        (PORT datad (1099:1099:1099) (1146:1146:1146))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (707:707:707) (718:718:718))
        (PORT datac (746:746:746) (755:755:755))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|timer\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4776:4776:4776) (4523:4523:4523))
        (PORT ena (1435:1435:1435) (1407:1407:1407))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|WideNor0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1070:1070:1070))
        (PORT datab (849:849:849) (888:888:888))
        (PORT datac (970:970:970) (1001:1001:1001))
        (PORT datad (744:744:744) (785:785:785))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (244:244:244) (284:284:284))
        (PORT datac (507:507:507) (581:581:581))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (283:283:283))
        (PORT datab (749:749:749) (800:800:800))
        (PORT datad (380:380:380) (373:373:373))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|timer\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2129:2129:2129))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4747:4747:4747) (4511:4511:4511))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (959:959:959))
        (PORT datab (637:637:637) (638:638:638))
        (PORT datac (1110:1110:1110) (1151:1151:1151))
        (PORT datad (1083:1083:1083) (1105:1105:1105))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|timer\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2128:2128:2128))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4741:4741:4741) (4485:4485:4485))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|WideNor0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (758:758:758))
        (PORT datab (692:692:692) (722:722:722))
        (PORT datad (701:701:701) (733:733:733))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|WideNor0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (426:426:426))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (404:404:404) (408:408:408))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|timer_expire)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2130:2130:2130))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4983:4983:4983) (4757:4757:4757))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (774:774:774))
        (PORT datab (803:803:803) (867:867:867))
        (PORT datac (1028:1028:1028) (1058:1058:1058))
        (PORT datad (1064:1064:1064) (1098:1098:1098))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux10\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (456:456:456))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (1087:1087:1087) (1123:1123:1123))
        (PORT datad (1127:1127:1127) (1163:1163:1163))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux10\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (418:418:418))
        (PORT datab (1088:1088:1088) (1126:1126:1126))
        (PORT datad (402:402:402) (406:406:406))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4698:4698:4698) (4450:4450:4450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1167:1167:1167))
        (PORT datab (1462:1462:1462) (1508:1508:1508))
        (PORT datac (1058:1058:1058) (1104:1104:1104))
        (PORT datad (344:344:344) (441:441:441))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|return_state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1157:1157:1157))
        (PORT datab (1459:1459:1459) (1504:1504:1504))
        (PORT datac (1063:1063:1063) (1110:1110:1110))
        (PORT datad (334:334:334) (431:431:431))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux8\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (953:953:953))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2136:2136:2136))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4985:4985:4985) (4769:4769:4769))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|lcd_data\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1404:1404:1404))
        (PORT datab (3846:3846:3846) (4160:4160:4160))
        (PORT datad (1684:1684:1684) (1691:1691:1691))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|char_ptr\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|char_ptr\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|char_ptr\[4\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (3925:3925:3925) (4242:4242:4242))
        (PORT datad (722:722:722) (773:773:773))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|char_ptr\[4\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (945:945:945))
        (PORT datab (534:534:534) (621:621:621))
        (PORT datac (1077:1077:1077) (1135:1135:1135))
        (PORT datad (1158:1158:1158) (1206:1206:1206))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|char_ptr\[4\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3914:3914:3914) (4219:4219:4219))
        (PORT datab (881:881:881) (946:946:946))
        (PORT datac (1107:1107:1107) (1152:1152:1152))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|char_ptr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2111:2111:2111))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1589:1589:1589) (1618:1618:1618))
        (PORT ena (1387:1387:1387) (1337:1337:1337))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|char_ptr\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|char_ptr\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|char_ptr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2111:2111:2111))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1589:1589:1589) (1618:1618:1618))
        (PORT ena (1387:1387:1387) (1337:1337:1337))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|char_ptr\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|char_ptr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2111:2111:2111))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1589:1589:1589) (1618:1618:1618))
        (PORT ena (1387:1387:1387) (1337:1337:1337))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (281:281:281))
        (PORT datac (721:721:721) (758:758:758))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|char_mux\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4700:4700:4700) (4443:4443:4443))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|lcd_data\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1021:1021:1021) (1053:1053:1053))
        (PORT datac (3805:3805:3805) (4117:4117:4117))
        (PORT datad (1683:1683:1683) (1690:1690:1690))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|lcd_data\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datab (248:248:248) (288:288:288))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (243:243:243) (271:271:271))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|lcd_data\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (345:345:345) (448:448:448))
        (PORT datac (3823:3823:3823) (4120:4120:4120))
        (PORT datad (1065:1065:1065) (1111:1111:1111))
        (IOPATH dataa combout (400:400:400) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|lcd_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1397:1397:1397) (1367:1367:1367))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|char_ptr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2111:2111:2111))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1589:1589:1589) (1618:1618:1618))
        (PORT ena (1387:1387:1387) (1337:1337:1337))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|char_ptr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2111:2111:2111))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1589:1589:1589) (1618:1618:1618))
        (PORT ena (1387:1387:1387) (1337:1337:1337))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (856:856:856))
        (PORT datab (765:765:765) (823:823:823))
        (PORT datac (513:513:513) (576:576:576))
        (PORT datad (1275:1275:1275) (1267:1267:1267))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (718:718:718) (755:755:755))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|char_mux\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4700:4700:4700) (4443:4443:4443))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|lcd_data\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1017:1017:1017) (1049:1049:1049))
        (PORT datac (3809:3809:3809) (4122:4122:4122))
        (PORT datad (1683:1683:1683) (1691:1691:1691))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|lcd_data\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1402:1402:1402))
        (PORT datab (289:289:289) (372:372:372))
        (PORT datac (374:374:374) (377:377:377))
        (PORT datad (244:244:244) (272:272:272))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|lcd_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1397:1397:1397) (1367:1367:1367))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|lcd_data\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (546:546:546))
        (PORT datab (1438:1438:1438) (1483:1483:1483))
        (PORT datac (1380:1380:1380) (1409:1409:1409))
        (PORT datad (1340:1340:1340) (1375:1375:1375))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|lcd_data\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1477:1477:1477))
        (PORT datac (3816:3816:3816) (4133:4133:4133))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|lcd_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2115:2115:2115))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1373:1373:1373) (1339:1339:1339))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (853:853:853))
        (PORT datab (762:762:762) (820:820:820))
        (PORT datac (511:511:511) (574:574:574))
        (PORT datad (1276:1276:1276) (1269:1269:1269))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (717:717:717) (754:754:754))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|char_mux\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4700:4700:4700) (4443:4443:4443))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|lcd_data\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datab (247:247:247) (287:287:287))
        (PORT datac (256:256:256) (337:337:337))
        (PORT datad (243:243:243) (271:271:271))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|lcd_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1397:1397:1397) (1367:1367:1367))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (857:857:857))
        (PORT datab (765:765:765) (824:824:824))
        (PORT datac (513:513:513) (576:576:576))
        (PORT datad (1274:1274:1274) (1267:1267:1267))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (820:820:820) (850:850:850))
        (PORT datad (375:375:375) (368:368:368))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|char_mux\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2115:2115:2115))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4709:4709:4709) (4450:4450:4450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|timer\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (3813:3813:3813) (4129:4129:4129))
        (PORT datad (1405:1405:1405) (1442:1442:1442))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux25\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (1382:1382:1382) (1411:1411:1411))
        (PORT datad (1340:1340:1340) (1375:1375:1375))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|lcd_data\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (485:485:485))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (236:236:236) (272:272:272))
        (PORT datad (215:215:215) (242:242:242))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|lcd_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2115:2115:2115))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1373:1373:1373) (1339:1339:1339))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (781:781:781))
        (PORT datab (729:729:729) (775:775:775))
        (PORT datac (1309:1309:1309) (1304:1304:1304))
        (PORT datad (708:708:708) (744:744:744))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux5\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (819:819:819) (850:850:850))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|char_mux\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2115:2115:2115))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4709:4709:4709) (4450:4450:4450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|lcd_data\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (484:484:484))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (236:236:236) (271:271:271))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|lcd_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2115:2115:2115))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1373:1373:1373) (1339:1339:1339))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (782:782:782))
        (PORT datab (730:730:730) (776:776:776))
        (PORT datac (1309:1309:1309) (1303:1303:1303))
        (PORT datad (709:709:709) (745:745:745))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux6\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (818:818:818) (849:849:849))
        (PORT datac (206:206:206) (239:239:239))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|char_mux\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2115:2115:2115))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4709:4709:4709) (4450:4450:4450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|lcd_data\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1413:1413:1413) (1474:1474:1474))
        (PORT datab (3852:3852:3852) (4168:4168:4168))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (1406:1406:1406) (1442:1442:1442))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|lcd_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2115:2115:2115))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1373:1373:1373) (1339:1339:1339))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux13\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1151:1151:1151))
        (PORT datab (253:253:253) (297:297:297))
        (PORT datac (1421:1421:1421) (1467:1467:1467))
        (PORT datad (335:335:335) (431:431:431))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux13\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1062:1062:1062))
        (PORT datab (909:909:909) (967:967:967))
        (PORT datac (628:628:628) (604:604:604))
        (PORT datad (840:840:840) (915:915:915))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux13\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (840:840:840))
        (PORT datab (1166:1166:1166) (1140:1140:1140))
        (PORT datad (947:947:947) (916:916:916))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|lcd_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2115:2115:2115))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4709:4709:4709) (4450:4450:4450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Selector14\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1208:1208:1208) (1252:1252:1252))
        (PORT datad (1072:1072:1072) (1106:1106:1106))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Selector14\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (284:284:284))
        (PORT datab (876:876:876) (940:940:940))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|lcd_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2122:2122:2122))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4667:4667:4667) (4439:4439:4439))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Mux11\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (957:957:957))
        (PORT datab (876:876:876) (939:939:939))
        (PORT datac (1074:1074:1074) (1132:1132:1132))
        (PORT datad (1160:1160:1160) (1209:1209:1209))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Selector15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (781:781:781))
        (PORT datab (1111:1111:1111) (1170:1170:1170))
        (PORT datac (833:833:833) (905:905:905))
        (PORT datad (1160:1160:1160) (1209:1209:1209))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE asc\|Selector15\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (950:950:950))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE asc\|lcd_rs)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2122:2122:2122))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4667:4667:4667) (4439:4439:4439))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[0\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (427:427:427))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (776:776:776))
        (PORT datab (550:550:550) (609:609:609))
        (PORT datac (475:475:475) (542:542:542))
        (PORT datad (489:489:489) (546:546:546))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[8\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[9\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (435:435:435))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[0\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (421:421:421))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[1\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5705:5705:5705) (5322:5322:5322))
        (PORT sclr (1290:1290:1290) (1340:1340:1340))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[2\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5705:5705:5705) (5322:5322:5322))
        (PORT sclr (1290:1290:1290) (1340:1340:1340))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[3\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5705:5705:5705) (5322:5322:5322))
        (PORT sclr (1290:1290:1290) (1340:1340:1340))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[4\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5705:5705:5705) (5322:5322:5322))
        (PORT sclr (1290:1290:1290) (1340:1340:1340))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[5\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (424:424:424))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5705:5705:5705) (5322:5322:5322))
        (PORT sclr (1290:1290:1290) (1340:1340:1340))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[6\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (402:402:402))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5705:5705:5705) (5322:5322:5322))
        (PORT sclr (1290:1290:1290) (1340:1340:1340))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[7\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (412:412:412))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5705:5705:5705) (5322:5322:5322))
        (PORT sclr (1290:1290:1290) (1340:1340:1340))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Equal7\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (501:501:501) (565:565:565))
        (PORT datac (508:508:508) (570:570:570))
        (PORT datad (504:504:504) (560:560:560))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[8\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5705:5705:5705) (5322:5322:5322))
        (PORT sclr (1290:1290:1290) (1340:1340:1340))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|H_Cont\[9\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (411:411:411))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5705:5705:5705) (5322:5322:5322))
        (PORT sclr (1290:1290:1290) (1340:1340:1340))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Equal7\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (537:537:537) (590:590:590))
        (PORT datad (467:467:467) (522:522:522))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (941:941:941))
        (PORT datab (832:832:832) (880:880:880))
        (PORT datac (950:950:950) (938:938:938))
        (PORT datad (684:684:684) (689:689:689))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|H_Cont\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5705:5705:5705) (5322:5322:5322))
        (PORT sclr (1290:1290:1290) (1340:1340:1340))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Equal7\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (942:942:942))
        (PORT datab (833:833:833) (880:880:880))
        (PORT datac (950:950:950) (938:938:938))
        (PORT datad (684:684:684) (689:689:689))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5689:5689:5689) (5306:5306:5306))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan7\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (446:446:446))
        (PORT datab (691:691:691) (685:685:685))
        (PORT datac (310:310:310) (394:394:394))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5689:5689:5689) (5306:5306:5306))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[1\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (421:421:421))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[2\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[3\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5689:5689:5689) (5306:5306:5306))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[4\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5689:5689:5689) (5306:5306:5306))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[5\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5689:5689:5689) (5306:5306:5306))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|V_Cont\[6\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5689:5689:5689) (5306:5306:5306))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5689:5689:5689) (5306:5306:5306))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (775:775:775))
        (PORT datab (549:549:549) (609:609:609))
        (PORT datac (474:474:474) (542:542:542))
        (PORT datad (716:716:716) (750:750:750))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5689:5689:5689) (5306:5306:5306))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan4\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (296:296:296) (389:389:389))
        (PORT datad (291:291:291) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (700:700:700))
        (PORT datab (687:687:687) (676:676:676))
        (PORT datac (728:728:728) (776:776:776))
        (PORT datad (667:667:667) (660:660:660))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (695:695:695))
        (PORT datab (689:689:689) (681:681:681))
        (PORT datac (511:511:511) (564:564:564))
        (PORT datad (661:661:661) (654:654:654))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (555:555:555))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (547:547:547))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (479:479:479) (537:537:537))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (563:563:563))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (562:562:562))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (546:546:546) (599:599:599))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (608:608:608))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (584:584:584))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (492:492:492) (556:556:556))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_X\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (752:752:752) (765:765:765))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_X\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (1050:1050:1050) (1053:1053:1053))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_X\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (763:763:763) (765:765:765))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_X\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (1056:1056:1056) (1059:1059:1059))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_X\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datad (721:721:721) (726:726:726))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Add2\~39)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|always1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1056:1056:1056) (1059:1059:1059))
        (PORT datac (724:724:724) (734:734:734))
        (PORT datad (721:721:721) (726:726:726))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|always1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (321:321:321))
        (PORT datab (260:260:260) (305:305:305))
        (PORT datac (401:401:401) (407:407:407))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5385:5385:5385) (4998:4998:4998))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT asdata (1788:1788:1788) (1821:1821:1821))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|out_address_reg_b\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2204:2204:2204))
        (PORT asdata (1173:1173:1173) (1215:1215:1215))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5385:5385:5385) (4998:4998:4998))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT asdata (1779:1779:1779) (1809:1809:1809))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|out_address_reg_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2204:2204:2204))
        (PORT asdata (1167:1167:1167) (1204:1204:1204))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE p1\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT areset (6877:6877:6877) (6877:6877:6877))
        (PORT inclk[0] (2221:2221:2221) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE p1\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5385:5385:5385) (4998:4998:4998))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1952:1952:1952) (1943:1943:1943))
        (PORT datac (1920:1920:1920) (1932:1932:1932))
        (PORT datad (3923:3923:3923) (4238:4238:4238))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[0\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[2\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (291:291:291))
        (PORT datac (4469:4469:4469) (4786:4786:4786))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4496:4496:4496) (4797:4797:4797))
        (PORT datad (484:484:484) (533:533:533))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE state\.draw_pixel1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state\~30)
    (DELAY
      (ABSOLUTE
        (PORT datac (4470:4470:4470) (4786:4786:4786))
        (PORT datad (457:457:457) (507:507:507))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE state\.draw_pixel2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[2\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datac (4464:4464:4464) (4780:4780:4780))
        (PORT datad (288:288:288) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (3471:3471:3471) (3419:3419:3419))
        (PORT sload (1114:1114:1114) (1172:1172:1172))
        (PORT ena (1116:1116:1116) (1086:1086:1086))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[1\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[2\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[3\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE KEY\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (4470:4470:4470) (4787:4787:4787))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (863:863:863) (887:887:887))
        (PORT sload (1114:1114:1114) (1172:1172:1172))
        (PORT ena (1116:1116:1116) (1086:1086:1086))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[4\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (862:862:862) (886:886:886))
        (PORT sload (1114:1114:1114) (1172:1172:1172))
        (PORT ena (1116:1116:1116) (1086:1086:1086))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[5\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (861:861:861) (885:885:885))
        (PORT sload (1114:1114:1114) (1172:1172:1172))
        (PORT ena (1116:1116:1116) (1086:1086:1086))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[6\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (3473:3473:3473) (3421:3421:3421))
        (PORT sload (1114:1114:1114) (1172:1172:1172))
        (PORT ena (1116:1116:1116) (1086:1086:1086))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[7\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (437:437:437))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[8\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (404:404:404))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (860:860:860) (883:883:883))
        (PORT sload (1114:1114:1114) (1172:1172:1172))
        (PORT ena (1116:1116:1116) (1086:1086:1086))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[0\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (441:441:441))
        (PORT datab (331:331:331) (414:414:414))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[3\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (291:291:291))
        (PORT datac (4469:4469:4469) (4785:4785:4785))
        (PORT datad (284:284:284) (359:359:359))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (3186:3186:3186) (3140:3140:3140))
        (PORT sload (5468:5468:5468) (5205:5205:5205))
        (PORT ena (1149:1149:1149) (1127:1127:1127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[1\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (422:422:422))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[2\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[3\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (3187:3187:3187) (3140:3140:3140))
        (PORT sload (5468:5468:5468) (5205:5205:5205))
        (PORT ena (1149:1149:1149) (1127:1127:1127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[4\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (415:415:415))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (5468:5468:5468) (5205:5205:5205))
        (PORT ena (1149:1149:1149) (1127:1127:1127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[5\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (5468:5468:5468) (5205:5205:5205))
        (PORT ena (1149:1149:1149) (1127:1127:1127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[6\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (3187:3187:3187) (3141:3141:3141))
        (PORT sload (5468:5468:5468) (5205:5205:5205))
        (PORT ena (1149:1149:1149) (1127:1127:1127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[7\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (423:423:423))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (3187:3187:3187) (3141:3141:3141))
        (PORT sload (5468:5468:5468) (5205:5205:5205))
        (PORT ena (1149:1149:1149) (1127:1127:1127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE y_cursor\[8\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (3187:3187:3187) (3141:3141:3141))
        (PORT sload (5468:5468:5468) (5205:5205:5205))
        (PORT ena (1149:1149:1149) (1127:1127:1127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (883:883:883) (937:937:937))
        (PORT datac (800:800:800) (856:856:856))
        (PORT datad (1017:1017:1017) (1052:1052:1052))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (3473:3473:3473) (3421:3421:3421))
        (PORT sload (1114:1114:1114) (1172:1172:1172))
        (PORT ena (1116:1116:1116) (1086:1086:1086))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (592:592:592))
        (PORT datab (535:535:535) (588:588:588))
        (PORT datac (708:708:708) (704:704:704))
        (PORT datad (467:467:467) (511:511:511))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (5468:5468:5468) (5205:5205:5205))
        (PORT ena (1149:1149:1149) (1127:1127:1127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE y_cursor\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (3186:3186:3186) (3140:3140:3140))
        (PORT sload (5468:5468:5468) (5205:5205:5205))
        (PORT ena (1149:1149:1149) (1127:1127:1127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1682:1682:1682) (1691:1691:1691))
        (PORT datab (514:514:514) (579:579:579))
        (PORT datac (506:506:506) (553:553:553))
        (PORT datad (778:778:778) (823:823:823))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (864:864:864) (889:889:889))
        (PORT sload (1114:1114:1114) (1172:1172:1172))
        (PORT ena (1116:1116:1116) (1086:1086:1086))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (864:864:864) (888:888:888))
        (PORT sload (1114:1114:1114) (1172:1172:1172))
        (PORT ena (1116:1116:1116) (1086:1086:1086))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (549:549:549))
        (PORT datab (1391:1391:1391) (1409:1409:1409))
        (PORT datac (710:710:710) (727:727:727))
        (PORT datad (706:706:706) (739:739:739))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (245:245:245) (285:285:285))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (480:480:480) (529:529:529))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (561:561:561))
        (PORT datab (244:244:244) (284:284:284))
        (PORT datac (4466:4466:4466) (4782:4782:4782))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE state\.compute_pixel_init)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector84\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (449:449:449))
        (PORT datad (920:920:920) (997:997:997))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE state\.compute_pixel_loop)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5256:5256:5256) (4944:4944:4944))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1659:1659:1659) (1629:1629:1629))
        (PORT datac (4518:4518:4518) (4862:4862:4862))
        (PORT datad (844:844:844) (883:883:883))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE state\.draw_pixel)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\[12\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (4520:4520:4520) (4864:4864:4864))
        (PORT datad (300:300:300) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2701:2701:2701) (2676:2676:2676))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (439:439:439))
        (PORT datac (4691:4691:4691) (4986:4986:4986))
        (PORT datad (2128:2128:2128) (2093:2093:2093))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1375:1375:1375) (1348:1348:1348))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (420:420:420))
        (PORT datac (4689:4689:4689) (4984:4984:4984))
        (PORT datad (1891:1891:1891) (1871:1871:1871))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1375:1375:1375) (1348:1348:1348))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5385:5385:5385) (4998:4998:4998))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (410:410:410))
        (PORT datac (4689:4689:4689) (4984:4984:4984))
        (PORT datad (2423:2423:2423) (2380:2380:2380))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1375:1375:1375) (1348:1348:1348))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|decode2\|w_anode2462w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1168:1168:1168) (1220:1220:1220))
        (PORT datac (1129:1129:1129) (1187:1187:1187))
        (PORT datad (1092:1092:1092) (1137:1137:1137))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5385:5385:5385) (4998:4998:4998))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1905:1905:1905) (1904:1904:1904))
        (PORT datab (3973:3973:3973) (4286:4286:4286))
        (PORT datad (1476:1476:1476) (1537:1537:1537))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2701:2701:2701) (2676:2676:2676))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2999:2999:2999) (3055:3055:3055))
        (PORT datab (2344:2344:2344) (2399:2399:2399))
        (PORT datac (1007:1007:1007) (1013:1013:1013))
        (PORT datad (1588:1588:1588) (1696:1696:1696))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5707:5707:5707) (5321:5321:5321))
        (PORT ena (1490:1490:1490) (1456:1456:1456))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode3130w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1422:1422:1422) (1471:1471:1471))
        (PORT datac (1369:1369:1369) (1404:1404:1404))
        (PORT datad (1361:1361:1361) (1384:1384:1384))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1717:1717:1717) (1805:1805:1805))
        (PORT datab (2087:2087:2087) (2143:2143:2143))
        (PORT datac (1536:1536:1536) (1611:1611:1611))
        (PORT datad (1027:1027:1027) (1035:1035:1035))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (446:446:446))
        (PORT datab (409:409:409) (548:548:548))
        (PORT datad (922:922:922) (998:998:998))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5256:5256:5256) (4944:4944:4944))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (702:702:702))
        (PORT datab (409:409:409) (548:548:548))
        (PORT datad (923:923:923) (1000:1000:1000))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5256:5256:5256) (4944:4944:4944))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (415:415:415))
        (PORT datab (410:410:410) (549:549:549))
        (PORT datad (918:918:918) (994:994:994))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5256:5256:5256) (4944:4944:4944))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (811:811:811))
        (PORT datab (1004:1004:1004) (1054:1054:1054))
        (PORT datac (701:701:701) (749:749:749))
        (PORT datad (975:975:975) (1006:1006:1006))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[14\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1106:1106:1106))
        (PORT datab (4569:4569:4569) (4908:4908:4908))
        (PORT datac (232:232:232) (267:267:267))
        (PORT datad (1128:1128:1128) (1165:1165:1165))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[18\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datac (4523:4523:4523) (4811:4811:4811))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1896:1896:1896) (1871:1871:1871))
        (PORT datab (2173:2173:2173) (2139:2139:2139))
        (PORT datac (2121:2121:2121) (2058:2058:2058))
        (PORT datad (1927:1927:1927) (1890:1890:1890))
        (IOPATH dataa combout (391:391:391) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1904:1904:1904) (1903:1903:1903))
        (PORT datab (1971:1971:1971) (1964:1964:1964))
        (PORT datac (1929:1929:1929) (1894:1894:1894))
        (PORT datad (1916:1916:1916) (1889:1889:1889))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1903:1903:1903) (1902:1902:1902))
        (PORT datab (1968:1968:1968) (1961:1961:1961))
        (PORT datac (1929:1929:1929) (1894:1894:1894))
        (PORT datad (1915:1915:1915) (1887:1887:1887))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[0\]\[9\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1973:1973:1973) (1959:1959:1959))
        (PORT datab (1839:1839:1839) (1836:1836:1836))
        (PORT datac (1930:1930:1930) (1907:1907:1907))
        (PORT datad (1434:1434:1434) (1510:1510:1510))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[11\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1895:1895:1895) (1870:1870:1870))
        (PORT datab (2172:2172:2172) (2139:2139:2139))
        (PORT datac (2120:2120:2120) (2058:2058:2058))
        (PORT datad (1927:1927:1927) (1890:1890:1890))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1959:1959:1959) (1936:1936:1936))
        (PORT datac (1860:1860:1860) (1828:1828:1828))
        (PORT datad (2140:2140:2140) (2097:2097:2097))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (756:756:756))
        (PORT datab (2170:2170:2170) (2136:2136:2136))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (727:727:727))
        (PORT datab (786:786:786) (786:786:786))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (764:764:764))
        (PORT datab (233:233:233) (267:267:267))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1020:1020:1020))
        (PORT datab (233:233:233) (267:267:267))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (763:763:763))
        (PORT datab (751:751:751) (752:752:752))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (761:761:761))
        (PORT datab (750:750:750) (751:751:751))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (749:749:749))
        (PORT datab (278:278:278) (323:323:323))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE x_cursor\[9\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (415:415:415))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE x_cursor\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (3473:3473:3473) (3422:3422:3422))
        (PORT sload (1114:1114:1114) (1172:1172:1172))
        (PORT ena (1116:1116:1116) (1086:1086:1086))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (1746:1746:1746) (1823:1823:1823))
        (PORT datad (1895:1895:1895) (1873:1873:1873))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[2\]\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (1745:1745:1745) (1822:1822:1822))
        (PORT datad (1894:1894:1894) (1873:1873:1873))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (417:417:417))
        (PORT datab (2438:2438:2438) (2373:2373:2373))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (613:613:613))
        (PORT datab (2439:2439:2439) (2375:2375:2375))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (603:603:603))
        (PORT datab (1017:1017:1017) (997:997:997))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (645:645:645))
        (PORT datab (810:810:810) (816:816:816))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2400:2400:2400) (2354:2354:2354))
        (PORT datab (391:391:391) (404:404:404))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (674:674:674))
        (PORT datab (1019:1019:1019) (999:999:999))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (963:963:963))
        (PORT datab (847:847:847) (915:915:915))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (964:964:964))
        (PORT datab (898:898:898) (955:955:955))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1138:1138:1138))
        (PORT datab (869:869:869) (929:929:929))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1218:1218:1218))
        (PORT datab (840:840:840) (892:892:892))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1219:1219:1219))
        (PORT datab (841:841:841) (894:894:894))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (967:967:967))
        (PORT datab (850:850:850) (918:918:918))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (965:965:965))
        (PORT datab (901:901:901) (958:958:958))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1142:1142:1142))
        (PORT datab (870:870:870) (931:931:931))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (969:969:969))
        (PORT datab (850:850:850) (918:918:918))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (966:966:966))
        (PORT datab (902:902:902) (960:960:960))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (1151:1151:1151) (1175:1175:1175))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (415:415:415))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (450:450:450))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (395:395:395) (409:409:409))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (880:880:880))
        (PORT datab (437:437:437) (438:438:438))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (408:408:408))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (437:437:437) (437:437:437))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (446:446:446))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (407:407:407))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (316:316:316))
        (PORT datab (424:424:424) (447:447:447))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (810:810:810))
        (PORT datab (951:951:951) (929:929:929))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (763:763:763))
        (PORT datab (810:810:810) (816:816:816))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (426:426:426))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (446:446:446))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (746:746:746))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (2553:2553:2553) (2512:2512:2512))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (615:615:615) (596:596:596))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[23\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (4015:4015:4015) (4358:4358:4358))
        (PORT datac (697:697:697) (697:697:697))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (621:621:621))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (918:918:918))
        (PORT datab (886:886:886) (940:940:940))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (962:962:962) (939:939:939))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (645:645:645))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (649:649:649) (653:653:653))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (641:641:641))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1787:1787:1787) (1831:1831:1831))
        (PORT datac (943:943:943) (916:916:916))
        (PORT datad (395:395:395) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[21\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (949:949:949) (925:925:925))
        (PORT datad (4557:4557:4557) (4881:4881:4881))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (734:734:734))
        (PORT datab (1150:1150:1150) (1174:1174:1174))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (668:668:668))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1772:1772:1772) (1812:1812:1812))
        (PORT datac (646:646:646) (623:623:623))
        (PORT datad (367:367:367) (370:370:370))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[22\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (1071:1071:1071) (1071:1071:1071))
        (PORT datad (4561:4561:4561) (4885:4885:4885))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1129:1129:1129))
        (PORT datab (837:837:837) (887:887:887))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (411:411:411))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (450:450:450))
        (PORT datab (641:641:641) (630:630:630))
        (PORT datac (1745:1745:1745) (1778:1778:1778))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[24\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (947:947:947) (920:920:920))
        (PORT datad (4557:4557:4557) (4881:4881:4881))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (922:922:922))
        (PORT datab (883:883:883) (937:937:937))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (962:962:962))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1126:1126:1126))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1098:1098:1098))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~56)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (415:415:415))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (422:422:422))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (395:395:395) (409:409:409))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (875:875:875))
        (PORT datab (437:437:437) (438:438:438))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (395:395:395) (408:408:408))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (437:437:437) (437:437:437))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (875:875:875))
        (PORT datab (435:435:435) (435:435:435))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult1_rtl_2\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~50)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (695:695:695))
        (PORT datab (646:646:646) (646:646:646))
        (PORT datac (1746:1746:1746) (1779:1779:1779))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[27\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (915:915:915) (894:894:894))
        (PORT datad (4557:4557:4557) (4880:4880:4880))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (953:953:953))
        (PORT datac (1733:1733:1733) (1764:1764:1764))
        (PORT datad (629:629:629) (615:615:615))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[30\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (716:716:716) (722:722:722))
        (PORT datad (4559:4559:4559) (4884:4884:4884))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (730:730:730))
        (PORT datac (1736:1736:1736) (1767:1767:1767))
        (PORT datad (603:603:603) (589:589:589))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[31\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4617:4617:4617) (4944:4944:4944))
        (PORT datad (714:714:714) (714:714:714))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (665:665:665))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1778:1778:1778) (1820:1820:1820))
        (PORT datab (688:688:688) (672:672:672))
        (PORT datac (672:672:672) (666:666:666))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[32\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (3943:3943:3943) (4255:4255:4255))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[33\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datac (4196:4196:4196) (4519:4519:4519))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (670:670:670))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1668:1668:1668) (1673:1673:1673))
        (PORT datac (218:218:218) (259:259:259))
        (PORT datad (703:703:703) (705:705:705))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[34\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (4196:4196:4196) (4519:4519:4519))
        (PORT datad (666:666:666) (666:666:666))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult15.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (878:878:878) (864:864:864))
        (PORT data[1] (896:896:896) (874:874:874))
        (PORT data[2] (928:928:928) (920:920:920))
        (PORT data[3] (873:873:873) (870:870:870))
        (PORT data[4] (865:865:865) (844:844:844))
        (PORT data[5] (884:884:884) (879:879:879))
        (PORT data[6] (873:873:873) (873:873:873))
        (PORT data[7] (1568:1568:1568) (1534:1534:1534))
        (PORT data[8] (935:935:935) (928:928:928))
        (PORT data[9] (859:859:859) (842:842:842))
        (PORT data[10] (932:932:932) (922:922:922))
        (PORT data[11] (863:863:863) (857:857:857))
        (PORT data[12] (857:857:857) (854:854:854))
        (PORT data[13] (1154:1154:1154) (1102:1102:1102))
        (PORT data[14] (1400:1400:1400) (1351:1351:1351))
        (PORT data[15] (1541:1541:1541) (1521:1521:1521))
        (PORT data[16] (1239:1239:1239) (1233:1233:1233))
        (PORT data[17] (1241:1241:1241) (1226:1226:1226))
        (PORT clk (2060:2060:2060) (2109:2109:2109))
        (PORT ena (2450:2450:2450) (2469:2469:2469))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult15.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[17] (1083:1083:1083) (1112:1112:1112))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult9.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1571:1571:1571) (1556:1556:1556))
        (PORT data[1] (1237:1237:1237) (1229:1229:1229))
        (PORT data[2] (1223:1223:1223) (1204:1204:1204))
        (PORT data[3] (1524:1524:1524) (1476:1476:1476))
        (PORT data[4] (1498:1498:1498) (1475:1475:1475))
        (PORT data[5] (1288:1288:1288) (1277:1277:1277))
        (PORT data[6] (1436:1436:1436) (1414:1414:1414))
        (PORT data[7] (1221:1221:1221) (1194:1194:1194))
        (PORT data[8] (2087:2087:2087) (2049:2049:2049))
        (PORT data[9] (1272:1272:1272) (1257:1257:1257))
        (PORT data[10] (1223:1223:1223) (1202:1202:1202))
        (PORT data[11] (1213:1213:1213) (1195:1195:1195))
        (PORT data[12] (1255:1255:1255) (1239:1239:1239))
        (PORT data[13] (1879:1879:1879) (1846:1846:1846))
        (PORT data[14] (1797:1797:1797) (1759:1759:1759))
        (PORT data[15] (1601:1601:1601) (1584:1584:1584))
        (PORT data[16] (1565:1565:1565) (1554:1554:1554))
        (PORT data[17] (1520:1520:1520) (1508:1508:1508))
        (PORT clk (2038:2038:2038) (2079:2079:2079))
        (PORT ena (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult9.datab_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1571:1571:1571) (1556:1556:1556))
        (PORT data[1] (1237:1237:1237) (1229:1229:1229))
        (PORT data[2] (1223:1223:1223) (1204:1204:1204))
        (PORT data[3] (1524:1524:1524) (1476:1476:1476))
        (PORT data[4] (1498:1498:1498) (1475:1475:1475))
        (PORT data[5] (1288:1288:1288) (1277:1277:1277))
        (PORT data[6] (1436:1436:1436) (1414:1414:1414))
        (PORT data[7] (1221:1221:1221) (1194:1194:1194))
        (PORT data[8] (2087:2087:2087) (2049:2049:2049))
        (PORT data[9] (1272:1272:1272) (1257:1257:1257))
        (PORT data[10] (1223:1223:1223) (1202:1202:1202))
        (PORT data[11] (1213:1213:1213) (1195:1195:1195))
        (PORT data[12] (1255:1255:1255) (1239:1239:1239))
        (PORT data[13] (1879:1879:1879) (1846:1846:1846))
        (PORT data[14] (1797:1797:1797) (1759:1759:1759))
        (PORT data[15] (1601:1601:1601) (1584:1584:1584))
        (PORT data[16] (1565:1565:1565) (1554:1554:1554))
        (PORT data[17] (1520:1520:1520) (1508:1508:1508))
        (PORT clk (2038:2038:2038) (2079:2079:2079))
        (PORT ena (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult9.mac_multiply)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3235:3235:3235) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1975:1975:1975) (1962:1962:1962))
        (PORT datab (1841:1841:1841) (1837:1837:1837))
        (PORT datac (1933:1933:1933) (1910:1910:1910))
        (PORT datad (1437:1437:1437) (1513:1513:1513))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (PORT datab (769:769:769) (770:770:770))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1924:1924:1924) (1917:1917:1917))
        (PORT datab (400:400:400) (403:403:403))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (411:411:411))
        (PORT datab (449:449:449) (464:464:464))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (421:421:421))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (458:458:458))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1478:1478:1478) (1505:1505:1505))
        (PORT datac (1441:1441:1441) (1417:1417:1417))
        (PORT datad (1390:1390:1390) (1350:1350:1350))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[25\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (4017:4017:4017) (4360:4360:4360))
        (PORT datac (1753:1753:1753) (1666:1666:1666))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1745:1745:1745) (1821:1821:1821))
        (PORT datad (1894:1894:1894) (1872:1872:1872))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (259:259:259) (293:293:293))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (637:637:637) (630:630:630))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (646:646:646))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1110:1110:1110))
        (PORT datac (373:373:373) (376:376:376))
        (PORT datad (1551:1551:1551) (1599:1599:1599))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4783:4783:4783) (4524:4524:4524))
        (PORT ena (2457:2457:2457) (2457:2457:2457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (649:649:649))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1605:1605:1605) (1654:1654:1654))
        (PORT datac (1018:1018:1018) (1061:1061:1061))
        (PORT datad (366:366:366) (369:369:369))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4783:4783:4783) (4524:4524:4524))
        (PORT ena (2457:2457:2457) (2457:2457:2457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (668:668:668))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1657:1657:1657))
        (PORT datac (1392:1392:1392) (1409:1409:1409))
        (PORT datad (392:392:392) (393:393:393))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4783:4783:4783) (4524:4524:4524))
        (PORT ena (2457:2457:2457) (2457:2457:2457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (644:644:644))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1604:1604:1604) (1654:1654:1654))
        (PORT datab (398:398:398) (412:412:412))
        (PORT datad (664:664:664) (643:643:643))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4783:4783:4783) (4524:4524:4524))
        (PORT ena (2457:2457:2457) (2457:2457:2457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (673:673:673))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1605:1605:1605) (1655:1655:1655))
        (PORT datac (619:619:619) (607:607:607))
        (PORT datad (396:396:396) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4783:4783:4783) (4524:4524:4524))
        (PORT ena (2457:2457:2457) (2457:2457:2457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (283:283:283) (318:318:318))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (663:663:663))
        (PORT datab (2863:2863:2863) (2802:2802:2802))
        (PORT datac (372:372:372) (373:373:373))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[27\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (4018:4018:4018) (4361:4361:4361))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (460:460:460))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (430:430:430))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datac (2830:2830:2830) (2768:2768:2768))
        (PORT datad (375:375:375) (383:383:383))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[29\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (4016:4016:4016) (4359:4359:4359))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[27\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (408:408:408))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[26\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (910:910:910))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult11.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (2489:2489:2489) (2459:2459:2459))
        (PORT data[1] (2471:2471:2471) (2431:2431:2431))
        (PORT data[2] (2478:2478:2478) (2430:2430:2430))
        (PORT data[3] (2602:2602:2602) (2557:2557:2557))
        (PORT data[4] (2749:2749:2749) (2672:2672:2672))
        (PORT data[5] (1848:1848:1848) (1879:1879:1879))
        (PORT data[6] (2462:2462:2462) (2428:2428:2428))
        (PORT data[7] (2543:2543:2543) (2494:2494:2494))
        (PORT data[8] (2203:2203:2203) (2239:2239:2239))
        (PORT data[9] (3187:3187:3187) (3194:3194:3194))
        (PORT data[10] (2709:2709:2709) (2646:2646:2646))
        (PORT data[11] (2537:2537:2537) (2501:2501:2501))
        (PORT data[12] (1913:1913:1913) (1947:1947:1947))
        (PORT data[13] (2748:2748:2748) (2680:2680:2680))
        (PORT data[14] (2549:2549:2549) (2561:2561:2561))
        (PORT data[15] (2864:2864:2864) (2812:2812:2812))
        (PORT data[16] (3109:3109:3109) (3107:3107:3107))
        (PORT data[17] (2893:2893:2893) (2913:2913:2913))
        (PORT clk (2029:2029:2029) (2071:2071:2071))
        (PORT ena (2851:2851:2851) (2788:2788:2788))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult11.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[17] (2776:2776:2776) (2768:2768:2768))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[24\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (876:876:876))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[23\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (909:909:909))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[22\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (927:927:927) (910:910:910))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[21\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (942:942:942) (922:922:922))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[19\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (950:950:950))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (654:654:654))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2036:2036:2036) (2038:2038:2038))
        (PORT datac (695:695:695) (700:700:700))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5659:5659:5659) (5420:5420:5420))
        (PORT ena (2472:2472:2472) (2473:2473:2473))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (963:963:963) (924:924:924))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (675:675:675))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (973:973:973) (949:949:949))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (596:596:596))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1285:1285:1285))
        (PORT datab (748:748:748) (748:748:748))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (758:758:758))
        (PORT datab (1843:1843:1843) (1802:1802:1802))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2511:2511:2511) (2368:2368:2368))
        (PORT datab (720:720:720) (737:737:737))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (1164:1164:1164) (1116:1116:1116))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (648:648:648) (640:640:640))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2035:2035:2035) (1989:1989:1989))
        (PORT datab (723:723:723) (741:741:741))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[1\]\[29\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1903:1903:1903) (1901:1901:1901))
        (PORT datab (1963:1963:1963) (1954:1954:1954))
        (PORT datac (1927:1927:1927) (1891:1891:1891))
        (PORT datad (1910:1910:1910) (1883:1883:1883))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[0\]\[29\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2128:2128:2128) (2101:2101:2101))
        (PORT datab (1740:1740:1740) (1807:1807:1807))
        (PORT datac (2138:2138:2138) (2105:2105:2105))
        (PORT datad (1841:1841:1841) (1814:1814:1814))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (486:486:486))
        (PORT datab (398:398:398) (414:414:414))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (422:422:422) (446:446:446))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (481:481:481))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (424:424:424))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~50)
    (DELAY
      (ABSOLUTE
        (PORT datad (390:390:390) (390:390:390))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (415:415:415))
        (PORT datab (2170:2170:2170) (2106:2106:2106))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (336:336:336))
        (PORT datab (437:437:437) (437:437:437))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1927:1927:1927) (1920:1920:1920))
        (PORT datab (1785:1785:1785) (1856:1856:1856))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[31\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (405:405:405))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[30\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (401:401:401) (404:404:404))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2102:2102:2102) (2045:2045:2045))
        (PORT datab (743:743:743) (740:740:740))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (637:637:637) (621:621:621))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (642:642:642))
        (PORT datab (392:392:392) (403:403:403))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (411:411:411))
        (PORT datab (701:701:701) (689:689:689))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (447:447:447) (453:453:453))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (403:403:403) (422:422:422))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (454:454:454))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (449:449:449))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (401:401:401) (417:417:417))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (448:448:448))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (1786:1786:1786) (1857:1857:1857))
        (PORT datad (1895:1895:1895) (1873:1873:1873))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2886:2886:2886) (2841:2841:2841))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (625:625:625) (615:615:615))
        (PORT datad (637:637:637) (617:617:617))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[35\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (3930:3930:3930) (4246:4246:4246))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult9.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1436:1436:1436) (1397:1397:1397))
        (PORT data[1] (1388:1388:1388) (1318:1318:1318))
        (PORT data[2] (1381:1381:1381) (1329:1329:1329))
        (PORT data[3] (2334:2334:2334) (2253:2253:2253))
        (PORT data[4] (2089:2089:2089) (2021:2021:2021))
        (PORT data[5] (1633:1633:1633) (1579:1579:1579))
        (PORT data[6] (2084:2084:2084) (2021:2021:2021))
        (PORT data[7] (1684:1684:1684) (1720:1720:1720))
        (PORT data[8] (1681:1681:1681) (1610:1610:1610))
        (PORT data[9] (1712:1712:1712) (1658:1658:1658))
        (PORT data[10] (1721:1721:1721) (1770:1770:1770))
        (PORT data[11] (2273:2273:2273) (2186:2186:2186))
        (PORT data[12] (2354:2354:2354) (2265:2265:2265))
        (PORT data[13] (2729:2729:2729) (2626:2626:2626))
        (PORT data[14] (1783:1783:1783) (1716:1716:1716))
        (PORT data[15] (1606:1606:1606) (1631:1631:1631))
        (PORT data[16] (2051:2051:2051) (1964:1964:1964))
        (PORT data[17] (1979:1979:1979) (1894:1894:1894))
        (PORT clk (2039:2039:2039) (2088:2088:2088))
        (PORT ena (2915:2915:2915) (2983:2983:2983))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult9.datab_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1436:1436:1436) (1397:1397:1397))
        (PORT data[1] (1388:1388:1388) (1318:1318:1318))
        (PORT data[2] (1381:1381:1381) (1329:1329:1329))
        (PORT data[3] (2334:2334:2334) (2253:2253:2253))
        (PORT data[4] (2089:2089:2089) (2021:2021:2021))
        (PORT data[5] (1633:1633:1633) (1579:1579:1579))
        (PORT data[6] (2084:2084:2084) (2021:2021:2021))
        (PORT data[7] (1684:1684:1684) (1720:1720:1720))
        (PORT data[8] (1681:1681:1681) (1610:1610:1610))
        (PORT data[9] (1712:1712:1712) (1658:1658:1658))
        (PORT data[10] (1721:1721:1721) (1770:1770:1770))
        (PORT data[11] (2273:2273:2273) (2186:2186:2186))
        (PORT data[12] (2354:2354:2354) (2265:2265:2265))
        (PORT data[13] (2729:2729:2729) (2626:2626:2626))
        (PORT data[14] (1783:1783:1783) (1716:1716:1716))
        (PORT data[15] (1606:1606:1606) (1631:1631:1631))
        (PORT data[16] (2051:2051:2051) (1964:1964:1964))
        (PORT data[17] (1979:1979:1979) (1894:1894:1894))
        (PORT clk (2039:2039:2039) (2088:2088:2088))
        (PORT ena (2915:2915:2915) (2983:2983:2983))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult9.mac_multiply)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3235:3235:3235) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (426:426:426))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2435:2435:2435) (2388:2388:2388))
        (PORT datac (2921:2921:2921) (2877:2877:2877))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5319:5319:5319) (5095:5095:5095))
        (PORT ena (2405:2405:2405) (2375:2375:2375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (638:638:638))
        (PORT datac (609:609:609) (605:605:605))
        (PORT datad (1548:1548:1548) (1595:1595:1595))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4783:4783:4783) (4524:4524:4524))
        (PORT ena (2457:2457:2457) (2457:2457:2457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (681:681:681) (672:672:672))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (666:666:666) (662:662:662))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (648:648:648) (651:651:651))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (646:646:646) (641:641:641))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (655:655:655))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1605:1605:1605) (1655:1655:1655))
        (PORT datac (669:669:669) (662:662:662))
        (PORT datad (603:603:603) (591:591:591))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4783:4783:4783) (4524:4524:4524))
        (PORT ena (2457:2457:2457) (2457:2457:2457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (703:703:703))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~99)
    (DELAY
      (ABSOLUTE
        (PORT datab (718:718:718) (692:692:692))
        (PORT datac (983:983:983) (953:953:953))
        (PORT datad (1549:1549:1549) (1596:1596:1596))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4783:4783:4783) (4524:4524:4524))
        (PORT ena (2457:2457:2457) (2457:2457:2457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (680:680:680) (667:667:667))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1657:1657:1657))
        (PORT datac (647:647:647) (637:637:637))
        (PORT datad (708:708:708) (690:690:690))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4783:4783:4783) (4524:4524:4524))
        (PORT ena (2457:2457:2457) (2457:2457:2457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (677:677:677))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2036:2036:2036) (2039:2039:2039))
        (PORT datac (707:707:707) (716:716:716))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5659:5659:5659) (5420:5420:5420))
        (PORT ena (2472:2472:2472) (2473:2473:2473))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult3.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1701:1701:1701) (1685:1685:1685))
        (PORT data[1] (1802:1802:1802) (1772:1772:1772))
        (PORT data[2] (1714:1714:1714) (1694:1694:1694))
        (PORT data[3] (1760:1760:1760) (1737:1737:1737))
        (PORT data[4] (2212:2212:2212) (2217:2217:2217))
        (PORT data[5] (2048:2048:2048) (2014:2014:2014))
        (PORT data[6] (1768:1768:1768) (1750:1750:1750))
        (PORT data[7] (1768:1768:1768) (1738:1738:1738))
        (PORT data[8] (2041:2041:2041) (2007:2007:2007))
        (PORT data[9] (2326:2326:2326) (2284:2284:2284))
        (PORT data[10] (1772:1772:1772) (1744:1744:1744))
        (PORT data[11] (1788:1788:1788) (1769:1769:1769))
        (PORT data[12] (1796:1796:1796) (1773:1773:1773))
        (PORT data[13] (2108:2108:2108) (2112:2112:2112))
        (PORT data[14] (1983:1983:1983) (1945:1945:1945))
        (PORT data[15] (1755:1755:1755) (1737:1737:1737))
        (PORT data[16] (1999:1999:1999) (1934:1934:1934))
        (PORT data[17] (1950:1950:1950) (1901:1901:1901))
        (PORT clk (2055:2055:2055) (2099:2099:2099))
        (PORT ena (2206:2206:2206) (2232:2232:2232))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult3.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[1] (1684:1684:1684) (1686:1686:1686))
        (PORT datab[2] (1078:1078:1078) (1092:1092:1092))
        (PORT datab[3] (787:787:787) (814:814:814))
        (PORT datab[4] (777:777:777) (820:820:820))
        (PORT datab[5] (1331:1331:1331) (1337:1337:1337))
        (PORT datab[6] (1360:1360:1360) (1373:1373:1373))
        (PORT datab[7] (1005:1005:1005) (1019:1019:1019))
        (PORT datab[8] (1005:1005:1005) (1024:1024:1024))
        (PORT datab[9] (753:753:753) (801:801:801))
        (PORT datab[10] (1047:1047:1047) (1054:1054:1054))
        (PORT datab[11] (2030:2030:2030) (2025:2025:2025))
        (PORT datab[12] (1392:1392:1392) (1413:1413:1413))
        (PORT datab[13] (1328:1328:1328) (1324:1324:1324))
        (PORT datab[14] (1329:1329:1329) (1343:1343:1343))
        (PORT datab[15] (984:984:984) (998:998:998))
        (PORT datab[16] (1083:1083:1083) (1105:1105:1105))
        (PORT datab[17] (1322:1322:1322) (1312:1312:1312))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult9.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1209:1209:1209) (1193:1193:1193))
        (PORT data[1] (1193:1193:1193) (1181:1181:1181))
        (PORT data[2] (1479:1479:1479) (1432:1432:1432))
        (PORT data[3] (1446:1446:1446) (1419:1419:1419))
        (PORT data[4] (1260:1260:1260) (1242:1242:1242))
        (PORT data[5] (1208:1208:1208) (1178:1178:1178))
        (PORT data[6] (1222:1222:1222) (1204:1204:1204))
        (PORT data[7] (1249:1249:1249) (1213:1213:1213))
        (PORT data[8] (1238:1238:1238) (1229:1229:1229))
        (PORT data[9] (1539:1539:1539) (1512:1512:1512))
        (PORT data[10] (1235:1235:1235) (1198:1198:1198))
        (PORT data[11] (1469:1469:1469) (1420:1420:1420))
        (PORT data[12] (1165:1165:1165) (1133:1133:1133))
        (PORT data[13] (1186:1186:1186) (1173:1173:1173))
        (PORT data[14] (1129:1129:1129) (1096:1096:1096))
        (PORT data[15] (1215:1215:1215) (1201:1201:1201))
        (PORT data[16] (1172:1172:1172) (1145:1145:1145))
        (PORT data[17] (1158:1158:1158) (1145:1145:1145))
        (PORT clk (2065:2065:2065) (2113:2113:2113))
        (PORT ena (2236:2236:2236) (2267:2267:2267))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult9.datab_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1747:1747:1747) (1726:1726:1726))
        (PORT data[1] (1776:1776:1776) (1745:1745:1745))
        (PORT data[2] (2014:2014:2014) (1973:1973:1973))
        (PORT data[3] (2259:2259:2259) (2197:2197:2197))
        (PORT data[4] (1794:1794:1794) (1776:1776:1776))
        (PORT data[5] (1722:1722:1722) (1699:1699:1699))
        (PORT data[6] (1739:1739:1739) (1730:1730:1730))
        (PORT data[7] (2057:2057:2057) (2007:2007:2007))
        (PORT data[8] (1717:1717:1717) (1694:1694:1694))
        (PORT data[9] (1801:1801:1801) (1782:1782:1782))
        (PORT data[10] (1612:1612:1612) (1647:1647:1647))
        (PORT data[11] (1943:1943:1943) (1905:1905:1905))
        (PORT data[12] (1782:1782:1782) (1759:1759:1759))
        (PORT data[13] (1773:1773:1773) (1786:1786:1786))
        (PORT data[14] (1714:1714:1714) (1694:1694:1694))
        (PORT data[15] (2018:2018:2018) (1991:1991:1991))
        (PORT data[16] (2329:2329:2329) (2264:2264:2264))
        (PORT data[17] (1682:1682:1682) (1623:1623:1623))
        (PORT clk (2065:2065:2065) (2113:2113:2113))
        (PORT ena (2236:2236:2236) (2267:2267:2267))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult9.mac_multiply)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3235:3235:3235) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1193:1193:1193))
        (PORT datab (903:903:903) (882:882:882))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (917:917:917))
        (PORT datab (953:953:953) (924:924:924))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1115:1115:1115))
        (PORT datab (924:924:924) (909:909:909))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (864:864:864))
        (PORT datab (1315:1315:1315) (1293:1293:1293))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (901:901:901))
        (PORT datab (947:947:947) (926:926:926))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1102:1102:1102))
        (PORT datab (937:937:937) (915:915:915))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (563:563:563))
        (PORT datab (1210:1210:1210) (1152:1152:1152))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[0\]\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1978:1978:1978) (1965:1965:1965))
        (PORT datac (1936:1936:1936) (1914:1914:1914))
        (PORT datad (1440:1440:1440) (1516:1516:1516))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1183:1183:1183))
        (PORT datab (386:386:386) (382:382:382))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (390:390:390))
        (PORT datab (1462:1462:1462) (1413:1413:1413))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (550:550:550))
        (PORT datab (1299:1299:1299) (1259:1259:1259))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (391:391:391))
        (PORT datab (992:992:992) (965:965:965))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult5.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[1] (1025:1025:1025) (1051:1051:1051))
        (PORT dataa[2] (1030:1030:1030) (1037:1037:1037))
        (PORT dataa[3] (809:809:809) (842:842:842))
        (PORT dataa[4] (782:782:782) (826:826:826))
        (PORT dataa[5] (1245:1245:1245) (1238:1238:1238))
        (PORT dataa[6] (1024:1024:1024) (1048:1048:1048))
        (PORT dataa[7] (822:822:822) (877:877:877))
        (PORT dataa[8] (841:841:841) (881:881:881))
        (PORT dataa[9] (776:776:776) (824:824:824))
        (PORT dataa[10] (827:827:827) (855:855:855))
        (PORT dataa[11] (1018:1018:1018) (1025:1025:1025))
        (PORT dataa[12] (1074:1074:1074) (1087:1087:1087))
        (PORT dataa[13] (1026:1026:1026) (1045:1045:1045))
        (PORT dataa[14] (1030:1030:1030) (1039:1039:1039))
        (PORT dataa[15] (1100:1100:1100) (1129:1129:1129))
        (PORT dataa[16] (1008:1008:1008) (1040:1040:1040))
        (PORT dataa[17] (1680:1680:1680) (1685:1685:1685))
        (PORT datab[17] (1409:1409:1409) (1424:1424:1424))
        (IOPATH dataa dataout (3529:3529:3529) (3529:3529:3529))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult13.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[1] (1107:1107:1107) (1130:1130:1130))
        (PORT dataa[2] (1003:1003:1003) (1023:1023:1023))
        (PORT dataa[3] (775:775:775) (806:806:806))
        (PORT dataa[4] (775:775:775) (819:819:819))
        (PORT dataa[5] (1023:1023:1023) (1037:1037:1037))
        (PORT dataa[6] (1012:1012:1012) (1023:1023:1023))
        (PORT dataa[7] (760:760:760) (807:807:807))
        (PORT dataa[8] (834:834:834) (873:873:873))
        (PORT dataa[9] (800:800:800) (852:852:852))
        (PORT dataa[10] (793:793:793) (820:820:820))
        (PORT dataa[11] (766:766:766) (804:804:804))
        (PORT dataa[12] (1009:1009:1009) (1042:1042:1042))
        (PORT dataa[13] (777:777:777) (805:805:805))
        (PORT dataa[14] (1037:1037:1037) (1041:1041:1041))
        (PORT dataa[15] (1049:1049:1049) (1084:1084:1084))
        (PORT dataa[16] (1031:1031:1031) (1064:1064:1064))
        (PORT dataa[17] (1050:1050:1050) (1058:1058:1058))
        (PORT datab[17] (1046:1046:1046) (1080:1080:1080))
        (IOPATH dataa dataout (3529:3529:3529) (3529:3529:3529))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (620:620:620))
        (PORT datab (1205:1205:1205) (1181:1181:1181))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (931:931:931))
        (PORT datab (616:616:616) (598:598:598))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult7.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1202:1202:1202) (1203:1203:1203))
        (PORT data[1] (1201:1201:1201) (1182:1182:1182))
        (PORT data[2] (1229:1229:1229) (1216:1216:1216))
        (PORT data[3] (1817:1817:1817) (1770:1770:1770))
        (PORT data[4] (1500:1500:1500) (1477:1477:1477))
        (PORT data[5] (1278:1278:1278) (1266:1266:1266))
        (PORT data[6] (1765:1765:1765) (1729:1729:1729))
        (PORT data[7] (1565:1565:1565) (1526:1526:1526))
        (PORT data[8] (1842:1842:1842) (1811:1811:1811))
        (PORT data[9] (1197:1197:1197) (1196:1196:1196))
        (PORT data[10] (1515:1515:1515) (1495:1495:1495))
        (PORT data[11] (1181:1181:1181) (1175:1175:1175))
        (PORT data[12] (1194:1194:1194) (1190:1190:1190))
        (PORT data[13] (1518:1518:1518) (1496:1496:1496))
        (PORT data[14] (1823:1823:1823) (1765:1765:1765))
        (PORT data[15] (1567:1567:1567) (1545:1545:1545))
        (PORT data[16] (1881:1881:1881) (1853:1853:1853))
        (PORT data[17] (1853:1853:1853) (1829:1829:1829))
        (PORT clk (2032:2032:2032) (2076:2076:2076))
        (PORT ena (2193:2193:2193) (2218:2218:2218))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult7.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[1] (1101:1101:1101) (1107:1107:1107))
        (PORT datab[2] (1590:1590:1590) (1585:1585:1585))
        (PORT datab[3] (1568:1568:1568) (1570:1570:1570))
        (PORT datab[4] (1106:1106:1106) (1140:1140:1140))
        (PORT datab[5] (1416:1416:1416) (1424:1424:1424))
        (PORT datab[6] (1264:1264:1264) (1274:1274:1274))
        (PORT datab[7] (1082:1082:1082) (1106:1106:1106))
        (PORT datab[8] (1492:1492:1492) (1517:1517:1517))
        (PORT datab[9] (1159:1159:1159) (1204:1204:1204))
        (PORT datab[10] (1082:1082:1082) (1112:1112:1112))
        (PORT datab[11] (1087:1087:1087) (1117:1117:1117))
        (PORT datab[12] (1328:1328:1328) (1351:1351:1351))
        (PORT datab[13] (1308:1308:1308) (1324:1324:1324))
        (PORT datab[14] (1401:1401:1401) (1411:1411:1411))
        (PORT datab[15] (1330:1330:1330) (1355:1355:1355))
        (PORT datab[16] (1386:1386:1386) (1403:1403:1403))
        (PORT datab[17] (1309:1309:1309) (1312:1312:1312))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult3.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1522:1522:1522) (1514:1514:1514))
        (PORT data[1] (1583:1583:1583) (1570:1570:1570))
        (PORT data[2] (1471:1471:1471) (1451:1451:1451))
        (PORT data[3] (2025:2025:2025) (1955:1955:1955))
        (PORT data[4] (1732:1732:1732) (1685:1685:1685))
        (PORT data[5] (1769:1769:1769) (1725:1725:1725))
        (PORT data[6] (1771:1771:1771) (1737:1737:1737))
        (PORT data[7] (1558:1558:1558) (1535:1535:1535))
        (PORT data[8] (1534:1534:1534) (1504:1504:1504))
        (PORT data[9] (1521:1521:1521) (1511:1511:1511))
        (PORT data[10] (1523:1523:1523) (1489:1489:1489))
        (PORT data[11] (1523:1523:1523) (1507:1507:1507))
        (PORT data[12] (1537:1537:1537) (1508:1508:1508))
        (PORT data[13] (1521:1521:1521) (1500:1500:1500))
        (PORT data[14] (1765:1765:1765) (1726:1726:1726))
        (PORT data[15] (1877:1877:1877) (1841:1841:1841))
        (PORT data[16] (1816:1816:1816) (1793:1793:1793))
        (PORT data[17] (1848:1848:1848) (1825:1825:1825))
        (PORT clk (2028:2028:2028) (2071:2071:2071))
        (PORT ena (2194:2194:2194) (2219:2219:2219))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult3.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[1] (1407:1407:1407) (1421:1421:1421))
        (PORT datab[2] (1358:1358:1358) (1362:1362:1362))
        (PORT datab[3] (1100:1100:1100) (1139:1139:1139))
        (PORT datab[4] (1139:1139:1139) (1176:1176:1176))
        (PORT datab[5] (1449:1449:1449) (1460:1460:1460))
        (PORT datab[6] (1310:1310:1310) (1325:1325:1325))
        (PORT datab[7] (1121:1121:1121) (1146:1146:1146))
        (PORT datab[8] (1178:1178:1178) (1213:1213:1213))
        (PORT datab[9] (1140:1140:1140) (1182:1182:1182))
        (PORT datab[10] (1156:1156:1156) (1177:1177:1177))
        (PORT datab[11] (1672:1672:1672) (1671:1671:1671))
        (PORT datab[12] (1538:1538:1538) (1550:1550:1550))
        (PORT datab[13] (1309:1309:1309) (1325:1325:1325))
        (PORT datab[14] (1619:1619:1619) (1617:1617:1617))
        (PORT datab[15] (1395:1395:1395) (1424:1424:1424))
        (PORT datab[16] (1351:1351:1351) (1376:1376:1376))
        (PORT datab[17] (1346:1346:1346) (1354:1354:1354))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (876:876:876))
        (PORT datab (978:978:978) (943:943:943))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (907:907:907))
        (PORT datab (955:955:955) (941:941:941))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (868:868:868))
        (PORT datab (872:872:872) (861:861:861))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (894:894:894))
        (PORT datab (910:910:910) (896:896:896))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (581:581:581))
        (PORT datab (928:928:928) (907:907:907))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (596:596:596))
        (PORT datab (889:889:889) (872:872:872))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1252:1252:1252))
        (PORT datab (360:360:360) (376:376:376))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (603:603:603))
        (PORT datab (906:906:906) (874:874:874))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (895:895:895))
        (PORT datab (968:968:968) (948:948:948))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult1.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[1] (1337:1337:1337) (1386:1386:1386))
        (PORT dataa[2] (1140:1140:1140) (1174:1174:1174))
        (PORT dataa[3] (1151:1151:1151) (1180:1180:1180))
        (PORT dataa[4] (1151:1151:1151) (1190:1190:1190))
        (PORT dataa[5] (1693:1693:1693) (1695:1695:1695))
        (PORT dataa[6] (1307:1307:1307) (1323:1323:1323))
        (PORT dataa[7] (1156:1156:1156) (1205:1205:1205))
        (PORT dataa[8] (1196:1196:1196) (1234:1234:1234))
        (PORT dataa[9] (1153:1153:1153) (1198:1198:1198))
        (PORT dataa[10] (1139:1139:1139) (1162:1162:1162))
        (PORT dataa[11] (1647:1647:1647) (1654:1654:1654))
        (PORT dataa[12] (1379:1379:1379) (1403:1403:1403))
        (PORT dataa[13] (1660:1660:1660) (1644:1644:1644))
        (PORT dataa[14] (1644:1644:1644) (1643:1643:1643))
        (PORT dataa[15] (1457:1457:1457) (1481:1481:1481))
        (PORT dataa[16] (1373:1373:1373) (1400:1400:1400))
        (PORT dataa[17] (1344:1344:1344) (1367:1367:1367))
        (PORT datab[1] (1337:1337:1337) (1386:1386:1386))
        (PORT datab[2] (1140:1140:1140) (1174:1174:1174))
        (PORT datab[3] (1151:1151:1151) (1180:1180:1180))
        (PORT datab[4] (1151:1151:1151) (1190:1190:1190))
        (PORT datab[5] (1693:1693:1693) (1695:1695:1695))
        (PORT datab[6] (1307:1307:1307) (1323:1323:1323))
        (PORT datab[7] (1156:1156:1156) (1205:1205:1205))
        (PORT datab[8] (1196:1196:1196) (1234:1234:1234))
        (PORT datab[9] (1153:1153:1153) (1198:1198:1198))
        (PORT datab[10] (1139:1139:1139) (1162:1162:1162))
        (PORT datab[11] (1647:1647:1647) (1654:1654:1654))
        (PORT datab[12] (1379:1379:1379) (1403:1403:1403))
        (PORT datab[13] (1660:1660:1660) (1644:1644:1644))
        (PORT datab[14] (1644:1644:1644) (1643:1643:1643))
        (PORT datab[15] (1457:1457:1457) (1481:1481:1481))
        (PORT datab[16] (1373:1373:1373) (1400:1400:1400))
        (PORT datab[17] (1344:1344:1344) (1367:1367:1367))
        (IOPATH dataa dataout (3529:3529:3529) (3529:3529:3529))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (647:647:647))
        (PORT datab (630:630:630) (599:599:599))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (622:622:622))
        (PORT datab (602:602:602) (586:586:586))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (649:649:649))
        (PORT datab (629:629:629) (597:597:597))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (640:640:640))
        (PORT datab (563:563:563) (554:554:554))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (584:584:584))
        (PORT datab (679:679:679) (664:664:664))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (856:856:856))
        (PORT datab (560:560:560) (540:540:540))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (671:671:671))
        (PORT datab (643:643:643) (612:612:612))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (634:634:634))
        (PORT datab (569:569:569) (548:548:548))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (602:602:602))
        (PORT datab (669:669:669) (652:652:652))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (596:596:596))
        (PORT datab (622:622:622) (617:617:617))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (630:630:630))
        (PORT datab (614:614:614) (604:604:604))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (605:605:605))
        (PORT datab (625:625:625) (620:620:620))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (700:700:700))
        (PORT datab (976:976:976) (948:948:948))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1184:1184:1184))
        (PORT datab (628:628:628) (610:610:610))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (598:598:598))
        (PORT datab (679:679:679) (666:666:666))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1187:1187:1187))
        (PORT datab (685:685:685) (671:671:671))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (885:885:885))
        (PORT datab (636:636:636) (620:620:620))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (654:654:654))
        (PORT datab (619:619:619) (612:612:612))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (446:446:446))
        (PORT datab (638:638:638) (636:636:636))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (420:420:420))
        (PORT datab (689:689:689) (673:673:673))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (631:631:631))
        (PORT datab (628:628:628) (611:611:611))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (631:631:631))
        (PORT datab (394:394:394) (408:408:408))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (672:672:672))
        (PORT datab (663:663:663) (643:643:643))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (616:616:616) (612:612:612))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (446:446:446))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (419:419:419))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (458:458:458))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (2968:2968:2968) (2915:2915:2915))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (899:899:899) (875:875:875))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5319:5319:5319) (5095:5095:5095))
        (PORT ena (2405:2405:2405) (2375:2375:2375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (689:689:689))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (621:621:621) (609:609:609))
        (PORT datac (2630:2630:2630) (2602:2602:2602))
        (PORT datad (708:708:708) (707:707:707))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5390:5390:5390) (5159:5159:5159))
        (PORT ena (2519:2519:2519) (2526:2526:2526))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (604:604:604))
        (PORT datab (1087:1087:1087) (1045:1045:1045))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (927:927:927))
        (PORT datab (611:611:611) (592:592:592))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (603:603:603))
        (PORT datab (1170:1170:1170) (1120:1120:1120))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (578:578:578))
        (PORT datab (874:874:874) (866:866:866))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (782:782:782))
        (PORT datab (1274:1274:1274) (1244:1244:1244))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1272:1272:1272))
        (PORT datab (691:691:691) (688:688:688))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (391:391:391))
        (PORT datab (1186:1186:1186) (1144:1144:1144))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (362:362:362))
        (PORT datab (1268:1268:1268) (1231:1231:1231))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (643:643:643))
        (PORT datab (436:436:436) (436:436:436))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (445:445:445))
        (PORT datab (628:628:628) (626:626:626))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (738:738:738) (739:739:739))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (460:460:460))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2669:2669:2669) (2652:2652:2652))
        (PORT datac (408:408:408) (418:418:418))
        (PORT datad (366:366:366) (368:368:368))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5390:5390:5390) (5159:5159:5159))
        (PORT ena (2519:2519:2519) (2526:2526:2526))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (430:430:430))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datac (2632:2632:2632) (2605:2605:2605))
        (PORT datad (374:374:374) (382:382:382))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5390:5390:5390) (5159:5159:5159))
        (PORT ena (2519:2519:2519) (2526:2526:2526))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (724:724:724))
        (PORT datab (601:601:601) (589:589:589))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (770:770:770))
        (PORT datab (404:404:404) (406:406:406))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (841:841:841))
        (PORT datab (673:673:673) (674:674:674))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (675:675:675))
        (PORT datab (627:627:627) (611:611:611))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (437:437:437))
        (PORT datab (935:935:935) (895:895:895))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (700:700:700))
        (PORT datab (924:924:924) (894:894:894))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (974:974:974))
        (PORT datab (689:689:689) (680:680:680))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (709:709:709))
        (PORT datab (620:620:620) (609:609:609))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (649:649:649))
        (PORT datab (392:392:392) (403:403:403))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1174:1174:1174) (1126:1126:1126))
        (PORT datab (1495:1495:1495) (1445:1445:1445))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1496:1496:1496) (1457:1457:1457))
        (PORT datab (1200:1200:1200) (1157:1157:1157))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (943:943:943))
        (PORT datab (1562:1562:1562) (1511:1511:1511))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (450:450:450))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (403:403:403) (422:422:422))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2663:2663:2663) (2646:2646:2646))
        (PORT datab (447:447:447) (452:452:452))
        (PORT datac (373:373:373) (376:376:376))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5390:5390:5390) (5159:5159:5159))
        (PORT ena (2519:2519:2519) (2526:2526:2526))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult3.datab_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1754:1754:1754) (1691:1691:1691))
        (PORT data[1] (1704:1704:1704) (1638:1638:1638))
        (PORT data[2] (1630:1630:1630) (1570:1570:1570))
        (PORT data[3] (2361:2361:2361) (2280:2280:2280))
        (PORT data[4] (2389:2389:2389) (2306:2306:2306))
        (PORT data[5] (2232:2232:2232) (2137:2137:2137))
        (PORT data[6] (1793:1793:1793) (1751:1751:1751))
        (PORT data[7] (1674:1674:1674) (1709:1709:1709))
        (PORT data[8] (1948:1948:1948) (1858:1858:1858))
        (PORT data[9] (2264:2264:2264) (2178:2178:2178))
        (PORT data[10] (1603:1603:1603) (1637:1637:1637))
        (PORT data[11] (1649:1649:1649) (1597:1597:1597))
        (PORT data[12] (2348:2348:2348) (2257:2257:2257))
        (PORT data[13] (2692:2692:2692) (2587:2587:2587))
        (PORT data[14] (1774:1774:1774) (1710:1710:1710))
        (PORT data[15] (1573:1573:1573) (1592:1592:1592))
        (PORT data[16] (2039:2039:2039) (1964:1964:1964))
        (PORT data[17] (1960:1960:1960) (1859:1859:1859))
        (PORT clk (2036:2036:2036) (2086:2086:2086))
        (PORT ena (2543:2543:2543) (2610:2610:2610))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult3.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[0] (2070:2070:2070) (2021:2021:2021))
        (PORT dataa[1] (1734:1734:1734) (1675:1675:1675))
        (PORT dataa[2] (2021:2021:2021) (1942:1942:1942))
        (PORT dataa[3] (1876:1876:1876) (1841:1841:1841))
        (PORT dataa[4] (1174:1174:1174) (1157:1157:1157))
        (PORT dataa[5] (1181:1181:1181) (1164:1164:1164))
        (PORT dataa[6] (1236:1236:1236) (1202:1202:1202))
        (PORT dataa[7] (1120:1120:1120) (1107:1107:1107))
        (PORT dataa[8] (1880:1880:1880) (1845:1845:1845))
        (PORT dataa[9] (1258:1258:1258) (1226:1226:1226))
        (PORT dataa[10] (2084:2084:2084) (2021:2021:2021))
        (PORT dataa[11] (1216:1216:1216) (1208:1208:1208))
        (PORT dataa[12] (1874:1874:1874) (1850:1850:1850))
        (PORT dataa[13] (1512:1512:1512) (1487:1487:1487))
        (PORT dataa[14] (1432:1432:1432) (1488:1488:1488))
        (PORT dataa[15] (1860:1860:1860) (1833:1833:1833))
        (PORT dataa[16] (2126:2126:2126) (2055:2055:2055))
        (PORT dataa[17] (1838:1838:1838) (1799:1799:1799))
        (IOPATH dataa dataout (3529:3529:3529) (3529:3529:3529))
        (IOPATH datab dataout (3235:3235:3235) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (750:750:750))
        (PORT datab (602:602:602) (592:592:592))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (713:713:713))
        (PORT datab (604:604:604) (605:605:605))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (914:914:914))
        (PORT datab (631:631:631) (613:613:613))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1116:1116:1116))
        (PORT datab (669:669:669) (649:649:649))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (603:603:603))
        (PORT datab (716:716:716) (717:717:717))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (932:932:932))
        (PORT datab (638:638:638) (631:631:631))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (941:941:941))
        (PORT datab (592:592:592) (582:582:582))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (733:733:733))
        (PORT datab (640:640:640) (627:627:627))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (714:714:714))
        (PORT datab (602:602:602) (590:590:590))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult7.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (2105:2105:2105) (2085:2085:2085))
        (PORT data[1] (1985:1985:1985) (1898:1898:1898))
        (PORT data[2] (1726:1726:1726) (1665:1665:1665))
        (PORT data[3] (2273:2273:2273) (2190:2190:2190))
        (PORT data[4] (2404:2404:2404) (2308:2308:2308))
        (PORT data[5] (1662:1662:1662) (1592:1592:1592))
        (PORT data[6] (2389:2389:2389) (2320:2320:2320))
        (PORT data[7] (1683:1683:1683) (1721:1721:1721))
        (PORT data[8] (1886:1886:1886) (1807:1807:1807))
        (PORT data[9] (1710:1710:1710) (1655:1655:1655))
        (PORT data[10] (1930:1930:1930) (1967:1967:1967))
        (PORT data[11] (1716:1716:1716) (1664:1664:1664))
        (PORT data[12] (1968:1968:1968) (1892:1892:1892))
        (PORT data[13] (2367:2367:2367) (2269:2269:2269))
        (PORT data[14] (2335:2335:2335) (2261:2261:2261))
        (PORT data[15] (1579:1579:1579) (1589:1589:1589))
        (PORT data[16] (1745:1745:1745) (1669:1669:1669))
        (PORT data[17] (1422:1422:1422) (1362:1362:1362))
        (PORT clk (2044:2044:2044) (2093:2093:2093))
        (PORT ena (2695:2695:2695) (2773:2773:2773))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult7.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[0] (2034:2034:2034) (1982:1982:1982))
        (PORT datab[1] (1747:1747:1747) (1703:1703:1703))
        (PORT datab[2] (1728:1728:1728) (1679:1679:1679))
        (PORT datab[3] (1516:1516:1516) (1509:1509:1509))
        (PORT datab[4] (1989:1989:1989) (1966:1966:1966))
        (PORT datab[5] (1522:1522:1522) (1496:1496:1496))
        (PORT datab[6] (2022:2022:2022) (1963:1963:1963))
        (PORT datab[7] (1530:1530:1530) (1510:1510:1510))
        (PORT datab[8] (2177:2177:2177) (2130:2130:2130))
        (PORT datab[9] (1639:1639:1639) (1619:1619:1619))
        (PORT datab[10] (1823:1823:1823) (1794:1794:1794))
        (PORT datab[11] (1732:1732:1732) (1689:1689:1689))
        (PORT datab[12] (2073:2073:2073) (2013:2013:2013))
        (PORT datab[13] (1497:1497:1497) (1470:1470:1470))
        (PORT datab[14] (1713:1713:1713) (1673:1673:1673))
        (PORT datab[15] (1821:1821:1821) (1775:1775:1775))
        (PORT datab[16] (2015:2015:2015) (1950:1950:1950))
        (PORT datab[17] (1891:1891:1891) (1858:1858:1858))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult13.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[0] (1466:1466:1466) (1441:1441:1441))
        (PORT dataa[1] (1708:1708:1708) (1664:1664:1664))
        (PORT dataa[2] (1742:1742:1742) (1693:1693:1693))
        (PORT dataa[3] (1537:1537:1537) (1527:1527:1527))
        (PORT dataa[4] (1545:1545:1545) (1505:1505:1505))
        (PORT dataa[5] (1590:1590:1590) (1554:1554:1554))
        (PORT dataa[6] (1551:1551:1551) (1537:1537:1537))
        (PORT dataa[7] (1508:1508:1508) (1495:1495:1495))
        (PORT dataa[8] (1567:1567:1567) (1548:1548:1548))
        (PORT dataa[9] (1566:1566:1566) (1531:1531:1531))
        (PORT dataa[10] (1517:1517:1517) (1489:1489:1489))
        (PORT dataa[11] (1502:1502:1502) (1481:1481:1481))
        (PORT dataa[12] (1549:1549:1549) (1522:1522:1522))
        (PORT dataa[13] (1510:1510:1510) (1472:1472:1472))
        (PORT dataa[14] (1533:1533:1533) (1513:1513:1513))
        (PORT dataa[15] (1538:1538:1538) (1511:1511:1511))
        (PORT dataa[16] (1470:1470:1470) (1438:1438:1438))
        (PORT dataa[17] (1510:1510:1510) (1480:1480:1480))
        (PORT datab[17] (1674:1674:1674) (1721:1721:1721))
        (IOPATH dataa dataout (3529:3529:3529) (3529:3529:3529))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult5.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[0] (2077:2077:2077) (2020:2020:2020))
        (PORT dataa[1] (1839:1839:1839) (1805:1805:1805))
        (PORT dataa[2] (1808:1808:1808) (1761:1761:1761))
        (PORT dataa[3] (2065:2065:2065) (2002:2002:2002))
        (PORT dataa[4] (1839:1839:1839) (1808:1808:1808))
        (PORT dataa[5] (1490:1490:1490) (1451:1451:1451))
        (PORT dataa[6] (1856:1856:1856) (1821:1821:1821))
        (PORT dataa[7] (1856:1856:1856) (1817:1817:1817))
        (PORT dataa[8] (1875:1875:1875) (1847:1847:1847))
        (PORT dataa[9] (1584:1584:1584) (1561:1561:1561))
        (PORT dataa[10] (1507:1507:1507) (1486:1486:1486))
        (PORT dataa[11] (1769:1769:1769) (1708:1708:1708))
        (PORT dataa[12] (1547:1547:1547) (1523:1523:1523))
        (PORT dataa[13] (1848:1848:1848) (1796:1796:1796))
        (PORT dataa[14] (1538:1538:1538) (1521:1521:1521))
        (PORT dataa[15] (1500:1500:1500) (1482:1482:1482))
        (PORT dataa[16] (2087:2087:2087) (2011:2011:2011))
        (PORT dataa[17] (1523:1523:1523) (1499:1499:1499))
        (PORT datab[17] (1519:1519:1519) (1601:1601:1601))
        (IOPATH dataa dataout (3529:3529:3529) (3529:3529:3529))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1076:1076:1076))
        (PORT datab (356:356:356) (357:357:357))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (907:907:907))
        (PORT datab (395:395:395) (392:392:392))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (707:707:707))
        (PORT datab (1028:1028:1028) (979:979:979))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (403:403:403))
        (PORT datab (980:980:980) (953:953:953))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (408:408:408))
        (PORT datab (903:903:903) (880:880:880))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (375:375:375))
        (PORT datab (685:685:685) (694:694:694))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (645:645:645))
        (PORT datab (942:942:942) (931:931:931))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (400:400:400))
        (PORT datab (720:720:720) (723:723:723))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (614:614:614))
        (PORT datab (1254:1254:1254) (1198:1198:1198))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (752:752:752))
        (PORT datab (579:579:579) (576:576:576))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1208:1208:1208))
        (PORT datab (371:371:371) (390:390:390))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (617:617:617))
        (PORT datab (985:985:985) (962:962:962))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (609:609:609))
        (PORT datab (1215:1215:1215) (1197:1197:1197))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1011:1011:1011))
        (PORT datab (596:596:596) (585:585:585))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (983:983:983))
        (PORT datab (637:637:637) (625:625:625))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (934:934:934))
        (PORT datab (665:665:665) (642:642:642))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (991:991:991))
        (PORT datab (963:963:963) (938:938:938))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (982:982:982))
        (PORT datab (1332:1332:1332) (1304:1304:1304))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1245:1245:1245) (1243:1243:1243))
        (PORT datab (647:647:647) (637:637:637))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (651:651:651))
        (PORT datab (928:928:928) (904:904:904))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (689:689:689))
        (PORT datab (665:665:665) (660:660:660))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (967:967:967))
        (PORT datab (712:712:712) (713:713:713))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult1.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[0] (2041:2041:2041) (1991:1991:1991))
        (PORT dataa[1] (1730:1730:1730) (1678:1678:1678))
        (PORT dataa[2] (1783:1783:1783) (1716:1716:1716))
        (PORT dataa[3] (1883:1883:1883) (1848:1848:1848))
        (PORT dataa[4] (1529:1529:1529) (1481:1481:1481))
        (PORT dataa[5] (1506:1506:1506) (1482:1482:1482))
        (PORT dataa[6] (1913:1913:1913) (1867:1867:1867))
        (PORT dataa[7] (1903:1903:1903) (1877:1877:1877))
        (PORT dataa[8] (1890:1890:1890) (1856:1856:1856))
        (PORT dataa[9] (1591:1591:1591) (1562:1562:1562))
        (PORT dataa[10] (2203:2203:2203) (2163:2163:2163))
        (PORT dataa[11] (1745:1745:1745) (1690:1690:1690))
        (PORT dataa[12] (2195:2195:2195) (2162:2162:2162))
        (PORT dataa[13] (1853:1853:1853) (1797:1797:1797))
        (PORT dataa[14] (1527:1527:1527) (1504:1504:1504))
        (PORT dataa[15] (1835:1835:1835) (1804:1804:1804))
        (PORT dataa[16] (2144:2144:2144) (2075:2075:2075))
        (PORT dataa[17] (2248:2248:2248) (2212:2212:2212))
        (PORT datab[0] (2041:2041:2041) (1991:1991:1991))
        (PORT datab[1] (1730:1730:1730) (1678:1678:1678))
        (PORT datab[2] (1783:1783:1783) (1716:1716:1716))
        (PORT datab[3] (1883:1883:1883) (1848:1848:1848))
        (PORT datab[4] (1529:1529:1529) (1481:1481:1481))
        (PORT datab[5] (1506:1506:1506) (1482:1482:1482))
        (PORT datab[6] (1913:1913:1913) (1867:1867:1867))
        (PORT datab[7] (1903:1903:1903) (1877:1877:1877))
        (PORT datab[8] (1890:1890:1890) (1856:1856:1856))
        (PORT datab[9] (1591:1591:1591) (1562:1562:1562))
        (PORT datab[10] (2203:2203:2203) (2163:2163:2163))
        (PORT datab[11] (1745:1745:1745) (1690:1690:1690))
        (PORT datab[12] (2195:2195:2195) (2162:2162:2162))
        (PORT datab[13] (1853:1853:1853) (1797:1797:1797))
        (PORT datab[14] (1527:1527:1527) (1504:1504:1504))
        (PORT datab[15] (1835:1835:1835) (1804:1804:1804))
        (PORT datab[16] (2144:2144:2144) (2075:2075:2075))
        (PORT datab[17] (2248:2248:2248) (2212:2212:2212))
        (IOPATH dataa dataout (3529:3529:3529) (3529:3529:3529))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1000:1000:1000))
        (PORT datab (637:637:637) (623:623:623))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (619:619:619))
        (PORT datab (757:757:757) (759:759:759))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (601:601:601))
        (PORT datab (748:748:748) (763:763:763))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (946:946:946))
        (PORT datab (608:608:608) (597:597:597))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (637:637:637))
        (PORT datab (746:746:746) (759:759:759))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (608:608:608))
        (PORT datab (956:956:956) (947:947:947))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (601:601:601))
        (PORT datab (752:752:752) (752:752:752))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (622:622:622))
        (PORT datab (757:757:757) (759:759:759))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (613:613:613))
        (PORT datab (950:950:950) (943:943:943))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (993:993:993))
        (PORT datab (618:618:618) (602:602:602))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (588:588:588))
        (PORT datab (727:727:727) (742:742:742))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (648:648:648))
        (PORT datab (1330:1330:1330) (1292:1292:1292))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1256:1256:1256))
        (PORT datab (749:749:749) (752:752:752))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (983:983:983))
        (PORT datab (967:967:967) (948:948:948))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (742:742:742))
        (PORT datab (920:920:920) (908:908:908))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (775:775:775))
        (PORT datab (961:961:961) (933:933:933))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (952:952:952))
        (PORT datab (901:901:901) (879:879:879))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (885:885:885))
        (PORT datab (754:754:754) (757:757:757))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (655:655:655))
        (PORT datab (749:749:749) (763:763:763))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (975:975:975))
        (PORT datab (657:657:657) (649:649:649))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (962:962:962))
        (PORT datab (403:403:403) (420:420:420))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (986:986:986))
        (PORT datab (450:450:450) (455:455:455))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (947:947:947))
        (PORT datab (686:686:686) (662:662:662))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1302:1302:1302))
        (PORT datab (641:641:641) (632:632:632))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (662:662:662))
        (PORT datab (970:970:970) (948:948:948))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (807:807:807))
        (PORT datab (402:402:402) (418:418:418))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1212:1212:1212))
        (PORT datab (636:636:636) (625:625:625))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (417:417:417))
        (PORT datac (2634:2634:2634) (2607:2607:2607))
        (PORT datad (374:374:374) (381:381:381))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5390:5390:5390) (5159:5159:5159))
        (PORT ena (2519:2519:2519) (2526:2526:2526))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1233:1233:1233))
        (PORT datab (1848:1848:1848) (1784:1784:1784))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (447:447:447))
        (PORT datac (2619:2619:2619) (2589:2589:2589))
        (PORT datad (404:404:404) (411:411:411))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5390:5390:5390) (5159:5159:5159))
        (PORT ena (2519:2519:2519) (2526:2526:2526))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (930:930:930))
        (PORT datab (1489:1489:1489) (1442:1442:1442))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (2966:2966:2966) (2914:2914:2914))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (961:961:961) (926:926:926))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5319:5319:5319) (5095:5095:5095))
        (PORT ena (2405:2405:2405) (2375:2375:2375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1514:1514:1514) (1470:1470:1470))
        (PORT datab (907:907:907) (881:881:881))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1550:1550:1550) (1495:1495:1495))
        (PORT datab (968:968:968) (942:942:942))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1513:1513:1513) (1468:1468:1468))
        (PORT datab (886:886:886) (869:869:869))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (913:913:913))
        (PORT datab (1481:1481:1481) (1443:1443:1443))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (917:917:917))
        (PORT datab (1536:1536:1536) (1499:1499:1499))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1568:1568:1568) (1508:1508:1508))
        (PORT datab (926:926:926) (914:914:914))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1594:1594:1594) (1533:1533:1533))
        (PORT datab (936:936:936) (917:917:917))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (913:913:913) (901:901:901))
        (PORT datac (2923:2923:2923) (2879:2879:2879))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5319:5319:5319) (5095:5095:5095))
        (PORT ena (2405:2405:2405) (2375:2375:2375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mult0_rtl_4\|mult_core\|romout\[0\]\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1977:1977:1977) (1964:1964:1964))
        (PORT datab (1842:1842:1842) (1839:1839:1839))
        (PORT datac (1935:1935:1935) (1912:1912:1912))
        (PORT datad (1439:1439:1439) (1515:1515:1515))
        (IOPATH dataa combout (391:391:391) (400:400:400))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (2967:2967:2967) (2914:2914:2914))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (988:988:988) (954:954:954))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5319:5319:5319) (5095:5095:5095))
        (PORT ena (2405:2405:2405) (2375:2375:2375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (2968:2968:2968) (2915:2915:2915))
        (PORT datac (953:953:953) (917:917:917))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5319:5319:5319) (5095:5095:5095))
        (PORT ena (2405:2405:2405) (2375:2375:2375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult7.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1501:1501:1501) (1473:1473:1473))
        (PORT data[1] (883:883:883) (886:886:886))
        (PORT data[2] (1672:1672:1672) (1599:1599:1599))
        (PORT data[3] (1200:1200:1200) (1186:1186:1186))
        (PORT data[4] (1191:1191:1191) (1166:1166:1166))
        (PORT data[5] (1477:1477:1477) (1443:1443:1443))
        (PORT data[6] (1467:1467:1467) (1439:1439:1439))
        (PORT data[7] (1557:1557:1557) (1522:1522:1522))
        (PORT data[8] (1152:1152:1152) (1125:1125:1125))
        (PORT data[9] (1533:1533:1533) (1506:1506:1506))
        (PORT data[10] (1226:1226:1226) (1187:1187:1187))
        (PORT data[11] (1400:1400:1400) (1356:1356:1356))
        (PORT data[12] (1597:1597:1597) (1587:1587:1587))
        (PORT data[13] (1166:1166:1166) (1152:1152:1152))
        (PORT data[14] (1933:1933:1933) (1859:1859:1859))
        (PORT data[15] (1520:1520:1520) (1498:1498:1498))
        (PORT data[16] (1232:1232:1232) (1226:1226:1226))
        (PORT data[17] (1188:1188:1188) (1176:1176:1176))
        (PORT clk (2051:2051:2051) (2095:2095:2095))
        (PORT ena (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult7.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[0] (1901:1901:1901) (1891:1891:1891))
        (PORT datab[1] (1560:1560:1560) (1579:1579:1579))
        (PORT datab[2] (1531:1531:1531) (1551:1551:1551))
        (PORT datab[3] (1535:1535:1535) (1560:1560:1560))
        (PORT datab[4] (1664:1664:1664) (1710:1710:1710))
        (PORT datab[5] (1854:1854:1854) (1843:1843:1843))
        (PORT datab[6] (2141:2141:2141) (2140:2140:2140))
        (PORT datab[7] (3026:3026:3026) (2989:2989:2989))
        (PORT datab[8] (2402:2402:2402) (2447:2447:2447))
        (PORT datab[9] (1495:1495:1495) (1508:1508:1508))
        (PORT datab[10] (2499:2499:2499) (2499:2499:2499))
        (PORT datab[11] (1607:1607:1607) (1625:1625:1625))
        (PORT datab[12] (1572:1572:1572) (1575:1575:1575))
        (PORT datab[13] (1877:1877:1877) (1861:1861:1861))
        (PORT datab[14] (1538:1538:1538) (1530:1530:1530))
        (PORT datab[15] (2219:2219:2219) (2221:2221:2221))
        (PORT datab[16] (1565:1565:1565) (1568:1568:1568))
        (PORT datab[17] (1536:1536:1536) (1536:1536:1536))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult13.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[0] (1969:1969:1969) (1975:1975:1975))
        (PORT dataa[1] (2023:2023:2023) (2021:2021:2021))
        (PORT dataa[2] (1844:1844:1844) (1843:1843:1843))
        (PORT dataa[3] (1884:1884:1884) (1895:1895:1895))
        (PORT dataa[4] (2043:2043:2043) (2089:2089:2089))
        (PORT dataa[5] (1892:1892:1892) (1894:1894:1894))
        (PORT dataa[6] (1904:1904:1904) (1924:1924:1924))
        (PORT dataa[7] (1856:1856:1856) (1869:1869:1869))
        (PORT dataa[8] (2022:2022:2022) (2080:2080:2080))
        (PORT dataa[9] (1827:1827:1827) (1832:1832:1832))
        (PORT dataa[10] (1815:1815:1815) (1831:1831:1831))
        (PORT dataa[11] (1941:1941:1941) (1958:1958:1958))
        (PORT dataa[12] (1874:1874:1874) (1887:1887:1887))
        (PORT dataa[13] (1884:1884:1884) (1883:1883:1883))
        (PORT dataa[14] (1550:1550:1550) (1552:1552:1552))
        (PORT dataa[15] (1836:1836:1836) (1851:1851:1851))
        (PORT dataa[16] (2163:2163:2163) (2141:2141:2141))
        (PORT dataa[17] (1862:1862:1862) (1867:1867:1867))
        (PORT datab[17] (1007:1007:1007) (1025:1025:1025))
        (IOPATH dataa dataout (3529:3529:3529) (3529:3529:3529))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult5.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[1] (1327:1327:1327) (1344:1344:1344))
        (PORT dataa[2] (1395:1395:1395) (1399:1399:1399))
        (PORT dataa[3] (1148:1148:1148) (1185:1185:1185))
        (PORT dataa[4] (1099:1099:1099) (1118:1118:1118))
        (PORT dataa[5] (1757:1757:1757) (1801:1801:1801))
        (PORT dataa[6] (1713:1713:1713) (1720:1720:1720))
        (PORT dataa[7] (1089:1089:1089) (1131:1131:1131))
        (PORT dataa[8] (1349:1349:1349) (1360:1360:1360))
        (PORT dataa[9] (1095:1095:1095) (1118:1118:1118))
        (PORT dataa[10] (1623:1623:1623) (1588:1588:1588))
        (PORT dataa[11] (1715:1715:1715) (1703:1703:1703))
        (PORT dataa[12] (1703:1703:1703) (1713:1713:1713))
        (PORT dataa[13] (1091:1091:1091) (1111:1111:1111))
        (PORT dataa[14] (1330:1330:1330) (1345:1345:1345))
        (PORT dataa[15] (1771:1771:1771) (1790:1790:1790))
        (PORT dataa[16] (1384:1384:1384) (1399:1399:1399))
        (PORT dataa[17] (1422:1422:1422) (1433:1433:1433))
        (PORT datab[17] (1826:1826:1826) (1838:1838:1838))
        (IOPATH dataa dataout (3529:3529:3529) (3529:3529:3529))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (635:635:635))
        (PORT datab (383:383:383) (378:378:378))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (947:947:947))
        (PORT datab (967:967:967) (938:938:938))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (974:974:974))
        (PORT datab (998:998:998) (966:966:966))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (952:952:952))
        (PORT datab (932:932:932) (917:917:917))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (933:933:933))
        (PORT datab (969:969:969) (941:941:941))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1441:1441:1441))
        (PORT datab (955:955:955) (936:936:936))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (645:645:645))
        (PORT datab (1212:1212:1212) (1186:1186:1186))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (393:393:393))
        (PORT datab (663:663:663) (657:657:657))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (390:390:390))
        (PORT datab (917:917:917) (888:888:888))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (611:611:611))
        (PORT datab (790:790:790) (789:789:789))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (783:783:783))
        (PORT datab (388:388:388) (385:385:385))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult1.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[0] (2204:2204:2204) (2191:2191:2191))
        (PORT dataa[1] (1983:1983:1983) (1977:1977:1977))
        (PORT dataa[2] (1877:1877:1877) (1882:1882:1882))
        (PORT dataa[3] (1922:1922:1922) (1934:1934:1934))
        (PORT dataa[4] (1944:1944:1944) (1995:1995:1995))
        (PORT dataa[5] (1875:1875:1875) (1886:1886:1886))
        (PORT dataa[6] (2141:2141:2141) (2148:2148:2148))
        (PORT dataa[7] (2447:2447:2447) (2425:2425:2425))
        (PORT dataa[8] (1739:1739:1739) (1809:1809:1809))
        (PORT dataa[9] (1841:1841:1841) (1848:1848:1848))
        (PORT dataa[10] (2146:2146:2146) (2130:2130:2130))
        (PORT dataa[11] (2123:2123:2123) (2125:2125:2125))
        (PORT dataa[12] (1849:1849:1849) (1861:1861:1861))
        (PORT dataa[13] (2159:2159:2159) (2139:2139:2139))
        (PORT dataa[14] (1581:1581:1581) (1586:1586:1586))
        (PORT dataa[15] (2181:2181:2181) (2164:2164:2164))
        (PORT dataa[16] (1868:1868:1868) (1856:1856:1856))
        (PORT dataa[17] (1889:1889:1889) (1889:1889:1889))
        (PORT datab[1] (1912:1912:1912) (1897:1897:1897))
        (PORT datab[2] (1338:1338:1338) (1333:1333:1333))
        (PORT datab[3] (786:786:786) (831:831:831))
        (PORT datab[4] (815:815:815) (863:863:863))
        (PORT datab[5] (1297:1297:1297) (1294:1294:1294))
        (PORT datab[6] (1887:1887:1887) (1880:1880:1880))
        (PORT datab[7] (810:810:810) (864:864:864))
        (PORT datab[8] (1010:1010:1010) (1031:1031:1031))
        (PORT datab[9] (793:793:793) (827:827:827))
        (PORT datab[10] (1085:1085:1085) (1096:1096:1096))
        (PORT datab[11] (1945:1945:1945) (1915:1915:1915))
        (PORT datab[12] (1025:1025:1025) (1034:1034:1034))
        (PORT datab[13] (989:989:989) (1015:1015:1015))
        (PORT datab[14] (1000:1000:1000) (1014:1014:1014))
        (PORT datab[15] (1023:1023:1023) (1049:1049:1049))
        (PORT datab[16] (1036:1036:1036) (1063:1063:1063))
        (PORT datab[17] (1031:1031:1031) (1059:1059:1059))
        (IOPATH dataa dataout (3529:3529:3529) (3529:3529:3529))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (415:415:415))
        (PORT datab (1228:1228:1228) (1189:1189:1189))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (418:418:418))
        (PORT datab (895:895:895) (868:868:868))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (904:904:904))
        (PORT datab (394:394:394) (408:408:408))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (857:857:857))
        (PORT datab (437:437:437) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (920:920:920))
        (PORT datab (394:394:394) (408:408:408))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1100:1100:1100))
        (PORT datab (436:436:436) (436:436:436))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (450:450:450))
        (PORT datab (920:920:920) (894:894:894))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1158:1158:1158))
        (PORT datab (434:434:434) (434:434:434))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (966:966:966))
        (PORT datab (390:390:390) (403:403:403))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (438:438:438))
        (PORT datab (995:995:995) (970:970:970))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (439:439:439))
        (PORT datab (1196:1196:1196) (1152:1152:1152))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (911:911:911))
        (PORT datab (397:397:397) (411:411:411))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1556:1556:1556) (1494:1494:1494))
        (PORT datab (400:400:400) (403:403:403))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (419:419:419))
        (PORT datab (896:896:896) (878:878:878))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (PORT datab (1787:1787:1787) (1701:1701:1701))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (443:443:443))
        (PORT datab (1511:1511:1511) (1448:1448:1448))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (415:415:415))
        (PORT datab (930:930:930) (904:904:904))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (453:453:453))
        (PORT datab (1032:1032:1032) (1040:1040:1040))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (647:647:647))
        (PORT datab (447:447:447) (451:451:451))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (608:608:608))
        (PORT datab (402:402:402) (418:418:418))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (439:439:439))
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~97)
    (DELAY
      (ABSOLUTE
        (PORT datab (982:982:982) (961:961:961))
        (PORT datac (887:887:887) (849:849:849))
        (PORT datad (1549:1549:1549) (1596:1596:1596))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4783:4783:4783) (4524:4524:4524))
        (PORT ena (2457:2457:2457) (2457:2457:2457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2435:2435:2435) (2388:2388:2388))
        (PORT datab (2966:2966:2966) (2913:2913:2913))
        (PORT datac (2117:2117:2117) (2065:2065:2065))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5319:5319:5319) (5095:5095:5095))
        (PORT ena (2405:2405:2405) (2375:2375:2375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (688:688:688))
        (PORT datab (636:636:636) (620:620:620))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1262:1262:1262))
        (PORT datab (368:368:368) (386:386:386))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (913:913:913))
        (PORT datab (675:675:675) (653:653:653))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (920:920:920))
        (PORT datab (724:724:724) (726:726:726))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (595:595:595) (584:584:584))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (603:603:603))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (597:597:597))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (597:597:597) (598:598:598))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (638:638:638))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (413:413:413) (419:419:419))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult11.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (2106:2106:2106) (2079:2079:2079))
        (PORT data[1] (2047:2047:2047) (1976:1976:1976))
        (PORT data[2] (2377:2377:2377) (2299:2299:2299))
        (PORT data[3] (1944:1944:1944) (1864:1864:1864))
        (PORT data[4] (2358:2358:2358) (2259:2259:2259))
        (PORT data[5] (2263:2263:2263) (2172:2172:2172))
        (PORT data[6] (2359:2359:2359) (2294:2294:2294))
        (PORT data[7] (1872:1872:1872) (1884:1884:1884))
        (PORT data[8] (1683:1683:1683) (1627:1627:1627))
        (PORT data[9] (1701:1701:1701) (1653:1653:1653))
        (PORT data[10] (2291:2291:2291) (2208:2208:2208))
        (PORT data[11] (2209:2209:2209) (2122:2122:2122))
        (PORT data[12] (2010:2010:2010) (1943:1943:1943))
        (PORT data[13] (2311:2311:2311) (2229:2229:2229))
        (PORT data[14] (2549:2549:2549) (2453:2453:2453))
        (PORT data[15] (2144:2144:2144) (2113:2113:2113))
        (PORT data[16] (2340:2340:2340) (2262:2262:2262))
        (PORT data[17] (1753:1753:1753) (1675:1675:1675))
        (PORT clk (2049:2049:2049) (2101:2101:2101))
        (PORT ena (3092:3092:3092) (3167:3167:3167))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult11.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[17] (1864:1864:1864) (1932:1932:1932))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult15.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (2108:2108:2108) (2078:2078:2078))
        (PORT data[1] (2039:2039:2039) (1966:1966:1966))
        (PORT data[2] (1964:1964:1964) (1899:1899:1899))
        (PORT data[3] (1641:1641:1641) (1591:1591:1591))
        (PORT data[4] (1691:1691:1691) (1617:1617:1617))
        (PORT data[5] (2253:2253:2253) (2148:2148:2148))
        (PORT data[6] (2420:2420:2420) (2345:2345:2345))
        (PORT data[7] (1850:1850:1850) (1873:1873:1873))
        (PORT data[8] (1682:1682:1682) (1626:1626:1626))
        (PORT data[9] (2056:2056:2056) (1995:1995:1995))
        (PORT data[10] (2050:2050:2050) (2090:2090:2090))
        (PORT data[11] (1716:1716:1716) (1644:1644:1644))
        (PORT data[12] (1685:1685:1685) (1615:1615:1615))
        (PORT data[13] (2359:2359:2359) (2260:2260:2260))
        (PORT data[14] (2334:2334:2334) (2260:2260:2260))
        (PORT data[15] (2133:2133:2133) (2116:2116:2116))
        (PORT data[16] (2013:2013:2013) (1928:1928:1928))
        (PORT data[17] (1978:1978:1978) (1896:1896:1896))
        (PORT clk (2048:2048:2048) (2100:2100:2100))
        (PORT ena (3324:3324:3324) (3388:3388:3388))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|mac_mult15.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[17] (1515:1515:1515) (1593:1593:1593))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (953:953:953))
        (PORT datab (928:928:928) (918:918:918))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (929:929:929))
        (PORT datab (998:998:998) (974:974:974))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[16\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (944:944:944))
        (PORT datab (970:970:970) (954:954:954))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[18\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (742:742:742))
        (PORT datab (613:613:613) (585:585:585))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[20\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (574:574:574))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[21\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (395:395:395) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (687:687:687))
        (PORT datab (927:927:927) (912:912:912))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (652:652:652))
        (PORT datab (718:718:718) (721:721:721))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (919:919:919))
        (PORT datab (682:682:682) (673:673:673))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (657:657:657))
        (PORT datab (1003:1003:1003) (979:979:979))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (461:461:461))
        (PORT datab (758:758:758) (761:761:761))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (430:430:430))
        (PORT datab (1016:1016:1016) (990:990:990))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1001:1001:1001))
        (PORT datab (644:644:644) (622:622:622))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (967:967:967))
        (PORT datab (403:403:403) (422:422:422))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (951:951:951))
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (964:964:964))
        (PORT datab (401:401:401) (417:417:417))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (947:947:947))
        (PORT datab (447:447:447) (450:450:450))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (967:967:967))
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1009:1009:1009))
        (PORT datab (443:443:443) (446:446:446))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (803:803:803))
        (PORT datab (402:402:402) (418:418:418))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (741:741:741))
        (PORT datab (656:656:656) (638:638:638))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (653:653:653))
        (PORT datab (396:396:396) (411:411:411))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (902:902:902))
        (PORT datab (1635:1635:1635) (1681:1681:1681))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1520:1520:1520) (1476:1476:1476))
        (PORT datab (959:959:959) (933:933:933))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1569:1569:1569) (1508:1508:1508))
        (PORT datab (1158:1158:1158) (1108:1108:1108))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (882:882:882))
        (PORT datab (1624:1624:1624) (1558:1558:1558))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2004:2004:2004) (1930:1930:1930))
        (PORT datab (958:958:958) (930:930:930))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (928:928:928))
        (PORT datab (1719:1719:1719) (1672:1672:1672))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1508:1508:1508) (1493:1493:1493))
        (PORT datab (1822:1822:1822) (1766:1766:1766))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2070:2070:2070) (2028:2028:2028))
        (PORT datab (1190:1190:1190) (1160:1160:1160))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (946:946:946))
        (PORT datab (1530:1530:1530) (1557:1557:1557))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1539:1539:1539) (1493:1493:1493))
        (PORT datab (955:955:955) (927:927:927))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1183:1183:1183) (1142:1142:1142))
        (PORT datab (1537:1537:1537) (1571:1571:1571))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1677:1677:1677) (1652:1652:1652))
        (PORT datab (869:869:869) (846:846:846))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add3\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (897:897:897))
        (PORT datab (1756:1756:1756) (1695:1695:1695))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2885:2885:2885) (2840:2840:2840))
        (PORT datac (625:625:625) (615:615:615))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[34\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (3930:3930:3930) (4246:4246:4246))
        (PORT datac (201:201:201) (232:232:232))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[24\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (404:404:404))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[25\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (404:404:404))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[26\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (375:375:375))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|add27_result\[27\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (972:972:972) (943:943:943))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_1\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1216:1216:1216))
        (PORT datab (635:635:635) (625:625:625))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (704:704:704) (704:704:704))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (990:990:990))
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (985:985:985))
        (PORT datab (615:615:615) (603:603:603))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (461:461:461))
        (PORT datab (759:759:759) (761:761:761))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_2\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (430:430:430))
        (PORT datab (975:975:975) (952:952:952))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2885:2885:2885) (2839:2839:2839))
        (PORT datab (667:667:667) (650:650:650))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[33\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (4014:4014:4014) (4357:4357:4357))
        (PORT datac (369:369:369) (383:383:383))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1606:1606:1606) (1656:1656:1656))
        (PORT datac (671:671:671) (653:653:653))
        (PORT datad (365:365:365) (368:368:368))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4783:4783:4783) (4524:4524:4524))
        (PORT ena (2457:2457:2457) (2457:2457:2457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (676:676:676))
        (PORT datab (962:962:962) (936:936:936))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (707:707:707))
        (PORT datab (971:971:971) (942:942:942))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (926:926:926))
        (PORT datab (856:856:856) (839:839:839))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (709:709:709))
        (PORT datab (404:404:404) (407:407:407))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (762:762:762))
        (PORT datab (405:405:405) (409:409:409))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (641:641:641))
        (PORT datab (686:686:686) (656:656:656))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (411:411:411))
        (PORT datab (651:651:651) (653:653:653))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (656:656:656))
        (PORT datab (706:706:706) (684:684:684))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (420:420:420))
        (PORT datab (725:725:725) (703:703:703))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (449:449:449))
        (PORT datab (689:689:689) (674:674:674))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (658:658:658))
        (PORT datab (437:437:437) (437:437:437))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (891:891:891))
        (PORT datab (439:439:439) (440:440:440))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (640:640:640))
        (PORT datab (434:434:434) (434:434:434))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (714:714:714))
        (PORT datab (990:990:990) (964:964:964))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (437:437:437))
        (PORT datab (624:624:624) (608:608:608))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (419:419:419))
        (PORT datab (2868:2868:2868) (2807:2807:2807))
        (PORT datac (408:408:408) (417:417:417))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[32\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (4014:4014:4014) (4357:4357:4357))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (681:681:681))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (657:657:657))
        (PORT datac (2827:2827:2827) (2749:2749:2749))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[31\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (3931:3931:3931) (4246:4246:4246))
        (PORT datac (201:201:201) (232:232:232))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1606:1606:1606) (1656:1656:1656))
        (PORT datab (668:668:668) (660:660:660))
        (PORT datad (398:398:398) (403:403:403))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4783:4783:4783) (4524:4524:4524))
        (PORT ena (2457:2457:2457) (2457:2457:2457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[16\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (713:713:713))
        (PORT datab (403:403:403) (406:406:406))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[17\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (573:573:573))
        (PORT datab (872:872:872) (852:852:852))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (778:778:778))
        (PORT datab (1874:1874:1874) (1847:1847:1847))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (444:444:444))
        (PORT datac (2829:2829:2829) (2767:2767:2767))
        (PORT datad (400:400:400) (406:406:406))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[30\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (4017:4017:4017) (4360:4360:4360))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (711:711:711) (711:711:711))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (2863:2863:2863) (2802:2802:2802))
        (PORT datac (407:407:407) (416:416:416))
        (PORT datad (362:362:362) (362:362:362))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[28\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (4015:4015:4015) (4358:4358:4358))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1608:1608:1608) (1658:1658:1658))
        (PORT datac (396:396:396) (401:401:401))
        (PORT datad (650:650:650) (628:628:628))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4783:4783:4783) (4524:4524:4524))
        (PORT ena (2457:2457:2457) (2457:2457:2457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector33\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (545:545:545))
        (PORT datac (1699:1699:1699) (1736:1736:1736))
        (PORT datad (917:917:917) (993:993:993))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector33\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2662:2662:2662) (2644:2644:2644))
        (PORT datab (2300:2300:2300) (2291:2291:2291))
        (PORT datad (1734:1734:1734) (1742:1742:1742))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5390:5390:5390) (5159:5159:5159))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1658:1658:1658))
        (PORT datac (1065:1065:1065) (1083:1083:1083))
        (PORT datad (370:370:370) (372:372:372))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4783:4783:4783) (4524:4524:4524))
        (PORT ena (2457:2457:2457) (2457:2457:2457))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (905:905:905) (875:875:875))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (2877:2877:2877) (2797:2797:2797))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (920:920:920) (902:902:902))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[26\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (4016:4016:4016) (4358:4358:4358))
        (PORT datad (361:361:361) (363:363:363))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector34\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (544:544:544))
        (PORT datac (2292:2292:2292) (2230:2230:2230))
        (PORT datad (919:919:919) (995:995:995))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector34\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2663:2663:2663) (2646:2646:2646))
        (PORT datab (2300:2300:2300) (2291:2291:2291))
        (PORT datad (2061:2061:2061) (1967:1967:1967))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5390:5390:5390) (5159:5159:5159))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector35\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (1049:1049:1049))
        (PORT datab (407:407:407) (545:545:545))
        (PORT datad (2227:2227:2227) (2216:2216:2216))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector35\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2672:2672:2672) (2657:2657:2657))
        (PORT datab (2295:2295:2295) (2286:2286:2286))
        (PORT datad (2039:2039:2039) (1949:1949:1949))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5390:5390:5390) (5159:5159:5159))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector36\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (1055:1055:1055))
        (PORT datab (2125:2125:2125) (2080:2080:2080))
        (PORT datad (371:371:371) (495:495:495))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector36\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2661:2661:2661) (2643:2643:2643))
        (PORT datab (2300:2300:2300) (2292:2292:2292))
        (PORT datad (1671:1671:1671) (1659:1659:1659))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5390:5390:5390) (5159:5159:5159))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector72\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (545:545:545))
        (PORT datac (1516:1516:1516) (1487:1487:1487))
        (PORT datad (922:922:922) (999:999:999))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Selector72\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2037:2037:2037) (2039:2039:2039))
        (PORT datab (1667:1667:1667) (1635:1635:1635))
        (PORT datad (1025:1025:1025) (1014:1014:1014))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5659:5659:5659) (5420:5420:5420))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[32\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (405:405:405))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2275:2275:2275) (2133:2133:2133))
        (PORT datab (700:700:700) (712:712:712))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (PORT datab (642:642:642) (642:642:642))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (427:427:427))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2667:2667:2667) (2650:2650:2650))
        (PORT datab (777:777:777) (773:773:773))
        (PORT datac (928:928:928) (896:896:896))
        (PORT datad (1289:1289:1289) (1266:1266:1266))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5390:5390:5390) (5159:5159:5159))
        (PORT ena (2519:2519:2519) (2526:2526:2526))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult11.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (2561:2561:2561) (2517:2517:2517))
        (PORT data[1] (2710:2710:2710) (2663:2663:2663))
        (PORT data[2] (2497:2497:2497) (2456:2456:2456))
        (PORT data[3] (2850:2850:2850) (2766:2766:2766))
        (PORT data[4] (3385:3385:3385) (3297:3297:3297))
        (PORT data[5] (1611:1611:1611) (1651:1651:1651))
        (PORT data[6] (3127:3127:3127) (3077:3077:3077))
        (PORT data[7] (2742:2742:2742) (2669:2669:2669))
        (PORT data[8] (2565:2565:2565) (2577:2577:2577))
        (PORT data[9] (3537:3537:3537) (3539:3539:3539))
        (PORT data[10] (2507:2507:2507) (2457:2457:2457))
        (PORT data[11] (3431:3431:3431) (3351:3351:3351))
        (PORT data[12] (2282:2282:2282) (2317:2317:2317))
        (PORT data[13] (3406:3406:3406) (3311:3311:3311))
        (PORT data[14] (3213:3213:3213) (3199:3199:3199))
        (PORT data[15] (3099:3099:3099) (3010:3010:3010))
        (PORT data[16] (3123:3123:3123) (3124:3124:3124))
        (PORT data[17] (3157:3157:3157) (3162:3162:3162))
        (PORT clk (2045:2045:2045) (2089:2089:2089))
        (PORT ena (2424:2424:2424) (2371:2371:2371))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult11.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[17] (3454:3454:3454) (3477:3477:3477))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult15.dataa_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (1783:1783:1783) (1767:1767:1767))
        (PORT data[1] (2283:2283:2283) (2192:2192:2192))
        (PORT data[2] (2042:2042:2042) (1977:1977:1977))
        (PORT data[3] (1975:1975:1975) (1914:1914:1914))
        (PORT data[4] (2017:2017:2017) (1949:1949:1949))
        (PORT data[5] (1969:1969:1969) (1905:1905:1905))
        (PORT data[6] (2015:2015:2015) (1956:1956:1956))
        (PORT data[7] (1935:1935:1935) (1947:1947:1947))
        (PORT data[8] (2227:2227:2227) (2219:2219:2219))
        (PORT data[9] (2059:2059:2059) (1990:1990:1990))
        (PORT data[10] (1971:1971:1971) (1914:1914:1914))
        (PORT data[11] (2289:2289:2289) (2196:2196:2196))
        (PORT data[12] (2000:2000:2000) (1917:1917:1917))
        (PORT data[13] (2014:2014:2014) (1943:1943:1943))
        (PORT data[14] (2013:2013:2013) (1951:1951:1951))
        (PORT data[15] (2116:2116:2116) (2099:2099:2099))
        (PORT data[16] (2060:2060:2060) (1973:1973:1973))
        (PORT data[17] (1753:1753:1753) (1676:1676:1676))
        (PORT clk (2050:2050:2050) (2102:2102:2102))
        (PORT ena (2594:2594:2594) (2563:2563:2563))
        (IOPATH (posedge clk) dataout (313:313:313) (313:313:313))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (204:204:204))
      (SETUP ena (posedge clk) (204:204:204))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|mac_mult15.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT datab[17] (2833:2833:2833) (2915:2915:2915))
        (IOPATH dataa dataout (3286:3286:3286) (3286:3286:3286))
        (IOPATH datab dataout (3476:3476:3476) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1349:1349:1349))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (1816:1816:1816) (1755:1755:1755))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (878:878:878))
        (PORT datab (383:383:383) (378:378:378))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (933:933:933))
        (PORT datab (621:621:621) (599:599:599))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (623:623:623))
        (PORT datab (933:933:933) (920:920:920))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (609:609:609))
        (PORT datab (934:934:934) (913:913:913))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (643:643:643))
        (PORT datab (973:973:973) (949:949:949))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (692:692:692))
        (PORT datab (383:383:383) (377:377:377))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1885:1885:1885) (1815:1815:1815))
        (PORT datab (956:956:956) (921:921:921))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (722:722:722))
        (PORT datab (1492:1492:1492) (1437:1437:1437))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (767:767:767))
        (PORT datab (1174:1174:1174) (1121:1121:1121))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (682:682:682))
        (PORT datab (754:754:754) (768:768:768))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (910:910:910))
        (PORT datab (759:759:759) (760:760:760))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1547:1547:1547) (1548:1548:1548))
        (PORT datab (788:788:788) (787:787:787))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2396:2396:2396) (2252:2252:2252))
        (PORT datab (747:747:747) (746:746:746))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (771:771:771))
        (PORT datab (2561:2561:2561) (2398:2398:2398))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (799:799:799))
        (PORT datab (2184:2184:2184) (2123:2123:2123))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (723:723:723))
        (PORT datab (1632:1632:1632) (1630:1630:1630))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (562:562:562))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (567:567:567) (547:547:547))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (924:924:924))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (552:552:552))
        (PORT datab (942:942:942) (915:915:915))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (946:946:946))
        (PORT datab (641:641:641) (610:610:610))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (858:858:858))
        (PORT datab (567:567:567) (558:558:558))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (607:607:607))
        (PORT datab (971:971:971) (946:946:946))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (551:551:551))
        (PORT datab (1209:1209:1209) (1155:1155:1155))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (411:411:411))
        (PORT datab (724:724:724) (707:707:707))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (414:414:414))
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (653:653:653))
        (PORT datab (394:394:394) (408:408:408))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (629:629:629))
        (PORT datab (436:436:436) (436:436:436))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (445:445:445))
        (PORT datab (443:443:443) (446:446:446))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (707:707:707))
        (PORT datab (390:390:390) (403:403:403))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datab (664:664:664) (644:644:644))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (431:431:431))
        (PORT datab (394:394:394) (407:407:407))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (697:697:697))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (647:647:647) (643:643:643))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1783:1783:1783) (1826:1826:1826))
        (PORT datac (957:957:957) (931:931:931))
        (PORT datad (918:918:918) (870:870:870))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[29\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (921:921:921) (895:895:895))
        (PORT datad (4556:4556:4556) (4879:4879:4879))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (896:896:896))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (676:676:676) (665:665:665))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1774:1774:1774) (1815:1815:1815))
        (PORT datac (638:638:638) (611:611:611))
        (PORT datad (695:695:695) (690:690:690))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[28\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4616:4616:4616) (4943:4943:4943))
        (PORT datad (718:718:718) (721:721:721))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (645:645:645))
        (PORT datac (1743:1743:1743) (1775:1775:1775))
        (PORT datad (364:364:364) (366:366:366))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[26\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4615:4615:4615) (4941:4941:4941))
        (PORT datad (712:712:712) (717:717:717))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (934:934:934))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (911:911:911) (891:891:891))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (936:936:936))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1484:1484:1484) (1444:1444:1444))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (947:947:947))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_4\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (631:631:631) (624:624:624))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (2039:2039:2039) (2060:2060:2060))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (1931:1931:1931) (1891:1891:1891))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2137:2137:2137) (2174:2174:2174))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (2004:2004:2004) (1940:1940:1940))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_3\~64)
    (DELAY
      (ABSOLUTE
        (PORT datad (2166:2166:2166) (2090:2090:2090))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (748:748:748))
        (PORT datab (1622:1622:1622) (1626:1626:1626))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_1\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1598:1598:1598) (1628:1628:1628))
        (PORT datad (713:713:713) (715:715:715))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (461:461:461))
        (PORT datab (658:658:658) (632:632:632))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (414:414:414))
        (PORT datab (668:668:668) (651:651:651))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcr\|Mult0_rtl_3\|auto_generated\|op_2\~100)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (423:423:423))
        (PORT datad (368:368:368) (372:372:372))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (645:645:645))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~103)
    (DELAY
      (ABSOLUTE
        (PORT datad (644:644:644) (635:635:635))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1670:1670:1670) (1675:1675:1675))
        (PORT datab (242:242:242) (280:280:280))
        (PORT datac (218:218:218) (259:259:259))
        (PORT datad (708:708:708) (708:708:708))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_comp\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5649:5649:5649) (5414:5414:5414))
        (PORT ena (2695:2695:2695) (2666:2666:2666))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (688:688:688) (679:679:679))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1773:1773:1773) (1814:1814:1814))
        (PORT datac (639:639:639) (631:631:631))
        (PORT datad (389:389:389) (390:390:390))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[25\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (967:967:967) (935:935:935))
        (PORT datad (4560:4560:4560) (4885:4885:4885))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (658:658:658))
        (PORT datac (1732:1732:1732) (1763:1763:1763))
        (PORT datad (391:391:391) (393:393:393))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[23\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4615:4615:4615) (4942:4942:4942))
        (PORT datad (735:735:735) (734:734:734))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (449:449:449))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2659:2659:2659) (2641:2641:2641))
        (PORT datac (373:373:373) (389:389:389))
        (PORT datad (365:365:365) (367:367:367))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE z_real\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5390:5390:5390) (5159:5159:5159))
        (PORT ena (2519:2519:2519) (2526:2526:2526))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1784:1784:1784) (1827:1827:1827))
        (PORT datac (1249:1249:1249) (1224:1224:1224))
        (PORT datad (365:365:365) (367:367:367))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[20\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4617:4617:4617) (4944:4944:4944))
        (PORT datad (716:716:716) (719:719:719))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1440:1440:1440) (1461:1461:1461))
        (PORT datac (1753:1753:1753) (1714:1714:1714))
        (PORT datad (841:841:841) (880:880:880))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[24\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (4016:4016:4016) (4359:4359:4359))
        (PORT datad (1700:1700:1700) (1620:1620:1620))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (631:631:631) (609:609:609))
        (PORT datad (2522:2522:2522) (2472:2472:2472))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[22\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (4015:4015:4015) (4357:4357:4357))
        (PORT datad (676:676:676) (670:670:670))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (650:650:650) (645:645:645))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1785:1785:1785) (1828:1828:1828))
        (PORT datab (989:989:989) (976:976:976))
        (PORT datac (373:373:373) (376:376:376))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[19\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (946:946:946) (918:918:918))
        (PORT datad (4561:4561:4561) (4886:4886:4886))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (2554:2554:2554) (2514:2514:2514))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (617:617:617) (597:597:597))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[21\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datac (4522:4522:4522) (4809:4809:4809))
        (PORT datad (386:386:386) (385:385:385))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (447:447:447))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1777:1777:1777) (1819:1819:1819))
        (PORT datac (1513:1513:1513) (1489:1489:1489))
        (PORT datad (1714:1714:1714) (1673:1673:1673))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[20\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (1507:1507:1507) (1449:1449:1449))
        (PORT datac (4522:4522:4522) (4810:4810:4810))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1071:1071:1071) (1106:1106:1106))
        (PORT datac (1719:1719:1719) (1670:1670:1670))
        (PORT datad (1431:1431:1431) (1472:1472:1472))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_real\[19\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (4562:4562:4562) (4849:4849:4849))
        (PORT datac (1557:1557:1557) (1501:1501:1501))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (737:737:737))
        (PORT datab (1479:1479:1479) (1507:1507:1507))
        (PORT datad (679:679:679) (682:682:682))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[18\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4614:4614:4614) (4940:4940:4940))
        (PORT datad (203:203:203) (225:225:225))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add5\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (301:301:301))
        (PORT datab (911:911:911) (899:899:899))
        (PORT datac (1633:1633:1633) (1631:1631:1631))
        (PORT datad (212:212:212) (240:240:240))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE z_comp\[35\]\~SCLR_LUT)
    (DELAY
      (ABSOLUTE
        (PORT datab (4238:4238:4238) (4554:4554:4554))
        (PORT datac (606:606:606) (590:590:590))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[33\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (417:417:417))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[35\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (609:609:609) (589:589:589))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|add27_result\[37\]\~74)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2144:2144:2144) (2030:2030:2030))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_4\~74)
    (DELAY
      (ABSOLUTE
        (PORT datad (990:990:990) (964:964:964))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|mac_mult17.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[8] (3256:3256:3256) (3217:3217:3217))
        (PORT datab[8] (3256:3256:3256) (3217:3217:3217))
        (IOPATH dataa dataout (3193:3193:3193) (3193:3193:3193))
        (IOPATH datab dataout (2701:2701:2701) (2701:2701:2701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2145:2145:2145) (2039:2039:2039))
        (PORT datab (717:717:717) (721:721:721))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (789:789:789))
        (PORT datab (2493:2493:2493) (2332:2332:2332))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2208:2208:2208) (2076:2076:2076))
        (PORT datab (717:717:717) (734:734:734))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_1\~110)
    (DELAY
      (ABSOLUTE
        (PORT datad (1818:1818:1818) (1791:1791:1791))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (645:645:645) (646:646:646))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (449:449:449))
        (PORT datab (636:636:636) (632:632:632))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (629:629:629))
        (PORT datab (394:394:394) (408:408:408))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zcs\|Mult0_rtl_0\|auto_generated\|op_2\~110)
    (DELAY
      (ABSOLUTE
        (PORT datab (437:437:437) (438:438:438))
        (PORT datad (646:646:646) (635:635:635))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (716:716:716) (717:717:717))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (709:709:709) (710:710:710))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE zrs\|Mult0_rtl_1\|auto_generated\|op_4\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (718:718:718))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1800:1800:1800) (1716:1716:1716))
        (PORT datab (899:899:899) (872:872:872))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (899:899:899))
        (PORT datab (1782:1782:1782) (1704:1704:1704))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (898:898:898))
        (PORT datab (1707:1707:1707) (1656:1656:1656))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1772:1772:1772) (1702:1702:1702))
        (PORT datab (946:946:946) (927:927:927))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (878:878:878))
        (PORT datab (1854:1854:1854) (1767:1767:1767))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (908:908:908))
        (PORT datab (1971:1971:1971) (1959:1959:1959))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (905:905:905))
        (PORT datab (1519:1519:1519) (1471:1471:1471))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (905:905:905))
        (PORT datab (1816:1816:1816) (1741:1741:1741))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (877:877:877))
        (PORT datab (1790:1790:1790) (1719:1719:1719))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2064:2064:2064) (1997:1997:1997))
        (PORT datab (858:858:858) (847:847:847))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (943:943:943))
        (PORT datab (1725:1725:1725) (1679:1679:1679))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2275:2275:2275) (2190:2190:2190))
        (PORT datab (930:930:930) (901:901:901))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1742:1742:1742) (1691:1691:1691))
        (PORT datab (940:940:940) (909:909:909))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (890:890:890))
        (PORT datab (1529:1529:1529) (1483:1483:1483))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (882:882:882))
        (PORT datab (1658:1658:1658) (1612:1612:1612))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (894:894:894))
        (PORT datab (1791:1791:1791) (1713:1713:1713))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1836:1836:1836) (1765:1765:1765))
        (PORT datab (943:943:943) (916:916:916))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1666:1666:1666) (1717:1717:1717))
        (PORT datab (904:904:904) (886:886:886))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (941:941:941))
        (PORT datab (1566:1566:1566) (1513:1513:1513))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (886:886:886))
        (PORT datab (1525:1525:1525) (1487:1487:1487))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1769:1769:1769) (1710:1710:1710))
        (PORT datab (912:912:912) (890:890:890))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (929:929:929))
        (PORT datab (1896:1896:1896) (1807:1807:1807))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (886:886:886))
        (PORT datab (1818:1818:1818) (1735:1735:1735))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1777:1777:1777) (1706:1706:1706))
        (PORT datab (913:913:913) (887:887:887))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (885:885:885))
        (PORT datab (1713:1713:1713) (1667:1667:1667))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1684:1684:1684) (1642:1642:1642))
        (PORT datab (958:958:958) (919:919:919))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (919:919:919))
        (PORT datab (2103:2103:2103) (2016:2016:2016))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1598:1598:1598))
        (PORT datab (911:911:911) (877:877:877))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1131:1131:1131))
        (PORT datab (2035:2035:2035) (2069:2069:2069))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (900:900:900))
        (PORT datab (1491:1491:1491) (1439:1439:1439))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1534:1534:1534) (1563:1563:1563))
        (PORT datab (937:937:937) (908:908:908))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1539:1539:1539) (1504:1504:1504))
        (PORT datab (982:982:982) (947:947:947))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1510:1510:1510) (1539:1539:1539))
        (PORT datab (938:938:938) (904:904:904))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1681:1681:1681) (1637:1637:1637))
        (PORT datab (884:884:884) (864:864:864))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (904:904:904))
        (PORT datab (1770:1770:1770) (1711:1711:1711))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (869:869:869))
        (PORT datab (1408:1408:1408) (1448:1448:1448))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (863:863:863))
        (PORT datab (1523:1523:1523) (1473:1473:1473))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1893:1893:1893) (1819:1819:1819))
        (PORT datab (893:893:893) (874:874:874))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (874:874:874))
        (PORT datad (1492:1492:1492) (1434:1434:1434))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2372:2372:2372) (2413:2413:2413))
        (PORT datab (2273:2273:2273) (2340:2340:2340))
        (PORT datac (1685:1685:1685) (1703:1703:1703))
        (PORT datad (2323:2323:2323) (2332:2332:2332))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (618:618:618))
        (PORT datab (660:660:660) (649:649:649))
        (PORT datac (2270:2270:2270) (2219:2219:2219))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (523:523:523) (584:584:584))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (1055:1055:1055))
        (PORT datab (410:410:410) (548:548:548))
        (PORT datad (364:364:364) (367:367:367))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5256:5256:5256) (4944:4944:4944))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (487:487:487) (552:552:552))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (1059:1059:1059))
        (PORT datab (409:409:409) (548:548:548))
        (PORT datad (364:364:364) (366:366:366))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5256:5256:5256) (4944:4944:4944))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (534:534:534) (585:585:585))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (1049:1049:1049))
        (PORT datab (411:411:411) (550:550:550))
        (PORT datad (394:394:394) (396:396:396))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5256:5256:5256) (4944:4944:4944))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (913:913:913))
        (PORT datab (981:981:981) (948:948:948))
        (PORT datad (287:287:287) (363:363:363))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5361:5361:5361) (5103:5103:5103))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (666:666:666))
        (PORT datab (1025:1025:1025) (1053:1053:1053))
        (PORT datac (765:765:765) (808:808:808))
        (PORT datad (925:925:925) (951:951:951))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1004:1004:1004) (1054:1054:1054))
        (PORT datac (988:988:988) (1014:1014:1014))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (809:809:809))
        (PORT datab (1377:1377:1377) (1395:1395:1395))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE data_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5732:5732:5732) (5433:5433:5433))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[0\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datac (304:304:304) (398:398:398))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5689:5689:5689) (5306:5306:5306))
        (PORT ena (1400:1400:1400) (1359:1359:1359))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (571:571:571))
        (PORT datab (2774:2774:2774) (2707:2707:2707))
        (PORT datac (4521:4521:4521) (4865:4865:4865))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (943:943:943) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[1\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (784:784:784))
        (PORT datab (532:532:532) (581:581:581))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5427:5427:5427) (5038:5038:5038))
        (PORT ena (1340:1340:1340) (1300:1300:1300))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (4569:4569:4569) (4909:4909:4909))
        (PORT datac (2626:2626:2626) (2611:2611:2611))
        (PORT datad (495:495:495) (541:541:541))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (943:943:943) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|V_Cont\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2166:2166:2166))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5689:5689:5689) (5306:5306:5306))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[2\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (560:560:560) (622:622:622))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5427:5427:5427) (5038:5038:5038))
        (PORT ena (1340:1340:1340) (1300:1300:1300))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (4571:4571:4571) (4911:4911:4911))
        (PORT datac (2655:2655:2655) (2583:2583:2583))
        (PORT datad (483:483:483) (538:538:538))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (943:943:943) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[3\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (556:556:556) (614:614:614))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5427:5427:5427) (5038:5038:5038))
        (PORT ena (1340:1340:1340) (1300:1300:1300))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (554:554:554))
        (PORT datab (3053:3053:3053) (2983:2983:2983))
        (PORT datac (4520:4520:4520) (4864:4864:4864))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (943:943:943) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[4\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (521:521:521) (592:592:592))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5427:5427:5427) (5038:5038:5038))
        (PORT ena (1340:1340:1340) (1300:1300:1300))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (4567:4567:4567) (4906:4906:4906))
        (PORT datac (482:482:482) (530:530:530))
        (PORT datad (3332:3332:3332) (3260:3260:3260))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (943:943:943) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2844:2844:2844) (2763:2763:2763))
        (PORT datac (4519:4519:4519) (4863:4863:4863))
        (PORT datad (449:449:449) (500:500:500))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (943:943:943) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[5\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (536:536:536) (590:590:590))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[6\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (583:583:583))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5427:5427:5427) (5038:5038:5038))
        (PORT ena (1340:1340:1340) (1300:1300:1300))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (4570:4570:4570) (4909:4909:4909))
        (PORT datac (3091:3091:3091) (3020:3020:3020))
        (PORT datad (717:717:717) (742:742:742))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (943:943:943) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[7\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (771:771:771))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5427:5427:5427) (5038:5038:5038))
        (PORT ena (1340:1340:1340) (1300:1300:1300))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (4570:4570:4570) (4909:4909:4909))
        (PORT datac (2169:2169:2169) (2128:2128:2128))
        (PORT datad (472:472:472) (519:519:519))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (943:943:943) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_Y\[8\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datad (502:502:502) (563:563:563))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5427:5427:5427) (5038:5038:5038))
        (PORT ena (1340:1340:1340) (1300:1300:1300))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (4570:4570:4570) (4910:4910:4910))
        (PORT datac (2419:2419:2419) (2358:2358:2358))
        (PORT datad (483:483:483) (537:537:537))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (943:943:943) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oCoord_X\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (376:376:376))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5705:5705:5705) (5322:5322:5322))
        (PORT ena (1693:1693:1693) (1653:1653:1653))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (829:829:829))
        (PORT datab (2096:2096:2096) (2167:2167:2167))
        (PORT datac (4523:4523:4523) (4867:4867:4867))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (943:943:943) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5707:5707:5707) (5321:5321:5321))
        (PORT ena (1490:1490:1490) (1456:1456:1456))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (4566:4566:4566) (4905:4905:4905))
        (PORT datac (2801:2801:2801) (2730:2730:2730))
        (PORT datad (685:685:685) (714:714:714))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (943:943:943) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5707:5707:5707) (5321:5321:5321))
        (PORT ena (1490:1490:1490) (1456:1456:1456))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (794:794:794) (827:827:827))
        (PORT datac (4523:4523:4523) (4868:4868:4868))
        (PORT datad (2845:2845:2845) (2801:2801:2801))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (943:943:943) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_X\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5707:5707:5707) (5321:5321:5321))
        (PORT ena (1490:1490:1490) (1456:1456:1456))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (4566:4566:4566) (4904:4904:4904))
        (PORT datac (761:761:761) (792:792:792))
        (PORT datad (2518:2518:2518) (2478:2478:2478))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (943:943:943) (927:927:927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oCoord_Y\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2165:2165:2165))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5427:5427:5427) (5038:5038:5038))
        (PORT ena (1340:1340:1340) (1300:1300:1300))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2938:2938:2938) (2978:2978:2978))
        (PORT clk (2505:2505:2505) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3757:3757:3757) (3751:3751:3751))
        (PORT d[1] (3398:3398:3398) (3457:3457:3457))
        (PORT d[2] (5101:5101:5101) (5276:5276:5276))
        (PORT d[3] (3937:3937:3937) (4196:4196:4196))
        (PORT d[4] (3420:3420:3420) (3484:3484:3484))
        (PORT d[5] (3493:3493:3493) (3514:3514:3514))
        (PORT d[6] (4330:4330:4330) (4313:4313:4313))
        (PORT d[7] (3744:3744:3744) (3892:3892:3892))
        (PORT d[8] (4085:4085:4085) (4245:4245:4245))
        (PORT d[9] (5368:5368:5368) (5356:5356:5356))
        (PORT d[10] (3385:3385:3385) (3575:3575:3575))
        (PORT d[11] (3432:3432:3432) (3470:3470:3470))
        (PORT d[12] (3967:3967:3967) (4192:4192:4192))
        (PORT clk (2501:2501:2501) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3022:3022:3022) (2899:2899:2899))
        (PORT clk (2501:2501:2501) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (PORT d[0] (3624:3624:3624) (3521:3521:3521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5696:5696:5696) (5641:5641:5641))
        (PORT clk (2464:2464:2464) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4746:4746:4746) (4741:4741:4741))
        (PORT d[1] (3350:3350:3350) (3457:3457:3457))
        (PORT d[2] (5241:5241:5241) (5157:5157:5157))
        (PORT d[3] (5144:5144:5144) (5050:5050:5050))
        (PORT d[4] (4939:4939:4939) (4970:4970:4970))
        (PORT d[5] (5053:5053:5053) (5012:5012:5012))
        (PORT d[6] (5373:5373:5373) (5312:5312:5312))
        (PORT d[7] (4971:4971:4971) (4950:4950:4950))
        (PORT d[8] (4484:4484:4484) (4457:4457:4457))
        (PORT d[9] (3342:3342:3342) (3527:3527:3527))
        (PORT d[10] (4123:4123:4123) (4248:4248:4248))
        (PORT d[11] (5088:5088:5088) (5060:5060:5060))
        (PORT d[12] (5950:5950:5950) (5991:5991:5991))
        (PORT clk (2459:2459:2459) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (778:778:778) (730:730:730))
        (PORT clk (2459:2459:2459) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2448:2448:2448))
        (PORT d[0] (3436:3436:3436) (3455:3455:3455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2441:2441:2441))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2461:2461:2461) (2544:2544:2544))
        (PORT datab (1941:1941:1941) (2053:2053:2053))
        (PORT datac (2772:2772:2772) (2777:2777:2777))
        (PORT datad (794:794:794) (812:812:812))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1714:1714:1714) (1800:1800:1800))
        (PORT datab (2088:2088:2088) (2145:2145:2145))
        (PORT datac (1539:1539:1539) (1615:1615:1615))
        (PORT datad (1028:1028:1028) (1036:1036:1036))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3077:3077:3077) (3211:3211:3211))
        (PORT clk (2487:2487:2487) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5378:5378:5378) (5539:5539:5539))
        (PORT d[1] (3870:3870:3870) (3960:3960:3960))
        (PORT d[2] (4388:4388:4388) (4554:4554:4554))
        (PORT d[3] (3753:3753:3753) (3981:3981:3981))
        (PORT d[4] (3974:3974:3974) (4143:4143:4143))
        (PORT d[5] (4856:4856:4856) (5085:5085:5085))
        (PORT d[6] (6070:6070:6070) (5981:5981:5981))
        (PORT d[7] (4925:4925:4925) (5126:5126:5126))
        (PORT d[8] (3786:3786:3786) (4002:4002:4002))
        (PORT d[9] (5460:5460:5460) (5401:5401:5401))
        (PORT d[10] (3814:3814:3814) (3971:3971:3971))
        (PORT d[11] (3005:3005:3005) (3118:3118:3118))
        (PORT d[12] (4966:4966:4966) (5099:5099:5099))
        (PORT clk (2483:2483:2483) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3440:3440:3440) (3452:3452:3452))
        (PORT clk (2483:2483:2483) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2506:2506:2506))
        (PORT d[0] (4667:4667:4667) (4635:4635:4635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5904:5904:5904) (5901:5901:5901))
        (PORT clk (2446:2446:2446) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4183:4183:4183) (4224:4224:4224))
        (PORT d[1] (3146:3146:3146) (3318:3318:3318))
        (PORT d[2] (4930:4930:4930) (4900:4900:4900))
        (PORT d[3] (4345:4345:4345) (4331:4331:4331))
        (PORT d[4] (5388:5388:5388) (5460:5460:5460))
        (PORT d[5] (4721:4721:4721) (4702:4702:4702))
        (PORT d[6] (4986:4986:4986) (5053:5053:5053))
        (PORT d[7] (5072:5072:5072) (5098:5098:5098))
        (PORT d[8] (4356:4356:4356) (4335:4335:4335))
        (PORT d[9] (4236:4236:4236) (4505:4505:4505))
        (PORT d[10] (3064:3064:3064) (3183:3183:3183))
        (PORT d[11] (4351:4351:4351) (4351:4351:4351))
        (PORT d[12] (6433:6433:6433) (6523:6523:6523))
        (PORT clk (2441:2441:2441) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1319:1319:1319) (1235:1235:1235))
        (PORT clk (2441:2441:2441) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2428:2428:2428))
        (PORT d[0] (4658:4658:4658) (4530:4530:4530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2421:2421:2421))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2458:2458:2458) (2539:2539:2539))
        (PORT datab (1944:1944:1944) (2056:2056:2056))
        (PORT datac (2771:2771:2771) (2776:2776:2776))
        (PORT datad (793:793:793) (810:810:810))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1797:1797:1797))
        (PORT datab (2090:2090:2090) (2147:2147:2147))
        (PORT datac (1543:1543:1543) (1620:1620:1620))
        (PORT datad (1029:1029:1029) (1037:1037:1037))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2903:2903:2903) (2978:2978:2978))
        (PORT clk (2558:2558:2558) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3706:3706:3706) (3676:3676:3676))
        (PORT d[1] (3813:3813:3813) (3994:3994:3994))
        (PORT d[2] (3840:3840:3840) (3917:3917:3917))
        (PORT d[3] (3004:3004:3004) (3161:3161:3161))
        (PORT d[4] (3625:3625:3625) (3760:3760:3760))
        (PORT d[5] (4005:4005:4005) (4160:4160:4160))
        (PORT d[6] (3782:3782:3782) (3759:3759:3759))
        (PORT d[7] (3540:3540:3540) (3749:3749:3749))
        (PORT d[8] (3387:3387:3387) (3562:3562:3562))
        (PORT d[9] (3296:3296:3296) (3287:3287:3287))
        (PORT d[10] (3054:3054:3054) (3203:3203:3203))
        (PORT d[11] (2670:2670:2670) (2769:2769:2769))
        (PORT d[12] (3865:3865:3865) (4040:4040:4040))
        (PORT clk (2554:2554:2554) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1943:1943:1943) (1852:1852:1852))
        (PORT clk (2554:2554:2554) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2581:2581:2581))
        (PORT d[0] (2547:2547:2547) (2470:2470:2470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5859:5859:5859) (5824:5824:5824))
        (PORT clk (2517:2517:2517) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (2033:2033:2033))
        (PORT d[1] (2584:2584:2584) (2670:2670:2670))
        (PORT d[2] (2710:2710:2710) (2714:2714:2714))
        (PORT d[3] (2823:2823:2823) (2826:2826:2826))
        (PORT d[4] (2458:2458:2458) (2466:2466:2466))
        (PORT d[5] (2271:2271:2271) (2309:2309:2309))
        (PORT d[6] (2468:2468:2468) (2490:2490:2490))
        (PORT d[7] (1945:1945:1945) (1979:1979:1979))
        (PORT d[8] (2244:2244:2244) (2267:2267:2267))
        (PORT d[9] (2977:2977:2977) (3123:3123:3123))
        (PORT d[10] (2665:2665:2665) (2704:2704:2704))
        (PORT d[11] (2239:2239:2239) (2282:2282:2282))
        (PORT d[12] (2287:2287:2287) (2334:2334:2334))
        (PORT clk (2512:2512:2512) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1638:1638:1638) (1528:1528:1528))
        (PORT clk (2512:2512:2512) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2503:2503:2503))
        (PORT d[0] (2321:2321:2321) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2496:2496:2496))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2447:2447:2447) (2525:2525:2525))
        (PORT datab (1949:1949:1949) (2061:2061:2061))
        (PORT datac (2768:2768:2768) (2772:2772:2772))
        (PORT datad (787:787:787) (803:803:803))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1706:1706:1706) (1791:1791:1791))
        (PORT datab (2092:2092:2092) (2150:2150:2150))
        (PORT datac (1548:1548:1548) (1626:1626:1626))
        (PORT datad (1030:1030:1030) (1038:1038:1038))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4275:4275:4275) (4346:4346:4346))
        (PORT clk (2496:2496:2496) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4756:4756:4756) (4725:4725:4725))
        (PORT d[1] (4479:4479:4479) (4650:4650:4650))
        (PORT d[2] (4972:4972:4972) (5064:5064:5064))
        (PORT d[3] (3375:3375:3375) (3572:3572:3572))
        (PORT d[4] (4280:4280:4280) (4436:4436:4436))
        (PORT d[5] (4346:4346:4346) (4530:4530:4530))
        (PORT d[6] (5436:5436:5436) (5380:5380:5380))
        (PORT d[7] (4295:4295:4295) (4530:4530:4530))
        (PORT d[8] (3765:3765:3765) (3944:3944:3944))
        (PORT d[9] (4429:4429:4429) (4421:4421:4421))
        (PORT d[10] (4109:4109:4109) (4252:4252:4252))
        (PORT d[11] (4682:4682:4682) (4744:4744:4744))
        (PORT d[12] (4254:4254:4254) (4430:4430:4430))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3900:3900:3900) (3793:3793:3793))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (PORT d[0] (4245:4245:4245) (4254:4254:4254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7993:7993:7993) (7928:7928:7928))
        (PORT clk (2455:2455:2455) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3794:3794:3794) (3841:3841:3841))
        (PORT d[1] (3023:3023:3023) (3146:3146:3146))
        (PORT d[2] (4525:4525:4525) (4530:4530:4530))
        (PORT d[3] (4237:4237:4237) (4237:4237:4237))
        (PORT d[4] (5329:5329:5329) (5345:5345:5345))
        (PORT d[5] (4071:4071:4071) (4109:4109:4109))
        (PORT d[6] (4265:4265:4265) (4289:4289:4289))
        (PORT d[7] (3742:3742:3742) (3772:3772:3772))
        (PORT d[8] (4085:4085:4085) (4099:4099:4099))
        (PORT d[9] (3838:3838:3838) (4070:4070:4070))
        (PORT d[10] (3667:3667:3667) (3755:3755:3755))
        (PORT d[11] (3746:3746:3746) (3803:3803:3803))
        (PORT d[12] (4324:4324:4324) (4369:4369:4369))
        (PORT clk (2450:2450:2450) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1424:1424:1424) (1359:1359:1359))
        (PORT clk (2450:2450:2450) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (PORT d[0] (3956:3956:3956) (3916:3916:3916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2432:2432:2432))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1446:1446:1446) (1488:1488:1488))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|out_address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT asdata (1047:1047:1047) (1072:1072:1072))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (723:723:723))
        (PORT datab (1903:1903:1903) (1812:1812:1812))
        (PORT datac (1808:1808:1808) (1854:1854:1854))
        (PORT datad (813:813:813) (848:848:848))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (720:720:720))
        (PORT datab (2493:2493:2493) (2519:2519:2519))
        (PORT datac (3344:3344:3344) (3406:3406:3406))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2200:2200:2200))
        (PORT asdata (1876:1876:1876) (1909:1909:1909))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|out_address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2204:2204:2204))
        (PORT asdata (1847:1847:1847) (1880:1880:1880))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (413:413:413))
        (PORT datab (1138:1138:1138) (1234:1234:1234))
        (PORT datac (360:360:360) (369:369:369))
        (PORT datad (1366:1366:1366) (1395:1395:1395))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE addr_reg\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2579:2579:2579) (2583:2583:2583))
        (PORT datac (1927:1927:1927) (1916:1916:1916))
        (PORT datad (3926:3926:3926) (4241:4241:4241))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE addr_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2701:2701:2701) (2676:2676:2676))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|decode2\|w_anode2555w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1168:1168:1168) (1220:1220:1220))
        (PORT datac (1128:1128:1128) (1186:1186:1186))
        (PORT datad (1092:1092:1092) (1138:1138:1138))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2310:2310:2310) (2374:2374:2374))
        (PORT datab (2410:2410:2410) (2466:2466:2466))
        (PORT datac (1630:1630:1630) (1759:1759:1759))
        (PORT datad (843:843:843) (879:879:879))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode3130w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1463:1463:1463))
        (PORT datac (1372:1372:1372) (1407:1407:1407))
        (PORT datad (1365:1365:1365) (1389:1389:1389))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1408:1408:1408) (1467:1467:1467))
        (PORT datab (1459:1459:1459) (1507:1507:1507))
        (PORT datac (269:269:269) (325:325:325))
        (PORT datad (1461:1461:1461) (1492:1492:1492))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2370:2370:2370) (2424:2424:2424))
        (PORT clk (2508:2508:2508) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3951:3951:3951) (4031:4031:4031))
        (PORT d[1] (2941:2941:2941) (3065:3065:3065))
        (PORT d[2] (3130:3130:3130) (3192:3192:3192))
        (PORT d[3] (2669:2669:2669) (2794:2794:2794))
        (PORT d[4] (4080:4080:4080) (4176:4176:4176))
        (PORT d[5] (3918:3918:3918) (4027:4027:4027))
        (PORT d[6] (2554:2554:2554) (2563:2563:2563))
        (PORT d[7] (2828:2828:2828) (2834:2834:2834))
        (PORT d[8] (2860:2860:2860) (2864:2864:2864))
        (PORT d[9] (3199:3199:3199) (3194:3194:3194))
        (PORT d[10] (2533:2533:2533) (2606:2606:2606))
        (PORT d[11] (3716:3716:3716) (3693:3693:3693))
        (PORT d[12] (2695:2695:2695) (2793:2793:2793))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2766:2766:2766) (2655:2655:2655))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (PORT d[0] (3679:3679:3679) (3618:3618:3618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6133:6133:6133) (6127:6127:6127))
        (PORT clk (2467:2467:2467) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1563:1563:1563) (1604:1604:1604))
        (PORT d[1] (1535:1535:1535) (1560:1560:1560))
        (PORT d[2] (2387:2387:2387) (2378:2378:2378))
        (PORT d[3] (1546:1546:1546) (1585:1585:1585))
        (PORT d[4] (2537:2537:2537) (2562:2562:2562))
        (PORT d[5] (1869:1869:1869) (1893:1893:1893))
        (PORT d[6] (2508:2508:2508) (2513:2513:2513))
        (PORT d[7] (3207:3207:3207) (3156:3156:3156))
        (PORT d[8] (2153:2153:2153) (2163:2163:2163))
        (PORT d[9] (1938:1938:1938) (1978:1978:1978))
        (PORT d[10] (1845:1845:1845) (1873:1873:1873))
        (PORT d[11] (1816:1816:1816) (1826:1826:1826))
        (PORT d[12] (2279:2279:2279) (2309:2309:2309))
        (PORT clk (2462:2462:2462) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1727:1727:1727) (1654:1654:1654))
        (PORT clk (2462:2462:2462) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2453:2453:2453))
        (PORT d[0] (2677:2677:2677) (2637:2637:2637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a100.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2309:2309:2309) (2373:2373:2373))
        (PORT datab (2412:2412:2412) (2469:2469:2469))
        (PORT datac (1630:1630:1630) (1759:1759:1759))
        (PORT datad (844:844:844) (881:881:881))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1408:1408:1408) (1467:1467:1467))
        (PORT datab (1459:1459:1459) (1507:1507:1507))
        (PORT datac (269:269:269) (325:325:325))
        (PORT datad (1462:1462:1462) (1493:1493:1493))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2577:2577:2577) (2626:2626:2626))
        (PORT clk (2513:2513:2513) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3395:3395:3395) (3395:3395:3395))
        (PORT d[1] (3032:3032:3032) (3092:3092:3092))
        (PORT d[2] (4727:4727:4727) (4901:4901:4901))
        (PORT d[3] (3579:3579:3579) (3841:3841:3841))
        (PORT d[4] (3060:3060:3060) (3108:3108:3108))
        (PORT d[5] (3145:3145:3145) (3167:3167:3167))
        (PORT d[6] (3990:3990:3990) (3976:3976:3976))
        (PORT d[7] (3708:3708:3708) (3855:3855:3855))
        (PORT d[8] (3429:3429:3429) (3600:3600:3600))
        (PORT d[9] (5005:5005:5005) (4999:4999:4999))
        (PORT d[10] (3387:3387:3387) (3576:3576:3576))
        (PORT d[11] (3747:3747:3747) (3773:3773:3773))
        (PORT d[12] (3946:3946:3946) (4168:4168:4168))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3883:3883:3883) (3819:3819:3819))
        (PORT clk (2509:2509:2509) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2532:2532:2532))
        (PORT d[0] (2919:2919:2919) (2842:2842:2842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5698:5698:5698) (5642:5642:5642))
        (PORT clk (2472:2472:2472) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4032:4032:4032) (4040:4040:4040))
        (PORT d[1] (3322:3322:3322) (3442:3442:3442))
        (PORT d[2] (5028:5028:5028) (4927:4927:4927))
        (PORT d[3] (4832:4832:4832) (4741:4741:4741))
        (PORT d[4] (4976:4976:4976) (5012:5012:5012))
        (PORT d[5] (4673:4673:4673) (4633:4633:4633))
        (PORT d[6] (5003:5003:5003) (4947:4947:4947))
        (PORT d[7] (4948:4948:4948) (4924:4924:4924))
        (PORT d[8] (4153:4153:4153) (4132:4132:4132))
        (PORT d[9] (3696:3696:3696) (3869:3869:3869))
        (PORT d[10] (3789:3789:3789) (3917:3917:3917))
        (PORT d[11] (5103:5103:5103) (5067:5067:5067))
        (PORT d[12] (5981:5981:5981) (6024:6024:6024))
        (PORT clk (2467:2467:2467) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1672:1672:1672) (1549:1549:1549))
        (PORT clk (2467:2467:2467) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2454:2454:2454))
        (PORT d[0] (3106:3106:3106) (3111:3111:3111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a96.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (731:731:731))
        (PORT datab (2247:2247:2247) (2160:2160:2160))
        (PORT datac (2520:2520:2520) (2569:2569:2569))
        (PORT datad (813:813:813) (849:849:849))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2307:2307:2307) (2371:2371:2371))
        (PORT datab (2416:2416:2416) (2473:2473:2473))
        (PORT datac (1629:1629:1629) (1759:1759:1759))
        (PORT datad (846:846:846) (883:883:883))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1406:1406:1406) (1465:1465:1465))
        (PORT datab (1454:1454:1454) (1500:1500:1500))
        (PORT datac (275:275:275) (332:332:332))
        (PORT datad (1458:1458:1458) (1490:1490:1490))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2134:2134:2134))
        (PORT clk (2570:2570:2570) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (1943:1943:1943))
        (PORT d[1] (1582:1582:1582) (1639:1639:1639))
        (PORT d[2] (4280:4280:4280) (4392:4392:4392))
        (PORT d[3] (1828:1828:1828) (1880:1880:1880))
        (PORT d[4] (1566:1566:1566) (1621:1621:1621))
        (PORT d[5] (1421:1421:1421) (1462:1462:1462))
        (PORT d[6] (2185:2185:2185) (2227:2227:2227))
        (PORT d[7] (1459:1459:1459) (1494:1494:1494))
        (PORT d[8] (1551:1551:1551) (1608:1608:1608))
        (PORT d[9] (1485:1485:1485) (1529:1529:1529))
        (PORT d[10] (2948:2948:2948) (3103:3103:3103))
        (PORT d[11] (1784:1784:1784) (1814:1814:1814))
        (PORT d[12] (1522:1522:1522) (1565:1565:1565))
        (PORT clk (2566:2566:2566) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1059:1059:1059))
        (PORT clk (2566:2566:2566) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2592:2592:2592))
        (PORT d[0] (1751:1751:1751) (1706:1706:1706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3866:3866:3866) (3805:3805:3805))
        (PORT clk (2529:2529:2529) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3291:3291:3291) (3280:3280:3280))
        (PORT d[1] (3015:3015:3015) (3142:3142:3142))
        (PORT d[2] (3137:3137:3137) (3084:3084:3084))
        (PORT d[3] (2857:2857:2857) (2809:2809:2809))
        (PORT d[4] (3050:3050:3050) (3031:3031:3031))
        (PORT d[5] (3095:3095:3095) (3067:3067:3067))
        (PORT d[6] (3944:3944:3944) (3886:3886:3886))
        (PORT d[7] (3958:3958:3958) (3950:3950:3950))
        (PORT d[8] (2707:2707:2707) (2681:2681:2681))
        (PORT d[9] (2546:2546:2546) (2613:2613:2613))
        (PORT d[10] (3393:3393:3393) (3516:3516:3516))
        (PORT d[11] (3273:3273:3273) (3244:3244:3244))
        (PORT d[12] (3040:3040:3040) (3014:3014:3014))
        (PORT clk (2524:2524:2524) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (1907:1907:1907))
        (PORT clk (2524:2524:2524) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2514:2514:2514))
        (PORT d[0] (3093:3093:3093) (3059:3059:3059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a108.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2507:2507:2507))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2311:2311:2311) (2376:2376:2376))
        (PORT datab (2408:2408:2408) (2464:2464:2464))
        (PORT datac (1630:1630:1630) (1760:1760:1760))
        (PORT datad (842:842:842) (878:878:878))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1406:1406:1406) (1464:1464:1464))
        (PORT datab (1452:1452:1452) (1498:1498:1498))
        (PORT datac (276:276:276) (333:333:333))
        (PORT datad (1457:1457:1457) (1488:1488:1488))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1852:1852:1852) (1907:1907:1907))
        (PORT clk (2566:2566:2566) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2301:2301:2301) (2308:2308:2308))
        (PORT d[1] (1941:1941:1941) (1999:1999:1999))
        (PORT d[2] (4314:4314:4314) (4439:4439:4439))
        (PORT d[3] (2177:2177:2177) (2231:2231:2231))
        (PORT d[4] (1945:1945:1945) (1987:1987:1987))
        (PORT d[5] (1758:1758:1758) (1799:1799:1799))
        (PORT d[6] (1926:1926:1926) (1974:1974:1974))
        (PORT d[7] (2128:2128:2128) (2161:2161:2161))
        (PORT d[8] (1921:1921:1921) (1976:1976:1976))
        (PORT d[9] (2180:2180:2180) (2217:2217:2217))
        (PORT d[10] (3301:3301:3301) (3437:3437:3437))
        (PORT d[11] (1934:1934:1934) (1978:1978:1978))
        (PORT d[12] (1887:1887:1887) (1931:1931:1931))
        (PORT clk (2562:2562:2562) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1469:1469:1469) (1405:1405:1405))
        (PORT clk (2562:2562:2562) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2587:2587:2587))
        (PORT d[0] (2044:2044:2044) (1987:1987:1987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4233:4233:4233) (4173:4173:4173))
        (PORT clk (2525:2525:2525) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3342:3342:3342) (3352:3352:3352))
        (PORT d[1] (2664:2664:2664) (2770:2770:2770))
        (PORT d[2] (3831:3831:3831) (3760:3760:3760))
        (PORT d[3] (3202:3202:3202) (3154:3154:3154))
        (PORT d[4] (3379:3379:3379) (3360:3360:3360))
        (PORT d[5] (4499:4499:4499) (4442:4442:4442))
        (PORT d[6] (3960:3960:3960) (3906:3906:3906))
        (PORT d[7] (3943:3943:3943) (3930:3930:3930))
        (PORT d[8] (3086:3086:3086) (3066:3066:3066))
        (PORT d[9] (2902:2902:2902) (2966:2966:2966))
        (PORT d[10] (3406:3406:3406) (3520:3520:3520))
        (PORT d[11] (3963:3963:3963) (3930:3930:3930))
        (PORT d[12] (3748:3748:3748) (3719:3719:3719))
        (PORT clk (2520:2520:2520) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (1840:1840:1840))
        (PORT clk (2520:2520:2520) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2509:2509:2509))
        (PORT d[0] (3056:3056:3056) (3027:3027:3027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a104.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2502:2502:2502))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (729:729:729))
        (PORT datab (1404:1404:1404) (1405:1405:1405))
        (PORT datac (1950:1950:1950) (1932:1932:1932))
        (PORT datad (813:813:813) (848:848:848))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT datab (395:395:395) (409:409:409))
        (PORT datac (373:373:373) (376:376:376))
        (PORT datad (1361:1361:1361) (1390:1390:1390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2303:2303:2303) (2366:2366:2366))
        (PORT datab (2421:2421:2421) (2480:2480:2480))
        (PORT datac (1627:1627:1627) (1757:1757:1757))
        (PORT datad (848:848:848) (886:886:886))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1465:1465:1465))
        (PORT datab (1455:1455:1455) (1502:1502:1502))
        (PORT datac (273:273:273) (330:330:330))
        (PORT datad (1459:1459:1459) (1491:1491:1491))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1833:1833:1833) (1888:1888:1888))
        (PORT clk (2558:2558:2558) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (2690:2690:2690))
        (PORT d[1] (2308:2308:2308) (2365:2365:2365))
        (PORT d[2] (4675:4675:4675) (4800:4800:4800))
        (PORT d[3] (2515:2515:2515) (2567:2567:2567))
        (PORT d[4] (2305:2305:2305) (2363:2363:2363))
        (PORT d[5] (2107:2107:2107) (2138:2138:2138))
        (PORT d[6] (3909:3909:3909) (3867:3867:3867))
        (PORT d[7] (2445:2445:2445) (2470:2470:2470))
        (PORT d[8] (3767:3767:3767) (3930:3930:3930))
        (PORT d[9] (2174:2174:2174) (2212:2212:2212))
        (PORT d[10] (3006:3006:3006) (3200:3200:3200))
        (PORT d[11] (2317:2317:2317) (2358:2358:2358))
        (PORT d[12] (2268:2268:2268) (2309:2309:2309))
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1793:1793:1793) (1724:1724:1724))
        (PORT clk (2554:2554:2554) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2580:2580:2580))
        (PORT d[0] (2397:2397:2397) (2336:2336:2336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4626:4626:4626) (4570:4570:4570))
        (PORT clk (2517:2517:2517) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3348:3348:3348) (3361:3361:3361))
        (PORT d[1] (2958:2958:2958) (3079:3079:3079))
        (PORT d[2] (4209:4209:4209) (4133:4133:4133))
        (PORT d[3] (3523:3523:3523) (3475:3475:3475))
        (PORT d[4] (3750:3750:3750) (3727:3727:3727))
        (PORT d[5] (3811:3811:3811) (3778:3778:3778))
        (PORT d[6] (4338:4338:4338) (4283:4283:4283))
        (PORT d[7] (4308:4308:4308) (4282:4282:4282))
        (PORT d[8] (3702:3702:3702) (3681:3681:3681))
        (PORT d[9] (3388:3388:3388) (3536:3536:3536))
        (PORT d[10] (3431:3431:3431) (3554:3554:3554))
        (PORT d[11] (3988:3988:3988) (3958:3958:3958))
        (PORT d[12] (3797:3797:3797) (3772:3772:3772))
        (PORT clk (2512:2512:2512) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1693:1693:1693) (1617:1617:1617))
        (PORT clk (2512:2512:2512) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2502:2502:2502))
        (PORT d[0] (3589:3589:3589) (3470:3470:3470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a112.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2495:2495:2495))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2313:2313:2313) (2378:2378:2378))
        (PORT datab (2407:2407:2407) (2463:2463:2463))
        (PORT datac (1632:1632:1632) (1762:1762:1762))
        (PORT datad (842:842:842) (878:878:878))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1408:1408:1408) (1467:1467:1467))
        (PORT datab (1458:1458:1458) (1505:1505:1505))
        (PORT datac (271:271:271) (328:328:328))
        (PORT datad (1461:1461:1461) (1491:1491:1491))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1424:1424:1424) (1426:1426:1426))
        (PORT clk (2567:2567:2567) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1489:1489:1489) (1531:1531:1531))
        (PORT d[1] (1200:1200:1200) (1253:1253:1253))
        (PORT d[2] (4315:4315:4315) (4438:4438:4438))
        (PORT d[3] (1490:1490:1490) (1536:1536:1536))
        (PORT d[4] (1167:1167:1167) (1223:1223:1223))
        (PORT d[5] (1135:1135:1135) (1185:1185:1185))
        (PORT d[6] (1155:1155:1155) (1203:1203:1203))
        (PORT d[7] (1109:1109:1109) (1144:1144:1144))
        (PORT d[8] (1476:1476:1476) (1522:1522:1522))
        (PORT d[9] (1100:1100:1100) (1139:1139:1139))
        (PORT d[10] (1417:1417:1417) (1452:1452:1452))
        (PORT d[11] (1125:1125:1125) (1163:1163:1163))
        (PORT d[12] (1153:1153:1153) (1192:1192:1192))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1044:1044:1044))
        (PORT clk (2563:2563:2563) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2598:2598:2598))
        (PORT d[0] (1746:1746:1746) (1690:1690:1690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (3454:3454:3454))
        (PORT clk (2526:2526:2526) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2939:2939:2939) (2905:2905:2905))
        (PORT d[1] (2396:2396:2396) (2391:2391:2391))
        (PORT d[2] (3805:3805:3805) (3729:3729:3729))
        (PORT d[3] (2499:2499:2499) (2447:2447:2447))
        (PORT d[4] (2655:2655:2655) (2632:2632:2632))
        (PORT d[5] (2713:2713:2713) (2682:2682:2682))
        (PORT d[6] (2936:2936:2936) (2885:2885:2885))
        (PORT d[7] (4308:4308:4308) (4300:4300:4300))
        (PORT d[8] (2327:2327:2327) (2297:2297:2297))
        (PORT d[9] (2166:2166:2166) (2230:2230:2230))
        (PORT d[10] (2679:2679:2679) (2635:2635:2635))
        (PORT d[11] (2652:2652:2652) (2638:2638:2638))
        (PORT d[12] (2671:2671:2671) (2641:2641:2641))
        (PORT clk (2521:2521:2521) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1745:1745:1745) (1659:1659:1659))
        (PORT clk (2521:2521:2521) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2520:2520:2520))
        (PORT d[0] (2299:2299:2299) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a116.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2513:2513:2513))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1705:1705:1705) (1772:1772:1772))
        (PORT datab (2069:2069:2069) (2045:2045:2045))
        (PORT datac (1036:1036:1036) (1028:1028:1028))
        (PORT datad (798:798:798) (838:838:838))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1409:1409:1409) (1432:1432:1432))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (553:553:553))
        (PORT datab (1137:1137:1137) (1234:1234:1234))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1364:1364:1364) (1388:1388:1388))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|out_address_reg_b\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2203:2203:2203))
        (PORT asdata (1596:1596:1596) (1639:1639:1639))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|decode2\|w_anode2369w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1162:1162:1162) (1213:1213:1213))
        (PORT datac (1124:1124:1124) (1181:1181:1181))
        (PORT datad (1093:1093:1093) (1139:1139:1139))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2333:2333:2333) (2368:2368:2368))
        (PORT datab (2998:2998:2998) (3015:3015:3015))
        (PORT datac (1517:1517:1517) (1623:1623:1623))
        (PORT datad (438:438:438) (448:448:448))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode3130w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1420:1420:1420) (1469:1469:1469))
        (PORT datac (1370:1370:1370) (1405:1405:1405))
        (PORT datad (1362:1362:1362) (1385:1385:1385))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1489:1489:1489) (1573:1573:1573))
        (PORT datab (1538:1538:1538) (1615:1615:1615))
        (PORT datac (1350:1350:1350) (1390:1390:1390))
        (PORT datad (442:442:442) (461:461:461))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2452:2452:2452) (2442:2442:2442))
        (PORT clk (2491:2491:2491) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2512:2512:2512))
        (PORT d[1] (3649:3649:3649) (3817:3817:3817))
        (PORT d[2] (2764:2764:2764) (2772:2772:2772))
        (PORT d[3] (1874:1874:1874) (1953:1953:1953))
        (PORT d[4] (3894:3894:3894) (4052:4052:4052))
        (PORT d[5] (2722:2722:2722) (2730:2730:2730))
        (PORT d[6] (2261:2261:2261) (2316:2316:2316))
        (PORT d[7] (2682:2682:2682) (2691:2691:2691))
        (PORT d[8] (2233:2233:2233) (2276:2276:2276))
        (PORT d[9] (2730:2730:2730) (2741:2741:2741))
        (PORT d[10] (2362:2362:2362) (2372:2372:2372))
        (PORT d[11] (3042:3042:3042) (3054:3054:3054))
        (PORT d[12] (2688:2688:2688) (2733:2733:2733))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1828:1828:1828) (1798:1798:1798))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2512:2512:2512))
        (PORT d[0] (3210:3210:3210) (3136:3136:3136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4794:4794:4794) (4710:4710:4710))
        (PORT clk (2450:2450:2450) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (2877:2877:2877))
        (PORT d[1] (3210:3210:3210) (3164:3164:3164))
        (PORT d[2] (3251:3251:3251) (3188:3188:3188))
        (PORT d[3] (3615:3615:3615) (3564:3564:3564))
        (PORT d[4] (3883:3883:3883) (3825:3825:3825))
        (PORT d[5] (4022:4022:4022) (3961:3961:3961))
        (PORT d[6] (3604:3604:3604) (3546:3546:3546))
        (PORT d[7] (3027:3027:3027) (2994:2994:2994))
        (PORT d[8] (3301:3301:3301) (3258:3258:3258))
        (PORT d[9] (3115:3115:3115) (3170:3170:3170))
        (PORT d[10] (3196:3196:3196) (3188:3188:3188))
        (PORT d[11] (3563:3563:3563) (3500:3500:3500))
        (PORT d[12] (3773:3773:3773) (3722:3722:3722))
        (PORT clk (2445:2445:2445) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1738:1738:1738) (1664:1664:1664))
        (PORT clk (2445:2445:2445) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2434:2434:2434))
        (PORT d[0] (3354:3354:3354) (3205:3205:3205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2427:2427:2427))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2329:2329:2329) (2363:2363:2363))
        (PORT datab (2995:2995:2995) (3012:3012:3012))
        (PORT datac (1519:1519:1519) (1625:1625:1625))
        (PORT datad (442:442:442) (453:453:453))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1489:1489:1489) (1572:1572:1572))
        (PORT datab (1538:1538:1538) (1615:1615:1615))
        (PORT datac (1351:1351:1351) (1390:1390:1390))
        (PORT datad (443:443:443) (462:462:462))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3548:3548:3548) (3620:3620:3620))
        (PORT clk (2549:2549:2549) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3701:3701:3701) (3672:3672:3672))
        (PORT d[1] (3268:3268:3268) (3426:3426:3426))
        (PORT d[2] (4716:4716:4716) (4831:4831:4831))
        (PORT d[3] (3386:3386:3386) (3544:3544:3544))
        (PORT d[4] (3894:3894:3894) (4013:4013:4013))
        (PORT d[5] (4752:4752:4752) (4938:4938:4938))
        (PORT d[6] (3765:3765:3765) (3741:3741:3741))
        (PORT d[7] (3213:3213:3213) (3442:3442:3442))
        (PORT d[8] (3362:3362:3362) (3532:3532:3532))
        (PORT d[9] (3571:3571:3571) (3555:3555:3555))
        (PORT d[10] (3067:3067:3067) (3211:3211:3211))
        (PORT d[11] (3064:3064:3064) (3172:3172:3172))
        (PORT d[12] (3746:3746:3746) (3900:3900:3900))
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2621:2621:2621) (2594:2594:2594))
        (PORT clk (2545:2545:2545) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (PORT d[0] (3474:3474:3474) (3363:3363:3363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6223:6223:6223) (6187:6187:6187))
        (PORT clk (2508:2508:2508) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2684:2684:2684) (2727:2727:2727))
        (PORT d[1] (2584:2584:2584) (2669:2669:2669))
        (PORT d[2] (3788:3788:3788) (3792:3792:3792))
        (PORT d[3] (3226:3226:3226) (3222:3222:3222))
        (PORT d[4] (2863:2863:2863) (2874:2874:2874))
        (PORT d[5] (2968:2968:2968) (3004:3004:3004))
        (PORT d[6] (2859:2859:2859) (2888:2888:2888))
        (PORT d[7] (2684:2684:2684) (2719:2719:2719))
        (PORT d[8] (2657:2657:2657) (2688:2688:2688))
        (PORT d[9] (2597:2597:2597) (2633:2633:2633))
        (PORT d[10] (3011:3011:3011) (3037:3037:3037))
        (PORT d[11] (2649:2649:2649) (2700:2700:2700))
        (PORT d[12] (2652:2652:2652) (2702:2702:2702))
        (PORT clk (2503:2503:2503) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2311:2311:2311))
        (PORT clk (2503:2503:2503) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2493:2493:2493))
        (PORT d[0] (3264:3264:3264) (3170:3170:3170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2486:2486:2486))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1710:1710:1710) (1777:1777:1777))
        (PORT datab (2470:2470:2470) (2447:2447:2447))
        (PORT datac (1907:1907:1907) (1838:1838:1838))
        (PORT datad (800:800:800) (839:839:839))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (586:586:586))
        (PORT datab (2829:2829:2829) (2859:2859:2859))
        (PORT datac (2987:2987:2987) (3033:3033:3033))
        (PORT datad (1640:1640:1640) (1755:1755:1755))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1573:1573:1573))
        (PORT datab (1538:1538:1538) (1614:1614:1614))
        (PORT datac (1350:1350:1350) (1390:1390:1390))
        (PORT datad (442:442:442) (460:460:460))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2382:2382:2382) (2435:2435:2435))
        (PORT clk (2540:2540:2540) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3676:3676:3676) (3808:3808:3808))
        (PORT d[1] (2327:2327:2327) (2335:2335:2335))
        (PORT d[2] (3566:3566:3566) (3649:3649:3649))
        (PORT d[3] (3020:3020:3020) (3164:3164:3164))
        (PORT d[4] (3855:3855:3855) (3975:3975:3975))
        (PORT d[5] (3567:3567:3567) (3673:3673:3673))
        (PORT d[6] (1889:1889:1889) (1915:1915:1915))
        (PORT d[7] (3629:3629:3629) (3894:3894:3894))
        (PORT d[8] (2544:2544:2544) (2549:2549:2549))
        (PORT d[9] (2958:2958:2958) (2971:2971:2971))
        (PORT d[10] (2264:2264:2264) (2341:2341:2341))
        (PORT d[11] (3093:3093:3093) (3191:3191:3191))
        (PORT d[12] (3412:3412:3412) (3542:3542:3542))
        (PORT clk (2536:2536:2536) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (1824:1824:1824))
        (PORT clk (2536:2536:2536) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (PORT d[0] (2441:2441:2441) (2423:2423:2423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4618:4618:4618) (4524:4524:4524))
        (PORT clk (2499:2499:2499) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (857:857:857) (891:891:891))
        (PORT d[1] (1202:1202:1202) (1244:1244:1244))
        (PORT d[2] (1977:1977:1977) (1972:1972:1972))
        (PORT d[3] (1186:1186:1186) (1213:1213:1213))
        (PORT d[4] (1486:1486:1486) (1518:1518:1518))
        (PORT d[5] (1506:1506:1506) (1532:1532:1532))
        (PORT d[6] (1422:1422:1422) (1447:1447:1447))
        (PORT d[7] (1209:1209:1209) (1240:1240:1240))
        (PORT d[8] (897:897:897) (944:944:944))
        (PORT d[9] (1187:1187:1187) (1229:1229:1229))
        (PORT d[10] (1194:1194:1194) (1233:1233:1233))
        (PORT d[11] (1194:1194:1194) (1232:1232:1232))
        (PORT d[12] (1429:1429:1429) (1445:1445:1445))
        (PORT clk (2494:2494:2494) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1158:1158:1158) (1086:1086:1086))
        (PORT clk (2494:2494:2494) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (PORT d[0] (2318:2318:2318) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2478:2478:2478))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (577:577:577))
        (PORT datab (2830:2830:2830) (2859:2859:2859))
        (PORT datac (2992:2992:2992) (3040:3040:3040))
        (PORT datad (1635:1635:1635) (1748:1748:1748))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1571:1571:1571))
        (PORT datab (1536:1536:1536) (1612:1612:1612))
        (PORT datac (1349:1349:1349) (1388:1388:1388))
        (PORT datad (440:440:440) (458:458:458))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (2804:2804:2804))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4648:4648:4648) (4817:4817:4817))
        (PORT d[1] (2913:2913:2913) (3026:3026:3026))
        (PORT d[2] (5140:5140:5140) (5298:5298:5298))
        (PORT d[3] (3442:3442:3442) (3696:3696:3696))
        (PORT d[4] (4691:4691:4691) (4897:4897:4897))
        (PORT d[5] (4876:4876:4876) (5149:5149:5149))
        (PORT d[6] (5886:5886:5886) (5809:5809:5809))
        (PORT d[7] (3570:3570:3570) (3799:3799:3799))
        (PORT d[8] (3821:3821:3821) (4076:4076:4076))
        (PORT d[9] (5524:5524:5524) (5477:5477:5477))
        (PORT d[10] (2755:2755:2755) (2921:2921:2921))
        (PORT d[11] (3294:3294:3294) (3380:3380:3380))
        (PORT d[12] (3944:3944:3944) (4091:4091:4091))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3152:3152:3152) (3165:3165:3165))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT d[0] (3662:3662:3662) (3611:3611:3611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5562:5562:5562) (5562:5562:5562))
        (PORT clk (2492:2492:2492) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2789:2789:2789) (2825:2825:2825))
        (PORT d[1] (3495:3495:3495) (3683:3683:3683))
        (PORT d[2] (3260:3260:3260) (3282:3282:3282))
        (PORT d[3] (5421:5421:5421) (5395:5395:5395))
        (PORT d[4] (3439:3439:3439) (3473:3473:3473))
        (PORT d[5] (3114:3114:3114) (3140:3140:3140))
        (PORT d[6] (4243:4243:4243) (4308:4308:4308))
        (PORT d[7] (3742:3742:3742) (3730:3730:3730))
        (PORT d[8] (3348:3348:3348) (3340:3340:3340))
        (PORT d[9] (4618:4618:4618) (4922:4922:4922))
        (PORT d[10] (3055:3055:3055) (3182:3182:3182))
        (PORT d[11] (3054:3054:3054) (3081:3081:3081))
        (PORT d[12] (6011:6011:6011) (6071:6071:6071))
        (PORT clk (2487:2487:2487) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1087:1087:1087) (1010:1010:1010))
        (PORT clk (2487:2487:2487) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (PORT d[0] (4233:4233:4233) (4160:4160:4160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2469:2469:2469))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (721:721:721))
        (PORT datab (1522:1522:1522) (1468:1468:1468))
        (PORT datac (2009:2009:2009) (2034:2034:2034))
        (PORT datad (812:812:812) (848:848:848))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (587:587:587))
        (PORT datab (2829:2829:2829) (2858:2858:2858))
        (PORT datac (2985:2985:2985) (3031:3031:3031))
        (PORT datad (1641:1641:1641) (1756:1756:1756))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1570:1570:1570))
        (PORT datab (1532:1532:1532) (1607:1607:1607))
        (PORT datac (1346:1346:1346) (1386:1386:1386))
        (PORT datad (436:436:436) (454:454:454))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3144:3144:3144))
        (PORT clk (2523:2523:2523) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4600:4600:4600) (4721:4721:4721))
        (PORT d[1] (2887:2887:2887) (2963:2963:2963))
        (PORT d[2] (4236:4236:4236) (4353:4353:4353))
        (PORT d[3] (3922:3922:3922) (4025:4025:4025))
        (PORT d[4] (3858:3858:3858) (3941:3941:3941))
        (PORT d[5] (4860:4860:4860) (5133:5133:5133))
        (PORT d[6] (5347:5347:5347) (5268:5268:5268))
        (PORT d[7] (3599:3599:3599) (3865:3865:3865))
        (PORT d[8] (4569:4569:4569) (4846:4846:4846))
        (PORT d[9] (3691:3691:3691) (3681:3681:3681))
        (PORT d[10] (2363:2363:2363) (2486:2486:2486))
        (PORT d[11] (2737:2737:2737) (2792:2792:2792))
        (PORT d[12] (3730:3730:3730) (3838:3838:3838))
        (PORT clk (2519:2519:2519) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2655:2655:2655) (2588:2588:2588))
        (PORT clk (2519:2519:2519) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2547:2547:2547))
        (PORT d[0] (3826:3826:3826) (3752:3752:3752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5623:5623:5623) (5634:5634:5634))
        (PORT clk (2482:2482:2482) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1708:1708:1708) (1748:1748:1748))
        (PORT d[1] (2012:2012:2012) (2040:2040:2040))
        (PORT d[2] (1736:1736:1736) (1758:1758:1758))
        (PORT d[3] (4000:4000:4000) (3977:3977:3977))
        (PORT d[4] (2017:2017:2017) (2031:2031:2031))
        (PORT d[5] (1667:1667:1667) (1693:1693:1693))
        (PORT d[6] (2681:2681:2681) (2703:2703:2703))
        (PORT d[7] (3557:3557:3557) (3522:3522:3522))
        (PORT d[8] (1602:1602:1602) (1605:1605:1605))
        (PORT d[9] (3771:3771:3771) (3786:3786:3786))
        (PORT d[10] (2301:2301:2301) (2315:2315:2315))
        (PORT d[11] (1637:1637:1637) (1664:1664:1664))
        (PORT d[12] (2238:2238:2238) (2250:2250:2250))
        (PORT clk (2477:2477:2477) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1110:1110:1110) (1050:1050:1050))
        (PORT clk (2477:2477:2477) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (PORT d[0] (3272:3272:3272) (3214:3214:3214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2462:2462:2462))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (590:590:590))
        (PORT datab (2829:2829:2829) (2858:2858:2858))
        (PORT datac (2983:2983:2983) (3029:3029:3029))
        (PORT datad (1642:1642:1642) (1757:1757:1757))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1489:1489:1489) (1572:1572:1572))
        (PORT datab (1536:1536:1536) (1612:1612:1612))
        (PORT datac (1349:1349:1349) (1389:1389:1389))
        (PORT datad (440:440:440) (459:459:459))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2793:2793:2793))
        (PORT clk (2550:2550:2550) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2630:2630:2630) (2599:2599:2599))
        (PORT d[1] (4906:4906:4906) (5149:5149:5149))
        (PORT d[2] (1710:1710:1710) (1696:1696:1696))
        (PORT d[3] (4649:4649:4649) (4952:4952:4952))
        (PORT d[4] (1701:1701:1701) (1704:1704:1704))
        (PORT d[5] (3266:3266:3266) (3379:3379:3379))
        (PORT d[6] (3154:3154:3154) (3204:3204:3204))
        (PORT d[7] (1876:1876:1876) (1957:1957:1957))
        (PORT d[8] (2934:2934:2934) (3030:3030:3030))
        (PORT d[9] (1753:1753:1753) (1755:1755:1755))
        (PORT d[10] (1688:1688:1688) (1689:1689:1689))
        (PORT d[11] (2482:2482:2482) (2540:2540:2540))
        (PORT d[12] (2038:2038:2038) (2025:2025:2025))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2771:2771:2771) (2602:2602:2602))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2581:2581:2581))
        (PORT d[0] (3379:3379:3379) (3207:3207:3207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3011:3011:3011) (2966:2966:2966))
        (PORT clk (2509:2509:2509) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3608:3608:3608) (3596:3596:3596))
        (PORT d[1] (3035:3035:3035) (3051:3051:3051))
        (PORT d[2] (3944:3944:3944) (3806:3806:3806))
        (PORT d[3] (4312:4312:4312) (4187:4187:4187))
        (PORT d[4] (4855:4855:4855) (4785:4785:4785))
        (PORT d[5] (4089:4089:4089) (3955:3955:3955))
        (PORT d[6] (4288:4288:4288) (4307:4307:4307))
        (PORT d[7] (3809:3809:3809) (3687:3687:3687))
        (PORT d[8] (4275:4275:4275) (4132:4132:4132))
        (PORT d[9] (2852:2852:2852) (2908:2908:2908))
        (PORT d[10] (4451:4451:4451) (4338:4338:4338))
        (PORT d[11] (4930:4930:4930) (4769:4769:4769))
        (PORT d[12] (4630:4630:4630) (4489:4489:4489))
        (PORT clk (2504:2504:2504) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1323:1323:1323))
        (PORT clk (2504:2504:2504) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2503:2503:2503))
        (PORT d[0] (3204:3204:3204) (3020:3020:3020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2496:2496:2496))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (718:718:718))
        (PORT datab (1964:1964:1964) (1867:1867:1867))
        (PORT datac (1712:1712:1712) (1733:1733:1733))
        (PORT datad (812:812:812) (848:848:848))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (405:405:405))
        (PORT datac (392:392:392) (395:395:395))
        (PORT datad (1365:1365:1365) (1394:1394:1394))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2323:2323:2323) (2356:2356:2356))
        (PORT datab (2991:2991:2991) (3007:3007:3007))
        (PORT datac (1523:1523:1523) (1629:1629:1629))
        (PORT datad (449:449:449) (460:460:460))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1569:1569:1569))
        (PORT datab (1531:1531:1531) (1606:1606:1606))
        (PORT datac (1345:1345:1345) (1384:1384:1384))
        (PORT datad (434:434:434) (453:453:453))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3038:3038:3038) (3199:3199:3199))
        (PORT clk (2500:2500:2500) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3488:3488:3488) (3468:3468:3468))
        (PORT d[1] (4438:4438:4438) (4664:4664:4664))
        (PORT d[2] (2363:2363:2363) (2348:2348:2348))
        (PORT d[3] (2548:2548:2548) (2675:2675:2675))
        (PORT d[4] (3121:3121:3121) (3099:3099:3099))
        (PORT d[5] (3658:3658:3658) (3774:3774:3774))
        (PORT d[6] (3592:3592:3592) (3677:3677:3677))
        (PORT d[7] (2236:2236:2236) (2340:2340:2340))
        (PORT d[8] (3004:3004:3004) (3167:3167:3167))
        (PORT d[9] (2394:2394:2394) (2388:2388:2388))
        (PORT d[10] (3108:3108:3108) (3304:3304:3304))
        (PORT d[11] (3390:3390:3390) (3343:3343:3343))
        (PORT d[12] (3028:3028:3028) (3009:3009:3009))
        (PORT clk (2496:2496:2496) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2763:2763:2763) (2701:2701:2701))
        (PORT clk (2496:2496:2496) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (PORT d[0] (3007:3007:3007) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1074:1074:1074) (1068:1068:1068))
        (PORT clk (2459:2459:2459) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3572:3572:3572) (3554:3554:3554))
        (PORT d[1] (3329:3329:3329) (3329:3329:3329))
        (PORT d[2] (4312:4312:4312) (4172:4172:4172))
        (PORT d[3] (4289:4289:4289) (4163:4163:4163))
        (PORT d[4] (3939:3939:3939) (3830:3830:3830))
        (PORT d[5] (4089:4089:4089) (3951:3951:3951))
        (PORT d[6] (3974:3974:3974) (3957:3957:3957))
        (PORT d[7] (4079:4079:4079) (3947:3947:3947))
        (PORT d[8] (3923:3923:3923) (3783:3783:3783))
        (PORT d[9] (2904:2904:2904) (2965:2965:2965))
        (PORT d[10] (4470:4470:4470) (4353:4353:4353))
        (PORT d[11] (4713:4713:4713) (4574:4574:4574))
        (PORT d[12] (4645:4645:4645) (4507:4507:4507))
        (PORT clk (2454:2454:2454) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1381:1381:1381) (1308:1308:1308))
        (PORT clk (2454:2454:2454) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d[0] (3871:3871:3871) (3772:3772:3772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (593:593:593))
        (PORT datab (2828:2828:2828) (2858:2858:2858))
        (PORT datac (2981:2981:2981) (3026:3026:3026))
        (PORT datad (1644:1644:1644) (1760:1760:1760))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1570:1570:1570))
        (PORT datab (1533:1533:1533) (1608:1608:1608))
        (PORT datac (1347:1347:1347) (1386:1386:1386))
        (PORT datad (436:436:436) (455:455:455))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2311:2311:2311) (2409:2409:2409))
        (PORT clk (2545:2545:2545) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4683:4683:4683) (4846:4846:4846))
        (PORT d[1] (2910:2910:2910) (3032:3032:3032))
        (PORT d[2] (5224:5224:5224) (5279:5279:5279))
        (PORT d[3] (3020:3020:3020) (3233:3233:3233))
        (PORT d[4] (4396:4396:4396) (4574:4574:4574))
        (PORT d[5] (4872:4872:4872) (5142:5142:5142))
        (PORT d[6] (6575:6575:6575) (6493:6493:6493))
        (PORT d[7] (4245:4245:4245) (4465:4465:4465))
        (PORT d[8] (3859:3859:3859) (4115:4115:4115))
        (PORT d[9] (5087:5087:5087) (5041:5041:5041))
        (PORT d[10] (3416:3416:3416) (3574:3574:3574))
        (PORT d[11] (2224:2224:2224) (2320:2320:2320))
        (PORT d[12] (3828:3828:3828) (4013:4013:4013))
        (PORT clk (2541:2541:2541) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2891:2891:2891) (2819:2819:2819))
        (PORT clk (2541:2541:2541) (2562:2562:2562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2566:2566:2566))
        (PORT d[0] (3243:3243:3243) (3194:3194:3194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2567:2567:2567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5224:5224:5224) (5204:5204:5204))
        (PORT clk (2504:2504:2504) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (2099:2099:2099))
        (PORT d[1] (3964:3964:3964) (4168:4168:4168))
        (PORT d[2] (2094:2094:2094) (2116:2116:2116))
        (PORT d[3] (3584:3584:3584) (3544:3544:3544))
        (PORT d[4] (2753:2753:2753) (2788:2788:2788))
        (PORT d[5] (2346:2346:2346) (2367:2367:2367))
        (PORT d[6] (3437:3437:3437) (3464:3464:3464))
        (PORT d[7] (3970:3970:3970) (3938:3938:3938))
        (PORT d[8] (2367:2367:2367) (2379:2379:2379))
        (PORT d[9] (3359:3359:3359) (3369:3369:3369))
        (PORT d[10] (3419:3419:3419) (3545:3545:3545))
        (PORT d[11] (2327:2327:2327) (2350:2350:2350))
        (PORT d[12] (2919:2919:2919) (2929:2929:2929))
        (PORT clk (2499:2499:2499) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1378:1378:1378) (1291:1291:1291))
        (PORT clk (2499:2499:2499) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2488:2488:2488))
        (PORT d[0] (3450:3450:3450) (3377:3377:3377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2481:2481:2481))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1709:1709:1709) (1776:1776:1776))
        (PORT datab (3242:3242:3242) (3216:3216:3216))
        (PORT datac (1965:1965:1965) (1929:1929:1929))
        (PORT datad (799:799:799) (839:839:839))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2217:2217:2217) (2242:2242:2242))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (971:971:971))
        (PORT datab (1135:1135:1135) (1231:1231:1231))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[0\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (796:796:796) (844:844:844))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|decode2\|w_anode2648w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1163:1163:1163) (1214:1214:1214))
        (PORT datac (1124:1124:1124) (1182:1182:1182))
        (PORT datad (1093:1093:1093) (1139:1139:1139))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3047:3047:3047) (3091:3091:3091))
        (PORT datab (2518:2518:2518) (2536:2536:2536))
        (PORT datac (1556:1556:1556) (1657:1657:1657))
        (PORT datad (437:437:437) (455:455:455))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode3412w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1464:1464:1464))
        (PORT datac (1372:1372:1372) (1407:1407:1407))
        (PORT datad (1365:1365:1365) (1389:1389:1389))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1719:1719:1719) (1807:1807:1807))
        (PORT datab (1579:1579:1579) (1662:1662:1662))
        (PORT datac (2042:2042:2042) (2094:2094:2094))
        (PORT datad (991:991:991) (1000:1000:1000))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add6\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (1176:1176:1176) (1211:1211:1211))
        (PORT datad (1045:1045:1045) (1061:1061:1061))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE i\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5452:5452:5452) (5173:5173:5173))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (PORT datad (280:280:280) (352:352:352))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (582:582:582))
        (PORT datab (525:525:525) (586:586:586))
        (PORT datac (475:475:475) (535:535:535))
        (PORT datad (472:472:472) (532:532:532))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (362:362:362) (371:371:371))
        (PORT datad (753:753:753) (802:802:802))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (592:592:592))
        (PORT datab (1053:1053:1053) (1069:1069:1069))
        (PORT datad (957:957:957) (925:925:925))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE data_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5096:5096:5096) (4822:4822:4822))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2362:2362:2362))
        (PORT clk (2560:2560:2560) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4020:4020:4020) (3985:3985:3985))
        (PORT d[1] (4103:4103:4103) (4272:4272:4272))
        (PORT d[2] (3593:3593:3593) (3676:3676:3676))
        (PORT d[3] (2969:2969:2969) (3121:3121:3121))
        (PORT d[4] (4211:4211:4211) (4325:4325:4325))
        (PORT d[5] (4322:4322:4322) (4474:4474:4474))
        (PORT d[6] (2621:2621:2621) (2640:2640:2640))
        (PORT d[7] (3553:3553:3553) (3760:3760:3760))
        (PORT d[8] (3714:3714:3714) (3883:3883:3883))
        (PORT d[9] (3657:3657:3657) (3645:3645:3645))
        (PORT d[10] (3428:3428:3428) (3570:3570:3570))
        (PORT d[11] (2360:2360:2360) (2469:2469:2469))
        (PORT d[12] (4188:4188:4188) (4358:4358:4358))
        (PORT clk (2556:2556:2556) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2110:2110:2110) (2073:2073:2073))
        (PORT clk (2556:2556:2556) (2578:2578:2578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2582:2582:2582))
        (PORT d[0] (2864:2864:2864) (2769:2769:2769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5477:5477:5477) (5443:5443:5443))
        (PORT clk (2519:2519:2519) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1698:1698:1698))
        (PORT d[1] (2289:2289:2289) (2336:2336:2336))
        (PORT d[2] (2739:2739:2739) (2746:2746:2746))
        (PORT d[3] (2482:2482:2482) (2480:2480:2480))
        (PORT d[4] (2147:2147:2147) (2157:2157:2157))
        (PORT d[5] (2232:2232:2232) (2263:2263:2263))
        (PORT d[6] (2430:2430:2430) (2445:2445:2445))
        (PORT d[7] (1966:1966:1966) (2008:2008:2008))
        (PORT d[8] (1879:1879:1879) (1901:1901:1901))
        (PORT d[9] (1940:1940:1940) (1983:1983:1983))
        (PORT d[10] (2292:2292:2292) (2329:2329:2329))
        (PORT d[11] (1911:1911:1911) (1962:1962:1962))
        (PORT d[12] (1924:1924:1924) (1968:1968:1968))
        (PORT clk (2514:2514:2514) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1156:1156:1156) (1100:1100:1100))
        (PORT clk (2514:2514:2514) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2504:2504:2504))
        (PORT d[0] (2012:2012:2012) (1948:1948:1948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a157.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2497:2497:2497))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3040:3040:3040) (3081:3081:3081))
        (PORT datab (2514:2514:2514) (2531:2531:2531))
        (PORT datac (1560:1560:1560) (1661:1661:1661))
        (PORT datad (442:442:442) (460:460:460))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1707:1707:1707) (1792:1792:1792))
        (PORT datab (1591:1591:1591) (1675:1675:1675))
        (PORT datac (2047:2047:2047) (2100:2100:2100))
        (PORT datad (996:996:996) (1006:1006:1006))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1510:1510:1510) (1534:1534:1534))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1469:1469:1469) (1503:1503:1503))
        (PORT d[1] (4043:4043:4043) (4244:4244:4244))
        (PORT d[2] (1665:1665:1665) (1674:1674:1674))
        (PORT d[3] (1831:1831:1831) (1919:1919:1919))
        (PORT d[4] (1440:1440:1440) (1487:1487:1487))
        (PORT d[5] (1465:1465:1465) (1507:1507:1507))
        (PORT d[6] (1206:1206:1206) (1265:1265:1265))
        (PORT d[7] (2141:2141:2141) (2181:2181:2181))
        (PORT d[8] (1463:1463:1463) (1510:1510:1510))
        (PORT d[9] (1419:1419:1419) (1449:1449:1449))
        (PORT d[10] (1753:1753:1753) (1783:1783:1783))
        (PORT d[11] (1454:1454:1454) (1487:1487:1487))
        (PORT d[12] (1129:1129:1129) (1175:1175:1175))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1428:1428:1428) (1353:1353:1353))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (PORT d[0] (1990:1990:1990) (1917:1917:1917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3768:3768:3768) (3682:3682:3682))
        (PORT clk (2506:2506:2506) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2166:2166:2166))
        (PORT d[1] (2372:2372:2372) (2357:2357:2357))
        (PORT d[2] (2163:2163:2163) (2108:2108:2108))
        (PORT d[3] (2544:2544:2544) (2504:2504:2504))
        (PORT d[4] (3166:3166:3166) (3120:3120:3120))
        (PORT d[5] (2030:2030:2030) (2007:2007:2007))
        (PORT d[6] (2875:2875:2875) (2816:2816:2816))
        (PORT d[7] (1889:1889:1889) (1847:1847:1847))
        (PORT d[8] (2697:2697:2697) (2662:2662:2662))
        (PORT d[9] (2765:2765:2765) (2796:2796:2796))
        (PORT d[10] (2396:2396:2396) (2381:2381:2381))
        (PORT d[11] (2563:2563:2563) (2532:2532:2532))
        (PORT d[12] (2647:2647:2647) (2606:2606:2606))
        (PORT clk (2501:2501:2501) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1134:1134:1134) (1081:1081:1081))
        (PORT clk (2501:2501:2501) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2492:2492:2492))
        (PORT d[0] (2719:2719:2719) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a149.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3041:3041:3041) (3082:3082:3082))
        (PORT datab (2515:2515:2515) (2532:2532:2532))
        (PORT datac (1559:1559:1559) (1660:1660:1660))
        (PORT datad (440:440:440) (459:459:459))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1719:1719:1719) (1807:1807:1807))
        (PORT datab (1577:1577:1577) (1659:1659:1659))
        (PORT datac (2041:2041:2041) (2093:2093:2093))
        (PORT datad (990:990:990) (999:999:999))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2329:2329:2329) (2453:2453:2453))
        (PORT clk (2547:2547:2547) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (2716:2716:2716))
        (PORT d[1] (2753:2753:2753) (2745:2745:2745))
        (PORT d[2] (2628:2628:2628) (2590:2590:2590))
        (PORT d[3] (3877:3877:3877) (4164:4164:4164))
        (PORT d[4] (2604:2604:2604) (2588:2588:2588))
        (PORT d[5] (4458:4458:4458) (4652:4652:4652))
        (PORT d[6] (3433:3433:3433) (3481:3481:3481))
        (PORT d[7] (2844:2844:2844) (2891:2891:2891))
        (PORT d[8] (3398:3398:3398) (3562:3562:3562))
        (PORT d[9] (2395:2395:2395) (2392:2392:2392))
        (PORT d[10] (2755:2755:2755) (2753:2753:2753))
        (PORT d[11] (3179:3179:3179) (3234:3234:3234))
        (PORT d[12] (2809:2809:2809) (2809:2809:2809))
        (PORT clk (2543:2543:2543) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3682:3682:3682) (3473:3473:3473))
        (PORT clk (2543:2543:2543) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2568:2568:2568))
        (PORT d[0] (3147:3147:3147) (3113:3113:3113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3745:3745:3745) (3703:3703:3703))
        (PORT clk (2506:2506:2506) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4105:4105:4105) (4145:4145:4145))
        (PORT d[1] (3251:3251:3251) (3334:3334:3334))
        (PORT d[2] (4965:4965:4965) (4815:4815:4815))
        (PORT d[3] (5059:5059:5059) (4942:4942:4942))
        (PORT d[4] (4156:4156:4156) (4103:4103:4103))
        (PORT d[5] (4800:4800:4800) (4787:4787:4787))
        (PORT d[6] (3638:3638:3638) (3662:3662:3662))
        (PORT d[7] (4461:4461:4461) (4368:4368:4368))
        (PORT d[8] (5119:5119:5119) (4979:4979:4979))
        (PORT d[9] (2603:2603:2603) (2704:2704:2704))
        (PORT d[10] (3401:3401:3401) (3520:3520:3520))
        (PORT d[11] (5652:5652:5652) (5509:5509:5509))
        (PORT d[12] (5466:5466:5466) (5426:5426:5426))
        (PORT clk (2501:2501:2501) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1347:1347:1347) (1245:1245:1245))
        (PORT clk (2501:2501:2501) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2490:2490:2490))
        (PORT d[0] (3503:3503:3503) (3422:3422:3422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a145.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1775:1775:1775) (1870:1870:1870))
        (PORT datab (1361:1361:1361) (1422:1422:1422))
        (PORT datac (1625:1625:1625) (1605:1605:1605))
        (PORT datad (2794:2794:2794) (2805:2805:2805))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2613:2613:2613) (2628:2628:2628))
        (PORT datab (1270:1270:1270) (1221:1221:1221))
        (PORT datac (1318:1318:1318) (1388:1388:1388))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2996:2996:2996) (3051:3051:3051))
        (PORT datab (2353:2353:2353) (2409:2409:2409))
        (PORT datac (1835:1835:1835) (1926:1926:1926))
        (PORT datad (770:770:770) (791:791:791))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1720:1720:1720) (1809:1809:1809))
        (PORT datab (1577:1577:1577) (1659:1659:1659))
        (PORT datac (2041:2041:2041) (2093:2093:2093))
        (PORT datad (990:990:990) (999:999:999))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (2175:2175:2175))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3698:3698:3698) (3831:3831:3831))
        (PORT d[1] (2370:2370:2370) (2369:2369:2369))
        (PORT d[2] (3557:3557:3557) (3637:3637:3637))
        (PORT d[3] (2964:2964:2964) (3115:3115:3115))
        (PORT d[4] (3001:3001:3001) (3036:3036:3036))
        (PORT d[5] (3284:3284:3284) (3400:3400:3400))
        (PORT d[6] (2271:2271:2271) (2283:2283:2283))
        (PORT d[7] (3911:3911:3911) (4173:4173:4173))
        (PORT d[8] (1924:1924:1924) (1953:1953:1953))
        (PORT d[9] (2913:2913:2913) (2899:2899:2899))
        (PORT d[10] (2171:2171:2171) (2236:2236:2236))
        (PORT d[11] (2720:2720:2720) (2824:2824:2824))
        (PORT d[12] (3428:3428:3428) (3555:3555:3555))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2192:2192:2192))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2559:2559:2559))
        (PORT d[0] (2806:2806:2806) (2715:2715:2715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5540:5540:5540) (5536:5536:5536))
        (PORT clk (2494:2494:2494) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1221:1221:1221))
        (PORT d[1] (1173:1173:1173) (1202:1202:1202))
        (PORT d[2] (1965:1965:1965) (1955:1955:1955))
        (PORT d[3] (1210:1210:1210) (1248:1248:1248))
        (PORT d[4] (1553:1553:1553) (1574:1574:1574))
        (PORT d[5] (1509:1509:1509) (1532:1532:1532))
        (PORT d[6] (1754:1754:1754) (1774:1774:1774))
        (PORT d[7] (3290:3290:3290) (3249:3249:3249))
        (PORT d[8] (1464:1464:1464) (1484:1484:1484))
        (PORT d[9] (1558:1558:1558) (1594:1594:1594))
        (PORT d[10] (882:882:882) (920:920:920))
        (PORT d[11] (1461:1461:1461) (1498:1498:1498))
        (PORT d[12] (1795:1795:1795) (1805:1805:1805))
        (PORT clk (2489:2489:2489) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (1866:1866:1866))
        (PORT clk (2489:2489:2489) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2481:2481:2481))
        (PORT d[0] (2257:2257:2257) (2186:2186:2186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a137.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2474:2474:2474))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2999:2999:2999) (3055:3055:3055))
        (PORT datab (2347:2347:2347) (2402:2402:2402))
        (PORT datac (1835:1835:1835) (1926:1926:1926))
        (PORT datad (763:763:763) (784:784:784))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1710:1710:1710) (1796:1796:1796))
        (PORT datab (1588:1588:1588) (1672:1672:1672))
        (PORT datac (2046:2046:2046) (2099:2099:2099))
        (PORT datad (994:994:994) (1005:1005:1005))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (2136:2136:2136))
        (PORT clk (2571:2571:2571) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (1883:1883:1883))
        (PORT d[1] (1574:1574:1574) (1631:1631:1631))
        (PORT d[2] (4290:4290:4290) (4411:4411:4411))
        (PORT d[3] (2134:2134:2134) (2178:2178:2178))
        (PORT d[4] (1543:1543:1543) (1593:1593:1593))
        (PORT d[5] (1518:1518:1518) (1573:1573:1573))
        (PORT d[6] (1550:1550:1550) (1599:1599:1599))
        (PORT d[7] (2366:2366:2366) (2389:2389:2389))
        (PORT d[8] (1520:1520:1520) (1568:1568:1568))
        (PORT d[9] (1484:1484:1484) (1528:1528:1528))
        (PORT d[10] (1788:1788:1788) (1819:1819:1819))
        (PORT d[11] (1546:1546:1546) (1589:1589:1589))
        (PORT d[12] (1552:1552:1552) (1600:1600:1600))
        (PORT clk (2567:2567:2567) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1407:1407:1407) (1323:1323:1323))
        (PORT clk (2567:2567:2567) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2592:2592:2592))
        (PORT d[0] (2064:2064:2064) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3893:3893:3893) (3833:3833:3833))
        (PORT clk (2530:2530:2530) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3321:3321:3321) (3317:3317:3317))
        (PORT d[1] (2729:2729:2729) (2720:2720:2720))
        (PORT d[2] (3829:3829:3829) (3753:3753:3753))
        (PORT d[3] (2858:2858:2858) (2809:2809:2809))
        (PORT d[4] (3023:3023:3023) (3004:3004:3004))
        (PORT d[5] (3107:3107:3107) (3078:3078:3078))
        (PORT d[6] (3308:3308:3308) (3260:3260:3260))
        (PORT d[7] (4361:4361:4361) (4356:4356:4356))
        (PORT d[8] (2680:2680:2680) (2653:2653:2653))
        (PORT d[9] (2545:2545:2545) (2612:2612:2612))
        (PORT d[10] (4339:4339:4339) (4448:4448:4448))
        (PORT d[11] (3242:3242:3242) (3207:3207:3207))
        (PORT d[12] (3074:3074:3074) (3045:3045:3045))
        (PORT clk (2525:2525:2525) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2611:2611:2611) (2477:2477:2477))
        (PORT clk (2525:2525:2525) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2514:2514:2514))
        (PORT d[0] (2437:2437:2437) (2319:2319:2319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a129.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2507:2507:2507))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1778:1778:1778) (1874:1874:1874))
        (PORT datab (1562:1562:1562) (1496:1496:1496))
        (PORT datac (1317:1317:1317) (1387:1387:1387))
        (PORT datad (1313:1313:1313) (1293:1293:1293))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA0llis34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2999:2999:2999) (3054:3054:3054))
        (PORT datab (2348:2348:2348) (2403:2403:2403))
        (PORT datac (1835:1835:1835) (1926:1926:1926))
        (PORT datad (764:764:764) (785:785:785))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ALTSYNCRAM\~ENA1llis34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1709:1709:1709) (1794:1794:1794))
        (PORT datab (1589:1589:1589) (1672:1672:1672))
        (PORT datac (2046:2046:2046) (2099:2099:2099))
        (PORT datad (995:995:995) (1005:1005:1005))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (1853:1853:1853))
        (PORT clk (2523:2523:2523) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1821:1821:1821) (1858:1858:1858))
        (PORT d[1] (3743:3743:3743) (3953:3953:3953))
        (PORT d[2] (2326:2326:2326) (2327:2327:2327))
        (PORT d[3] (1858:1858:1858) (1939:1939:1939))
        (PORT d[4] (1836:1836:1836) (1886:1886:1886))
        (PORT d[5] (2402:2402:2402) (2418:2418:2418))
        (PORT d[6] (1877:1877:1877) (1931:1931:1931))
        (PORT d[7] (2895:2895:2895) (2932:2932:2932))
        (PORT d[8] (1875:1875:1875) (1922:1922:1922))
        (PORT d[9] (2068:2068:2068) (2093:2093:2093))
        (PORT d[10] (1730:1730:1730) (1749:1749:1749))
        (PORT d[11] (2386:2386:2386) (2405:2405:2405))
        (PORT d[12] (1517:1517:1517) (1566:1566:1566))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2006:2006:2006) (1953:1953:1953))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (PORT d[0] (2968:2968:2968) (2877:2877:2877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4477:4477:4477) (4392:4392:4392))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2511:2511:2511))
        (PORT d[1] (3206:3206:3206) (3156:3156:3156))
        (PORT d[2] (3213:3213:3213) (3130:3130:3130))
        (PORT d[3] (3240:3240:3240) (3192:3192:3192))
        (PORT d[4] (3534:3534:3534) (3484:3484:3484))
        (PORT d[5] (3028:3028:3028) (2985:2985:2985))
        (PORT d[6] (3257:3257:3257) (3201:3201:3201))
        (PORT d[7] (2687:2687:2687) (2657:2657:2657))
        (PORT d[8] (2611:2611:2611) (2574:2574:2574))
        (PORT d[9] (3081:3081:3081) (3142:3142:3142))
        (PORT d[10] (2828:2828:2828) (2824:2824:2824))
        (PORT d[11] (2962:2962:2962) (2924:2924:2924))
        (PORT d[12] (3055:3055:3055) (3015:3015:3015))
        (PORT clk (2477:2477:2477) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2040:2040:2040))
        (PORT clk (2477:2477:2477) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (PORT d[0] (3944:3944:3944) (3760:3760:3760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a141.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2460:2460:2460))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2201:2201:2201))
        (PORT asdata (2045:2045:2045) (2058:2058:2058))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE display\|altsyncram_component\|auto_generated\|out_address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT asdata (835:835:835) (877:877:877))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2969:2969:2969) (2829:2829:2829))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1787:1787:1787) (1815:1815:1815))
        (PORT datad (1721:1721:1721) (1819:1819:1819))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (923:923:923))
        (PORT datab (777:777:777) (843:843:843))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1502:1502:1502) (1544:1544:1544))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (965:965:965) (930:930:930))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2534:2534:2534) (2543:2543:2543))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2540:2540:2540))
        (PORT d[1] (3354:3354:3354) (3525:3525:3525))
        (PORT d[2] (2765:2765:2765) (2773:2773:2773))
        (PORT d[3] (1850:1850:1850) (1934:1934:1934))
        (PORT d[4] (2195:2195:2195) (2246:2246:2246))
        (PORT d[5] (2710:2710:2710) (2718:2718:2718))
        (PORT d[6] (2261:2261:2261) (2315:2315:2315))
        (PORT d[7] (2670:2670:2670) (2678:2678:2678))
        (PORT d[8] (2201:2201:2201) (2240:2240:2240))
        (PORT d[9] (2687:2687:2687) (2695:2695:2695))
        (PORT d[10] (2392:2392:2392) (2394:2394:2394))
        (PORT d[11] (3361:3361:3361) (3365:3365:3365))
        (PORT d[12] (1941:1941:1941) (1993:1993:1993))
        (PORT clk (2494:2494:2494) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (1802:1802:1802))
        (PORT clk (2494:2494:2494) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (PORT d[0] (3176:3176:3176) (3100:3100:3100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4804:4804:4804) (4706:4706:4706))
        (PORT clk (2457:2457:2457) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2910:2910:2910) (2873:2873:2873))
        (PORT d[1] (3181:3181:3181) (3132:3132:3132))
        (PORT d[2] (3281:3281:3281) (3218:3218:3218))
        (PORT d[3] (3588:3588:3588) (3536:3536:3536))
        (PORT d[4] (3859:3859:3859) (3800:3800:3800))
        (PORT d[5] (3386:3386:3386) (3340:3340:3340))
        (PORT d[6] (3603:3603:3603) (3546:3546:3546))
        (PORT d[7] (3046:3046:3046) (3013:3013:3013))
        (PORT d[8] (2953:2953:2953) (2914:2914:2914))
        (PORT d[9] (2522:2522:2522) (2604:2604:2604))
        (PORT d[10] (3200:3200:3200) (3196:3196:3196))
        (PORT d[11] (3588:3588:3588) (3524:3524:3524))
        (PORT d[12] (3352:3352:3352) (3310:3310:3310))
        (PORT clk (2452:2452:2452) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1753:1753:1753) (1678:1678:1678))
        (PORT clk (2452:2452:2452) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (PORT d[0] (3392:3392:3392) (3238:3238:3238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2436:2436:2436))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3596:3596:3596) (3881:3881:3881))
        (PORT clk (2572:2572:2572) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6972:6972:6972) (7045:7045:7045))
        (PORT d[1] (3344:3344:3344) (3471:3471:3471))
        (PORT d[2] (4613:4613:4613) (4734:4734:4734))
        (PORT d[3] (4140:4140:4140) (4379:4379:4379))
        (PORT d[4] (4705:4705:4705) (4892:4892:4892))
        (PORT d[5] (4383:4383:4383) (4572:4572:4572))
        (PORT d[6] (4762:4762:4762) (4979:4979:4979))
        (PORT d[7] (5063:5063:5063) (5362:5362:5362))
        (PORT d[8] (4735:4735:4735) (4955:4955:4955))
        (PORT d[9] (6476:6476:6476) (6462:6462:6462))
        (PORT d[10] (3440:3440:3440) (3590:3590:3590))
        (PORT d[11] (2685:2685:2685) (2822:2822:2822))
        (PORT d[12] (4484:4484:4484) (4663:4663:4663))
        (PORT clk (2568:2568:2568) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2760:2760:2760) (2753:2753:2753))
        (PORT clk (2568:2568:2568) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2598:2598:2598))
        (PORT d[0] (3631:3631:3631) (3621:3621:3621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5933:5933:5933) (5943:5943:5943))
        (PORT clk (2531:2531:2531) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4797:4797:4797) (4883:4883:4883))
        (PORT d[1] (4288:4288:4288) (4516:4516:4516))
        (PORT d[2] (3677:3677:3677) (3697:3697:3697))
        (PORT d[3] (4741:4741:4741) (4765:4765:4765))
        (PORT d[4] (6072:6072:6072) (6179:6179:6179))
        (PORT d[5] (4171:4171:4171) (4106:4106:4106))
        (PORT d[6] (4626:4626:4626) (4735:4735:4735))
        (PORT d[7] (5590:5590:5590) (5702:5702:5702))
        (PORT d[8] (4297:4297:4297) (4226:4226:4226))
        (PORT d[9] (5814:5814:5814) (6241:6241:6241))
        (PORT d[10] (4496:4496:4496) (4677:4677:4677))
        (PORT d[11] (4539:4539:4539) (4479:4479:4479))
        (PORT d[12] (6829:6829:6829) (6971:6971:6971))
        (PORT clk (2526:2526:2526) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2787:2787:2787) (2736:2736:2736))
        (PORT clk (2526:2526:2526) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2520:2520:2520))
        (PORT d[0] (4715:4715:4715) (4522:4522:4522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2513:2513:2513))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1780:1780:1780) (1877:1877:1877))
        (PORT datab (2336:2336:2336) (2366:2366:2366))
        (PORT datac (1318:1318:1318) (1388:1388:1388))
        (PORT datad (2627:2627:2627) (2725:2725:2725))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3075:3075:3075) (3271:3271:3271))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3454:3454:3454) (3431:3431:3431))
        (PORT d[1] (4121:4121:4121) (4364:4364:4364))
        (PORT d[2] (2023:2023:2023) (2006:2006:2006))
        (PORT d[3] (2533:2533:2533) (2642:2642:2642))
        (PORT d[4] (3084:3084:3084) (3057:3057:3057))
        (PORT d[5] (3651:3651:3651) (3767:3767:3767))
        (PORT d[6] (3585:3585:3585) (3668:3668:3668))
        (PORT d[7] (2294:2294:2294) (2400:2400:2400))
        (PORT d[8] (2994:2994:2994) (3156:3156:3156))
        (PORT d[9] (2064:2064:2064) (2068:2068:2068))
        (PORT d[10] (2026:2026:2026) (2023:2023:2023))
        (PORT d[11] (3085:3085:3085) (3046:3046:3046))
        (PORT d[12] (2443:2443:2443) (2436:2436:2436))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3013:3013:3013))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT d[0] (3056:3056:3056) (3046:3046:3046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1434:1434:1434) (1428:1428:1428))
        (PORT clk (2470:2470:2470) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3191:3191:3191) (3177:3177:3177))
        (PORT d[1] (3318:3318:3318) (3319:3319:3319))
        (PORT d[2] (4328:4328:4328) (4189:4189:4189))
        (PORT d[3] (4271:4271:4271) (4145:4145:4145))
        (PORT d[4] (4279:4279:4279) (4151:4151:4151))
        (PORT d[5] (4113:4113:4113) (3977:3977:3977))
        (PORT d[6] (4032:4032:4032) (4014:4014:4014))
        (PORT d[7] (4660:4660:4660) (4517:4517:4517))
        (PORT d[8] (4335:4335:4335) (4191:4191:4191))
        (PORT d[9] (2896:2896:2896) (2956:2956:2956))
        (PORT d[10] (4812:4812:4812) (4694:4694:4694))
        (PORT d[11] (4632:4632:4632) (4487:4487:4487))
        (PORT d[12] (4849:4849:4849) (4680:4680:4680))
        (PORT clk (2465:2465:2465) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1123:1123:1123) (1063:1063:1063))
        (PORT clk (2465:2465:2465) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2456:2456:2456))
        (PORT d[0] (4205:4205:4205) (4099:4099:4099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2449:2449:2449))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2574:2574:2574) (2650:2650:2650))
        (PORT datab (3147:3147:3147) (3131:3131:3131))
        (PORT datac (1318:1318:1318) (1389:1389:1389))
        (PORT datad (1727:1727:1727) (1826:1826:1826))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (449:449:449))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1465:1465:1465) (1500:1500:1500))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (1063:1063:1063) (1137:1137:1137))
        (PORT datac (798:798:798) (851:851:851))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[1\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (454:454:454))
        (PORT datab (410:410:410) (420:420:420))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (814:814:814))
        (PORT datab (1006:1006:1006) (1056:1056:1056))
        (PORT datac (985:985:985) (1011:1011:1011))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1358:1358:1358) (1374:1374:1374))
        (PORT datad (415:415:415) (418:418:418))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE data_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5697:5697:5697) (5396:5396:5396))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2310:2310:2310) (2411:2411:2411))
        (PORT clk (2558:2558:2558) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4073:4073:4073) (4042:4042:4042))
        (PORT d[1] (4168:4168:4168) (4345:4345:4345))
        (PORT d[2] (4235:4235:4235) (4320:4320:4320))
        (PORT d[3] (3022:3022:3022) (3178:3178:3178))
        (PORT d[4] (3885:3885:3885) (4009:4009:4009))
        (PORT d[5] (3669:3669:3669) (3826:3826:3826))
        (PORT d[6] (4207:4207:4207) (4183:4183:4183))
        (PORT d[7] (3978:3978:3978) (4243:4243:4243))
        (PORT d[8] (3746:3746:3746) (3918:3918:3918))
        (PORT d[9] (3668:3668:3668) (3657:3657:3657))
        (PORT d[10] (2941:2941:2941) (3011:3011:3011))
        (PORT d[11] (2696:2696:2696) (2790:2790:2790))
        (PORT d[12] (4274:4274:4274) (4448:4448:4448))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2042:2042:2042))
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2589:2589:2589))
        (PORT d[0] (2533:2533:2533) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5750:5750:5750) (5691:5691:5691))
        (PORT clk (2517:2517:2517) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1604:1604:1604) (1652:1652:1652))
        (PORT d[1] (2243:2243:2243) (2286:2286:2286))
        (PORT d[2] (2349:2349:2349) (2347:2347:2347))
        (PORT d[3] (2463:2463:2463) (2460:2460:2460))
        (PORT d[4] (2109:2109:2109) (2116:2116:2116))
        (PORT d[5] (1898:1898:1898) (1932:1932:1932))
        (PORT d[6] (2111:2111:2111) (2129:2129:2129))
        (PORT d[7] (4017:4017:4017) (4010:4010:4010))
        (PORT d[8] (1865:1865:1865) (1885:1885:1885))
        (PORT d[9] (1883:1883:1883) (1910:1910:1910))
        (PORT d[10] (1962:1962:1962) (2001:2001:2001))
        (PORT d[11] (1867:1867:1867) (1909:1909:1909))
        (PORT d[12] (1912:1912:1912) (1955:1955:1955))
        (PORT clk (2512:2512:2512) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1117:1117:1117) (1059:1059:1059))
        (PORT clk (2512:2512:2512) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (PORT d[0] (2002:2002:2002) (1936:1936:1936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a159.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2504:2504:2504))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2598:2598:2598) (2697:2697:2697))
        (PORT clk (2549:2549:2549) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2720:2720:2720) (2707:2707:2707))
        (PORT d[1] (2737:2737:2737) (2728:2728:2728))
        (PORT d[2] (2561:2561:2561) (2505:2505:2505))
        (PORT d[3] (3902:3902:3902) (4201:4201:4201))
        (PORT d[4] (2919:2919:2919) (2883:2883:2883))
        (PORT d[5] (4458:4458:4458) (4651:4651:4651))
        (PORT d[6] (3130:3130:3130) (3187:3187:3187))
        (PORT d[7] (2907:2907:2907) (3020:3020:3020))
        (PORT d[8] (3234:3234:3234) (3312:3312:3312))
        (PORT d[9] (3238:3238:3238) (3181:3181:3181))
        (PORT d[10] (2747:2747:2747) (2744:2744:2744))
        (PORT d[11] (3215:3215:3215) (3263:3263:3263))
        (PORT d[12] (2796:2796:2796) (2791:2791:2791))
        (PORT clk (2545:2545:2545) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (2940:2940:2940))
        (PORT clk (2545:2545:2545) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2570:2570:2570))
        (PORT d[0] (3140:3140:3140) (3105:3105:3105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3710:3710:3710) (3666:3666:3666))
        (PORT clk (2508:2508:2508) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4325:4325:4325) (4314:4314:4314))
        (PORT d[1] (3376:3376:3376) (3484:3484:3484))
        (PORT d[2] (4630:4630:4630) (4490:4490:4490))
        (PORT d[3] (5051:5051:5051) (4933:4933:4933))
        (PORT d[4] (4526:4526:4526) (4469:4469:4469))
        (PORT d[5] (4719:4719:4719) (4578:4578:4578))
        (PORT d[6] (3929:3929:3929) (3949:3949:3949))
        (PORT d[7] (4493:4493:4493) (4403:4403:4403))
        (PORT d[8] (5160:5160:5160) (5030:5030:5030))
        (PORT d[9] (2896:2896:2896) (2987:2987:2987))
        (PORT d[10] (3431:3431:3431) (3545:3545:3545))
        (PORT d[11] (5700:5700:5700) (5565:5565:5565))
        (PORT d[12] (5323:5323:5323) (5177:5177:5177))
        (PORT clk (2503:2503:2503) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1631:1631:1631) (1530:1530:1530))
        (PORT clk (2503:2503:2503) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2492:2492:2492))
        (PORT d[0] (3122:3122:3122) (3057:3057:3057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a147.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2485:2485:2485))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1396:1396:1396))
        (PORT datab (975:975:975) (1054:1054:1054))
        (PORT datac (1130:1130:1130) (1187:1187:1187))
        (PORT datad (2792:2792:2792) (2732:2732:2732))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1657:1657:1657) (1655:1655:1655))
        (PORT datab (865:865:865) (935:935:935))
        (PORT datac (658:658:658) (627:627:627))
        (PORT datad (711:711:711) (712:712:712))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (446:446:446))
        (PORT datab (1349:1349:1349) (1327:1327:1327))
        (PORT datac (395:395:395) (398:398:398))
        (PORT datad (513:513:513) (581:581:581))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2791:2791:2791))
        (PORT clk (2494:2494:2494) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5385:5385:5385) (5539:5539:5539))
        (PORT d[1] (3864:3864:3864) (3952:3952:3952))
        (PORT d[2] (4433:4433:4433) (4596:4596:4596))
        (PORT d[3] (3494:3494:3494) (3736:3736:3736))
        (PORT d[4] (3965:3965:3965) (4140:4140:4140))
        (PORT d[5] (4824:4824:4824) (5049:5049:5049))
        (PORT d[6] (6065:6065:6065) (5976:5976:5976))
        (PORT d[7] (4657:4657:4657) (4885:4885:4885))
        (PORT d[8] (3812:3812:3812) (4030:4030:4030))
        (PORT d[9] (5459:5459:5459) (5400:5400:5400))
        (PORT d[10] (4110:4110:4110) (4261:4261:4261))
        (PORT d[11] (3004:3004:3004) (3117:3117:3117))
        (PORT d[12] (4315:4315:4315) (4463:4463:4463))
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3450:3450:3450) (3464:3464:3464))
        (PORT clk (2490:2490:2490) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2515:2515:2515))
        (PORT d[0] (4353:4353:4353) (4329:4329:4329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5943:5943:5943) (5938:5938:5938))
        (PORT clk (2453:2453:2453) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3853:3853:3853) (3901:3901:3901))
        (PORT d[1] (3128:3128:3128) (3300:3300:3300))
        (PORT d[2] (5288:5288:5288) (5252:5252:5252))
        (PORT d[3] (4995:4995:4995) (4963:4963:4963))
        (PORT d[4] (5716:5716:5716) (5755:5755:5755))
        (PORT d[5] (3812:3812:3812) (3828:3828:3828))
        (PORT d[6] (4201:4201:4201) (4271:4271:4271))
        (PORT d[7] (4436:4436:4436) (4417:4417:4417))
        (PORT d[8] (4381:4381:4381) (4361:4361:4361))
        (PORT d[9] (4528:4528:4528) (4788:4788:4788))
        (PORT d[10] (3063:3063:3063) (3182:3182:3182))
        (PORT d[11] (4030:4030:4030) (4041:4041:4041))
        (PORT d[12] (6634:6634:6634) (6683:6683:6683))
        (PORT clk (2448:2448:2448) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1540:1540:1540))
        (PORT clk (2448:2448:2448) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2437:2437:2437))
        (PORT d[0] (4029:4029:4029) (3919:3919:3919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2430:2430:2430))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2373:2373:2373))
        (PORT clk (2505:2505:2505) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3354:3354:3354) (3350:3350:3350))
        (PORT d[1] (3403:3403:3403) (3461:3461:3461))
        (PORT d[2] (5066:5066:5066) (5236:5236:5236))
        (PORT d[3] (3890:3890:3890) (4145:4145:4145))
        (PORT d[4] (3422:3422:3422) (3484:3484:3484))
        (PORT d[5] (3453:3453:3453) (3470:3470:3470))
        (PORT d[6] (3978:3978:3978) (3966:3966:3966))
        (PORT d[7] (3391:3391:3391) (3553:3553:3553))
        (PORT d[8] (3399:3399:3399) (3566:3566:3566))
        (PORT d[9] (4776:4776:4776) (4796:4796:4796))
        (PORT d[10] (3764:3764:3764) (3953:3953:3953))
        (PORT d[11] (3422:3422:3422) (3460:3460:3460))
        (PORT d[12] (3612:3612:3612) (3643:3643:3643))
        (PORT clk (2501:2501:2501) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3314:3314:3314) (3191:3191:3191))
        (PORT clk (2501:2501:2501) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (PORT d[0] (3931:3931:3931) (3799:3799:3799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5713:5713:5713) (5659:5659:5659))
        (PORT clk (2464:2464:2464) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4417:4417:4417) (4420:4420:4420))
        (PORT d[1] (3290:3290:3290) (3406:3406:3406))
        (PORT d[2] (5253:5253:5253) (5164:5164:5164))
        (PORT d[3] (4852:4852:4852) (4771:4771:4771))
        (PORT d[4] (5331:5331:5331) (5349:5349:5349))
        (PORT d[5] (5070:5070:5070) (5029:5029:5029))
        (PORT d[6] (5042:5042:5042) (4990:4990:4990))
        (PORT d[7] (4963:4963:4963) (4941:4941:4941))
        (PORT d[8] (4463:4463:4463) (4434:4434:4434))
        (PORT d[9] (3689:3689:3689) (3861:3861:3861))
        (PORT d[10] (3821:3821:3821) (3954:3954:3954))
        (PORT d[11] (4977:4977:4977) (4937:4937:4937))
        (PORT d[12] (4860:4860:4860) (4833:4833:4833))
        (PORT clk (2459:2459:2459) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1125:1125:1125) (1056:1056:1056))
        (PORT clk (2459:2459:2459) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2448:2448:2448))
        (PORT d[0] (3387:3387:3387) (3398:3398:3398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2441:2441:2441))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|_\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (2525:2525:2525) (2558:2558:2558))
        (PORT datac (2945:2945:2945) (2899:2899:2899))
        (PORT datad (894:894:894) (984:984:984))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (413:413:413))
        (PORT datab (816:816:816) (895:895:895))
        (PORT datac (630:630:630) (615:615:615))
        (PORT datad (518:518:518) (586:586:586))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (451:451:451))
        (PORT datab (813:813:813) (891:891:891))
        (PORT datac (378:378:378) (384:384:384))
        (PORT datad (791:791:791) (852:852:852))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (2813:2813:2813))
        (PORT clk (2517:2517:2517) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3464:3464:3464) (3441:3441:3441))
        (PORT d[1] (4162:4162:4162) (4409:4409:4409))
        (PORT d[2] (2017:2017:2017) (2000:2000:2000))
        (PORT d[3] (2901:2901:2901) (3023:3023:3023))
        (PORT d[4] (2800:2800:2800) (2796:2796:2796))
        (PORT d[5] (3638:3638:3638) (3747:3747:3747))
        (PORT d[6] (4196:4196:4196) (4249:4249:4249))
        (PORT d[7] (2268:2268:2268) (2373:2373:2373))
        (PORT d[8] (3350:3350:3350) (3503:3503:3503))
        (PORT d[9] (2083:2083:2083) (2087:2087:2087))
        (PORT d[10] (2020:2020:2020) (2016:2016:2016))
        (PORT d[11] (3079:3079:3079) (3038:3038:3038))
        (PORT d[12] (2386:2386:2386) (2372:2372:2372))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3134:3134:3134) (3056:3056:3056))
        (PORT clk (2513:2513:2513) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2537:2537:2537))
        (PORT d[0] (3029:3029:3029) (3018:3018:3018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1440:1440:1440) (1434:1434:1434))
        (PORT clk (2476:2476:2476) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3209:3209:3209) (3196:3196:3196))
        (PORT d[1] (3332:3332:3332) (3340:3340:3340))
        (PORT d[2] (4286:4286:4286) (4144:4144:4144))
        (PORT d[3] (3953:3953:3953) (3831:3831:3831))
        (PORT d[4] (3918:3918:3918) (3804:3804:3804))
        (PORT d[5] (3708:3708:3708) (3574:3574:3574))
        (PORT d[6] (3994:3994:3994) (3972:3972:3972))
        (PORT d[7] (4333:4333:4333) (4197:4197:4197))
        (PORT d[8] (4343:4343:4343) (4200:4200:4200))
        (PORT d[9] (2850:2850:2850) (2904:2904:2904))
        (PORT d[10] (4852:4852:4852) (4737:4737:4737))
        (PORT d[11] (4277:4277:4277) (4140:4140:4140))
        (PORT d[12] (4633:4633:4633) (4503:4503:4503))
        (PORT clk (2471:2471:2471) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1106:1106:1106) (1048:1048:1048))
        (PORT clk (2471:2471:2471) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2459:2459:2459))
        (PORT d[0] (3505:3505:3505) (3400:3400:3400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2905:2905:2905) (2896:2896:2896))
        (PORT datab (924:924:924) (1007:1007:1007))
        (PORT datac (834:834:834) (906:906:906))
        (PORT datad (2658:2658:2658) (2661:2661:2661))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2733:2733:2733) (2855:2855:2855))
        (PORT clk (2543:2543:2543) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3987:3987:3987) (4115:4115:4115))
        (PORT d[1] (2469:2469:2469) (2482:2482:2482))
        (PORT d[2] (3875:3875:3875) (3961:3961:3961))
        (PORT d[3] (2921:2921:2921) (3068:3068:3068))
        (PORT d[4] (3563:3563:3563) (3697:3697:3697))
        (PORT d[5] (3581:3581:3581) (3694:3694:3694))
        (PORT d[6] (2632:2632:2632) (2648:2648:2648))
        (PORT d[7] (3620:3620:3620) (3886:3886:3886))
        (PORT d[8] (2217:2217:2217) (2229:2229:2229))
        (PORT d[9] (3319:3319:3319) (3300:3300:3300))
        (PORT d[10] (2565:2565:2565) (2639:2639:2639))
        (PORT d[11] (2354:2354:2354) (2455:2455:2455))
        (PORT d[12] (3784:3784:3784) (3909:3909:3909))
        (PORT clk (2539:2539:2539) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2306:2306:2306) (2190:2190:2190))
        (PORT clk (2539:2539:2539) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2567:2567:2567))
        (PORT d[0] (2453:2453:2453) (2439:2439:2439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6085:6085:6085) (6026:6026:6026))
        (PORT clk (2502:2502:2502) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1226:1226:1226) (1268:1268:1268))
        (PORT d[1] (1217:1217:1217) (1251:1251:1251))
        (PORT d[2] (1992:1992:1992) (1990:1990:1990))
        (PORT d[3] (1178:1178:1178) (1215:1215:1215))
        (PORT d[4] (1192:1192:1192) (1225:1225:1225))
        (PORT d[5] (1534:1534:1534) (1566:1566:1566))
        (PORT d[6] (1839:1839:1839) (1852:1852:1852))
        (PORT d[7] (1237:1237:1237) (1274:1274:1274))
        (PORT d[8] (1480:1480:1480) (1496:1496:1496))
        (PORT d[9] (1527:1527:1527) (1561:1561:1561))
        (PORT d[10] (1553:1553:1553) (1588:1588:1588))
        (PORT d[11] (1546:1546:1546) (1592:1592:1592))
        (PORT d[12] (1538:1538:1538) (1577:1577:1577))
        (PORT clk (2497:2497:2497) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1111:1111:1111) (1037:1037:1037))
        (PORT clk (2497:2497:2497) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2489:2489:2489))
        (PORT d[0] (1664:1664:1664) (1602:1602:1602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE display\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2459:2459:2459) (2474:2474:2474))
        (PORT datab (925:925:925) (1008:1008:1008))
        (PORT datac (832:832:832) (904:904:904))
        (PORT datad (1197:1197:1197) (1141:1141:1141))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (517:517:517) (585:585:585))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (657:657:657))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (513:513:513) (580:580:580))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (814:814:814) (893:893:893))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (792:792:792) (854:854:854))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE display\|altsyncram_component\|auto_generated\|mux5\|result_node\[3\]\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1062:1062:1062))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (610:610:610) (595:595:595))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1471:1471:1471) (1542:1542:1542))
        (PORT datab (996:996:996) (1051:1051:1051))
        (PORT datac (936:936:936) (977:977:977))
        (PORT datad (1371:1371:1371) (1356:1356:1356))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1543:1543:1543))
        (PORT datac (934:934:934) (975:975:975))
        (PORT datad (961:961:961) (1004:1004:1004))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1404:1404:1404))
        (PORT datac (4795:4795:4795) (5151:5151:5151))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE color\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5732:5732:5732) (5433:5433:5433))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|Cur_Color_B\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT asdata (1741:1741:1741) (1771:1771:1771))
        (PORT clrn (5385:5385:5385) (4998:4998:4998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (502:502:502) (566:566:566))
        (PORT datac (509:509:509) (572:572:572))
        (PORT datad (505:505:505) (562:562:562))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (891:891:891))
        (PORT datab (724:724:724) (721:721:721))
        (PORT datac (777:777:777) (829:829:829))
        (PORT datad (712:712:712) (716:716:716))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_B\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (319:319:319))
        (PORT datab (259:259:259) (304:304:304))
        (PORT datad (222:222:222) (255:255:255))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (414:414:414))
        (PORT datac (292:292:292) (384:384:384))
        (PORT datad (286:286:286) (363:363:363))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (462:462:462))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (283:283:283) (368:368:368))
        (PORT datad (285:285:285) (361:361:361))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (774:774:774))
        (PORT datac (473:473:473) (541:541:541))
        (PORT datad (503:503:503) (565:565:565))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1602:1602:1602) (1560:1560:1560))
        (PORT datab (859:859:859) (889:889:889))
        (PORT datac (670:670:670) (658:658:658))
        (PORT datad (785:785:785) (825:825:825))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_B\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1095:1095:1095) (1112:1112:1112))
        (PORT datac (780:780:780) (821:821:821))
        (PORT datad (268:268:268) (306:306:306))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1543:1543:1543))
        (PORT datab (994:994:994) (1048:1048:1048))
        (PORT datac (934:934:934) (975:975:975))
        (PORT datad (1374:1374:1374) (1359:1359:1359))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE color\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5732:5732:5732) (5433:5433:5433))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|Cur_Color_B\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2172:2172:2172))
        (PORT asdata (1794:1794:1794) (1861:1861:1861))
        (PORT clrn (5348:5348:5348) (4969:4969:4969))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_B\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1096:1096:1096) (1112:1112:1112))
        (PORT datad (268:268:268) (306:306:306))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_V_SYNC\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (418:418:418))
        (PORT datab (694:694:694) (689:689:689))
        (PORT datac (302:302:302) (396:396:396))
        (PORT datad (294:294:294) (375:375:375))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_V_SYNC\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (729:729:729))
        (PORT datab (782:782:782) (772:772:772))
        (PORT datad (732:732:732) (727:727:727))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oVGA_V_SYNC\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5348:5348:5348) (4969:4969:4969))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|Equal7\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (557:557:557))
        (PORT datab (482:482:482) (540:540:540))
        (PORT datac (457:457:457) (507:507:507))
        (PORT datad (476:476:476) (524:524:524))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_H_SYNC\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (841:841:841))
        (PORT datab (498:498:498) (563:563:563))
        (PORT datac (509:509:509) (571:571:571))
        (PORT datad (505:505:505) (562:562:562))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_H_SYNC\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (428:428:428))
        (PORT datab (458:458:458) (465:465:465))
        (PORT datac (378:378:378) (395:395:395))
        (PORT datad (294:294:294) (375:375:375))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_H_SYNC\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (758:758:758))
        (PORT datab (235:235:235) (270:270:270))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|oVGA_H_SYNC\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2163:2163:2163))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5705:5705:5705) (5322:5322:5322))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_BLANK)
    (DELAY
      (ABSOLUTE
        (PORT datab (1048:1048:1048) (1094:1094:1094))
        (PORT datac (273:273:273) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE p1\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1543:1543:1543))
        (PORT datab (993:993:993) (1047:1047:1047))
        (PORT datac (933:933:933) (974:974:974))
        (PORT datad (1376:1376:1376) (1361:1361:1361))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE color\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5732:5732:5732) (5433:5433:5433))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|Cur_Color_G\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2166:2166:2166))
        (PORT asdata (1800:1800:1800) (1831:1831:1831))
        (PORT clrn (5385:5385:5385) (4998:4998:4998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_G\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (766:766:766))
        (PORT datab (259:259:259) (304:304:304))
        (PORT datac (230:230:230) (278:278:278))
        (PORT datad (223:223:223) (256:256:256))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_G\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (742:742:742))
        (PORT datac (983:983:983) (959:959:959))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_G\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (741:741:741))
        (PORT datad (1010:1010:1010) (994:994:994))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1543:1543:1543))
        (PORT datab (995:995:995) (1049:1049:1049))
        (PORT datac (934:934:934) (976:976:976))
        (PORT datad (1373:1373:1373) (1358:1358:1358))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE color\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5732:5732:5732) (5433:5433:5433))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|Cur_Color_G\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2172:2172:2172))
        (PORT asdata (1717:1717:1717) (1735:1735:1735))
        (PORT clrn (5348:5348:5348) (4969:4969:4969))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_G\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1096:1096:1096) (1112:1112:1112))
        (PORT datad (268:268:268) (307:307:307))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1471:1471:1471) (1542:1542:1542))
        (PORT datab (995:995:995) (1050:1050:1050))
        (PORT datac (935:935:935) (976:976:976))
        (PORT datad (1372:1372:1372) (1357:1357:1357))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE color\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5732:5732:5732) (5433:5433:5433))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|Cur_Color_R\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2172:2172:2172))
        (PORT asdata (1649:1649:1649) (1665:1665:1665))
        (PORT clrn (5348:5348:5348) (4969:4969:4969))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_R\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (841:841:841))
        (PORT datab (256:256:256) (297:297:297))
        (PORT datac (231:231:231) (280:280:280))
        (PORT datad (227:227:227) (263:263:263))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_R\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1096:1096:1096) (1112:1112:1112))
        (PORT datac (276:276:276) (356:356:356))
        (PORT datad (269:269:269) (308:308:308))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_R\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1094:1094:1094) (1110:1110:1110))
        (PORT datad (264:264:264) (302:302:302))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1543:1543:1543))
        (PORT datab (995:995:995) (1050:1050:1050))
        (PORT datac (935:935:935) (976:976:976))
        (PORT datad (1373:1373:1373) (1357:1357:1357))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE color\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5732:5732:5732) (5433:5433:5433))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u1\|Cur_Color_R\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2172:2172:2172))
        (PORT asdata (1683:1683:1683) (1702:1702:1702))
        (PORT clrn (5348:5348:5348) (4969:4969:4969))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u1\|oVGA_R\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1094:1094:1094) (1110:1110:1110))
        (PORT datad (263:263:263) (301:301:301))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
)
