# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RS232_DMA_RAM.srcs/sources_1/ip/Clk_PIC_TOP/Clk_PIC_TOP_sim_netlist.vhdl" \
"../../../../../CLK_FIFO/CLK_FIFO.srcs/sources_1/ip/fifo/fifo_sim_netlist.vhdl" \
"../../../../RS232_DMA_RAM.srcs/sources_1/ip/Clk_gen/Clk_gen_sim_netlist.vhdl" \
"../../../../RS232_DMA_RAM.srcs/sources_1/new/DMA.vhd" \
"../../../../PIC_pkg.vhd" \
"../../../../RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/PIC_pkg.vhd" \
"../../../../RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/PICtop.vhd" \
"../../../../RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/RAM.vhd" \
"../../../../RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/RS232_test.vhd" \
"../../../../RS232_test.vhd" \
"../../../../RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232top.vhd" \
"../../../../../RX_RS232/RX_RS232.srcs/sources_1/new/RX_RS232.vhd" \
"../../../../../ShiftRegister/ShiftRegister/ShiftRegister.srcs/sources_1/new/ShiftRegister.vhd" \
"../../../../../TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd" \
"../../../../RS232_DMA_RAM.srcs/sim_1/imports/RS232_DMA_RAM/tb_PICtop.vhd" \

# Do not sort compile order
nosort
