##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_TO_CAMERA_IntClock
		4.3::Critical Path Report for UART_TO_COMM_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_TO_COMM_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_TO_CAMERA_IntClock:R)
		5.3::Critical Path Report for (UART_TO_COMM_IntClock:R vs. UART_TO_COMM_IntClock:R)
		5.4::Critical Path Report for (UART_TO_CAMERA_IntClock:R vs. UART_TO_CAMERA_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK                | Frequency: 55.35 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK             | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                | N/A                   | Target: 24.00 MHz  | 
Clock: UART_TO_CAMERA_IntClock  | Frequency: 49.49 MHz  | Target: 0.15 MHz   | 
Clock: UART_TO_COMM_IntClock    | Frequency: 55.35 MHz  | Target: 0.15 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock             Capture Clock            Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------------  -----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                UART_TO_CAMERA_IntClock  41666.7          24818       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                UART_TO_COMM_IntClock    41666.7          23600       N/A              N/A         N/A              N/A         N/A              N/A         
UART_TO_CAMERA_IntClock  UART_TO_CAMERA_IntClock  6.5e+006         6479794     N/A              N/A         N/A              N/A         N/A              N/A         
UART_TO_COMM_IntClock    UART_TO_COMM_IntClock    6.5e+006         6483010     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase           
-----------  ------------  -------------------------  
Tx_1(0)_PAD  31412         UART_TO_COMM_IntClock:R    
Tx_2(0)_PAD  29354         UART_TO_CAMERA_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 55.35 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_COMM_IntClock:R#2)   41667
- Setup time                                                     -3470
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14597
-------------------------------------   ----- 
End-of-path arrival time (ps)           14597
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                      iocell1         2485   2485  23600  RISE       1
\UART_TO_COMM:BUART:rx_postpoll\/main_0         macrocell6      5898   8383  23600  RISE       1
\UART_TO_COMM:BUART:rx_postpoll\/q              macrocell6      3350  11733  23600  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2864  14597  23600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_TO_CAMERA_IntClock
*****************************************************
Clock: UART_TO_CAMERA_IntClock
Frequency: 49.49 MHz | Target: 0.15 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock
Path slack     : 6479794p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -5360
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6494640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14846
-------------------------------------   ----- 
End-of-path arrival time (ps)           14846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_0\/q            macrocell39   1250   1250  6479794  RISE       1
\UART_TO_CAMERA:BUART:rx_counter_load\/main_1  macrocell13   7994   9244  6479794  RISE       1
\UART_TO_CAMERA:BUART:rx_counter_load\/q       macrocell13   3350  12594  6479794  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/load   count7cell    2252  14846  6479794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_TO_COMM_IntClock
***************************************************
Clock: UART_TO_COMM_IntClock
Frequency: 55.35 MHz | Target: 0.15 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_COMM_IntClock:R#2)   41667
- Setup time                                                     -3470
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14597
-------------------------------------   ----- 
End-of-path arrival time (ps)           14597
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                      iocell1         2485   2485  23600  RISE       1
\UART_TO_COMM:BUART:rx_postpoll\/main_0         macrocell6      5898   8383  23600  RISE       1
\UART_TO_COMM:BUART:rx_postpoll\/q              macrocell6      3350  11733  23600  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2864  14597  23600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_TO_COMM_IntClock:R)
***********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_COMM_IntClock:R#2)   41667
- Setup time                                                     -3470
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14597
-------------------------------------   ----- 
End-of-path arrival time (ps)           14597
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                      iocell1         2485   2485  23600  RISE       1
\UART_TO_COMM:BUART:rx_postpoll\/main_0         macrocell6      5898   8383  23600  RISE       1
\UART_TO_COMM:BUART:rx_postpoll\/q              macrocell6      3350  11733  23600  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2864  14597  23600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_TO_CAMERA_IntClock:R)
*************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24818p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_CAMERA_IntClock:R#2)   41667
- Setup time                                                       -3470
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13378
-------------------------------------   ----- 
End-of-path arrival time (ps)           13378
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                        iocell3         2009   2009  24818  RISE       1
\UART_TO_CAMERA:BUART:rx_postpoll\/main_1         macrocell14     5780   7789  24818  RISE       1
\UART_TO_CAMERA:BUART:rx_postpoll\/q              macrocell14     3350  11139  24818  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2240  13378  24818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock              datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (UART_TO_COMM_IntClock:R vs. UART_TO_COMM_IntClock:R)
***********************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_2\/q
Path End       : \UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6483010p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -6190
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6493810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10800
-------------------------------------   ----- 
End-of-path arrival time (ps)           10800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_2\/q                      macrocell20     1250   1250  6483010  RISE       1
\UART_TO_COMM:BUART:counter_load_not\/main_3           macrocell2      3906   5156  6483010  RISE       1
\UART_TO_COMM:BUART:counter_load_not\/q                macrocell2      3350   8506  6483010  RISE       1
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2294  10800  6483010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (UART_TO_CAMERA_IntClock:R vs. UART_TO_CAMERA_IntClock:R)
***************************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock
Path slack     : 6479794p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -5360
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6494640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14846
-------------------------------------   ----- 
End-of-path arrival time (ps)           14846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_0\/q            macrocell39   1250   1250  6479794  RISE       1
\UART_TO_CAMERA:BUART:rx_counter_load\/main_1  macrocell13   7994   9244  6479794  RISE       1
\UART_TO_CAMERA:BUART:rx_counter_load\/q       macrocell13   3350  12594  6479794  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/load   count7cell    2252  14846  6479794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_COMM_IntClock:R#2)   41667
- Setup time                                                     -3470
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14597
-------------------------------------   ----- 
End-of-path arrival time (ps)           14597
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                      iocell1         2485   2485  23600  RISE       1
\UART_TO_COMM:BUART:rx_postpoll\/main_0         macrocell6      5898   8383  23600  RISE       1
\UART_TO_COMM:BUART:rx_postpoll\/q              macrocell6      3350  11733  23600  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2864  14597  23600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24818p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_CAMERA_IntClock:R#2)   41667
- Setup time                                                       -3470
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13378
-------------------------------------   ----- 
End-of-path arrival time (ps)           13378
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                        iocell3         2009   2009  24818  RISE       1
\UART_TO_CAMERA:BUART:rx_postpoll\/main_1         macrocell14     5780   7789  24818  RISE       1
\UART_TO_CAMERA:BUART:rx_postpoll\/q              macrocell14     3350  11139  24818  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2240  13378  24818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock              datapathcell6       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_TO_COMM:BUART:rx_last\/main_0
Capture Clock  : \UART_TO_COMM:BUART:rx_last\/clock_0
Path slack     : 29736p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_COMM_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8421
-------------------------------------   ---- 
End-of-path arrival time (ps)           8421
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell1       2485   2485  23600  RISE       1
\UART_TO_COMM:BUART:rx_last\/main_0  macrocell32   5936   8421  29736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_last\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_TO_CAMERA:BUART:rx_last\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:rx_last\/clock_0
Path slack     : 29771p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_CAMERA_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8385
-------------------------------------   ---- 
End-of-path arrival time (ps)           8385
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                             iocell3       2009   2009  24818  RISE       1
\UART_TO_CAMERA:BUART:rx_last\/main_0  macrocell48   6376   8385  29771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_last\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 29773p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_COMM_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8383
-------------------------------------   ---- 
End-of-path arrival time (ps)           8383
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell1       2485   2485  23600  RISE       1
MODIN1_1/main_2  macrocell29   5898   8383  29773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 29773p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_COMM_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8383
-------------------------------------   ---- 
End-of-path arrival time (ps)           8383
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell1       2485   2485  23600  RISE       1
MODIN1_0/main_2  macrocell30   5898   8383  29773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_TO_CAMERA:BUART:rx_state_0\/main_9
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_0\/clock_0
Path slack     : 30357p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_CAMERA_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7799
-------------------------------------   ---- 
End-of-path arrival time (ps)           7799
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                iocell3       2009   2009  24818  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/main_9  macrocell39   5790   7799  30357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_TO_CAMERA:BUART:pollcount_1\/main_3
Capture Clock  : \UART_TO_CAMERA:BUART:pollcount_1\/clock_0
Path slack     : 30368p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_CAMERA_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7789
-------------------------------------   ---- 
End-of-path arrival time (ps)           7789
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                 iocell3       2009   2009  24818  RISE       1
\UART_TO_CAMERA:BUART:pollcount_1\/main_3  macrocell45   5780   7789  30368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:pollcount_1\/clock_0                 macrocell45         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_TO_CAMERA:BUART:pollcount_0\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:pollcount_0\/clock_0
Path slack     : 30368p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_CAMERA_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7789
-------------------------------------   ---- 
End-of-path arrival time (ps)           7789
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                 iocell3       2009   2009  24818  RISE       1
\UART_TO_CAMERA:BUART:pollcount_0\/main_2  macrocell46   5780   7789  30368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:pollcount_0\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_TO_CAMERA:BUART:rx_state_2\/main_8
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_2\/clock_0
Path slack     : 30496p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_CAMERA_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                iocell3       2009   2009  24818  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/main_8  macrocell42   5652   7661  30496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_TO_CAMERA:BUART:rx_status_3\/main_6
Capture Clock  : \UART_TO_CAMERA:BUART:rx_status_3\/clock_0
Path slack     : 30496p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_CAMERA_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                 iocell3       2009   2009  24818  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/main_6  macrocell47   5652   7661  30496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_TO_COMM:BUART:rx_state_2\/main_5
Capture Clock  : \UART_TO_COMM:BUART:rx_state_2\/clock_0
Path slack     : 30634p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_COMM_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7523
-------------------------------------   ---- 
End-of-path arrival time (ps)           7523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1       2485   2485  23600  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/main_5  macrocell26   5038   7523  30634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_TO_COMM:BUART:rx_status_3\/main_5
Capture Clock  : \UART_TO_COMM:BUART:rx_status_3\/clock_0
Path slack     : 30634p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_COMM_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7523
-------------------------------------   ---- 
End-of-path arrival time (ps)           7523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell1       2485   2485  23600  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/main_5  macrocell31   5038   7523  30634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_TO_COMM:BUART:rx_state_0\/main_5
Capture Clock  : \UART_TO_COMM:BUART:rx_state_0\/clock_0
Path slack     : 30641p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_COMM_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7515
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1       2485   2485  23600  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/main_5  macrocell23   5030   7515  30641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock
Path slack     : 6479794p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -5360
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6494640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14846
-------------------------------------   ----- 
End-of-path arrival time (ps)           14846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_0\/q            macrocell39   1250   1250  6479794  RISE       1
\UART_TO_CAMERA:BUART:rx_counter_load\/main_1  macrocell13   7994   9244  6479794  RISE       1
\UART_TO_CAMERA:BUART:rx_counter_load\/q       macrocell13   3350  12594  6479794  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/load   count7cell    2252  14846  6479794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6481402p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -6190
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6493810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12408
-------------------------------------   ----- 
End-of-path arrival time (ps)           12408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                                                 model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_0\/q                      macrocell35     1250   1250  6481402  RISE       1
\UART_TO_CAMERA:BUART:counter_load_not\/main_1           macrocell10     4903   6153  6481402  RISE       1
\UART_TO_CAMERA:BUART:counter_load_not\/q                macrocell10     3350   9503  6481402  RISE       1
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2906  12408  6481402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/clock        datapathcell5       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_2\/q
Path End       : \UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6483010p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -6190
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6493810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10800
-------------------------------------   ----- 
End-of-path arrival time (ps)           10800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_2\/q                      macrocell20     1250   1250  6483010  RISE       1
\UART_TO_COMM:BUART:counter_load_not\/main_3           macrocell2      3906   5156  6483010  RISE       1
\UART_TO_COMM:BUART:counter_load_not\/q                macrocell2      3350   8506  6483010  RISE       1
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2294  10800  6483010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_0\/q
Path End       : \UART_TO_COMM:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_TO_COMM:BUART:sRX:RxBitCounter\/clock
Path slack     : 6483754p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -5360
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6494640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10886
-------------------------------------   ----- 
End-of-path arrival time (ps)           10886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_0\/q            macrocell23   1250   1250  6483754  RISE       1
\UART_TO_COMM:BUART:rx_counter_load\/main_1  macrocell5    3972   5222  6483754  RISE       1
\UART_TO_COMM:BUART:rx_counter_load\/q       macrocell5    3350   8572  6483754  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/load   count7cell    2314  10886  6483754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TO_COMM:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_TO_COMM:BUART:sRX:RxSts\/clock
Path slack     : 6484102p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15398
-------------------------------------   ----- 
End-of-path arrival time (ps)           15398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  6484102  RISE       1
\UART_TO_COMM:BUART:rx_status_4\/main_1                 macrocell7      2913   6493  6484102  RISE       1
\UART_TO_COMM:BUART:rx_status_4\/q                      macrocell7      3350   9843  6484102  RISE       1
\UART_TO_COMM:BUART:sRX:RxSts\/status_4                 statusicell2    5556  15398  6484102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TO_COMM:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_TO_COMM:BUART:sTX:TxSts\/clock
Path slack     : 6484800p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14700
-------------------------------------   ----- 
End-of-path arrival time (ps)           14700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  6484800  RISE       1
\UART_TO_COMM:BUART:tx_status_0\/main_3                 macrocell3      3602   7182  6484800  RISE       1
\UART_TO_COMM:BUART:tx_status_0\/q                      macrocell3      3350  10532  6484800  RISE       1
\UART_TO_COMM:BUART:sTX:TxSts\/status_0                 statusicell1    4168  14700  6484800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:TxSts\/clock                       statusicell1        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TO_CAMERA:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_TO_CAMERA:BUART:sTX:TxSts\/clock
Path slack     : 6486487p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                      -500
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13013
-------------------------------------   ----- 
End-of-path arrival time (ps)           13013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT    slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  6486487  RISE       1
\UART_TO_CAMERA:BUART:tx_status_0\/main_3                 macrocell11     3753   7333  6486487  RISE       1
\UART_TO_CAMERA:BUART:tx_status_0\/q                      macrocell11     3350  10683  6486487  RISE       1
\UART_TO_CAMERA:BUART:sTX:TxSts\/status_0                 statusicell3    2330  13013  6486487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:TxSts\/clock                     statusicell3        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_2\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_2\/clock_0
Path slack     : 6486701p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9789
-------------------------------------   ---- 
End-of-path arrival time (ps)           9789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_0\/q       macrocell39   1250   1250  6479794  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/main_1  macrocell42   8539   9789  6486701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6486701p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9789
-------------------------------------   ---- 
End-of-path arrival time (ps)           9789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_0\/q               macrocell39   1250   1250  6479794  RISE       1
\UART_TO_CAMERA:BUART:rx_state_stop1_reg\/main_1  macrocell44   8539   9789  6486701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_stop1_reg\/clock_0          macrocell44         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:rx_status_3\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:rx_status_3\/clock_0
Path slack     : 6486701p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9789
-------------------------------------   ---- 
End-of-path arrival time (ps)           9789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_0\/q        macrocell39   1250   1250  6479794  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/main_1  macrocell47   8539   9789  6486701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6487126p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -6010
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6864
-------------------------------------   ---- 
End-of-path arrival time (ps)           6864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_0\/q                macrocell35     1250   1250  6481402  RISE       1
\UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   5614   6864  6487126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/clock              datapathcell4       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_0\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_0\/clock_0
Path slack     : 6487246p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9244
-------------------------------------   ---- 
End-of-path arrival time (ps)           9244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_0\/q       macrocell39   1250   1250  6479794  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/main_1  macrocell39   7994   9244  6487246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0
Path slack     : 6487246p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9244
-------------------------------------   ---- 
End-of-path arrival time (ps)           9244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_0\/q         macrocell39   1250   1250  6479794  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/main_1  macrocell40   7994   9244  6487246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0                macrocell40         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_3\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_3\/clock_0
Path slack     : 6487246p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9244
-------------------------------------   ---- 
End-of-path arrival time (ps)           9244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_0\/q       macrocell39   1250   1250  6479794  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/main_1  macrocell41   7994   9244  6487246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TO_CAMERA:BUART:tx_state_0\/main_3
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_0\/clock_0
Path slack     : 6487296p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9194
-------------------------------------   ---- 
End-of-path arrival time (ps)           9194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT    slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  6486487  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/main_3                  macrocell35     5614   9194  6487296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TO_CAMERA:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_TO_CAMERA:BUART:sRX:RxSts\/clock
Path slack     : 6487418p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                      -500
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12082
-------------------------------------   ----- 
End-of-path arrival time (ps)           12082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT    slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  6487418  RISE       1
\UART_TO_CAMERA:BUART:rx_status_4\/main_1                 macrocell15     2821   6401  6487418  RISE       1
\UART_TO_CAMERA:BUART:rx_status_4\/q                      macrocell15     3350   9751  6487418  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxSts\/status_4                 statusicell4    2331  12082  6487418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxSts\/clock                     statusicell4        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_1\/q
Path End       : \UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6487574p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -6010
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6416
-------------------------------------   ---- 
End-of-path arrival time (ps)           6416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/clock_0                  macrocell34         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_1\/q                macrocell34     1250   1250  6481687  RISE       1
\UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   5166   6416  6487574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/clock              datapathcell4       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_0\/q
Path End       : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6487783p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6207
-------------------------------------   ---- 
End-of-path arrival time (ps)           6207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_0\/q                macrocell23     1250   1250  6483754  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4957   6207  6487783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6488512p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -6010
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5478
-------------------------------------   ---- 
End-of-path arrival time (ps)           5478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/clock        datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  6482769  RISE       1
\UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   5288   5478  6488512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/clock              datapathcell4       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6488692p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -6010
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_0\/q                macrocell39     1250   1250  6479794  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   4048   5298  6488692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock              datapathcell6       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_bitclk_enable\/q
Path End       : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6488765p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5225
-------------------------------------   ---- 
End-of-path arrival time (ps)           5225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_bitclk_enable\/clock_0              macrocell27         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_bitclk_enable\/q          macrocell27     1250   1250  6488765  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3975   5225  6488765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TO_COMM:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_TO_COMM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6489151p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6485362  RISE       1
\UART_TO_COMM:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4649   4839  6489151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_TO_CAMERA:BUART:txn\/main_3
Capture Clock  : \UART_TO_CAMERA:BUART:txn\/clock_0
Path slack     : 6489189p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7301
-------------------------------------   ---- 
End-of-path arrival time (ps)           7301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  6489189  RISE       1
\UART_TO_CAMERA:BUART:txn\/main_3                macrocell33     2931   7301  6489189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:txn\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_0\/q
Path End       : \UART_TO_COMM:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_TO_COMM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6489195p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_0\/q                macrocell19     1250   1250  6484617  RISE       1
\UART_TO_COMM:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3545   4795  6489195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TO_COMM:BUART:tx_state_0\/main_3
Capture Clock  : \UART_TO_COMM:BUART:tx_state_0\/clock_0
Path slack     : 6489308p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7182
-------------------------------------   ---- 
End-of-path arrival time (ps)           7182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  6484800  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/main_3                  macrocell19     3602   7182  6489308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6489650p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/clock_0             macrocell22         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/q         macrocell22     1250   1250  6484643  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3090   4340  6489650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_TO_COMM:BUART:txn\/main_3
Capture Clock  : \UART_TO_COMM:BUART:txn\/clock_0
Path slack     : 6489814p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  6489814  RISE       1
\UART_TO_COMM:BUART:txn\/main_3                macrocell17     2306   6676  6489814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:txn\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_1\/q
Path End       : \UART_TO_COMM:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_TO_COMM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6489836p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_1\/q                macrocell18     1250   1250  6483099  RISE       1
\UART_TO_COMM:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   2904   4154  6489836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6489872p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -6010
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4118
-------------------------------------   ---- 
End-of-path arrival time (ps)           4118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q         macrocell38     1250   1250  6484801  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   2868   4118  6489872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock              datapathcell6       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_bitclk_enable\/q
Path End       : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6489904p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -6010
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4086
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/q          macrocell43     1250   1250  6489904  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   2836   4086  6489904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock              datapathcell6       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TO_COMM:BUART:rx_state_2\/main_9
Capture Clock  : \UART_TO_COMM:BUART:rx_state_2\/clock_0
Path slack     : 6490304p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6186
-------------------------------------   ---- 
End-of-path arrival time (ps)           6186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  6490304  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/main_9         macrocell26   4246   6186  6490304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:tx_state_2\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_2\/clock_0
Path slack     : 6490337p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6153
-------------------------------------   ---- 
End-of-path arrival time (ps)           6153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_0\/q       macrocell35   1250   1250  6481402  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/main_1  macrocell36   4903   6153  6490337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_TO_COMM:BUART:rx_state_0\/main_7
Capture Clock  : \UART_TO_COMM:BUART:rx_state_0\/clock_0
Path slack     : 6490448p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6042
-------------------------------------   ---- 
End-of-path arrival time (ps)           6042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                              macrocell30   1250   1250  6486542  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/main_7  macrocell23   4792   6042  6490448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TO_CAMERA:BUART:rx_state_2\/main_7
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_2\/clock_0
Path slack     : 6490481p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  6490481  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/main_7         macrocell42   4069   6009  6490481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_1\/q
Path End       : \UART_TO_CAMERA:BUART:tx_state_2\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_2\/clock_0
Path slack     : 6490623p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5867
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/clock_0                  macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_1\/q       macrocell34   1250   1250  6481687  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/main_0  macrocell36   4617   5867  6490623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_2\/q
Path End       : \UART_TO_COMM:BUART:txn\/main_4
Capture Clock  : \UART_TO_COMM:BUART:txn\/clock_0
Path slack     : 6490714p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5776
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_2\/q  macrocell20   1250   1250  6483010  RISE       1
\UART_TO_COMM:BUART:txn\/main_4    macrocell17   4526   5776  6490714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:txn\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_2\/q
Path End       : \UART_TO_COMM:BUART:tx_state_1\/main_3
Capture Clock  : \UART_TO_COMM:BUART:tx_state_1\/clock_0
Path slack     : 6490714p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5776
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_2\/q       macrocell20   1250   1250  6483010  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/main_3  macrocell18   4526   5776  6490714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_bitclk_enable\/q
Path End       : \UART_TO_COMM:BUART:rx_state_2\/main_2
Capture Clock  : \UART_TO_COMM:BUART:rx_state_2\/clock_0
Path slack     : 6490717p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5773
-------------------------------------   ---- 
End-of-path arrival time (ps)           5773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_bitclk_enable\/clock_0              macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  6488765  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/main_2   macrocell26   4523   5773  6490717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_bitclk_enable\/q
Path End       : \UART_TO_COMM:BUART:rx_status_3\/main_2
Capture Clock  : \UART_TO_COMM:BUART:rx_status_3\/clock_0
Path slack     : 6490717p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5773
-------------------------------------   ---- 
End-of-path arrival time (ps)           5773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_bitclk_enable\/clock_0              macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  6488765  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/main_2  macrocell31   4523   5773  6490717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TO_COMM:BUART:rx_state_0\/main_10
Capture Clock  : \UART_TO_COMM:BUART:rx_state_0\/clock_0
Path slack     : 6490881p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5609
-------------------------------------   ---- 
End-of-path arrival time (ps)           5609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  6490304  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/main_10        macrocell23   3669   5609  6490881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TO_COMM:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_TO_COMM:BUART:rx_load_fifo\/clock_0
Path slack     : 6490881p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5609
-------------------------------------   ---- 
End-of-path arrival time (ps)           5609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  6490304  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/main_7       macrocell24   3669   5609  6490881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TO_COMM:BUART:rx_state_3\/main_7
Capture Clock  : \UART_TO_COMM:BUART:rx_state_3\/clock_0
Path slack     : 6490881p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5609
-------------------------------------   ---- 
End-of-path arrival time (ps)           5609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  6490304  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/main_7         macrocell25   3669   5609  6490881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:pollcount_0\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_0\/main_10
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_0\/clock_0
Path slack     : 6490905p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5585
-------------------------------------   ---- 
End-of-path arrival time (ps)           5585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:pollcount_0\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:pollcount_0\/q       macrocell46   1250   1250  6485885  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/main_10  macrocell39   4335   5585  6490905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TO_COMM:BUART:tx_state_1\/main_2
Capture Clock  : \UART_TO_COMM:BUART:tx_state_1\/clock_0
Path slack     : 6490947p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5543
-------------------------------------   ---- 
End-of-path arrival time (ps)           5543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6485362  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/main_2               macrocell18     5353   5543  6490947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TO_COMM:BUART:tx_state_2\/main_2
Capture Clock  : \UART_TO_COMM:BUART:tx_state_2\/clock_0
Path slack     : 6490948p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5542
-------------------------------------   ---- 
End-of-path arrival time (ps)           5542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6485362  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/main_2               macrocell20     5352   5542  6490948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TO_COMM:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_TO_COMM:BUART:tx_bitclk\/clock_0
Path slack     : 6490948p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5542
-------------------------------------   ---- 
End-of-path arrival time (ps)           5542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6485362  RISE       1
\UART_TO_COMM:BUART:tx_bitclk\/main_2                macrocell21     5352   5542  6490948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_bitclk\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TO_CAMERA:BUART:rx_state_0\/main_7
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_0\/clock_0
Path slack     : 6491010p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  6490481  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/main_7         macrocell39   3540   5480  6491010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TO_CAMERA:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0
Path slack     : 6491010p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  6490481  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/main_7       macrocell40   3540   5480  6491010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0                macrocell40         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TO_CAMERA:BUART:rx_state_3\/main_7
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_3\/clock_0
Path slack     : 6491010p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  6490481  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/main_7         macrocell41   3540   5480  6491010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_TO_COMM:BUART:rx_status_3\/main_7
Capture Clock  : \UART_TO_COMM:BUART:rx_status_3\/clock_0
Path slack     : 6491028p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                               macrocell30   1250   1250  6486542  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/main_7  macrocell31   4212   5462  6491028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_2\/q
Path End       : \UART_TO_COMM:BUART:rx_state_2\/main_4
Capture Clock  : \UART_TO_COMM:BUART:rx_state_2\/clock_0
Path slack     : 6491055p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_2\/q       macrocell26   1250   1250  6484121  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/main_4  macrocell26   4185   5435  6491055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_2\/q
Path End       : \UART_TO_COMM:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_TO_COMM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6491055p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_2\/q               macrocell26   1250   1250  6484121  RISE       1
\UART_TO_COMM:BUART:rx_state_stop1_reg\/main_3  macrocell28   4185   5435  6491055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_stop1_reg\/clock_0            macrocell28         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_2\/q
Path End       : \UART_TO_COMM:BUART:rx_status_3\/main_4
Capture Clock  : \UART_TO_COMM:BUART:rx_status_3\/clock_0
Path slack     : 6491055p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_2\/q        macrocell26   1250   1250  6484121  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/main_4  macrocell31   4185   5435  6491055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_bitclk\/q
Path End       : \UART_TO_COMM:BUART:tx_state_2\/main_5
Capture Clock  : \UART_TO_COMM:BUART:tx_state_2\/clock_0
Path slack     : 6491095p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_bitclk\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_bitclk\/q        macrocell21   1250   1250  6491095  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/main_5  macrocell20   4145   5395  6491095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_bitclk\/q
Path End       : \UART_TO_COMM:BUART:tx_state_0\/main_5
Capture Clock  : \UART_TO_COMM:BUART:tx_state_0\/clock_0
Path slack     : 6491139p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5351
-------------------------------------   ---- 
End-of-path arrival time (ps)           5351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_bitclk\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_bitclk\/q        macrocell21   1250   1250  6491095  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/main_5  macrocell19   4101   5351  6491139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_2\/main_4
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_2\/clock_0
Path slack     : 6491204p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell42         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_2\/q       macrocell42   1250   1250  6484281  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/main_4  macrocell42   4036   5286  6491204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6491204p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_2\/q               macrocell42   1250   1250  6484281  RISE       1
\UART_TO_CAMERA:BUART:rx_state_stop1_reg\/main_3  macrocell44   4036   5286  6491204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_stop1_reg\/clock_0          macrocell44         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:rx_status_3\/main_4
Capture Clock  : \UART_TO_CAMERA:BUART:rx_status_3\/clock_0
Path slack     : 6491204p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell42         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_2\/q        macrocell42   1250   1250  6484281  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/main_4  macrocell47   4036   5286  6491204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_2\/q
Path End       : \UART_TO_COMM:BUART:tx_state_2\/main_3
Capture Clock  : \UART_TO_COMM:BUART:tx_state_2\/clock_0
Path slack     : 6491261p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_2\/q       macrocell20   1250   1250  6483010  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/main_3  macrocell20   3979   5229  6491261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_2\/q
Path End       : \UART_TO_COMM:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_TO_COMM:BUART:tx_bitclk\/clock_0
Path slack     : 6491261p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_2\/q      macrocell20   1250   1250  6483010  RISE       1
\UART_TO_COMM:BUART:tx_bitclk\/main_3  macrocell21   3979   5229  6491261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_bitclk\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_0\/q
Path End       : \UART_TO_COMM:BUART:rx_state_0\/main_1
Capture Clock  : \UART_TO_COMM:BUART:rx_state_0\/clock_0
Path slack     : 6491268p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5222
-------------------------------------   ---- 
End-of-path arrival time (ps)           5222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_0\/q       macrocell23   1250   1250  6483754  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/main_1  macrocell23   3972   5222  6491268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_0\/q
Path End       : \UART_TO_COMM:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_TO_COMM:BUART:rx_load_fifo\/clock_0
Path slack     : 6491268p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5222
-------------------------------------   ---- 
End-of-path arrival time (ps)           5222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_0\/q         macrocell23   1250   1250  6483754  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/main_1  macrocell24   3972   5222  6491268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_0\/q
Path End       : \UART_TO_COMM:BUART:rx_state_3\/main_1
Capture Clock  : \UART_TO_COMM:BUART:rx_state_3\/clock_0
Path slack     : 6491268p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5222
-------------------------------------   ---- 
End-of-path arrival time (ps)           5222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_0\/q       macrocell23   1250   1250  6483754  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/main_1  macrocell25   3972   5222  6491268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_bitclk\/q
Path End       : \UART_TO_CAMERA:BUART:tx_state_2\/main_5
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_2\/clock_0
Path slack     : 6491328p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           5162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_bitclk\/clock_0                   macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_bitclk\/q        macrocell37   1250   1250  6491328  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/main_5  macrocell36   3912   5162  6491328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_2\/q
Path End       : \UART_TO_COMM:BUART:tx_state_0\/main_4
Capture Clock  : \UART_TO_COMM:BUART:tx_state_0\/clock_0
Path slack     : 6491334p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5156
-------------------------------------   ---- 
End-of-path arrival time (ps)           5156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_2\/q       macrocell20   1250   1250  6483010  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/main_4  macrocell19   3906   5156  6491334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_load_fifo\/q
Path End       : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6491416p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3130
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5454
-------------------------------------   ---- 
End-of-path arrival time (ps)           5454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/clock_0                  macrocell24         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_load_fifo\/q            macrocell24     1250   1250  6485187  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4204   5454  6491416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_1\/q
Path End       : \UART_TO_COMM:BUART:tx_state_0\/main_0
Capture Clock  : \UART_TO_COMM:BUART:tx_state_0\/clock_0
Path slack     : 6491423p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5067
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_1\/q       macrocell18   1250   1250  6483099  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/main_0  macrocell19   3817   5067  6491423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:pollcount_0\/q
Path End       : \UART_TO_CAMERA:BUART:pollcount_1\/main_4
Capture Clock  : \UART_TO_CAMERA:BUART:pollcount_1\/clock_0
Path slack     : 6491435p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:pollcount_0\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:pollcount_0\/q       macrocell46   1250   1250  6485885  RISE       1
\UART_TO_CAMERA:BUART:pollcount_1\/main_4  macrocell45   3805   5055  6491435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:pollcount_1\/clock_0                 macrocell45         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:pollcount_0\/q
Path End       : \UART_TO_CAMERA:BUART:pollcount_0\/main_3
Capture Clock  : \UART_TO_CAMERA:BUART:pollcount_0\/clock_0
Path slack     : 6491435p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:pollcount_0\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:pollcount_0\/q       macrocell46   1250   1250  6485885  RISE       1
\UART_TO_CAMERA:BUART:pollcount_0\/main_3  macrocell46   3805   5055  6491435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:pollcount_0\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:tx_state_1\/main_3
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_1\/clock_0
Path slack     : 6491506p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4984
-------------------------------------   ---- 
End-of-path arrival time (ps)           4984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_2\/q       macrocell36   1250   1250  6483410  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/main_3  macrocell34   3734   4984  6491506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/clock_0                  macrocell34         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:tx_state_0\/main_4
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_0\/clock_0
Path slack     : 6491506p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4984
-------------------------------------   ---- 
End-of-path arrival time (ps)           4984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_2\/q       macrocell36   1250   1250  6483410  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/main_4  macrocell35   3734   4984  6491506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_TO_CAMERA:BUART:tx_bitclk\/clock_0
Path slack     : 6491506p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4984
-------------------------------------   ---- 
End-of-path arrival time (ps)           4984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_2\/q      macrocell36   1250   1250  6483410  RISE       1
\UART_TO_CAMERA:BUART:tx_bitclk\/main_3  macrocell37   3734   4984  6491506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_bitclk\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:txn\/main_4
Capture Clock  : \UART_TO_CAMERA:BUART:txn\/clock_0
Path slack     : 6491517p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4973
-------------------------------------   ---- 
End-of-path arrival time (ps)           4973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_2\/q  macrocell36   1250   1250  6483410  RISE       1
\UART_TO_CAMERA:BUART:txn\/main_4    macrocell33   3723   4973  6491517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:txn\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_TO_COMM:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_TO_COMM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6491632p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  6491632  RISE       1
\UART_TO_COMM:BUART:rx_bitclk_enable\/main_2   macrocell27   2918   4858  6491632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_bitclk_enable\/clock_0              macrocell27         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_2\/q
Path End       : \UART_TO_COMM:BUART:rx_state_0\/main_4
Capture Clock  : \UART_TO_COMM:BUART:rx_state_0\/clock_0
Path slack     : 6491635p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_2\/q       macrocell26   1250   1250  6484121  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/main_4  macrocell23   3605   4855  6491635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_2\/q
Path End       : \UART_TO_COMM:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_TO_COMM:BUART:rx_load_fifo\/clock_0
Path slack     : 6491635p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_2\/q         macrocell26   1250   1250  6484121  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/main_4  macrocell24   3605   4855  6491635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_2\/q
Path End       : \UART_TO_COMM:BUART:rx_state_3\/main_4
Capture Clock  : \UART_TO_COMM:BUART:rx_state_3\/clock_0
Path slack     : 6491635p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_2\/q       macrocell26   1250   1250  6484121  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/main_4  macrocell25   3605   4855  6491635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_bitclk\/q
Path End       : \UART_TO_COMM:BUART:txn\/main_6
Capture Clock  : \UART_TO_COMM:BUART:txn\/clock_0
Path slack     : 6491637p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_bitclk\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_bitclk\/q  macrocell21   1250   1250  6491095  RISE       1
\UART_TO_COMM:BUART:txn\/main_6   macrocell17   3603   4853  6491637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:txn\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_bitclk\/q
Path End       : \UART_TO_COMM:BUART:tx_state_1\/main_5
Capture Clock  : \UART_TO_COMM:BUART:tx_state_1\/clock_0
Path slack     : 6491637p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_bitclk\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_bitclk\/q        macrocell21   1250   1250  6491095  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/main_5  macrocell18   3603   4853  6491637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_TO_COMM:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_TO_COMM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6491644p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6491644  RISE       1
\UART_TO_COMM:BUART:rx_bitclk_enable\/main_1   macrocell27   2906   4846  6491644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_bitclk_enable\/clock_0              macrocell27         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6491644p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6491644  RISE       1
MODIN1_1/main_1                                macrocell29   2906   4846  6491644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6491644p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6491644  RISE       1
MODIN1_0/main_1                                macrocell30   2906   4846  6491644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_TO_COMM:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_TO_COMM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6491648p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6491648  RISE       1
\UART_TO_COMM:BUART:rx_bitclk_enable\/main_0   macrocell27   2902   4842  6491648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_bitclk_enable\/clock_0              macrocell27         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6491648p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6491648  RISE       1
MODIN1_1/main_0                                macrocell29   2902   4842  6491648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6491648p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6491648  RISE       1
MODIN1_0/main_0                                macrocell30   2902   4842  6491648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TO_CAMERA:BUART:tx_state_2\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_2\/clock_0
Path slack     : 6491705p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/clock        datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  6482769  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/main_2               macrocell36     4595   4785  6491705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_0\/q
Path End       : \UART_TO_COMM:BUART:tx_state_2\/main_1
Capture Clock  : \UART_TO_COMM:BUART:tx_state_2\/clock_0
Path slack     : 6491715p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_0\/q       macrocell19   1250   1250  6484617  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/main_1  macrocell20   3525   4775  6491715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_0\/q
Path End       : \UART_TO_COMM:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_TO_COMM:BUART:tx_bitclk\/clock_0
Path slack     : 6491715p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_0\/q      macrocell19   1250   1250  6484617  RISE       1
\UART_TO_COMM:BUART:tx_bitclk\/main_1  macrocell21   3525   4775  6491715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_bitclk\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_0\/q
Path End       : \UART_TO_COMM:BUART:txn\/main_2
Capture Clock  : \UART_TO_COMM:BUART:txn\/clock_0
Path slack     : 6491716p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_0\/q  macrocell19   1250   1250  6484617  RISE       1
\UART_TO_COMM:BUART:txn\/main_2    macrocell17   3524   4774  6491716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:txn\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_0\/q
Path End       : \UART_TO_COMM:BUART:tx_state_1\/main_1
Capture Clock  : \UART_TO_COMM:BUART:tx_state_1\/clock_0
Path slack     : 6491716p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_0\/q       macrocell19   1250   1250  6484617  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/main_1  macrocell18   3524   4774  6491716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_0\/main_4
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_0\/clock_0
Path slack     : 6491733p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell42         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_2\/q       macrocell42   1250   1250  6484281  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/main_4  macrocell39   3507   4757  6491733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0
Path slack     : 6491733p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell42         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_2\/q         macrocell42   1250   1250  6484281  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/main_4  macrocell40   3507   4757  6491733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0                macrocell40         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_3\/main_4
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_3\/clock_0
Path slack     : 6491733p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell42         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_2\/q       macrocell42   1250   1250  6484281  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/main_4  macrocell41   3507   4757  6491733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_bitclk_enable\/q
Path End       : \UART_TO_COMM:BUART:rx_state_0\/main_2
Capture Clock  : \UART_TO_COMM:BUART:rx_state_0\/clock_0
Path slack     : 6491741p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_bitclk_enable\/clock_0              macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  6488765  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/main_2   macrocell23   3499   4749  6491741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_bitclk_enable\/q
Path End       : \UART_TO_COMM:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_TO_COMM:BUART:rx_load_fifo\/clock_0
Path slack     : 6491741p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_bitclk_enable\/clock_0              macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_bitclk_enable\/q   macrocell27   1250   1250  6488765  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/main_2  macrocell24   3499   4749  6491741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_bitclk_enable\/q
Path End       : \UART_TO_COMM:BUART:rx_state_3\/main_2
Capture Clock  : \UART_TO_COMM:BUART:rx_state_3\/clock_0
Path slack     : 6491741p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_bitclk_enable\/clock_0              macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  6488765  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/main_2   macrocell25   3499   4749  6491741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TO_CAMERA:BUART:txn\/main_5
Capture Clock  : \UART_TO_CAMERA:BUART:txn\/clock_0
Path slack     : 6491747p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/clock        datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  6491747  RISE       1
\UART_TO_CAMERA:BUART:txn\/main_5                      macrocell33     4553   4743  6491747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:txn\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TO_COMM:BUART:rx_state_0\/main_9
Capture Clock  : \UART_TO_COMM:BUART:rx_state_0\/clock_0
Path slack     : 6491753p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6491753  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/main_9         macrocell23   2797   4737  6491753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TO_COMM:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_TO_COMM:BUART:rx_load_fifo\/clock_0
Path slack     : 6491753p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6491753  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/main_6       macrocell24   2797   4737  6491753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TO_COMM:BUART:rx_state_3\/main_6
Capture Clock  : \UART_TO_COMM:BUART:rx_state_3\/clock_0
Path slack     : 6491753p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6491753  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/main_6         macrocell25   2797   4737  6491753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TO_COMM:BUART:rx_state_2\/main_8
Capture Clock  : \UART_TO_COMM:BUART:rx_state_2\/clock_0
Path slack     : 6491756p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6491753  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/main_8         macrocell26   2794   4734  6491756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TO_COMM:BUART:rx_state_0\/main_8
Capture Clock  : \UART_TO_COMM:BUART:rx_state_0\/clock_0
Path slack     : 6491757p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6491757  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/main_8         macrocell23   2793   4733  6491757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TO_COMM:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_TO_COMM:BUART:rx_load_fifo\/clock_0
Path slack     : 6491757p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6491757  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/main_5       macrocell24   2793   4733  6491757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TO_COMM:BUART:rx_state_3\/main_5
Capture Clock  : \UART_TO_COMM:BUART:rx_state_3\/clock_0
Path slack     : 6491757p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6491757  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/main_5         macrocell25   2793   4733  6491757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TO_COMM:BUART:rx_state_2\/main_7
Capture Clock  : \UART_TO_COMM:BUART:rx_state_2\/clock_0
Path slack     : 6491758p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6491757  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/main_7         macrocell26   2792   4732  6491758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TO_CAMERA:BUART:rx_state_0\/main_6
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_0\/clock_0
Path slack     : 6491824p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6491824  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/main_6         macrocell39   2726   4666  6491824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TO_CAMERA:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0
Path slack     : 6491824p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6491824  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/main_6       macrocell40   2726   4666  6491824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0                macrocell40         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TO_CAMERA:BUART:rx_state_3\/main_6
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_3\/clock_0
Path slack     : 6491824p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6491824  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/main_6         macrocell41   2726   4666  6491824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TO_CAMERA:BUART:rx_state_0\/main_5
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_0\/clock_0
Path slack     : 6491824p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6491824  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/main_5         macrocell39   2726   4666  6491824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TO_CAMERA:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0
Path slack     : 6491824p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6491824  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/main_5       macrocell40   2726   4666  6491824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0                macrocell40         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TO_CAMERA:BUART:rx_state_3\/main_5
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_3\/clock_0
Path slack     : 6491824p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6491824  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/main_5         macrocell41   2726   4666  6491824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:pollcount_0\/q
Path End       : \UART_TO_CAMERA:BUART:rx_status_3\/main_7
Capture Clock  : \UART_TO_CAMERA:BUART:rx_status_3\/clock_0
Path slack     : 6491833p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:pollcount_0\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:pollcount_0\/q       macrocell46   1250   1250  6485885  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/main_7  macrocell47   3407   4657  6491833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_0\/q
Path End       : \UART_TO_COMM:BUART:rx_state_2\/main_1
Capture Clock  : \UART_TO_COMM:BUART:rx_state_2\/clock_0
Path slack     : 6491842p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_0\/q       macrocell23   1250   1250  6483754  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/main_1  macrocell26   3398   4648  6491842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_0\/q
Path End       : \UART_TO_COMM:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_TO_COMM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6491842p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_0\/q               macrocell23   1250   1250  6483754  RISE       1
\UART_TO_COMM:BUART:rx_state_stop1_reg\/main_1  macrocell28   3398   4648  6491842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_stop1_reg\/clock_0            macrocell28         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_0\/q
Path End       : \UART_TO_COMM:BUART:rx_status_3\/main_1
Capture Clock  : \UART_TO_COMM:BUART:rx_status_3\/clock_0
Path slack     : 6491842p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_0\/q        macrocell23   1250   1250  6483754  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/main_1  macrocell31   3398   4648  6491842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TO_CAMERA:BUART:rx_state_2\/main_6
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_2\/clock_0
Path slack     : 6491858p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6491824  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/main_6         macrocell42   2692   4632  6491858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TO_CAMERA:BUART:rx_state_2\/main_5
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_2\/clock_0
Path slack     : 6491861p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6491824  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/main_5         macrocell42   2689   4629  6491861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_TO_COMM:BUART:rx_status_3\/main_6
Capture Clock  : \UART_TO_COMM:BUART:rx_status_3\/clock_0
Path slack     : 6491919p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                               macrocell29   1250   1250  6486822  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/main_6  macrocell31   3321   4571  6491919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_TO_COMM:BUART:rx_state_0\/main_6
Capture Clock  : \UART_TO_COMM:BUART:rx_state_0\/clock_0
Path slack     : 6491938p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                              macrocell29   1250   1250  6486822  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/main_6  macrocell23   3302   4552  6491938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TO_COMM:BUART:txn\/main_5
Capture Clock  : \UART_TO_COMM:BUART:txn\/clock_0
Path slack     : 6491956p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  6491956  RISE       1
\UART_TO_COMM:BUART:txn\/main_5                      macrocell17     4344   4534  6491956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:txn\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TO_COMM:BUART:tx_state_1\/main_4
Capture Clock  : \UART_TO_COMM:BUART:tx_state_1\/clock_0
Path slack     : 6491956p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  6491956  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/main_4               macrocell18     4344   4534  6491956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_bitclk\/q
Path End       : \UART_TO_CAMERA:BUART:tx_state_1\/main_5
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_1\/clock_0
Path slack     : 6492112p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_bitclk\/clock_0                   macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_bitclk\/q        macrocell37   1250   1250  6491328  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/main_5  macrocell34   3128   4378  6492112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/clock_0                  macrocell34         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_bitclk\/q
Path End       : \UART_TO_CAMERA:BUART:tx_state_0\/main_5
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_0\/clock_0
Path slack     : 6492112p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_bitclk\/clock_0                   macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_bitclk\/q        macrocell37   1250   1250  6491328  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/main_5  macrocell35   3128   4378  6492112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_bitclk\/q
Path End       : \UART_TO_CAMERA:BUART:txn\/main_6
Capture Clock  : \UART_TO_CAMERA:BUART:txn\/clock_0
Path slack     : 6492134p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_bitclk\/clock_0                   macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_bitclk\/q  macrocell37   1250   1250  6491328  RISE       1
\UART_TO_CAMERA:BUART:txn\/main_6   macrocell33   3106   4356  6492134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:txn\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_COMM:BUART:rx_state_0\/main_0
Capture Clock  : \UART_TO_COMM:BUART:rx_state_0\/clock_0
Path slack     : 6492157p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/clock_0             macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  6484643  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/main_0    macrocell23   3083   4333  6492157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_COMM:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_TO_COMM:BUART:rx_load_fifo\/clock_0
Path slack     : 6492157p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/clock_0             macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  6484643  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/main_0  macrocell24   3083   4333  6492157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_COMM:BUART:rx_state_3\/main_0
Capture Clock  : \UART_TO_COMM:BUART:rx_state_3\/clock_0
Path slack     : 6492157p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/clock_0             macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  6484643  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/main_0    macrocell25   3083   4333  6492157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_2\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_2\/clock_0
Path slack     : 6492253p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  6484801  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/main_0    macrocell42   2987   4237  6492253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6492253p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q        macrocell38   1250   1250  6484801  RISE       1
\UART_TO_CAMERA:BUART:rx_state_stop1_reg\/main_0  macrocell44   2987   4237  6492253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_stop1_reg\/clock_0          macrocell44         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_CAMERA:BUART:rx_status_3\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:rx_status_3\/clock_0
Path slack     : 6492253p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  6484801  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/main_0   macrocell47   2987   4237  6492253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_0\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_0\/clock_0
Path slack     : 6492253p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  6484801  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/main_0    macrocell39   2987   4237  6492253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_CAMERA:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0
Path slack     : 6492253p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  6484801  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/main_0  macrocell40   2987   4237  6492253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0                macrocell40         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_3\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_3\/clock_0
Path slack     : 6492253p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q  macrocell38   1250   1250  6484801  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/main_0    macrocell41   2987   4237  6492253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:pollcount_1\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_0\/main_8
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_0\/clock_0
Path slack     : 6492266p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:pollcount_1\/clock_0                 macrocell45         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:pollcount_1\/q      macrocell45   1250   1250  6486858  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/main_8  macrocell39   2974   4224  6492266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:pollcount_1\/q
Path End       : \UART_TO_CAMERA:BUART:rx_status_3\/main_5
Capture Clock  : \UART_TO_CAMERA:BUART:rx_status_3\/clock_0
Path slack     : 6492269p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:pollcount_1\/clock_0                 macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:pollcount_1\/q       macrocell45   1250   1250  6486858  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/main_5  macrocell47   2971   4221  6492269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_TO_CAMERA:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6492290p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  6492290  RISE       1
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/main_2   macrocell43   2260   4200  6492290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/clock_0            macrocell43         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_TO_CAMERA:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6492295p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6492295  RISE       1
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/main_1   macrocell43   2255   4195  6492295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/clock_0            macrocell43         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_TO_CAMERA:BUART:pollcount_1\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:pollcount_1\/clock_0
Path slack     : 6492295p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6492295  RISE       1
\UART_TO_CAMERA:BUART:pollcount_1\/main_1        macrocell45   2255   4195  6492295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:pollcount_1\/clock_0                 macrocell45         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_TO_CAMERA:BUART:pollcount_0\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:pollcount_0\/clock_0
Path slack     : 6492295p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6492295  RISE       1
\UART_TO_CAMERA:BUART:pollcount_0\/main_1        macrocell46   2255   4195  6492295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:pollcount_0\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_TO_CAMERA:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6492296p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6492296  RISE       1
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/main_0   macrocell43   2254   4194  6492296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/clock_0            macrocell43         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_TO_CAMERA:BUART:pollcount_1\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:pollcount_1\/clock_0
Path slack     : 6492296p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6492296  RISE       1
\UART_TO_CAMERA:BUART:pollcount_1\/main_0        macrocell45   2254   4194  6492296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:pollcount_1\/clock_0                 macrocell45         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_TO_CAMERA:BUART:pollcount_0\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:pollcount_0\/clock_0
Path slack     : 6492296p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6492296  RISE       1
\UART_TO_CAMERA:BUART:pollcount_0\/main_0        macrocell46   2254   4194  6492296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:pollcount_0\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_COMM:BUART:rx_state_2\/main_0
Capture Clock  : \UART_TO_COMM:BUART:rx_state_2\/clock_0
Path slack     : 6492308p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/clock_0             macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  6484643  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/main_0    macrocell26   2932   4182  6492308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_COMM:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_TO_COMM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6492308p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/clock_0             macrocell22         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/q        macrocell22   1250   1250  6484643  RISE       1
\UART_TO_COMM:BUART:rx_state_stop1_reg\/main_0  macrocell28   2932   4182  6492308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_stop1_reg\/clock_0            macrocell28         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_COMM:BUART:rx_status_3\/main_0
Capture Clock  : \UART_TO_COMM:BUART:rx_status_3\/clock_0
Path slack     : 6492308p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/clock_0             macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  6484643  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/main_0   macrocell31   2932   4182  6492308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TO_CAMERA:BUART:tx_state_1\/main_4
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_1\/clock_0
Path slack     : 6492321p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/clock        datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  6491747  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/main_4               macrocell34     3979   4169  6492321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/clock_0                  macrocell34         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_last\/q
Path End       : \UART_TO_COMM:BUART:rx_state_2\/main_6
Capture Clock  : \UART_TO_COMM:BUART:rx_state_2\/clock_0
Path slack     : 6492328p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_last\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_last\/q          macrocell32   1250   1250  6492328  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/main_6  macrocell26   2912   4162  6492328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_1\/q
Path End       : \UART_TO_COMM:BUART:txn\/main_1
Capture Clock  : \UART_TO_COMM:BUART:txn\/clock_0
Path slack     : 6492342p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_1\/q  macrocell18   1250   1250  6483099  RISE       1
\UART_TO_COMM:BUART:txn\/main_1    macrocell17   2898   4148  6492342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:txn\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_1\/q
Path End       : \UART_TO_COMM:BUART:tx_state_1\/main_0
Capture Clock  : \UART_TO_COMM:BUART:tx_state_1\/clock_0
Path slack     : 6492342p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_1\/q       macrocell18   1250   1250  6483099  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/main_0  macrocell18   2898   4148  6492342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_1\/q
Path End       : \UART_TO_COMM:BUART:tx_state_2\/main_0
Capture Clock  : \UART_TO_COMM:BUART:tx_state_2\/clock_0
Path slack     : 6492342p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_1\/q       macrocell18   1250   1250  6483099  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/main_0  macrocell20   2898   4148  6492342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_1\/q
Path End       : \UART_TO_COMM:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_TO_COMM:BUART:tx_bitclk\/clock_0
Path slack     : 6492342p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_1\/q      macrocell18   1250   1250  6483099  RISE       1
\UART_TO_COMM:BUART:tx_bitclk\/main_0  macrocell21   2898   4148  6492342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_bitclk\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:tx_state_2\/main_3
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_2\/clock_0
Path slack     : 6492345p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_2\/q       macrocell36   1250   1250  6483410  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/main_3  macrocell36   2895   4145  6492345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_last\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_2\/main_9
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_2\/clock_0
Path slack     : 6492367p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_last\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_last\/q          macrocell48   1250   1250  6492367  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/main_9  macrocell42   2873   4123  6492367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TO_CAMERA:BUART:tx_state_2\/main_4
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_2\/clock_0
Path slack     : 6492406p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           4084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/clock        datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  6491747  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/main_4               macrocell36     3894   4084  6492406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:pollcount_1\/q
Path End       : \UART_TO_CAMERA:BUART:pollcount_1\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:pollcount_1\/clock_0
Path slack     : 6492408p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4082
-------------------------------------   ---- 
End-of-path arrival time (ps)           4082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:pollcount_1\/clock_0                 macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:pollcount_1\/q       macrocell45   1250   1250  6486858  RISE       1
\UART_TO_CAMERA:BUART:pollcount_1\/main_2  macrocell45   2832   4082  6492408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:pollcount_1\/clock_0                 macrocell45         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_bitclk_enable\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_2\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_2\/clock_0
Path slack     : 6492410p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  6489904  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/main_2   macrocell42   2830   4080  6492410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_bitclk_enable\/q
Path End       : \UART_TO_CAMERA:BUART:rx_status_3\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:rx_status_3\/clock_0
Path slack     : 6492410p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  6489904  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/main_2  macrocell47   2830   4080  6492410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_bitclk_enable\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_0\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_0\/clock_0
Path slack     : 6492416p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4074
-------------------------------------   ---- 
End-of-path arrival time (ps)           4074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  6489904  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/main_2   macrocell39   2824   4074  6492416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_bitclk_enable\/q
Path End       : \UART_TO_CAMERA:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0
Path slack     : 6492416p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4074
-------------------------------------   ---- 
End-of-path arrival time (ps)           4074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/q   macrocell43   1250   1250  6489904  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/main_2  macrocell40   2824   4074  6492416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0                macrocell40         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_bitclk_enable\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_3\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_3\/clock_0
Path slack     : 6492416p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4074
-------------------------------------   ---- 
End-of-path arrival time (ps)           4074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/q  macrocell43   1250   1250  6489904  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/main_2   macrocell41   2824   4074  6492416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:txn\/q
Path End       : \UART_TO_CAMERA:BUART:txn\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:txn\/clock_0
Path slack     : 6492438p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:txn\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:txn\/q       macrocell33   1250   1250  6492438  RISE       1
\UART_TO_CAMERA:BUART:txn\/main_0  macrocell33   2802   4052  6492438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:txn\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:tx_state_1\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_1\/clock_0
Path slack     : 6492464p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_0\/q       macrocell35   1250   1250  6481402  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/main_1  macrocell34   2776   4026  6492464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/clock_0                  macrocell34         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:tx_state_0\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_0\/clock_0
Path slack     : 6492464p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_0\/q       macrocell35   1250   1250  6481402  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/main_1  macrocell35   2776   4026  6492464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:tx_bitclk\/clock_0
Path slack     : 6492464p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_0\/q      macrocell35   1250   1250  6481402  RISE       1
\UART_TO_CAMERA:BUART:tx_bitclk\/main_1  macrocell37   2776   4026  6492464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_bitclk\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:txn\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:txn\/clock_0
Path slack     : 6492469p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_0\/q  macrocell35   1250   1250  6481402  RISE       1
\UART_TO_CAMERA:BUART:txn\/main_2    macrocell33   2771   4021  6492469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:txn\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TO_COMM:BUART:tx_state_2\/main_4
Capture Clock  : \UART_TO_COMM:BUART:tx_state_2\/clock_0
Path slack     : 6492504p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3986
-------------------------------------   ---- 
End-of-path arrival time (ps)           3986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  6491956  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/main_4               macrocell20     3796   3986  6492504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_3\/q
Path End       : \UART_TO_COMM:BUART:rx_state_2\/main_3
Capture Clock  : \UART_TO_COMM:BUART:rx_state_2\/clock_0
Path slack     : 6492625p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_3\/q       macrocell25   1250   1250  6485117  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/main_3  macrocell26   2615   3865  6492625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_3\/q
Path End       : \UART_TO_COMM:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_TO_COMM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6492625p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_3\/q               macrocell25   1250   1250  6485117  RISE       1
\UART_TO_COMM:BUART:rx_state_stop1_reg\/main_2  macrocell28   2615   3865  6492625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_stop1_reg\/clock_0            macrocell28         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_3\/q
Path End       : \UART_TO_COMM:BUART:rx_status_3\/main_3
Capture Clock  : \UART_TO_COMM:BUART:rx_status_3\/clock_0
Path slack     : 6492625p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_3\/q        macrocell25   1250   1250  6485117  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/main_3  macrocell31   2615   3865  6492625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_3\/q
Path End       : \UART_TO_COMM:BUART:rx_state_0\/main_3
Capture Clock  : \UART_TO_COMM:BUART:rx_state_0\/clock_0
Path slack     : 6492631p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_3\/q       macrocell25   1250   1250  6485117  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/main_3  macrocell23   2609   3859  6492631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_3\/q
Path End       : \UART_TO_COMM:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_TO_COMM:BUART:rx_load_fifo\/clock_0
Path slack     : 6492631p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_3\/q         macrocell25   1250   1250  6485117  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/main_3  macrocell24   2609   3859  6492631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_3\/q
Path End       : \UART_TO_COMM:BUART:rx_state_3\/main_3
Capture Clock  : \UART_TO_COMM:BUART:rx_state_3\/clock_0
Path slack     : 6492631p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_3\/q       macrocell25   1250   1250  6485117  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/main_3  macrocell25   2609   3859  6492631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_1\/q
Path End       : \UART_TO_CAMERA:BUART:txn\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:txn\/clock_0
Path slack     : 6492633p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/clock_0                  macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_1\/q  macrocell34   1250   1250  6481687  RISE       1
\UART_TO_CAMERA:BUART:txn\/main_1    macrocell33   2607   3857  6492633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:txn\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_1\/q
Path End       : \UART_TO_CAMERA:BUART:tx_state_1\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_1\/clock_0
Path slack     : 6492636p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/clock_0                  macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_1\/q       macrocell34   1250   1250  6481687  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/main_0  macrocell34   2604   3854  6492636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/clock_0                  macrocell34         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_1\/q
Path End       : \UART_TO_CAMERA:BUART:tx_state_0\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_0\/clock_0
Path slack     : 6492636p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/clock_0                  macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_1\/q       macrocell34   1250   1250  6481687  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/main_0  macrocell35   2604   3854  6492636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_1\/q
Path End       : \UART_TO_CAMERA:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:tx_bitclk\/clock_0
Path slack     : 6492636p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/clock_0                  macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_1\/q      macrocell34   1250   1250  6481687  RISE       1
\UART_TO_CAMERA:BUART:tx_bitclk\/main_0  macrocell37   2604   3854  6492636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_bitclk\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:txn\/q
Path End       : \UART_TO_COMM:BUART:txn\/main_0
Capture Clock  : \UART_TO_COMM:BUART:txn\/clock_0
Path slack     : 6492645p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:txn\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:txn\/q       macrocell17   1250   1250  6492645  RISE       1
\UART_TO_COMM:BUART:txn\/main_0  macrocell17   2595   3845  6492645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:txn\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_3\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_2\/main_3
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_2\/clock_0
Path slack     : 6492685p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3805
-------------------------------------   ---- 
End-of-path arrival time (ps)           3805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_3\/q       macrocell41   1250   1250  6485235  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/main_3  macrocell42   2555   3805  6492685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_3\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6492685p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3805
-------------------------------------   ---- 
End-of-path arrival time (ps)           3805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_3\/q               macrocell41   1250   1250  6485235  RISE       1
\UART_TO_CAMERA:BUART:rx_state_stop1_reg\/main_2  macrocell44   2555   3805  6492685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_stop1_reg\/clock_0          macrocell44         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_3\/q
Path End       : \UART_TO_CAMERA:BUART:rx_status_3\/main_3
Capture Clock  : \UART_TO_CAMERA:BUART:rx_status_3\/clock_0
Path slack     : 6492685p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3805
-------------------------------------   ---- 
End-of-path arrival time (ps)           3805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_3\/q        macrocell41   1250   1250  6485235  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/main_3  macrocell47   2555   3805  6492685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_3\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_0\/main_3
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_0\/clock_0
Path slack     : 6492687p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_3\/q       macrocell41   1250   1250  6485235  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/main_3  macrocell39   2553   3803  6492687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_3\/q
Path End       : \UART_TO_CAMERA:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0
Path slack     : 6492687p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_3\/q         macrocell41   1250   1250  6485235  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/main_3  macrocell40   2553   3803  6492687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0                macrocell40         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_3\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_3\/main_3
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_3\/clock_0
Path slack     : 6492687p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_3\/q       macrocell41   1250   1250  6485235  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/main_3  macrocell41   2553   3803  6492687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6492716p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell30   1250   1250  6486542  RISE       1
MODIN1_1/main_4  macrocell29   2524   3774  6492716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6492716p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell30   1250   1250  6486542  RISE       1
MODIN1_0/main_3  macrocell30   2524   3774  6492716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_0\/q
Path End       : \UART_TO_COMM:BUART:tx_state_0\/main_1
Capture Clock  : \UART_TO_COMM:BUART:tx_state_0\/clock_0
Path slack     : 6492941p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_0\/q       macrocell19   1250   1250  6484617  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/main_1  macrocell19   2299   3549  6492941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6492995p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell29   1250   1250  6486822  RISE       1
MODIN1_1/main_3  macrocell29   2245   3495  6492995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_load_fifo\/q
Path End       : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6493370p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3130
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0                macrocell40         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_load_fifo\/q            macrocell40     1250   1250  6489426  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   2250   3500  6493370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock              datapathcell6       0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TO_CAMERA:BUART:tx_state_1\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_1\/clock_0
Path slack     : 6493661p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2829
-------------------------------------   ---- 
End-of-path arrival time (ps)           2829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/clock        datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  6482769  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/main_2               macrocell34     2639   2829  6493661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/clock_0                  macrocell34         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TO_CAMERA:BUART:tx_state_0\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_0\/clock_0
Path slack     : 6493661p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2829
-------------------------------------   ---- 
End-of-path arrival time (ps)           2829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/clock        datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  6482769  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/main_2               macrocell35     2639   2829  6493661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TO_CAMERA:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:tx_bitclk\/clock_0
Path slack     : 6493661p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2829
-------------------------------------   ---- 
End-of-path arrival time (ps)           2829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/clock        datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  6482769  RISE       1
\UART_TO_CAMERA:BUART:tx_bitclk\/main_2                macrocell37     2639   2829  6493661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_bitclk\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TO_COMM:BUART:tx_state_0\/main_2
Capture Clock  : \UART_TO_COMM:BUART:tx_state_0\/clock_0
Path slack     : 6493686p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2804
-------------------------------------   ---- 
End-of-path arrival time (ps)           2804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6485362  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/main_2               macrocell19     2614   2804  6493686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_status_3\/q
Path End       : \UART_TO_COMM:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_TO_COMM:BUART:sRX:RxSts\/clock
Path slack     : 6495326p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6500000
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6499500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_status_3\/q       macrocell31    1250   1250  6495326  RISE       1
\UART_TO_COMM:BUART:sRX:RxSts\/status_3  statusicell2   2924   4174  6495326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_status_3\/q
Path End       : \UART_TO_CAMERA:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_TO_CAMERA:BUART:sRX:RxSts\/clock
Path slack     : 6495379p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   6500000
- Setup time                                                                      -500
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 6499500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4121
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_status_3\/q       macrocell47    1250   1250  6495379  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxSts\/status_3  statusicell4   2871   4121  6495379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxSts\/clock                     statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

