$date
	Thu Mar 21 18:51:49 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module vr $end
$var wire 1 ! AUD_ADCDAT $end
$var wire 1 " AUD_ADCLRCK $end
$var wire 1 # AUD_BCLK $end
$var wire 1 $ AUD_DACLRCK $end
$var wire 1 % CLOCK_50 $end
$var wire 4 & KEY [3:0] $end
$var wire 18 ' SW [17:0] $end
$var wire 10 ( VGA_B [9:0] $end
$var wire 1 ) VGA_BLANK $end
$var wire 10 * VGA_G [9:0] $end
$var wire 1 + VGA_HS $end
$var wire 10 , VGA_R [9:0] $end
$var wire 1 - VGA_SYNC $end
$var wire 1 . VGA_VS $end
$var wire 1 / write_audio_out $end
$var wire 2 0 speed [1:0] $end
$var wire 4 1 scale [3:0] $end
$var wire 1 2 reset $end
$var wire 1 3 record $end
$var wire 1 4 read_audio_in $end
$var wire 1 5 ram_write $end
$var wire 1 6 ram_waitrq $end
$var wire 1 7 ram_valid $end
$var wire 1 8 ram_read $end
$var wire 16 9 ram_data_out [15:0] $end
$var wire 16 : ram_data_in [15:0] $end
$var wire 22 ; ram_addr [21:0] $end
$var wire 1 < play $end
$var wire 1 = pause $end
$var wire 16 > display_data [15:0] $end
$var wire 1 ? audio_out_allowed $end
$var wire 32 @ audio_out [32:1] $end
$var wire 1 A audio_in_available $end
$var wire 32 B audio_in [32:1] $end
$var wire 1 C VGA_CLK $end
$var wire 18 D LEDR [17:0] $end
$var wire 9 E LEDG [8:0] $end
$var wire 1 F I2C_SDAT $end
$var wire 1 G I2C_SCLK $end
$var wire 7 H HEX3 [6:0] $end
$var wire 7 I HEX2 [6:0] $end
$var wire 7 J HEX1 [6:0] $end
$var wire 7 K HEX0 [6:0] $end
$var wire 1 L DRAM_WE_N $end
$var wire 1 M DRAM_UDQM $end
$var wire 1 N DRAM_RAS_N $end
$var wire 1 O DRAM_LDQM $end
$var wire 16 P DRAM_DQ [15:0] $end
$var wire 1 Q DRAM_CS_N $end
$var wire 1 R DRAM_CLK $end
$var wire 1 S DRAM_CKE $end
$var wire 1 T DRAM_CAS_N $end
$var wire 1 U DRAM_BA_1 $end
$var wire 1 V DRAM_BA_0 $end
$var wire 12 W DRAM_ADDR [11:0] $end
$var wire 1 X AUD_XCK $end
$var wire 1 Y AUD_DACDAT $end
$var reg 26 Z blink_cnt [25:0] $end
$var reg 16 [ display_data_scaled [15:0] $end
$scope module Audio_Controller $end
$var wire 1 ! AUD_ADCDAT $end
$var wire 1 " AUD_ADCLRCK $end
$var wire 1 # AUD_BCLK $end
$var wire 1 $ AUD_DACLRCK $end
$var wire 1 \ AUD_XCK $end
$var wire 1 ] clear_audio_in_memory $end
$var wire 1 ^ clear_audio_out_memory $end
$var wire 1 % clk $end
$var wire 1 2 reset $end
$var wire 1 / write_audio_out $end
$var wire 8 _ right_channel_write_space [7:0] $end
$var wire 8 ` right_channel_read_available [7:0] $end
$var wire 32 a right_channel_audio_out [32:1] $end
$var wire 32 b right_channel_audio_in [32:1] $end
$var wire 1 4 read_audio_in $end
$var wire 8 c left_channel_write_space [7:0] $end
$var wire 8 d left_channel_read_available [7:0] $end
$var wire 32 e left_channel_audio_out [32:1] $end
$var wire 32 f left_channel_audio_in [32:1] $end
$var wire 1 g dac_lrclk_rising_edge $end
$var wire 1 h dac_lrclk_falling_edge $end
$var wire 1 i bclk_rising_edge $end
$var wire 1 j bclk_falling_edge $end
$var wire 1 k adc_lrclk_rising_edge $end
$var wire 1 l adc_lrclk_falling_edge $end
$var wire 1 F I2C_SDAT $end
$var wire 1 G I2C_SCLK $end
$var wire 1 Y AUD_DACDAT $end
$var reg 1 A audio_in_available $end
$var reg 1 ? audio_out_allowed $end
$var reg 1 m done_adc_channel_sync $end
$var reg 1 n done_dac_channel_sync $end
$scope module ADC_Left_Right_Clock_Edges $end
$var wire 1 % clk $end
$var wire 1 l falling_edge $end
$var wire 1 o found_edge $end
$var wire 1 2 reset $end
$var wire 1 k rising_edge $end
$var wire 1 " test_clk $end
$var reg 1 p cur_test_clk $end
$var reg 1 q last_test_clk $end
$upscope $end
$scope module Audio_Config $end
$var wire 4 r byteenable [3:0] $end
$var wire 1 s chipselect $end
$var wire 1 t clear_status_bits $end
$var wire 1 % clk $end
$var wire 1 u internal_reset $end
$var wire 3 v ob_address [2:0] $end
$var wire 4 w ob_byteenable [3:0] $end
$var wire 1 x ob_chipselect $end
$var wire 1 y ob_read $end
$var wire 32 z ob_readdata [31:0] $end
$var wire 1 { ob_waitrequest $end
$var wire 1 | ob_write $end
$var wire 32 } ob_writedata [31:0] $end
$var wire 1 ~ read $end
$var wire 1 2 reset $end
$var wire 1 !" send_start_bit $end
$var wire 1 "" send_stop_bit $end
$var wire 1 #" transfer_data $end
$var wire 1 $" valid_operation $end
$var wire 1 %" waitrequest $end
$var wire 1 &" write $end
$var wire 32 '" writedata [31:0] $end
$var wire 1 (" transfer_complete $end
$var wire 1 )" start_and_stop_en $end
$var wire 32 *" readdata [31:0] $end
$var wire 8 +" i2c_received_data [7:0] $end
$var wire 1 ," i2c_ack $end
$var wire 1 -" enable_clk $end
$var wire 1 ." clk_400KHz $end
$var wire 1 /" change_output_bit_en $end
$var wire 1 0" auto_init_transfer_data $end
$var wire 1 1" auto_init_stop_bit $end
$var wire 1 2" auto_init_start_bit $end
$var wire 1 3" auto_init_error $end
$var wire 8 4" auto_init_data [7:0] $end
$var wire 1 5" auto_init_complete $end
$var wire 2 6" address [1:0] $end
$var wire 1 F I2C_SDAT $end
$var wire 1 G I2C_SCLK $end
$var reg 8 7" data_to_transfer [7:0] $end
$var reg 2 8" ns_alavon_slave [1:0] $end
$var reg 3 9" num_bits_to_transfer [2:0] $end
$var reg 1 :" read_byte $end
$var reg 2 ;" s_alavon_slave [1:0] $end
$var reg 1 <" transfer_is_read $end
$scope module Auto_Initialize $end
$var wire 1 =" change_state $end
$var wire 1 t clear_error $end
$var wire 1 % clk $end
$var wire 1 u reset $end
$var wire 1 (" transfer_complete $end
$var wire 1 >" finished_auto_init $end
$var wire 1 5" auto_init_complete $end
$var wire 1 ," ack $end
$var reg 1 3" auto_init_error $end
$var reg 8 ?" data_out [7:0] $end
$var reg 3 @" ns_i2c_auto_init [2:0] $end
$var reg 6 A" rom_address_counter [5:0] $end
$var reg 26 B" rom_data [25:0] $end
$var reg 3 C" s_i2c_auto_init [2:0] $end
$var reg 1 2" send_start_bit $end
$var reg 1 1" send_stop_bit $end
$var reg 1 0" transfer_data $end
$upscope $end
$scope module Clock_Generator_400KHz $end
$var wire 1 % clk $end
$var wire 1 u reset $end
$var wire 1 -" enable_clk $end
$var reg 10 D" clk_counter [10:1] $end
$var reg 1 E" falling_edge $end
$var reg 1 )" middle_of_high_level $end
$var reg 1 /" middle_of_low_level $end
$var reg 1 ." new_clk $end
$var reg 1 F" rising_edge $end
$upscope $end
$scope module I2C_Controller $end
$var wire 1 /" change_output_bit_en $end
$var wire 1 t clear_ack $end
$var wire 1 % clk $end
$var wire 1 ." clk_400KHz $end
$var wire 8 G" data_in [7:0] $end
$var wire 1 -" enable_clk $end
$var wire 1 G i2c_sclk $end
$var wire 3 H" num_bits_to_transfer [2:0] $end
$var wire 1 :" read_byte $end
$var wire 1 u reset $end
$var wire 1 !" send_start_bit $end
$var wire 1 "" send_stop_bit $end
$var wire 1 )" start_and_stop_en $end
$var wire 1 #" transfer_data $end
$var wire 1 (" transfer_complete $end
$var wire 1 F i2c_sdata $end
$var reg 1 ," ack $end
$var reg 3 I" current_bit [2:0] $end
$var reg 8 J" current_byte [7:0] $end
$var reg 8 K" data_from_i2c [7:0] $end
$var reg 1 L" i2c_scen $end
$var reg 3 M" ns_i2c_transceiver [2:0] $end
$var reg 3 N" s_i2c_transceiver [2:0] $end
$upscope $end
$upscope $end
$scope module Audio_In_Deserializer $end
$var wire 1 % clk $end
$var wire 1 m done_channel_sync $end
$var wire 1 l left_right_clk_falling_edge $end
$var wire 1 k left_right_clk_rising_edge $end
$var wire 1 O" read_left_audio_data_en $end
$var wire 1 P" read_right_audio_data_en $end
$var wire 1 Q" reset $end
$var wire 1 ! serial_audio_in_data $end
$var wire 1 R" valid_audio_input $end
$var wire 7 S" right_channel_fifo_used [6:0] $end
$var wire 1 T" right_channel_fifo_is_full $end
$var wire 1 U" right_channel_fifo_is_empty $end
$var wire 32 V" right_channel_data [32:1] $end
$var wire 7 W" left_channel_fifo_used [6:0] $end
$var wire 1 X" left_channel_fifo_is_full $end
$var wire 1 Y" left_channel_fifo_is_empty $end
$var wire 32 Z" left_channel_data [32:1] $end
$var wire 1 i bit_clk_rising_edge $end
$var wire 1 j bit_clk_falling_edge $end
$var reg 32 [" data_in_shift_reg [32:1] $end
$var reg 8 \" left_audio_fifo_read_space [7:0] $end
$var reg 8 ]" right_audio_fifo_read_space [7:0] $end
$scope module Audio_In_Left_Channel_FIFO $end
$var wire 1 % clk $end
$var wire 1 ^" read_en $end
$var wire 1 Q" reset $end
$var wire 32 _" write_data [32:1] $end
$var wire 1 `" write_en $end
$var wire 7 a" words_used [7:1] $end
$var wire 32 b" read_data [32:1] $end
$var wire 1 X" fifo_is_full $end
$var wire 1 Y" fifo_is_empty $end
$scope module Sync_FIFO $end
$var wire 1 c" aclr $end
$var wire 1 % clock $end
$var wire 32 d" data [31:0] $end
$var wire 2 e" eccstatus [1:0] $end
$var wire 1 ^" rdreq $end
$var wire 1 Q" sclr $end
$var wire 1 f" valid_rreq $end
$var wire 1 `" wrreq $end
$var wire 7 g" usedw [6:0] $end
$var wire 32 h" q [31:0] $end
$var wire 1 X" full $end
$var wire 1 Y" empty $end
$var wire 1 i" almost_full $end
$var wire 1 j" almost_empty $end
$var reg 1 k" almost_empty_flag $end
$var reg 1 l" almost_full_flag $end
$var reg 7 m" count_id [6:0] $end
$var reg 128 n" data_ready [127:0] $end
$var reg 128 o" data_shown [127:0] $end
$var reg 1 p" empty_flag $end
$var reg 1 q" empty_latency1 $end
$var reg 1 r" empty_latency2 $end
$var reg 1 s" full_flag $end
$var reg 7 t" read_id [6:0] $end
$var reg 1 u" set_q_to_x $end
$var reg 1 v" set_q_to_x_by_empty $end
$var reg 1 w" stratix_family $end
$var reg 32 x" tmp_q [31:0] $end
$var reg 1 y" valid_wreq $end
$var reg 1 z" write_flag $end
$var reg 7 {" write_id [6:0] $end
$var reg 7 |" write_latency1 [6:0] $end
$var reg 7 }" write_latency2 [6:0] $end
$var integer 32 ~" i [31:0] $end
$var integer 32 !# wrt_count [31:0] $end
$scope module dev $end
$scope function FEATURE_FAMILY_ARRIA10 $end
$var reg 1 "# FEATURE_FAMILY_ARRIA10 $end
$var reg 160 ## device [160:1] $end
$var reg 1 $# var_family_arria10 $end
$upscope $end
$scope function FEATURE_FAMILY_ARRIAIIGX $end
$var reg 1 %# FEATURE_FAMILY_ARRIAIIGX $end
$var reg 160 &# device [160:1] $end
$var reg 1 '# var_family_arriaiigx $end
$upscope $end
$scope function FEATURE_FAMILY_ARRIAIIGZ $end
$var reg 1 (# FEATURE_FAMILY_ARRIAIIGZ $end
$var reg 160 )# device [160:1] $end
$var reg 1 *# var_family_arriaiigz $end
$upscope $end
$scope function FEATURE_FAMILY_ARRIAV $end
$var reg 1 +# FEATURE_FAMILY_ARRIAV $end
$var reg 160 ,# device [160:1] $end
$var reg 1 -# var_family_arriav $end
$upscope $end
$scope function FEATURE_FAMILY_ARRIAVGZ $end
$var reg 1 .# FEATURE_FAMILY_ARRIAVGZ $end
$var reg 160 /# device [160:1] $end
$var reg 1 0# var_family_arriavgz $end
$upscope $end
$scope function FEATURE_FAMILY_BASE_CYCLONE $end
$var reg 1 1# FEATURE_FAMILY_BASE_CYCLONE $end
$var reg 160 2# device [160:1] $end
$var reg 1 3# var_family_base_cyclone $end
$upscope $end
$scope function FEATURE_FAMILY_BASE_CYCLONEII $end
$var reg 1 4# FEATURE_FAMILY_BASE_CYCLONEII $end
$var reg 160 5# device [160:1] $end
$var reg 1 6# var_family_base_cycloneii $end
$upscope $end
$scope function FEATURE_FAMILY_BASE_STRATIX $end
$var reg 1 7# FEATURE_FAMILY_BASE_STRATIX $end
$var reg 160 8# device [160:1] $end
$var reg 1 9# var_family_base_stratix $end
$upscope $end
$scope function FEATURE_FAMILY_BASE_STRATIXII $end
$var reg 1 :# FEATURE_FAMILY_BASE_STRATIXII $end
$var reg 160 ;# device [160:1] $end
$var reg 1 <# var_family_base_stratixii $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONE $end
$var reg 1 =# FEATURE_FAMILY_CYCLONE $end
$var reg 160 ># device [160:1] $end
$var reg 1 ?# var_family_cyclone $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONE10LP $end
$var reg 1 @# FEATURE_FAMILY_CYCLONE10LP $end
$var reg 160 A# device [160:1] $end
$var reg 1 B# var_family_cyclone10lp $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEII $end
$var reg 1 C# FEATURE_FAMILY_CYCLONEII $end
$var reg 160 D# device [160:1] $end
$var reg 1 E# var_family_cycloneii $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEIII $end
$var reg 1 F# FEATURE_FAMILY_CYCLONEIII $end
$var reg 160 G# device [160:1] $end
$var reg 1 H# var_family_cycloneiii $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEIVE $end
$var reg 1 I# FEATURE_FAMILY_CYCLONEIVE $end
$var reg 160 J# device [160:1] $end
$var reg 1 K# var_family_cycloneive $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEIVGX $end
$var reg 1 L# FEATURE_FAMILY_CYCLONEIVGX $end
$var reg 160 M# device [160:1] $end
$var reg 1 N# var_family_cycloneivgx $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEV $end
$var reg 1 O# FEATURE_FAMILY_CYCLONEV $end
$var reg 160 P# device [160:1] $end
$var reg 1 Q# var_family_cyclonev $end
$upscope $end
$scope function FEATURE_FAMILY_HARDCOPYIII $end
$var reg 1 R# FEATURE_FAMILY_HARDCOPYIII $end
$var reg 160 S# device [160:1] $end
$var reg 1 T# var_family_hardcopyiii $end
$upscope $end
$scope function FEATURE_FAMILY_HARDCOPYIV $end
$var reg 1 U# FEATURE_FAMILY_HARDCOPYIV $end
$var reg 160 V# device [160:1] $end
$var reg 1 W# var_family_hardcopyiv $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_ALTERA_MULT_ADD_FLOW $end
$var reg 1 X# FEATURE_FAMILY_HAS_ALTERA_MULT_ADD_FLOW $end
$var reg 160 Y# device [160:1] $end
$var reg 1 Z# var_family_has_altera_mult_add_flow $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO $end
$var reg 1 [# FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO $end
$var reg 160 \# device [160:1] $end
$var reg 1 ]# var_family_has_inverted_output_ddio $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM $end
$var reg 1 ^# FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM $end
$var reg 160 _# device [160:1] $end
$var reg 1 `# var_family_has_stratixiii_style_ram $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL $end
$var reg 1 a# FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL $end
$var reg 160 b# device [160:1] $end
$var reg 1 c# var_family_has_stratixii_style_pll $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM $end
$var reg 1 d# FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM $end
$var reg 160 e# device [160:1] $end
$var reg 1 f# var_family_has_stratixii_style_ram $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL $end
$var reg 1 g# FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL $end
$var reg 160 h# device [160:1] $end
$var reg 1 i# var_family_has_stratix_style_pll $end
$upscope $end
$scope function FEATURE_FAMILY_IS_ALTMULT_ADD_EOL $end
$var reg 1 j# FEATURE_FAMILY_IS_ALTMULT_ADD_EOL $end
$var reg 160 k# device [160:1] $end
$var reg 1 l# var_family_is_altmult_add_eol $end
$upscope $end
$scope function FEATURE_FAMILY_MAX10 $end
$var reg 1 m# FEATURE_FAMILY_MAX10 $end
$var reg 160 n# device [160:1] $end
$var reg 1 o# var_family_max10 $end
$upscope $end
$scope function FEATURE_FAMILY_MAXII $end
$var reg 1 p# FEATURE_FAMILY_MAXII $end
$var reg 160 q# device [160:1] $end
$var reg 1 r# var_family_maxii $end
$upscope $end
$scope function FEATURE_FAMILY_MAXV $end
$var reg 1 s# FEATURE_FAMILY_MAXV $end
$var reg 160 t# device [160:1] $end
$var reg 1 u# var_family_maxv $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIX $end
$var reg 1 v# FEATURE_FAMILY_STRATIX $end
$var reg 160 w# device [160:1] $end
$var reg 1 x# var_family_stratix $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIX10 $end
$var reg 1 y# FEATURE_FAMILY_STRATIX10 $end
$var reg 160 z# device [160:1] $end
$var reg 1 {# var_family_stratix10 $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXGX $end
$var reg 1 |# FEATURE_FAMILY_STRATIXGX $end
$var reg 160 }# device [160:1] $end
$var reg 1 ~# var_family_stratixgx $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXII $end
$var reg 1 !$ FEATURE_FAMILY_STRATIXII $end
$var reg 160 "$ device [160:1] $end
$var reg 1 #$ var_family_stratixii $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXIIGX $end
$var reg 1 $$ FEATURE_FAMILY_STRATIXIIGX $end
$var reg 160 %$ device [160:1] $end
$var reg 1 &$ var_family_stratixiigx $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXIII $end
$var reg 1 '$ FEATURE_FAMILY_STRATIXIII $end
$var reg 160 ($ device [160:1] $end
$var reg 1 )$ var_family_stratixiii $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXIV $end
$var reg 1 *$ FEATURE_FAMILY_STRATIXIV $end
$var reg 160 +$ device [160:1] $end
$var reg 1 ,$ var_family_stratixiv $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXV $end
$var reg 1 -$ FEATURE_FAMILY_STRATIXV $end
$var reg 160 .$ device [160:1] $end
$var reg 1 /$ var_family_stratixv $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIX_HC $end
$var reg 1 0$ FEATURE_FAMILY_STRATIX_HC $end
$var reg 160 1$ device [160:1] $end
$var reg 1 2$ var_family_stratix_hc $end
$upscope $end
$scope function IS_FAMILY_ARRIA10 $end
$var reg 1 3$ IS_FAMILY_ARRIA10 $end
$var reg 160 4$ device [160:1] $end
$var reg 1 5$ is_arria10 $end
$upscope $end
$scope function IS_FAMILY_ARRIAGX $end
$var reg 1 6$ IS_FAMILY_ARRIAGX $end
$var reg 160 7$ device [160:1] $end
$var reg 1 8$ is_arriagx $end
$upscope $end
$scope function IS_FAMILY_ARRIAIIGX $end
$var reg 1 9$ IS_FAMILY_ARRIAIIGX $end
$var reg 160 :$ device [160:1] $end
$var reg 1 ;$ is_arriaiigx $end
$upscope $end
$scope function IS_FAMILY_ARRIAIIGZ $end
$var reg 1 <$ IS_FAMILY_ARRIAIIGZ $end
$var reg 160 =$ device [160:1] $end
$var reg 1 >$ is_arriaiigz $end
$upscope $end
$scope function IS_FAMILY_ARRIAV $end
$var reg 1 ?$ IS_FAMILY_ARRIAV $end
$var reg 160 @$ device [160:1] $end
$var reg 1 A$ is_arriav $end
$upscope $end
$scope function IS_FAMILY_ARRIAVGZ $end
$var reg 1 B$ IS_FAMILY_ARRIAVGZ $end
$var reg 160 C$ device [160:1] $end
$var reg 1 D$ is_arriavgz $end
$upscope $end
$scope function IS_FAMILY_CYCLONE $end
$var reg 1 E$ IS_FAMILY_CYCLONE $end
$var reg 160 F$ device [160:1] $end
$var reg 1 G$ is_cyclone $end
$upscope $end
$scope function IS_FAMILY_CYCLONE10LP $end
$var reg 1 H$ IS_FAMILY_CYCLONE10LP $end
$var reg 160 I$ device [160:1] $end
$var reg 1 J$ is_cyclone10lp $end
$upscope $end
$scope function IS_FAMILY_CYCLONEII $end
$var reg 1 K$ IS_FAMILY_CYCLONEII $end
$var reg 160 L$ device [160:1] $end
$var reg 1 M$ is_cycloneii $end
$upscope $end
$scope function IS_FAMILY_CYCLONEIII $end
$var reg 1 N$ IS_FAMILY_CYCLONEIII $end
$var reg 160 O$ device [160:1] $end
$var reg 1 P$ is_cycloneiii $end
$upscope $end
$scope function IS_FAMILY_CYCLONEIIILS $end
$var reg 1 Q$ IS_FAMILY_CYCLONEIIILS $end
$var reg 160 R$ device [160:1] $end
$var reg 1 S$ is_cycloneiiils $end
$upscope $end
$scope function IS_FAMILY_CYCLONEIVE $end
$var reg 1 T$ IS_FAMILY_CYCLONEIVE $end
$var reg 160 U$ device [160:1] $end
$var reg 1 V$ is_cycloneive $end
$upscope $end
$scope function IS_FAMILY_CYCLONEIVGX $end
$var reg 1 W$ IS_FAMILY_CYCLONEIVGX $end
$var reg 160 X$ device [160:1] $end
$var reg 1 Y$ is_cycloneivgx $end
$upscope $end
$scope function IS_FAMILY_CYCLONEV $end
$var reg 1 Z$ IS_FAMILY_CYCLONEV $end
$var reg 160 [$ device [160:1] $end
$var reg 1 \$ is_cyclonev $end
$upscope $end
$scope function IS_FAMILY_HARDCOPYII $end
$var reg 1 ]$ IS_FAMILY_HARDCOPYII $end
$var reg 160 ^$ device [160:1] $end
$var reg 1 _$ is_hardcopyii $end
$upscope $end
$scope function IS_FAMILY_HARDCOPYIII $end
$var reg 1 `$ IS_FAMILY_HARDCOPYIII $end
$var reg 160 a$ device [160:1] $end
$var reg 1 b$ is_hardcopyiii $end
$upscope $end
$scope function IS_FAMILY_HARDCOPYIV $end
$var reg 1 c$ IS_FAMILY_HARDCOPYIV $end
$var reg 160 d$ device [160:1] $end
$var reg 1 e$ is_hardcopyiv $end
$upscope $end
$scope function IS_FAMILY_MAX10 $end
$var reg 1 f$ IS_FAMILY_MAX10 $end
$var reg 160 g$ device [160:1] $end
$var reg 1 h$ is_max10 $end
$upscope $end
$scope function IS_FAMILY_MAXII $end
$var reg 1 i$ IS_FAMILY_MAXII $end
$var reg 160 j$ device [160:1] $end
$var reg 1 k$ is_maxii $end
$upscope $end
$scope function IS_FAMILY_MAXV $end
$var reg 1 l$ IS_FAMILY_MAXV $end
$var reg 160 m$ device [160:1] $end
$var reg 1 n$ is_maxv $end
$upscope $end
$scope function IS_FAMILY_STRATIX $end
$var reg 1 o$ IS_FAMILY_STRATIX $end
$var reg 160 p$ device [160:1] $end
$var reg 1 q$ is_stratix $end
$upscope $end
$scope function IS_FAMILY_STRATIX10 $end
$var reg 1 r$ IS_FAMILY_STRATIX10 $end
$var reg 160 s$ device [160:1] $end
$var reg 1 t$ is_stratix10 $end
$upscope $end
$scope function IS_FAMILY_STRATIXGX $end
$var reg 1 u$ IS_FAMILY_STRATIXGX $end
$var reg 160 v$ device [160:1] $end
$var reg 1 w$ is_stratixgx $end
$upscope $end
$scope function IS_FAMILY_STRATIXII $end
$var reg 1 x$ IS_FAMILY_STRATIXII $end
$var reg 160 y$ device [160:1] $end
$var reg 1 z$ is_stratixii $end
$upscope $end
$scope function IS_FAMILY_STRATIXIIGX $end
$var reg 1 {$ IS_FAMILY_STRATIXIIGX $end
$var reg 160 |$ device [160:1] $end
$var reg 1 }$ is_stratixiigx $end
$upscope $end
$scope function IS_FAMILY_STRATIXIII $end
$var reg 1 ~$ IS_FAMILY_STRATIXIII $end
$var reg 160 !% device [160:1] $end
$var reg 1 "% is_stratixiii $end
$upscope $end
$scope function IS_FAMILY_STRATIXIV $end
$var reg 1 #% IS_FAMILY_STRATIXIV $end
$var reg 160 $% device [160:1] $end
$var reg 1 %% is_stratixiv $end
$upscope $end
$scope function IS_FAMILY_STRATIXV $end
$var reg 1 &% IS_FAMILY_STRATIXV $end
$var reg 160 '% device [160:1] $end
$var reg 1 (% is_stratixv $end
$upscope $end
$scope function IS_VALID_FAMILY $end
$var reg 1 )% IS_VALID_FAMILY $end
$var reg 160 *% device [160:1] $end
$var reg 1 +% is_valid $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module Audio_In_Right_Channel_FIFO $end
$var wire 1 % clk $end
$var wire 1 ,% read_en $end
$var wire 1 Q" reset $end
$var wire 32 -% write_data [32:1] $end
$var wire 1 .% write_en $end
$var wire 7 /% words_used [7:1] $end
$var wire 32 0% read_data [32:1] $end
$var wire 1 T" fifo_is_full $end
$var wire 1 U" fifo_is_empty $end
$scope module Sync_FIFO $end
$var wire 1 1% aclr $end
$var wire 1 % clock $end
$var wire 32 2% data [31:0] $end
$var wire 2 3% eccstatus [1:0] $end
$var wire 1 ,% rdreq $end
$var wire 1 Q" sclr $end
$var wire 1 4% valid_rreq $end
$var wire 1 .% wrreq $end
$var wire 7 5% usedw [6:0] $end
$var wire 32 6% q [31:0] $end
$var wire 1 T" full $end
$var wire 1 U" empty $end
$var wire 1 7% almost_full $end
$var wire 1 8% almost_empty $end
$var reg 1 9% almost_empty_flag $end
$var reg 1 :% almost_full_flag $end
$var reg 7 ;% count_id [6:0] $end
$var reg 128 <% data_ready [127:0] $end
$var reg 128 =% data_shown [127:0] $end
$var reg 1 >% empty_flag $end
$var reg 1 ?% empty_latency1 $end
$var reg 1 @% empty_latency2 $end
$var reg 1 A% full_flag $end
$var reg 7 B% read_id [6:0] $end
$var reg 1 C% set_q_to_x $end
$var reg 1 D% set_q_to_x_by_empty $end
$var reg 1 E% stratix_family $end
$var reg 32 F% tmp_q [31:0] $end
$var reg 1 G% valid_wreq $end
$var reg 1 H% write_flag $end
$var reg 7 I% write_id [6:0] $end
$var reg 7 J% write_latency1 [6:0] $end
$var reg 7 K% write_latency2 [6:0] $end
$var integer 32 L% i [31:0] $end
$var integer 32 M% wrt_count [31:0] $end
$scope module dev $end
$scope function FEATURE_FAMILY_ARRIA10 $end
$var reg 1 N% FEATURE_FAMILY_ARRIA10 $end
$var reg 160 O% device [160:1] $end
$var reg 1 P% var_family_arria10 $end
$upscope $end
$scope function FEATURE_FAMILY_ARRIAIIGX $end
$var reg 1 Q% FEATURE_FAMILY_ARRIAIIGX $end
$var reg 160 R% device [160:1] $end
$var reg 1 S% var_family_arriaiigx $end
$upscope $end
$scope function FEATURE_FAMILY_ARRIAIIGZ $end
$var reg 1 T% FEATURE_FAMILY_ARRIAIIGZ $end
$var reg 160 U% device [160:1] $end
$var reg 1 V% var_family_arriaiigz $end
$upscope $end
$scope function FEATURE_FAMILY_ARRIAV $end
$var reg 1 W% FEATURE_FAMILY_ARRIAV $end
$var reg 160 X% device [160:1] $end
$var reg 1 Y% var_family_arriav $end
$upscope $end
$scope function FEATURE_FAMILY_ARRIAVGZ $end
$var reg 1 Z% FEATURE_FAMILY_ARRIAVGZ $end
$var reg 160 [% device [160:1] $end
$var reg 1 \% var_family_arriavgz $end
$upscope $end
$scope function FEATURE_FAMILY_BASE_CYCLONE $end
$var reg 1 ]% FEATURE_FAMILY_BASE_CYCLONE $end
$var reg 160 ^% device [160:1] $end
$var reg 1 _% var_family_base_cyclone $end
$upscope $end
$scope function FEATURE_FAMILY_BASE_CYCLONEII $end
$var reg 1 `% FEATURE_FAMILY_BASE_CYCLONEII $end
$var reg 160 a% device [160:1] $end
$var reg 1 b% var_family_base_cycloneii $end
$upscope $end
$scope function FEATURE_FAMILY_BASE_STRATIX $end
$var reg 1 c% FEATURE_FAMILY_BASE_STRATIX $end
$var reg 160 d% device [160:1] $end
$var reg 1 e% var_family_base_stratix $end
$upscope $end
$scope function FEATURE_FAMILY_BASE_STRATIXII $end
$var reg 1 f% FEATURE_FAMILY_BASE_STRATIXII $end
$var reg 160 g% device [160:1] $end
$var reg 1 h% var_family_base_stratixii $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONE $end
$var reg 1 i% FEATURE_FAMILY_CYCLONE $end
$var reg 160 j% device [160:1] $end
$var reg 1 k% var_family_cyclone $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONE10LP $end
$var reg 1 l% FEATURE_FAMILY_CYCLONE10LP $end
$var reg 160 m% device [160:1] $end
$var reg 1 n% var_family_cyclone10lp $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEII $end
$var reg 1 o% FEATURE_FAMILY_CYCLONEII $end
$var reg 160 p% device [160:1] $end
$var reg 1 q% var_family_cycloneii $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEIII $end
$var reg 1 r% FEATURE_FAMILY_CYCLONEIII $end
$var reg 160 s% device [160:1] $end
$var reg 1 t% var_family_cycloneiii $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEIVE $end
$var reg 1 u% FEATURE_FAMILY_CYCLONEIVE $end
$var reg 160 v% device [160:1] $end
$var reg 1 w% var_family_cycloneive $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEIVGX $end
$var reg 1 x% FEATURE_FAMILY_CYCLONEIVGX $end
$var reg 160 y% device [160:1] $end
$var reg 1 z% var_family_cycloneivgx $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEV $end
$var reg 1 {% FEATURE_FAMILY_CYCLONEV $end
$var reg 160 |% device [160:1] $end
$var reg 1 }% var_family_cyclonev $end
$upscope $end
$scope function FEATURE_FAMILY_HARDCOPYIII $end
$var reg 1 ~% FEATURE_FAMILY_HARDCOPYIII $end
$var reg 160 !& device [160:1] $end
$var reg 1 "& var_family_hardcopyiii $end
$upscope $end
$scope function FEATURE_FAMILY_HARDCOPYIV $end
$var reg 1 #& FEATURE_FAMILY_HARDCOPYIV $end
$var reg 160 $& device [160:1] $end
$var reg 1 %& var_family_hardcopyiv $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_ALTERA_MULT_ADD_FLOW $end
$var reg 1 && FEATURE_FAMILY_HAS_ALTERA_MULT_ADD_FLOW $end
$var reg 160 '& device [160:1] $end
$var reg 1 (& var_family_has_altera_mult_add_flow $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO $end
$var reg 1 )& FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO $end
$var reg 160 *& device [160:1] $end
$var reg 1 +& var_family_has_inverted_output_ddio $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM $end
$var reg 1 ,& FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM $end
$var reg 160 -& device [160:1] $end
$var reg 1 .& var_family_has_stratixiii_style_ram $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL $end
$var reg 1 /& FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL $end
$var reg 160 0& device [160:1] $end
$var reg 1 1& var_family_has_stratixii_style_pll $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM $end
$var reg 1 2& FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM $end
$var reg 160 3& device [160:1] $end
$var reg 1 4& var_family_has_stratixii_style_ram $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL $end
$var reg 1 5& FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL $end
$var reg 160 6& device [160:1] $end
$var reg 1 7& var_family_has_stratix_style_pll $end
$upscope $end
$scope function FEATURE_FAMILY_IS_ALTMULT_ADD_EOL $end
$var reg 1 8& FEATURE_FAMILY_IS_ALTMULT_ADD_EOL $end
$var reg 160 9& device [160:1] $end
$var reg 1 :& var_family_is_altmult_add_eol $end
$upscope $end
$scope function FEATURE_FAMILY_MAX10 $end
$var reg 1 ;& FEATURE_FAMILY_MAX10 $end
$var reg 160 <& device [160:1] $end
$var reg 1 =& var_family_max10 $end
$upscope $end
$scope function FEATURE_FAMILY_MAXII $end
$var reg 1 >& FEATURE_FAMILY_MAXII $end
$var reg 160 ?& device [160:1] $end
$var reg 1 @& var_family_maxii $end
$upscope $end
$scope function FEATURE_FAMILY_MAXV $end
$var reg 1 A& FEATURE_FAMILY_MAXV $end
$var reg 160 B& device [160:1] $end
$var reg 1 C& var_family_maxv $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIX $end
$var reg 1 D& FEATURE_FAMILY_STRATIX $end
$var reg 160 E& device [160:1] $end
$var reg 1 F& var_family_stratix $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIX10 $end
$var reg 1 G& FEATURE_FAMILY_STRATIX10 $end
$var reg 160 H& device [160:1] $end
$var reg 1 I& var_family_stratix10 $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXGX $end
$var reg 1 J& FEATURE_FAMILY_STRATIXGX $end
$var reg 160 K& device [160:1] $end
$var reg 1 L& var_family_stratixgx $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXII $end
$var reg 1 M& FEATURE_FAMILY_STRATIXII $end
$var reg 160 N& device [160:1] $end
$var reg 1 O& var_family_stratixii $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXIIGX $end
$var reg 1 P& FEATURE_FAMILY_STRATIXIIGX $end
$var reg 160 Q& device [160:1] $end
$var reg 1 R& var_family_stratixiigx $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXIII $end
$var reg 1 S& FEATURE_FAMILY_STRATIXIII $end
$var reg 160 T& device [160:1] $end
$var reg 1 U& var_family_stratixiii $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXIV $end
$var reg 1 V& FEATURE_FAMILY_STRATIXIV $end
$var reg 160 W& device [160:1] $end
$var reg 1 X& var_family_stratixiv $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXV $end
$var reg 1 Y& FEATURE_FAMILY_STRATIXV $end
$var reg 160 Z& device [160:1] $end
$var reg 1 [& var_family_stratixv $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIX_HC $end
$var reg 1 \& FEATURE_FAMILY_STRATIX_HC $end
$var reg 160 ]& device [160:1] $end
$var reg 1 ^& var_family_stratix_hc $end
$upscope $end
$scope function IS_FAMILY_ARRIA10 $end
$var reg 1 _& IS_FAMILY_ARRIA10 $end
$var reg 160 `& device [160:1] $end
$var reg 1 a& is_arria10 $end
$upscope $end
$scope function IS_FAMILY_ARRIAGX $end
$var reg 1 b& IS_FAMILY_ARRIAGX $end
$var reg 160 c& device [160:1] $end
$var reg 1 d& is_arriagx $end
$upscope $end
$scope function IS_FAMILY_ARRIAIIGX $end
$var reg 1 e& IS_FAMILY_ARRIAIIGX $end
$var reg 160 f& device [160:1] $end
$var reg 1 g& is_arriaiigx $end
$upscope $end
$scope function IS_FAMILY_ARRIAIIGZ $end
$var reg 1 h& IS_FAMILY_ARRIAIIGZ $end
$var reg 160 i& device [160:1] $end
$var reg 1 j& is_arriaiigz $end
$upscope $end
$scope function IS_FAMILY_ARRIAV $end
$var reg 1 k& IS_FAMILY_ARRIAV $end
$var reg 160 l& device [160:1] $end
$var reg 1 m& is_arriav $end
$upscope $end
$scope function IS_FAMILY_ARRIAVGZ $end
$var reg 1 n& IS_FAMILY_ARRIAVGZ $end
$var reg 160 o& device [160:1] $end
$var reg 1 p& is_arriavgz $end
$upscope $end
$scope function IS_FAMILY_CYCLONE $end
$var reg 1 q& IS_FAMILY_CYCLONE $end
$var reg 160 r& device [160:1] $end
$var reg 1 s& is_cyclone $end
$upscope $end
$scope function IS_FAMILY_CYCLONE10LP $end
$var reg 1 t& IS_FAMILY_CYCLONE10LP $end
$var reg 160 u& device [160:1] $end
$var reg 1 v& is_cyclone10lp $end
$upscope $end
$scope function IS_FAMILY_CYCLONEII $end
$var reg 1 w& IS_FAMILY_CYCLONEII $end
$var reg 160 x& device [160:1] $end
$var reg 1 y& is_cycloneii $end
$upscope $end
$scope function IS_FAMILY_CYCLONEIII $end
$var reg 1 z& IS_FAMILY_CYCLONEIII $end
$var reg 160 {& device [160:1] $end
$var reg 1 |& is_cycloneiii $end
$upscope $end
$scope function IS_FAMILY_CYCLONEIIILS $end
$var reg 1 }& IS_FAMILY_CYCLONEIIILS $end
$var reg 160 ~& device [160:1] $end
$var reg 1 !' is_cycloneiiils $end
$upscope $end
$scope function IS_FAMILY_CYCLONEIVE $end
$var reg 1 "' IS_FAMILY_CYCLONEIVE $end
$var reg 160 #' device [160:1] $end
$var reg 1 $' is_cycloneive $end
$upscope $end
$scope function IS_FAMILY_CYCLONEIVGX $end
$var reg 1 %' IS_FAMILY_CYCLONEIVGX $end
$var reg 160 &' device [160:1] $end
$var reg 1 '' is_cycloneivgx $end
$upscope $end
$scope function IS_FAMILY_CYCLONEV $end
$var reg 1 (' IS_FAMILY_CYCLONEV $end
$var reg 160 )' device [160:1] $end
$var reg 1 *' is_cyclonev $end
$upscope $end
$scope function IS_FAMILY_HARDCOPYII $end
$var reg 1 +' IS_FAMILY_HARDCOPYII $end
$var reg 160 ,' device [160:1] $end
$var reg 1 -' is_hardcopyii $end
$upscope $end
$scope function IS_FAMILY_HARDCOPYIII $end
$var reg 1 .' IS_FAMILY_HARDCOPYIII $end
$var reg 160 /' device [160:1] $end
$var reg 1 0' is_hardcopyiii $end
$upscope $end
$scope function IS_FAMILY_HARDCOPYIV $end
$var reg 1 1' IS_FAMILY_HARDCOPYIV $end
$var reg 160 2' device [160:1] $end
$var reg 1 3' is_hardcopyiv $end
$upscope $end
$scope function IS_FAMILY_MAX10 $end
$var reg 1 4' IS_FAMILY_MAX10 $end
$var reg 160 5' device [160:1] $end
$var reg 1 6' is_max10 $end
$upscope $end
$scope function IS_FAMILY_MAXII $end
$var reg 1 7' IS_FAMILY_MAXII $end
$var reg 160 8' device [160:1] $end
$var reg 1 9' is_maxii $end
$upscope $end
$scope function IS_FAMILY_MAXV $end
$var reg 1 :' IS_FAMILY_MAXV $end
$var reg 160 ;' device [160:1] $end
$var reg 1 <' is_maxv $end
$upscope $end
$scope function IS_FAMILY_STRATIX $end
$var reg 1 =' IS_FAMILY_STRATIX $end
$var reg 160 >' device [160:1] $end
$var reg 1 ?' is_stratix $end
$upscope $end
$scope function IS_FAMILY_STRATIX10 $end
$var reg 1 @' IS_FAMILY_STRATIX10 $end
$var reg 160 A' device [160:1] $end
$var reg 1 B' is_stratix10 $end
$upscope $end
$scope function IS_FAMILY_STRATIXGX $end
$var reg 1 C' IS_FAMILY_STRATIXGX $end
$var reg 160 D' device [160:1] $end
$var reg 1 E' is_stratixgx $end
$upscope $end
$scope function IS_FAMILY_STRATIXII $end
$var reg 1 F' IS_FAMILY_STRATIXII $end
$var reg 160 G' device [160:1] $end
$var reg 1 H' is_stratixii $end
$upscope $end
$scope function IS_FAMILY_STRATIXIIGX $end
$var reg 1 I' IS_FAMILY_STRATIXIIGX $end
$var reg 160 J' device [160:1] $end
$var reg 1 K' is_stratixiigx $end
$upscope $end
$scope function IS_FAMILY_STRATIXIII $end
$var reg 1 L' IS_FAMILY_STRATIXIII $end
$var reg 160 M' device [160:1] $end
$var reg 1 N' is_stratixiii $end
$upscope $end
$scope function IS_FAMILY_STRATIXIV $end
$var reg 1 O' IS_FAMILY_STRATIXIV $end
$var reg 160 P' device [160:1] $end
$var reg 1 Q' is_stratixiv $end
$upscope $end
$scope function IS_FAMILY_STRATIXV $end
$var reg 1 R' IS_FAMILY_STRATIXV $end
$var reg 160 S' device [160:1] $end
$var reg 1 T' is_stratixv $end
$upscope $end
$scope function IS_VALID_FAMILY $end
$var reg 1 U' IS_VALID_FAMILY $end
$var reg 160 V' device [160:1] $end
$var reg 1 W' is_valid $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module Audio_Out_Bit_Counter $end
$var wire 1 % clk $end
$var wire 1 l left_right_clk_falling_edge $end
$var wire 1 k left_right_clk_rising_edge $end
$var wire 1 Q" reset $end
$var wire 1 X' reset_bit_counter $end
$var wire 1 i bit_clk_rising_edge $end
$var wire 1 j bit_clk_falling_edge $end
$var reg 5 Y' bit_counter [4:0] $end
$var reg 1 R" counting $end
$upscope $end
$upscope $end
$scope module Audio_Out_Serializer $end
$var wire 1 % clk $end
$var wire 1 Z' left_channel_data_en $end
$var wire 1 [' left_right_clk_falling_edge $end
$var wire 1 \' left_right_clk_rising_edge $end
$var wire 1 ]' read_left_channel $end
$var wire 1 ^' read_right_channel $end
$var wire 1 _' reset $end
$var wire 1 `' right_channel_data_en $end
$var wire 32 a' right_channel_from_fifo [32:1] $end
$var wire 7 b' right_channel_fifo_used [6:0] $end
$var wire 1 c' right_channel_fifo_is_full $end
$var wire 1 d' right_channel_fifo_is_empty $end
$var wire 32 e' right_channel_data [32:1] $end
$var wire 32 f' left_channel_from_fifo [32:1] $end
$var wire 7 g' left_channel_fifo_used [6:0] $end
$var wire 1 h' left_channel_fifo_is_full $end
$var wire 1 i' left_channel_fifo_is_empty $end
$var wire 32 j' left_channel_data [32:1] $end
$var wire 1 i bit_clk_rising_edge $end
$var wire 1 j bit_clk_falling_edge $end
$var reg 32 k' data_out_shift_reg [32:1] $end
$var reg 8 l' left_channel_fifo_write_space [7:0] $end
$var reg 1 m' left_channel_was_read $end
$var reg 8 n' right_channel_fifo_write_space [7:0] $end
$var reg 1 Y serial_audio_out_data $end
$scope module Audio_Out_Left_Channel_FIFO $end
$var wire 1 % clk $end
$var wire 1 ]' read_en $end
$var wire 1 _' reset $end
$var wire 1 o' write_en $end
$var wire 32 p' write_data [32:1] $end
$var wire 7 q' words_used [7:1] $end
$var wire 32 r' read_data [32:1] $end
$var wire 1 h' fifo_is_full $end
$var wire 1 i' fifo_is_empty $end
$scope module Sync_FIFO $end
$var wire 1 s' aclr $end
$var wire 1 % clock $end
$var wire 2 t' eccstatus [1:0] $end
$var wire 1 ]' rdreq $end
$var wire 1 _' sclr $end
$var wire 1 u' valid_rreq $end
$var wire 1 o' wrreq $end
$var wire 7 v' usedw [6:0] $end
$var wire 32 w' q [31:0] $end
$var wire 1 h' full $end
$var wire 1 i' empty $end
$var wire 32 x' data [31:0] $end
$var wire 1 y' almost_full $end
$var wire 1 z' almost_empty $end
$var reg 1 {' almost_empty_flag $end
$var reg 1 |' almost_full_flag $end
$var reg 7 }' count_id [6:0] $end
$var reg 128 ~' data_ready [127:0] $end
$var reg 128 !( data_shown [127:0] $end
$var reg 1 "( empty_flag $end
$var reg 1 #( empty_latency1 $end
$var reg 1 $( empty_latency2 $end
$var reg 1 %( full_flag $end
$var reg 7 &( read_id [6:0] $end
$var reg 1 '( set_q_to_x $end
$var reg 1 (( set_q_to_x_by_empty $end
$var reg 1 )( stratix_family $end
$var reg 32 *( tmp_q [31:0] $end
$var reg 1 +( valid_wreq $end
$var reg 1 ,( write_flag $end
$var reg 7 -( write_id [6:0] $end
$var reg 7 .( write_latency1 [6:0] $end
$var reg 7 /( write_latency2 [6:0] $end
$var integer 32 0( i [31:0] $end
$var integer 32 1( wrt_count [31:0] $end
$scope module dev $end
$scope function FEATURE_FAMILY_ARRIA10 $end
$var reg 1 2( FEATURE_FAMILY_ARRIA10 $end
$var reg 160 3( device [160:1] $end
$var reg 1 4( var_family_arria10 $end
$upscope $end
$scope function FEATURE_FAMILY_ARRIAIIGX $end
$var reg 1 5( FEATURE_FAMILY_ARRIAIIGX $end
$var reg 160 6( device [160:1] $end
$var reg 1 7( var_family_arriaiigx $end
$upscope $end
$scope function FEATURE_FAMILY_ARRIAIIGZ $end
$var reg 1 8( FEATURE_FAMILY_ARRIAIIGZ $end
$var reg 160 9( device [160:1] $end
$var reg 1 :( var_family_arriaiigz $end
$upscope $end
$scope function FEATURE_FAMILY_ARRIAV $end
$var reg 1 ;( FEATURE_FAMILY_ARRIAV $end
$var reg 160 <( device [160:1] $end
$var reg 1 =( var_family_arriav $end
$upscope $end
$scope function FEATURE_FAMILY_ARRIAVGZ $end
$var reg 1 >( FEATURE_FAMILY_ARRIAVGZ $end
$var reg 160 ?( device [160:1] $end
$var reg 1 @( var_family_arriavgz $end
$upscope $end
$scope function FEATURE_FAMILY_BASE_CYCLONE $end
$var reg 1 A( FEATURE_FAMILY_BASE_CYCLONE $end
$var reg 160 B( device [160:1] $end
$var reg 1 C( var_family_base_cyclone $end
$upscope $end
$scope function FEATURE_FAMILY_BASE_CYCLONEII $end
$var reg 1 D( FEATURE_FAMILY_BASE_CYCLONEII $end
$var reg 160 E( device [160:1] $end
$var reg 1 F( var_family_base_cycloneii $end
$upscope $end
$scope function FEATURE_FAMILY_BASE_STRATIX $end
$var reg 1 G( FEATURE_FAMILY_BASE_STRATIX $end
$var reg 160 H( device [160:1] $end
$var reg 1 I( var_family_base_stratix $end
$upscope $end
$scope function FEATURE_FAMILY_BASE_STRATIXII $end
$var reg 1 J( FEATURE_FAMILY_BASE_STRATIXII $end
$var reg 160 K( device [160:1] $end
$var reg 1 L( var_family_base_stratixii $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONE $end
$var reg 1 M( FEATURE_FAMILY_CYCLONE $end
$var reg 160 N( device [160:1] $end
$var reg 1 O( var_family_cyclone $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONE10LP $end
$var reg 1 P( FEATURE_FAMILY_CYCLONE10LP $end
$var reg 160 Q( device [160:1] $end
$var reg 1 R( var_family_cyclone10lp $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEII $end
$var reg 1 S( FEATURE_FAMILY_CYCLONEII $end
$var reg 160 T( device [160:1] $end
$var reg 1 U( var_family_cycloneii $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEIII $end
$var reg 1 V( FEATURE_FAMILY_CYCLONEIII $end
$var reg 160 W( device [160:1] $end
$var reg 1 X( var_family_cycloneiii $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEIVE $end
$var reg 1 Y( FEATURE_FAMILY_CYCLONEIVE $end
$var reg 160 Z( device [160:1] $end
$var reg 1 [( var_family_cycloneive $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEIVGX $end
$var reg 1 \( FEATURE_FAMILY_CYCLONEIVGX $end
$var reg 160 ]( device [160:1] $end
$var reg 1 ^( var_family_cycloneivgx $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEV $end
$var reg 1 _( FEATURE_FAMILY_CYCLONEV $end
$var reg 160 `( device [160:1] $end
$var reg 1 a( var_family_cyclonev $end
$upscope $end
$scope function FEATURE_FAMILY_HARDCOPYIII $end
$var reg 1 b( FEATURE_FAMILY_HARDCOPYIII $end
$var reg 160 c( device [160:1] $end
$var reg 1 d( var_family_hardcopyiii $end
$upscope $end
$scope function FEATURE_FAMILY_HARDCOPYIV $end
$var reg 1 e( FEATURE_FAMILY_HARDCOPYIV $end
$var reg 160 f( device [160:1] $end
$var reg 1 g( var_family_hardcopyiv $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_ALTERA_MULT_ADD_FLOW $end
$var reg 1 h( FEATURE_FAMILY_HAS_ALTERA_MULT_ADD_FLOW $end
$var reg 160 i( device [160:1] $end
$var reg 1 j( var_family_has_altera_mult_add_flow $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO $end
$var reg 1 k( FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO $end
$var reg 160 l( device [160:1] $end
$var reg 1 m( var_family_has_inverted_output_ddio $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM $end
$var reg 1 n( FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM $end
$var reg 160 o( device [160:1] $end
$var reg 1 p( var_family_has_stratixiii_style_ram $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL $end
$var reg 1 q( FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL $end
$var reg 160 r( device [160:1] $end
$var reg 1 s( var_family_has_stratixii_style_pll $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM $end
$var reg 1 t( FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM $end
$var reg 160 u( device [160:1] $end
$var reg 1 v( var_family_has_stratixii_style_ram $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL $end
$var reg 1 w( FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL $end
$var reg 160 x( device [160:1] $end
$var reg 1 y( var_family_has_stratix_style_pll $end
$upscope $end
$scope function FEATURE_FAMILY_IS_ALTMULT_ADD_EOL $end
$var reg 1 z( FEATURE_FAMILY_IS_ALTMULT_ADD_EOL $end
$var reg 160 {( device [160:1] $end
$var reg 1 |( var_family_is_altmult_add_eol $end
$upscope $end
$scope function FEATURE_FAMILY_MAX10 $end
$var reg 1 }( FEATURE_FAMILY_MAX10 $end
$var reg 160 ~( device [160:1] $end
$var reg 1 !) var_family_max10 $end
$upscope $end
$scope function FEATURE_FAMILY_MAXII $end
$var reg 1 ") FEATURE_FAMILY_MAXII $end
$var reg 160 #) device [160:1] $end
$var reg 1 $) var_family_maxii $end
$upscope $end
$scope function FEATURE_FAMILY_MAXV $end
$var reg 1 %) FEATURE_FAMILY_MAXV $end
$var reg 160 &) device [160:1] $end
$var reg 1 ') var_family_maxv $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIX $end
$var reg 1 () FEATURE_FAMILY_STRATIX $end
$var reg 160 )) device [160:1] $end
$var reg 1 *) var_family_stratix $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIX10 $end
$var reg 1 +) FEATURE_FAMILY_STRATIX10 $end
$var reg 160 ,) device [160:1] $end
$var reg 1 -) var_family_stratix10 $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXGX $end
$var reg 1 .) FEATURE_FAMILY_STRATIXGX $end
$var reg 160 /) device [160:1] $end
$var reg 1 0) var_family_stratixgx $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXII $end
$var reg 1 1) FEATURE_FAMILY_STRATIXII $end
$var reg 160 2) device [160:1] $end
$var reg 1 3) var_family_stratixii $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXIIGX $end
$var reg 1 4) FEATURE_FAMILY_STRATIXIIGX $end
$var reg 160 5) device [160:1] $end
$var reg 1 6) var_family_stratixiigx $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXIII $end
$var reg 1 7) FEATURE_FAMILY_STRATIXIII $end
$var reg 160 8) device [160:1] $end
$var reg 1 9) var_family_stratixiii $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXIV $end
$var reg 1 :) FEATURE_FAMILY_STRATIXIV $end
$var reg 160 ;) device [160:1] $end
$var reg 1 <) var_family_stratixiv $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXV $end
$var reg 1 =) FEATURE_FAMILY_STRATIXV $end
$var reg 160 >) device [160:1] $end
$var reg 1 ?) var_family_stratixv $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIX_HC $end
$var reg 1 @) FEATURE_FAMILY_STRATIX_HC $end
$var reg 160 A) device [160:1] $end
$var reg 1 B) var_family_stratix_hc $end
$upscope $end
$scope function IS_FAMILY_ARRIA10 $end
$var reg 1 C) IS_FAMILY_ARRIA10 $end
$var reg 160 D) device [160:1] $end
$var reg 1 E) is_arria10 $end
$upscope $end
$scope function IS_FAMILY_ARRIAGX $end
$var reg 1 F) IS_FAMILY_ARRIAGX $end
$var reg 160 G) device [160:1] $end
$var reg 1 H) is_arriagx $end
$upscope $end
$scope function IS_FAMILY_ARRIAIIGX $end
$var reg 1 I) IS_FAMILY_ARRIAIIGX $end
$var reg 160 J) device [160:1] $end
$var reg 1 K) is_arriaiigx $end
$upscope $end
$scope function IS_FAMILY_ARRIAIIGZ $end
$var reg 1 L) IS_FAMILY_ARRIAIIGZ $end
$var reg 160 M) device [160:1] $end
$var reg 1 N) is_arriaiigz $end
$upscope $end
$scope function IS_FAMILY_ARRIAV $end
$var reg 1 O) IS_FAMILY_ARRIAV $end
$var reg 160 P) device [160:1] $end
$var reg 1 Q) is_arriav $end
$upscope $end
$scope function IS_FAMILY_ARRIAVGZ $end
$var reg 1 R) IS_FAMILY_ARRIAVGZ $end
$var reg 160 S) device [160:1] $end
$var reg 1 T) is_arriavgz $end
$upscope $end
$scope function IS_FAMILY_CYCLONE $end
$var reg 1 U) IS_FAMILY_CYCLONE $end
$var reg 160 V) device [160:1] $end
$var reg 1 W) is_cyclone $end
$upscope $end
$scope function IS_FAMILY_CYCLONE10LP $end
$var reg 1 X) IS_FAMILY_CYCLONE10LP $end
$var reg 160 Y) device [160:1] $end
$var reg 1 Z) is_cyclone10lp $end
$upscope $end
$scope function IS_FAMILY_CYCLONEII $end
$var reg 1 [) IS_FAMILY_CYCLONEII $end
$var reg 160 \) device [160:1] $end
$var reg 1 ]) is_cycloneii $end
$upscope $end
$scope function IS_FAMILY_CYCLONEIII $end
$var reg 1 ^) IS_FAMILY_CYCLONEIII $end
$var reg 160 _) device [160:1] $end
$var reg 1 `) is_cycloneiii $end
$upscope $end
$scope function IS_FAMILY_CYCLONEIIILS $end
$var reg 1 a) IS_FAMILY_CYCLONEIIILS $end
$var reg 160 b) device [160:1] $end
$var reg 1 c) is_cycloneiiils $end
$upscope $end
$scope function IS_FAMILY_CYCLONEIVE $end
$var reg 1 d) IS_FAMILY_CYCLONEIVE $end
$var reg 160 e) device [160:1] $end
$var reg 1 f) is_cycloneive $end
$upscope $end
$scope function IS_FAMILY_CYCLONEIVGX $end
$var reg 1 g) IS_FAMILY_CYCLONEIVGX $end
$var reg 160 h) device [160:1] $end
$var reg 1 i) is_cycloneivgx $end
$upscope $end
$scope function IS_FAMILY_CYCLONEV $end
$var reg 1 j) IS_FAMILY_CYCLONEV $end
$var reg 160 k) device [160:1] $end
$var reg 1 l) is_cyclonev $end
$upscope $end
$scope function IS_FAMILY_HARDCOPYII $end
$var reg 1 m) IS_FAMILY_HARDCOPYII $end
$var reg 160 n) device [160:1] $end
$var reg 1 o) is_hardcopyii $end
$upscope $end
$scope function IS_FAMILY_HARDCOPYIII $end
$var reg 1 p) IS_FAMILY_HARDCOPYIII $end
$var reg 160 q) device [160:1] $end
$var reg 1 r) is_hardcopyiii $end
$upscope $end
$scope function IS_FAMILY_HARDCOPYIV $end
$var reg 1 s) IS_FAMILY_HARDCOPYIV $end
$var reg 160 t) device [160:1] $end
$var reg 1 u) is_hardcopyiv $end
$upscope $end
$scope function IS_FAMILY_MAX10 $end
$var reg 1 v) IS_FAMILY_MAX10 $end
$var reg 160 w) device [160:1] $end
$var reg 1 x) is_max10 $end
$upscope $end
$scope function IS_FAMILY_MAXII $end
$var reg 1 y) IS_FAMILY_MAXII $end
$var reg 160 z) device [160:1] $end
$var reg 1 {) is_maxii $end
$upscope $end
$scope function IS_FAMILY_MAXV $end
$var reg 1 |) IS_FAMILY_MAXV $end
$var reg 160 }) device [160:1] $end
$var reg 1 ~) is_maxv $end
$upscope $end
$scope function IS_FAMILY_STRATIX $end
$var reg 1 !* IS_FAMILY_STRATIX $end
$var reg 160 "* device [160:1] $end
$var reg 1 #* is_stratix $end
$upscope $end
$scope function IS_FAMILY_STRATIX10 $end
$var reg 1 $* IS_FAMILY_STRATIX10 $end
$var reg 160 %* device [160:1] $end
$var reg 1 &* is_stratix10 $end
$upscope $end
$scope function IS_FAMILY_STRATIXGX $end
$var reg 1 '* IS_FAMILY_STRATIXGX $end
$var reg 160 (* device [160:1] $end
$var reg 1 )* is_stratixgx $end
$upscope $end
$scope function IS_FAMILY_STRATIXII $end
$var reg 1 ** IS_FAMILY_STRATIXII $end
$var reg 160 +* device [160:1] $end
$var reg 1 ,* is_stratixii $end
$upscope $end
$scope function IS_FAMILY_STRATIXIIGX $end
$var reg 1 -* IS_FAMILY_STRATIXIIGX $end
$var reg 160 .* device [160:1] $end
$var reg 1 /* is_stratixiigx $end
$upscope $end
$scope function IS_FAMILY_STRATIXIII $end
$var reg 1 0* IS_FAMILY_STRATIXIII $end
$var reg 160 1* device [160:1] $end
$var reg 1 2* is_stratixiii $end
$upscope $end
$scope function IS_FAMILY_STRATIXIV $end
$var reg 1 3* IS_FAMILY_STRATIXIV $end
$var reg 160 4* device [160:1] $end
$var reg 1 5* is_stratixiv $end
$upscope $end
$scope function IS_FAMILY_STRATIXV $end
$var reg 1 6* IS_FAMILY_STRATIXV $end
$var reg 160 7* device [160:1] $end
$var reg 1 8* is_stratixv $end
$upscope $end
$scope function IS_VALID_FAMILY $end
$var reg 1 9* IS_VALID_FAMILY $end
$var reg 160 :* device [160:1] $end
$var reg 1 ;* is_valid $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module Audio_Out_Right_Channel_FIFO $end
$var wire 1 % clk $end
$var wire 1 ^' read_en $end
$var wire 1 _' reset $end
$var wire 1 <* write_en $end
$var wire 32 =* write_data [32:1] $end
$var wire 7 >* words_used [7:1] $end
$var wire 32 ?* read_data [32:1] $end
$var wire 1 c' fifo_is_full $end
$var wire 1 d' fifo_is_empty $end
$scope module Sync_FIFO $end
$var wire 1 @* aclr $end
$var wire 1 % clock $end
$var wire 2 A* eccstatus [1:0] $end
$var wire 1 ^' rdreq $end
$var wire 1 _' sclr $end
$var wire 1 B* valid_rreq $end
$var wire 1 <* wrreq $end
$var wire 7 C* usedw [6:0] $end
$var wire 32 D* q [31:0] $end
$var wire 1 c' full $end
$var wire 1 d' empty $end
$var wire 32 E* data [31:0] $end
$var wire 1 F* almost_full $end
$var wire 1 G* almost_empty $end
$var reg 1 H* almost_empty_flag $end
$var reg 1 I* almost_full_flag $end
$var reg 7 J* count_id [6:0] $end
$var reg 128 K* data_ready [127:0] $end
$var reg 128 L* data_shown [127:0] $end
$var reg 1 M* empty_flag $end
$var reg 1 N* empty_latency1 $end
$var reg 1 O* empty_latency2 $end
$var reg 1 P* full_flag $end
$var reg 7 Q* read_id [6:0] $end
$var reg 1 R* set_q_to_x $end
$var reg 1 S* set_q_to_x_by_empty $end
$var reg 1 T* stratix_family $end
$var reg 32 U* tmp_q [31:0] $end
$var reg 1 V* valid_wreq $end
$var reg 1 W* write_flag $end
$var reg 7 X* write_id [6:0] $end
$var reg 7 Y* write_latency1 [6:0] $end
$var reg 7 Z* write_latency2 [6:0] $end
$var integer 32 [* i [31:0] $end
$var integer 32 \* wrt_count [31:0] $end
$scope module dev $end
$scope function FEATURE_FAMILY_ARRIA10 $end
$var reg 1 ]* FEATURE_FAMILY_ARRIA10 $end
$var reg 160 ^* device [160:1] $end
$var reg 1 _* var_family_arria10 $end
$upscope $end
$scope function FEATURE_FAMILY_ARRIAIIGX $end
$var reg 1 `* FEATURE_FAMILY_ARRIAIIGX $end
$var reg 160 a* device [160:1] $end
$var reg 1 b* var_family_arriaiigx $end
$upscope $end
$scope function FEATURE_FAMILY_ARRIAIIGZ $end
$var reg 1 c* FEATURE_FAMILY_ARRIAIIGZ $end
$var reg 160 d* device [160:1] $end
$var reg 1 e* var_family_arriaiigz $end
$upscope $end
$scope function FEATURE_FAMILY_ARRIAV $end
$var reg 1 f* FEATURE_FAMILY_ARRIAV $end
$var reg 160 g* device [160:1] $end
$var reg 1 h* var_family_arriav $end
$upscope $end
$scope function FEATURE_FAMILY_ARRIAVGZ $end
$var reg 1 i* FEATURE_FAMILY_ARRIAVGZ $end
$var reg 160 j* device [160:1] $end
$var reg 1 k* var_family_arriavgz $end
$upscope $end
$scope function FEATURE_FAMILY_BASE_CYCLONE $end
$var reg 1 l* FEATURE_FAMILY_BASE_CYCLONE $end
$var reg 160 m* device [160:1] $end
$var reg 1 n* var_family_base_cyclone $end
$upscope $end
$scope function FEATURE_FAMILY_BASE_CYCLONEII $end
$var reg 1 o* FEATURE_FAMILY_BASE_CYCLONEII $end
$var reg 160 p* device [160:1] $end
$var reg 1 q* var_family_base_cycloneii $end
$upscope $end
$scope function FEATURE_FAMILY_BASE_STRATIX $end
$var reg 1 r* FEATURE_FAMILY_BASE_STRATIX $end
$var reg 160 s* device [160:1] $end
$var reg 1 t* var_family_base_stratix $end
$upscope $end
$scope function FEATURE_FAMILY_BASE_STRATIXII $end
$var reg 1 u* FEATURE_FAMILY_BASE_STRATIXII $end
$var reg 160 v* device [160:1] $end
$var reg 1 w* var_family_base_stratixii $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONE $end
$var reg 1 x* FEATURE_FAMILY_CYCLONE $end
$var reg 160 y* device [160:1] $end
$var reg 1 z* var_family_cyclone $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONE10LP $end
$var reg 1 {* FEATURE_FAMILY_CYCLONE10LP $end
$var reg 160 |* device [160:1] $end
$var reg 1 }* var_family_cyclone10lp $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEII $end
$var reg 1 ~* FEATURE_FAMILY_CYCLONEII $end
$var reg 160 !+ device [160:1] $end
$var reg 1 "+ var_family_cycloneii $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEIII $end
$var reg 1 #+ FEATURE_FAMILY_CYCLONEIII $end
$var reg 160 $+ device [160:1] $end
$var reg 1 %+ var_family_cycloneiii $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEIVE $end
$var reg 1 &+ FEATURE_FAMILY_CYCLONEIVE $end
$var reg 160 '+ device [160:1] $end
$var reg 1 (+ var_family_cycloneive $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEIVGX $end
$var reg 1 )+ FEATURE_FAMILY_CYCLONEIVGX $end
$var reg 160 *+ device [160:1] $end
$var reg 1 ++ var_family_cycloneivgx $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEV $end
$var reg 1 ,+ FEATURE_FAMILY_CYCLONEV $end
$var reg 160 -+ device [160:1] $end
$var reg 1 .+ var_family_cyclonev $end
$upscope $end
$scope function FEATURE_FAMILY_HARDCOPYIII $end
$var reg 1 /+ FEATURE_FAMILY_HARDCOPYIII $end
$var reg 160 0+ device [160:1] $end
$var reg 1 1+ var_family_hardcopyiii $end
$upscope $end
$scope function FEATURE_FAMILY_HARDCOPYIV $end
$var reg 1 2+ FEATURE_FAMILY_HARDCOPYIV $end
$var reg 160 3+ device [160:1] $end
$var reg 1 4+ var_family_hardcopyiv $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_ALTERA_MULT_ADD_FLOW $end
$var reg 1 5+ FEATURE_FAMILY_HAS_ALTERA_MULT_ADD_FLOW $end
$var reg 160 6+ device [160:1] $end
$var reg 1 7+ var_family_has_altera_mult_add_flow $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO $end
$var reg 1 8+ FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO $end
$var reg 160 9+ device [160:1] $end
$var reg 1 :+ var_family_has_inverted_output_ddio $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM $end
$var reg 1 ;+ FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM $end
$var reg 160 <+ device [160:1] $end
$var reg 1 =+ var_family_has_stratixiii_style_ram $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL $end
$var reg 1 >+ FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL $end
$var reg 160 ?+ device [160:1] $end
$var reg 1 @+ var_family_has_stratixii_style_pll $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM $end
$var reg 1 A+ FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM $end
$var reg 160 B+ device [160:1] $end
$var reg 1 C+ var_family_has_stratixii_style_ram $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL $end
$var reg 1 D+ FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL $end
$var reg 160 E+ device [160:1] $end
$var reg 1 F+ var_family_has_stratix_style_pll $end
$upscope $end
$scope function FEATURE_FAMILY_IS_ALTMULT_ADD_EOL $end
$var reg 1 G+ FEATURE_FAMILY_IS_ALTMULT_ADD_EOL $end
$var reg 160 H+ device [160:1] $end
$var reg 1 I+ var_family_is_altmult_add_eol $end
$upscope $end
$scope function FEATURE_FAMILY_MAX10 $end
$var reg 1 J+ FEATURE_FAMILY_MAX10 $end
$var reg 160 K+ device [160:1] $end
$var reg 1 L+ var_family_max10 $end
$upscope $end
$scope function FEATURE_FAMILY_MAXII $end
$var reg 1 M+ FEATURE_FAMILY_MAXII $end
$var reg 160 N+ device [160:1] $end
$var reg 1 O+ var_family_maxii $end
$upscope $end
$scope function FEATURE_FAMILY_MAXV $end
$var reg 1 P+ FEATURE_FAMILY_MAXV $end
$var reg 160 Q+ device [160:1] $end
$var reg 1 R+ var_family_maxv $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIX $end
$var reg 1 S+ FEATURE_FAMILY_STRATIX $end
$var reg 160 T+ device [160:1] $end
$var reg 1 U+ var_family_stratix $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIX10 $end
$var reg 1 V+ FEATURE_FAMILY_STRATIX10 $end
$var reg 160 W+ device [160:1] $end
$var reg 1 X+ var_family_stratix10 $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXGX $end
$var reg 1 Y+ FEATURE_FAMILY_STRATIXGX $end
$var reg 160 Z+ device [160:1] $end
$var reg 1 [+ var_family_stratixgx $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXII $end
$var reg 1 \+ FEATURE_FAMILY_STRATIXII $end
$var reg 160 ]+ device [160:1] $end
$var reg 1 ^+ var_family_stratixii $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXIIGX $end
$var reg 1 _+ FEATURE_FAMILY_STRATIXIIGX $end
$var reg 160 `+ device [160:1] $end
$var reg 1 a+ var_family_stratixiigx $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXIII $end
$var reg 1 b+ FEATURE_FAMILY_STRATIXIII $end
$var reg 160 c+ device [160:1] $end
$var reg 1 d+ var_family_stratixiii $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXIV $end
$var reg 1 e+ FEATURE_FAMILY_STRATIXIV $end
$var reg 160 f+ device [160:1] $end
$var reg 1 g+ var_family_stratixiv $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXV $end
$var reg 1 h+ FEATURE_FAMILY_STRATIXV $end
$var reg 160 i+ device [160:1] $end
$var reg 1 j+ var_family_stratixv $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIX_HC $end
$var reg 1 k+ FEATURE_FAMILY_STRATIX_HC $end
$var reg 160 l+ device [160:1] $end
$var reg 1 m+ var_family_stratix_hc $end
$upscope $end
$scope function IS_FAMILY_ARRIA10 $end
$var reg 1 n+ IS_FAMILY_ARRIA10 $end
$var reg 160 o+ device [160:1] $end
$var reg 1 p+ is_arria10 $end
$upscope $end
$scope function IS_FAMILY_ARRIAGX $end
$var reg 1 q+ IS_FAMILY_ARRIAGX $end
$var reg 160 r+ device [160:1] $end
$var reg 1 s+ is_arriagx $end
$upscope $end
$scope function IS_FAMILY_ARRIAIIGX $end
$var reg 1 t+ IS_FAMILY_ARRIAIIGX $end
$var reg 160 u+ device [160:1] $end
$var reg 1 v+ is_arriaiigx $end
$upscope $end
$scope function IS_FAMILY_ARRIAIIGZ $end
$var reg 1 w+ IS_FAMILY_ARRIAIIGZ $end
$var reg 160 x+ device [160:1] $end
$var reg 1 y+ is_arriaiigz $end
$upscope $end
$scope function IS_FAMILY_ARRIAV $end
$var reg 1 z+ IS_FAMILY_ARRIAV $end
$var reg 160 {+ device [160:1] $end
$var reg 1 |+ is_arriav $end
$upscope $end
$scope function IS_FAMILY_ARRIAVGZ $end
$var reg 1 }+ IS_FAMILY_ARRIAVGZ $end
$var reg 160 ~+ device [160:1] $end
$var reg 1 !, is_arriavgz $end
$upscope $end
$scope function IS_FAMILY_CYCLONE $end
$var reg 1 ", IS_FAMILY_CYCLONE $end
$var reg 160 #, device [160:1] $end
$var reg 1 $, is_cyclone $end
$upscope $end
$scope function IS_FAMILY_CYCLONE10LP $end
$var reg 1 %, IS_FAMILY_CYCLONE10LP $end
$var reg 160 &, device [160:1] $end
$var reg 1 ', is_cyclone10lp $end
$upscope $end
$scope function IS_FAMILY_CYCLONEII $end
$var reg 1 (, IS_FAMILY_CYCLONEII $end
$var reg 160 ), device [160:1] $end
$var reg 1 *, is_cycloneii $end
$upscope $end
$scope function IS_FAMILY_CYCLONEIII $end
$var reg 1 +, IS_FAMILY_CYCLONEIII $end
$var reg 160 ,, device [160:1] $end
$var reg 1 -, is_cycloneiii $end
$upscope $end
$scope function IS_FAMILY_CYCLONEIIILS $end
$var reg 1 ., IS_FAMILY_CYCLONEIIILS $end
$var reg 160 /, device [160:1] $end
$var reg 1 0, is_cycloneiiils $end
$upscope $end
$scope function IS_FAMILY_CYCLONEIVE $end
$var reg 1 1, IS_FAMILY_CYCLONEIVE $end
$var reg 160 2, device [160:1] $end
$var reg 1 3, is_cycloneive $end
$upscope $end
$scope function IS_FAMILY_CYCLONEIVGX $end
$var reg 1 4, IS_FAMILY_CYCLONEIVGX $end
$var reg 160 5, device [160:1] $end
$var reg 1 6, is_cycloneivgx $end
$upscope $end
$scope function IS_FAMILY_CYCLONEV $end
$var reg 1 7, IS_FAMILY_CYCLONEV $end
$var reg 160 8, device [160:1] $end
$var reg 1 9, is_cyclonev $end
$upscope $end
$scope function IS_FAMILY_HARDCOPYII $end
$var reg 1 :, IS_FAMILY_HARDCOPYII $end
$var reg 160 ;, device [160:1] $end
$var reg 1 <, is_hardcopyii $end
$upscope $end
$scope function IS_FAMILY_HARDCOPYIII $end
$var reg 1 =, IS_FAMILY_HARDCOPYIII $end
$var reg 160 >, device [160:1] $end
$var reg 1 ?, is_hardcopyiii $end
$upscope $end
$scope function IS_FAMILY_HARDCOPYIV $end
$var reg 1 @, IS_FAMILY_HARDCOPYIV $end
$var reg 160 A, device [160:1] $end
$var reg 1 B, is_hardcopyiv $end
$upscope $end
$scope function IS_FAMILY_MAX10 $end
$var reg 1 C, IS_FAMILY_MAX10 $end
$var reg 160 D, device [160:1] $end
$var reg 1 E, is_max10 $end
$upscope $end
$scope function IS_FAMILY_MAXII $end
$var reg 1 F, IS_FAMILY_MAXII $end
$var reg 160 G, device [160:1] $end
$var reg 1 H, is_maxii $end
$upscope $end
$scope function IS_FAMILY_MAXV $end
$var reg 1 I, IS_FAMILY_MAXV $end
$var reg 160 J, device [160:1] $end
$var reg 1 K, is_maxv $end
$upscope $end
$scope function IS_FAMILY_STRATIX $end
$var reg 1 L, IS_FAMILY_STRATIX $end
$var reg 160 M, device [160:1] $end
$var reg 1 N, is_stratix $end
$upscope $end
$scope function IS_FAMILY_STRATIX10 $end
$var reg 1 O, IS_FAMILY_STRATIX10 $end
$var reg 160 P, device [160:1] $end
$var reg 1 Q, is_stratix10 $end
$upscope $end
$scope function IS_FAMILY_STRATIXGX $end
$var reg 1 R, IS_FAMILY_STRATIXGX $end
$var reg 160 S, device [160:1] $end
$var reg 1 T, is_stratixgx $end
$upscope $end
$scope function IS_FAMILY_STRATIXII $end
$var reg 1 U, IS_FAMILY_STRATIXII $end
$var reg 160 V, device [160:1] $end
$var reg 1 W, is_stratixii $end
$upscope $end
$scope function IS_FAMILY_STRATIXIIGX $end
$var reg 1 X, IS_FAMILY_STRATIXIIGX $end
$var reg 160 Y, device [160:1] $end
$var reg 1 Z, is_stratixiigx $end
$upscope $end
$scope function IS_FAMILY_STRATIXIII $end
$var reg 1 [, IS_FAMILY_STRATIXIII $end
$var reg 160 \, device [160:1] $end
$var reg 1 ], is_stratixiii $end
$upscope $end
$scope function IS_FAMILY_STRATIXIV $end
$var reg 1 ^, IS_FAMILY_STRATIXIV $end
$var reg 160 _, device [160:1] $end
$var reg 1 `, is_stratixiv $end
$upscope $end
$scope function IS_FAMILY_STRATIXV $end
$var reg 1 a, IS_FAMILY_STRATIXV $end
$var reg 160 b, device [160:1] $end
$var reg 1 c, is_stratixv $end
$upscope $end
$scope function IS_VALID_FAMILY $end
$var reg 1 d, IS_VALID_FAMILY $end
$var reg 160 e, device [160:1] $end
$var reg 1 f, is_valid $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module Bit_Clock_Edges $end
$var wire 1 % clk $end
$var wire 1 j falling_edge $end
$var wire 1 g, found_edge $end
$var wire 1 2 reset $end
$var wire 1 i rising_edge $end
$var wire 1 # test_clk $end
$var reg 1 h, cur_test_clk $end
$var reg 1 i, last_test_clk $end
$upscope $end
$scope module DAC_Left_Right_Clock_Edges $end
$var wire 1 % clk $end
$var wire 1 h falling_edge $end
$var wire 1 j, found_edge $end
$var wire 1 2 reset $end
$var wire 1 g rising_edge $end
$var wire 1 $ test_clk $end
$var reg 1 k, cur_test_clk $end
$var reg 1 l, last_test_clk $end
$upscope $end
$upscope $end
$scope module h0 $end
$var wire 4 m, hex [3:0] $end
$var wire 7 n, seg [6:0] $end
$upscope $end
$scope module h1 $end
$var wire 4 o, hex [3:0] $end
$var wire 7 p, seg [6:0] $end
$upscope $end
$scope module h3 $end
$var wire 4 q, hex [3:0] $end
$var wire 7 r, seg [6:0] $end
$upscope $end
$scope module h4 $end
$var wire 4 s, hex [3:0] $end
$var wire 7 t, seg [6:0] $end
$upscope $end
$scope module pll $end
$var wire 1 R c0 $end
$var wire 1 C c1 $end
$var wire 1 X c2 $end
$var wire 1 % inclk0 $end
$var wire 1 u, sub_wire4 $end
$var wire 1 v, sub_wire6 $end
$var wire 2 w, sub_wire5 [1:0] $end
$var wire 1 x, sub_wire3 [2:2] $end
$var wire 1 y, sub_wire2 [1:1] $end
$var wire 1 z, sub_wire1 $end
$var wire 6 {, sub_wire0 [5:0] $end
$scope module altpll_component $end
$var wire 1 |, activeclock $end
$var wire 1 }, areset $end
$var wire 1 ~, areset_pulldown $end
$var wire 6 !- clkena [5:0] $end
$var wire 6 "- clkena_pullup [5:0] $end
$var wire 1 #- clkloss $end
$var wire 1 $- clkswitch $end
$var wire 1 %- clkswitch_pulldown $end
$var wire 1 &- configupdate $end
$var wire 1 '- configupdate_pulldown $end
$var wire 1 (- cyclone3_activeclock $end
$var wire 5 )- cyclone3_clk [4:0] $end
$var wire 2 *- cyclone3_clkbad [1:0] $end
$var wire 1 +- cyclone3_fbout $end
$var wire 1 ,- cyclone3_locked $end
$var wire 1 -- cyclone3_phasedone $end
$var wire 1 .- cyclone3_scandataout $end
$var wire 1 /- cyclone3_scandone $end
$var wire 1 0- cyclone3_vcooverrange $end
$var wire 1 1- cyclone3_vcounderrange $end
$var wire 1 2- cyclone3gl_activeclock $end
$var wire 5 3- cyclone3gl_clk [4:0] $end
$var wire 2 4- cyclone3gl_clkbad [1:0] $end
$var wire 1 5- cyclone3gl_fbout $end
$var wire 1 6- cyclone3gl_fref $end
$var wire 1 7- cyclone3gl_icdrclk $end
$var wire 1 8- cyclone3gl_locked $end
$var wire 1 9- cyclone3gl_phasedone $end
$var wire 1 :- cyclone3gl_scandataout $end
$var wire 1 ;- cyclone3gl_scandone $end
$var wire 1 <- cyclone3gl_vcooverrange $end
$var wire 1 =- cyclone3gl_vcounderrange $end
$var wire 1 >- ena_pullup $end
$var wire 4 ?- extclkena [3:0] $end
$var wire 4 @- extclkena_pullup [3:0] $end
$var wire 1 A- fbin $end
$var wire 1 B- fbin_pulldown $end
$var wire 1 C- fbout $end
$var wire 1 D- fref $end
$var wire 1 E- icdrclk $end
$var wire 2 F- inclk [1:0] $end
$var wire 2 G- inclk_pulldown [1:0] $end
$var wire 1 H- locked $end
$var wire 1 I- locked_tmp $end
$var wire 1 J- pfdena $end
$var wire 1 K- pfdena_pullup $end
$var wire 4 L- phasecounterselect [3:0] $end
$var wire 4 M- phasecounterselect_pulldown [3:0] $end
$var wire 1 N- phasedone $end
$var wire 1 O- phasestep $end
$var wire 1 P- phasestep_pulldown $end
$var wire 1 Q- phaseupdown $end
$var wire 1 R- phaseupdown_pulldown $end
$var wire 1 S- pllena $end
$var wire 1 T- scanaclr $end
$var wire 1 U- scanclk $end
$var wire 1 V- scanclk_pulldown $end
$var wire 1 W- scanclkena $end
$var wire 1 X- scanclkena_pullup $end
$var wire 1 Y- scanclr_pulldown $end
$var wire 1 Z- scandata $end
$var wire 1 [- scandata_pulldown $end
$var wire 1 \- scandataout $end
$var wire 1 ]- scandone $end
$var wire 1 ^- scanread $end
$var wire 1 _- scanread_pulldown $end
$var wire 1 `- scanwrite $end
$var wire 1 a- scanwrite_pulldown $end
$var wire 1 b- sclkout0 $end
$var wire 1 c- sclkout1 $end
$var wire 1 d- stratix3_activeclock $end
$var wire 10 e- stratix3_clk [9:0] $end
$var wire 2 f- stratix3_clkbad [1:0] $end
$var wire 1 g- stratix3_fbout $end
$var wire 1 h- stratix3_locked $end
$var wire 1 i- stratix3_phasedone $end
$var wire 1 j- stratix3_scandataout $end
$var wire 1 k- stratix3_scandone $end
$var wire 1 l- stratix3_vcooverrange $end
$var wire 1 m- stratix3_vcounderrange $end
$var wire 1 n- stratix_activeclock $end
$var wire 6 o- stratix_clk [5:0] $end
$var wire 2 p- stratix_clkbad [1:0] $end
$var wire 1 q- stratix_clkloss $end
$var wire 1 r- stratix_enable0 $end
$var wire 1 s- stratix_enable1 $end
$var wire 1 t- stratix_scandataout $end
$var wire 1 u- vcooverrange $end
$var wire 1 v- vcounderrange $end
$var wire 1 w- vcounderrange_wire $end
$var wire 1 x- vcooverrange_wire $end
$var wire 1 y- stratixii_sclkout1 $end
$var wire 1 z- stratixii_sclkout0 $end
$var wire 1 {- stratixii_scanwrite $end
$var wire 1 |- stratixii_scanread $end
$var wire 1 }- stratixii_scandone $end
$var wire 1 ~- stratixii_scandataout $end
$var wire 1 !. stratixii_scandata $end
$var wire 1 ". stratixii_scanclk $end
$var wire 1 #. stratixii_pfdena $end
$var wire 1 $. stratixii_locked $end
$var wire 2 %. stratixii_inclk [1:0] $end
$var wire 1 &. stratixii_fbin $end
$var wire 1 '. stratixii_enable1 $end
$var wire 1 (. stratixii_enable0 $end
$var wire 1 ). stratixii_ena $end
$var wire 1 *. stratixii_clkswitch $end
$var wire 1 +. stratixii_clkloss $end
$var wire 2 ,. stratixii_clkbad [1:0] $end
$var wire 6 -. stratixii_clk [5:0] $end
$var wire 1 .. stratixii_areset $end
$var wire 1 /. stratixii_activeclock $end
$var wire 1 0. stratix_scandata $end
$var wire 1 1. stratix_scanclr $end
$var wire 1 2. stratix_scanclk $end
$var wire 1 3. stratix_pfdena $end
$var wire 1 4. stratix_locked $end
$var wire 2 5. stratix_inclk [1:0] $end
$var wire 1 6. stratix_fbin $end
$var wire 4 7. stratix_extclkena [3:0] $end
$var wire 1 8. stratix_ena $end
$var wire 1 9. stratix_clkswitch $end
$var wire 6 :. stratix_clkena [5:0] $end
$var wire 1 ;. stratix_areset $end
$var wire 1 <. stratix3_scanclk $end
$var wire 4 =. stratix3_phasecounterselect [3:0] $end
$var wire 1 >. stratix3_pfdena $end
$var wire 2 ?. stratix3_inclk [1:0] $end
$var wire 1 @. stratix3_fbin $end
$var wire 1 A. stratix3_clkswitch $end
$var wire 1 B. stratix3_areset $end
$var wire 1 C. sclkout1_wire $end
$var wire 1 D. sclkout0_wire $end
$var wire 1 E. scandone_wire $end
$var wire 1 F. scandataout_wire $end
$var wire 1 G. pll_lock $end
$var wire 1 H. phasedone_wire $end
$var wire 1 I. locked_wire $end
$var wire 1 J. iobuf_o $end
$var wire 1 K. iobuf_io $end
$var wire 1 L. fbout_wire $end
$var wire 1 M. fbmimicbidir $end
$var wire 4 N. extclk [3:0] $end
$var wire 1 O. enable1 $end
$var wire 1 P. enable0 $end
$var wire 1 Q. cyclone3gl_scanclk $end
$var wire 3 R. cyclone3gl_phasecounterselect [2:0] $end
$var wire 1 S. cyclone3gl_pfdena $end
$var wire 2 T. cyclone3gl_inclk [1:0] $end
$var wire 1 U. cyclone3gl_clkswitch $end
$var wire 1 V. cyclone3gl_areset $end
$var wire 1 W. cyclone3_scanclk $end
$var wire 3 X. cyclone3_phasecounterselect [2:0] $end
$var wire 1 Y. cyclone3_pfdena $end
$var wire 2 Z. cyclone3_inclk [1:0] $end
$var wire 1 [. cyclone3_clkswitch $end
$var wire 1 \. cyclone3_areset $end
$var wire 1 ]. clkloss_wire $end
$var wire 2 ^. clkbad_wire [1:0] $end
$var wire 2 _. clkbad [1:0] $end
$var wire 10 `. clk_wire [9:0] $end
$var wire 10 a. clk_tmp [9:0] $end
$var wire 6 b. clk [5:0] $end
$var wire 1 c. activeclock_wire $end
$var reg 1 d. family_arriaii $end
$var reg 1 e. family_base_cycloneii $end
$var reg 1 f. family_cycloneiii $end
$var reg 1 g. family_cycloneiiigl $end
$var reg 1 h. family_has_stratix_style_pll $end
$var reg 1 i. family_has_stratixii_style_pll $end
$var reg 1 j. family_stratixiii $end
$var reg 1 k. pll_lock_sync $end
$scope function alpha_tolower $end
$var reg 144 l. alpha_tolower [144:1] $end
$var reg 8 m. conv_char [8:1] $end
$var reg 144 n. given_string [144:1] $end
$var reg 144 o. reg_string [144:1] $end
$var reg 144 p. return_string [144:1] $end
$var reg 8 q. tmp [8:1] $end
$var integer 32 r. byte_count [31:0] $end
$upscope $end
$scope begin stratixii_pll $end
$scope module pll1 $end
$var wire 1 /. activeclock $end
$var wire 1 .. areset $end
$var wire 1 s. areset_ipd $end
$var wire 1 +. clkloss $end
$var wire 1 *. clkswitch $end
$var wire 1 t. clkswitch_ipd $end
$var wire 1 ). ena $end
$var wire 1 u. ena_ipd $end
$var wire 1 (. enable0 $end
$var wire 1 '. enable1 $end
$var wire 1 &. fbin $end
$var wire 1 v. fbin_ipd $end
$var wire 2 w. inclk [1:0] $end
$var wire 1 x. inclk0_ipd $end
$var wire 1 y. inclk1_ipd $end
$var wire 1 z. inclk_c0 $end
$var wire 1 #. pfdena $end
$var wire 1 {. pfdena_ipd $end
$var wire 1 ". scanclk $end
$var wire 1 |. scanclk_ipd $end
$var wire 1 !. scandata $end
$var wire 1 }. scandata_ipd $end
$var wire 1 ~- scandataout $end
$var wire 1 }- scandone $end
$var wire 1 |- scanread $end
$var wire 1 ~. scanread_ipd $end
$var wire 1 {- scanwrite $end
$var wire 1 !/ scanwrite_ipd $end
$var wire 1 "/ test_mode_inclk $end
$var wire 1 #/ testdownout $end
$var wire 4 $/ testin [3:0] $end
$var wire 1 %/ testupout $end
$var wire 1 &/ sclkout1 $end
$var wire 1 '/ sclkout0 $end
$var wire 2 (/ sclkout [1:0] $end
$var wire 1 )/ scandataout_tmp $end
$var wire 1 */ refclk $end
$var wire 1 +/ pllena_reg $end
$var wire 1 ,/ n_cntr_inclk $end
$var wire 1 $. locked $end
$var wire 1 -/ inclk_m $end
$var wire 1 ./ inclk_c5 $end
$var wire 1 // inclk_c4 $end
$var wire 1 0/ inclk_c3 $end
$var wire 1 1/ inclk_c2 $end
$var wire 1 2/ inclk_c1 $end
$var wire 1 3/ fbclk $end
$var wire 1 4/ enable_1 $end
$var wire 1 5/ enable_0 $end
$var wire 1 6/ enable1_tmp $end
$var wire 1 7/ enable0_tmp $end
$var wire 1 8/ ena_pll $end
$var wire 2 9/ clkbad [1:0] $end
$var wire 6 :/ clk_tmp [5:0] $end
$var wire 6 ;/ clk_out [5:0] $end
$var wire 6 </ clk [5:0] $end
$var wire 1 =/ c5_clk $end
$var wire 1 >/ c4_clk $end
$var wire 1 ?/ c3_clk $end
$var wire 1 @/ c2_clk $end
$var wire 1 A/ c1_clk $end
$var wire 1 B/ c0_clk $end
$var reg 1 C/ active_clock $end
$var reg 1 D/ areset_ipd_last_value $end
$var reg 1 E/ c0_got_first_rising_edge $end
$var reg 1 F/ c0_rising_edge_transfer_done $end
$var reg 1 G/ c0_tmp $end
$var reg 1 H/ c1_got_first_rising_edge $end
$var reg 1 I/ c1_rising_edge_transfer_done $end
$var reg 1 J/ c1_tmp $end
$var reg 1 K/ c2_rising_edge_transfer_done $end
$var reg 1 L/ c3_rising_edge_transfer_done $end
$var reg 1 M/ c4_rising_edge_transfer_done $end
$var reg 1 N/ c5_rising_edge_transfer_done $end
$var reg 1 O/ clk0_is_bad $end
$var reg 1 P/ clk1_is_bad $end
$var reg 1 Q/ clkloss_tmp $end
$var reg 1 R/ current_clk_is_bad $end
$var reg 1 S/ d_msg $end
$var reg 1 T/ ena_ipd_last_value $end
$var reg 1 U/ error $end
$var reg 16 V/ ext_fbk_cntr [16:1] $end
$var reg 32 W/ ext_fbk_cntr_high [31:0] $end
$var reg 32 X/ ext_fbk_cntr_low [31:0] $end
$var reg 48 Y/ ext_fbk_cntr_mode [48:1] $end
$var reg 32 Z/ ext_fbk_cntr_modulus [31:0] $end
$var reg 1 [/ external_switch $end
$var reg 1 \/ fbclk_last_value $end
$var reg 64 ]/ fbclk_time [63:0] $end
$var reg 64 ^/ first_fbclk_time [63:0] $end
$var reg 1 _/ first_schedule $end
$var reg 1 `/ gate_out $end
$var reg 1 a/ gated_scanclk $end
$var reg 1 b/ got_curr_clk_falling_edge_after_clkswitch $end
$var reg 1 c/ got_first_fbclk $end
$var reg 1 d/ got_first_gated_scanclk $end
$var reg 1 e/ got_first_refclk $end
$var reg 1 f/ got_first_scanclk $end
$var reg 1 g/ got_second_refclk $end
$var reg 16 h/ i_clk0_counter [16:1] $end
$var reg 16 i/ i_clk1_counter [16:1] $end
$var reg 16 j/ i_clk2_counter [16:1] $end
$var reg 16 k/ i_clk3_counter [16:1] $end
$var reg 16 l/ i_clk4_counter [16:1] $end
$var reg 16 m/ i_clk5_counter [16:1] $end
$var reg 1 n/ ic1_use_casc_in $end
$var reg 1 o/ ic2_use_casc_in $end
$var reg 1 p/ ic3_use_casc_in $end
$var reg 1 q/ ic4_use_casc_in $end
$var reg 1 r/ ic5_use_casc_in $end
$var reg 1 s/ inclk0_last_value $end
$var reg 1 t/ inclk1_last_value $end
$var reg 1 u/ inclk_c0_from_vco $end
$var reg 1 v/ inclk_c1_from_vco $end
$var reg 1 w/ inclk_c2_from_vco $end
$var reg 1 x/ inclk_c3_from_vco $end
$var reg 1 y/ inclk_c4_from_vco $end
$var reg 1 z/ inclk_c5_from_vco $end
$var reg 1 {/ inclk_last_value $end
$var reg 1 |/ inclk_m_from_vco $end
$var reg 1 }/ inclk_n $end
$var reg 1 ~/ inclk_out_of_range $end
$var reg 1 !0 inclk_sclkout0_from_vco $end
$var reg 1 "0 inclk_sclkout1_from_vco $end
$var reg 1 #0 is_fast_pll $end
$var reg 144 $0 l_bandwidth_type [144:1] $end
$var reg 144 %0 l_compensate_clock [144:1] $end
$var reg 144 &0 l_enable0_counter [144:1] $end
$var reg 144 '0 l_enable1_counter [144:1] $end
$var reg 144 (0 l_enable_switch_over_counter [144:1] $end
$var reg 144 )0 l_feedback_source [144:1] $end
$var reg 144 *0 l_gate_lock_signal [144:1] $end
$var reg 144 +0 l_operation_mode [144:1] $end
$var reg 144 ,0 l_pll_type [144:1] $end
$var reg 144 -0 l_primary_clock [144:1] $end
$var reg 144 .0 l_qualify_conf_done [144:1] $end
$var reg 144 /0 l_sim_gate_lock_device_behavior [144:1] $end
$var reg 144 00 l_simulation_type [144:1] $end
$var reg 144 10 l_switch_over_on_gated_lock [144:1] $end
$var reg 144 20 l_switch_over_on_lossclk [144:1] $end
$var reg 144 30 l_switch_over_type [144:1] $end
$var reg 72 40 lfr_old [72:1] $end
$var reg 72 50 lfr_val [72:1] $end
$var reg 1 60 locked_tmp $end
$var reg 32 70 m_delay [31:0] $end
$var reg 32 80 m_hi [31:0] $end
$var reg 32 90 m_initial_val [31:0] $end
$var reg 32 :0 m_lo [31:0] $end
$var reg 64 ;0 next_vco_sched_time [63:0] $end
$var reg 1 <0 no_warn $end
$var reg 1 =0 op_mode $end
$var reg 1 >0 other_clock_last_value $end
$var reg 1 ?0 other_clock_value $end
$var reg 1 @0 pfdena_ipd_last_value $end
$var reg 1 A0 phase_adjust_was_scheduled $end
$var reg 1 B0 pll_about_to_lock $end
$var reg 1 C0 pll_in_test_mode $end
$var reg 1 D0 pll_is_disabled $end
$var reg 1 E0 pll_is_in_reset $end
$var reg 1 F0 pll_is_locked $end
$var reg 1 G0 primary_clk_is_bad $end
$var reg 1 H0 reconfig_err $end
$var reg 1 I0 refclk_last_value $end
$var reg 64 J0 refclk_time [63:0] $end
$var reg 174 K0 scan_data [173:0] $end
$var reg 64 L0 scanclk_last_rising_edge [63:0] $end
$var reg 1 M0 scanclk_last_value $end
$var reg 1 N0 scandone_tmp $end
$var reg 64 O0 scanread_active_edge [63:0] $end
$var reg 1 P0 scanread_reg $end
$var reg 1 Q0 scanread_setup_violation $end
$var reg 1 R0 scanwrite_enabled $end
$var reg 1 S0 scanwrite_last_value $end
$var reg 1 T0 scanwrite_reg $end
$var reg 1 U0 schedule_vco $end
$var reg 1 V0 schedule_vco_last_value $end
$var reg 1 W0 sclkout0_tmp $end
$var reg 1 X0 sclkout1_tmp $end
$var reg 1 Y0 stop_vco $end
$var reg 1 Z0 tap0_is_active $end
$var reg 174 [0 tmp_scan_data [173:0] $end
$var reg 1 \0 vco_c0 $end
$var reg 1 ]0 vco_c0_last_value $end
$var reg 1 ^0 vco_c1 $end
$var reg 1 _0 vco_c1_last_value $end
$var reg 8 `0 vco_out [7:0] $end
$var reg 8 a0 vco_out_last_value [7:0] $end
$var reg 1 b0 vco_period_was_phase_adjusted $end
$var reg 8 c0 vco_tap [7:0] $end
$var reg 8 d0 vco_tap_last_value [7:0] $end
$var reg 1 e0 vco_val $end
$var integer 32 f0 c0_count [31:0] $end
$var integer 32 g0 c0_initial_count [31:0] $end
$var integer 32 h0 c1_count [31:0] $end
$var integer 32 i0 c1_initial_count [31:0] $end
$var integer 32 j0 clk0_count [31:0] $end
$var integer 32 k0 clk1_count [31:0] $end
$var integer 32 l0 cp_curr_old [31:0] $end
$var integer 32 m0 cp_curr_val [31:0] $end
$var integer 32 n0 current_clock [31:0] $end
$var integer 32 o0 cycle_to_adjust [31:0] $end
$var integer 32 p0 cycles_to_lock [31:0] $end
$var integer 32 q0 cycles_to_unlock [31:0] $end
$var integer 32 r0 ena0_cntr [31:0] $end
$var integer 32 s0 ena1_cntr [31:0] $end
$var integer 32 t0 ext_fbk_cntr_index [31:0] $end
$var integer 32 u0 ext_fbk_cntr_initial [31:0] $end
$var integer 32 v0 ext_fbk_cntr_ph [31:0] $end
$var integer 32 w0 fbclk_period [31:0] $end
$var integer 32 x0 fbk_delay [31:0] $end
$var integer 32 y0 fbk_phase [31:0] $end
$var integer 32 z0 gate_count [31:0] $end
$var integer 32 {0 high_time [31:0] $end
$var integer 32 |0 i [31:0] $end
$var integer 32 }0 i_clk0_div_by [31:0] $end
$var integer 32 ~0 i_clk0_mult_by [31:0] $end
$var integer 32 !1 i_clk0_phase_shift [31:0] $end
$var integer 32 "1 i_clk1_div_by [31:0] $end
$var integer 32 #1 i_clk1_mult_by [31:0] $end
$var integer 32 $1 i_clk1_phase_shift [31:0] $end
$var integer 32 %1 i_clk2_div_by [31:0] $end
$var integer 32 &1 i_clk2_mult_by [31:0] $end
$var integer 32 '1 i_clk2_phase_shift [31:0] $end
$var integer 32 (1 i_clk3_div_by [31:0] $end
$var integer 32 )1 i_clk3_mult_by [31:0] $end
$var integer 32 *1 i_clk4_div_by [31:0] $end
$var integer 32 +1 i_clk4_mult_by [31:0] $end
$var integer 32 ,1 i_clk5_div_by [31:0] $end
$var integer 32 -1 i_clk5_mult_by [31:0] $end
$var integer 32 .1 i_m [31:0] $end
$var integer 32 /1 i_m_initial [31:0] $end
$var integer 32 01 i_m_ph [31:0] $end
$var integer 32 11 i_n [31:0] $end
$var integer 32 21 index [31:0] $end
$var integer 32 31 initial_delay [31:0] $end
$var integer 32 41 j [31:0] $end
$var integer 32 51 k [31:0] $end
$var integer 32 61 l_index [31:0] $end
$var integer 32 71 lfc_old [31:0] $end
$var integer 32 81 lfc_val [31:0] $end
$var integer 32 91 loop_initial [31:0] $end
$var integer 32 :1 loop_ph [31:0] $end
$var integer 32 ;1 loop_xplier [31:0] $end
$var integer 32 <1 low_time [31:0] $end
$var integer 32 =1 m_ph_val [31:0] $end
$var integer 32 >1 m_ph_val_old [31:0] $end
$var integer 32 ?1 m_ph_val_orig [31:0] $end
$var integer 32 @1 m_ph_val_tmp [31:0] $end
$var integer 32 A1 m_times_vco_period [31:0] $end
$var integer 32 B1 max_d_value [31:0] $end
$var integer 32 C1 max_neg_abs [31:0] $end
$var integer 32 D1 my_rem [31:0] $end
$var integer 32 E1 new_divisor [31:0] $end
$var integer 32 F1 new_m_times_vco_period [31:0] $end
$var integer 32 G1 new_multiplier [31:0] $end
$var integer 32 H1 num_output_cntrs [31:0] $end
$var integer 32 I1 offset [31:0] $end
$var integer 32 J1 output_count [31:0] $end
$var integer 32 K1 pull_back_M [31:0] $end
$var integer 32 L1 quiet_time [31:0] $end
$var integer 32 M1 refclk_period [31:0] $end
$var integer 32 N1 rem [31:0] $end
$var integer 32 O1 scan_chain_length [31:0] $end
$var integer 32 P1 scanclk_cycles [31:0] $end
$var integer 32 Q1 scanclk_period [31:0] $end
$var integer 32 R1 sched_time [31:0] $end
$var integer 32 S1 slowest_clk_new [31:0] $end
$var integer 32 T1 slowest_clk_old [31:0] $end
$var integer 32 U1 switch_over_count [31:0] $end
$var integer 32 V1 temp_offset [31:0] $end
$var integer 32 W1 tmp_rem [31:0] $end
$var integer 32 X1 tmp_vco_per [31:0] $end
$var integer 32 Y1 total_pull_back [31:0] $end
$var integer 32 Z1 vco_per [31:0] $end
$var integer 32 [1 x [31:0] $end
$var integer 32 \1 y [31:0] $end
$scope function abs $end
$var integer 32 ]1 abs [31:0] $end
$var integer 32 ^1 value [31:0] $end
$upscope $end
$scope function alpha_tolower $end
$var reg 144 _1 alpha_tolower [144:1] $end
$var reg 8 `1 conv_char [8:1] $end
$var reg 144 a1 given_string [144:1] $end
$var reg 144 b1 reg_string [144:1] $end
$var reg 144 c1 return_string [144:1] $end
$var reg 8 d1 tmp [8:1] $end
$var integer 32 e1 byte_count [31:0] $end
$upscope $end
$scope function count_digit $end
$var integer 32 f1 X [31:0] $end
$var integer 32 g1 count [31:0] $end
$var integer 32 h1 count_digit [31:0] $end
$var integer 32 i1 result [31:0] $end
$upscope $end
$scope function counter_high $end
$var integer 32 j1 counter_high [31:0] $end
$var integer 32 k1 duty_cycle [31:0] $end
$var integer 32 l1 half_cycle_high [31:0] $end
$var integer 32 m1 mode [31:0] $end
$var integer 32 n1 output_counter_value [31:0] $end
$var integer 32 o1 tmp_counter_high [31:0] $end
$upscope $end
$scope function counter_initial $end
$var integer 32 p1 counter_initial [31:0] $end
$var integer 32 q1 m [31:0] $end
$var integer 32 r1 n [31:0] $end
$var integer 32 s1 phase [31:0] $end
$var integer 32 t1 tap_phase [31:0] $end
$upscope $end
$scope function counter_low $end
$var integer 32 u1 counter_h [31:0] $end
$var integer 32 v1 counter_l [31:0] $end
$var integer 32 w1 counter_low [31:0] $end
$var integer 32 x1 duty_cycle [31:0] $end
$var integer 32 y1 half_cycle_high [31:0] $end
$var integer 32 z1 mode [31:0] $end
$var integer 32 {1 output_counter_value [31:0] $end
$var integer 32 |1 tmp_counter_high [31:0] $end
$var integer 32 }1 tmp_counter_low [31:0] $end
$upscope $end
$scope function counter_mode $end
$var reg 48 ~1 R [48:1] $end
$var reg 48 !2 counter_mode [48:1] $end
$var integer 32 "2 duty_cycle [31:0] $end
$var integer 32 #2 half_cycle_high [31:0] $end
$var integer 32 $2 output_counter_value [31:0] $end
$upscope $end
$scope function counter_ph $end
$var integer 32 %2 counter_ph [31:0] $end
$var integer 32 &2 m [31:0] $end
$var integer 32 '2 n [31:0] $end
$var integer 32 (2 phase [31:0] $end
$var integer 32 )2 tap_phase [31:0] $end
$upscope $end
$scope function display_msg $end
$var reg 16 *2 cntr_name [16:1] $end
$var integer 32 +2 display_msg [31:0] $end
$var integer 32 ,2 msg_code [31:0] $end
$upscope $end
$scope function gcd $end
$var integer 32 -2 G [31:0] $end
$var integer 32 .2 L [31:0] $end
$var integer 32 /2 R [31:0] $end
$var integer 32 02 S [31:0] $end
$var integer 32 12 X [31:0] $end
$var integer 32 22 Y [31:0] $end
$var integer 32 32 gcd [31:0] $end
$upscope $end
$scope function get_int_phase_shift $end
$var reg 128 42 s [128:1] $end
$var integer 32 52 get_int_phase_shift [31:0] $end
$var integer 32 62 i_phase_shift [31:0] $end
$upscope $end
$scope function get_phase_degree $end
$var integer 32 72 get_phase_degree [31:0] $end
$var integer 32 82 phase_shift [31:0] $end
$var integer 32 92 result [31:0] $end
$upscope $end
$scope function lcm $end
$var integer 32 :2 A1 [31:0] $end
$var integer 32 ;2 A10 [31:0] $end
$var integer 32 <2 A2 [31:0] $end
$var integer 32 =2 A3 [31:0] $end
$var integer 32 >2 A4 [31:0] $end
$var integer 32 ?2 A5 [31:0] $end
$var integer 32 @2 A6 [31:0] $end
$var integer 32 A2 A7 [31:0] $end
$var integer 32 B2 A8 [31:0] $end
$var integer 32 C2 A9 [31:0] $end
$var integer 32 D2 M1 [31:0] $end
$var integer 32 E2 M2 [31:0] $end
$var integer 32 F2 M3 [31:0] $end
$var integer 32 G2 M4 [31:0] $end
$var integer 32 H2 M5 [31:0] $end
$var integer 32 I2 M6 [31:0] $end
$var integer 32 J2 M7 [31:0] $end
$var integer 32 K2 M8 [31:0] $end
$var integer 32 L2 M9 [31:0] $end
$var integer 32 M2 P [31:0] $end
$var integer 32 N2 R [31:0] $end
$var integer 32 O2 lcm [31:0] $end
$upscope $end
$scope function maxnegabs $end
$var integer 32 P2 m1 [31:0] $end
$var integer 32 Q2 m2 [31:0] $end
$var integer 32 R2 m3 [31:0] $end
$var integer 32 S2 m4 [31:0] $end
$var integer 32 T2 m5 [31:0] $end
$var integer 32 U2 m6 [31:0] $end
$var integer 32 V2 m7 [31:0] $end
$var integer 32 W2 m8 [31:0] $end
$var integer 32 X2 m9 [31:0] $end
$var integer 32 Y2 maxnegabs [31:0] $end
$var integer 32 Z2 t1 [31:0] $end
$var integer 32 [2 t10 [31:0] $end
$var integer 32 \2 t2 [31:0] $end
$var integer 32 ]2 t3 [31:0] $end
$var integer 32 ^2 t4 [31:0] $end
$var integer 32 _2 t5 [31:0] $end
$var integer 32 `2 t6 [31:0] $end
$var integer 32 a2 t7 [31:0] $end
$var integer 32 b2 t8 [31:0] $end
$var integer 32 c2 t9 [31:0] $end
$upscope $end
$scope function mintimedelay $end
$var integer 32 d2 m1 [31:0] $end
$var integer 32 e2 m2 [31:0] $end
$var integer 32 f2 m3 [31:0] $end
$var integer 32 g2 m4 [31:0] $end
$var integer 32 h2 m5 [31:0] $end
$var integer 32 i2 m6 [31:0] $end
$var integer 32 j2 m7 [31:0] $end
$var integer 32 k2 m8 [31:0] $end
$var integer 32 l2 m9 [31:0] $end
$var integer 32 m2 mintimedelay [31:0] $end
$var integer 32 n2 t1 [31:0] $end
$var integer 32 o2 t10 [31:0] $end
$var integer 32 p2 t2 [31:0] $end
$var integer 32 q2 t3 [31:0] $end
$var integer 32 r2 t4 [31:0] $end
$var integer 32 s2 t5 [31:0] $end
$var integer 32 t2 t6 [31:0] $end
$var integer 32 u2 t7 [31:0] $end
$var integer 32 v2 t8 [31:0] $end
$var integer 32 w2 t9 [31:0] $end
$upscope $end
$scope function output_counter_value $end
$var integer 32 x2 M [31:0] $end
$var integer 32 y2 N [31:0] $end
$var integer 32 z2 R [31:0] $end
$var integer 32 {2 clk_divide [31:0] $end
$var integer 32 |2 clk_mult [31:0] $end
$var integer 32 }2 output_counter_value [31:0] $end
$upscope $end
$scope function ph_adjust $end
$var integer 32 ~2 ph_adjust [31:0] $end
$var integer 32 !3 ph_base [31:0] $end
$var integer 32 "3 tap_phase [31:0] $end
$upscope $end
$scope function scale_num $end
$var integer 32 #3 X [31:0] $end
$var integer 32 $3 Y [31:0] $end
$var integer 32 %3 count [31:0] $end
$var integer 32 &3 fac_ten [31:0] $end
$var integer 32 '3 lc [31:0] $end
$var integer 32 (3 scale_num [31:0] $end
$upscope $end
$scope function slowest_clk $end
$var reg 48 )3 C0_mode [48:1] $end
$var reg 48 *3 C1_mode [48:1] $end
$var reg 48 +3 C2_mode [48:1] $end
$var reg 48 ,3 C3_mode [48:1] $end
$var reg 48 -3 C4_mode [48:1] $end
$var reg 48 .3 C5_mode [48:1] $end
$var reg 32 /3 m_mod [31:0] $end
$var integer 32 03 C0 [31:0] $end
$var integer 32 13 C1 [31:0] $end
$var integer 32 23 C2 [31:0] $end
$var integer 32 33 C3 [31:0] $end
$var integer 32 43 C4 [31:0] $end
$var integer 32 53 C5 [31:0] $end
$var integer 32 63 max_modulus [31:0] $end
$var integer 32 73 refclk [31:0] $end
$var integer 32 83 slowest_clk [31:0] $end
$upscope $end
$scope function str2int $end
$var reg 8 93 digit [8:1] $end
$var reg 128 :3 reg_s [128:1] $end
$var reg 128 ;3 s [128:1] $end
$var reg 8 <3 tmp [8:1] $end
$var integer 32 =3 m [31:0] $end
$var integer 32 >3 magnitude [31:0] $end
$var integer 32 ?3 sign [31:0] $end
$var integer 32 @3 str2int [31:0] $end
$upscope $end
$scope function translate_string $end
$var reg 48 A3 mode [48:1] $end
$var reg 48 B3 new_mode [48:1] $end
$var reg 48 C3 translate_string [48:1] $end
$upscope $end
$scope module c0 $end
$var wire 1 z. clk $end
$var wire 1 B/ cout $end
$var wire 32 D3 high [31:0] $end
$var wire 32 E3 initial_value [31:0] $end
$var wire 32 F3 low [31:0] $end
$var wire 48 G3 mode [48:1] $end
$var wire 32 H3 ph_tap [31:0] $end
$var wire 1 I3 reset $end
$var reg 1 J3 clk_last_value $end
$var reg 1 K3 cout_tmp $end
$var reg 1 L3 first_rising_edge $end
$var reg 1 M3 init $end
$var reg 1 N3 tmp_cout $end
$var integer 32 O3 count [31:0] $end
$var integer 32 P3 output_shift_count [31:0] $end
$upscope $end
$scope module c1 $end
$var wire 1 2/ clk $end
$var wire 1 A/ cout $end
$var wire 32 Q3 high [31:0] $end
$var wire 32 R3 initial_value [31:0] $end
$var wire 32 S3 low [31:0] $end
$var wire 48 T3 mode [48:1] $end
$var wire 32 U3 ph_tap [31:0] $end
$var wire 1 V3 reset $end
$var reg 1 W3 clk_last_value $end
$var reg 1 X3 cout_tmp $end
$var reg 1 Y3 first_rising_edge $end
$var reg 1 Z3 init $end
$var reg 1 [3 tmp_cout $end
$var integer 32 \3 count [31:0] $end
$var integer 32 ]3 output_shift_count [31:0] $end
$upscope $end
$scope module c2 $end
$var wire 1 1/ clk $end
$var wire 1 @/ cout $end
$var wire 32 ^3 high [31:0] $end
$var wire 32 _3 initial_value [31:0] $end
$var wire 32 `3 low [31:0] $end
$var wire 48 a3 mode [48:1] $end
$var wire 32 b3 ph_tap [31:0] $end
$var wire 1 c3 reset $end
$var reg 1 d3 clk_last_value $end
$var reg 1 e3 cout_tmp $end
$var reg 1 f3 first_rising_edge $end
$var reg 1 g3 init $end
$var reg 1 h3 tmp_cout $end
$var integer 32 i3 count [31:0] $end
$var integer 32 j3 output_shift_count [31:0] $end
$upscope $end
$scope module c3 $end
$var wire 1 0/ clk $end
$var wire 1 ?/ cout $end
$var wire 32 k3 high [31:0] $end
$var wire 32 l3 initial_value [31:0] $end
$var wire 32 m3 low [31:0] $end
$var wire 48 n3 mode [48:1] $end
$var wire 32 o3 ph_tap [31:0] $end
$var wire 1 p3 reset $end
$var reg 1 q3 clk_last_value $end
$var reg 1 r3 cout_tmp $end
$var reg 1 s3 first_rising_edge $end
$var reg 1 t3 init $end
$var reg 1 u3 tmp_cout $end
$var integer 32 v3 count [31:0] $end
$var integer 32 w3 output_shift_count [31:0] $end
$upscope $end
$scope module c4 $end
$var wire 1 // clk $end
$var wire 1 >/ cout $end
$var wire 32 x3 high [31:0] $end
$var wire 32 y3 initial_value [31:0] $end
$var wire 32 z3 low [31:0] $end
$var wire 48 {3 mode [48:1] $end
$var wire 32 |3 ph_tap [31:0] $end
$var wire 1 }3 reset $end
$var reg 1 ~3 clk_last_value $end
$var reg 1 !4 cout_tmp $end
$var reg 1 "4 first_rising_edge $end
$var reg 1 #4 init $end
$var reg 1 $4 tmp_cout $end
$var integer 32 %4 count [31:0] $end
$var integer 32 &4 output_shift_count [31:0] $end
$upscope $end
$scope module c5 $end
$var wire 1 ./ clk $end
$var wire 1 =/ cout $end
$var wire 32 '4 high [31:0] $end
$var wire 32 (4 initial_value [31:0] $end
$var wire 32 )4 low [31:0] $end
$var wire 48 *4 mode [48:1] $end
$var wire 32 +4 ph_tap [31:0] $end
$var wire 1 ,4 reset $end
$var reg 1 -4 clk_last_value $end
$var reg 1 .4 cout_tmp $end
$var reg 1 /4 first_rising_edge $end
$var reg 1 04 init $end
$var reg 1 14 tmp_cout $end
$var integer 32 24 count [31:0] $end
$var integer 32 34 output_shift_count [31:0] $end
$upscope $end
$scope module dev $end
$scope function FEATURE_FAMILY_ARRIA10 $end
$var reg 1 44 FEATURE_FAMILY_ARRIA10 $end
$var reg 160 54 device [160:1] $end
$var reg 1 64 var_family_arria10 $end
$upscope $end
$scope function FEATURE_FAMILY_ARRIAIIGX $end
$var reg 1 74 FEATURE_FAMILY_ARRIAIIGX $end
$var reg 160 84 device [160:1] $end
$var reg 1 94 var_family_arriaiigx $end
$upscope $end
$scope function FEATURE_FAMILY_ARRIAIIGZ $end
$var reg 1 :4 FEATURE_FAMILY_ARRIAIIGZ $end
$var reg 160 ;4 device [160:1] $end
$var reg 1 <4 var_family_arriaiigz $end
$upscope $end
$scope function FEATURE_FAMILY_ARRIAV $end
$var reg 1 =4 FEATURE_FAMILY_ARRIAV $end
$var reg 160 >4 device [160:1] $end
$var reg 1 ?4 var_family_arriav $end
$upscope $end
$scope function FEATURE_FAMILY_ARRIAVGZ $end
$var reg 1 @4 FEATURE_FAMILY_ARRIAVGZ $end
$var reg 160 A4 device [160:1] $end
$var reg 1 B4 var_family_arriavgz $end
$upscope $end
$scope function FEATURE_FAMILY_BASE_CYCLONE $end
$var reg 1 C4 FEATURE_FAMILY_BASE_CYCLONE $end
$var reg 160 D4 device [160:1] $end
$var reg 1 E4 var_family_base_cyclone $end
$upscope $end
$scope function FEATURE_FAMILY_BASE_CYCLONEII $end
$var reg 1 F4 FEATURE_FAMILY_BASE_CYCLONEII $end
$var reg 160 G4 device [160:1] $end
$var reg 1 H4 var_family_base_cycloneii $end
$upscope $end
$scope function FEATURE_FAMILY_BASE_STRATIX $end
$var reg 1 I4 FEATURE_FAMILY_BASE_STRATIX $end
$var reg 160 J4 device [160:1] $end
$var reg 1 K4 var_family_base_stratix $end
$upscope $end
$scope function FEATURE_FAMILY_BASE_STRATIXII $end
$var reg 1 L4 FEATURE_FAMILY_BASE_STRATIXII $end
$var reg 160 M4 device [160:1] $end
$var reg 1 N4 var_family_base_stratixii $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONE $end
$var reg 1 O4 FEATURE_FAMILY_CYCLONE $end
$var reg 160 P4 device [160:1] $end
$var reg 1 Q4 var_family_cyclone $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONE10LP $end
$var reg 1 R4 FEATURE_FAMILY_CYCLONE10LP $end
$var reg 160 S4 device [160:1] $end
$var reg 1 T4 var_family_cyclone10lp $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEII $end
$var reg 1 U4 FEATURE_FAMILY_CYCLONEII $end
$var reg 160 V4 device [160:1] $end
$var reg 1 W4 var_family_cycloneii $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEIII $end
$var reg 1 X4 FEATURE_FAMILY_CYCLONEIII $end
$var reg 160 Y4 device [160:1] $end
$var reg 1 Z4 var_family_cycloneiii $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEIVE $end
$var reg 1 [4 FEATURE_FAMILY_CYCLONEIVE $end
$var reg 160 \4 device [160:1] $end
$var reg 1 ]4 var_family_cycloneive $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEIVGX $end
$var reg 1 ^4 FEATURE_FAMILY_CYCLONEIVGX $end
$var reg 160 _4 device [160:1] $end
$var reg 1 `4 var_family_cycloneivgx $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEV $end
$var reg 1 a4 FEATURE_FAMILY_CYCLONEV $end
$var reg 160 b4 device [160:1] $end
$var reg 1 c4 var_family_cyclonev $end
$upscope $end
$scope function FEATURE_FAMILY_HARDCOPYIII $end
$var reg 1 d4 FEATURE_FAMILY_HARDCOPYIII $end
$var reg 160 e4 device [160:1] $end
$var reg 1 f4 var_family_hardcopyiii $end
$upscope $end
$scope function FEATURE_FAMILY_HARDCOPYIV $end
$var reg 1 g4 FEATURE_FAMILY_HARDCOPYIV $end
$var reg 160 h4 device [160:1] $end
$var reg 1 i4 var_family_hardcopyiv $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_ALTERA_MULT_ADD_FLOW $end
$var reg 1 j4 FEATURE_FAMILY_HAS_ALTERA_MULT_ADD_FLOW $end
$var reg 160 k4 device [160:1] $end
$var reg 1 l4 var_family_has_altera_mult_add_flow $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO $end
$var reg 1 m4 FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO $end
$var reg 160 n4 device [160:1] $end
$var reg 1 o4 var_family_has_inverted_output_ddio $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM $end
$var reg 1 p4 FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM $end
$var reg 160 q4 device [160:1] $end
$var reg 1 r4 var_family_has_stratixiii_style_ram $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL $end
$var reg 1 s4 FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL $end
$var reg 160 t4 device [160:1] $end
$var reg 1 u4 var_family_has_stratixii_style_pll $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM $end
$var reg 1 v4 FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM $end
$var reg 160 w4 device [160:1] $end
$var reg 1 x4 var_family_has_stratixii_style_ram $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL $end
$var reg 1 y4 FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL $end
$var reg 160 z4 device [160:1] $end
$var reg 1 {4 var_family_has_stratix_style_pll $end
$upscope $end
$scope function FEATURE_FAMILY_IS_ALTMULT_ADD_EOL $end
$var reg 1 |4 FEATURE_FAMILY_IS_ALTMULT_ADD_EOL $end
$var reg 160 }4 device [160:1] $end
$var reg 1 ~4 var_family_is_altmult_add_eol $end
$upscope $end
$scope function FEATURE_FAMILY_MAX10 $end
$var reg 1 !5 FEATURE_FAMILY_MAX10 $end
$var reg 160 "5 device [160:1] $end
$var reg 1 #5 var_family_max10 $end
$upscope $end
$scope function FEATURE_FAMILY_MAXII $end
$var reg 1 $5 FEATURE_FAMILY_MAXII $end
$var reg 160 %5 device [160:1] $end
$var reg 1 &5 var_family_maxii $end
$upscope $end
$scope function FEATURE_FAMILY_MAXV $end
$var reg 1 '5 FEATURE_FAMILY_MAXV $end
$var reg 160 (5 device [160:1] $end
$var reg 1 )5 var_family_maxv $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIX $end
$var reg 1 *5 FEATURE_FAMILY_STRATIX $end
$var reg 160 +5 device [160:1] $end
$var reg 1 ,5 var_family_stratix $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIX10 $end
$var reg 1 -5 FEATURE_FAMILY_STRATIX10 $end
$var reg 160 .5 device [160:1] $end
$var reg 1 /5 var_family_stratix10 $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXGX $end
$var reg 1 05 FEATURE_FAMILY_STRATIXGX $end
$var reg 160 15 device [160:1] $end
$var reg 1 25 var_family_stratixgx $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXII $end
$var reg 1 35 FEATURE_FAMILY_STRATIXII $end
$var reg 160 45 device [160:1] $end
$var reg 1 55 var_family_stratixii $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXIIGX $end
$var reg 1 65 FEATURE_FAMILY_STRATIXIIGX $end
$var reg 160 75 device [160:1] $end
$var reg 1 85 var_family_stratixiigx $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXIII $end
$var reg 1 95 FEATURE_FAMILY_STRATIXIII $end
$var reg 160 :5 device [160:1] $end
$var reg 1 ;5 var_family_stratixiii $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXIV $end
$var reg 1 <5 FEATURE_FAMILY_STRATIXIV $end
$var reg 160 =5 device [160:1] $end
$var reg 1 >5 var_family_stratixiv $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXV $end
$var reg 1 ?5 FEATURE_FAMILY_STRATIXV $end
$var reg 160 @5 device [160:1] $end
$var reg 1 A5 var_family_stratixv $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIX_HC $end
$var reg 1 B5 FEATURE_FAMILY_STRATIX_HC $end
$var reg 160 C5 device [160:1] $end
$var reg 1 D5 var_family_stratix_hc $end
$upscope $end
$scope function IS_FAMILY_ARRIA10 $end
$var reg 1 E5 IS_FAMILY_ARRIA10 $end
$var reg 160 F5 device [160:1] $end
$var reg 1 G5 is_arria10 $end
$upscope $end
$scope function IS_FAMILY_ARRIAGX $end
$var reg 1 H5 IS_FAMILY_ARRIAGX $end
$var reg 160 I5 device [160:1] $end
$var reg 1 J5 is_arriagx $end
$upscope $end
$scope function IS_FAMILY_ARRIAIIGX $end
$var reg 1 K5 IS_FAMILY_ARRIAIIGX $end
$var reg 160 L5 device [160:1] $end
$var reg 1 M5 is_arriaiigx $end
$upscope $end
$scope function IS_FAMILY_ARRIAIIGZ $end
$var reg 1 N5 IS_FAMILY_ARRIAIIGZ $end
$var reg 160 O5 device [160:1] $end
$var reg 1 P5 is_arriaiigz $end
$upscope $end
$scope function IS_FAMILY_ARRIAV $end
$var reg 1 Q5 IS_FAMILY_ARRIAV $end
$var reg 160 R5 device [160:1] $end
$var reg 1 S5 is_arriav $end
$upscope $end
$scope function IS_FAMILY_ARRIAVGZ $end
$var reg 1 T5 IS_FAMILY_ARRIAVGZ $end
$var reg 160 U5 device [160:1] $end
$var reg 1 V5 is_arriavgz $end
$upscope $end
$scope function IS_FAMILY_CYCLONE $end
$var reg 1 W5 IS_FAMILY_CYCLONE $end
$var reg 160 X5 device [160:1] $end
$var reg 1 Y5 is_cyclone $end
$upscope $end
$scope function IS_FAMILY_CYCLONE10LP $end
$var reg 1 Z5 IS_FAMILY_CYCLONE10LP $end
$var reg 160 [5 device [160:1] $end
$var reg 1 \5 is_cyclone10lp $end
$upscope $end
$scope function IS_FAMILY_CYCLONEII $end
$var reg 1 ]5 IS_FAMILY_CYCLONEII $end
$var reg 160 ^5 device [160:1] $end
$var reg 1 _5 is_cycloneii $end
$upscope $end
$scope function IS_FAMILY_CYCLONEIII $end
$var reg 1 `5 IS_FAMILY_CYCLONEIII $end
$var reg 160 a5 device [160:1] $end
$var reg 1 b5 is_cycloneiii $end
$upscope $end
$scope function IS_FAMILY_CYCLONEIIILS $end
$var reg 1 c5 IS_FAMILY_CYCLONEIIILS $end
$var reg 160 d5 device [160:1] $end
$var reg 1 e5 is_cycloneiiils $end
$upscope $end
$scope function IS_FAMILY_CYCLONEIVE $end
$var reg 1 f5 IS_FAMILY_CYCLONEIVE $end
$var reg 160 g5 device [160:1] $end
$var reg 1 h5 is_cycloneive $end
$upscope $end
$scope function IS_FAMILY_CYCLONEIVGX $end
$var reg 1 i5 IS_FAMILY_CYCLONEIVGX $end
$var reg 160 j5 device [160:1] $end
$var reg 1 k5 is_cycloneivgx $end
$upscope $end
$scope function IS_FAMILY_CYCLONEV $end
$var reg 1 l5 IS_FAMILY_CYCLONEV $end
$var reg 160 m5 device [160:1] $end
$var reg 1 n5 is_cyclonev $end
$upscope $end
$scope function IS_FAMILY_HARDCOPYII $end
$var reg 1 o5 IS_FAMILY_HARDCOPYII $end
$var reg 160 p5 device [160:1] $end
$var reg 1 q5 is_hardcopyii $end
$upscope $end
$scope function IS_FAMILY_HARDCOPYIII $end
$var reg 1 r5 IS_FAMILY_HARDCOPYIII $end
$var reg 160 s5 device [160:1] $end
$var reg 1 t5 is_hardcopyiii $end
$upscope $end
$scope function IS_FAMILY_HARDCOPYIV $end
$var reg 1 u5 IS_FAMILY_HARDCOPYIV $end
$var reg 160 v5 device [160:1] $end
$var reg 1 w5 is_hardcopyiv $end
$upscope $end
$scope function IS_FAMILY_MAX10 $end
$var reg 1 x5 IS_FAMILY_MAX10 $end
$var reg 160 y5 device [160:1] $end
$var reg 1 z5 is_max10 $end
$upscope $end
$scope function IS_FAMILY_MAXII $end
$var reg 1 {5 IS_FAMILY_MAXII $end
$var reg 160 |5 device [160:1] $end
$var reg 1 }5 is_maxii $end
$upscope $end
$scope function IS_FAMILY_MAXV $end
$var reg 1 ~5 IS_FAMILY_MAXV $end
$var reg 160 !6 device [160:1] $end
$var reg 1 "6 is_maxv $end
$upscope $end
$scope function IS_FAMILY_STRATIX $end
$var reg 1 #6 IS_FAMILY_STRATIX $end
$var reg 160 $6 device [160:1] $end
$var reg 1 %6 is_stratix $end
$upscope $end
$scope function IS_FAMILY_STRATIX10 $end
$var reg 1 &6 IS_FAMILY_STRATIX10 $end
$var reg 160 '6 device [160:1] $end
$var reg 1 (6 is_stratix10 $end
$upscope $end
$scope function IS_FAMILY_STRATIXGX $end
$var reg 1 )6 IS_FAMILY_STRATIXGX $end
$var reg 160 *6 device [160:1] $end
$var reg 1 +6 is_stratixgx $end
$upscope $end
$scope function IS_FAMILY_STRATIXII $end
$var reg 1 ,6 IS_FAMILY_STRATIXII $end
$var reg 160 -6 device [160:1] $end
$var reg 1 .6 is_stratixii $end
$upscope $end
$scope function IS_FAMILY_STRATIXIIGX $end
$var reg 1 /6 IS_FAMILY_STRATIXIIGX $end
$var reg 160 06 device [160:1] $end
$var reg 1 16 is_stratixiigx $end
$upscope $end
$scope function IS_FAMILY_STRATIXIII $end
$var reg 1 26 IS_FAMILY_STRATIXIII $end
$var reg 160 36 device [160:1] $end
$var reg 1 46 is_stratixiii $end
$upscope $end
$scope function IS_FAMILY_STRATIXIV $end
$var reg 1 56 IS_FAMILY_STRATIXIV $end
$var reg 160 66 device [160:1] $end
$var reg 1 76 is_stratixiv $end
$upscope $end
$scope function IS_FAMILY_STRATIXV $end
$var reg 1 86 IS_FAMILY_STRATIXV $end
$var reg 160 96 device [160:1] $end
$var reg 1 :6 is_stratixv $end
$upscope $end
$scope function IS_VALID_FAMILY $end
$var reg 1 ;6 IS_VALID_FAMILY $end
$var reg 160 <6 device [160:1] $end
$var reg 1 =6 is_valid $end
$upscope $end
$upscope $end
$scope module ena_reg $end
$var wire 1 >6 clk $end
$var wire 1 ?6 clrn $end
$var wire 1 u. d $end
$var wire 1 @6 ena $end
$var wire 1 A6 prn $end
$var reg 1 +/ q $end
$upscope $end
$scope module m1 $end
$var wire 1 -/ clk $end
$var wire 1 3/ cout $end
$var wire 32 B6 initial_value [31:0] $end
$var wire 32 C6 modulus [31:0] $end
$var wire 1 D6 reset $end
$var wire 32 E6 time_delay [31:0] $end
$var reg 1 F6 clk_last_value $end
$var reg 1 G6 cout_tmp $end
$var reg 1 H6 first_rising_edge $end
$var reg 1 I6 tmp_cout $end
$var integer 32 J6 count [31:0] $end
$upscope $end
$scope module n1 $end
$var wire 1 ,/ clk $end
$var wire 1 */ cout $end
$var wire 32 K6 modulus [31:0] $end
$var wire 1 s. reset $end
$var reg 1 L6 clk_last_valid_value $end
$var reg 1 M6 clk_last_value $end
$var reg 1 N6 first_rising_edge $end
$var reg 1 O6 tmp_cout $end
$var integer 32 P6 count [31:0] $end
$upscope $end
$scope task find_simple_integer_fraction $end
$var integer 32 Q6 d_value [31:0] $end
$var integer 32 R6 den [31:0] $end
$var integer 32 S6 denominator [31:0] $end
$var integer 32 T6 fraction_div [31:0] $end
$var integer 32 U6 fraction_num [31:0] $end
$var integer 32 V6 i_max_iter [31:0] $end
$var integer 32 W6 int_loop_iter [31:0] $end
$var integer 32 X6 int_quot [31:0] $end
$var integer 32 Y6 loop_iter [31:0] $end
$var integer 32 Z6 m_value [31:0] $end
$var integer 32 [6 max_denom [31:0] $end
$var integer 32 \6 num [31:0] $end
$var integer 32 ]6 numerator [31:0] $end
$var integer 32 ^6 old_m_value [31:0] $end
$var integer 32 _6 swap [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module dev $end
$scope function FEATURE_FAMILY_ARRIA10 $end
$var reg 1 `6 FEATURE_FAMILY_ARRIA10 $end
$var reg 160 a6 device [160:1] $end
$var reg 1 b6 var_family_arria10 $end
$upscope $end
$scope function FEATURE_FAMILY_ARRIAIIGX $end
$var reg 1 c6 FEATURE_FAMILY_ARRIAIIGX $end
$var reg 160 d6 device [160:1] $end
$var reg 1 e6 var_family_arriaiigx $end
$upscope $end
$scope function FEATURE_FAMILY_ARRIAIIGZ $end
$var reg 1 f6 FEATURE_FAMILY_ARRIAIIGZ $end
$var reg 160 g6 device [160:1] $end
$var reg 1 h6 var_family_arriaiigz $end
$upscope $end
$scope function FEATURE_FAMILY_ARRIAV $end
$var reg 1 i6 FEATURE_FAMILY_ARRIAV $end
$var reg 160 j6 device [160:1] $end
$var reg 1 k6 var_family_arriav $end
$upscope $end
$scope function FEATURE_FAMILY_ARRIAVGZ $end
$var reg 1 l6 FEATURE_FAMILY_ARRIAVGZ $end
$var reg 160 m6 device [160:1] $end
$var reg 1 n6 var_family_arriavgz $end
$upscope $end
$scope function FEATURE_FAMILY_BASE_CYCLONE $end
$var reg 1 o6 FEATURE_FAMILY_BASE_CYCLONE $end
$var reg 160 p6 device [160:1] $end
$var reg 1 q6 var_family_base_cyclone $end
$upscope $end
$scope function FEATURE_FAMILY_BASE_CYCLONEII $end
$var reg 1 r6 FEATURE_FAMILY_BASE_CYCLONEII $end
$var reg 160 s6 device [160:1] $end
$var reg 1 t6 var_family_base_cycloneii $end
$upscope $end
$scope function FEATURE_FAMILY_BASE_STRATIX $end
$var reg 1 u6 FEATURE_FAMILY_BASE_STRATIX $end
$var reg 160 v6 device [160:1] $end
$var reg 1 w6 var_family_base_stratix $end
$upscope $end
$scope function FEATURE_FAMILY_BASE_STRATIXII $end
$var reg 1 x6 FEATURE_FAMILY_BASE_STRATIXII $end
$var reg 160 y6 device [160:1] $end
$var reg 1 z6 var_family_base_stratixii $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONE $end
$var reg 1 {6 FEATURE_FAMILY_CYCLONE $end
$var reg 160 |6 device [160:1] $end
$var reg 1 }6 var_family_cyclone $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONE10LP $end
$var reg 1 ~6 FEATURE_FAMILY_CYCLONE10LP $end
$var reg 160 !7 device [160:1] $end
$var reg 1 "7 var_family_cyclone10lp $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEII $end
$var reg 1 #7 FEATURE_FAMILY_CYCLONEII $end
$var reg 160 $7 device [160:1] $end
$var reg 1 %7 var_family_cycloneii $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEIII $end
$var reg 1 &7 FEATURE_FAMILY_CYCLONEIII $end
$var reg 160 '7 device [160:1] $end
$var reg 1 (7 var_family_cycloneiii $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEIVE $end
$var reg 1 )7 FEATURE_FAMILY_CYCLONEIVE $end
$var reg 160 *7 device [160:1] $end
$var reg 1 +7 var_family_cycloneive $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEIVGX $end
$var reg 1 ,7 FEATURE_FAMILY_CYCLONEIVGX $end
$var reg 160 -7 device [160:1] $end
$var reg 1 .7 var_family_cycloneivgx $end
$upscope $end
$scope function FEATURE_FAMILY_CYCLONEV $end
$var reg 1 /7 FEATURE_FAMILY_CYCLONEV $end
$var reg 160 07 device [160:1] $end
$var reg 1 17 var_family_cyclonev $end
$upscope $end
$scope function FEATURE_FAMILY_HARDCOPYIII $end
$var reg 1 27 FEATURE_FAMILY_HARDCOPYIII $end
$var reg 160 37 device [160:1] $end
$var reg 1 47 var_family_hardcopyiii $end
$upscope $end
$scope function FEATURE_FAMILY_HARDCOPYIV $end
$var reg 1 57 FEATURE_FAMILY_HARDCOPYIV $end
$var reg 160 67 device [160:1] $end
$var reg 1 77 var_family_hardcopyiv $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_ALTERA_MULT_ADD_FLOW $end
$var reg 1 87 FEATURE_FAMILY_HAS_ALTERA_MULT_ADD_FLOW $end
$var reg 160 97 device [160:1] $end
$var reg 1 :7 var_family_has_altera_mult_add_flow $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO $end
$var reg 1 ;7 FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO $end
$var reg 160 <7 device [160:1] $end
$var reg 1 =7 var_family_has_inverted_output_ddio $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM $end
$var reg 1 >7 FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM $end
$var reg 160 ?7 device [160:1] $end
$var reg 1 @7 var_family_has_stratixiii_style_ram $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL $end
$var reg 1 A7 FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL $end
$var reg 160 B7 device [160:1] $end
$var reg 1 C7 var_family_has_stratixii_style_pll $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM $end
$var reg 1 D7 FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM $end
$var reg 160 E7 device [160:1] $end
$var reg 1 F7 var_family_has_stratixii_style_ram $end
$upscope $end
$scope function FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL $end
$var reg 1 G7 FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL $end
$var reg 160 H7 device [160:1] $end
$var reg 1 I7 var_family_has_stratix_style_pll $end
$upscope $end
$scope function FEATURE_FAMILY_IS_ALTMULT_ADD_EOL $end
$var reg 1 J7 FEATURE_FAMILY_IS_ALTMULT_ADD_EOL $end
$var reg 160 K7 device [160:1] $end
$var reg 1 L7 var_family_is_altmult_add_eol $end
$upscope $end
$scope function FEATURE_FAMILY_MAX10 $end
$var reg 1 M7 FEATURE_FAMILY_MAX10 $end
$var reg 160 N7 device [160:1] $end
$var reg 1 O7 var_family_max10 $end
$upscope $end
$scope function FEATURE_FAMILY_MAXII $end
$var reg 1 P7 FEATURE_FAMILY_MAXII $end
$var reg 160 Q7 device [160:1] $end
$var reg 1 R7 var_family_maxii $end
$upscope $end
$scope function FEATURE_FAMILY_MAXV $end
$var reg 1 S7 FEATURE_FAMILY_MAXV $end
$var reg 160 T7 device [160:1] $end
$var reg 1 U7 var_family_maxv $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIX $end
$var reg 1 V7 FEATURE_FAMILY_STRATIX $end
$var reg 160 W7 device [160:1] $end
$var reg 1 X7 var_family_stratix $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIX10 $end
$var reg 1 Y7 FEATURE_FAMILY_STRATIX10 $end
$var reg 160 Z7 device [160:1] $end
$var reg 1 [7 var_family_stratix10 $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXGX $end
$var reg 1 \7 FEATURE_FAMILY_STRATIXGX $end
$var reg 160 ]7 device [160:1] $end
$var reg 1 ^7 var_family_stratixgx $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXII $end
$var reg 1 _7 FEATURE_FAMILY_STRATIXII $end
$var reg 160 `7 device [160:1] $end
$var reg 1 a7 var_family_stratixii $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXIIGX $end
$var reg 1 b7 FEATURE_FAMILY_STRATIXIIGX $end
$var reg 160 c7 device [160:1] $end
$var reg 1 d7 var_family_stratixiigx $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXIII $end
$var reg 1 e7 FEATURE_FAMILY_STRATIXIII $end
$var reg 160 f7 device [160:1] $end
$var reg 1 g7 var_family_stratixiii $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXIV $end
$var reg 1 h7 FEATURE_FAMILY_STRATIXIV $end
$var reg 160 i7 device [160:1] $end
$var reg 1 j7 var_family_stratixiv $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIXV $end
$var reg 1 k7 FEATURE_FAMILY_STRATIXV $end
$var reg 160 l7 device [160:1] $end
$var reg 1 m7 var_family_stratixv $end
$upscope $end
$scope function FEATURE_FAMILY_STRATIX_HC $end
$var reg 1 n7 FEATURE_FAMILY_STRATIX_HC $end
$var reg 160 o7 device [160:1] $end
$var reg 1 p7 var_family_stratix_hc $end
$upscope $end
$scope function IS_FAMILY_ARRIA10 $end
$var reg 1 q7 IS_FAMILY_ARRIA10 $end
$var reg 160 r7 device [160:1] $end
$var reg 1 s7 is_arria10 $end
$upscope $end
$scope function IS_FAMILY_ARRIAGX $end
$var reg 1 t7 IS_FAMILY_ARRIAGX $end
$var reg 160 u7 device [160:1] $end
$var reg 1 v7 is_arriagx $end
$upscope $end
$scope function IS_FAMILY_ARRIAIIGX $end
$var reg 1 w7 IS_FAMILY_ARRIAIIGX $end
$var reg 160 x7 device [160:1] $end
$var reg 1 y7 is_arriaiigx $end
$upscope $end
$scope function IS_FAMILY_ARRIAIIGZ $end
$var reg 1 z7 IS_FAMILY_ARRIAIIGZ $end
$var reg 160 {7 device [160:1] $end
$var reg 1 |7 is_arriaiigz $end
$upscope $end
$scope function IS_FAMILY_ARRIAV $end
$var reg 1 }7 IS_FAMILY_ARRIAV $end
$var reg 160 ~7 device [160:1] $end
$var reg 1 !8 is_arriav $end
$upscope $end
$scope function IS_FAMILY_ARRIAVGZ $end
$var reg 1 "8 IS_FAMILY_ARRIAVGZ $end
$var reg 160 #8 device [160:1] $end
$var reg 1 $8 is_arriavgz $end
$upscope $end
$scope function IS_FAMILY_CYCLONE $end
$var reg 1 %8 IS_FAMILY_CYCLONE $end
$var reg 160 &8 device [160:1] $end
$var reg 1 '8 is_cyclone $end
$upscope $end
$scope function IS_FAMILY_CYCLONE10LP $end
$var reg 1 (8 IS_FAMILY_CYCLONE10LP $end
$var reg 160 )8 device [160:1] $end
$var reg 1 *8 is_cyclone10lp $end
$upscope $end
$scope function IS_FAMILY_CYCLONEII $end
$var reg 1 +8 IS_FAMILY_CYCLONEII $end
$var reg 160 ,8 device [160:1] $end
$var reg 1 -8 is_cycloneii $end
$upscope $end
$scope function IS_FAMILY_CYCLONEIII $end
$var reg 1 .8 IS_FAMILY_CYCLONEIII $end
$var reg 160 /8 device [160:1] $end
$var reg 1 08 is_cycloneiii $end
$upscope $end
$scope function IS_FAMILY_CYCLONEIIILS $end
$var reg 1 18 IS_FAMILY_CYCLONEIIILS $end
$var reg 160 28 device [160:1] $end
$var reg 1 38 is_cycloneiiils $end
$upscope $end
$scope function IS_FAMILY_CYCLONEIVE $end
$var reg 1 48 IS_FAMILY_CYCLONEIVE $end
$var reg 160 58 device [160:1] $end
$var reg 1 68 is_cycloneive $end
$upscope $end
$scope function IS_FAMILY_CYCLONEIVGX $end
$var reg 1 78 IS_FAMILY_CYCLONEIVGX $end
$var reg 160 88 device [160:1] $end
$var reg 1 98 is_cycloneivgx $end
$upscope $end
$scope function IS_FAMILY_CYCLONEV $end
$var reg 1 :8 IS_FAMILY_CYCLONEV $end
$var reg 160 ;8 device [160:1] $end
$var reg 1 <8 is_cyclonev $end
$upscope $end
$scope function IS_FAMILY_HARDCOPYII $end
$var reg 1 =8 IS_FAMILY_HARDCOPYII $end
$var reg 160 >8 device [160:1] $end
$var reg 1 ?8 is_hardcopyii $end
$upscope $end
$scope function IS_FAMILY_HARDCOPYIII $end
$var reg 1 @8 IS_FAMILY_HARDCOPYIII $end
$var reg 160 A8 device [160:1] $end
$var reg 1 B8 is_hardcopyiii $end
$upscope $end
$scope function IS_FAMILY_HARDCOPYIV $end
$var reg 1 C8 IS_FAMILY_HARDCOPYIV $end
$var reg 160 D8 device [160:1] $end
$var reg 1 E8 is_hardcopyiv $end
$upscope $end
$scope function IS_FAMILY_MAX10 $end
$var reg 1 F8 IS_FAMILY_MAX10 $end
$var reg 160 G8 device [160:1] $end
$var reg 1 H8 is_max10 $end
$upscope $end
$scope function IS_FAMILY_MAXII $end
$var reg 1 I8 IS_FAMILY_MAXII $end
$var reg 160 J8 device [160:1] $end
$var reg 1 K8 is_maxii $end
$upscope $end
$scope function IS_FAMILY_MAXV $end
$var reg 1 L8 IS_FAMILY_MAXV $end
$var reg 160 M8 device [160:1] $end
$var reg 1 N8 is_maxv $end
$upscope $end
$scope function IS_FAMILY_STRATIX $end
$var reg 1 O8 IS_FAMILY_STRATIX $end
$var reg 160 P8 device [160:1] $end
$var reg 1 Q8 is_stratix $end
$upscope $end
$scope function IS_FAMILY_STRATIX10 $end
$var reg 1 R8 IS_FAMILY_STRATIX10 $end
$var reg 160 S8 device [160:1] $end
$var reg 1 T8 is_stratix10 $end
$upscope $end
$scope function IS_FAMILY_STRATIXGX $end
$var reg 1 U8 IS_FAMILY_STRATIXGX $end
$var reg 160 V8 device [160:1] $end
$var reg 1 W8 is_stratixgx $end
$upscope $end
$scope function IS_FAMILY_STRATIXII $end
$var reg 1 X8 IS_FAMILY_STRATIXII $end
$var reg 160 Y8 device [160:1] $end
$var reg 1 Z8 is_stratixii $end
$upscope $end
$scope function IS_FAMILY_STRATIXIIGX $end
$var reg 1 [8 IS_FAMILY_STRATIXIIGX $end
$var reg 160 \8 device [160:1] $end
$var reg 1 ]8 is_stratixiigx $end
$upscope $end
$scope function IS_FAMILY_STRATIXIII $end
$var reg 1 ^8 IS_FAMILY_STRATIXIII $end
$var reg 160 _8 device [160:1] $end
$var reg 1 `8 is_stratixiii $end
$upscope $end
$scope function IS_FAMILY_STRATIXIV $end
$var reg 1 a8 IS_FAMILY_STRATIXIV $end
$var reg 160 b8 device [160:1] $end
$var reg 1 c8 is_stratixiv $end
$upscope $end
$scope function IS_FAMILY_STRATIXV $end
$var reg 1 d8 IS_FAMILY_STRATIXV $end
$var reg 160 e8 device [160:1] $end
$var reg 1 f8 is_stratixv $end
$upscope $end
$scope function IS_VALID_FAMILY $end
$var reg 1 g8 IS_VALID_FAMILY $end
$var reg 160 h8 device [160:1] $end
$var reg 1 i8 is_valid $end
$upscope $end
$upscope $end
$scope module iobuf1 $end
$var wire 1 g- i $end
$var wire 1 j8 oe $end
$var wire 1 K. io $end
$var reg 1 J. o $end
$upscope $end
$upscope $end
$upscope $end
$scope module ram $end
$var wire 2 k8 az_be_n [1:0] $end
$var wire 1 l8 az_cs $end
$var wire 16 m8 az_data [15:0] $end
$var wire 1 n8 az_rd_n $end
$var wire 1 o8 az_wr_n $end
$var wire 1 % clk $end
$var wire 1 p8 clk_en $end
$var wire 4 q8 cmd_all [3:0] $end
$var wire 1 r8 csn_decode $end
$var wire 1 s8 csn_match $end
$var wire 1 t8 f_cs_n $end
$var wire 1 u8 f_select $end
$var wire 1 v8 pending $end
$var wire 1 w8 reset_n $end
$var wire 1 x8 rnw_match $end
$var wire 12 y8 zs_addr [11:0] $end
$var wire 2 z8 zs_ba [1:0] $end
$var wire 1 S zs_cke $end
$var wire 2 {8 zs_dqm [1:0] $end
$var wire 1 L zs_we_n $end
$var wire 1 N zs_ras_n $end
$var wire 16 |8 zs_dq [15:0] $end
$var wire 1 Q zs_cs_n $end
$var wire 1 T zs_cas_n $end
$var wire 1 6 za_waitrequest $end
$var wire 24 }8 txt_code [23:0] $end
$var wire 1 ~8 row_match $end
$var wire 1 !9 rd_strobe $end
$var wire 41 "9 fifo_read_data [40:0] $end
$var wire 1 #9 f_rnw $end
$var wire 1 $9 f_empty $end
$var wire 2 %9 f_dqm [1:0] $end
$var wire 16 &9 f_data [15:0] $end
$var wire 2 '9 f_bank [1:0] $end
$var wire 22 (9 f_addr [21:0] $end
$var wire 1 )9 cs_n $end
$var wire 3 *9 cmd_code [2:0] $end
$var wire 8 +9 cas_addr [7:0] $end
$var wire 1 ,9 bank_match $end
$var wire 22 -9 az_addr [21:0] $end
$var wire 1 .9 almost_full $end
$var wire 1 /9 almost_empty $end
$var wire 2 09 active_bank [1:0] $end
$var wire 24 19 CODE [23:0] $end
$var reg 1 29 ack_refresh_request $end
$var reg 22 39 active_addr [21:0] $end
$var reg 1 49 active_cs_n $end
$var reg 16 59 active_data [15:0] $end
$var reg 2 69 active_dqm [1:0] $end
$var reg 1 79 active_rnw $end
$var reg 1 89 f_pop $end
$var reg 12 99 i_addr [11:0] $end
$var reg 4 :9 i_cmd [3:0] $end
$var reg 3 ;9 i_count [2:0] $end
$var reg 3 <9 i_next [2:0] $end
$var reg 3 =9 i_refs [2:0] $end
$var reg 3 >9 i_state [2:0] $end
$var reg 1 ?9 init_done $end
$var reg 12 @9 m_addr [11:0] $end
$var reg 2 A9 m_bank [1:0] $end
$var reg 4 B9 m_cmd [3:0] $end
$var reg 3 C9 m_count [2:0] $end
$var reg 16 D9 m_data [15:0] $end
$var reg 2 E9 m_dqm [1:0] $end
$var reg 9 F9 m_next [8:0] $end
$var reg 9 G9 m_state [8:0] $end
$var reg 1 H9 oe $end
$var reg 3 I9 rd_valid [2:0] $end
$var reg 13 J9 refresh_counter [12:0] $end
$var reg 1 K9 refresh_request $end
$var reg 1 L9 za_cannotrefresh $end
$var reg 16 M9 za_data [15:0] $end
$var reg 1 7 za_valid $end
$scope module the_sdram_0_input_efifo_module $end
$var wire 1 % clk $end
$var wire 1 u8 rd $end
$var wire 1 w8 reset_n $end
$var wire 1 N9 wr $end
$var wire 41 O9 wr_data [40:0] $end
$var wire 2 P9 rdwr [1:0] $end
$var wire 1 6 full $end
$var wire 1 $9 empty $end
$var wire 1 .9 almost_full $end
$var wire 1 /9 almost_empty $end
$var reg 2 Q9 entries [1:0] $end
$var reg 41 R9 entry_0 [40:0] $end
$var reg 41 S9 entry_1 [40:0] $end
$var reg 1 T9 rd_address $end
$var reg 41 U9 rd_data [40:0] $end
$var reg 1 V9 wr_address $end
$upscope $end
$upscope $end
$scope module rc $end
$var wire 1 % CLOCK_50 $end
$var wire 32 W9 audio_in [32:1] $end
$var wire 1 A audio_in_available $end
$var wire 1 ? audio_out_allowed $end
$var wire 1 = pause $end
$var wire 1 < play $end
$var wire 16 X9 ram_data_out [15:0] $end
$var wire 1 7 ram_valid $end
$var wire 1 6 ram_waitrq $end
$var wire 1 4 read_audio_in $end
$var wire 1 3 record $end
$var wire 1 2 reset $end
$var wire 2 Y9 speed [1:0] $end
$var wire 1 / write_audio_out $end
$var wire 1 5 ram_write $end
$var wire 1 8 ram_read $end
$var wire 16 Z9 ram_data_in [15:0] $end
$var wire 32 [9 audio_out [32:1] $end
$var reg 22 \9 ram_addr [21:0] $end
$var reg 3 ]9 st [2:0] $end
$var reg 3 ^9 streg [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ^9
bx ]9
bx \9
b0xxxxxxxxxxxxxxxx [9
b0 Z9
bz Y9
bx X9
b0 W9
xV9
bx U9
xT9
bx S9
bx R9
bx Q9
bx P9
bx001111111111111111 O9
xN9
bx M9
xL9
xK9
bx J9
bx I9
xH9
bx G9
bx F9
bx E9
bx D9
bx C9
bx B9
bx A9
bx @9
x?9
bx >9
bx =9
bx <9
bx ;9
bx :9
bx 99
x89
x79
bx 69
bx 59
x49
bx 39
x29
b0xxxxxxx010xxxxx010xxxxx 19
bx 09
x/9
x.9
bx -9
x,9
bx +9
bx *9
x)9
bx (9
bx '9
bx &9
bx %9
x$9
x#9
bx "9
x!9
x~8
b0xxxxxxx010xxxxx010x0xxx }8
bx |8
bx {8
bx z8
bx y8
xx8
xw8
xv8
xu8
0t8
xs8
xr8
bx q8
1p8
xo8
xn8
b1111111111111111 m8
1l8
b0 k8
1j8
1i8
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 h8
1g8
0f8
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 e8
0d8
0c8
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 b8
0a8
0`8
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 _8
0^8
0]8
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 \8
0[8
0Z8
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 Y8
0X8
0W8
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 V8
0U8
0T8
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 S8
0R8
0Q8
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 P8
0O8
xN8
bx M8
xL8
xK8
bx J8
xI8
0H8
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 G8
0F8
0E8
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 D8
0C8
0B8
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 A8
0@8
0?8
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 >8
0=8
0<8
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 ;8
0:8
098
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 88
078
068
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 58
048
038
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 28
018
008
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 /8
0.8
1-8
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 ,8
1+8
0*8
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 )8
0(8
0'8
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 &8
0%8
0$8
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 #8
0"8
0!8
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 ~7
0}7
0|7
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 {7
0z7
0y7
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 x7
0w7
0v7
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 u7
0t7
0s7
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 r7
0q7
0p7
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 o7
0n7
0m7
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 l7
0k7
0j7
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 i7
0h7
0g7
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 f7
0e7
0d7
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 c7
0b7
0a7
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 `7
0_7
0^7
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 ]7
0\7
0[7
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 Z7
0Y7
xX7
bx W7
xV7
xU7
bx T7
xS7
xR7
bx Q7
xP7
0O7
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 N7
0M7
xL7
bx K7
xJ7
0I7
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 H7
0G7
xF7
bx E7
xD7
1C7
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 B7
1A7
x@7
bx ?7
x>7
x=7
bx <7
x;7
x:7
bx 97
x87
077
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 67
057
047
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 37
027
017
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 07
0/7
0.7
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 -7
0,7
0+7
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 *7
0)7
0(7
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 '7
0&7
1%7
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 $7
1#7
0"7
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 !7
0~6
0}6
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 |6
0{6
xz6
bx y6
xx6
xw6
bx v6
xu6
1t6
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 s6
1r6
xq6
bx p6
xo6
0n6
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 m6
0l6
0k6
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 j6
0i6
0h6
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 g6
0f6
0e6
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 d6
0c6
0b6
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 a6
0`6
b1 _6
b100 ^6
b1 ]6
b1 \6
b111110100 [6
b1 Z6
b1 Y6
b1 X6
b11111111111111111111111111111111 W6
b1 V6
b1 U6
b1 T6
b1 S6
b0 R6
b1 Q6
b1 P6
xO6
1N6
0M6
0L6
b1 K6
b1 J6
xI6
1H6
xG6
0F6
b11111010000 E6
0D6
b1010 C6
b10 B6
1A6
1@6
1?6
1>6
x=6
bx <6
x;6
x:6
bx 96
x86
x76
bx 66
x56
x46
bx 36
x26
x16
bx 06
x/6
x.6
bx -6
x,6
x+6
bx *6
x)6
x(6
bx '6
x&6
x%6
bx $6
x#6
x"6
bx !6
x~5
x}5
bx |5
x{5
xz5
bx y5
xx5
xw5
bx v5
xu5
xt5
bx s5
xr5
xq5
bx p5
xo5
xn5
bx m5
xl5
xk5
bx j5
xi5
xh5
bx g5
xf5
xe5
bx d5
xc5
xb5
bx a5
x`5
1_5
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 ^5
1]5
x\5
bx [5
xZ5
xY5
bx X5
xW5
xV5
bx U5
xT5
xS5
bx R5
xQ5
xP5
bx O5
xN5
xM5
bx L5
xK5
xJ5
bx I5
xH5
xG5
bx F5
xE5
xD5
bx C5
xB5
xA5
bx @5
x?5
x>5
bx =5
x<5
x;5
bx :5
x95
x85
bx 75
x65
x55
bx 45
x35
x25
bx 15
x05
x/5
bx .5
x-5
x,5
bx +5
x*5
x)5
bx (5
x'5
x&5
bx %5
x$5
x#5
bx "5
x!5
x~4
bx }4
x|4
x{4
bx z4
xy4
xx4
bx w4
xv4
xu4
bx t4
xs4
xr4
bx q4
xp4
xo4
bx n4
xm4
xl4
bx k4
xj4
xi4
bx h4
xg4
xf4
bx e4
xd4
xc4
bx b4
xa4
x`4
bx _4
x^4
x]4
bx \4
x[4
xZ4
bx Y4
xX4
xW4
bx V4
xU4
xT4
bx S4
xR4
xQ4
bx P4
xO4
xN4
bx M4
xL4
xK4
bx J4
xI4
1H4
b1000011011110010110001101101100011011110110111001100101001000000100100101001001 G4
1F4
xE4
bx D4
xC4
xB4
bx A4
x@4
x?4
bx >4
x=4
x<4
bx ;4
x:4
x94
bx 84
x74
x64
bx 54
x44
b1 34
b1 24
014
104
0/4
0.4
0-4
0,4
b100 +4
b1000000010000001100101011101100110010101101110 *4
b101 )4
b10 (4
b101 '4
b1 &4
b1 %4
0$4
1#4
0"4
0!4
0~3
0}3
b100 |3
b1000000010000001100101011101100110010101101110 {3
b101 z3
b10 y3
b101 x3
b1 w3
b1 v3
0u3
1t3
0s3
0r3
0q3
0p3
b100 o3
b1000000010000001100101011101100110010101101110 n3
b101 m3
b10 l3
b101 k3
b1 j3
b1 i3
0h3
1g3
0f3
0e3
0d3
0c3
b100 b3
b1000000010000001100101011101100110010101101110 a3
b10100 `3
b10 _3
b10100 ^3
b1 ]3
b1 \3
0[3
1Z3
0Y3
0X3
0W3
0V3
b100 U3
b1000000010000001100101011101100110010101101110 T3
b1010 S3
b10 R3
b1010 Q3
b1 P3
b1 O3
0N3
1M3
0L3
0K3
0J3
0I3
b0 H3
b1000000010000001100101011101100110010101101110 G3
b101 F3
b1 E3
b101 D3
bx C3
bx B3
bx A3
b0 @3
b1 ?3
b0 >3
b10001 =3
b110000 <3
b110000 ;3
b0 :3
b0 93
b100111000100000000 83
b100111000100000 73
b101000 63
b1010 53
b1010 43
b1010 33
b101000 23
b10100 13
b1010 03
b1010 /3
b1000000010000001100101011101100110010101101110 .3
b1000000010000001100101011101100110010101101110 -3
b1000000010000001100101011101100110010101101110 ,3
b1000000010000001100101011101100110010101101110 +3
b1000000010000001100101011101100110010101101110 *3
b1000000010000001100101011101100110010101101110 )3
bx (3
bx '3
bx &3
bx %3
bx $3
bx #3
b0 "3
b101110111000 !3
b101110111000 ~2
b1010 }2
b1 |2
b1 {2
b1010 z2
b1 y2
b1010 x2
bx w2
bx v2
bx u2
bx t2
bx s2
bx r2
bx q2
bx p2
bx o2
bx n2
bx m2
bx l2
bx k2
bx j2
bx i2
bx h2
bx g2
bx f2
bx e2
bx d2
b0 c2
b0 b2
b0 a2
b0 `2
b0 _2
b0 ^2
b0 ]2
b0 \2
b0 [2
b11111111111111111111010001001000 Z2
b101110111000 Y2
b11111111111111111111010001001000 X2
b11111111111111111111010001001000 W2
b11111111111111111111010001001000 V2
b11111111111111111111010001001000 U2
b11111111111111111111010001001000 T2
b11111111111111111111010001001000 S2
b11111111111111111111010001001000 R2
b11111111111111111111010001001000 Q2
b11111111111111111111010001001000 P2
b1010 O2
b1010 N2
b100111000100000 M2
b1 L2
b1 K2
b1 J2
b1 I2
b1 H2
b1 G2
b1 F2
b1 E2
b1 D2
b1 C2
b1 B2
b1 A2
b1 @2
b1 ?2
b1 >2
b1 =2
b1 <2
b1 ;2
b1 :2
b110111 92
b101110111000 82
b110111 72
b0 62
b0 52
b110000 42
b1 32
b1 22
b1 12
b1 02
b1 /2
b1 .2
b1 -2
bx ,2
bx +2
bx *2
b110111 )2
b1000100111 (2
b1 '2
b1010 &2
b100 %2
b1010 $2
b1010 #2
b110010 "2
b1000000010000001100101011101100110010101101110 !2
b1000000010000001100101011101100110010101101110 ~1
b101 }1
b101 |1
b1010 {1
b1 z1
b1010 y1
b110010 x1
b101 w1
b101 v1
b101 u1
b110111 t1
b10 s1
b1 r1
b1010 q1
b10 p1
b101 o1
b1010 n1
b1 m1
b1010 l1
b110010 k1
b101 j1
bx i1
bx h1
bx g1
bx f1
b0 e1
b110001 d1
b110001100110001 c1
b0 b1
b110001100110001 a1
b100000 `1
b110001100110001 _1
bx ^1
bx ]1
bx \1
b1000 [1
b11111010000 Z1
b101110111000 Y1
b11111010000 X1
bx W1
b0 V1
b0 U1
bx T1
bx S1
b0 R1
bx Q1
bx P1
b10101110 O1
b0 N1
b100111000100000 M1
b100111000100000000 L1
b101110111000 K1
bx J1
b100001001101000 I1
b110 H1
bx G1
b100111000100000 F1
bx E1
bx D1
b101110111000 C1
b111110100 B1
b100111000100000 A1
b100 @1
b100 ?1
bx >1
b100 =1
b1111101000 <1
b1010 ;1
b100 :1
b1 91
b10000 81
bx 71
b1 61
b1000 51
b10 41
b11111010000 31
b0 21
b1 11
b100 01
b10 /1
b1010 .1
b1 -1
b1 ,1
b1 +1
b1 *1
b1 )1
b1 (1
b0 '1
b1 &1
b100 %1
b0 $1
b1 #1
b10 "1
b11111111111111111111010001001000 !1
b1 ~0
b1 }0
b1000 |0
b1111101000 {0
b0 z0
b1111101000 y0
b11111010000 x0
b0 w0
b0 v0
b1 u0
b0 t0
b1 s0
b0 r0
b0 q0
b0 p0
b0 o0
b0 n0
b110100 m0
bx l0
b0 k0
b0 j0
b1 i0
b10 h0
b1 g0
b10 f0
1e0
b0 d0
b0 c0
0b0
b0 a0
b0 `0
x_0
0^0
0]0
0\0
bx [0
1Z0
0Y0
xX0
xW0
0V0
0U0
0T0
0S0
0R0
0Q0
0P0
b0 O0
0N0
0M0
bx L0
b100000000010000000001000000000000000101000000010100000010100000101000000101000001010000001010000000010100000010100000010100000010100000010100000010100000000000000010000000100 K0
b0 J0
xI0
0H0
0G0
0F0
0E0
0D0
0C0
0B0
0A0
1@0
0?0
0>0
0=0
0<0
b101001000001000 ;0
bx :0
b10 90
bx 80
b11111010000 70
060
b1100010010111000110000 50
bx 40
b11011010110000101101110011101010110000101101100 30
b11011110110011001100110 20
b11011110110011001100110 10
b1100110011101010110111001100011011101000110100101101111011011100110000101101100 00
b11011110110011001100110 /0
b11011110110011001100110 .0
b11010010110111001100011011011000110101100110000 -0
b1100001011101010111010001101111 ,0
b11011100110111101110010011011010110000101101100 +0
b110111001101111 *0
b1100011011011000110101100110000 )0
b11011110110011001100110 (0
b110001100110001 '0
b110001100110000 &0
b1100011011011000110101100110000 %0
b11101010110111001110101011100110110010101100100 $0
0#0
x"0
x!0
0~/
0}/
0|/
0{/
0z/
0y/
0x/
0w/
0v/
0u/
0t/
0s/
0r/
0q/
0p/
0o/
0n/
b110001100110101 m/
b110001100110100 l/
b110001100110011 k/
b110001100110010 j/
b110001100110001 i/
b110001100110000 h/
xg/
0f/
0e/
0d/
0c/
0b/
1a/
0`/
0_/
b0 ^/
b0 ]/
0\/
0[/
b1010 Z/
b1000000010000001100101011101100110010101101110 Y/
b101 X/
b101 W/
bx V/
0U/
1T/
xS/
0R/
0Q/
0P/
0O/
0N/
0M/
0L/
0K/
0J/
0I/
0H/
0G/
0F/
0E/
0D/
0C/
0B/
0A/
0@/
0?/
0>/
0=/
bx </
bx ;/
b0 :/
b0 9/
18/
07/
06/
x5/
x4/
x3/
02/
01/
00/
0//
0./
0-/
0,/
z+/
x*/
1)/
bx (/
x'/
x&/
z%/
bz $/
z#/
0"/
0!/
0~.
0}.
0|.
1{.
0z.
0y.
0x.
b0 w.
0v.
1u.
0t.
0s.
b0 r.
b1001111 q.
b1100001011101010111010001101111 p.
b0 o.
b1000001010101010101010001001111 n.
b1101111 m.
b1100001011101010111010001101111 l.
1k.
0j.
1i.
0h.
0g.
0f.
1e.
0d.
0c.
b0xxx b.
b0xxx a.
b0xxx `.
b0 _.
b0 ^.
0].
0\.
0[.
b0 Z.
1Y.
b0 X.
0W.
0V.
0U.
b0 T.
1S.
b0 R.
0Q.
0P.
0O.
b0 N.
0M.
0L.
zK.
zJ.
0I.
0H.
0G.
0F.
0E.
xD.
xC.
0B.
0A.
1@.
b0 ?.
1>.
b0 =.
0<.
0;.
b0 :.
09.
z8.
b0 7.
06.
b0 5.
z4.
13.
02.
01.
00.
0/.
0..
bx -.
b0 ,.
0+.
0*.
1).
x(.
x'.
0&.
b0 %.
0$.
1#.
0".
0!.
1~-
0}-
0|-
0{-
xz-
xy-
0x-
0w-
0v-
0u-
zt-
zs-
zr-
zq-
bz p-
bz o-
zn-
zm-
zl-
zk-
zj-
zi-
zh-
zg-
bz f-
bz e-
zd-
xc-
xb-
0a-
0`-
0_-
0^-
0]-
0\-
0[-
0Z-
0Y-
1X-
1W-
0V-
0U-
0T-
1S-
0R-
1Q-
0P-
1O-
0N-
b0 M-
b1111 L-
1K-
1J-
zI-
0H-
b0 G-
b0z F-
zE-
zD-
0C-
0B-
1A-
b1111 @-
b1111 ?-
1>-
z=-
z<-
z;-
z:-
z9-
z8-
z7-
z6-
z5-
bz 4-
bz 3-
z2-
z1-
z0-
z/-
z.-
z--
z,-
z+-
bz *-
bz )-
z(-
0'-
0&-
0%-
0$-
0#-
b111111 "-
b111111 !-
0~,
0},
0|,
b0xxx {,
xz,
xy,
xx,
b0z w,
0v,
zu,
bx t,
bz s,
bx0x r,
b0zz q,
bx p,
bx o,
bx n,
bx m,
xl,
xk,
xj,
xi,
xh,
xg,
1f,
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 e,
1d,
0c,
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 b,
0a,
0`,
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 _,
0^,
0],
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 \,
0[,
0Z,
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 Y,
0X,
0W,
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 V,
0U,
0T,
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 S,
0R,
0Q,
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 P,
0O,
0N,
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 M,
0L,
0K,
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 J,
0I,
0H,
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 G,
0F,
0E,
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 D,
0C,
0B,
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 A,
0@,
0?,
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 >,
0=,
0<,
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 ;,
0:,
09,
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 8,
07,
06,
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 5,
04,
13,
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 2,
11,
00,
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 /,
0.,
0-,
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 ,,
0+,
0*,
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 ),
0(,
0',
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 &,
0%,
0$,
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 #,
0",
0!,
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 ~+
0}+
0|+
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 {+
0z+
0y+
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 x+
0w+
0v+
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 u+
0t+
0s+
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 r+
0q+
0p+
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 o+
0n+
0m+
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 l+
0k+
0j+
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 i+
0h+
0g+
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 f+
0e+
0d+
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 c+
0b+
0a+
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 `+
0_+
0^+
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 ]+
0\+
0[+
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 Z+
0Y+
0X+
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 W+
0V+
1U+
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 T+
1S+
0R+
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 Q+
0P+
0O+
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 N+
0M+
0L+
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 K+
0J+
xI+
bx H+
xG+
xF+
bx E+
xD+
xC+
bx B+
xA+
x@+
bx ?+
x>+
1=+
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 <+
1;+
x:+
bx 9+
x8+
x7+
bx 6+
x5+
04+
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 3+
02+
01+
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 0+
0/+
0.+
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 -+
0,+
0++
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 *+
0)+
1(+
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 '+
1&+
1%+
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 $+
1#+
1"+
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 !+
1~*
0}*
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 |*
0{*
0z*
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 y*
0x*
xw*
bx v*
xu*
xt*
bx s*
xr*
xq*
bx p*
xo*
xn*
bx m*
xl*
0k*
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 j*
0i*
0h*
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 g*
0f*
0e*
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 d*
0c*
xb*
bx a*
x`*
0_*
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 ^*
0]*
b0 \*
b10000000 [*
bx Z*
bx Y*
b0 X*
0W*
xV*
b0 U*
1T*
0S*
0R*
b0 Q*
0P*
1O*
1N*
1M*
bx L*
bx K*
b0 J*
1I*
0H*
0G*
1F*
b0xxxxxxxxxxxxxxxx E*
b0 D*
b0 C*
xB*
b0 A*
0@*
b0 ?*
b0 >*
b0xxxxxxxxxxxxxxxx =*
x<*
1;*
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 :*
19*
08*
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 7*
06*
05*
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 4*
03*
02*
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 1*
00*
0/*
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 .*
0-*
0,*
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 +*
0**
0)*
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 (*
0'*
0&*
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 %*
0$*
0#*
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 "*
0!*
0~)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 })
0|)
0{)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 z)
0y)
0x)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 w)
0v)
0u)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 t)
0s)
0r)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 q)
0p)
0o)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 n)
0m)
0l)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 k)
0j)
0i)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 h)
0g)
1f)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 e)
1d)
0c)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 b)
0a)
0`)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 _)
0^)
0])
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 \)
0[)
0Z)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 Y)
0X)
0W)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 V)
0U)
0T)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 S)
0R)
0Q)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 P)
0O)
0N)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 M)
0L)
0K)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 J)
0I)
0H)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 G)
0F)
0E)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 D)
0C)
0B)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 A)
0@)
0?)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 >)
0=)
0<)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 ;)
0:)
09)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 8)
07)
06)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 5)
04)
03)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 2)
01)
00)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 /)
0.)
0-)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 ,)
0+)
1*)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 ))
1()
0')
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 &)
0%)
0$)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 #)
0")
0!)
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 ~(
0}(
x|(
bx {(
xz(
xy(
bx x(
xw(
xv(
bx u(
xt(
xs(
bx r(
xq(
1p(
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 o(
1n(
xm(
bx l(
xk(
xj(
bx i(
xh(
0g(
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 f(
0e(
0d(
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 c(
0b(
0a(
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 `(
0_(
0^(
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 ](
0\(
1[(
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 Z(
1Y(
1X(
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 W(
1V(
1U(
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 T(
1S(
0R(
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 Q(
0P(
0O(
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 N(
0M(
xL(
bx K(
xJ(
xI(
bx H(
xG(
xF(
bx E(
xD(
xC(
bx B(
xA(
0@(
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 ?(
0>(
0=(
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 <(
0;(
0:(
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 9(
08(
x7(
bx 6(
x5(
04(
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 3(
02(
b0 1(
b10000000 0(
bx /(
bx .(
b0 -(
0,(
x+(
b0 *(
1)(
0((
0'(
b0 &(
0%(
1$(
1#(
1"(
bx !(
bx ~'
b0 }'
1|'
0{'
0z'
1y'
b0xxxxxxxxxxxxxxxx x'
b0 w'
b0 v'
0u'
b0 t'
0s'
b0 r'
b0 q'
b0xxxxxxxxxxxxxxxx p'
xo'
bx n'
xm'
bx l'
bx k'
b0xxxxxxxxxxxxxxxx j'
1i'
0h'
b0 g'
b0 f'
b0xxxxxxxxxxxxxxxx e'
1d'
0c'
b0 b'
b0 a'
x`'
x_'
x^'
0]'
x\'
x['
xZ'
bx Y'
xX'
1W'
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 V'
1U'
0T'
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 S'
0R'
0Q'
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 P'
0O'
0N'
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 M'
0L'
0K'
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 J'
0I'
0H'
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 G'
0F'
0E'
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 D'
0C'
0B'
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 A'
0@'
0?'
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 >'
0='
0<'
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 ;'
0:'
09'
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 8'
07'
06'
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 5'
04'
03'
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 2'
01'
00'
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 /'
0.'
0-'
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 ,'
0+'
0*'
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 )'
0('
0''
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 &'
0%'
1$'
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 #'
1"'
0!'
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 ~&
0}&
0|&
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 {&
0z&
0y&
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 x&
0w&
0v&
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 u&
0t&
0s&
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 r&
0q&
0p&
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 o&
0n&
0m&
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 l&
0k&
0j&
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 i&
0h&
0g&
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 f&
0e&
0d&
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 c&
0b&
0a&
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 `&
0_&
0^&
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 ]&
0\&
0[&
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 Z&
0Y&
0X&
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 W&
0V&
0U&
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 T&
0S&
0R&
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 Q&
0P&
0O&
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 N&
0M&
0L&
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 K&
0J&
0I&
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 H&
0G&
1F&
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 E&
1D&
0C&
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 B&
0A&
0@&
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 ?&
0>&
0=&
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 <&
0;&
x:&
bx 9&
x8&
x7&
bx 6&
x5&
x4&
bx 3&
x2&
x1&
bx 0&
x/&
1.&
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 -&
1,&
x+&
bx *&
x)&
x(&
bx '&
x&&
0%&
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 $&
0#&
0"&
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 !&
0~%
0}%
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 |%
0{%
0z%
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 y%
0x%
1w%
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 v%
1u%
1t%
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 s%
1r%
1q%
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 p%
1o%
0n%
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 m%
0l%
0k%
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 j%
0i%
xh%
bx g%
xf%
xe%
bx d%
xc%
xb%
bx a%
x`%
x_%
bx ^%
x]%
0\%
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 [%
0Z%
0Y%
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 X%
0W%
0V%
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 U%
0T%
xS%
bx R%
xQ%
0P%
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 O%
0N%
b0 M%
b10000000 L%
bx K%
bx J%
b0 I%
0H%
xG%
b0 F%
1E%
0D%
0C%
b0 B%
0A%
1@%
1?%
1>%
bx =%
bx <%
b0 ;%
1:%
09%
08%
17%
b0 6%
b0 5%
04%
b0 3%
bx 2%
01%
b0 0%
b0 /%
x.%
bx -%
0,%
1+%
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 *%
1)%
0(%
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 '%
0&%
0%%
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 $%
0#%
0"%
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 !%
0~$
0}$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 |$
0{$
0z$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 y$
0x$
0w$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 v$
0u$
0t$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 s$
0r$
0q$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 p$
0o$
0n$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 m$
0l$
0k$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 j$
0i$
0h$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 g$
0f$
0e$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 d$
0c$
0b$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 a$
0`$
0_$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 ^$
0]$
0\$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 [$
0Z$
0Y$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 X$
0W$
1V$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 U$
1T$
0S$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 R$
0Q$
0P$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 O$
0N$
0M$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 L$
0K$
0J$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 I$
0H$
0G$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 F$
0E$
0D$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 C$
0B$
0A$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 @$
0?$
0>$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 =$
0<$
0;$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 :$
09$
08$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 7$
06$
05$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 4$
03$
02$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 1$
00$
0/$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 .$
0-$
0,$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 +$
0*$
0)$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 ($
0'$
0&$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 %$
0$$
0#$
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 "$
0!$
0~#
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 }#
0|#
0{#
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 z#
0y#
1x#
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 w#
1v#
0u#
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 t#
0s#
0r#
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 q#
0p#
0o#
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 n#
0m#
xl#
bx k#
xj#
xi#
bx h#
xg#
xf#
bx e#
xd#
xc#
bx b#
xa#
1`#
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 _#
1^#
x]#
bx \#
x[#
xZ#
bx Y#
xX#
0W#
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 V#
0U#
0T#
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 S#
0R#
0Q#
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 P#
0O#
0N#
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 M#
0L#
1K#
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 J#
1I#
1H#
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 G#
1F#
1E#
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 D#
1C#
0B#
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 A#
0@#
0?#
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 >#
0=#
x<#
bx ;#
x:#
x9#
bx 8#
x7#
x6#
bx 5#
x4#
x3#
bx 2#
x1#
00#
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 /#
0.#
0-#
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 ,#
0+#
0*#
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 )#
0(#
x'#
bx &#
x%#
0$#
b10000110111100101100011011011000110111101101110011001010010000001001001010101100010000001000101 ##
0"#
b0 !#
b10000000 ~"
bx }"
bx |"
b0 {"
0z"
xy"
b0 x"
1w"
0v"
0u"
b0 t"
0s"
1r"
1q"
1p"
bx o"
bx n"
b0 m"
1l"
0k"
0j"
1i"
b0 h"
b0 g"
0f"
b0 e"
bx d"
0c"
b0 b"
b0 a"
x`"
bx _"
0^"
bx ]"
bx \"
bx ["
b0 Z"
1Y"
0X"
b0 W"
b0 V"
1U"
0T"
b0 S"
xR"
xQ"
xP"
xO"
bx N"
bx M"
xL"
bx K"
bx J"
bx I"
bx H"
bx G"
xF"
xE"
bx D"
bx C"
bx B"
bx A"
b0 @"
bx ?"
x>"
x="
x<"
bx ;"
x:"
bx 9"
b0 8"
bx 7"
bz 6"
x5"
bx 4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
bx +"
b0xxxxxxxx *"
x)"
x("
bz '"
z&"
x%"
x$"
x#"
x""
x!"
z~
bz }
z|
x{
b0xxxxxxxx z
zy
zx
bz w
bz v
xu
xt
zs
bz r
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
b0 f
b0xxxxxxxxxxxxxxxx e
bx d
bx c
b0 b
b0xxxxxxxxxxxxxxxx a
bx `
bx _
z^
z]
z\
bx [
bx Z
xY
xX
bx W
xV
xU
xT
1S
xR
xQ
bx P
xO
xN
xM
xL
bx K
bx0x J
bx I
bx H
xG
xF
bxzzzzzzzz E
bzxxxxxxxxxxxxxxxx D
xC
b0 B
xA
b0xxxxxxxxxxxxxxxx @
x?
bx >
z=
z<
bx ;
b0 :
bx 9
x8
x7
x6
x5
x4
z3
x2
bz 1
bz 0
x/
z.
z-
bz ,
z+
bz *
z)
bz (
bz '
bz &
z%
z$
z#
z"
z!
$end
#1000
b1 :/
1B/
1K3
1J3
1L3
1N3
1z.
1u/
b1 d0
1]0
1E/
b1 c0
b1000 51
b1 a0
b1000 [1
b1 `0
#1250
b11 d0
b11 c0
b11 a0
b1000 [1
b11 `0
#1500
b111 d0
b111 c0
b111 a0
b1000 [1
b111 `0
#1750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#2000
1F6
1I6
0H6
1-4
b10 34
1~3
b10 &4
1q3
b10 w3
1d3
b10 j3
1W3
b10 ]3
1-/
1./
1//
10/
11/
12/
0J3
b10 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b11110 d0
0]0
b11 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#2250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#2500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#2750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#3000
0F6
b10 J6
0-4
0~3
0q3
0d3
0W3
0-/
0./
0//
00/
01/
02/
1J3
b11 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b11100001 d0
1]0
b100 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#3250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#3500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#3750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#4000
b111111 :/
1=/
1>/
1?/
1@/
1A/
1.4
1!4
1r3
1e3
1X3
1F6
b11 J6
1-4
1/4
114
1~3
1"4
1$4
1q3
1s3
1u3
1d3
1f3
1h3
1W3
1Y3
1[3
1-/
1./
1//
10/
11/
12/
0J3
b100 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b10 i0
b11110 d0
0]0
b101 f0
b11110 c0
1\/
b111110100000 ]/
b111110100000 ^/
1c/
b1000 51
13/
b11110 a0
b1000 [1
1G6
b11110 `0
#4250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#4500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#4750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#5000
0F6
b100 J6
0-4
b10 24
0~3
b10 %4
0q3
b10 v3
0d3
b10 i3
0W3
b10 \3
0-/
0./
0//
00/
01/
02/
1J3
b101 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b11100001 d0
1]0
b110 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#5250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#5500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#5750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#6000
1F6
b101 J6
1-4
b11 24
1~3
b11 %4
1q3
b11 v3
1d3
b11 i3
1W3
b11 \3
1-/
1./
1//
10/
11/
12/
0J3
b110 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
1H/
b11110 d0
0]0
b111 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#6250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#6500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#6750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#7000
0F6
b110 J6
0-4
b100 24
0~3
b100 %4
0q3
b100 v3
0d3
b100 i3
0W3
b100 \3
0-/
0./
0//
00/
01/
02/
1J3
b111 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b11 h0
b11100001 d0
1]0
b1000 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#7250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#7500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#7750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#8000
1F6
b111 J6
1-4
b101 24
1~3
b101 %4
1q3
b101 v3
1d3
b101 i3
1W3
b101 \3
1-/
1./
1//
10/
11/
12/
0J3
b1000 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b100 h0
b11110 d0
0]0
b1001 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#8250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#8500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#8750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#9000
0F6
b1000 J6
0-4
b110 24
0~3
b110 %4
0q3
b110 v3
0d3
b110 i3
0W3
b110 \3
0-/
0./
0//
00/
01/
02/
1J3
b1001 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b101 h0
b11100001 d0
1]0
b1010 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#9250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#9500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#9750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#10000
1F6
b1001 J6
1-4
b111 24
1~3
b111 %4
1q3
b111 v3
1d3
b111 i3
1W3
b111 \3
1-/
1./
1//
10/
11/
12/
0J3
b1010 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b110 h0
b11110 d0
0]0
b1011 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#10250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#10500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#10750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#11000
b111110 :/
0B/
0K3
0F6
b1010 J6
0-4
b1000 24
0~3
b1000 %4
0q3
b1000 v3
0d3
b1000 i3
0W3
b1000 \3
0-/
0./
0//
00/
01/
02/
1J3
0N3
b1011 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b111 h0
b11100001 d0
1]0
b1100 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#11250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#11500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#11750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#12000
1F6
0I6
b1 J6
1-4
b1001 24
1~3
b1001 %4
1q3
b1001 v3
1d3
b1001 i3
1W3
b1001 \3
1-/
1./
1//
10/
11/
12/
0J3
b1100 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b1000 h0
b11110 d0
0]0
b1101 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#12250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#12500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#12750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#13000
0F6
b10 J6
0-4
b1010 24
0~3
b1010 %4
0q3
b1010 v3
0d3
b1010 i3
0W3
b1010 \3
0-/
0./
0//
00/
01/
02/
1J3
b1101 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b1001 h0
b11100001 d0
1]0
b1110 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#13250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#13500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#13750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#14000
b110 :/
0=/
0>/
0?/
0.4
0!4
0r3
1F6
b11 J6
1-4
014
b1011 24
1~3
0$4
b1011 %4
1q3
0u3
b1011 v3
1d3
b1011 i3
1W3
b1011 \3
1-/
1./
1//
10/
11/
12/
0J3
b1110 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b1010 h0
b11110 d0
0]0
b1111 f0
b11110 c0
0\/
b1000 51
03/
b11110 a0
b1000 [1
0G6
b11110 `0
#14250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#14500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#14750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#15000
0F6
b100 J6
0-4
b1100 24
0~3
b1100 %4
0q3
b1100 v3
0d3
b1100 i3
0W3
b1100 \3
0-/
0./
0//
00/
01/
02/
1J3
b1111 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b1011 h0
b11100001 d0
1]0
b10000 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#15250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#15500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#15750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#16000
1F6
b101 J6
1-4
b1101 24
1~3
b1101 %4
1q3
b1101 v3
1d3
b1101 i3
1W3
b1101 \3
1-/
1./
1//
10/
11/
12/
0J3
b10000 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b1100 h0
b11110 d0
0]0
b10001 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#16250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#16500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#16750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#17000
0F6
b110 J6
0-4
b1110 24
0~3
b1110 %4
0q3
b1110 v3
0d3
b1110 i3
0W3
b1110 \3
0-/
0./
0//
00/
01/
02/
1J3
b10001 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b1101 h0
b11100001 d0
1]0
b10010 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#17250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#17500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#17750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#18000
1F6
b111 J6
1-4
b1111 24
1~3
b1111 %4
1q3
b1111 v3
1d3
b1111 i3
1W3
b1111 \3
1-/
1./
1//
10/
11/
12/
0J3
b10010 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b1110 h0
b11110 d0
0]0
b10011 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#18250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#18500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#18750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#19000
0F6
b1000 J6
0-4
b10000 24
0~3
b10000 %4
0q3
b10000 v3
0d3
b10000 i3
0W3
b10000 \3
0-/
0./
0//
00/
01/
02/
1J3
b10011 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b1111 h0
b11100001 d0
1]0
b1 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#19250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#19500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#19750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#20000
1F6
b1001 J6
1-4
b10001 24
1~3
b10001 %4
1q3
b10001 v3
1d3
b10001 i3
1W3
b10001 \3
1-/
1./
1//
10/
11/
12/
0J3
b10100 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b10000 h0
b11110 d0
0]0
b10 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#20250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#20500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#20750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#21000
b111 :/
1B/
1K3
0F6
b1010 J6
0-4
b10010 24
0~3
b10010 %4
0q3
b10010 v3
0d3
b10010 i3
0W3
b10010 \3
0-/
0./
0//
00/
01/
02/
1J3
1N3
b1 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b10001 h0
b11100001 d0
1]0
b11 f0
b11100001 c0
b1000 51
1V0
b1010000000101000 ;0
b100111000100000 R1
1e0
b10 41
b1011 |0
b11100001 a0
b1000 [1
1U0
b11100001 `0
#21250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#21500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#21750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#22000
1F6
1I6
b1 J6
1-4
b10011 24
1~3
b10011 %4
1q3
b10011 v3
1d3
b10011 i3
1W3
b10011 \3
1-/
1./
1//
10/
11/
12/
0J3
b10 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b10010 h0
b11110 d0
0]0
b100 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#22250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#22500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#22750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#23000
0F6
b10 J6
0-4
b10100 24
0~3
b10100 %4
0q3
b10100 v3
0d3
b10100 i3
0W3
b10100 \3
0-/
0./
0//
00/
01/
02/
1J3
b11 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b10011 h0
b11100001 d0
1]0
b101 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#23250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#23500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#23750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#24000
b111101 :/
1=/
1>/
1?/
0A/
1.4
1!4
1r3
0X3
1F6
b11 J6
1-4
114
b1 24
1~3
1$4
b1 %4
1q3
1u3
b1 v3
1d3
b10101 i3
1W3
0[3
b10101 \3
1-/
1./
1//
10/
11/
12/
0J3
b100 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b10100 h0
b11110 d0
0]0
b110 f0
b11110 c0
1\/
b101110111000000 ]/
b100111000100000 w0
b1000 51
13/
b11110 a0
b1000 [1
1G6
b11110 `0
#24250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#24500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#24750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#25000
0F6
b100 J6
0-4
b10 24
0~3
b10 %4
0q3
b10 v3
0d3
b10110 i3
0W3
b10110 \3
0-/
0./
0//
00/
01/
02/
1J3
b101 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b10101 h0
b11100001 d0
1]0
b111 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#25250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#25500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#25750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#26000
1F6
b101 J6
1-4
b11 24
1~3
b11 %4
1q3
b11 v3
1d3
b10111 i3
1W3
b10111 \3
1-/
1./
1//
10/
11/
12/
0J3
b110 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b10110 h0
b11110 d0
0]0
b1000 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#26250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#26500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#26750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#27000
0F6
b110 J6
0-4
b100 24
0~3
b100 %4
0q3
b100 v3
0d3
b11000 i3
0W3
b11000 \3
0-/
0./
0//
00/
01/
02/
1J3
b111 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b10111 h0
b11100001 d0
1]0
b1001 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#27250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#27500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#27750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#28000
1F6
b111 J6
1-4
b101 24
1~3
b101 %4
1q3
b101 v3
1d3
b11001 i3
1W3
b11001 \3
1-/
1./
1//
10/
11/
12/
0J3
b1000 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b11000 h0
b11110 d0
0]0
b1010 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#28250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#28500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#28750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#29000
0F6
b1000 J6
0-4
b110 24
0~3
b110 %4
0q3
b110 v3
0d3
b11010 i3
0W3
b11010 \3
0-/
0./
0//
00/
01/
02/
1J3
b1001 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b11001 h0
b11100001 d0
1]0
b1011 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#29250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#29500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#29750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#30000
1F6
b1001 J6
1-4
b111 24
1~3
b111 %4
1q3
b111 v3
1d3
b11011 i3
1W3
b11011 \3
1-/
1./
1//
10/
11/
12/
0J3
b1010 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b11010 h0
b11110 d0
0]0
b1100 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#30250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#30500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#30750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#31000
b111100 :/
0B/
0K3
0F6
b1010 J6
0-4
b1000 24
0~3
b1000 %4
0q3
b1000 v3
0d3
b11100 i3
0W3
b11100 \3
0-/
0./
0//
00/
01/
02/
1J3
0N3
b1011 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b11011 h0
b11100001 d0
1]0
b1101 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#31250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#31500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#31750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#32000
1F6
0I6
b1 J6
1-4
b1001 24
1~3
b1001 %4
1q3
b1001 v3
1d3
b11101 i3
1W3
b11101 \3
1-/
1./
1//
10/
11/
12/
0J3
b1100 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b11100 h0
b11110 d0
0]0
b1110 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#32250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#32500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#32750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#33000
0F6
b10 J6
0-4
b1010 24
0~3
b1010 %4
0q3
b1010 v3
0d3
b11110 i3
0W3
b11110 \3
0-/
0./
0//
00/
01/
02/
1J3
b1101 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b11101 h0
b11100001 d0
1]0
b1111 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#33250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#33500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#33750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#34000
b100 :/
0=/
0>/
0?/
0.4
0!4
0r3
1F6
b11 J6
1-4
014
b1011 24
1~3
0$4
b1011 %4
1q3
0u3
b1011 v3
1d3
b11111 i3
1W3
b11111 \3
1-/
1./
1//
10/
11/
12/
0J3
b1110 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b11110 h0
b11110 d0
0]0
b10000 f0
b11110 c0
0\/
b1000 51
03/
b11110 a0
b1000 [1
0G6
b11110 `0
#34250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#34500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#34750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#35000
0F6
b100 J6
0-4
b1100 24
0~3
b1100 %4
0q3
b1100 v3
0d3
b100000 i3
0W3
b100000 \3
0-/
0./
0//
00/
01/
02/
1J3
b1111 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b11111 h0
b11100001 d0
1]0
b10001 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#35250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#35500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#35750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#36000
1F6
b101 J6
1-4
b1101 24
1~3
b1101 %4
1q3
b1101 v3
1d3
b100001 i3
1W3
b100001 \3
1-/
1./
1//
10/
11/
12/
0J3
b10000 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b100000 h0
b11110 d0
0]0
b10010 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#36250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#36500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#36750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#37000
0F6
b110 J6
0-4
b1110 24
0~3
b1110 %4
0q3
b1110 v3
0d3
b100010 i3
0W3
b100010 \3
0-/
0./
0//
00/
01/
02/
1J3
b10001 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b100001 h0
b11100001 d0
1]0
b10011 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#37250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#37500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#37750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#38000
1F6
b111 J6
1-4
b1111 24
1~3
b1111 %4
1q3
b1111 v3
1d3
b100011 i3
1W3
b100011 \3
1-/
1./
1//
10/
11/
12/
0J3
b10010 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
17/
1_0
b100010 h0
b11110 d0
0]0
0E/
1G/
b1 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#38250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#38500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#38750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#39000
0F6
b1000 J6
0-4
b10000 24
0~3
b10000 %4
0q3
b10000 v3
0d3
b100100 i3
0W3
b100100 \3
0-/
0./
0//
00/
01/
02/
1J3
b10011 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b100011 h0
b11100001 d0
1]0
1E/
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#39250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#39500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#39750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#40000
1F6
b1001 J6
1-4
b10001 24
1~3
b10001 %4
1q3
b10001 v3
1d3
b100101 i3
1W3
b100101 \3
1-/
1./
1//
10/
11/
12/
0J3
b10100 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
07/
1_0
b100100 h0
b11110 d0
0]0
0G/
b10 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#40250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#40500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#40750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#41000
b101 :/
1B/
1K3
0F6
b1010 J6
0-4
b10010 24
0~3
b10010 %4
0q3
b10010 v3
0d3
b100110 i3
0W3
b100110 \3
0-/
0./
0//
00/
01/
02/
1J3
1N3
b1 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b100101 h0
b11100001 d0
1]0
b11 f0
b11100001 c0
b1000 51
0V0
b1110111001001000 ;0
1e0
b10 41
b1011 |0
b100111000100000 R1
b11100001 a0
b1000 [1
0U0
b11100001 `0
#41250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#41500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#41750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#42000
1F6
1I6
b1 J6
1-4
b10011 24
1~3
b10011 %4
1q3
b10011 v3
1d3
b100111 i3
1W3
b100111 \3
1-/
1./
1//
10/
11/
12/
0J3
b10 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b100110 h0
b11110 d0
0]0
b100 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#42250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#42500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#42750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#43000
0F6
b10 J6
0-4
b10100 24
0~3
b10100 %4
0q3
b10100 v3
0d3
b101000 i3
0W3
b101000 \3
0-/
0./
0//
00/
01/
02/
1J3
b11 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b100111 h0
b11100001 d0
1]0
b101 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#43250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#43500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#43750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#44000
b111011 :/
1=/
1>/
1?/
0@/
1A/
1.4
1!4
1r3
0e3
1X3
1F6
b11 J6
1-4
114
b1 24
1~3
1$4
b1 %4
1q3
1u3
b1 v3
1d3
0h3
b101001 i3
1W3
1[3
b1 \3
1-/
1./
1//
10/
11/
12/
0J3
b100 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b1 h0
b11110 d0
0]0
b110 f0
b11110 c0
1\/
b1010101111100000 ]/
1~/
b1000 51
13/
b11110 a0
b1000 [1
1G6
b11110 `0
#44250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#44500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#44750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#45000
0F6
b100 J6
0-4
b10 24
0~3
b10 %4
0q3
b10 v3
0d3
b101010 i3
0W3
b10 \3
0-/
0./
0//
00/
01/
02/
1J3
b101 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b10 h0
b11100001 d0
1]0
b111 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#45250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#45500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#45750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#46000
1F6
b101 J6
1-4
b11 24
1~3
b11 %4
1q3
b11 v3
1d3
b101011 i3
1W3
b11 \3
1-/
1./
1//
10/
11/
12/
0J3
b110 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b11 h0
b11110 d0
0]0
b1000 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#46250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#46500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#46750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#47000
0F6
b110 J6
0-4
b100 24
0~3
b100 %4
0q3
b100 v3
0d3
b101100 i3
0W3
b100 \3
0-/
0./
0//
00/
01/
02/
1J3
b111 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b100 h0
b11100001 d0
1]0
b1001 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#47250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#47500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#47750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#48000
1F6
b111 J6
1-4
b101 24
1~3
b101 %4
1q3
b101 v3
1d3
b101101 i3
1W3
b101 \3
1-/
1./
1//
10/
11/
12/
0J3
b1000 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b101 h0
b11110 d0
0]0
b1010 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#48250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#48500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#48750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#49000
0F6
b1000 J6
0-4
b110 24
0~3
b110 %4
0q3
b110 v3
0d3
b101110 i3
0W3
b110 \3
0-/
0./
0//
00/
01/
02/
1J3
b1001 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b110 h0
b11100001 d0
1]0
b1011 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#49250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#49500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#49750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#50000
1F6
b1001 J6
1-4
b111 24
1~3
b111 %4
1q3
b111 v3
1d3
b101111 i3
1W3
b111 \3
1-/
1./
1//
10/
11/
12/
0J3
b1010 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b111 h0
b11110 d0
0]0
b1100 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#50250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#50500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#50750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#51000
b111010 :/
0B/
0K3
0F6
b1010 J6
0-4
b1000 24
0~3
b1000 %4
0q3
b1000 v3
0d3
b110000 i3
0W3
b1000 \3
0-/
0./
0//
00/
01/
02/
1J3
0N3
b1011 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b1000 h0
b11100001 d0
1]0
b1101 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#51250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#51500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#51750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#52000
1F6
0I6
b1 J6
1-4
b1001 24
1~3
b1001 %4
1q3
b1001 v3
1d3
b110001 i3
1W3
b1001 \3
1-/
1./
1//
10/
11/
12/
0J3
b1100 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b1001 h0
b11110 d0
0]0
b1110 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#52250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#52500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#52750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#53000
0F6
b10 J6
0-4
b1010 24
0~3
b1010 %4
0q3
b1010 v3
0d3
b110010 i3
0W3
b1010 \3
0-/
0./
0//
00/
01/
02/
1J3
b1101 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b1010 h0
b11100001 d0
1]0
b1111 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#53250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#53500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#53750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#54000
b10 :/
0=/
0>/
0?/
0.4
0!4
0r3
1F6
b11 J6
1-4
014
b1011 24
1~3
0$4
b1011 %4
1q3
0u3
b1011 v3
1d3
b110011 i3
1W3
b1011 \3
1-/
1./
1//
10/
11/
12/
0J3
b1110 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b1011 h0
b11110 d0
0]0
b10000 f0
b11110 c0
0\/
b1000 51
03/
b11110 a0
b1000 [1
0G6
b11110 `0
#54250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#54500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#54750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#55000
0F6
b100 J6
0-4
b1100 24
0~3
b1100 %4
0q3
b1100 v3
0d3
b110100 i3
0W3
b1100 \3
0-/
0./
0//
00/
01/
02/
1J3
b1111 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b1100 h0
b11100001 d0
1]0
b10001 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#55250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#55500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#55750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#56000
1F6
b101 J6
1-4
b1101 24
1~3
b1101 %4
1q3
b1101 v3
1d3
b110101 i3
1W3
b1101 \3
1-/
1./
1//
10/
11/
12/
0J3
b10000 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b1101 h0
b11110 d0
0]0
b10010 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#56250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#56500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#56750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#57000
0F6
b110 J6
0-4
b1110 24
0~3
b1110 %4
0q3
b1110 v3
0d3
b110110 i3
0W3
b1110 \3
0-/
0./
0//
00/
01/
02/
1J3
b10001 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b1110 h0
b11100001 d0
1]0
b10011 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#57250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#57500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#57750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#58000
1F6
b111 J6
1-4
b1111 24
1~3
b1111 %4
1q3
b1111 v3
1d3
b110111 i3
1W3
b1111 \3
1-/
1./
1//
10/
11/
12/
0J3
b10010 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
17/
1_0
b1111 h0
b11110 d0
0]0
0E/
1G/
b1 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#58250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#58500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#58750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#59000
0F6
b1000 J6
0-4
b10000 24
0~3
b10000 %4
0q3
b10000 v3
0d3
b111000 i3
0W3
b10000 \3
0-/
0./
0//
00/
01/
02/
1J3
b10011 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b10000 h0
b11100001 d0
1]0
1E/
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#59250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#59500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#59750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#60000
1F6
b1001 J6
1-4
b10001 24
1~3
b10001 %4
1q3
b10001 v3
1d3
b111001 i3
1W3
b10001 \3
1-/
1./
1//
10/
11/
12/
0J3
b10100 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
07/
1_0
b10001 h0
b11110 d0
0]0
0G/
b10 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#60250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#60500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#60750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#61000
b11 :/
1B/
1K3
0F6
b1010 J6
0-4
b10010 24
0~3
b10010 %4
0q3
b10010 v3
0d3
b111010 i3
0W3
b10010 \3
0-/
0./
0//
00/
01/
02/
1J3
1N3
b1 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b10010 h0
b11100001 d0
1]0
b11 f0
b11100001 c0
b1000 51
1V0
b10011110001101000 ;0
1e0
b10 41
b1011 |0
b100111000100000 R1
b11100001 a0
b1000 [1
1U0
b11100001 `0
#61250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#61500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#61750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#62000
1F6
1I6
b1 J6
1-4
b10011 24
1~3
b10011 %4
1q3
b10011 v3
1d3
b111011 i3
1W3
b10011 \3
1-/
1./
1//
10/
11/
12/
0J3
b10 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b10011 h0
b11110 d0
0]0
b100 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#62250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#62500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#62750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#63000
0F6
b10 J6
0-4
b10100 24
0~3
b10100 %4
0q3
b10100 v3
0d3
b111100 i3
0W3
b10100 \3
0-/
0./
0//
00/
01/
02/
1J3
b11 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b10100 h0
b11100001 d0
1]0
b101 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#63250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#63500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#63750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#64000
b111001 :/
1=/
1>/
1?/
0A/
1.4
1!4
1r3
0X3
1F6
b11 J6
1-4
114
b1 24
1~3
1$4
b1 %4
1q3
1u3
b1 v3
1d3
b111101 i3
1W3
0[3
b10101 \3
1-/
1./
1//
10/
11/
12/
0J3
b100 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b10101 h0
b11110 d0
0]0
b110 f0
b11110 c0
1\/
b1111101000000000 ]/
b1000 51
13/
b11110 a0
b1000 [1
1G6
b11110 `0
#64250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#64500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#64750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#65000
0F6
b100 J6
0-4
b10 24
0~3
b10 %4
0q3
b10 v3
0d3
b111110 i3
0W3
b10110 \3
0-/
0./
0//
00/
01/
02/
1J3
b101 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b10110 h0
b11100001 d0
1]0
b111 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#65250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#65500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#65750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#66000
1F6
b101 J6
1-4
b11 24
1~3
b11 %4
1q3
b11 v3
1d3
b111111 i3
1W3
b10111 \3
1-/
1./
1//
10/
11/
12/
0J3
b110 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b10111 h0
b11110 d0
0]0
b1000 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#66250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#66500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#66750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#67000
0F6
b110 J6
0-4
b100 24
0~3
b100 %4
0q3
b100 v3
0d3
b1000000 i3
0W3
b11000 \3
0-/
0./
0//
00/
01/
02/
1J3
b111 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b11000 h0
b11100001 d0
1]0
b1001 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#67250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#67500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#67750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#68000
1F6
b111 J6
1-4
b101 24
1~3
b101 %4
1q3
b101 v3
1d3
b1000001 i3
1W3
b11001 \3
1-/
1./
1//
10/
11/
12/
0J3
b1000 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b11001 h0
b11110 d0
0]0
b1010 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#68250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#68500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#68750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#69000
0F6
b1000 J6
0-4
b110 24
0~3
b110 %4
0q3
b110 v3
0d3
b1000010 i3
0W3
b11010 \3
0-/
0./
0//
00/
01/
02/
1J3
b1001 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b11010 h0
b11100001 d0
1]0
b1011 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#69250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#69500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#69750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#70000
1F6
b1001 J6
1-4
b111 24
1~3
b111 %4
1q3
b111 v3
1d3
b1000011 i3
1W3
b11011 \3
1-/
1./
1//
10/
11/
12/
0J3
b1010 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b11011 h0
b11110 d0
0]0
b1100 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#70250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#70500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#70750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#71000
b111000 :/
0B/
0K3
0F6
b1010 J6
0-4
b1000 24
0~3
b1000 %4
0q3
b1000 v3
0d3
b1000100 i3
0W3
b11100 \3
0-/
0./
0//
00/
01/
02/
1J3
0N3
b1011 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b11100 h0
b11100001 d0
1]0
b1101 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#71250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#71500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#71750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#72000
1F6
0I6
b1 J6
1-4
b1001 24
1~3
b1001 %4
1q3
b1001 v3
1d3
b1000101 i3
1W3
b11101 \3
1-/
1./
1//
10/
11/
12/
0J3
b1100 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b11101 h0
b11110 d0
0]0
b1110 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#72250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#72500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#72750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#73000
0F6
b10 J6
0-4
b1010 24
0~3
b1010 %4
0q3
b1010 v3
0d3
b1000110 i3
0W3
b11110 \3
0-/
0./
0//
00/
01/
02/
1J3
b1101 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b11110 h0
b11100001 d0
1]0
b1111 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#73250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#73500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#73750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#74000
b0 :/
0=/
0>/
0?/
0.4
0!4
0r3
1F6
b11 J6
1-4
014
b1011 24
1~3
0$4
b1011 %4
1q3
0u3
b1011 v3
1d3
b1000111 i3
1W3
b11111 \3
1-/
1./
1//
10/
11/
12/
0J3
b1110 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b11111 h0
b11110 d0
0]0
b10000 f0
b11110 c0
0\/
b1000 51
03/
b11110 a0
b1000 [1
0G6
b11110 `0
#74250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#74500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#74750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#75000
0F6
b100 J6
0-4
b1100 24
0~3
b1100 %4
0q3
b1100 v3
0d3
b1001000 i3
0W3
b100000 \3
0-/
0./
0//
00/
01/
02/
1J3
b1111 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b100000 h0
b11100001 d0
1]0
b10001 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#75250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#75500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#75750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#76000
1F6
b101 J6
1-4
b1101 24
1~3
b1101 %4
1q3
b1101 v3
1d3
b1001001 i3
1W3
b100001 \3
1-/
1./
1//
10/
11/
12/
0J3
b10000 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b100001 h0
b11110 d0
0]0
b10010 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#76250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#76500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#76750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#77000
0F6
b110 J6
0-4
b1110 24
0~3
b1110 %4
0q3
b1110 v3
0d3
b1001010 i3
0W3
b100010 \3
0-/
0./
0//
00/
01/
02/
1J3
b10001 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b100010 h0
b11100001 d0
1]0
b10011 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#77250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#77500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#77750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#78000
1F6
b111 J6
1-4
b1111 24
1~3
b1111 %4
1q3
b1111 v3
1d3
b1001011 i3
1W3
b100011 \3
1-/
1./
1//
10/
11/
12/
0J3
b10010 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
17/
1_0
b100011 h0
b11110 d0
0]0
0E/
1G/
b1 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#78250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#78500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#78750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#79000
0F6
b1000 J6
0-4
b10000 24
0~3
b10000 %4
0q3
b10000 v3
0d3
b1001100 i3
0W3
b100100 \3
0-/
0./
0//
00/
01/
02/
1J3
b10011 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b100100 h0
b11100001 d0
1]0
1E/
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#79250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#79500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#79750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#80000
1F6
b1001 J6
1-4
b10001 24
1~3
b10001 %4
1q3
b10001 v3
1d3
b1001101 i3
1W3
b100101 \3
1-/
1./
1//
10/
11/
12/
0J3
b10100 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
07/
1_0
b100101 h0
b11110 d0
0]0
0G/
b10 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#80250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#80500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#80750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#81000
b1 :/
1B/
1K3
0F6
b1010 J6
0-4
b10010 24
0~3
b10010 %4
0q3
b10010 v3
0d3
b1001110 i3
0W3
b100110 \3
0-/
0./
0//
00/
01/
02/
1J3
1N3
b1 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b100110 h0
b11100001 d0
1]0
b11 f0
b11100001 c0
b1000 51
0V0
b11000101010001000 ;0
1e0
b10 41
b1011 |0
b100111000100000 R1
b11100001 a0
b1000 [1
0U0
b11100001 `0
#81250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#81500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#81750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#82000
1F6
1I6
b1 J6
1-4
b10011 24
1~3
b10011 %4
1q3
b10011 v3
1d3
b1001111 i3
1W3
b100111 \3
1-/
1./
1//
10/
11/
12/
0J3
b10 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b100111 h0
b11110 d0
0]0
b100 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#82250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#82500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#82750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#83000
0F6
b10 J6
0-4
b10100 24
0~3
b10100 %4
0q3
b10100 v3
0d3
b1010000 i3
0W3
b101000 \3
0-/
0./
0//
00/
01/
02/
1J3
b11 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
16/
0_0
0H/
1J/
b1 h0
b11100001 d0
1]0
b101 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#83250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#83500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#83750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#84000
b111111 :/
1=/
1>/
1?/
1@/
1A/
1.4
1!4
1r3
1e3
1X3
1F6
b11 J6
1-4
114
b1 24
1~3
1$4
b1 %4
1q3
1u3
b1 v3
1d3
1h3
b1 i3
1W3
1[3
b1 \3
1-/
1./
1//
10/
11/
12/
0J3
b100 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
1H/
b11110 d0
0]0
b110 f0
b11110 c0
1\/
b10100100000100000 ]/
b1000 51
13/
b11110 a0
b1000 [1
1G6
b11110 `0
#84250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#84500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#84750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#85000
0F6
b100 J6
0-4
b10 24
0~3
b10 %4
0q3
b10 v3
0d3
b10 i3
0W3
b10 \3
0-/
0./
0//
00/
01/
02/
1J3
b101 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
06/
0_0
0J/
b10 h0
b11100001 d0
1]0
b111 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#85250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#85500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#85750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#86000
1F6
b101 J6
1-4
b11 24
1~3
b11 %4
1q3
b11 v3
1d3
b11 i3
1W3
b11 \3
1-/
1./
1//
10/
11/
12/
0J3
b110 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b11 h0
b11110 d0
0]0
b1000 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#86250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#86500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#86750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#87000
0F6
b110 J6
0-4
b100 24
0~3
b100 %4
0q3
b100 v3
0d3
b100 i3
0W3
b100 \3
0-/
0./
0//
00/
01/
02/
1J3
b111 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b100 h0
b11100001 d0
1]0
b1001 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#87250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#87500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#87750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#88000
1F6
b111 J6
1-4
b101 24
1~3
b101 %4
1q3
b101 v3
1d3
b101 i3
1W3
b101 \3
1-/
1./
1//
10/
11/
12/
0J3
b1000 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b101 h0
b11110 d0
0]0
b1010 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#88250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#88500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#88750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#89000
0F6
b1000 J6
0-4
b110 24
0~3
b110 %4
0q3
b110 v3
0d3
b110 i3
0W3
b110 \3
0-/
0./
0//
00/
01/
02/
1J3
b1001 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b110 h0
b11100001 d0
1]0
b1011 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#89250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#89500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#89750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#90000
1F6
b1001 J6
1-4
b111 24
1~3
b111 %4
1q3
b111 v3
1d3
b111 i3
1W3
b111 \3
1-/
1./
1//
10/
11/
12/
0J3
b1010 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b111 h0
b11110 d0
0]0
b1100 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#90250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#90500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#90750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#91000
b111110 :/
0B/
0K3
0F6
b1010 J6
0-4
b1000 24
0~3
b1000 %4
0q3
b1000 v3
0d3
b1000 i3
0W3
b1000 \3
0-/
0./
0//
00/
01/
02/
1J3
0N3
b1011 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b1000 h0
b11100001 d0
1]0
b1101 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#91250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#91500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#91750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#92000
1F6
0I6
b1 J6
1-4
b1001 24
1~3
b1001 %4
1q3
b1001 v3
1d3
b1001 i3
1W3
b1001 \3
1-/
1./
1//
10/
11/
12/
0J3
b1100 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b1001 h0
b11110 d0
0]0
b1110 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#92250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#92500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#92750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#93000
0F6
b10 J6
0-4
b1010 24
0~3
b1010 %4
0q3
b1010 v3
0d3
b1010 i3
0W3
b1010 \3
0-/
0./
0//
00/
01/
02/
1J3
b1101 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b1010 h0
b11100001 d0
1]0
b1111 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#93250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#93500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#93750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#94000
b110 :/
0=/
0>/
0?/
0.4
0!4
0r3
1F6
b11 J6
1-4
014
b1011 24
1~3
0$4
b1011 %4
1q3
0u3
b1011 v3
1d3
b1011 i3
1W3
b1011 \3
1-/
1./
1//
10/
11/
12/
0J3
b1110 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b1011 h0
b11110 d0
0]0
b10000 f0
b11110 c0
0\/
b1000 51
03/
b11110 a0
b1000 [1
0G6
b11110 `0
#94250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#94500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#94750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#95000
0F6
b100 J6
0-4
b1100 24
0~3
b1100 %4
0q3
b1100 v3
0d3
b1100 i3
0W3
b1100 \3
0-/
0./
0//
00/
01/
02/
1J3
b1111 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b1100 h0
b11100001 d0
1]0
b10001 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#95250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#95500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#95750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#96000
1F6
b101 J6
1-4
b1101 24
1~3
b1101 %4
1q3
b1101 v3
1d3
b1101 i3
1W3
b1101 \3
1-/
1./
1//
10/
11/
12/
0J3
b10000 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b1101 h0
b11110 d0
0]0
b10010 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#96250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#96500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#96750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#97000
0F6
b110 J6
0-4
b1110 24
0~3
b1110 %4
0q3
b1110 v3
0d3
b1110 i3
0W3
b1110 \3
0-/
0./
0//
00/
01/
02/
1J3
b10001 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b1110 h0
b11100001 d0
1]0
b10011 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#97250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#97500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#97750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#98000
1F6
b111 J6
1-4
b1111 24
1~3
b1111 %4
1q3
b1111 v3
1d3
b1111 i3
1W3
b1111 \3
1-/
1./
1//
10/
11/
12/
0J3
b10010 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
17/
1_0
b1111 h0
b11110 d0
0]0
0E/
1G/
b1 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#98250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#98500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#98750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#99000
0F6
b1000 J6
0-4
b10000 24
0~3
b10000 %4
0q3
b10000 v3
0d3
b10000 i3
0W3
b10000 \3
0-/
0./
0//
00/
01/
02/
1J3
b10011 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b10000 h0
b11100001 d0
1]0
1E/
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#99250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#99500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#99750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#100000
1F6
b1001 J6
1-4
b10001 24
1~3
b10001 %4
1q3
b10001 v3
1d3
b10001 i3
1W3
b10001 \3
1-/
1./
1//
10/
11/
12/
0J3
b10100 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
07/
1_0
b10001 h0
b11110 d0
0]0
0G/
b10 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#100250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#100500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#100750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#101000
b111 :/
1B/
1K3
0F6
b1010 J6
0-4
b10010 24
0~3
b10010 %4
0q3
b10010 v3
0d3
b10010 i3
0W3
b10010 \3
0-/
0./
0//
00/
01/
02/
1J3
1N3
b1 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b10010 h0
b11100001 d0
1]0
b11 f0
b11100001 c0
b1000 51
1V0
b11101100010101000 ;0
1e0
b10 41
b1011 |0
b100111000100000 R1
b11100001 a0
b1000 [1
1U0
b11100001 `0
#101250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#101500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#101750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#102000
1F6
1I6
b1 J6
1-4
b10011 24
1~3
b10011 %4
1q3
b10011 v3
1d3
b10011 i3
1W3
b10011 \3
1-/
1./
1//
10/
11/
12/
0J3
b10 O3
1|/
1z/
1y/
1x/
1w/
1v/
0z.
0u/
1_0
b10011 h0
b11110 d0
0]0
b100 f0
b11110 c0
b1000 51
b11110 a0
b1000 [1
b11110 `0
#102250
b111100 d0
b111100 c0
b111100 a0
b1000 [1
b111100 `0
#102500
b1111000 d0
b1111000 c0
b1111000 a0
b1000 [1
b1111000 `0
#102750
b11110000 d0
b11110000 c0
b11110000 a0
b1000 [1
b11110000 `0
#103000
0F6
b10 J6
0-4
b10100 24
0~3
b10100 %4
0q3
b10100 v3
0d3
b10100 i3
0W3
b10100 \3
0-/
0./
0//
00/
01/
02/
1J3
b11 O3
0|/
0z/
0y/
0x/
0w/
0v/
1z.
1u/
0_0
b10100 h0
b11100001 d0
1]0
b101 f0
b11100001 c0
b1000 51
b11100001 a0
b1000 [1
b11100001 `0
#103250
b11000011 d0
b11000011 c0
b11000011 a0
b1000 [1
b11000011 `0
#103500
b10000111 d0
b10000111 c0
b10000111 a0
b1000 [1
b10000111 `0
#103750
b1111 d0
b1111 c0
b1111 a0
b1000 [1
b1111 `0
#104000
0J3
0z.
0u/
b0 :/
0@/
0A/
0B/
b0 d0
0]0
0e3
0X3
0K3
b0 c0
0/4
b1 34
b1 24
0"4
b1 &4
b1 %4
0s3
b1 w3
b1 v3
0f3
0h3
b1 j3
b1 i3
0Y3
0[3
b1 ]3
b1 \3
0L3
0N3
b1 O3
1H6
0I6
b1 J6
0H/
b1 i0
b10 h0
0E/
b10 f0
1,4
1}3
1p3
1c3
1V3
1I3
1D6
0\/
b11001011001000000 ]/
0Z0
1_/
0g/
0c/
1Y0
b1000 51
03/
b11110 a0
b1000 [1
0G6
b11110 `0
#104250
b11100 a0
b1000 [1
b11100 `0
#104500
b11000 a0
b1000 [1
b11000 `0
#104750
b10000 a0
b1000 [1
b10000 `0
#105000
b1000 51
b0 a0
b1000 [1
b0 `0
#105250
b1000 [1
b0 `0
#105500
b1000 [1
b0 `0
#105750
b1000 [1
b0 `0
#106000
b1000 [1
b0 `0
#106250
b1000 [1
b0 `0
#106500
b1000 [1
b0 `0
#106750
b1000 [1
b0 `0
#107000
b1000 51
b0 a0
b1000 [1
b0 `0
#107250
b1000 [1
b0 `0
#107500
b1000 [1
b0 `0
#107750
b1000 [1
b0 `0
#108000
b1000 [1
b0 `0
#108250
b1000 [1
b0 `0
#108500
b1000 [1
b0 `0
#108750
b1000 [1
b0 `0
#109000
b1000 51
b0 a0
b1000 [1
b0 `0
#109250
b1000 [1
b0 `0
#109500
b1000 [1
b0 `0
#109750
b1000 [1
b0 `0
#110000
b1000 [1
b0 `0
#110250
b1000 [1
b0 `0
#110500
b1000 [1
b0 `0
#110750
b1000 [1
b0 `0
#111000
b1000 51
b0 a0
b1000 [1
b0 `0
#111250
b1000 [1
b0 `0
#111500
b1000 [1
b0 `0
#111750
b1000 [1
b0 `0
#112000
b1000 [1
b0 `0
#112250
b1000 [1
b0 `0
#112500
b1000 [1
b0 `0
#112750
b1000 [1
b0 `0
#113000
b1000 51
b0 a0
b1000 [1
b0 `0
#113250
b1000 [1
b0 `0
#113500
b1000 [1
b0 `0
#113750
b1000 [1
b0 `0
#114000
b1000 [1
b0 `0
#114250
b1000 [1
b0 `0
#114500
b1000 [1
b0 `0
#114750
b1000 [1
b0 `0
#115000
b1000 51
b0 a0
b1000 [1
b0 `0
#115250
b1000 [1
b0 `0
#115500
b1000 [1
b0 `0
#115750
b1000 [1
b0 `0
#116000
b1000 [1
b0 `0
#116250
b1000 [1
b0 `0
#116500
b1000 [1
b0 `0
#116750
b1000 [1
b0 `0
#117000
b1000 51
b0 a0
b1000 [1
b0 `0
#117250
b1000 [1
b0 `0
#117500
b1000 [1
b0 `0
#117750
b1000 [1
b0 `0
#118000
b1000 [1
b0 `0
#118250
b1000 [1
b0 `0
#118500
b1000 [1
b0 `0
#118750
b1000 [1
b0 `0
#119000
b1000 51
b0 a0
b1000 [1
b0 `0
#119250
b1000 [1
b0 `0
#119500
b1000 [1
b0 `0
#119750
b1000 [1
b0 `0
#120000
b1000 [1
b0 `0
#120250
b1000 [1
b0 `0
#120500
b1000 [1
b0 `0
#120750
b1000 [1
b0 `0
#121000
b1000 51
0V0
b0 w0
b0 ^/
b0 ]/
b1000 |0
b0 R1
b0 a0
b1000 [1
0U0
b0 `0
#121250
b1000 [1
b0 `0
#121500
b1000 [1
b0 `0
#121750
b1000 [1
b0 `0
#122000
b1000 [1
b0 `0
#122250
b1000 [1
b0 `0
#122500
b1000 [1
b0 `0
#122750
b1000 [1
b0 `0
#2850000
