
---------- Begin Simulation Statistics ----------
final_tick                               945340447500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62443                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701404                       # Number of bytes of host memory used
host_op_rate                                    62648                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17711.02                       # Real time elapsed on the host
host_tick_rate                               53375833                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105933206                       # Number of instructions simulated
sim_ops                                    1109558573                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.945340                       # Number of seconds simulated
sim_ticks                                945340447500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.015111                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              141602879                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           160884736                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14564002                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        220661297                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18944703                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       19062165                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          117462                       # Number of indirect misses.
system.cpu0.branchPred.lookups              281381846                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1858795                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811472                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9386034                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260706992                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29158431                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441374                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       57830984                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050835811                       # Number of instructions committed
system.cpu0.commit.committedOps            1052649798                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1748651939                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.601978                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.372528                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1245658711     71.24%     71.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    297478333     17.01%     88.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     71443715      4.09%     92.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     67549851      3.86%     96.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     21957170      1.26%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7613058      0.44%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4075626      0.23%     98.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3717044      0.21%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29158431      1.67%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1748651939                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20858404                       # Number of function calls committed.
system.cpu0.commit.int_insts               1016020892                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326232786                       # Number of loads committed
system.cpu0.commit.membars                    3625342                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625348      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583970145     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8031605      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328044250     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127167363     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052649798                       # Class of committed instruction
system.cpu0.commit.refs                     455211641                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050835811                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052649798                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.795260                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.795260                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            348159597                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5185887                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           139981349                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1131802535                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               631298894                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                768751672                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9394096                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14687302                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5450973                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  281381846                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                189757833                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1131167814                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5123760                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1156923764                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           50                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29144142                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.149154                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         617315192                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         160547582                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.613257                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1763055232                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.657234                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.921390                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               956453963     54.25%     54.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               593426817     33.66%     87.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               109650042      6.22%     94.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                79451583      4.51%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                18819970      1.07%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2987852      0.17%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  340555      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     542      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1923908      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1763055232                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       47                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      123468188                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9546683                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               268009673                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.583719                       # Inst execution rate
system.cpu0.iew.exec_refs                   484585638                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 134245731                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              289326193                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            350015462                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816615                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4536779                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           135616930                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1110464102                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            350339907                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6588452                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1101199858                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1738912                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2881921                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9394096                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6628454                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       181157                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        17501458                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        85420                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8408                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4370084                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     23782676                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6638075                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8408                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1194005                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8352678                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                500438042                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1090942925                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836165                       # average fanout of values written-back
system.cpu0.iew.wb_producers                418448602                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.578282                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1091031855                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1346476248                       # number of integer regfile reads
system.cpu0.int_regfile_writes              696653066                       # number of integer regfile writes
system.cpu0.ipc                              0.557022                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.557022                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626828      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            606599946     54.76%     55.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8140158      0.73%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811528      0.16%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           354717621     32.02%     88.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          132892177     12.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1107788310                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2417187                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002182                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 482609     19.97%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    21      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1682728     69.62%     89.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               251825     10.42%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1106578613                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3981204710                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1090942873                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1168285756                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1105021011                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1107788310                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5443091                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       57814301                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           155779                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1717                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     19880553                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1763055232                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.628334                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.858737                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          993618700     56.36%     56.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          516358960     29.29%     85.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          182370815     10.34%     95.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59734810      3.39%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9062516      0.51%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             771498      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             766767      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             194194      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             176972      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1763055232                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.587212                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17343134                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3965099                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           350015462                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          135616930                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1503                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1886523420                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4157568                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              309085733                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670665599                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12921294                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               641753690                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8569104                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                21653                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1378134820                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1125831233                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          722135779                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                762671636                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              18611259                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9394096                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             40018754                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                51470176                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               47                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1378134773                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        131323                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4655                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 25509434                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4644                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2829955232                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2235381772                       # The number of ROB writes
system.cpu0.timesIdled                       19240220                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1469                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.150489                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9784309                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10392202                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2095745                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18870962                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            368000                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         566557                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          198557                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20673860                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4659                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811199                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1211724                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12206328                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1167508                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434273                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21980775                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55097395                       # Number of instructions committed
system.cpu1.commit.committedOps              56908775                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    336006391                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.169368                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.804555                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    312066344     92.88%     92.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11978440      3.56%     96.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4034579      1.20%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3691396      1.10%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       919253      0.27%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       307018      0.09%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1658148      0.49%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       183705      0.05%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1167508      0.35%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    336006391                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              503100                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52994285                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16129133                       # Number of loads committed
system.cpu1.commit.membars                    3622527                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622527      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32025175     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17940332     31.52%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3320600      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56908775                       # Class of committed instruction
system.cpu1.commit.refs                      21260944                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55097395                       # Number of Instructions Simulated
system.cpu1.committedOps                     56908775                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.177246                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.177246                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            289345900                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               890564                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8651414                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              86613454                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                14330484                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 30775731                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1212210                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1275272                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3945070                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20673860                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14850381                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    321017765                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               153735                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     100253964                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4192462                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.060743                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16495398                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10152309                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.294561                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         339609395                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.306271                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.792512                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               278976079     82.15%     82.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                34668237     10.21%     92.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15034177      4.43%     96.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6856657      2.02%     98.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2540399      0.75%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  665906      0.20%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  864300      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3629      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           339609395                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         740780                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1267027                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14747851                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.188742                       # Inst execution rate
system.cpu1.iew.exec_refs                    22598085                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5231193                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              246059395                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22385105                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712114                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2429318                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7113580                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           78881261                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17366892                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           874970                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64238374                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1776988                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1295981                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1212210                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4811988                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        41589                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          318241                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         9976                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          535                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2546                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6255972                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1981769                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           535                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       199234                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1067793                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37159744                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63720018                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.836755                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31093620                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.187219                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63733435                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80204577                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42228204                       # number of integer regfile writes
system.cpu1.ipc                              0.161884                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.161884                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622628      5.56%      5.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38778611     59.56%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19276834     29.61%     94.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3435127      5.28%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65113344                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2008440                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030845                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 339500     16.90%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1463172     72.85%     89.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               205764     10.24%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63499140                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         472012177                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63720006                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        100854149                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70746023                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65113344                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8135238                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21972485                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           167682                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2700965                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15069867                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    339609395                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.191730                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.634585                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          298314921     87.84%     87.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           28441378      8.37%     96.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6700442      1.97%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2898627      0.85%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2379029      0.70%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             357828      0.11%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             407797      0.12%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              51821      0.02%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              57552      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      339609395                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.191313                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16173918                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2001732                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22385105                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7113580                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       340350175                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1550313225                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              263038074                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38008979                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10952926                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                16983948                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1760110                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 9680                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            103262250                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83811807                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56698364                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 30259387                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              14107377                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1212210                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             28091496                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18689385                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       103262238                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24280                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               646                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21401528                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           646                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   413728225                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161388072                       # The number of ROB writes
system.cpu1.timesIdled                          24022                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4010057                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7956581                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       337776                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        71867                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     44366199                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3037313                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     88714206                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3109180                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 945340447500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1380150                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2750774                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1195617                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              322                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            248                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2629418                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2629416                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1380150                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            52                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11966147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11966147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    432661760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               432661760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              521                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4010190                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4010190    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4010190                       # Request fanout histogram
system.membus.respLayer1.occupancy        21647117000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         20227212500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   945340447500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 945340447500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 945340447500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 945340447500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 945340447500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   945340447500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 945340447500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 945340447500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 945340447500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 945340447500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       415757300                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   513675275.015573                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       337500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1241878500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   943261661000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2078786500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 945340447500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    164205991                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       164205991                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    164205991                       # number of overall hits
system.cpu0.icache.overall_hits::total      164205991                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     25551842                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      25551842                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     25551842                       # number of overall misses
system.cpu0.icache.overall_misses::total     25551842                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 325647021996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 325647021996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 325647021996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 325647021996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    189757833                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    189757833                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    189757833                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    189757833                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.134655                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.134655                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.134655                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.134655                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12744.561507                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12744.561507                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12744.561507                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12744.561507                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2153                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               70                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    30.757143                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     22837640                       # number of writebacks
system.cpu0.icache.writebacks::total         22837640                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2714168                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2714168                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2714168                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2714168                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     22837674                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     22837674                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     22837674                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     22837674                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 280039134996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 280039134996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 280039134996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 280039134996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.120352                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.120352                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.120352                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.120352                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12262.156601                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12262.156601                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12262.156601                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12262.156601                       # average overall mshr miss latency
system.cpu0.icache.replacements              22837640                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    164205991                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      164205991                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     25551842                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     25551842                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 325647021996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 325647021996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    189757833                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    189757833                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.134655                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.134655                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12744.561507                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12744.561507                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2714168                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2714168                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     22837674                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     22837674                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 280039134996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 280039134996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.120352                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.120352                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12262.156601                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12262.156601                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 945340447500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999943                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          187042210                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         22837641                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.190085                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999943                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        402353339                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       402353339                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 945340447500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    426416318                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       426416318                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    426416318                       # number of overall hits
system.cpu0.dcache.overall_hits::total      426416318                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28382376                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28382376                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28382376                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28382376                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1000694157952                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1000694157952                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1000694157952                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1000694157952                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    454798694                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    454798694                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    454798694                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    454798694                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.062406                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.062406                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.062406                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.062406                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 35257.589356                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35257.589356                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 35257.589356                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35257.589356                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9355710                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       508916                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           188514                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6789                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.628728                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.961850                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19767608                       # number of writebacks
system.cpu0.dcache.writebacks::total         19767608                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9365702                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9365702                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9365702                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9365702                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19016674                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19016674                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19016674                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19016674                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 410843814057                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 410843814057                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 410843814057                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 410843814057                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041813                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041813                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041813                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041813                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21604.399069                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21604.399069                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21604.399069                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21604.399069                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19767608                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    305741832                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      305741832                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     21892565                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     21892565                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 623430170500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 623430170500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    327634397                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    327634397                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.066820                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.066820                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28476.798881                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28476.798881                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5251075                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5251075                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16641490                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16641490                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 307161880000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 307161880000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050793                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050793                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18457.594843                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18457.594843                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    120674486                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     120674486                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6489811                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6489811                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 377263987452                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 377263987452                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127164297                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127164297                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.051035                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.051035                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 58131.737188                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 58131.737188                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4114627                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4114627                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2375184                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2375184                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 103681934057                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 103681934057                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018678                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018678                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 43652.169288                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 43652.169288                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1822                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1822                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1329                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1329                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9098000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9098000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.421771                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.421771                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6845.748683                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6845.748683                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1316                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1316                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       829000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       829000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004126                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004126                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 63769.230769                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63769.230769                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2942                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2942                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       623500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       623500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3085                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3085                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.046353                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.046353                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4360.139860                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4360.139860                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       480500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       480500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.046353                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.046353                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3360.139860                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3360.139860                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050945                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050945                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760527                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760527                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  67541427000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  67541427000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811472                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811472                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419839                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419839                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88808.716850                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88808.716850                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760527                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760527                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  66780900000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  66780900000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419839                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419839                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87808.716850                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87808.716850                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 945340447500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986054                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          447249409                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19776973                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.614654                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986054                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999564                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999564                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        933009809                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       933009809                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 945340447500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            22781069                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17391409                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               25788                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              138862                       # number of demand (read+write) hits
system.l2.demand_hits::total                 40337128                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           22781069                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17391409                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              25788                       # number of overall hits
system.l2.overall_hits::.cpu1.data             138862                       # number of overall hits
system.l2.overall_hits::total                40337128                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             56602                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2375912                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4568                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1573057                       # number of demand (read+write) misses
system.l2.demand_misses::total                4010139                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            56602                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2375912                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4568                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1573057                       # number of overall misses
system.l2.overall_misses::total               4010139                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4892295500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 228086479000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    416815500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 159279167500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     392674757500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4892295500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 228086479000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    416815500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 159279167500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    392674757500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        22837671                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19767321                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           30356                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1711919                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             44347267                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       22837671                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19767321                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          30356                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1711919                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            44347267                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002478                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.120194                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.150481                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.918885                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.090426                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002478                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.120194                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.150481                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.918885                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.090426                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86433.262076                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95999.548384                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91246.825744                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101254.542906                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97920.485425                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86433.262076                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95999.548384                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91246.825744                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101254.542906                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97920.485425                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2750775                       # number of writebacks
system.l2.writebacks::total                   2750775                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            141                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             90                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            191                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            148                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 570                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           141                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            90                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           191                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           148                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                570                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        56461                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2375822                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1572909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4009569                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        56461                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2375822                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1572909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4009569                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4319573000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 204322685000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    363039500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 143541166500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 352546464000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4319573000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 204322685000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    363039500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 143541166500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 352546464000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002472                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.120189                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.144189                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.918799                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.090413                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002472                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.120189                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.144189                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.918799                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.090413                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76505.428526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86000.838868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82942.540553                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91258.404968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87926.274370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76505.428526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86000.838868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82942.540553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91258.404968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87926.274370                       # average overall mshr miss latency
system.l2.replacements                        7054319                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4625816                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4625816                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4625816                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4625816                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     39562326                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         39562326                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     39562326                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     39562326                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 44                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       382500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        90500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       473000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.809524                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.862745                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 14166.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5323.529412                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        10750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       534000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       334000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       868000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.900000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.809524                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.862745                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19777.777778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19647.058824                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19727.272727                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.625000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        20000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        82000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       102000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20400                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1622754                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            89891                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1712645                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1503527                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1125891                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2629418                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 146974259500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 113736738500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  260710998000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3126281                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1215782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4342063                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.480931                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.926063                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.605569                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97752.989803                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101019.315813                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99151.598567                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1503527                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1125891                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2629418                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 131938989500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 102477828500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 234416818000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.480931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.926063                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.605569                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87752.989803                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91019.315813                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89151.598567                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      22781069                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         25788                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22806857                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        56602                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4568                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            61170                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4892295500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    416815500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5309111000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     22837671                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        30356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       22868027                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002478                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.150481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002675                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86433.262076                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91246.825744                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86792.725192                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          141                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          191                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           332                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        56461                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4377                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        60838                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4319573000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    363039500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4682612500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002472                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.144189                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002660                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76505.428526                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82942.540553                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76968.547618                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     15768655                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        48971                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          15817626                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       872385                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       447166                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1319551                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  81112219500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  45542429000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 126654648500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16641040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       496137                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17137177                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.052424                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.901295                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.076999                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92977.549476                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101846.806331                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95983.140098                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           90                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          148                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          238                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       872295                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       447018                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1319313                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  72383695500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  41063338000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 113447033500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.052418                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.900997                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.076985                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82980.752498                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91860.591744                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85989.475962                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data           51                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              52                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           51                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            52                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           51                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           52                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       982500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        20500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1003000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19264.705882                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19288.461538                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 945340447500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999899                       # Cycle average of tags in use
system.l2.tags.total_refs                    88534800                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7054319                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.550439                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.409835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.243699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       27.037417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.019603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.289344                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.459529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.066308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.422460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.051396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 715338543                       # Number of tag accesses
system.l2.tags.data_accesses                715338543                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 945340447500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3613440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     152052480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        280128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     100666176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          256612224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3613440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       280128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3893568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    176049536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       176049536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          56460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2375820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1572909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4009566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2750774                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2750774                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3822369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        160844149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           296325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        106486691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             271449534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3822369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       296325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4118694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186228714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186228714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186228714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3822369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       160844149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          296325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       106486691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            457678248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2747780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     56460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2358942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1554777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009679084250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168249                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168249                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9610940                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2585164                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4009566                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2750774                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4009566                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2750774                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  35010                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2994                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            199437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            196620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            223206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            326795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            247601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            282241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            289223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            275394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            283233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            270396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           309061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           204961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           249525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           219627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           185101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           212135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            141347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            135085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            132977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            123107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            177861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            211474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            217191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            213821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            224614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            211925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           195617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           145432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           183323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           159728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           126180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           148072                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 111596763250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                19872780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            186119688250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28077.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46827.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1895680                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1599679                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4009566                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2750774                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2361117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1120344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  265516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  140375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   65092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   14628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 138989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 169705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 175154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 175031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 174649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 180675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 179085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 178838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 179920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 174259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 171827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 170480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 168268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 167458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 169684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3226941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    133.322966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.328575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   177.578257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2169082     67.22%     67.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       712455     22.08%     89.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       135845      4.21%     93.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        57828      1.79%     95.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        33203      1.03%     96.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20159      0.62%     96.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12917      0.40%     97.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9767      0.30%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        75685      2.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3226941                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168249                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.623005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    278.118551                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       168244    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168249                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.331473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.312582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.815303                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           141697     84.22%     84.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4187      2.49%     86.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16550      9.84%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4926      2.93%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              758      0.45%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              114      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168249                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              254371584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2240640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               175856256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               256612224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            176049536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       269.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    271.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    186.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  945340429500                       # Total gap between requests
system.mem_ctrls.avgGap                     139836.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3613440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    150972288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       280128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     99505728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    175856256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3822368.977817380335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 159701500.553852051497                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 296324.991425906366                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 105259145.806304872036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186024258.736691772938                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        56460                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2375820                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4377                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1572909                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2750774                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1979560000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 105734526500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    178852250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  78226749500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22689097359500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35061.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44504.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40861.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49733.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8248259.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11564165340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6146484465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13809038460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7281331020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     74624057040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     208381092480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     187531917120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       509338085925                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.787997                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 484955554750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31566860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 428818032750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11476264800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6099756630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14569291380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7061944860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     74624057040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     351736881930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      66811252320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       532379448960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.161611                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 169791246250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31566860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 743982341250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9115606382.352942                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   41542331425.616806                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       136500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 307485871000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   170513905000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 774826542500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 945340447500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14817148                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14817148                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14817148                       # number of overall hits
system.cpu1.icache.overall_hits::total       14817148                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        33233                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         33233                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        33233                       # number of overall misses
system.cpu1.icache.overall_misses::total        33233                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    859252000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    859252000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    859252000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    859252000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14850381                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14850381                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14850381                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14850381                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002238                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002238                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002238                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002238                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25855.384708                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25855.384708                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25855.384708                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25855.384708                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    15.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30324                       # number of writebacks
system.cpu1.icache.writebacks::total            30324                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2877                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2877                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2877                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2877                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        30356                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30356                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        30356                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30356                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    761139500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    761139500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    761139500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    761139500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002044                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002044                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002044                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002044                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25073.774542                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25073.774542                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25073.774542                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25073.774542                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30324                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14817148                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14817148                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        33233                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        33233                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    859252000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    859252000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14850381                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14850381                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002238                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002238                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25855.384708                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25855.384708                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2877                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2877                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        30356                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30356                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    761139500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    761139500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002044                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002044                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25073.774542                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25073.774542                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 945340447500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.988486                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14733489                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            30324                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           485.868916                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        338874000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.988486                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999640                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999640                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29731118                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29731118                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 945340447500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15757052                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15757052                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15757052                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15757052                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4440811                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4440811                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4440811                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4440811                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 449898598557                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 449898598557                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 449898598557                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 449898598557                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20197863                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20197863                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20197863                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20197863                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.219865                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.219865                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.219865                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.219865                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 101310.008140                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 101310.008140                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 101310.008140                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 101310.008140                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2242256                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       223498                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            41008                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3385                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.678502                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.025997                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1711699                       # number of writebacks
system.cpu1.dcache.writebacks::total          1711699                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3427859                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3427859                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3427859                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3427859                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1012952                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1012952                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1012952                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1012952                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 102298977487                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 102298977487                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 102298977487                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 102298977487                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050151                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050151                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050151                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050151                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100990.942796                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100990.942796                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100990.942796                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100990.942796                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1711699                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14217385                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14217385                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2660312                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2660312                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 215012964000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 215012964000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16877697                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16877697                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.157623                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.157623                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 80822.461426                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80822.461426                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2163960                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2163960                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       496352                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       496352                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  47110941000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  47110941000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029409                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029409                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94914.377297                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94914.377297                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1539667                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1539667                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1780499                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1780499                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 234885634557                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 234885634557                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3320166                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3320166                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.536268                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.536268                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 131921.239246                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 131921.239246                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1263899                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1263899                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       516600                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       516600                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  55188036487                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  55188036487                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.155595                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.155595                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 106829.338922                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 106829.338922                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          296                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          296                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          172                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          172                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6509000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6509000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.367521                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.367521                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37843.023256                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37843.023256                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3030000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3030000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100427                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100427                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 64468.085106                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64468.085106                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       561000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       561000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          444                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          444                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.247748                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.247748                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         5100                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         5100                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       453000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       453000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.245495                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.245495                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4155.963303                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4155.963303                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1102751                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1102751                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708448                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708448                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62547911500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62547911500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.391149                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.391149                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88288.641509                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88288.641509                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708448                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708448                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61839463500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61839463500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.391149                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.391149                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87288.641509                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87288.641509                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 945340447500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.930839                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18578001                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1721302                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.792993                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        338885500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.930839                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.904089                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.904089                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45741277                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45741277                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 945340447500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          40005916                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7376591                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     39721447                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4303544                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             327                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           251                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            578                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4360395                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4360394                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      22868030                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17137887                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           52                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           52                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     68512984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59312365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        91036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5145197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             133061582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2923219840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2530235136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3883520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    219111296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5676449792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7073884                       # Total snoops (count)
system.tol2bus.snoopTraffic                 177268544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         51421262                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.068798                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.258573                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               47955455     93.26%     93.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3393938      6.60%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  71868      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           51421262                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        88704366499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29666798625                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       34294757351                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2582544613                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          45705157                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1019242330000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 509331                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706876                       # Number of bytes of host memory used
host_op_rate                                   511001                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2402.80                       # Real time elapsed on the host
host_tick_rate                               30756604                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1223818916                       # Number of instructions simulated
sim_ops                                    1227831735                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.073902                       # Number of seconds simulated
sim_ticks                                 73901882500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            92.770766                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               13293394                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14329292                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2411411                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         24080199                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             31486                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          48699                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17213                       # Number of indirect misses.
system.cpu0.branchPred.lookups               26160340                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10356                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5114                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1744773                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  12678027                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3330839                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         513753                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       38240309                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            60479832                       # Number of instructions committed
system.cpu0.commit.committedOps              60732399                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    128773054                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.471624                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.505771                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    107131499     83.19%     83.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11924371      9.26%     92.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2455775      1.91%     94.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1873529      1.45%     95.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       581110      0.45%     96.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       281408      0.22%     96.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       463962      0.36%     96.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       730561      0.57%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3330839      2.59%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    128773054                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3067                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               65726                       # Number of function calls committed.
system.cpu0.commit.int_insts                 59473659                       # Number of committed integer instructions.
system.cpu0.commit.loads                     14242848                       # Number of loads committed
system.cpu0.commit.membars                     379809                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       380448      0.63%      0.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        43782901     72.09%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6291      0.01%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1778      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           426      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1279      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           213      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          295      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       14247418     23.46%     96.19% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2310496      3.80%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          544      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          294      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         60732399                       # Class of committed instruction
system.cpu0.commit.refs                      16558752                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   60479832                       # Number of Instructions Simulated
system.cpu0.committedOps                     60732399                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.401904                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.401904                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             65326875                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               670294                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11761737                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             107375681                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12536425                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 53816571                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1746464                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2009201                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2026430                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   26160340                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8164252                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    121604478                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               106079                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          650                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     121559764                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 246                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          109                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                4826240                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.180085                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          11434162                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13324880                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.836804                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         135452765                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.906727                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.060542                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                60025275     44.31%     44.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                42771148     31.58%     75.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                22226095     16.41%     92.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8452601      6.24%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  709208      0.52%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  642177      0.47%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  393051      0.29%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   34177      0.03%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  199033      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           135452765                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2633                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1926                       # number of floating regfile writes
system.cpu0.idleCycles                        9813965                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1929513                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                17867560                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.598264                       # Inst execution rate
system.cpu0.iew.exec_refs                    24527872                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2385157                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               29610780                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             23396528                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            238119                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1011995                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2594227                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           98931077                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             22142715                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1973834                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             86907894                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                279017                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4612212                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1746464                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5166588                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       262429                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           43885                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          176                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          252                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      9153680                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       278323                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           252                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       526134                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1403379                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 65280445                       # num instructions consuming a value
system.cpu0.iew.wb_count                     83686356                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.799982                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 52223179                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.576088                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83911285                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               112007454                       # number of integer regfile reads
system.cpu0.int_regfile_writes               63456989                       # number of integer regfile writes
system.cpu0.ipc                              0.416336                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.416336                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           381947      0.43%      0.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             63295518     71.21%     71.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6699      0.01%     71.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1818      0.00%     71.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                426      0.00%     71.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1292      0.00%     71.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                213      0.00%     71.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               295      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            22809013     25.66%     97.32% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2383635      2.68%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            562      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           294      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              88881728                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3114                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6212                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3085                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3169                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     932247                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.010489                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 633964     68.00%     68.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    45      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     41      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     68.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                283976     30.46%     98.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                14205      1.52%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              89428914                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         314346089                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     83683271                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        137126829                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  98183732                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 88881728                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             747345                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       38198680                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           203833                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        233592                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     17604887                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    135452765                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.656182                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.197618                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           89358000     65.97%     65.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24457819     18.06%     84.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           10791619      7.97%     91.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5064292      3.74%     95.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3510807      2.59%     98.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             777440      0.57%     98.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             812458      0.60%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             600021      0.44%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              80309      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      135452765                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.611852                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           487666                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           29523                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            23396528                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2594227                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   4801                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2229                       # number of misc regfile writes
system.cpu0.numCycles                       145266730                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2537046                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               41554624                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             45525059                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                898522                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15176141                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7385258                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               425373                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            133868943                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             103618433                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           78776784                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 52472779                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                376484                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1746464                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              9819692                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                33251729                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2681                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       133866262                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      14683065                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            234361                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  6315211                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        234335                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   224398296                       # The number of ROB reads
system.cpu0.rob.rob_writes                  204646744                       # The number of ROB writes
system.cpu0.timesIdled                         103587                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1479                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.364014                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13063949                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13417636                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2401113                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22948784                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12912                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16698                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3786                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24948405                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1514                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4318                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1749321                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12006688                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3087332                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         276153                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       38884179                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57405878                       # Number of instructions committed
system.cpu1.commit.committedOps              57540763                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    116095733                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.495632                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.533533                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     95407924     82.18%     82.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11501131      9.91%     92.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2301958      1.98%     94.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1741032      1.50%     95.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       616442      0.53%     96.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       281614      0.24%     96.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       467974      0.40%     96.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       690326      0.59%     97.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3087332      2.66%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    116095733                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               21761                       # Number of function calls committed.
system.cpu1.commit.int_insts                 56473981                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13487832                       # Number of loads committed
system.cpu1.commit.membars                     203376                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       203376      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41918439     72.85%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            265      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             318      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13492150     23.45%     96.65% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1926215      3.35%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57540763                       # Class of committed instruction
system.cpu1.commit.refs                      15418365                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57405878                       # Number of Instructions Simulated
system.cpu1.committedOps                     57540763                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.173090                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.173090                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             54867434                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               654999                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11684484                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             105024084                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10590965                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53739003                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1750115                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2017941                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1920962                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24948405                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7709583                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    111299991                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                81642                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     118095334                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4803814                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.199990                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9166555                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13076861                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.946670                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         122868479                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.965513                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.020774                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                48646439     39.59%     39.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                42531394     34.62%     74.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21832884     17.77%     91.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8299216      6.75%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  670151      0.55%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  654996      0.53%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  136578      0.11%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   13356      0.01%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   83465      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           122868479                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1879655                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1940956                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17335332                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.673918                       # Inst execution rate
system.cpu1.iew.exec_refs                    23313022                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2011100                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               29263167                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22649662                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            106290                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1111241                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2258090                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           96391180                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             21301922                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2050684                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             84070051                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                280629                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3136652                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1750115                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3685030                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       220871                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           25182                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          106                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      9161830                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       327557                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           106                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       532046                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1408910                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 63079391                       # num instructions consuming a value
system.cpu1.iew.wb_count                     80950764                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.800807                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50514435                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.648914                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      81214812                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               108291996                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61760217                       # number of integer regfile writes
system.cpu1.ipc                              0.460174                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.460174                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           204089      0.24%      0.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             61932897     71.91%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 275      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  318      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     72.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21974066     25.52%     97.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2009090      2.33%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              86120735                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     851403                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.009886                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 617249     72.50%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     72.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                232753     27.34%     99.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1401      0.16%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              86768049                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         296162798                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     80950764                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        135241700                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  96033933                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 86120735                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             357247                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       38850417                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           201446                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         81094                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     18092170                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    122868479                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.700918                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.219703                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           78285801     63.72%     63.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23211928     18.89%     82.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10906609      8.88%     91.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4956359      4.03%     95.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3427381      2.79%     98.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             686726      0.56%     98.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             747817      0.61%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             570408      0.46%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              75450      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      122868479                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.690357                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           256697                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           19352                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22649662                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2258090                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    713                       # number of misc regfile reads
system.cpu1.numCycles                       124748134                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    22966273                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               39620689                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             43484769                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                853311                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13210219                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6828965                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               430831                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            131069132                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             101336494                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           77441064                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52304081                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 35528                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1750115                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8801736                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                33956295                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       131069132                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       7181639                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            101311                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  5495816                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        101325                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   209429144                       # The number of ROB reads
system.cpu1.rob.rob_writes                  199643336                       # The number of ROB writes
system.cpu1.timesIdled                          19784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2398556                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4570723                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       512762                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       153570                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3216255                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1737344                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6433648                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1890914                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  73901882500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2216140                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       346076                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1826307                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            46317                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8780                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127093                       # Transaction distribution
system.membus.trans_dist::ReadExResp           126971                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2216141                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             9                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6913834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6913834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    172107968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               172107968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            48951                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2398340                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2398340    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2398340                       # Request fanout histogram
system.membus.respLayer1.occupancy        12372169750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6453477782                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    73901882500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  73901882500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  73901882500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  73901882500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73901882500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    73901882500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  73901882500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  73901882500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  73901882500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73901882500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                398                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          199                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6374987.437186                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12135124.401754                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          199    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     60899000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            199                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    72633260000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1268622500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  73901882500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8058185                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8058185                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8058185                       # number of overall hits
system.cpu0.icache.overall_hits::total        8058185                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       106064                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        106064                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       106064                       # number of overall misses
system.cpu0.icache.overall_misses::total       106064                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7431855483                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7431855483                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7431855483                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7431855483                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8164249                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8164249                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8164249                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8164249                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.012991                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012991                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.012991                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012991                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70069.538043                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70069.538043                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70069.538043                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70069.538043                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        22330                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              340                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    65.676471                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        99334                       # number of writebacks
system.cpu0.icache.writebacks::total            99334                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         6723                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6723                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         6723                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6723                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        99341                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        99341                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        99341                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        99341                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6946031483                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6946031483                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6946031483                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6946031483                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.012168                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.012168                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.012168                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.012168                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 69921.094845                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69921.094845                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 69921.094845                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69921.094845                       # average overall mshr miss latency
system.cpu0.icache.replacements                 99334                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8058185                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8058185                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       106064                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       106064                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7431855483                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7431855483                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8164249                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8164249                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.012991                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012991                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70069.538043                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70069.538043                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         6723                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6723                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        99341                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        99341                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6946031483                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6946031483                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.012168                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.012168                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 69921.094845                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69921.094845                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  73901882500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999833                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8158979                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            99372                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            82.105412                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999833                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999995                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         16427838                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        16427838                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  73901882500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     15750580                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15750580                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     15750580                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15750580                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      7229798                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       7229798                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      7229798                       # number of overall misses
system.cpu0.dcache.overall_misses::total      7229798                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 447266445056                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 447266445056                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 447266445056                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 447266445056                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     22980378                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22980378                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     22980378                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22980378                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.314607                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.314607                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.314607                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.314607                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 61864.307282                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61864.307282                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 61864.307282                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61864.307282                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11183946                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        36217                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           285527                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            578                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.169487                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    62.659170                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1586408                       # number of writebacks
system.cpu0.dcache.writebacks::total          1586408                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5583116                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5583116                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5583116                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5583116                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1646682                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1646682                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1646682                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1646682                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 110125903501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 110125903501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 110125903501                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 110125903501                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.071656                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.071656                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.071656                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.071656                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 66877.456304                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 66877.456304                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 66877.456304                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 66877.456304                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1586364                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     14195992                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       14195992                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6600307                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6600307                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 407206143000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 407206143000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20796299                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20796299                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.317379                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.317379                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 61695.030701                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61695.030701                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5076319                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5076319                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1523988                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1523988                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 102795491000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 102795491000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.073282                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.073282                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 67451.640695                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 67451.640695                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1554588                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1554588                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       629491                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       629491                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  40060302056                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  40060302056                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2184079                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2184079                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.288218                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.288218                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 63639.197472                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63639.197472                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       506797                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       506797                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       122694                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       122694                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   7330412501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7330412501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.056177                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.056177                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 59745.484710                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 59745.484710                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       126118                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       126118                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1285                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1285                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     37598500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     37598500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       127403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       127403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.010086                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.010086                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 29259.533074                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 29259.533074                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          896                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          896                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          389                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          389                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3741500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3741500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003053                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003053                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9618.251928                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9618.251928                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       121582                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       121582                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5028                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5028                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     29393500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     29393500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       126610                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       126610                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.039713                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.039713                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5845.962609                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5845.962609                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         4938                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4938                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     24491500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     24491500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.039002                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.039002                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4959.801539                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4959.801539                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       511000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       511000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       475000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       475000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2098                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2098                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3016                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3016                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    115816500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    115816500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5114                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5114                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.589754                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.589754                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 38400.696286                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 38400.696286                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3016                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3016                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    112800500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    112800500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.589754                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.589754                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 37400.696286                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 37400.696286                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73901882500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.832399                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17661063                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1625983                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.861776                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.832399                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.994762                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.994762                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48104961                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48104961                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  73901882500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               18375                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              390539                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4486                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              378059                       # number of demand (read+write) hits
system.l2.demand_hits::total                   791459                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              18375                       # number of overall hits
system.l2.overall_hits::.cpu0.data             390539                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4486                       # number of overall hits
system.l2.overall_hits::.cpu1.data             378059                       # number of overall hits
system.l2.overall_hits::total                  791459                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             80960                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1194317                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14922                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1064331                       # number of demand (read+write) misses
system.l2.demand_misses::total                2354530                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            80960                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1194317                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14922                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1064331                       # number of overall misses
system.l2.overall_misses::total               2354530                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6585178000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 101788002000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1278925500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  90604278500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     200256384000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6585178000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 101788002000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1278925500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  90604278500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    200256384000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           99335                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1584856                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19408                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1442390                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3145989                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          99335                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1584856                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19408                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1442390                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3145989                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.815020                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.753581                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.768858                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.737894                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.748423                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.815020                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.753581                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.768858                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.737894                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.748423                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81338.661067                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85226.955658                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85707.378368                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85127.914624                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85051.532153                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81338.661067                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85226.955658                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85707.378368                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85127.914624                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85051.532153                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              346075                       # number of writebacks
system.l2.writebacks::total                    346075                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1438                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           4834                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            457                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           4597                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               11326                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1438                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          4834                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           457                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          4597                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              11326                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        79522                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1189483                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1059734                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2343204                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        79522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1189483                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1059734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2343204                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5692316000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  89632952543                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1109731003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  79765806534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 176200806080                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5692316000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  89632952543                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1109731003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  79765806534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 176200806080                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.800544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.750531                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.745311                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.734707                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.744823                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.800544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.750531                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.745311                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.734707                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.744823                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71581.650361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 75354.546928                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76718.354857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 75269.649303                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75196.528377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71581.650361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 75354.546928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76718.354857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 75269.649303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75196.528377                       # average overall mshr miss latency
system.l2.replacements                        4057297                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       466772                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           466772                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       466772                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       466772                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2244710                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2244710                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2244710                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2244710                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data            2347                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            2448                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4795                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2894                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2944                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5838                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4720500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      4466000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      9186500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5241                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5392                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            10633                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.552185                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.545994                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.549045                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1631.133379                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1516.983696                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1573.569716                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2893                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2944                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5837                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     58105483                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     58952492                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    117057975                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.551994                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.545994                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.548951                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20084.854131                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20024.623641                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20054.475758                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           357                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           171                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                528                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          215                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          122                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              337                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4133000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       751500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4884500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          572                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          293                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            865                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.375874                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.416382                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.389595                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 19223.255814                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6159.836066                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 14494.065282                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          215                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          122                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          337                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      4329000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2480500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      6809500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.375874                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.416382                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.389595                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20134.883721                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20331.967213                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20206.231454                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            12776                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             9702                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22478                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          77830                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          49234                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127064                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6778212500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4319570000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11097782500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        90606                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        58936                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            149542                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.858994                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.835381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.849688                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87089.971733                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 87735.507982                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87340.100264                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        77830                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        49234                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127064                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5999912500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3827230000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9827142500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.858994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.835381                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.849688                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77089.971733                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77735.507982                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77340.100264                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         18375                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4486                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              22861                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        80960                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14922                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            95882                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6585178000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1278925500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7864103500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        99335                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19408                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         118743                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.815020                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.768858                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.807475                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81338.661067                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85707.378368                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82018.559271                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1438                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          457                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1895                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        79522                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14465                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        93987                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5692316000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1109731003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6802047003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.800544                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.745311                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.791516                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71581.650361                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76718.354857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72372.211082                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       377763                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       368357                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            746120                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1116487                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1015097                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2131584                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  95009789500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  86284708500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 181294498000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1494250                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1383454                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2877704                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.747189                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.733741                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.740724                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85097.085322                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85001.441734                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85051.538199                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         4834                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4597                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         9431                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1111653                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1010500                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2122153                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  83633040043                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  75938576534                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 159571616577                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.743954                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.730418                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.737447                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75233.044883                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 75149.506714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75193.266733                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           66                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                68                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               9                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           67                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            77                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.014925                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.800000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.116883                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       151500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       171000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.014925                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.116883                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 18937.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  73901882500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999557                       # Cycle average of tags in use
system.l2.tags.total_refs                     5852069                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4057429                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.442310                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.874101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.317326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       19.669992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.307305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       15.830833                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.404283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.036208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.307344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.247357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999993                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51009757                       # Number of tag accesses
system.l2.tags.data_accesses                 51009757                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  73901882500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5089408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      76121152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        925760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      67822784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          149959104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5089408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       925760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6015168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22148864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22148864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          79522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1189393                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1059731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2343111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       346076                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             346076                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         68867096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1030029945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         12526880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        917740952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2029164873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     68867096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     12526880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         81393975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      299706357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            299706357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      299706357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        68867096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1030029945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        12526880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       917740952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2328871230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    340169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     79523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1179419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1051480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000447276250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20847                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20847                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4738915                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             320088                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2343112                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     346076                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2343112                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   346076                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  18225                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5907                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             86821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             96642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             97203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             99884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            138126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            133585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            130745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            111514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            110243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            101469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           151517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           105411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            98418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           167320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           401167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           294822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             28084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24859                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  35876407000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11624435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             79468038250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15431.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34181.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1880800                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  305904                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2343112                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               346076                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  905802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  737087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  414172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  178063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   65467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   19443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       478346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    356.568409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   201.535027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.836937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       166093     34.72%     34.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       116576     24.37%     59.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        39757      8.31%     67.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22818      4.77%     72.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15288      3.20%     75.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11531      2.41%     77.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9307      1.95%     79.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8197      1.71%     81.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        88779     18.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       478346                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     111.517868                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     68.868244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    199.662889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         18814     90.25%     90.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         1852      8.88%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           99      0.47%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           28      0.13%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           19      0.09%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            3      0.01%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.00%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            6      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            3      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119           16      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20847                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.317312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.298391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.819624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17705     84.93%     84.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              614      2.95%     87.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1807      8.67%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              570      2.73%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              101      0.48%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               32      0.15%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               14      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20847                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              148792768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1166400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21770688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               149959168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22148864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2013.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       294.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2029.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    299.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   73901854000                       # Total gap between requests
system.mem_ctrls.avgGap                      27481.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5089472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     75482816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       925760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     67294720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     21770688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 68867961.516406565905                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1021392330.567492604256                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 12526879.812567697838                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 910595477.726835966110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 294589085.738106846809                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        79523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1189393                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1059731                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       346076                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2407528500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  40527477750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    510400750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  36022631250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1821972978500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30274.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34074.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35285.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     33992.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5264661.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2150460900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1142989485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10212820380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          894509640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5833548240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      32969349480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        614660160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        53818338285                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        728.240425                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1291879250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2467660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  70142343250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1264958100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            672333585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6386872800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          881162100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5833548240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30206039070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2941658400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        48186572295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        652.034436                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7290137000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2467660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  64144085500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                780                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          391                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    29483402.813299                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   78181179.647159                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          391    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    777408500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            391                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    62373872000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  11528010500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  73901882500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7689029                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7689029                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7689029                       # number of overall hits
system.cpu1.icache.overall_hits::total        7689029                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        20554                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         20554                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        20554                       # number of overall misses
system.cpu1.icache.overall_misses::total        20554                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1448896997                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1448896997                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1448896997                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1448896997                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7709583                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7709583                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7709583                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7709583                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002666                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002666                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002666                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002666                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70492.215481                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70492.215481                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70492.215481                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70492.215481                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          630                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           45                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19408                       # number of writebacks
system.cpu1.icache.writebacks::total            19408                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1146                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1146                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1146                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1146                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19408                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19408                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19408                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19408                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1361424998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1361424998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1361424998                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1361424998                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002517                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002517                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002517                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002517                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70147.619435                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70147.619435                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70147.619435                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70147.619435                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19408                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7689029                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7689029                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        20554                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        20554                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1448896997                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1448896997                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7709583                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7709583                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002666                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002666                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70492.215481                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70492.215481                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1146                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1146                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19408                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19408                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1361424998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1361424998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002517                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002517                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70147.619435                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70147.619435                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  73901882500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7822452                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19440                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           402.389506                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15438574                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15438574                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  73901882500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15280487                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15280487                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15280487                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15280487                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6785543                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6785543                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6785543                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6785543                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 417228188774                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 417228188774                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 417228188774                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 417228188774                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22066030                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22066030                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22066030                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22066030                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.307511                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.307511                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.307511                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.307511                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 61487.811480                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 61487.811480                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 61487.811480                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 61487.811480                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8855604                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        43183                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           238335                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            627                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    37.156121                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.872408                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1441120                       # number of writebacks
system.cpu1.dcache.writebacks::total          1441120                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5282719                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5282719                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5282719                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5282719                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1502824                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1502824                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1502824                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1502824                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  98513049901                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  98513049901                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  98513049901                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  98513049901                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.068106                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.068106                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.068106                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.068106                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 65551.954122                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 65551.954122                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 65551.954122                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 65551.954122                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1441081                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     13855458                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       13855458                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6352103                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6352103                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 391713586500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 391713586500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     20207561                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20207561                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.314343                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.314343                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 61666.756112                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 61666.756112                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4939855                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4939855                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1412248                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1412248                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  93746963000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  93746963000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.069887                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.069887                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 66381.374235                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66381.374235                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1425029                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1425029                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       433440                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       433440                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  25514602274                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  25514602274                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1858469                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1858469                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.233224                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.233224                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 58865.361466                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 58865.361466                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       342864                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       342864                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        90576                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        90576                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4766086901                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4766086901                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048737                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048737                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 52619.754692                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 52619.754692                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        67186                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        67186                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          799                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          799                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     33805500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     33805500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        67985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        67985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011753                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011753                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42309.762203                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42309.762203                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          176                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          176                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          623                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          623                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     20070000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     20070000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.009164                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.009164                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 32215.088283                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32215.088283                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        63082                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        63082                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         4561                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4561                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     22906000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     22906000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        67643                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        67643                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.067428                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.067428                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5022.144267                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5022.144267                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4457                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4457                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     18500000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     18500000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.065890                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.065890                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4150.774063                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4150.774063                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       771000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       771000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       720000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       720000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1422                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1422                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2896                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2896                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    122261000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    122261000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4318                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4318                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.670681                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.670681                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 42217.196133                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 42217.196133                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2896                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2896                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    119365000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    119365000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.670681                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.670681                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 41217.196133                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 41217.196133                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73901882500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.121845                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           16932573                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1482367                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.422659                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.121845                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.972558                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972558                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45894292                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45894292                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  73901882500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3057003                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       812847                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2679428                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3711222                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           51019                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9308                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          60327                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           87                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           87                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           169954                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          169955                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        118748                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2938255                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           77                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           77                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       298009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4833580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        58224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4401400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9591213                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12714816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    202958848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2484224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    184542272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              402700160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4187181                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27336320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7344745                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.357650                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.521392                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4872287     66.34%     66.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2318339     31.56%     97.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 153850      2.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    269      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7344745                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6366430174                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2459545298                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         149743030                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2243747991                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29363995                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
