$date
	Thu Sep 14 01:06:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Z16RegisterFile_tb $end
$var wire 16 ! o_rs2_data [15:0] $end
$var wire 16 " o_rs1_data [15:0] $end
$var reg 1 # i_clk $end
$var reg 4 $ i_rd_addr [3:0] $end
$var reg 16 % i_rd_data [15:0] $end
$var reg 1 & i_rd_wen $end
$var reg 4 ' i_rs1_addr [3:0] $end
$var reg 4 ( i_rs2_addr [3:0] $end
$scope module Regfile $end
$var wire 1 # i_clk $end
$var wire 4 ) i_rd_addr [3:0] $end
$var wire 16 * i_rd_data [15:0] $end
$var wire 1 & i_rd_wen $end
$var wire 4 + i_rs1_addr [3:0] $end
$var wire 4 , i_rs2_addr [3:0] $end
$var wire 16 - o_rs2_data [15:0] $end
$var wire 16 . o_rs1_data [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
b0 -
b0 ,
b0 +
bx *
bx )
b0 (
b0 '
0&
bx %
bx $
0#
b0 "
b0 !
$end
#1
1#
#2
0#
b101010101010101 %
b101010101010101 *
b1010 $
b1010 )
1&
#3
1#
#4
0#
0&
#5
1#
#6
0#
b101010101010101 "
b101010101010101 .
b1010 '
b1010 +
#7
1#
#8
0#
b101010101010101 !
b101010101010101 -
b1010 (
b1010 ,
#9
1#
#10
0#
