Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 6AA9BC232DB
	for <lists+qemu-devel@lfdr.de>; Fri, 31 Oct 2025 04:29:19 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1vEfof-0004Iz-Rf; Thu, 30 Oct 2025 23:28:41 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1vEfoP-0004FS-KP
 for qemu-devel@nongnu.org; Thu, 30 Oct 2025 23:28:26 -0400
Received: from mail-ej1-x635.google.com ([2a00:1450:4864:20::635])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1vEfo8-00009n-2K
 for qemu-devel@nongnu.org; Thu, 30 Oct 2025 23:28:25 -0400
Received: by mail-ej1-x635.google.com with SMTP id
 a640c23a62f3a-b70406feed3so286530966b.3
 for <qemu-devel@nongnu.org>; Thu, 30 Oct 2025 20:28:05 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1761881282; x=1762486082; darn=nongnu.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=15Etxng1yKQcD15sQ41t8xNrVASrdEUcgNWL8RWqk2w=;
 b=X6xTA6EdHjWhc0JsdEN4t64MNeR8usqNYfzhza/Ne04qDMl0DvXukJjOl8fkkxaTt4
 fxBebde35uqK7qp11gzM9UZ1jimwbHq/GJ6WyMIG+NAlutleYltE5vSTexjzixYcD4yv
 SfSEf06SkYDH+UMQoec8EFW0sWVhh/kgFu75CUmB7ACbiRNnhHQDx064Nh9ke+WtV8XM
 v/i8fT+hFwoohWE/667cwLMROp6JTWqwMrxAKCgvMvcImCmThTSt91Fty36LU7UGNR5f
 XYJcWKfe/lr06xN6XvZm7Cq0yGja4JW/9NixfJzMYrW0FqU4XtuOu+Hjz88NC0uMi3a0
 yWEQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1761881282; x=1762486082;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=15Etxng1yKQcD15sQ41t8xNrVASrdEUcgNWL8RWqk2w=;
 b=ZD32P0MaqZ52AD/qWaaSeUTSde7I2rt/B2hWu0ja40tBcNnFgRArE00zs1FphhtGsl
 DbRpXCz76kJVGoNS+zOf0qU9Rbks3VnrR1x8kt7jzEeXGpD1Gv1zR4LMDWKResoaxrGK
 Oc6Dba8Fa1YkzMxX+8jKu0/S9lWq0aXb+S185EPgqnKRGoMTLtdf7+JtFlDZ+KhYCstc
 NL9FjoMtJuGufNAa0eeE2j+UN8w/odkbueAiK/d2ko0kuT/px089Xbxo/7O9sXe3NJSK
 tau0tD7nEUpic3WgTb+I5FNZvc3LIYpiojIRiQjm7MaKx8D2ioyjdKr8sOBYF8GB68Ee
 6Rbw==
X-Forwarded-Encrypted: i=1;
 AJvYcCXHPaNHxbjgltpyxofuczPzTaPm666kbb/ZodhK8UPxP7H1E8oXpg1YRmyNq1GGk44yIkQNOye7etN+@nongnu.org
X-Gm-Message-State: AOJu0YytVYW5o/xE94+HtaqmfKD6JxF1GIggAF30cycXk5eM9slhME8U
 2LBYqMvvUecS5APO64pYSnH5Uv1MygqFsh3rVYt7scIYWrMRaByXp6Pm6MD8p9waGT8VKXyVhJI
 Szguszgp6h/rD52SpZuLwKeab8cZ7O+0=
X-Gm-Gg: ASbGncun18elvsdgYdrLIgpGyHPSuFDEFSq7dCpQ08XHvbrE/a2hen6OM/tYZEU8P3l
 N2TDVJODIF9vsiudidCsPBqVJ3ubyyIv4ma3XaDP7ohQ2EC1C7q7WWhf3rAmr6S5KoF6Aze/TBl
 KThnZ6x7RC+DTluIRtcmF5BqIEMSeFv1FD1IQxxh5yMK/mJQhG6FP2qlLJ4gBManX/bo2Mt4Q5M
 qEupnCyK1cwLDyeqsxp8C9NmaMAUMgrCS61BKINrs3Twuw2El5k1yX27mvX8xnHEQeQ1rclPJU4
 /QZNWFvE84EpDCr52tr3D//dxjqzbRB5MZJs
X-Google-Smtp-Source: AGHT+IH0F/jQcl8v9tak+8P4hfPPVf4989AhLUUMv5CjPEk9mz17nIhDqe3u5a1AL1goDt1qGMem4tX+fDj2qRQpnaQ=
X-Received: by 2002:a05:6402:234d:b0:638:74dc:cf78 with SMTP id
 4fb4d7f45d1cf-64077068abfmr1392784a12.34.1761881281798; Thu, 30 Oct 2025
 20:28:01 -0700 (PDT)
MIME-Version: 1.0
References: <20250919171235.152476-1-ben.dooks@codethink.co.uk>
 <20250919171235.152476-3-ben.dooks@codethink.co.uk>
In-Reply-To: <20250919171235.152476-3-ben.dooks@codethink.co.uk>
From: Alistair Francis <alistair23@gmail.com>
Date: Fri, 31 Oct 2025 13:27:34 +1000
X-Gm-Features: AWmQ_bnrJUoMGowy0q5-gl8hn5U1Eizdj7y19wQvJOyql04lry_a_OCIcbED8u0
Message-ID: <CAKmqyKNUG9+rQM-eLGtigxFJ6h5+woypX=1Z33CaiT_EHSVMbA@mail.gmail.com>
Subject: Re: [PATCH v4 2/2] hw/riscv: add CVA6 machine
To: Ben Dooks <ben.dooks@codethink.co.uk>
Cc: qemu-riscv@nongnu.org, qemu-devel@nongnu.org, alistair.francis@wdc.com, 
 liwei1518@gmail.com, dbarboza@ventanamicro.com, zhiwei_liu@linux.alibaba.com, 
 lawrence.hunter@codethink.co.uk, javier.jardon@codethink.co.uk, 
 roan.richmond@codethink.co.uk
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2a00:1450:4864:20::635;
 envelope-from=alistair23@gmail.com; helo=mail-ej1-x635.google.com
X-Spam_score_int: -17
X-Spam_score: -1.8
X-Spam_bar: -
X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 T_SPF_TEMPERROR=0.01 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Sat, Sep 20, 2025 at 3:13=E2=80=AFAM Ben Dooks <ben.dooks@codethink.co.u=
k> wrote:
>
> Add a (currently Genesy2 based) CVA6 machine.
>
> Has SPI and UART, the GPIO and Ethernet are currently black-holed
> as there is no hardware model for them (lowRISC ethernet and Xilinx
> GPIO)
>
> Signed-off-by: Ben Dooks <ben.dooks@codethink.co.uk>
> ---
> v4:
>  - fixed comment style
>  - moved the cva6 core-type to earlier in patch series
> v3:
>  - fix missed plic comment
>  - made 64bit only for now
> v2:
>  - whitespace fixes
>  - use g_autofree on plic
> v1:
>  - squashed in fixes for sd-card and new qemu init
>  - move to spdx for cva6 machine
>  - code cleanups missed in first review
> ---
>  hw/riscv/Kconfig        |  11 ++
>  hw/riscv/cva6.c         | 265 ++++++++++++++++++++++++++++++++++++++++
>  hw/riscv/meson.build    |   1 +
>  include/hw/riscv/cva6.h |  88 +++++++++++++
>  4 files changed, 365 insertions(+)
>  create mode 100644 hw/riscv/cva6.c
>  create mode 100644 include/hw/riscv/cva6.h
>
> diff --git a/hw/riscv/Kconfig b/hw/riscv/Kconfig
> index fc9c35bd98..1759197540 100644
> --- a/hw/riscv/Kconfig
> +++ b/hw/riscv/Kconfig
> @@ -9,6 +9,17 @@ config IBEX
>
>  # RISC-V machines in alphabetical order
>
> +# technically it might be possible to build cva6 32bit
> +config CVA6
> +    bool
> +    default y
> +    depends on RISCV64
> +    select DEVICE_TREE
> +    select SIFIVE_PLIC
> +    select XILINX_SPI
> +    select RISCV_ACLINT
> +    select UNIMP
> +
>  config MICROCHIP_PFSOC
>      bool
>      default y
> diff --git a/hw/riscv/cva6.c b/hw/riscv/cva6.c
> new file mode 100644
> index 0000000000..39aa118b21
> --- /dev/null
> +++ b/hw/riscv/cva6.c
> @@ -0,0 +1,265 @@
> +/*
> + * QEMU RISC-V Board for OpenHW CVA6 SoC
> + *
> + * Copyright (c) 2025 Codethink Ltd
> + * Ben Dooks <ben.dooks@codethink.co.uk>
> + *
> + * SPDX-License-Identifier: GPL-2.0-or-later
> + */
> +
> +#include "qemu/osdep.h"
> +#include "qemu/error-report.h"
> +#include "qemu/units.h"
> +#include "qapi/error.h"
> +#include "qapi/visitor.h"
> +#include "hw/boards.h"
> +#include "hw/irq.h"
> +#include "hw/loader.h"
> +#include "hw/sysbus.h"
> +#include "hw/misc/unimp.h"
> +
> +#include "hw/sd/sd.h"
> +#include "hw/ssi/ssi.h"
> +
> +#include "hw/riscv/cva6.h"
> +#include "hw/riscv/boot.h"
> +#include "hw/intc/riscv_aclint.h"
> +
> +#include "system/system.h"
> +#include "system/device_tree.h"
> +
> +#include <libfdt.h>
> +
> +#define CVA6_ROM_BASE  0x10000
> +
> +static const MemMapEntry cva6_memmap[] =3D {
> +    [CVA6_DEBUG] =3D              {  0x0000000,  0x1000 },
> +    [CVA6_ROM] =3D                { CVA6_ROM_BASE, 0x10000 },
> +    [CVA6_CLINT] =3D              {  0x2000000, 0xC0000 },
> +    [CVA6_PLIC] =3D               {  0xC000000, 0x4000000 },
> +    [CVA6_UART] =3D               { 0x10000000, 0x1000 },
> +    [CVA6_TIMER] =3D              { 0x18000000, 0x10000 },
> +    [CVA6_SPI] =3D                { 0x20000000, 0x800000 },
> +    [CVA6_ETHERNET] =3D           { 0x30000000, 0x10000 },
> +    [CVA6_GPIO] =3D               { 0x40000000, 0x1000 },
> +    [CVA6_DRAM] =3D               { 0x80000000, 0x40000000 },
> +};
> +
> +static void cva6_machine_init(MachineState *machine)
> +{
> +    MachineClass *mc =3D MACHINE_GET_CLASS(machine);
> +    MemoryRegion *sys_mem =3D get_system_memory();
> +    hwaddr dram_addr =3D cva6_memmap[CVA6_DRAM].base;
> +    hwaddr dram_size =3D cva6_memmap[CVA6_DRAM].size;
> +    CVA6State *s =3D CVA6_MACHINE(machine);
> +    RISCVBootInfo boot_info;
> +
> +    object_initialize_child(OBJECT(machine), "soc", &s->soc, TYPE_RISCV_=
CVA6);
> +    qdev_realize(DEVICE(&s->soc), NULL, &error_fatal);
> +
> +    if (machine->ram_size > mc->default_ram_size) {
> +        error_report("RAM size is too big for DRAM area");
> +        exit(EXIT_FAILURE);
> +    }
> +
> +    memory_region_add_subregion(sys_mem, dram_addr, machine->ram);
> +    riscv_boot_info_init(&boot_info, &s->soc.cpus);
> +
> +    /* support two booting methods, either by supplying the bootrom as
> +     * -firmware or supplying a kernel and fdt file that's loaded and
> +     * executed via a fake boot vector
> +     */
> +
> +    if (machine->firmware) {
> +         hwaddr firmware_load_addr =3D cva6_memmap[CVA6_ROM].base;
> +         riscv_load_firmware(machine->firmware, &firmware_load_addr, NUL=
L);
> +    }
> +
> +     if (machine->kernel_filename) {
> +         uint64_t fdt_load_addr;
> +
> +         riscv_load_kernel(machine, &boot_info, dram_addr, false, NULL);
> +
> +         if (machine->dtb) {
> +             int fdt_size;
> +
> +             machine->fdt =3D load_device_tree(machine->dtb, &fdt_size);
> +             if (!machine->fdt) {
> +                error_report("load_device_tree() failed");
> +                exit(1);
> +             }
> +
> +             fdt_load_addr =3D riscv_compute_fdt_addr(dram_addr, dram_si=
ze,
> +                                                    machine, &boot_info)=
;
> +
> +             riscv_load_fdt(fdt_load_addr, machine->fdt);
> +         } else {
> +             warn_report_once("no device tree file provided for kernel b=
oot");
> +             fdt_load_addr =3D 0x0;
> +         }
> +
> +         /* kernel only, let's use the bootrom to build a simple resetve=
c
> +          * to start the kernel
> +          */
> +
> +         riscv_setup_rom_reset_vec(machine, &s->soc.cpus,
> +                                   boot_info.image_low_addr,
> +                                   cva6_memmap[CVA6_ROM].base,
> +                                   cva6_memmap[CVA6_ROM].size,
> +                                   dram_addr, fdt_load_addr);

Shouldn't this be inside a !machine->firmware ?

Alistair

> +    }
> +}
> +
> +static void cva6_machine_class_init(ObjectClass *oc, const void *data)
> +{
> +    MachineClass *mc =3D MACHINE_CLASS(oc);
> +
> +    mc->desc =3D "RISC-V board for CVA6";
> +    mc->init =3D cva6_machine_init;
> +    mc->max_cpus =3D 1;
> +    mc->default_ram_id =3D "cva6.ram";
> +    mc->default_cpu_type =3D TYPE_RISCV_CPU_CVA6;
> +    mc->default_ram_size =3D cva6_memmap[CVA6_DRAM].size;
> +};
> +
> +static void cva6_soc_init(Object *obj)
> +{
> +    CVA6SoCState *s =3D RISCV_CVA6(obj);
> +
> +    object_initialize_child(obj, "cpus", &s->cpus, TYPE_RISCV_HART_ARRAY=
);
> +}
> +
> +static void cva6_add_spi(CVA6SoCState *s, const MemMapEntry *map)
> +{
> +    DriveInfo *dinfo;
> +    BlockBackend *blk;
> +    DeviceState *card_dev;
> +    qemu_irq sd_cs;
> +    DeviceState *sddev;
> +    SysBusDevice *busdev;
> +    DeviceState *spi_dev;
> +    SSIBus *spi;
> +
> +    spi_dev =3D qdev_new("xlnx.xps-spi");
> +    qdev_prop_set_uint8(spi_dev, "num-ss-bits", 1);
> +    qdev_prop_set_string(spi_dev, "endianness", "little");
> +
> +    busdev =3D SYS_BUS_DEVICE(spi_dev);
> +    sysbus_realize_and_unref(busdev, &error_fatal);
> +    sysbus_mmio_map(busdev, 0, map->base);
> +    sysbus_connect_irq(busdev, 0, qdev_get_gpio_in(DEVICE(s->plic), CVA6=
_SPI_IRQ));
> +
> +    spi =3D (SSIBus *)qdev_get_child_bus(spi_dev, "spi");
> +
> +    sddev =3D ssi_create_peripheral(spi, "ssi-sd");
> +    sd_cs =3D qdev_get_gpio_in_named(sddev, SSI_GPIO_CS, 0);
> +    sysbus_connect_irq(busdev, 1, sd_cs);
> +
> +    dinfo =3D drive_get(IF_SD, 0, 0);
> +    blk =3D dinfo ? blk_by_legacy_dinfo(dinfo) : NULL;
> +    card_dev =3D qdev_new(TYPE_SD_CARD_SPI);
> +    qdev_prop_set_drive_err(card_dev, "drive", blk, &error_fatal);
> +
> +    qdev_realize_and_unref(card_dev, qdev_get_child_bus(sddev, "sd-bus")=
, &error_fatal);
> +}
> +
> +static void not_implemented(const char *name, const MemMapEntry *map)
> +{
> +    create_unimplemented_device(name, map->base, map->size);
> +}
> +
> +static void cva6_soc_realize(DeviceState *dev_soc, Error **errp)
> +{
> +    MemoryRegion *system_memory =3D get_system_memory();
> +    MachineState *ms =3D MACHINE(qdev_get_machine());
> +    CVA6SoCState *s =3D RISCV_CVA6(dev_soc);
> +    const MemMapEntry *memmap =3D cva6_memmap;
> +    MemoryRegion *rom =3D g_new(MemoryRegion, 1);
> +    g_autofree char *plic_hart_config;
> +
> +    object_property_set_str(OBJECT(&s->cpus), "cpu-type", ms->cpu_type,
> +                            &error_abort);
> +    object_property_set_int(OBJECT(&s->cpus), "num-harts", ms->smp.cpus,
> +                            &error_abort);
> +    object_property_set_int(OBJECT(&s->cpus), "resetvec", CVA6_ROM_BASE,
> +                            &error_abort);
> +    sysbus_realize(SYS_BUS_DEVICE(&s->cpus), &error_fatal);
> +
> +    /* boot rom */
> +    memory_region_init_rom(rom, OBJECT(dev_soc), "riscv.cva6.bootrom",
> +                           memmap[CVA6_ROM].size, &error_fatal);
> +    memory_region_add_subregion(system_memory, memmap[CVA6_ROM].base,
> +                                rom);
> +
> +    /* create PLIC hart topology configuration string */
> +    plic_hart_config =3D riscv_plic_hart_config_string(ms->smp.cpus);
> +
> +    /* MMIO */
> +    s->plic =3D sifive_plic_create(memmap[CVA6_PLIC].base,
> +        plic_hart_config, ms->smp.cpus, 0,
> +        CVA6_PLIC_NUM_SOURCES,
> +        CVA6_PLIC_NUM_PRIORITIES,
> +        CVA6_PLIC_PRIORITY_BASE,
> +        CVA6_PLIC_PENDING_BASE,
> +        CVA6_PLIC_ENABLE_BASE,
> +        CVA6_PLIC_ENABLE_STRIDE,
> +        CVA6_PLIC_CONTEXT_BASE,
> +        CVA6_PLIC_CONTEXT_STRIDE,
> +        memmap[CVA6_PLIC].size);
> +
> +    riscv_aclint_swi_create(memmap[CVA6_CLINT].base, 0,
> +                            ms->smp.cpus, false);
> +
> +    riscv_aclint_mtimer_create(
> +        memmap[CVA6_CLINT].base + RISCV_ACLINT_SWI_SIZE,
> +        RISCV_ACLINT_DEFAULT_MTIMER_SIZE, 0, ms->smp.cpus,
> +        RISCV_ACLINT_DEFAULT_MTIMECMP, RISCV_ACLINT_DEFAULT_MTIME,
> +        CLINT_TIMEBASE_FREQ, true);
> +
> +    /* something in cva6-sdk uboot seems to prod the debug
> +     * unit by accident, so make it not implemented.
> +     */
> +    not_implemented("debug", &memmap[CVA6_DEBUG]);
> +
> +    /* 16550 uart, one 32bit register per 32bit word */
> +
> +    serial_mm_init(system_memory, memmap[CVA6_UART].base, 2,
> +                   qdev_get_gpio_in(DEVICE(s->plic), CVA6_UART_IRQ),
> +                   50*1000*10000,
> +                   serial_hd(0), DEVICE_LITTLE_ENDIAN);
> +
> +    /* just unimplement the timers, network and gpio here for now.
> +     * no-one seems to be using the apb timer block anyway,
> +     */
> +    not_implemented("net", &memmap[CVA6_ETHERNET]);
> +    not_implemented("gpio", &memmap[CVA6_GPIO]);
> +    not_implemented("timer", &memmap[CVA6_TIMER]);
> +
> +    /* connect xilinx spi block here */
> +    cva6_add_spi(s, &memmap[CVA6_SPI]);
> +}
> +
> +static void cva6_soc_class_init(ObjectClass *oc, const void *data)
> +{
> +    DeviceClass *dc =3D DEVICE_CLASS(oc);
> +
> +    dc->realize =3D cva6_soc_realize;
> +    dc->user_creatable =3D false;
> +};
> +
> +static const TypeInfo cva6_types[] =3D {
> +    {
> +        .name           =3D TYPE_RISCV_CVA6,
> +        .parent         =3D TYPE_DEVICE,
> +        .instance_size  =3D sizeof(CVA6SoCState),
> +        .instance_init  =3D cva6_soc_init,
> +        .class_init     =3D cva6_soc_class_init,
> +    }, {
> +        .name           =3D TYPE_CVA6_MACHINE,
> +        .parent         =3D TYPE_MACHINE,
> +        .instance_size  =3D sizeof(CVA6State),
> +        .class_init     =3D cva6_machine_class_init,
> +    }
> +};
> +
> +DEFINE_TYPES(cva6_types)
> diff --git a/hw/riscv/meson.build b/hw/riscv/meson.build
> index 2a8d5b136c..88c7eac970 100644
> --- a/hw/riscv/meson.build
> +++ b/hw/riscv/meson.build
> @@ -2,6 +2,7 @@ riscv_ss =3D ss.source_set()
>  riscv_ss.add(files('boot.c'))
>  riscv_ss.add(when: 'CONFIG_RISCV_NUMA', if_true: files('numa.c'))
>  riscv_ss.add(files('riscv_hart.c'))
> +riscv_ss.add(when: 'CONFIG_CVA6', if_true: files('cva6.c'))
>  riscv_ss.add(when: 'CONFIG_OPENTITAN', if_true: files('opentitan.c'))
>  riscv_ss.add(when: 'CONFIG_RISCV_VIRT', if_true: files('virt.c'))
>  riscv_ss.add(when: 'CONFIG_SHAKTI_C', if_true: files('shakti_c.c'))
> diff --git a/include/hw/riscv/cva6.h b/include/hw/riscv/cva6.h
> new file mode 100644
> index 0000000000..48e0979a0a
> --- /dev/null
> +++ b/include/hw/riscv/cva6.h
> @@ -0,0 +1,88 @@
> +/*
> + * QEMU RISC-V Board for OpenHW CVA6 SoC
> + * https://github.com/openhwgroup/cva6/tree/master/corev_apu
> + *
> + * Copyright (c) 2025 Codethink Ltd
> + * Ben Dooks <ben.dooks@codethink.co.uk>
> + *
> + * SPDX-License-Identifier: GPL-2.0-or-later
> + */
> +
> +#ifndef HW_CVA6_H
> +#define HW_CVA6_H
> +
> +#include "hw/riscv/riscv_hart.h"
> +#include "hw/intc/sifive_plic.h"
> +#include "hw/char/serial-mm.h"
> +
> +#include "hw/boards.h"
> +#include "hw/sysbus.h"
> +#include "qom/object.h"
> +
> +#define TYPE_RISCV_CVA6 "riscv.cva6.soc"
> +OBJECT_DECLARE_SIMPLE_TYPE(CVA6SoCState, RISCV_CVA6)
> +
> +typedef struct CVA6SoCState {
> +    /*< private >*/
> +    DeviceState parent_obj;
> +
> +    /*< public >*/
> +    RISCVHartArrayState cpus;
> +    DeviceState *plic;
> +    MemoryRegion rom;
> +
> +    uint32_t resetvec;
> +} CVA6SoCState;
> +
> +#define TYPE_CVA6_MACHINE MACHINE_TYPE_NAME("cva6")
> +OBJECT_DECLARE_SIMPLE_TYPE(CVA6State, CVA6_MACHINE)
> +
> +typedef struct CVA6State {
> +    /*< private >*/
> +    MachineState parent_obj;
> +
> +    /*< public >*/
> +    CVA6SoCState soc;
> +}
> +CVA6State;
> +
> +enum {
> +    CVA6_DEBUG,
> +    CVA6_ROM,
> +    CVA6_CLINT,
> +    CVA6_PLIC,
> +    CVA6_UART,
> +    CVA6_TIMER,
> +    CVA6_SPI,
> +    CVA6_ETHERNET,
> +    CVA6_GPIO,
> +    CVA6_DRAM,
> +};
> +
> +enum {
> +    CVA6_UART_IRQ       =3D 1,
> +    CVA6_SPI_IRQ        =3D 2,
> +    CVA6_ETH_IRQ        =3D 3,
> +    CVA6_TIMER0_OVF_IRQ =3D 4,
> +    CVA6_TIMER0_CMP_IRQ =3D 5,
> +    CVA6_TIMER1_OVF_IRQ =3D 6,
> +    CVA6_TIMER1_CMP_IRQ =3D 7,
> +};
> +
> +#define CLINT_TIMEBASE_FREQ 25000000
> +
> +/*
> + * plic register interface in corev_apu/rv_plic/rtl/plic_regmap.sv
> + * https://github.com/pulp-platform/rv_plic/blob/master/rtl/plic_regmap.=
sv
> +*/
> +
> +#define CVA6_PLIC_NUM_SOURCES           32
> +#define CVA6_PLIC_NUM_PRIORITIES        7
> +#define CVA6_PLIC_PRIORITY_BASE         0x0000
> +#define CVA6_PLIC_PENDING_BASE          0x1000
> +#define CVA6_PLIC_ENABLE_BASE           0x2000
> +#define CVA6_PLIC_ENABLE_STRIDE         0x80
> +#define CVA6_PLIC_CONTEXT_BASE          0x200000
> +#define CVA6_PLIC_CONTEXT_STRIDE        0x1000
> +
> +#endif /* HW_CVA6_H */
> --
> 2.37.2.352.g3c44437643
>
>

