module dff_pos_sync(
    input d,
    input clk,
    input reset,
    output logic q,
);

    always_ff @ (posedge clk)
    begin
        if (reset)
        begin
            q <= 1'b0;
        end
        else
        begin
            q <= d;
        end
    end
endmodule
