// Seed: 857899905
module module_0 (
    output wand id_0,
    output supply1 id_1,
    input uwire id_2,
    input tri id_3
);
  assign id_1 = 1'b0 & 'b0;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output logic id_2,
    output tri id_3,
    output supply1 id_4,
    input tri id_5,
    input tri1 id_6,
    output tri id_7,
    input wor id_8,
    input uwire id_9,
    input wor id_10,
    output tri id_11,
    input tri id_12,
    input supply0 id_13,
    output uwire id_14,
    input wand id_15,
    output supply0 id_16,
    input supply0 id_17,
    input wire id_18
);
  wire id_20;
  parameter id_21 = 1;
  module_0 modCall_1 (
      id_7,
      id_11,
      id_18,
      id_8
  );
  assign modCall_1.id_0 = 0;
  always @(posedge id_10) begin : LABEL_0
    id_2 <= -1 - -1;
  end
endmodule
