Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[10:05:12.496457] Configured Lic search path (21.01-s002): 5280@10.10.12.55

Version: 21.14-s082_1, built Thu Jun 23 02:02:08 PDT 2022
Options: 
Date:    Tue Sep 03 10:05:12 2024
Host:    vlsilab01.nitdelhi.ac.in (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (12cores*20cpus*1physical cpu*12th Gen Intel(R) Core(TM) i7-12700 25600KB) (15930380KB)
PID:     15300
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)


[10:05:12.108602] Periodic Lic check successful
[10:05:12.108602] Feature usage summary:
[10:05:12.108602] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (4 seconds elapsed).

WARNING: This version of the tool is 802 days old.
@genus:root: 1> source exic1.tcl
Sourcing './exic1.tcl' (Tue Sep 03 10:05:21 IST 2024)...
#@ Begin verbose source ./exic1.tcl
@file(exic1.tcl) 6: set x 90nm
@file(exic1.tcl) 7: set y 64
@file(exic1.tcl) 8: set z ksa64
@file(exic1.tcl) 9: 			set_db init_lib_search_path /home/install/FOUNDRY/digital/$x/dig/lib/
  Setting attribute of root '/': 'init_lib_search_path' = /home/install/FOUNDRY/digital/90nm/dig/lib/
@file(exic1.tcl) 10: 			set_db library slow.lib

Threads Configured:3

  Message Summary for Library slow.lib:
  *************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  Missing library level attribute. [LBR-516]: 1
  *************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
  Setting attribute of root '/': 'library' = slow.lib
@file(exic1.tcl) 11: 			set_db init_lib_search_path /home/install/FOUNDRY/digital/$x/dig/lib/
Warning : Cannot modify library search path after reading library(s). [TUI-83]
        : Cannot modify 'init_lib_search_path' attribute to '/home/install/FOUNDRY/digital/90nm/dig/lib/'
        : You must set the 'init_lib_search_path' attribute before you set the 'library' attribute.
  Setting attribute of root '/': 'init_lib_search_path' = /home/install/FOUNDRY/digital/90nm/dig/lib/
@file(exic1.tcl) 12: 			set_db library slow.lib
Freeing libraries in memory (slow.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow.lib'.
  Setting attribute of root '/': 'library' = slow.lib
@file(exic1.tcl) 13: 			
@file(exic1.tcl) 14: 			read_hdl /home/vlsi_39/Desktop/Rohit_Bhatt/Pj/KSA64/KSA64.v
@file(exic1.tcl) 16: 			elaborate $z
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'ksa64' from file '/home/vlsi_39/Desktop/Rohit_Bhatt/Pj/KSA64/KSA64.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'ksa64'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: ksa64, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: ksa64, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(exic1.tcl) 18: 			set_input_delay -max 0.8 [all_inputs]
@file(exic1.tcl) 19: 			set_output_delay -max 0.8 [all_output]
@file(exic1.tcl) 20: 			set_input_transition 0.12 [all_inputs]
@file(exic1.tcl) 21: 			set_load 0.15 [all_outputs]
@file(exic1.tcl) 22: 			set_max_fanout 20.00 [current_design]
@file(exic1.tcl) 23: 			syn_generic

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 127.0 ps std_slew: 15.5 ps std_load: 7.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: ksa64, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'ksa64' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:22 (Sep03) |  358.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: ksa64, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: ksa64, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: ksa64, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: ksa64, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: ksa64, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: ksa64, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: ksa64, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: ksa64, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: ksa64, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: ksa64, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.007s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: ksa64, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: ksa64, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: ksa64, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: ksa64, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.007s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: ksa64, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: ksa64, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: ksa64, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: ksa64, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: ksa64, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: ksa64, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: ksa64, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       0 |         0.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         1.00 | 
| hlo_inequality_transform  |       0 |       0 |         7.00 | 
| hlo_reconv_opt            |       0 |       0 |         1.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       0 |         0.00 | 
| hlo_identity_transform    |       0 |       0 |         7.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'ksa64'.
Info    : Skipping datapath optimization. [DPOPT-5]
        : There is no datapath logic in 'ksa64'.
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: ksa64, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: ksa64, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: ksa64, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.011s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        11.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                   Message Text                    |
--------------------------------------------------------------------------------
| DPOPT-5  |Info    |    1 |Skipping datapath optimization.                    |
| DPOPT-6  |Info    |    1 |Pre-processed datapath logic.                      |
| ELAB-1   |Info    |    1 |Elaborating Design.                                |
| ELAB-3   |Info    |    1 |Done Elaborating Design.                           |
| LBR-41   |Info    |    2 |An output library pin lacks a function attribute.  |
|          |        |      |If the remainder of this library cell's semantic   |
|          |        |      | checks are successful, it will be considered as a |
|          |        |      | timing-model                                      |
|          |        |      | (because one of its outputs does not have a valid |
|          |        |      | function.                                         |
| LBR-155  |Info    |  372 |Mismatch in unateness between 'timing_sense'       |
|          |        |      | attribute and the function.                       |
|          |        |      |The 'timing_sense' attribute will be respected.    |
| LBR-161  |Info    |    1 |Setting the maximum print count of this message to |
|          |        |      | 10 if information_level is less than 9.           |
| LBR-162  |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense arcs |
|          |        |      | have been processed.                              |
|          |        |      |Setting the 'timing_sense' to non_unate.           |
| LBR-170  |Info    |   48 |Ignoring specified timing sense.                   |
|          |        |      |Timing sense should never be set with              |
|          |        |      | 'rising_edge' or 'falling_edge' timing type.      |
| LBR-412  |Info    |    2 |Created nominal operating condition.               |
|          |        |      |The nominal operating condition is represented,    |
|          |        |      | either by the nominal PVT values specified in the |
|          |        |      | library source                                    |
|          |        |      | (via nom_process,nom_voltage and nom_temperature  |
|          |        |      | respectively)                                     |
|          |        |      | , or by the default PVT values (1.0,1.0,1.0).     |
| LBR-516  |Info    |    1 |Missing library level attribute.                   |
| LBR-518  |Info    |    1 |Missing a function attribute in the output pin     |
|          |        |      | definition.                                       |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.       |
| SYNTH-1  |Info    |    1 |Synthesizing.                                      |
| TUI-83   |Warning |    1 |Cannot modify library search path after reading    |
|          |        |      | library(s).                                       |
|          |        |      |You must set the 'init_lib_search_path' attribute  |
|          |        |      | before you set the 'library' attribute.           |
--------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 20 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

PBS_Generic_Opt-Post - Elapsed_Time 2, CPU_Time 1.6909140000000003
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:22 (Sep03) |  358.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:01(00:00:02) | 100.0(100.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:22 (Sep03) |  358.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:01(00:00:02) | 100.0(100.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -      1060      8209       358
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       752      5737       358
##>G:Misc                               2
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        2
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'ksa64' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(exic1.tcl) 25: 			write_hdl

// Generated by Cadence Genus(TM) Synthesis Solution 21.14-s082_1
// Generated on: Sep  3 2024 10:05:24 IST (Sep  3 2024 04:35:24 UTC)

// Verification Directory fv/ksa64 

module ksa64(carryout, sum, a, b, cin);
  input [63:0] a, b;
  input cin;
  output carryout;
  output [63:0] sum;
  wire [63:0] a, b;
  wire cin;
  wire carryout;
  wire [63:0] sum;
  wire [63:0] p;
  wire [63:0] cccccg;
  wire [63:0] ccccg;
  wire [63:0] ccg;
  wire [63:0] ccccccg;
  wire [63:0] cg;
  wire [63:0] cccg;
  wire n_1205, n_1209, n_1289, n_1290, n_1291, n_1307, n_1327, n_1352;
  wire n_1400, n_1422, n_1452, n_1498, n_1601, n_1602, n_1658, n_1667;
  wire n_1668, n_1705, n_1706, n_1707, n_1709, n_1710, n_1711, n_1712;
  wire n_1713, n_1714, n_1716, n_1718, n_1719, n_1721, n_1723, n_1724;
  wire n_1725, n_1726, n_1727, n_1730, n_1731, n_1732, n_1733, n_1734;
  wire n_1735, n_1736, n_1737, n_1738, n_1739, n_1740, n_1741, n_1743;
  wire n_1744, n_1745, n_1747, n_1748, n_1749, n_1750, n_1751, n_1752;
  wire n_1753, n_1754, n_1756, n_1757, n_1758, n_1759, n_1760, n_1761;
  wire n_1762, n_1763, n_1764, n_1765, n_1767, n_1768, n_1769, n_1770;
  wire n_1771, n_1772, n_1774, n_1775, n_1776, n_1777, n_1783, n_1808;
  wire n_1809, n_1810, n_1811, n_1812, n_1813, n_1814, n_1815, n_1816;
  wire n_1817, n_1818, n_1819, n_1820, n_1821, n_1822, n_1823, n_1824;
  wire n_1830, n_1832, n_1833, n_1836, n_1837, n_1840, n_1841, n_1842;
  wire n_1843, n_1845, n_1846, n_1856, n_1858, n_1859, n_1860, n_1861;
  wire n_1862, n_1863, n_1864, n_1865, n_1866, n_1867, n_1868, n_1869;
  wire n_1870, n_1871, n_1872, n_1873, n_1877, n_1878, n_1879, n_1880;
  wire n_1882, n_1885, n_1887, n_1888, n_1893, n_1895, n_1897, n_1898;
  wire n_1899, n_1900, n_1901, n_1902, n_1903, n_1904, n_1907, n_1910;
  wire n_1917, n_1918, n_1919, n_1926, n_1927, n_1928, n_1935, n_1936;
  wire n_1937, n_1945, n_1946, n_1951, n_1952, n_1957, n_1958, n_1963;
  wire n_1964, n_1971, n_1972, n_1973, n_1980, n_1981, n_1982, n_1989;
  wire n_1990, n_1991, n_1998, n_1999, n_2000, n_2007, n_2008, n_2009;
  wire n_2016, n_2017, n_2018, n_2023, n_2024, n_2027, n_2030, n_2033;
  wire n_2036, n_2041, n_2042, n_2045, n_2048, n_2053, n_2054, n_2057;
  wire n_2060, n_2063, n_2068, n_2069, n_2072, n_2077, n_2078, n_2083;
  wire n_2084, n_2087, n_2092, n_2093, n_2096, n_2101, n_2102, n_2107;
  wire n_2108, n_2113, n_2114, n_2117, n_2122, n_2123, n_2128, n_2129;
  wire n_2134, n_2135, n_2140, n_2141, n_2146, n_2147, n_2152, n_2153;
  wire n_2156, n_2161, n_2162, n_2165, n_2168, n_2173, n_2174, n_2179;
  wire n_2180, n_2183, n_2188, n_2189, n_2194, n_2195, n_2200, n_2201;
  wire n_2206, n_2207, n_2212, n_2213, n_2218, n_2219, n_2224, n_2225;
  wire n_2228, n_2235, n_2236, n_2237, n_2240, n_2247, n_2248, n_2249;
  wire n_2254, n_2255, n_2260, n_2261, n_2269, n_2270, n_2273, n_2279;
  wire n_2284, n_2285, n_2288, n_2293, n_2294, n_2299, n_2300, n_2306;
  wire n_2314, n_2315, n_2325, n_2326, n_2327, n_2345, n_2351, n_2362;
  wire n_2363, n_2364, n_2365, n_2366, n_2391, n_2392, n_2393, n_2398;
  wire n_2399, n_2402, n_2407, n_2408, n_2411, n_2414, n_2423, n_2428;
  wire n_2429, n_2432, n_2437, n_2438, n_2447, n_2460, n_2461, n_2462;
  wire n_2465, n_2473, n_2474, n_2480, n_2483, n_2486, n_2489, n_2494;
  wire n_2495, n_2500, n_2501, n_2504, n_2507, n_2513, n_2516, n_2521;
  wire n_2522, n_2528, n_2531, n_2534, n_2537, n_2540, n_2543, n_2549;
  wire n_2555, n_2558, n_2561, n_2564, n_2567, n_2570, n_2573, n_2587;
  wire n_2588, n_2589, n_2590, n_2591, n_2606, n_2607, n_2608, n_2609;
  wire n_2610, n_2611, n_2612, n_2617, n_2618, n_2621, n_2628, n_2629;
  wire n_2630, n_2661, n_2662, n_2663, n_2664, n_2665, n_2666, n_2667;
  wire n_2668, n_2669, n_2670, n_2671, n_2672, n_2673, n_2674, n_2675;
  wire n_2676, n_2677, n_2678, n_2679, n_2680, n_2681, n_2682, n_2683;
  wire n_2684, n_2685, n_2686, n_2687, n_2688, n_2689, n_2690, n_2691;
  wire n_2692, n_2693, n_2694, n_2695, n_2696, n_2697, n_2698, n_2699;
  wire n_2700, n_2701, n_2702, n_2703, n_2704, n_2705, n_2706, n_2707;
  wire n_2708, n_2709, n_2710, n_2711, n_2712, n_2713, n_2714, n_2715;
  wire n_2716, n_2717, n_2718, n_2719, n_2720, n_2721, n_2722, n_2723;
  wire n_2724, n_2725, n_2726, n_2727, n_2728, n_2729, n_2730, n_2731;
  wire n_2732, n_2733, n_2734, n_2735, n_2736, n_2737, n_2738, n_2739;
  wire n_2740, n_2741, n_2742, n_2743, n_2744, n_2745, n_2746, n_2747;
  wire n_2748, n_2749, n_2750, n_2751, n_2752, n_2753, n_2754, n_2755;
  wire n_2756, n_2757, n_2758, n_2759, n_2760, n_2761, n_2762, n_2763;
  wire n_2764, n_2765, n_2766, n_2767, n_2768, n_2769, n_2770, n_2771;
  wire n_2772, n_2773, n_2774, n_2775, n_2776, n_2777, n_2778, n_2779;
  wire n_2780, n_2781, n_2782, n_2783, n_2784, n_2785, n_2786, n_2787;
  wire n_2788, n_2789, n_2790, n_2791, n_2792, n_2793, n_2794, n_2795;
  wire n_2796, n_2797, n_2798, n_2799, n_2800, n_2801, n_2802, n_2803;
  wire n_2804, n_2805, n_2806, n_2807, n_2808, n_2809, n_2810, n_2811;
  wire n_2812, n_2813, n_2814, n_2815, n_2816, n_2817, n_2818, n_2819;
  wire n_2820, n_2821, n_2822, n_2823, n_2824, n_2825, n_2826, n_2827;
  wire n_2828, n_2829, n_2830, n_2831, n_2832, n_2833, n_2834, n_2835;
  wire n_2836, n_2837, n_2838, n_2839, n_2840, n_2841, n_2842, n_2843;
  wire n_2844, n_2845, n_2846, n_2847, n_2848, n_2849, n_2850, n_2851;
  wire n_2852, n_2853, n_2854, n_2855, n_2856, n_2857, n_2858, n_2859;
  wire n_2860, n_2861, n_2862, n_2863, n_2864, n_2865, n_2866, n_2867;
  wire n_2868, n_2869, n_2870, n_2871, n_2872, n_2873, n_2874, n_2875;
  wire n_2876, n_2877, n_2878, n_2879, n_2880, n_2881, n_2882, n_2883;
  wire n_2884, n_2885, n_2886, n_2887, n_2888, n_2889, n_2890, n_2891;
  wire n_2892, n_2893, n_2894, n_2895, n_2896, n_2897, n_2898, n_2899;
  wire n_2900;
  nand g9436 (n_1709, p[52], p[51]);
  nand g9452 (n_1712, p[53], p[54]);
  nand g9461 (n_1713, p[29], cccccg[28]);
  nand g9674 (n_1771, b[29], a[29]);
  or g9678 (n_1772, wc, n_1713);
  not gc (wc, p[30]);
  nand g9688 (n_1775, b[0], a[0]);
  or g10016 (n_1821, a[37], b[37]);
  nand g10025 (n_1824, n_1713, n_1771);
  or g10043 (n_1832, wc0, n_1290);
  not gc0 (wc0, n_1772);
  or g10046 (n_1833, b[1], a[1]);
  or g10053 (n_1836, cccccg[21], a[22]);
  or g10056 (n_1837, cccccg[18], a[19]);
  or g10063 (n_1840, cccccg[17], b[18]);
  or g10066 (n_1841, ccccg[8], a[9]);
  or g10069 (n_1842, ccccg[15], a[16]);
  or g10072 (n_1843, b[8], a[8]);
  or g10077 (n_1845, ccg[3], b[4]);
  or g10167 (n_1858, a[24], b[24]);
  or g10169 (n_1859, a[11], b[11]);
  or g10171 (n_1860, a[20], b[20]);
  or g10173 (n_1861, a[25], b[25]);
  or g10175 (n_1862, a[26], b[26]);
  or g10177 (n_1863, a[10], b[10]);
  or g10179 (n_1864, a[23], b[23]);
  or g10181 (n_1865, a[2], b[2]);
  or g10183 (n_1866, a[27], b[27]);
  or g10185 (n_1867, a[7], b[7]);
  or g10187 (n_1868, a[5], b[5]);
  or g10189 (n_1869, a[14], b[14]);
  or g10191 (n_1870, a[6], b[6]);
  or g10193 (n_1871, a[12], b[12]);
  or g10195 (n_1872, a[13], b[13]);
  or g10251 (n_1900, a[15], b[15]);
  or g10253 (n_1901, a[3], b[3]);
  or g10255 (n_1902, a[28], b[28]);
  or g10257 (n_1903, a[21], b[21]);
  or g10259 (n_1904, a[17], b[17]);
  nand g10754 (carryout, n_2437, n_2438);
  or g10755 (n_2661, wc1, ccccccg[59]);
  not gc1 (wc1, p[60]);
  or g10756 (n_2662, p[60], wc2);
  not gc2 (wc2, ccccccg[59]);
  nand g10757 (sum[60], n_2661, n_2662);
  nand g10758 (n_2437, n_1846, p[63]);
  or g10759 (n_2663, wc3, p[63]);
  not gc3 (wc3, n_1846);
  or g10760 (n_2664, n_1846, wc4);
  not gc4 (wc4, p[63]);
  nand g10761 (sum[63], n_2663, n_2664);
  or g10762 (n_1846, n_1452, wc5);
  not gc5 (wc5, n_2429);
  or g10763 (ccccccg[59], wc6, n_2591);
  not gc6 (wc6, n_1980);
  or g10764 (n_2665, wc7, ccccccg[61]);
  not gc7 (wc7, p[62]);
  or g10765 (n_2666, p[62], wc8);
  not gc8 (wc8, ccccccg[61]);
  nand g10766 (sum[62], n_2665, n_2666);
  or g10767 (n_2667, wc9, ccccccg[57]);
  not gc9 (wc9, p[58]);
  or g10768 (n_2668, p[58], wc10);
  not gc10 (wc10, ccccccg[57]);
  nand g10769 (sum[58], n_2667, n_2668);
  or g10770 (ccccccg[61], n_1769, wc11);
  not gc11 (wc11, n_2428);
  or g10771 (n_2429, n_2428, wc12);
  not gc12 (wc12, p[62]);
  or g10772 (n_2669, wc13, ccccccg[53]);
  not gc13 (wc13, p[54]);
  or g10773 (n_2670, p[54], wc14);
  not gc14 (wc14, ccccccg[53]);
  nand g10774 (sum[54], n_2669, n_2670);
  or g10775 (n_2591, wc15, n_2590);
  not gc15 (wc15, n_2364);
  nand g10776 (n_2590, n_2588, n_2589);
  or g10777 (n_2671, wc16, p[59]);
  not gc16 (wc16, n_1422);
  or g10778 (n_2672, n_1422, wc17);
  not gc17 (wc17, p[59]);
  nand g10779 (sum[59], n_2671, n_2672);
  or g10780 (n_2673, wc18, ccccccg[60]);
  not gc18 (wc18, p[61]);
  or g10781 (n_2674, p[61], wc19);
  not gc19 (wc19, ccccccg[60]);
  nand g10782 (sum[61], n_2673, n_2674);
  or g10783 (n_2428, n_1731, wc20);
  not gc20 (wc20, n_1422);
  or g10784 (n_2675, wc21, ccccccg[56]);
  not gc21 (wc21, p[57]);
  or g10785 (n_2676, p[57], wc22);
  not gc22 (wc22, ccccccg[56]);
  nand g10786 (sum[57], n_2675, n_2676);
  or g10787 (ccccccg[57], n_1762, wc23);
  not gc23 (wc23, n_2474);
  or g10788 (ccccccg[53], n_1289, wc24);
  not gc24 (wc24, n_2465);
  or g10789 (n_1422, n_1352, wc25);
  not gc25 (wc25, n_2414);
  nand g10790 (n_2465, n_1885, p[53]);
  or g10791 (n_2474, n_2473, wc26);
  not gc26 (wc26, p[57]);
  nand g10792 (ccccccg[56], n_1971, n_2473);
  or g10793 (n_2677, wc27, p[55]);
  not gc27 (wc27, n_1749);
  or g10794 (n_2678, n_1749, wc28);
  not gc28 (wc28, p[55]);
  nand g10795 (sum[55], n_2677, n_2678);
  or g10796 (ccccccg[60], n_1716, wc29);
  not gc29 (wc29, n_2402);
  or g10797 (n_2589, n_2587, n_1808);
  nand g10798 (n_1885, n_2461, n_2462);
  or g10799 (n_2414, n_1724, wc30);
  not gc30 (wc30, n_1205);
  nand g10800 (n_2473, n_1205, p[56]);
  or g10801 (n_2679, wc31, p[56]);
  not gc31 (wc31, n_1205);
  or g10802 (n_2680, n_1205, wc32);
  not gc32 (wc32, p[56]);
  nand g10803 (sum[56], n_2679, n_2680);
  or g10804 (n_2587, n_1819, wc33);
  not gc33 (wc33, ccccccg[51]);
  or g10805 (n_1749, n_1209, wc34);
  not gc34 (wc34, n_2549);
  nand g10806 (n_2402, n_1856, p[60]);
  or g10807 (n_2681, wc35, ccccccg[51]);
  not gc35 (wc35, p[52]);
  or g10808 (n_2682, p[52], wc36);
  not gc36 (wc36, ccccccg[51]);
  nand g10809 (sum[52], n_2681, n_2682);
  or g10810 (n_2683, wc37, p[51]);
  not gc37 (wc37, n_1307);
  or g10811 (n_2684, n_1307, wc38);
  not gc38 (wc38, p[51]);
  nand g10812 (sum[51], n_2683, n_2684);
  or g10813 (n_2549, n_2072, wc39);
  not gc39 (wc39, n_1307);
  or g10814 (n_1205, n_1736, n_2612);
  or g10815 (ccccccg[51], n_1291, wc40);
  not gc40 (wc40, n_2423);
  or g10816 (n_2462, n_2460, wc41);
  not gc41 (wc41, p[50]);
  or g10817 (n_1856, n_2366, wc42);
  not gc42 (wc42, n_2365);
  or g10818 (n_2365, n_1712, n_2362);
  or g10819 (n_1307, n_1730, wc43);
  not gc43 (wc43, n_2432);
  or g10820 (n_2612, wc44, n_2611);
  not gc44 (wc44, n_2610);
  or g10821 (n_2460, n_1709, wc45);
  not gc45 (wc45, ccccccg[49]);
  or g10822 (n_2685, wc46, ccccccg[49]);
  not gc46 (wc46, p[50]);
  or g10823 (n_2686, p[50], wc47);
  not gc47 (wc47, ccccccg[49]);
  nand g10824 (sum[50], n_2685, n_2686);
  nand g10825 (n_2423, n_1897, p[51]);
  or g10826 (n_2432, wc48, n_1727);
  not gc48 (wc48, ccccccg[48]);
  or g10827 (n_2687, wc49, ccccccg[48]);
  not gc49 (wc49, p[49]);
  or g10828 (n_2688, p[49], wc50);
  not gc50 (wc50, ccccccg[48]);
  nand g10829 (sum[49], n_2687, n_2688);
  or g10830 (n_2689, wc51, ccccccg[52]);
  not gc51 (wc51, p[53]);
  or g10831 (n_2690, p[53], wc52);
  not gc52 (wc52, ccccccg[52]);
  nand g10832 (sum[53], n_2689, n_2690);
  or g10833 (n_2691, wc53, ccccccg[46]);
  not gc53 (wc53, p[47]);
  or g10834 (n_2692, p[47], wc54);
  not gc54 (wc54, ccccccg[46]);
  nand g10835 (sum[47], n_2691, n_2692);
  nand g10836 (n_1897, n_2407, n_2408);
  or g10837 (n_2610, n_2607, wc55);
  not gc55 (wc55, p[48]);
  or g10838 (n_2693, wc56, ccccccg[45]);
  not gc56 (wc56, p[46]);
  or g10839 (n_2694, p[46], wc57);
  not gc57 (wc57, ccccccg[45]);
  nand g10840 (sum[46], n_2693, n_2694);
  or g10841 (ccccccg[49], n_1706, wc58);
  not gc58 (wc58, n_2447);
  or g10842 (n_2362, n_1819, wc59);
  not gc59 (wc59, ccccccg[52]);
  or g10843 (n_2695, wc60, ccccccg[42]);
  not gc60 (wc60, p[43]);
  or g10844 (n_2696, p[43], wc61);
  not gc61 (wc61, ccccccg[42]);
  nand g10845 (sum[43], n_2695, n_2696);
  nand g10846 (n_2447, n_1895, p[49]);
  or g10847 (n_2407, wc62, n_1727);
  not gc62 (wc62, n_1895);
  or g10848 (ccccccg[48], n_1770, wc63);
  not gc63 (wc63, n_2345);
  or g10849 (n_2697, wc64, ccccccg[47]);
  not gc64 (wc64, p[48]);
  or g10850 (n_2698, p[48], wc65);
  not gc65 (wc65, ccccccg[47]);
  nand g10851 (sum[48], n_2697, n_2698);
  or g10852 (ccccccg[52], wc66, n_2618);
  not gc66 (wc66, n_1989);
  or g10853 (ccccccg[46], cg[46], wc67);
  not gc67 (wc67, n_2411);
  or g10854 (n_2607, n_1816, wc68);
  not gc68 (wc68, ccccccg[47]);
  nand g10855 (ccccccg[45], n_2016, n_2543);
  or g10856 (ccccccg[47], n_1658, wc69);
  not gc69 (wc69, n_2399);
  nand g10857 (n_2618, n_2617, n_2461);
  nand g10858 (n_2543, n_1873, p[45]);
  nand g10859 (ccccccg[42], n_2009, n_2540);
  nand g10860 (n_1895, n_2392, n_2393);
  or g10861 (n_2411, wc70, n_1725);
  not gc70 (wc70, n_1873);
  or g10862 (n_2345, wc71, n_1783);
  not gc71 (wc71, n_1873);
  or g10863 (n_2399, n_2398, n_1725);
  or g10864 (n_2617, n_1709, wc72);
  not gc72 (wc72, n_1899);
  or g10865 (n_2699, wc73, ccccccg[41]);
  not gc73 (wc73, p[42]);
  or g10866 (n_2700, p[42], wc74);
  not gc74 (wc74, ccccccg[41]);
  nand g10867 (sum[42], n_2699, n_2700);
  or g10868 (n_1873, n_1774, wc75);
  not gc75 (wc75, n_2300);
  nand g10869 (n_2540, p[42], ccccccg[41]);
  or g10870 (n_2393, n_2391, wc76);
  not gc76 (wc76, p[44]);
  or g10871 (n_2391, wc77, n_1783);
  not gc77 (wc77, ccccccg[43]);
  or g10872 (n_2701, wc78, ccccccg[43]);
  not gc78 (wc78, p[44]);
  or g10873 (n_2702, p[44], wc79);
  not gc79 (wc79, ccccccg[43]);
  nand g10874 (sum[44], n_2701, n_2702);
  or g10875 (n_2300, n_2299, n_1726);
  nand g10876 (n_2398, n_1888, p[47]);
  nand g10877 (n_1899, n_1963, n_2516);
  nand g10878 (ccccccg[41], n_2007, n_2537);
  or g10879 (n_2516, wc80, n_1727);
  not gc80 (wc80, n_1898);
  or g10880 (n_2703, wc81, ccccccg[40]);
  not gc81 (wc81, p[41]);
  or g10881 (n_2704, p[41], wc82);
  not gc82 (wc82, ccccccg[40]);
  nand g10882 (sum[41], n_2703, n_2704);
  or g10883 (n_2299, wc83, n_1721);
  not gc83 (wc83, ccccccg[40]);
  nand g10884 (n_2537, ccccccg[40], p[41]);
  or g10885 (n_2705, wc84, ccccccg[38]);
  not gc84 (wc84, p[39]);
  or g10886 (n_2706, p[39], wc85);
  not gc85 (wc85, ccccccg[38]);
  nand g10887 (sum[39], n_2705, n_2706);
  or g10888 (ccccccg[43], n_1668, wc86);
  not gc86 (wc86, n_2351);
  nand g10889 (n_1888, n_2326, n_2327);
  or g10890 (ccccccg[40], n_1767, wc87);
  not gc87 (wc87, n_2294);
  or g10891 (n_2327, n_2325, n_1726);
  or g10892 (ccccccg[38], n_1707, wc88);
  not gc88 (wc88, n_2315);
  or g10893 (n_1898, n_1770, wc89);
  not gc89 (wc89, n_2279);
  or g10894 (n_2351, n_2325, wc90);
  not gc90 (wc90, p[43]);
  or g10895 (n_2325, wc91, n_1776);
  not gc91 (wc91, ccccccg[39]);
  or g10896 (n_2279, n_1783, wc92);
  not gc92 (wc92, ccccccg[44]);
  or g10897 (n_2707, wc93, ccccccg[39]);
  not gc93 (wc93, p[40]);
  or g10898 (n_2708, p[40], wc94);
  not gc94 (wc94, ccccccg[39]);
  nand g10899 (sum[40], n_2707, n_2708);
  or g10900 (n_2315, n_2314, wc95);
  not gc95 (wc95, p[38]);
  or g10901 (n_2709, wc96, ccccccg[44]);
  not gc96 (wc96, p[45]);
  or g10902 (n_2710, p[45], wc97);
  not gc97 (wc97, ccccccg[44]);
  nand g10903 (sum[45], n_2709, n_2710);
  or g10904 (n_2711, wc98, ccccccg[37]);
  not gc98 (wc98, p[38]);
  or g10905 (n_2712, p[38], wc99);
  not gc99 (wc99, ccccccg[37]);
  nand g10906 (sum[38], n_2711, n_2712);
  or g10907 (n_2294, n_2293, wc100);
  not gc100 (wc100, p[40]);
  or g10908 (n_2713, wc101, ccccccg[35]);
  not gc101 (wc101, p[36]);
  or g10909 (n_2714, p[36], wc102);
  not gc102 (wc102, ccccccg[35]);
  nand g10910 (sum[36], n_2713, n_2714);
  or g10911 (n_2715, wc103, ccccccg[34]);
  not gc103 (wc103, p[35]);
  or g10912 (n_2716, p[35], wc104);
  not gc104 (wc104, ccccccg[34]);
  nand g10913 (sum[35], n_2715, n_2716);
  or g10914 (ccccccg[37], cg[37], wc105);
  not gc105 (wc105, n_2288);
  or g10915 (ccccccg[39], n_1732, wc106);
  not gc106 (wc106, n_2306);
  or g10916 (ccccccg[44], n_1774, wc107);
  not gc107 (wc107, n_2273);
  or g10917 (n_2293, wc108, n_1327);
  not gc108 (wc108, n_1878);
  nand g10918 (n_2314, n_1878, n_1821);
  or g10919 (ccccccg[35], cg[35], wc109);
  not gc109 (wc109, n_2285);
  or g10920 (n_2306, wc110, n_1327);
  not gc110 (wc110, n_1877);
  or g10921 (ccccccg[34], n_1710, wc111);
  not gc111 (wc111, n_2270);
  nand g10922 (n_2288, n_1877, n_1705);
  or g10923 (n_1878, n_1764, wc112);
  not gc112 (wc112, n_2261);
  or g10924 (n_2273, wc113, n_1726);
  not gc113 (wc113, n_1887);
  or g10925 (n_2261, n_2260, wc114);
  not gc114 (wc114, p[33]);
  or g10926 (n_2270, n_2269, wc115);
  not gc115 (wc115, p[33]);
  nand g10927 (n_1877, n_2254, n_2255);
  nand g10928 (n_1887, n_2236, n_2237);
  or g10929 (n_2285, n_2284, wc116);
  not gc116 (wc116, p[34]);
  or g10930 (n_2717, wc117, ccccccg[33]);
  not gc117 (wc117, p[34]);
  or g10931 (n_2718, p[34], wc118);
  not gc118 (wc118, ccccccg[33]);
  nand g10932 (sum[34], n_2717, n_2718);
  or g10933 (n_2260, wc119, n_1667);
  not gc119 (wc119, ccccccg[32]);
  nand g10934 (n_2284, ccccccg[33], p[35]);
  or g10935 (n_2719, wc120, ccccccg[32]);
  not gc120 (wc120, p[33]);
  or g10936 (n_2720, p[33], wc121);
  not gc121 (wc121, ccccccg[32]);
  nand g10937 (sum[33], n_2719, n_2720);
  nand g10938 (n_2269, ccccccg[32], p[34]);
  or g10939 (n_2255, n_1667, wc122);
  not gc122 (wc122, ccccccg[33]);
  or g10940 (n_2237, n_2235, n_1327);
  or g10941 (ccccccg[33], n_1714, n_2249);
  or g10942 (n_2721, wc123, cccccg[31]);
  not gc123 (wc123, p[32]);
  or g10943 (n_2722, p[32], wc124);
  not gc124 (wc124, cccccg[31]);
  nand g10944 (sum[32], n_2721, n_2722);
  or g10945 (n_2235, wc125, n_1776);
  not gc125 (wc125, ccccccg[36]);
  or g10946 (n_2723, wc126, ccccccg[36]);
  not gc126 (wc126, n_1705);
  or g10947 (n_2724, n_1705, wc127);
  not gc127 (wc127, ccccccg[36]);
  nand g10948 (sum[37], n_2723, n_2724);
  or g10949 (ccccccg[32], n_1768, wc128);
  not gc128 (wc128, n_2573);
  nand g10950 (n_2249, n_2247, n_2248);
  or g10951 (ccccccg[36], n_1764, wc129);
  not gc129 (wc129, n_2228);
  or g10952 (cccccg[31], n_1719, wc130);
  not gc130 (wc130, n_2240);
  or g10953 (n_2725, wc131, p[31]);
  not gc131 (wc131, n_1832);
  or g10954 (n_2726, n_1832, wc132);
  not gc132 (wc132, p[31]);
  nand g10955 (sum[31], n_2725, n_2726);
  or g10956 (n_2573, n_2240, wc133);
  not gc133 (wc133, p[32]);
  or g10957 (n_2228, wc134, n_1667);
  not gc134 (wc134, n_1882);
  or g10958 (n_2727, wc135, p[30]);
  not gc135 (wc135, n_1824);
  or g10959 (n_2728, n_1824, wc136);
  not gc136 (wc136, p[30]);
  nand g10960 (sum[30], n_2727, n_2728);
  or g10961 (n_2240, wc137, n_1772);
  not gc137 (wc137, p[31]);
  or g10962 (n_2248, n_1815, wc138);
  not gc138 (wc138, n_1824);
  nand g10963 (n_1882, n_2224, n_2225);
  or g10964 (n_2729, wc139, cccccg[28]);
  not gc139 (wc139, p[29]);
  or g10965 (n_2730, p[29], wc140);
  not gc140 (wc140, cccccg[28]);
  nand g10966 (sum[29], n_2729, n_2730);
  or g10967 (n_2224, wc141, n_1815);
  not gc141 (wc141, cccccg[28]);
  nand g10968 (cccccg[28], n_2218, n_2219);
  or g10969 (n_2731, wc142, b[28]);
  not gc142 (wc142, n_1823);
  or g10970 (n_2732, n_1823, wc143);
  not gc143 (wc143, b[28]);
  nand g10971 (sum[28], n_2731, n_2732);
  nand g10972 (n_2218, n_1902, cccccg[27]);
  or g10973 (n_2733, wc144, a[28]);
  not gc144 (wc144, cccccg[27]);
  or g10974 (n_2734, cccccg[27], wc145);
  not gc145 (wc145, a[28]);
  nand g10975 (n_1823, n_2733, n_2734);
  or g10976 (n_2735, wc146, b[27]);
  not gc146 (wc146, n_1822);
  or g10977 (n_2736, n_1822, wc147);
  not gc147 (wc147, b[27]);
  nand g10978 (sum[27], n_2735, n_2736);
  nand g10979 (cccccg[27], n_2212, n_2213);
  or g10980 (n_2737, wc148, a[27]);
  not gc148 (wc148, cccccg[26]);
  or g10981 (n_2738, cccccg[26], wc149);
  not gc149 (wc149, a[27]);
  nand g10982 (n_1822, n_2737, n_2738);
  nand g10983 (n_2212, n_1866, cccccg[26]);
  nand g10984 (cccccg[26], n_2206, n_2207);
  or g10985 (n_2739, wc150, a[26]);
  not gc150 (wc150, n_1751);
  or g10986 (n_2740, n_1751, wc151);
  not gc151 (wc151, a[26]);
  nand g10987 (sum[26], n_2739, n_2740);
  nand g10988 (n_2206, n_1862, cccccg[25]);
  or g10989 (n_2741, wc152, b[26]);
  not gc152 (wc152, cccccg[25]);
  or g10990 (n_2742, cccccg[25], wc153);
  not gc153 (wc153, b[26]);
  nand g10991 (n_1751, n_2741, n_2742);
  nand g10992 (cccccg[25], n_2200, n_2201);
  or g10993 (n_2743, wc154, a[25]);
  not gc154 (wc154, n_1753);
  or g10994 (n_2744, n_1753, wc155);
  not gc155 (wc155, a[25]);
  nand g10995 (sum[25], n_2743, n_2744);
  or g10996 (n_2745, wc156, b[25]);
  not gc156 (wc156, cccccg[24]);
  or g10997 (n_2746, cccccg[24], wc157);
  not gc157 (wc157, b[25]);
  nand g10998 (n_1753, n_2745, n_2746);
  nand g10999 (n_2200, n_1861, cccccg[24]);
  nand g11000 (cccccg[24], n_2194, n_2195);
  or g11001 (n_2747, wc158, cccccg[23]);
  not gc158 (wc158, n_1735);
  or g11002 (n_2748, n_1735, wc159);
  not gc159 (wc159, cccccg[23]);
  nand g11003 (sum[24], n_2747, n_2748);
  nand g11004 (n_2194, n_1858, cccccg[23]);
  nand g11005 (cccccg[23], n_2188, n_2189);
  or g11006 (n_2749, wc160, a[23]);
  not gc160 (wc160, n_1747);
  or g11007 (n_2750, n_1747, wc161);
  not gc161 (wc161, a[23]);
  nand g11008 (sum[23], n_2749, n_2750);
  or g11009 (n_2751, wc162, b[23]);
  not gc162 (wc162, cccccg[22]);
  or g11010 (n_2752, cccccg[22], wc163);
  not gc163 (wc163, b[23]);
  nand g11011 (n_1747, n_2751, n_2752);
  nand g11012 (n_2188, n_1864, cccccg[22]);
  nand g11013 (cccccg[22], n_2183, n_2570);
  nand g11014 (n_2753, n_1745, b[22]);
  or g11015 (n_2754, n_1745, b[22]);
  nand g11016 (sum[22], n_2753, n_2754);
  nand g11017 (n_2570, n_1836, b[22]);
  nand g11018 (n_1745, n_1836, n_2183);
  nand g11019 (n_2183, cccccg[21], a[22]);
  nand g11020 (cccccg[21], n_2179, n_2180);
  or g11021 (n_2755, wc164, cccccg[20]);
  not gc164 (wc164, n_1739);
  or g11022 (n_2756, n_1739, wc165);
  not gc165 (wc165, cccccg[20]);
  nand g11023 (sum[21], n_2755, n_2756);
  nand g11024 (n_2179, n_1903, cccccg[20]);
  nand g11025 (cccccg[20], n_2173, n_2174);
  or g11026 (n_2757, wc166, a[20]);
  not gc166 (wc166, n_1740);
  or g11027 (n_2758, n_1740, wc167);
  not gc167 (wc167, a[20]);
  nand g11028 (sum[20], n_2757, n_2758);
  or g11029 (n_2759, wc168, b[20]);
  not gc168 (wc168, cccccg[19]);
  or g11030 (n_2760, cccccg[19], wc169);
  not gc169 (wc169, b[20]);
  nand g11031 (n_1740, n_2759, n_2760);
  nand g11032 (n_2173, n_1860, cccccg[19]);
  nand g11033 (n_2761, n_1737, b[19]);
  or g11034 (n_2762, n_1737, b[19]);
  nand g11035 (sum[19], n_2761, n_2762);
  nand g11036 (cccccg[19], n_2168, n_2567);
  nand g11037 (n_1737, n_1837, n_2168);
  nand g11038 (n_2567, n_1837, b[19]);
  nand g11039 (n_2168, cccccg[18], a[19]);
  nand g11040 (cccccg[18], n_2165, n_2564);
  nand g11041 (n_2763, n_1758, a[18]);
  or g11042 (n_2764, n_1758, a[18]);
  nand g11043 (sum[18], n_2763, n_2764);
  nand g11044 (n_1758, n_1840, n_2165);
  nand g11045 (n_2564, n_1840, a[18]);
  nand g11046 (n_2165, cccccg[17], b[18]);
  nand g11047 (cccccg[17], n_2161, n_2162);
  or g11048 (n_2765, wc170, a[17]);
  not gc170 (wc170, n_1765);
  or g11049 (n_2766, n_1765, wc171);
  not gc171 (wc171, a[17]);
  nand g11050 (sum[17], n_2765, n_2766);
  or g11051 (n_2767, wc172, b[17]);
  not gc172 (wc172, cccccg[16]);
  or g11052 (n_2768, cccccg[16], wc173);
  not gc173 (wc173, b[17]);
  nand g11053 (n_1765, n_2767, n_2768);
  nand g11054 (n_2161, n_1904, cccccg[16]);
  nand g11055 (n_2769, n_1761, b[16]);
  or g11056 (n_2770, n_1761, b[16]);
  nand g11057 (sum[16], n_2769, n_2770);
  nand g11058 (cccccg[16], n_2156, n_2561);
  nand g11059 (n_1761, n_1842, n_2156);
  nand g11060 (n_2561, n_1842, b[16]);
  nand g11061 (n_2156, ccccg[15], a[16]);
  or g11062 (n_2771, wc174, a[15]);
  not gc174 (wc174, n_1759);
  or g11063 (n_2772, n_1759, wc175);
  not gc175 (wc175, a[15]);
  nand g11064 (sum[15], n_2771, n_2772);
  nand g11065 (ccccg[15], n_2152, n_2153);
  or g11066 (n_2773, wc176, b[15]);
  not gc176 (wc176, ccccg[14]);
  or g11067 (n_2774, ccccg[14], wc177);
  not gc177 (wc177, b[15]);
  nand g11068 (n_1759, n_2773, n_2774);
  nand g11069 (n_2152, n_1900, ccccg[14]);
  or g11070 (n_2775, wc178, a[14]);
  not gc178 (wc178, n_1743);
  or g11071 (n_2776, n_1743, wc179);
  not gc179 (wc179, a[14]);
  nand g11072 (sum[14], n_2775, n_2776);
  nand g11073 (ccccg[14], n_2146, n_2147);
  nand g11074 (n_2146, n_1869, ccccg[13]);
  or g11075 (n_2777, wc180, b[14]);
  not gc180 (wc180, ccccg[13]);
  or g11076 (n_2778, ccccg[13], wc181);
  not gc181 (wc181, b[14]);
  nand g11077 (n_1743, n_2777, n_2778);
  or g11078 (n_2779, wc182, a[13]);
  not gc182 (wc182, n_1756);
  or g11079 (n_2780, n_1756, wc183);
  not gc183 (wc183, a[13]);
  nand g11080 (sum[13], n_2779, n_2780);
  nand g11081 (ccccg[13], n_2140, n_2141);
  or g11082 (n_2781, wc184, b[13]);
  not gc184 (wc184, ccccg[12]);
  or g11083 (n_2782, ccccg[12], wc185);
  not gc185 (wc185, b[13]);
  nand g11084 (n_1756, n_2781, n_2782);
  nand g11085 (n_2140, n_1872, ccccg[12]);
  or g11086 (n_2783, wc186, a[12]);
  not gc186 (wc186, n_1754);
  or g11087 (n_2784, n_1754, wc187);
  not gc187 (wc187, a[12]);
  nand g11088 (sum[12], n_2783, n_2784);
  nand g11089 (ccccg[12], n_2134, n_2135);
  nand g11090 (n_2134, n_1871, ccccg[11]);
  or g11091 (n_2785, wc188, b[12]);
  not gc188 (wc188, ccccg[11]);
  or g11092 (n_2786, ccccg[11], wc189);
  not gc189 (wc189, b[12]);
  nand g11093 (n_1754, n_2785, n_2786);
  nand g11094 (ccccg[11], n_2128, n_2129);
  nand g11095 (n_2128, n_1859, ccccg[10]);
  or g11096 (n_2787, wc190, ccccg[10]);
  not gc190 (wc190, n_1750);
  or g11097 (n_2788, n_1750, wc191);
  not gc191 (wc191, ccccg[10]);
  nand g11098 (sum[11], n_2787, n_2788);
  or g11099 (n_2789, wc192, b[10]);
  not gc192 (wc192, n_1744);
  or g11100 (n_2790, n_1744, wc193);
  not gc193 (wc193, b[10]);
  nand g11101 (sum[10], n_2789, n_2790);
  nand g11102 (ccccg[10], n_2122, n_2123);
  nand g11103 (n_2122, n_1863, ccccg[9]);
  or g11104 (n_2791, wc194, a[10]);
  not gc194 (wc194, ccccg[9]);
  or g11105 (n_2792, ccccg[9], wc195);
  not gc195 (wc195, a[10]);
  nand g11106 (n_1744, n_2791, n_2792);
  nand g11107 (n_2793, n_1734, b[9]);
  or g11108 (n_2794, n_1734, b[9]);
  nand g11109 (sum[9], n_2793, n_2794);
  nand g11110 (ccccg[9], n_2117, n_2558);
  nand g11111 (n_2558, n_1841, b[9]);
  nand g11112 (n_1734, n_1841, n_2117);
  nand g11113 (n_2117, ccccg[8], a[9]);
  nand g11114 (ccccg[8], n_1910, n_2483);
  nand g11115 (n_2795, n_1741, cccg[7]);
  or g11116 (n_2796, n_1741, cccg[7]);
  nand g11117 (sum[8], n_2795, n_2796);
  nand g11118 (n_2483, cccg[7], n_1843);
  or g11119 (n_2797, wc196, a[7]);
  not gc196 (wc196, n_1760);
  or g11120 (n_2798, n_1760, wc197);
  not gc197 (wc197, a[7]);
  nand g11121 (sum[7], n_2797, n_2798);
  nand g11122 (cccg[7], n_2113, n_2114);
  or g11123 (n_2799, wc198, b[7]);
  not gc198 (wc198, cccg[6]);
  or g11124 (n_2800, cccg[6], wc199);
  not gc199 (wc199, b[7]);
  nand g11125 (n_1760, n_2799, n_2800);
  nand g11126 (n_2113, n_1867, cccg[6]);
  or g11127 (n_2801, wc200, a[6]);
  not gc200 (wc200, n_1757);
  or g11128 (n_2802, n_1757, wc201);
  not gc201 (wc201, a[6]);
  nand g11129 (sum[6], n_2801, n_2802);
  nand g11130 (cccg[6], n_2107, n_2108);
  nand g11131 (n_2107, n_1870, cccg[5]);
  or g11132 (n_2803, wc202, b[6]);
  not gc202 (wc202, cccg[5]);
  or g11133 (n_2804, cccg[5], wc203);
  not gc203 (wc203, b[6]);
  nand g11134 (n_1757, n_2803, n_2804);
  nand g11135 (cccg[5], n_2101, n_2102);
  or g11136 (n_2805, wc204, b[5]);
  not gc204 (wc204, n_1752);
  or g11137 (n_2806, n_1752, wc205);
  not gc205 (wc205, b[5]);
  nand g11138 (sum[5], n_2805, n_2806);
  nand g11139 (n_2101, n_1868, cccg[4]);
  or g11140 (n_2807, wc206, a[5]);
  not gc206 (wc206, cccg[4]);
  or g11141 (n_2808, cccg[4], wc207);
  not gc207 (wc207, a[5]);
  nand g11142 (n_1752, n_2807, n_2808);
  nand g11143 (cccg[4], n_2096, n_2555);
  nand g11144 (n_2809, n_1733, a[4]);
  or g11145 (n_2810, n_1733, a[4]);
  nand g11146 (sum[4], n_2809, n_2810);
  nand g11147 (n_2555, n_1845, a[4]);
  nand g11148 (n_1733, n_1845, n_2096);
  nand g11149 (n_2096, ccg[3], b[4]);
  nand g11150 (n_2225, p[33], n_1768);
  or g11151 (n_2236, n_1721, wc208);
  not gc208 (wc208, n_1767);
  nand g11152 (ccg[3], n_2092, n_2093);
  nand g11153 (n_2366, n_2363, n_2364);
  or g11154 (n_2811, wc209, b[3]);
  not gc209 (wc209, n_1763);
  or g11155 (n_2812, n_1763, wc210);
  not gc210 (wc210, b[3]);
  nand g11156 (sum[3], n_2811, n_2812);
  nand g11157 (n_2326, p[44], n_1668);
  nand g11158 (n_1452, n_2083, n_2084);
  nand g11159 (n_2392, p[48], n_1658);
  nand g11160 (n_1768, n_1935, n_2504);
  nand g11161 (n_1658, n_1811, n_2087);
  or g11162 (n_1767, wc211, cg[40]);
  not gc211 (wc211, n_2042);
  nand g11163 (n_2092, n_1901, ccg[2]);
  or g11164 (n_2813, wc212, a[3]);
  not gc212 (wc212, ccg[2]);
  or g11165 (n_2814, ccg[2], wc213);
  not gc213 (wc213, a[3]);
  nand g11166 (n_1763, n_2813, n_2814);
  nand g11167 (n_2611, n_2608, n_2609);
  nand g11168 (n_2364, p[59], n_1352);
  or g11169 (n_1209, wc214, n_2630);
  not gc214 (wc214, n_2023);
  nand g11170 (n_2083, p[62], n_1769);
  nand g11171 (n_2504, p[32], n_1719);
  or g11172 (n_2588, n_1820, wc215);
  not gc215 (wc215, n_1736);
  nand g11173 (n_1668, n_1998, n_2531);
  or g11174 (n_1774, wc216, n_1601);
  not gc216 (wc216, n_2045);
  or g11175 (n_1819, n_1820, wc217);
  not gc217 (wc217, p[55]);
  or g11176 (n_2363, n_1820, wc218);
  not gc218 (wc218, n_1830);
  nand g11177 (n_1769, n_2053, n_2054);
  nand g11178 (n_1719, n_1918, n_2486);
  or g11179 (n_1736, n_1498, wc219);
  not gc219 (wc219, n_2063);
  or g11180 (n_1816, n_1818, n_1727);
  nand g11181 (n_1352, n_2077, n_2078);
  nand g11182 (n_2630, n_2628, n_2629);
  or g11183 (n_1764, n_1602, wc220);
  not gc220 (wc220, n_2036);
  or g11184 (n_2608, n_2408, n_1818);
  nand g11185 (n_2531, n_1880, p[43]);
  or g11186 (n_2609, n_2606, wc221);
  not gc221 (wc221, p[55]);
  or g11187 (n_1770, wc222, cg[48]);
  not gc222 (wc222, n_2048);
  or g11188 (n_1732, n_1711, wc223);
  not gc223 (wc223, n_2057);
  or g11189 (n_2042, n_2041, wc224);
  not gc224 (wc224, p[40]);
  or g11190 (n_2815, wc225, b[2]);
  not gc225 (wc225, n_1748);
  or g11191 (n_2816, n_1748, wc226);
  not gc226 (wc226, b[2]);
  nand g11192 (sum[2], n_2815, n_2816);
  nand g11193 (n_2087, n_1879, p[47]);
  nand g11194 (ccg[2], n_2068, n_2069);
  or g11195 (n_2057, n_1814, wc227);
  not gc227 (wc227, cg[37]);
  or g11196 (n_1815, n_2060, wc228);
  not gc228 (wc228, p[31]);
  or g11197 (n_2817, wc229, a[2]);
  not gc229 (wc229, cg[1]);
  or g11198 (n_2818, cg[1], wc230);
  not gc230 (wc230, a[2]);
  nand g11199 (n_1748, n_2817, n_2818);
  or g11200 (n_2247, wc231, n_1777);
  not gc231 (wc231, n_1893);
  or g11201 (n_1879, cg[46], wc232);
  not gc232 (wc232, n_2534);
  or g11202 (n_2063, wc233, n_1817);
  not gc233 (wc233, n_1289);
  or g11203 (n_2628, n_2522, n_1808);
  nand g11204 (n_2629, p[54], n_1289);
  or g11205 (n_1818, n_2072, wc234);
  not gc234 (wc234, p[55]);
  nand g11206 (n_2461, p[52], n_1291);
  nand g11207 (n_2254, p[36], cg[35]);
  nand g11208 (n_2486, p[31], n_1290);
  or g11209 (n_2045, n_1726, wc235);
  not gc235 (wc235, n_1400);
  nand g11210 (n_2077, p[58], n_1762);
  or g11211 (n_1880, n_1400, wc236);
  not gc236 (wc236, n_2033);
  or g11212 (n_2036, n_1809, wc237);
  not gc237 (wc237, n_1710);
  or g11213 (n_1820, wc238, n_1724);
  not gc238 (wc238, p[59]);
  nand g11214 (n_2041, n_1707, p[39]);
  nand g11215 (n_2408, p[50], n_1706);
  nand g11216 (n_2068, n_1865, cg[1]);
  or g11217 (n_2606, wc239, n_1808);
  not gc239 (wc239, n_1291);
  or g11218 (n_2048, n_1723, wc240);
  not gc240 (wc240, cg[46]);
  nand g11219 (n_2054, p[61], n_1716);
  or g11220 (n_1830, n_1498, wc241);
  not gc241 (wc241, n_2528);
  nand g11221 (n_1710, n_2494, n_2621);
  nand g11222 (cg[1], n_1907, n_2480);
  or g11223 (n_2534, n_2000, n_1725);
  nand g11224 (n_1707, n_1945, n_1946);
  nand g11225 (n_1762, n_1972, n_1973);
  or g11226 (n_1808, wc242, n_1712);
  not gc242 (wc242, p[52]);
  nand g11227 (n_1893, n_1918, n_1919);
  or g11228 (n_2072, n_1709, n_1712);
  nand g11229 (n_1716, n_1981, n_1982);
  nand g11230 (n_1601, n_1999, n_2000);
  or g11231 (n_2528, n_1991, n_1817);
  or g11232 (n_1731, n_2027, wc243);
  not gc243 (wc243, p[59]);
  nand g11233 (n_1498, n_1810, n_2024);
  nand g11234 (cg[40], n_1813, n_1952);
  nand g11235 (cg[35], n_1926, n_2495);
  or g11236 (n_2819, wc244, n_1718);
  not gc244 (wc244, n_1775);
  or g11237 (n_2820, n_1775, wc245);
  not gc245 (wc245, n_1718);
  nand g11238 (sum[1], n_2819, n_2820);
  nand g11239 (n_1714, n_1936, n_1937);
  or g11240 (n_1667, n_1809, wc246);
  not gc246 (wc246, p[34]);
  or g11241 (n_1724, n_2030, wc247);
  not gc247 (wc247, p[56]);
  nand g11242 (n_1290, n_1917, n_2489);
  or g11243 (n_1327, n_1814, wc248);
  not gc248 (wc248, n_1705);
  nand g11244 (n_1400, n_2008, n_2009);
  nand g11245 (cg[37], n_2500, n_2501);
  nand g11246 (n_1711, n_1951, n_2507);
  nand g11247 (cg[46], n_2017, n_2018);
  or g11248 (n_2060, n_1777, wc249);
  not gc249 (wc249, p[30]);
  nand g11249 (n_1289, n_1990, n_1991);
  nand g11250 (n_1706, n_1812, n_2513);
  nand g11251 (n_1730, n_1963, n_1964);
  nand g11252 (cg[48], n_1957, n_1958);
  nand g11253 (n_1291, n_2521, n_2522);
  or g11254 (n_2033, n_1721, n_1813);
  or g11255 (n_1776, wc250, n_1721);
  not gc250 (wc250, p[40]);
  or g11256 (n_1783, n_1723, n_1725);
  nand g11257 (n_1602, n_1927, n_1928);
  or g11258 (n_2480, n_1775, wc251);
  not gc251 (wc251, n_1833);
  or g11259 (n_1973, n_1971, wc252);
  not gc252 (wc252, p[57]);
  or g11260 (n_2017, n_2016, wc253);
  not gc253 (wc253, p[46]);
  nand g11261 (n_2821, n_1738, b[0]);
  or g11262 (n_2822, n_1738, b[0]);
  nand g11263 (sum[0], n_2821, n_2822);
  nand g11264 (n_1817, p[54], p[55]);
  or g11265 (n_1952, n_1951, wc254);
  not gc254 (wc254, p[40]);
  or g11266 (n_2024, n_2023, wc255);
  not gc255 (wc255, p[55]);
  or g11267 (n_2008, n_2007, wc256);
  not gc256 (wc256, p[42]);
  nand g11268 (n_2030, p[58], p[57]);
  nand g11269 (n_1723, p[47], p[48]);
  nand g11270 (n_1814, p[38], p[39]);
  or g11271 (n_2507, n_1945, wc257);
  not gc257 (wc257, p[39]);
  or g11272 (n_1999, n_1998, wc258);
  not gc258 (wc258, p[44]);
  or g11273 (n_1957, wc259, n_1811);
  not gc259 (wc259, p[48]);
  or g11274 (n_1990, n_1989, wc260);
  not gc260 (wc260, p[53]);
  nand g11275 (n_1721, p[41], p[42]);
  or g11276 (n_1982, n_1980, wc261);
  not gc261 (wc261, p[60]);
  or g11277 (n_1927, n_1926, wc262);
  not gc262 (wc262, p[36]);
  or g11278 (n_1946, n_2501, wc263);
  not gc263 (wc263, p[38]);
  nand g11279 (n_1726, p[43], p[44]);
  nand g11280 (n_1718, n_1833, n_1907);
  or g11281 (n_1963, wc264, n_1812);
  not gc264 (wc264, p[50]);
  nand g11282 (n_1809, p[35], p[36]);
  or g11283 (n_2500, n_1928, wc265);
  not gc265 (wc265, n_1821);
  nand g11284 (n_2027, p[61], p[60]);
  nand g11285 (n_1727, p[49], p[50]);
  nand g11286 (n_1741, n_1843, n_1910);
  or g11287 (n_2521, n_1964, wc266);
  not gc266 (wc266, p[51]);
  or g11288 (n_2489, wc267, n_1771);
  not gc267 (wc267, p[30]);
  or g11289 (n_2495, n_2494, wc268);
  not gc268 (wc268, p[35]);
  or g11290 (n_2513, n_1958, wc269);
  not gc269 (wc269, p[49]);
  or g11291 (n_2621, n_1937, wc270);
  not gc270 (wc270, p[34]);
  or g11292 (n_1936, n_1935, wc271);
  not gc271 (wc271, p[33]);
  nand g11293 (n_1725, p[45], p[46]);
  or g11294 (n_1919, n_1917, wc272);
  not gc272 (wc272, p[31]);
  nand g11295 (n_1777, p[32], p[33]);
  or g11296 (n_2823, wc273, b[63]);
  not gc273 (wc273, a[63]);
  or g11297 (n_2824, a[63], wc274);
  not gc274 (wc274, b[63]);
  nand g11298 (p[63], n_2823, n_2824);
  nand g11299 (n_1937, a[33], b[33]);
  or g11300 (n_2825, wc275, b[35]);
  not gc275 (wc275, a[35]);
  or g11301 (n_2826, a[35], wc276);
  not gc276 (wc276, b[35]);
  nand g11302 (p[35], n_2825, n_2826);
  or g11303 (n_2827, wc277, b[34]);
  not gc277 (wc277, a[34]);
  or g11304 (n_2828, a[34], wc278);
  not gc278 (wc278, b[34]);
  nand g11305 (p[34], n_2827, n_2828);
  nand g11306 (n_2084, a[62], b[62]);
  nand g11307 (n_2494, a[34], b[34]);
  nand g11308 (n_1935, a[32], b[32]);
  or g11309 (n_2829, wc279, b[33]);
  not gc279 (wc279, a[33]);
  or g11310 (n_2830, a[33], wc280);
  not gc280 (wc280, b[33]);
  nand g11311 (p[33], n_2829, n_2830);
  nand g11312 (n_2438, a[63], b[63]);
  or g11313 (n_2831, wc281, b[52]);
  not gc281 (wc281, a[52]);
  or g11314 (n_2832, a[52], wc282);
  not gc282 (wc282, b[52]);
  nand g11315 (p[52], n_2831, n_2832);
  nand g11316 (n_1964, a[50], b[50]);
  or g11317 (n_2833, wc283, b[51]);
  not gc283 (wc283, a[51]);
  or g11318 (n_2834, a[51], wc284);
  not gc284 (wc284, b[51]);
  nand g11319 (p[51], n_2833, n_2834);
  nand g11320 (n_2018, a[46], b[46]);
  or g11321 (n_2835, wc285, b[36]);
  not gc285 (wc285, a[36]);
  or g11322 (n_2836, a[36], wc286);
  not gc286 (wc286, b[36]);
  nand g11323 (p[36], n_2835, n_2836);
  nand g11324 (n_1926, a[35], b[35]);
  or g11325 (n_2837, wc287, b[30]);
  not gc287 (wc287, a[30]);
  or g11326 (n_2838, a[30], wc288);
  not gc288 (wc288, b[30]);
  nand g11327 (p[30], n_2837, n_2838);
  nand g11328 (n_1917, a[30], b[30]);
  or g11329 (n_2839, wc289, b[31]);
  not gc289 (wc289, a[31]);
  or g11330 (n_2840, a[31], wc290);
  not gc290 (wc290, b[31]);
  nand g11331 (p[31], n_2839, n_2840);
  nand g11332 (n_1918, a[31], b[31]);
  or g11333 (n_2841, wc291, b[32]);
  not gc291 (wc291, a[32]);
  or g11334 (n_2842, a[32], wc292);
  not gc292 (wc292, b[32]);
  nand g11335 (p[32], n_2841, n_2842);
  nand g11336 (n_1812, b[49], a[49]);
  nand g11337 (n_2522, a[51], b[51]);
  or g11338 (n_2843, wc293, b[50]);
  not gc293 (wc293, a[50]);
  or g11339 (n_2844, a[50], wc294);
  not gc294 (wc294, b[50]);
  nand g11340 (p[50], n_2843, n_2844);
  or g11341 (n_2845, wc295, b[38]);
  not gc295 (wc295, a[38]);
  or g11342 (n_2846, a[38], wc296);
  not gc296 (wc296, b[38]);
  nand g11343 (p[38], n_2845, n_2846);
  nand g11344 (n_2213, a[27], b[27]);
  nand g11345 (n_1928, a[36], b[36]);
  nand g11346 (n_2207, a[26], b[26]);
  or g11347 (n_2847, wc297, b[45]);
  not gc297 (wc297, a[45]);
  or g11348 (n_2848, a[45], wc298);
  not gc298 (wc298, b[45]);
  nand g11349 (p[45], n_2847, n_2848);
  nand g11350 (n_2201, a[25], b[25]);
  nand g11351 (n_2053, a[61], b[61]);
  or g11352 (n_2849, wc299, b[62]);
  not gc299 (wc299, a[62]);
  or g11353 (n_2850, a[62], wc300);
  not gc300 (wc300, b[62]);
  nand g11354 (p[62], n_2849, n_2850);
  nand g11355 (n_2195, a[24], b[24]);
  or g11356 (n_2851, wc301, b[53]);
  not gc301 (wc301, a[53]);
  or g11357 (n_2852, a[53], wc302);
  not gc302 (wc302, b[53]);
  nand g11358 (p[53], n_2851, n_2852);
  nand g11359 (n_1989, a[52], b[52]);
  nand g11360 (n_2189, a[23], b[23]);
  nand g11361 (n_2501, a[37], b[37]);
  or g11362 (n_2853, wc303, a[37]);
  not gc303 (wc303, b[37]);
  or g11363 (n_2854, b[37], wc304);
  not gc304 (wc304, a[37]);
  nand g11364 (n_1705, n_2853, n_2854);
  or g11365 (n_2855, wc305, a[24]);
  not gc305 (wc305, b[24]);
  or g11366 (n_2856, b[24], wc306);
  not gc306 (wc306, a[24]);
  nand g11367 (n_1735, n_2855, n_2856);
  nand g11368 (n_2180, a[21], b[21]);
  or g11369 (n_2857, wc307, b[39]);
  not gc307 (wc307, a[39]);
  or g11370 (n_2858, a[39], wc308);
  not gc308 (wc308, b[39]);
  nand g11371 (p[39], n_2857, n_2858);
  nand g11372 (n_2174, a[20], b[20]);
  nand g11373 (n_1945, a[38], b[38]);
  nand g11374 (n_1981, a[60], b[60]);
  or g11375 (n_2859, wc309, b[61]);
  not gc309 (wc309, a[61]);
  or g11376 (n_2860, a[61], wc310);
  not gc310 (wc310, b[61]);
  nand g11377 (p[61], n_2859, n_2860);
  or g11378 (n_2861, wc311, b[54]);
  not gc311 (wc311, a[54]);
  or g11379 (n_2862, a[54], wc312);
  not gc312 (wc312, b[54]);
  nand g11380 (p[54], n_2861, n_2862);
  nand g11381 (n_1991, a[53], b[53]);
  nand g11382 (n_1958, a[48], b[48]);
  or g11383 (n_2863, wc313, b[40]);
  not gc313 (wc313, a[40]);
  or g11384 (n_2864, a[40], wc314);
  not gc314 (wc314, b[40]);
  nand g11385 (p[40], n_2863, n_2864);
  nand g11386 (n_2162, a[17], b[17]);
  nand g11387 (n_1951, a[39], b[39]);
  or g11388 (n_2865, wc315, b[49]);
  not gc315 (wc315, a[49]);
  or g11389 (n_2866, a[49], wc316);
  not gc316 (wc316, b[49]);
  nand g11390 (p[49], n_2865, n_2866);
  nand g11391 (n_2000, a[44], b[44]);
  or g11392 (n_2867, wc317, b[57]);
  not gc317 (wc317, a[57]);
  or g11393 (n_2868, a[57], wc318);
  not gc318 (wc318, b[57]);
  nand g11394 (p[57], n_2867, n_2868);
  nand g11395 (n_1971, a[56], b[56]);
  nand g11396 (n_1810, b[55], a[55]);
  nand g11397 (n_2153, a[15], b[15]);
  nand g11398 (n_2023, a[54], b[54]);
  or g11399 (n_2869, wc319, b[55]);
  not gc319 (wc319, a[55]);
  or g11400 (n_2870, a[55], wc320);
  not gc320 (wc320, b[55]);
  nand g11401 (p[55], n_2869, n_2870);
  nand g11402 (n_2147, a[14], b[14]);
  or g11403 (n_2871, wc321, b[41]);
  not gc321 (wc321, a[41]);
  or g11404 (n_2872, a[41], wc322);
  not gc322 (wc322, b[41]);
  nand g11405 (p[41], n_2871, n_2872);
  nand g11406 (n_1813, b[40], a[40]);
  nand g11407 (n_2141, a[13], b[13]);
  nand g11408 (n_1998, a[43], b[43]);
  nand g11409 (n_2135, a[12], b[12]);
  nand g11410 (n_2873, a[0], cin);
  or g11411 (n_2874, a[0], cin);
  nand g11412 (n_1738, n_2873, n_2874);
  or g11413 (n_2875, wc323, a[21]);
  not gc323 (wc323, b[21]);
  or g11414 (n_2876, b[21], wc324);
  not gc324 (wc324, a[21]);
  nand g11415 (n_1739, n_2875, n_2876);
  nand g11416 (n_2129, a[11], b[11]);
  or g11417 (n_2877, wc325, b[42]);
  not gc325 (wc325, a[42]);
  or g11418 (n_2878, a[42], wc326);
  not gc326 (wc326, b[42]);
  nand g11419 (p[42], n_2877, n_2878);
  nand g11420 (n_2123, a[10], b[10]);
  nand g11421 (n_2007, a[41], b[41]);
  or g11422 (n_2879, wc327, b[47]);
  not gc327 (wc327, a[47]);
  or g11423 (n_2880, a[47], wc328);
  not gc328 (wc328, b[47]);
  nand g11424 (p[47], n_2879, n_2880);
  nand g11425 (n_2078, a[58], b[58]);
  nand g11426 (n_2016, a[45], b[45]);
  or g11427 (n_2881, wc329, b[44]);
  not gc329 (wc329, a[44]);
  or g11428 (n_2882, a[44], wc330);
  not gc330 (wc330, b[44]);
  nand g11429 (p[44], n_2881, n_2882);
  or g11430 (n_2883, wc331, b[46]);
  not gc331 (wc331, a[46]);
  or g11431 (n_2884, a[46], wc332);
  not gc332 (wc332, b[46]);
  nand g11432 (p[46], n_2883, n_2884);
  or g11433 (n_2885, wc333, b[29]);
  not gc333 (wc333, a[29]);
  or g11434 (n_2886, a[29], wc334);
  not gc334 (wc334, b[29]);
  nand g11435 (p[29], n_2885, n_2886);
  nand g11436 (n_2114, a[7], b[7]);
  or g11437 (n_2887, wc335, b[59]);
  not gc335 (wc335, a[59]);
  or g11438 (n_2888, a[59], wc336);
  not gc336 (wc336, b[59]);
  nand g11439 (p[59], n_2887, n_2888);
  nand g11440 (n_2108, a[6], b[6]);
  or g11441 (n_2889, wc337, b[56]);
  not gc337 (wc337, a[56]);
  or g11442 (n_2890, a[56], wc338);
  not gc338 (wc338, b[56]);
  nand g11443 (p[56], n_2889, n_2890);
  nand g11444 (n_1980, a[59], b[59]);
  nand g11445 (n_2102, a[5], b[5]);
  or g11446 (n_2891, wc339, b[60]);
  not gc339 (wc339, a[60]);
  or g11447 (n_2892, a[60], wc340);
  not gc340 (wc340, b[60]);
  nand g11448 (p[60], n_2891, n_2892);
  or g11449 (n_2893, wc341, b[48]);
  not gc341 (wc341, a[48]);
  or g11450 (n_2894, a[48], wc342);
  not gc342 (wc342, b[48]);
  nand g11451 (p[48], n_2893, n_2894);
  or g11452 (n_2895, wc343, b[58]);
  not gc343 (wc343, a[58]);
  or g11453 (n_2896, a[58], wc344);
  not gc344 (wc344, b[58]);
  nand g11454 (p[58], n_2895, n_2896);
  nand g11455 (n_1972, a[57], b[57]);
  or g11456 (n_2897, wc345, b[43]);
  not gc345 (wc345, a[43]);
  or g11457 (n_2898, a[43], wc346);
  not gc346 (wc346, b[43]);
  nand g11458 (p[43], n_2897, n_2898);
  nand g11459 (n_2093, a[3], b[3]);
  or g11460 (n_2899, wc347, a[11]);
  not gc347 (wc347, b[11]);
  or g11461 (n_2900, b[11], wc348);
  not gc348 (wc348, a[11]);
  nand g11462 (n_1750, n_2899, n_2900);
  nand g11463 (n_2069, a[2], b[2]);
  nand g11464 (n_2009, a[42], b[42]);
  nand g11465 (n_1811, b[47], a[47]);
  nand g11466 (n_1907, a[1], b[1]);
  nand g11467 (n_1910, a[8], b[8]);
  nand g11468 (n_2219, a[28], b[28]);
endmodule

@file(exic1.tcl) 26: 			syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 127.0 ps std_slew: 15.5 ps std_load: 7.0 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'ksa64' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:22 (Sep03) |  358.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:01(00:00:02) | 100.0(100.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:22 (Sep03) |  358.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:01(00:00:02) | 100.0(100.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 20 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 20 CPUs usable)
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 20 CPUs usable)
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_map                 1951        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------
|    Id    |Sev  |Count |                Message Text                 |
-----------------------------------------------------------------------
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped. |
| SYNTH-2  |Info |    1 |Done synthesizing.                           |
| SYNTH-4  |Info |    1 |Mapping.                                     |
-----------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_incr                1951        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 1, CPU_Time 1.3492369999999996
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:22 (Sep03) |  358.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:01(00:00:02) |  55.6( 66.7) |   10:05:24 (Sep03) |  358.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:11) |  00:00:01(00:00:01) |  44.4( 33.3) |   10:05:25 (Sep03) |  358.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/ksa64/fv_map.fv.json' for netlist 'fv/ksa64/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/ksa64/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:22 (Sep03) |  358.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:01(00:00:02) |  55.6( 66.7) |   10:05:24 (Sep03) |  358.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:11) |  00:00:01(00:00:01) |  44.4( 33.3) |   10:05:25 (Sep03) |  358.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:25 (Sep03) |  358.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.001991000000000298
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:22 (Sep03) |  358.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:01(00:00:02) |  55.7( 66.7) |   10:05:24 (Sep03) |  358.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:11) |  00:00:01(00:00:01) |  44.4( 33.3) |   10:05:25 (Sep03) |  358.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:25 (Sep03) |  358.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:11) |  00:00:00(00:00:00) |  -0.1(  0.0) |   10:05:25 (Sep03) |  358.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:ksa64 ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:22 (Sep03) |  358.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:01(00:00:02) |  55.7( 66.7) |   10:05:24 (Sep03) |  358.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:11) |  00:00:01(00:00:01) |  44.4( 33.3) |   10:05:25 (Sep03) |  358.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:25 (Sep03) |  358.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:11) |  00:00:00(00:00:00) |  -0.1(  0.0) |   10:05:25 (Sep03) |  358.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:25 (Sep03) |  358.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  1951        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg       Max     Max  
Operation                   Area  Neg Slk     Slack      Cap   Fanout 
 init_delay                 1951        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg       Max     Max  
Operation                   Area  Neg Slk     Slack      Cap   Fanout 
 init_tns                   1951        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.0015870000000006712
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:22 (Sep03) |  358.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:01(00:00:02) |  55.7( 66.7) |   10:05:24 (Sep03) |  358.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:11) |  00:00:01(00:00:01) |  44.4( 33.3) |   10:05:25 (Sep03) |  358.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:25 (Sep03) |  358.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:11) |  00:00:00(00:00:00) |  -0.1(  0.0) |   10:05:25 (Sep03) |  358.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:25 (Sep03) |  358.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:11) |  00:00:00(00:00:00) |  -0.1(  0.0) |   10:05:25 (Sep03) |  358.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:22 (Sep03) |  358.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:01(00:00:02) |  55.7( 66.7) |   10:05:24 (Sep03) |  358.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:24 (Sep03) |  358.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:11) |  00:00:01(00:00:01) |  44.4( 33.3) |   10:05:25 (Sep03) |  358.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:25 (Sep03) |  358.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:11) |  00:00:00(00:00:00) |  -0.1(  0.0) |   10:05:25 (Sep03) |  358.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:25 (Sep03) |  358.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:11) |  00:00:00(00:00:00) |  -0.1(  0.0) |   10:05:25 (Sep03) |  358.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:05:25 (Sep03) |  358.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       752      5737       358
##>M:Pre Cleanup                        0         -         -       752      5737       358
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      0         -         -       278      1950       358
##>M:Const Prop                         0         -         0       278      1950       358
##>M:Cleanup                            0         -         0       278      1950       358
##>M:MBCI                               0         -         -       278      1950       358
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        1
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'ksa64'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(exic1.tcl) 27: 			write_hdl

// Generated by Cadence Genus(TM) Synthesis Solution 21.14-s082_1
// Generated on: Sep  3 2024 10:05:25 IST (Sep  3 2024 04:35:25 UTC)

// Verification Directory fv/ksa64 

module ksa64(carryout, sum, a, b, cin);
  input [63:0] a, b;
  input cin;
  output carryout;
  output [63:0] sum;
  wire [63:0] a, b;
  wire cin;
  wire carryout;
  wire [63:0] sum;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_68, n_69, n_70, n_71, n_72;
  wire n_73, n_74, n_75, n_76, n_77, n_79, n_80, n_81;
  wire n_82, n_83, n_84, n_85, n_86, n_87, n_88, n_89;
  wire n_90, n_91, n_92, n_93, n_94, n_95, n_96, n_97;
  wire n_98, n_99, n_100, n_101, n_102, n_103, n_104, n_105;
  wire n_106, n_108, n_109, n_110, n_112, n_114, n_116, n_118;
  wire n_120, n_122, n_124, n_126, n_128, n_130, n_132, n_134;
  wire n_136, n_138, n_140, n_142, n_144, n_146, n_148, n_150;
  wire n_152, n_154, n_156, n_158, n_161, n_162, n_163, n_164;
  wire n_166, n_167, n_168, n_169, n_170, n_171, n_173, n_174;
  wire n_175, n_176, n_178, n_179, n_181, n_182, n_183, n_185;
  wire n_186, n_187, n_189, n_191, n_192, n_193, n_194, n_195;
  wire n_196, n_197, n_198, n_199, n_201, n_203, n_204, n_205;
  wire n_206, n_207, n_208, n_209, n_210, n_211, n_212, n_214;
  wire n_216, n_217, n_220, n_222, n_223, n_224, n_225, n_226;
  wire n_227, n_228, n_229, n_230, n_232, n_233, n_234, n_235;
  wire n_237, n_238, n_239, n_240, n_241, n_242, n_243, n_245;
  wire n_246, n_247, n_248, n_251, n_252, n_254, n_255, n_256;
  wire n_257, n_258, n_261, n_262, n_263, n_264, n_265, n_266;
  wire n_267, n_268, n_271, n_272, n_273, n_274, n_275, n_277;
  wire n_278, n_279, n_280, n_281, n_284, n_285, n_287, n_289;
  wire n_290, n_291, n_292, n_293, n_294, n_296, n_299, n_300;
  wire n_302, n_303, n_304, n_306, n_307;
  AO22X2 g15387__2398(.A0 (n_307), .A1 (n_306), .B0 (b[63]), .B1
       (a[63]), .Y (carryout));
  CLKXOR2X2 g15388__5107(.A (n_307), .B (n_306), .Y (sum[63]));
  CLKXOR2X2 g15390__6260(.A (n_303), .B (n_304), .Y (sum[62]));
  OAI21XL g15389__4319(.A0 (n_304), .A1 (n_303), .B0 (n_0), .Y (n_306));
  AOI22XL g15391__8428(.A0 (n_302), .A1 (n_285), .B0 (a[61]), .B1
       (b[61]), .Y (n_304));
  OAI31XL g15392__5526(.A0 (n_294), .A1 (n_300), .A2 (n_299), .B0
       (n_280), .Y (n_302));
  CLKXOR2X2 g15393__6783(.A (n_300), .B (n_299), .Y (sum[59]));
  CLKXOR2X2 g15394__3680(.A (n_293), .B (n_296), .Y (sum[58]));
  CLKXOR2X2 g15396__1617(.A (n_291), .B (n_46), .Y (sum[57]));
  AOI21XL g15395__2802(.A0 (n_296), .A1 (n_292), .B0 (n_96), .Y
       (n_299));
  CLKMX2X2 g15398__1705(.A (n_48), .B (n_294), .S0 (n_289), .Y
       (sum[60]));
  NAND2BXL g15397__5122(.AN (n_292), .B (n_82), .Y (n_293));
  NAND2XL g15399__8246(.A (n_4), .B (n_290), .Y (n_291));
  NOR2XL g15400__7098(.A (n_26), .B (n_290), .Y (n_292));
  OAI211XL g15401__6131(.A0 (n_287), .A1 (n_267), .B0 (n_1), .C0
       (n_272), .Y (n_289));
  CLKXOR2X2 g15402__1881(.A (n_284), .B (n_287), .Y (sum[56]));
  CLKXOR2X2 g15406__5115(.A (n_285), .B (n_281), .Y (sum[61]));
  OR2X1 g15403__7482(.A (n_284), .B (n_287), .Y (n_290));
  CLKXOR2X2 g15404__4733(.A (n_43), .B (n_279), .Y (sum[54]));
  AOI211XL g15405__6161(.A0 (n_278), .A1 (n_254), .B0 (n_57), .C0
       (n_277), .Y (n_287));
  CLKXOR2X2 g15407__9315(.A (n_274), .B (n_255), .Y (sum[55]));
  OAI21XL g15408__9945(.A0 (n_273), .A1 (n_294), .B0 (n_280), .Y
       (n_281));
  AOI21XL g15412__2883(.A0 (n_258), .A1 (n_271), .B0 (n_278), .Y
       (n_279));
  NOR3XL g15410__2346(.A (n_44), .B (n_87), .C (n_275), .Y (n_277));
  CLKXOR2X2 g15411__1666(.A (n_32), .B (n_275), .Y (sum[52]));
  OAI211XL g15409__7410(.A0 (n_265), .A1 (n_58), .B0 (n_2), .C0 (n_98),
       .Y (n_274));
  NOR2BXL g15413__6417(.AN (n_272), .B (n_268), .Y (n_273));
  OAI21XL g15414__5477(.A0 (n_262), .A1 (n_264), .B0 (n_233), .Y
       (n_271));
  CLKXOR2X2 g15416__2398(.A (n_263), .B (n_266), .Y (sum[51]));
  CLKXOR2X2 g15417__5107(.A (n_41), .B (n_252), .Y (sum[50]));
  AOI21XL g15420__6260(.A0 (n_56), .A1 (n_257), .B0 (n_267), .Y
       (n_268));
  AOI21XL g15415__4319(.A0 (n_266), .A1 (n_261), .B0 (n_79), .Y
       (n_275));
  NAND2BXL g15419__8428(.AN (n_264), .B (n_263), .Y (n_265));
  INVXL g15423(.A (n_261), .Y (n_262));
  CLKXOR2X2 g15427__5526(.A (n_251), .B (n_246), .Y (sum[49]));
  CLKXOR2X2 g15433__6783(.A (n_256), .B (n_258), .Y (sum[53]));
  AOI32XL g15429__3680(.A0 (n_256), .A1 (n_255), .A2 (n_71), .B0
       (n_254), .B1 (n_15), .Y (n_257));
  CLKXOR2X2 g15424__1617(.A (n_101), .B (n_243), .Y (sum[48]));
  OAI21XL g15421__2802(.A0 (n_248), .A1 (n_251), .B0 (n_247), .Y
       (n_252));
  CLKXOR2X2 g15428__1705(.A (n_238), .B (n_45), .Y (sum[46]));
  CLKXOR2X2 g15430__5122(.A (n_242), .B (n_241), .Y (sum[47]));
  OAI22XL g15426__8246(.A0 (n_248), .A1 (n_245), .B0 (n_247), .B1
       (n_22), .Y (n_261));
  OAI211XL g15422__7098(.A0 (n_246), .A1 (n_245), .B0 (n_54), .C0
       (n_224), .Y (n_263));
  CLKXOR2X2 g15418__6131(.A (n_100), .B (n_230), .Y (sum[43]));
  AOI31XL g15432__1881(.A0 (n_227), .A1 (n_240), .A2 (n_242), .B0
       (n_239), .Y (n_243));
  OAI2BB1XL g15435__5115(.A0N (n_240), .A1N (n_237), .B0 (n_74), .Y
       (n_241));
  AOI32XL g15434__7482(.A0 (n_234), .A1 (n_235), .A2 (n_232), .B0
       (n_239), .B1 (n_27), .Y (n_248));
  OAI2BB1XL g15438__4733(.A0N (n_214), .A1N (n_237), .B0 (n_6), .Y
       (n_238));
  CLKXOR2X2 g15437__6161(.A (n_235), .B (n_234), .Y (sum[44]));
  OAI211XL g15439__9315(.A0 (n_225), .A1 (n_264), .B0 (n_59), .C0
       (n_233), .Y (n_256));
  AOI21XL g15436__9945(.A0 (n_232), .A1 (n_237), .B0 (n_210), .Y
       (n_246));
  CLKXOR2X2 g15431__2883(.A (n_228), .B (n_229), .Y (sum[42]));
  OAI21XL g15425__2346(.A0 (n_229), .A1 (n_228), .B0 (n_8), .Y (n_230));
  OAI22XL g15442__1666(.A0 (n_223), .A1 (n_226), .B0 (n_222), .B1
       (n_21), .Y (n_227));
  OAI31XL g15441__7410(.A0 (n_209), .A1 (n_226), .A2 (n_220), .B0
       (n_201), .Y (n_237));
  OA21X1 g15446__6417(.A0 (n_245), .A1 (n_212), .B0 (n_224), .Y
       (n_225));
  OAI21XL g15443__5477(.A0 (n_223), .A1 (n_34), .B0 (n_222), .Y
       (n_234));
  CLKMX2X2 g15444__2398(.A (n_216), .B (n_220), .S0 (n_217), .Y
       (sum[41]));
  CLKXOR2X2 g15445__5107(.A (n_94), .B (n_206), .Y (sum[39]));
  CLKMX2X2 g15451__6260(.A (n_205), .B (n_65), .S0 (n_204), .Y
       (sum[38]));
  AOI21XL g15440__4319(.A0 (n_217), .A1 (n_216), .B0 (n_49), .Y
       (n_229));
  CLKXOR2X2 g15456__8428(.A (n_214), .B (n_211), .Y (sum[45]));
  CLKXOR2X2 g15447__5526(.A (n_207), .B (n_208), .Y (sum[40]));
  AOI21XL g15453__6783(.A0 (n_232), .A1 (n_211), .B0 (n_210), .Y
       (n_212));
  NAND3BXL g15448__3680(.AN (n_209), .B (n_208), .C (n_207), .Y
       (n_223));
  INVXL g15450(.A (n_216), .Y (n_220));
  OAI31XL g15449__1617(.A0 (n_205), .A1 (n_38), .A2 (n_203), .B0
       (n_92), .Y (n_206));
  AOI21XL g15458__2802(.A0 (n_178), .A1 (n_198), .B0 (n_64), .Y
       (n_204));
  OAI31XL g15452__1705(.A0 (n_199), .A1 (n_182), .A2 (n_203), .B0
       (n_181), .Y (n_216));
  CLKXOR2X2 g15455__5122(.A (n_105), .B (n_196), .Y (sum[36]));
  OAI31XL g15462__8246(.A0 (n_209), .A1 (n_226), .A2 (n_185), .B0
       (n_201), .Y (n_211));
  CLKMX2X2 g15457__7098(.A (n_62), .B (n_195), .S0 (n_194), .Y
       (sum[35]));
  OAI211XL g15454__6131(.A0 (n_197), .A1 (n_199), .B0 (n_91), .C0
       (n_95), .Y (n_207));
  INVXL g15463(.A (n_197), .Y (n_198));
  AOI31XL g15459__1881(.A0 (n_189), .A1 (n_195), .A2 (n_193), .B0
       (n_186), .Y (n_196));
  AOI31XL g15460__5115(.A0 (n_192), .A1 (n_191), .A2 (n_193), .B0
       (n_89), .Y (n_194));
  AOI31XL g15461__7482(.A0 (n_192), .A1 (n_187), .A2 (n_191), .B0
       (n_167), .Y (n_203));
  CLKXOR2X2 g15466__4733(.A (n_189), .B (n_193), .Y (sum[34]));
  CLKXOR2X2 g15465__6161(.A (n_191), .B (n_192), .Y (sum[33]));
  AOI22XL g15464__9315(.A0 (n_189), .A1 (n_187), .B0 (n_186), .B1
       (n_20), .Y (n_197));
  INVXL g15468(.A (n_183), .Y (n_185));
  CLKXOR2X2 g15467__9945(.A (n_176), .B (n_33), .Y (sum[32]));
  OAI31XL g15469__2883(.A0 (n_199), .A1 (n_182), .A2 (n_179), .B0
       (n_181), .Y (n_183));
  CLKMX2X2 g15476__2346(.A (n_173), .B (n_179), .S0 (n_178), .Y
       (sum[37]));
  NAND2XL g15470__1666(.A (n_63), .B (n_174), .Y (n_189));
  CLKMX2X2 g15471__7410(.A (n_68), .B (n_169), .S0 (n_170), .Y
       (sum[31]));
  OAI21XL g15472__6417(.A0 (n_175), .A1 (n_104), .B0 (n_108), .Y
       (n_192));
  NAND2XL g15474__5477(.A (n_103), .B (n_175), .Y (n_176));
  AOI222XL g15475__2398(.A0 (n_171), .A1 (n_163), .B0 (n_84), .B1
       (n_69), .C0 (n_102), .C1 (n_191), .Y (n_174));
  INVXL g15480(.A (n_179), .Y (n_173));
  CLKXOR2X2 g15473__5107(.A (n_171), .B (n_85), .Y (sum[30]));
  NOR2XL g15477__6260(.A (n_86), .B (n_168), .Y (n_170));
  NAND2XL g15478__4319(.A (n_169), .B (n_168), .Y (n_175));
  AOI21XL g15482__8428(.A0 (n_187), .A1 (n_164), .B0 (n_167), .Y
       (n_179));
  NAND2XL g15479__5526(.A (n_51), .B (n_166), .Y (n_171));
  NOR2XL g15481__6783(.A (n_52), .B (n_166), .Y (n_168));
  CLKXOR2X2 g15484__3680(.A (n_161), .B (n_162), .Y (sum[29]));
  OAI2BB1XL g15483__1617(.A0N (n_163), .A1N (n_162), .B0 (n_109), .Y
       (n_164));
  NAND2XL g15485__2802(.A (n_161), .B (n_162), .Y (n_166));
  ADDFX2 g15486__1705(.A (b[28]), .B (a[28]), .CI (n_158), .CO (n_162),
       .S (sum[28]));
  ADDFX2 g15487__5122(.A (b[27]), .B (a[27]), .CI (n_156), .CO (n_158),
       .S (sum[27]));
  ADDFX2 g15488__8246(.A (b[26]), .B (a[26]), .CI (n_154), .CO (n_156),
       .S (sum[26]));
  ADDFX2 g15489__7098(.A (b[25]), .B (a[25]), .CI (n_152), .CO (n_154),
       .S (sum[25]));
  ADDFX2 g15490__6131(.A (b[24]), .B (a[24]), .CI (n_150), .CO (n_152),
       .S (sum[24]));
  ADDFX2 g15491__1881(.A (b[23]), .B (a[23]), .CI (n_148), .CO (n_150),
       .S (sum[23]));
  ADDFX2 g15492__5115(.A (b[22]), .B (a[22]), .CI (n_146), .CO (n_148),
       .S (sum[22]));
  ADDFX2 g15493__7482(.A (b[21]), .B (a[21]), .CI (n_144), .CO (n_146),
       .S (sum[21]));
  ADDFX2 g15494__4733(.A (b[20]), .B (a[20]), .CI (n_142), .CO (n_144),
       .S (sum[20]));
  ADDFX2 g15495__6161(.A (b[19]), .B (a[19]), .CI (n_140), .CO (n_142),
       .S (sum[19]));
  ADDFX2 g15496__9315(.A (b[18]), .B (a[18]), .CI (n_138), .CO (n_140),
       .S (sum[18]));
  ADDFX2 g15497__9945(.A (b[17]), .B (a[17]), .CI (n_136), .CO (n_138),
       .S (sum[17]));
  ADDFX2 g15498__2883(.A (b[16]), .B (a[16]), .CI (n_134), .CO (n_136),
       .S (sum[16]));
  ADDFX2 g15499__2346(.A (b[15]), .B (a[15]), .CI (n_132), .CO (n_134),
       .S (sum[15]));
  ADDFX2 g15500__1666(.A (b[14]), .B (a[14]), .CI (n_130), .CO (n_132),
       .S (sum[14]));
  ADDFX2 g15501__7410(.A (b[13]), .B (a[13]), .CI (n_128), .CO (n_130),
       .S (sum[13]));
  ADDFX2 g15502__6417(.A (b[12]), .B (a[12]), .CI (n_126), .CO (n_128),
       .S (sum[12]));
  ADDFX2 g15503__5477(.A (b[11]), .B (a[11]), .CI (n_124), .CO (n_126),
       .S (sum[11]));
  ADDFX2 g15504__2398(.A (b[10]), .B (a[10]), .CI (n_122), .CO (n_124),
       .S (sum[10]));
  ADDFX2 g15505__5107(.A (b[9]), .B (a[9]), .CI (n_120), .CO (n_122),
       .S (sum[9]));
  ADDFX2 g15506__6260(.A (b[8]), .B (a[8]), .CI (n_118), .CO (n_120),
       .S (sum[8]));
  ADDFX2 g15507__4319(.A (b[7]), .B (a[7]), .CI (n_116), .CO (n_118),
       .S (sum[7]));
  ADDFX2 g15508__8428(.A (b[6]), .B (a[6]), .CI (n_114), .CO (n_116),
       .S (sum[6]));
  ADDFX2 g15509__5526(.A (b[5]), .B (a[5]), .CI (n_112), .CO (n_114),
       .S (sum[5]));
  ADDFX2 g15510__6783(.A (b[4]), .B (a[4]), .CI (n_110), .CO (n_112),
       .S (sum[4]));
  ADDFX2 g15511__3680(.A (b[3]), .B (a[3]), .CI (n_106), .CO (n_110),
       .S (sum[3]));
  NAND2BXL g15513__1617(.AN (n_108), .B (n_191), .Y (n_109));
  ADDFX2 g15512__2802(.A (b[2]), .B (a[2]), .CI (n_77), .CO (n_106), .S
       (sum[2]));
  AOI21XL g15514__1705(.A0 (n_208), .A1 (n_93), .B0 (n_17), .Y (n_181));
  OAI21XL g15515__5122(.A0 (n_90), .A1 (n_105), .B0 (n_37), .Y (n_167));
  AOI2BB1XL g15516__8246(.A0N (n_104), .A1N (n_103), .B0 (n_102), .Y
       (n_108));
  OAI21XL g15517__7098(.A0 (n_99), .A1 (n_101), .B0 (n_73), .Y (n_210));
  AOI21XL g15519__6131(.A0 (n_100), .A1 (n_83), .B0 (n_97), .Y (n_222));
  OAI31XL g15521__1881(.A0 (n_75), .A1 (n_18), .A2 (n_70), .B0 (n_99),
       .Y (n_239));
  AOI21XL g15526__5115(.A0 (n_28), .A1 (n_278), .B0 (n_88), .Y (n_98));
  AOI211XL g15522__7482(.A0 (n_235), .A1 (n_97), .B0 (n_19), .C0
       (n_81), .Y (n_201));
  NAND2XL g15518__4733(.A (n_47), .B (n_96), .Y (n_272));
  OAI2BB1XL g15520__6161(.A0N (n_55), .A1N (n_66), .B0 (n_94), .Y
       (n_95));
  OAI21XL g15523__9315(.A0 (n_92), .A1 (n_31), .B0 (n_91), .Y (n_93));
  AOI21XL g15524__9945(.A0 (n_195), .A1 (n_89), .B0 (n_11), .Y (n_90));
  NOR2XL g15534__2883(.A (n_53), .B (n_87), .Y (n_88));
  AOI21XL g15525__2346(.A0 (n_169), .A1 (n_86), .B0 (n_13), .Y (n_103));
  AND3XL g15536__1666(.A (n_169), .B (n_85), .C (n_84), .Y (n_163));
  AOI21XL g15527__7410(.A0 (b[47]), .A1 (a[47]), .B0 (n_76), .Y (n_99));
  OAI21XL g15533__6417(.A0 (n_209), .A1 (n_16), .B0 (n_80), .Y (n_83));
  OAI21XL g15528__5477(.A0 (n_82), .A1 (n_25), .B0 (n_5), .Y (n_96));
  NOR2XL g15531__2398(.A (n_226), .B (n_80), .Y (n_81));
  NAND2XL g15532__5107(.A (n_72), .B (n_79), .Y (n_233));
  ADDFX2 g15538__6260(.A (b[1]), .B (a[1]), .CI (n_3), .CO (n_77), .S
       (sum[1]));
  NOR2XL g15530__4319(.A (n_75), .B (n_74), .Y (n_76));
  AOI2BB1XL g15551__8428(.A0N (n_73), .A1N (n_251), .B0 (n_42), .Y
       (n_247));
  NAND2XL g15543__5526(.A (n_72), .B (n_71), .Y (n_87));
  NOR3XL g15537__6783(.A (n_75), .B (n_101), .C (n_70), .Y (n_232));
  OAI21XL g15539__3680(.A0 (n_68), .A1 (n_50), .B0 (n_12), .Y (n_69));
  CLKXOR2X2 g15564__1617(.A (b[0]), .B (n_30), .Y (sum[0]));
  NAND2XL g15529__2802(.A (n_65), .B (n_64), .Y (n_66));
  OAI21XL g15544__1705(.A0 (n_60), .A1 (n_63), .B0 (n_61), .Y (n_89));
  OAI21XL g15545__5122(.A0 (n_62), .A1 (n_61), .B0 (n_10), .Y (n_186));
  NOR3XL g15556__8246(.A (n_60), .B (n_105), .C (n_62), .Y (n_187));
  OAI21XL g15555__7098(.A0 (n_40), .A1 (n_59), .B0 (n_14), .Y (n_278));
  INVXL g15557(.A (n_71), .Y (n_58));
  INVXL g15547(.A (n_56), .Y (n_57));
  OA21X1 g15542__6131(.A0 (n_36), .A1 (n_205), .B0 (n_55), .Y (n_92));
  NOR2XL g15567__1881(.A (n_104), .B (n_24), .Y (n_84));
  OAI21XL g15541__5115(.A0 (n_23), .A1 (n_54), .B0 (n_53), .Y (n_79));
  OAI21XL g15550__7482(.A0 (n_52), .A1 (n_51), .B0 (n_50), .Y (n_86));
  AOI21XL g15549__4733(.A0 (n_49), .A1 (n_39), .B0 (n_9), .Y (n_80));
  AOI32XL g15554__6161(.A0 (n_48), .A1 (b[59]), .A2 (a[59]), .B0
       (a[60]), .B1 (b[60]), .Y (n_280));
  NAND4XL g15535__9315(.A (n_29), .B (n_47), .C (n_296), .D (n_46), .Y
       (n_267));
  AOI32XL g15548__9945(.A0 (n_45), .A1 (b[45]), .A2 (a[45]), .B0
       (a[46]), .B1 (b[46]), .Y (n_74));
  AOI32XL g15553__2883(.A0 (n_255), .A1 (b[54]), .A2 (a[54]), .B0
       (a[55]), .B1 (b[55]), .Y (n_56));
  AOI32XL g15552__2346(.A0 (n_46), .A1 (b[56]), .A2 (a[56]), .B0
       (a[57]), .B1 (b[57]), .Y (n_82));
  INVXL g15558(.A (n_70), .Y (n_240));
  NOR2XL g15565__1666(.A (n_44), .B (n_43), .Y (n_254));
  NAND2XL g15566__7410(.A (n_42), .B (n_41), .Y (n_224));
  NOR2XL g15559__6417(.A (n_43), .B (n_40), .Y (n_71));
  NAND3XL g15546__5477(.A (n_178), .B (n_65), .C (n_94), .Y (n_199));
  NAND2XL g15561__2398(.A (n_41), .B (n_35), .Y (n_245));
  NAND2XL g15568__5107(.A (n_235), .B (n_100), .Y (n_226));
  NAND2XL g15563__6260(.A (n_217), .B (n_39), .Y (n_209));
  OAI21XL g15540__4319(.A0 (n_38), .A1 (n_37), .B0 (n_36), .Y (n_64));
  INVXL g15598(.A (n_35), .Y (n_251));
  NAND2XL g15560__8428(.A (n_72), .B (n_266), .Y (n_264));
  INVXL g15593(.A (n_100), .Y (n_34));
  INVXL g15581(.A (n_33), .Y (n_104));
  NAND2XL g15562__5526(.A (n_45), .B (n_214), .Y (n_70));
  ADDHXL g15603__6783(.A (b[41]), .B (a[41]), .CO (n_49), .S (n_217));
  ADDHXL g15604__3680(.A (b[43]), .B (a[43]), .CO (n_97), .S (n_100));
  ADDHXL g15605__1617(.A (b[49]), .B (a[49]), .CO (n_42), .S (n_35));
  ADDHXL g15602__2802(.A (b[32]), .B (a[32]), .CO (n_102), .S (n_33));
  INVXL g15601(.A (n_72), .Y (n_32));
  INVXL g15588(.A (n_94), .Y (n_31));
  AOI21XL g15606__1705(.A0 (cin), .A1 (a[0]), .B0 (n_7), .Y (n_30));
  INVXL g15576(.A (n_47), .Y (n_300));
  INVXL g15572(.A (n_255), .Y (n_44));
  INVXL g15579(.A (n_169), .Y (n_68));
  INVXL g15583(.A (n_193), .Y (n_60));
  INVXL g15569(.A (n_258), .Y (n_40));
  INVXL g15573(.A (n_29), .Y (n_284));
  INVXL g15571(.A (n_28), .Y (n_43));
  INVXL g15577(.A (n_48), .Y (n_294));
  INVXL g15597(.A (n_27), .Y (n_101));
  INVXL g15574(.A (n_46), .Y (n_26));
  INVXL g15575(.A (n_296), .Y (n_25));
  INVXL g15582(.A (n_191), .Y (n_24));
  INVXL g15600(.A (n_266), .Y (n_23));
  INVXL g15599(.A (n_41), .Y (n_22));
  INVXL g15594(.A (n_235), .Y (n_21));
  INVXL g15578(.A (n_85), .Y (n_52));
  INVXL g15589(.A (n_208), .Y (n_182));
  INVXL g15591(.A (n_39), .Y (n_228));
  INVXL g15587(.A (n_65), .Y (n_205));
  INVXL g15584(.A (n_195), .Y (n_62));
  INVXL g15586(.A (n_20), .Y (n_105));
  INVXL g15596(.A (n_242), .Y (n_75));
  INVXL g15595(.A (n_18), .Y (n_19));
  INVXL g15590(.A (n_16), .Y (n_17));
  INVXL g15570(.A (n_14), .Y (n_15));
  INVXL g15580(.A (n_12), .Y (n_13));
  INVXL g15585(.A (n_10), .Y (n_11));
  INVXL g15592(.A (n_8), .Y (n_9));
  CLKXOR2X1 g15627__5122(.A (b[36]), .B (a[36]), .Y (n_20));
  CLKXOR2X1 g15608__8246(.A (b[29]), .B (a[29]), .Y (n_161));
  CLKXOR2X1 g15607__7098(.A (b[61]), .B (a[61]), .Y (n_285));
  XNOR2X1 g15622__6131(.A (b[62]), .B (a[62]), .Y (n_303));
  CLKXOR2X1 g15618__1881(.A (b[47]), .B (a[47]), .Y (n_242));
  CLKXOR2X1 g15628__5115(.A (b[53]), .B (a[53]), .Y (n_258));
  CLKXOR2X1 g15636__7482(.A (b[38]), .B (a[38]), .Y (n_65));
  CLKXOR2X1 g15619__4733(.A (b[55]), .B (a[55]), .Y (n_255));
  CLKXOR2X1 g15634__6161(.A (b[40]), .B (a[40]), .Y (n_208));
  CLKXOR2X1 g15635__9315(.A (b[35]), .B (a[35]), .Y (n_195));
  CLKXOR2X1 g15637__9945(.A (b[44]), .B (a[44]), .Y (n_235));
  CLKXOR2X1 g15621__2883(.A (b[33]), .B (a[33]), .Y (n_191));
  CLKXOR2X1 g15610__2346(.A (b[56]), .B (a[56]), .Y (n_29));
  CLKXOR2X1 g15614__1666(.A (b[54]), .B (a[54]), .Y (n_28));
  CLKXOR2X1 g15611__7410(.A (b[48]), .B (a[48]), .Y (n_27));
  CLKXOR2X1 g15623__6417(.A (b[63]), .B (a[63]), .Y (n_307));
  CLKXOR2X1 g15615__5477(.A (b[59]), .B (a[59]), .Y (n_47));
  CLKXOR2X1 g15613__2398(.A (b[42]), .B (a[42]), .Y (n_39));
  CLKXOR2X1 g15609__5107(.A (b[46]), .B (a[46]), .Y (n_45));
  CLKXOR2X1 g15633__6260(.A (b[60]), .B (a[60]), .Y (n_48));
  CLKXOR2X1 g15616__4319(.A (b[30]), .B (a[30]), .Y (n_85));
  CLKXOR2X1 g15624__8428(.A (b[37]), .B (a[37]), .Y (n_178));
  CLKXOR2X1 g15625__5526(.A (b[45]), .B (a[45]), .Y (n_214));
  CLKXOR2X1 g15630__6783(.A (b[52]), .B (a[52]), .Y (n_72));
  CLKXOR2X1 g15620__3680(.A (b[34]), .B (a[34]), .Y (n_193));
  CLKXOR2X1 g15612__1617(.A (b[39]), .B (a[39]), .Y (n_94));
  CLKXOR2X1 g15626__2802(.A (b[51]), .B (a[51]), .Y (n_266));
  CLKXOR2X1 g15631__1705(.A (b[50]), .B (a[50]), .Y (n_41));
  CLKXOR2X1 g15629__5122(.A (b[57]), .B (a[57]), .Y (n_46));
  CLKXOR2X1 g15632__8246(.A (b[58]), .B (a[58]), .Y (n_296));
  CLKXOR2X1 g15617__7098(.A (b[31]), .B (a[31]), .Y (n_169));
  NOR2XL g15638__6131(.A (a[0]), .B (cin), .Y (n_7));
  NAND2XL g15647__1881(.A (b[45]), .B (a[45]), .Y (n_6));
  NAND2XL g15639__5115(.A (b[58]), .B (a[58]), .Y (n_5));
  NAND2XL g15641__7482(.A (b[56]), .B (a[56]), .Y (n_4));
  AND2X1 g15650__4733(.A (b[0]), .B (a[0]), .Y (n_3));
  NAND2XL g15653__6161(.A (b[53]), .B (a[53]), .Y (n_14));
  NAND2XL g15657__9315(.A (b[38]), .B (a[38]), .Y (n_55));
  NAND2XL g15659__9945(.A (b[30]), .B (a[30]), .Y (n_50));
  NAND2XL g15655__2883(.A (b[44]), .B (a[44]), .Y (n_18));
  NAND2XL g15652__2346(.A (b[48]), .B (a[48]), .Y (n_73));
  NAND2XL g15648__1666(.A (b[33]), .B (a[33]), .Y (n_63));
  NAND2XL g15645__7410(.A (b[42]), .B (a[42]), .Y (n_8));
  NAND2XL g15662__6417(.A (b[34]), .B (a[34]), .Y (n_61));
  NAND2XL g15642__5477(.A (b[54]), .B (a[54]), .Y (n_2));
  NAND2XL g15661__2398(.A (b[59]), .B (a[59]), .Y (n_1));
  NAND2XL g15640__5107(.A (b[62]), .B (a[62]), .Y (n_0));
  NAND2XL g15651__6260(.A (b[36]), .B (a[36]), .Y (n_37));
  NOR2XL g15649__4319(.A (a[37]), .B (b[37]), .Y (n_38));
  NAND2XL g15644__8428(.A (b[40]), .B (a[40]), .Y (n_16));
  NAND2XL g15643__5526(.A (b[37]), .B (a[37]), .Y (n_36));
  NAND2XL g15656__6783(.A (b[50]), .B (a[50]), .Y (n_54));
  NAND2XL g15654__3680(.A (b[51]), .B (a[51]), .Y (n_53));
  NAND2XL g15664__1617(.A (b[29]), .B (a[29]), .Y (n_51));
  NAND2XL g15660__2802(.A (b[39]), .B (a[39]), .Y (n_91));
  NAND2XL g15646__1705(.A (b[31]), .B (a[31]), .Y (n_12));
  NAND2XL g15663__5122(.A (b[35]), .B (a[35]), .Y (n_10));
  NAND2XL g15658__8246(.A (b[52]), .B (a[52]), .Y (n_59));
endmodule

@file(exic1.tcl) 29: 			syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'ksa64' using 'high' effort.
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg       Max     Max  
Operation                   Area  Neg Slk     Slack      Cap   Fanout 
 init_iopt                  1951        0         0         0        0
-------------------------------------------------------------------------------
 const_prop                 1951        0         0         0        0
 simp_cc_inputs             1951        0         0         0        0
-------------------------------------------------------------------------------
 hi_fo_buf                  1951        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg       Max     Max  
Operation                   Area  Neg Slk     Slack      Cap   Fanout 
 init_delay                 1951        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1951        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1951        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1951        0         0         0        0
 io_phase                   1948        0         0         0        0
 gate_comp                  1947        0         0         0        0
 gcomp_mog                  1943        0         0         0        0
 area_down                  1942        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase         3  (        3 /        3 )  0.01
       gate_comp        11  (        2 /        2 )  0.03
       gcomp_mog        23  (        1 /        1 )  0.07
       glob_area        49  (        0 /       49 )  0.06
       area_down        46  (        1 /        1 )  0.05
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg       Max     Max  
Operation                   Area  Neg Slk     Slack      Cap   Fanout 
 init_delay                 1942        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1942        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1942        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1942        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         9  (        0 /        0 )  0.03
       gcomp_mog        22  (        0 /        0 )  0.06
       glob_area        49  (        0 /       49 )  0.05
       area_down        46  (        0 /        0 )  0.05
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg       Max     Max  
Operation                   Area  Neg Slk     Slack      Cap   Fanout 
 init_delay                 1942        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   1942        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                   Message Text                     |
--------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                       |
| CFM-5   |Info    |    1 |Wrote formal verification information.              |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as     |
|         |        |      | there is no power intent loaded.                   |
| PA-7    |Info    |    4 |Resetting power analysis results.                   |
|         |        |      |All computed switching activities are removed.      |
| SYNTH-5 |Info    |    1 |Done mapping.                                       |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                           |
--------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'ksa64'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(exic1.tcl) 30: 			write_hdl

// Generated by Cadence Genus(TM) Synthesis Solution 21.14-s082_1
// Generated on: Sep  3 2024 10:05:26 IST (Sep  3 2024 04:35:26 UTC)

// Verification Directory fv/ksa64 

module ksa64(carryout, sum, a, b, cin);
  input [63:0] a, b;
  input cin;
  output carryout;
  output [63:0] sum;
  wire [63:0] a, b;
  wire cin;
  wire carryout;
  wire [63:0] sum;
  wire n_0, n_1, n_2, n_3, n_5, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_14, n_15, n_16, n_17;
  wire n_18, n_19, n_20, n_21, n_22, n_23, n_25, n_27;
  wire n_28, n_29, n_30, n_31, n_33, n_34, n_35, n_36;
  wire n_37, n_38, n_39, n_40, n_41, n_42, n_43, n_44;
  wire n_45, n_46, n_47, n_48, n_49, n_50, n_51, n_52;
  wire n_53, n_54, n_55, n_56, n_57, n_58, n_59, n_60;
  wire n_61, n_62, n_63, n_64, n_65, n_66, n_68, n_69;
  wire n_70, n_71, n_72, n_73, n_74, n_75, n_76, n_77;
  wire n_79, n_80, n_81, n_82, n_83, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_105, n_106, n_108, n_109, n_110, n_112, n_114;
  wire n_116, n_118, n_120, n_122, n_124, n_126, n_128, n_130;
  wire n_132, n_134, n_136, n_138, n_140, n_142, n_144, n_146;
  wire n_148, n_150, n_152, n_154, n_156, n_158, n_161, n_162;
  wire n_163, n_164, n_166, n_167, n_168, n_169, n_170, n_171;
  wire n_174, n_175, n_176, n_178, n_179, n_181, n_182, n_183;
  wire n_185, n_186, n_187, n_189, n_191, n_192, n_193, n_194;
  wire n_195, n_196, n_197, n_198, n_199, n_201, n_203, n_204;
  wire n_205, n_206, n_207, n_208, n_209, n_210, n_211, n_212;
  wire n_214, n_216, n_217, n_220, n_222, n_223, n_224, n_225;
  wire n_226, n_227, n_228, n_229, n_230, n_232, n_233, n_234;
  wire n_235, n_237, n_239, n_240, n_241, n_242, n_243, n_245;
  wire n_246, n_247, n_248, n_251, n_252, n_254, n_255, n_256;
  wire n_257, n_258, n_261, n_262, n_263, n_264, n_265, n_266;
  wire n_267, n_268, n_271, n_272, n_273, n_274, n_275, n_277;
  wire n_278, n_279, n_280, n_281, n_284, n_285, n_287, n_289;
  wire n_290, n_293, n_294, n_296, n_299, n_300, n_302, n_303;
  wire n_304, n_306, n_441, n_442, n_443, n_444;
  CLKXOR2X2 g15390__6260(.A (n_303), .B (n_304), .Y (sum[62]));
  OAI21XL g15389__4319(.A0 (n_304), .A1 (n_303), .B0 (n_0), .Y (n_306));
  AOI22XL g15391__8428(.A0 (n_302), .A1 (n_285), .B0 (a[61]), .B1
       (b[61]), .Y (n_304));
  OAI31XL g15392__5526(.A0 (n_294), .A1 (n_300), .A2 (n_299), .B0
       (n_280), .Y (n_302));
  CLKXOR2X2 g15393__6783(.A (n_300), .B (n_299), .Y (sum[59]));
  CLKXOR2X2 g15394__3680(.A (n_293), .B (n_296), .Y (sum[58]));
  CLKXOR2X2 g15396__1617(.A (n_443), .B (n_46), .Y (sum[57]));
  AOI21XL g15395__2802(.A0 (n_296), .A1 (n_441), .B0 (n_96), .Y
       (n_299));
  CLKMX2X2 g15398__1705(.A (n_48), .B (n_294), .S0 (n_289), .Y
       (sum[60]));
  NAND2BXL g15397__5122(.AN (n_441), .B (n_82), .Y (n_293));
  OAI211XL g15401__6131(.A0 (n_287), .A1 (n_267), .B0 (n_1), .C0
       (n_272), .Y (n_289));
  CLKXOR2X2 g15402__1881(.A (n_284), .B (n_287), .Y (sum[56]));
  CLKXOR2X2 g15406__5115(.A (n_285), .B (n_281), .Y (sum[61]));
  OR2X1 g15403__7482(.A (n_284), .B (n_287), .Y (n_290));
  CLKXOR2X2 g15404__4733(.A (n_43), .B (n_279), .Y (sum[54]));
  AOI211XL g15405__6161(.A0 (n_278), .A1 (n_254), .B0 (n_57), .C0
       (n_277), .Y (n_287));
  CLKXOR2X2 g15407__9315(.A (n_274), .B (n_255), .Y (sum[55]));
  OAI21XL g15408__9945(.A0 (n_273), .A1 (n_294), .B0 (n_280), .Y
       (n_281));
  AOI21XL g15412__2883(.A0 (n_258), .A1 (n_271), .B0 (n_278), .Y
       (n_279));
  NOR3XL g15410__2346(.A (n_44), .B (n_87), .C (n_275), .Y (n_277));
  OAI211XL g15409__7410(.A0 (n_265), .A1 (n_58), .B0 (n_2), .C0 (n_98),
       .Y (n_274));
  NOR2BXL g15413__6417(.AN (n_272), .B (n_268), .Y (n_273));
  OAI21XL g15414__5477(.A0 (n_262), .A1 (n_264), .B0 (n_233), .Y
       (n_271));
  CLKXOR2X2 g15416__2398(.A (n_263), .B (n_266), .Y (sum[51]));
  CLKXOR2X2 g15417__5107(.A (n_41), .B (n_252), .Y (sum[50]));
  AOI21XL g15420__6260(.A0 (n_56), .A1 (n_257), .B0 (n_267), .Y
       (n_268));
  AOI21XL g15415__4319(.A0 (n_266), .A1 (n_261), .B0 (n_79), .Y
       (n_275));
  NAND2BXL g15419__8428(.AN (n_264), .B (n_263), .Y (n_265));
  INVXL g15423(.A (n_261), .Y (n_262));
  CLKXOR2X2 g15427__5526(.A (n_251), .B (n_246), .Y (sum[49]));
  CLKXOR2X2 g15433__6783(.A (n_256), .B (n_258), .Y (sum[53]));
  AOI32XL g15429__3680(.A0 (n_256), .A1 (n_255), .A2 (n_71), .B0
       (n_254), .B1 (n_15), .Y (n_257));
  CLKXOR2X2 g15424__1617(.A (n_101), .B (n_243), .Y (sum[48]));
  OAI21XL g15421__2802(.A0 (n_248), .A1 (n_251), .B0 (n_247), .Y
       (n_252));
  CLKXOR2X2 g15428__1705(.A (n_444), .B (n_45), .Y (sum[46]));
  CLKXOR2X2 g15430__5122(.A (n_242), .B (n_241), .Y (sum[47]));
  OAI22XL g15426__8246(.A0 (n_248), .A1 (n_245), .B0 (n_247), .B1
       (n_22), .Y (n_261));
  OAI211XL g15422__7098(.A0 (n_246), .A1 (n_245), .B0 (n_54), .C0
       (n_224), .Y (n_263));
  CLKXOR2X2 g15418__6131(.A (n_100), .B (n_230), .Y (sum[43]));
  AOI31XL g15432__1881(.A0 (n_227), .A1 (n_240), .A2 (n_242), .B0
       (n_239), .Y (n_243));
  OAI2BB1XL g15435__5115(.A0N (n_240), .A1N (n_237), .B0 (n_74), .Y
       (n_241));
  AOI32XL g15434__7482(.A0 (n_234), .A1 (n_235), .A2 (n_232), .B0
       (n_239), .B1 (n_27), .Y (n_248));
  CLKXOR2X2 g15437__6161(.A (n_235), .B (n_234), .Y (sum[44]));
  OAI211XL g15439__9315(.A0 (n_225), .A1 (n_264), .B0 (n_59), .C0
       (n_233), .Y (n_256));
  AOI21XL g15436__9945(.A0 (n_232), .A1 (n_237), .B0 (n_210), .Y
       (n_246));
  CLKXOR2X2 g15431__2883(.A (n_228), .B (n_229), .Y (sum[42]));
  OAI21XL g15425__2346(.A0 (n_229), .A1 (n_228), .B0 (n_8), .Y (n_230));
  OAI22XL g15442__1666(.A0 (n_223), .A1 (n_226), .B0 (n_222), .B1
       (n_21), .Y (n_227));
  OAI31XL g15441__7410(.A0 (n_209), .A1 (n_226), .A2 (n_220), .B0
       (n_201), .Y (n_237));
  OA21X1 g15446__6417(.A0 (n_245), .A1 (n_212), .B0 (n_224), .Y
       (n_225));
  OAI21XL g15443__5477(.A0 (n_223), .A1 (n_34), .B0 (n_222), .Y
       (n_234));
  CLKMX2X2 g15444__2398(.A (n_216), .B (n_220), .S0 (n_217), .Y
       (sum[41]));
  CLKXOR2X2 g15445__5107(.A (n_94), .B (n_206), .Y (sum[39]));
  CLKMX2X2 g15451__6260(.A (n_205), .B (n_65), .S0 (n_204), .Y
       (sum[38]));
  AOI21XL g15440__4319(.A0 (n_217), .A1 (n_216), .B0 (n_49), .Y
       (n_229));
  CLKXOR2X2 g15456__8428(.A (n_214), .B (n_211), .Y (sum[45]));
  CLKXOR2X2 g15447__5526(.A (n_207), .B (n_208), .Y (sum[40]));
  AOI21XL g15453__6783(.A0 (n_232), .A1 (n_211), .B0 (n_210), .Y
       (n_212));
  NAND3BXL g15448__3680(.AN (n_209), .B (n_208), .C (n_207), .Y
       (n_223));
  INVXL g15450(.A (n_216), .Y (n_220));
  OAI31XL g15449__1617(.A0 (n_205), .A1 (n_38), .A2 (n_203), .B0
       (n_92), .Y (n_206));
  AOI21XL g15458__2802(.A0 (n_178), .A1 (n_198), .B0 (n_64), .Y
       (n_204));
  OAI31XL g15452__1705(.A0 (n_199), .A1 (n_182), .A2 (n_203), .B0
       (n_181), .Y (n_216));
  CLKXOR2X2 g15455__5122(.A (n_105), .B (n_196), .Y (sum[36]));
  OAI31XL g15462__8246(.A0 (n_209), .A1 (n_226), .A2 (n_185), .B0
       (n_201), .Y (n_211));
  CLKMX2X2 g15457__7098(.A (n_62), .B (n_195), .S0 (n_194), .Y
       (sum[35]));
  OAI211XL g15454__6131(.A0 (n_197), .A1 (n_199), .B0 (n_91), .C0
       (n_95), .Y (n_207));
  INVXL g15463(.A (n_197), .Y (n_198));
  AOI31XL g15459__1881(.A0 (n_189), .A1 (n_195), .A2 (n_193), .B0
       (n_186), .Y (n_196));
  AOI31XL g15460__5115(.A0 (n_192), .A1 (n_191), .A2 (n_193), .B0
       (n_89), .Y (n_194));
  AOI31XL g15461__7482(.A0 (n_192), .A1 (n_187), .A2 (n_191), .B0
       (n_167), .Y (n_203));
  CLKXOR2X2 g15466__4733(.A (n_189), .B (n_193), .Y (sum[34]));
  CLKXOR2X2 g15465__6161(.A (n_191), .B (n_192), .Y (sum[33]));
  AOI22XL g15464__9315(.A0 (n_189), .A1 (n_187), .B0 (n_186), .B1
       (n_20), .Y (n_197));
  INVXL g15468(.A (n_183), .Y (n_185));
  CLKXOR2X2 g15467__9945(.A (n_176), .B (n_33), .Y (sum[32]));
  OAI31XL g15469__2883(.A0 (n_199), .A1 (n_182), .A2 (n_179), .B0
       (n_181), .Y (n_183));
  NAND2XL g15470__1666(.A (n_63), .B (n_174), .Y (n_189));
  CLKMX2X2 g15471__7410(.A (n_68), .B (n_169), .S0 (n_170), .Y
       (sum[31]));
  OAI21XL g15472__6417(.A0 (n_175), .A1 (n_104), .B0 (n_108), .Y
       (n_192));
  NAND2XL g15474__5477(.A (n_103), .B (n_175), .Y (n_176));
  AOI222XL g15475__2398(.A0 (n_171), .A1 (n_163), .B0 (n_442), .B1
       (n_69), .C0 (n_102), .C1 (n_191), .Y (n_174));
  CLKXOR2X2 g15473__5107(.A (n_171), .B (n_85), .Y (sum[30]));
  NOR2XL g15477__6260(.A (n_86), .B (n_168), .Y (n_170));
  NAND2XL g15478__4319(.A (n_169), .B (n_168), .Y (n_175));
  AOI21XL g15482__8428(.A0 (n_187), .A1 (n_164), .B0 (n_167), .Y
       (n_179));
  NAND2XL g15479__5526(.A (n_51), .B (n_166), .Y (n_171));
  NOR2XL g15481__6783(.A (n_52), .B (n_166), .Y (n_168));
  CLKXOR2X2 g15484__3680(.A (n_161), .B (n_162), .Y (sum[29]));
  OAI2BB1XL g15483__1617(.A0N (n_163), .A1N (n_162), .B0 (n_109), .Y
       (n_164));
  NAND2XL g15485__2802(.A (n_161), .B (n_162), .Y (n_166));
  ADDFX2 g15486__1705(.A (b[28]), .B (a[28]), .CI (n_158), .CO (n_162),
       .S (sum[28]));
  ADDFX2 g15487__5122(.A (b[27]), .B (a[27]), .CI (n_156), .CO (n_158),
       .S (sum[27]));
  ADDFX2 g15488__8246(.A (b[26]), .B (a[26]), .CI (n_154), .CO (n_156),
       .S (sum[26]));
  ADDFX2 g15489__7098(.A (b[25]), .B (a[25]), .CI (n_152), .CO (n_154),
       .S (sum[25]));
  ADDFX2 g15490__6131(.A (b[24]), .B (a[24]), .CI (n_150), .CO (n_152),
       .S (sum[24]));
  ADDFX2 g15491__1881(.A (b[23]), .B (a[23]), .CI (n_148), .CO (n_150),
       .S (sum[23]));
  ADDFX2 g15492__5115(.A (b[22]), .B (a[22]), .CI (n_146), .CO (n_148),
       .S (sum[22]));
  ADDFX2 g15493__7482(.A (b[21]), .B (a[21]), .CI (n_144), .CO (n_146),
       .S (sum[21]));
  ADDFX2 g15494__4733(.A (b[20]), .B (a[20]), .CI (n_142), .CO (n_144),
       .S (sum[20]));
  ADDFX2 g15495__6161(.A (b[19]), .B (a[19]), .CI (n_140), .CO (n_142),
       .S (sum[19]));
  ADDFX2 g15496__9315(.A (b[18]), .B (a[18]), .CI (n_138), .CO (n_140),
       .S (sum[18]));
  ADDFX2 g15497__9945(.A (b[17]), .B (a[17]), .CI (n_136), .CO (n_138),
       .S (sum[17]));
  ADDFX2 g15498__2883(.A (b[16]), .B (a[16]), .CI (n_134), .CO (n_136),
       .S (sum[16]));
  ADDFX2 g15499__2346(.A (b[15]), .B (a[15]), .CI (n_132), .CO (n_134),
       .S (sum[15]));
  ADDFX2 g15500__1666(.A (b[14]), .B (a[14]), .CI (n_130), .CO (n_132),
       .S (sum[14]));
  ADDFX2 g15501__7410(.A (b[13]), .B (a[13]), .CI (n_128), .CO (n_130),
       .S (sum[13]));
  ADDFX2 g15502__6417(.A (b[12]), .B (a[12]), .CI (n_126), .CO (n_128),
       .S (sum[12]));
  ADDFX2 g15503__5477(.A (b[11]), .B (a[11]), .CI (n_124), .CO (n_126),
       .S (sum[11]));
  ADDFX2 g15504__2398(.A (b[10]), .B (a[10]), .CI (n_122), .CO (n_124),
       .S (sum[10]));
  ADDFX2 g15505__5107(.A (b[9]), .B (a[9]), .CI (n_120), .CO (n_122),
       .S (sum[9]));
  ADDFX2 g15506__6260(.A (b[8]), .B (a[8]), .CI (n_118), .CO (n_120),
       .S (sum[8]));
  ADDFX2 g15507__4319(.A (b[7]), .B (a[7]), .CI (n_116), .CO (n_118),
       .S (sum[7]));
  ADDFX2 g15508__8428(.A (b[6]), .B (a[6]), .CI (n_114), .CO (n_116),
       .S (sum[6]));
  ADDFX2 g15509__5526(.A (b[5]), .B (a[5]), .CI (n_112), .CO (n_114),
       .S (sum[5]));
  ADDFX2 g15510__6783(.A (b[4]), .B (a[4]), .CI (n_110), .CO (n_112),
       .S (sum[4]));
  ADDFX2 g15511__3680(.A (b[3]), .B (a[3]), .CI (n_106), .CO (n_110),
       .S (sum[3]));
  NAND2BXL g15513__1617(.AN (n_108), .B (n_191), .Y (n_109));
  ADDFX2 g15512__2802(.A (b[2]), .B (a[2]), .CI (n_77), .CO (n_106), .S
       (sum[2]));
  AOI21XL g15514__1705(.A0 (n_208), .A1 (n_93), .B0 (n_17), .Y (n_181));
  OAI21XL g15515__5122(.A0 (n_90), .A1 (n_105), .B0 (n_37), .Y (n_167));
  AOI2BB1XL g15516__8246(.A0N (n_104), .A1N (n_103), .B0 (n_102), .Y
       (n_108));
  OAI21XL g15517__7098(.A0 (n_99), .A1 (n_101), .B0 (n_73), .Y (n_210));
  AOI21XL g15519__6131(.A0 (n_100), .A1 (n_83), .B0 (n_97), .Y (n_222));
  OAI31XL g15521__1881(.A0 (n_75), .A1 (n_18), .A2 (n_70), .B0 (n_99),
       .Y (n_239));
  AOI21XL g15526__5115(.A0 (n_28), .A1 (n_278), .B0 (n_88), .Y (n_98));
  AOI211XL g15522__7482(.A0 (n_235), .A1 (n_97), .B0 (n_19), .C0
       (n_81), .Y (n_201));
  NAND2XL g15518__4733(.A (n_47), .B (n_96), .Y (n_272));
  OAI2BB1XL g15520__6161(.A0N (n_55), .A1N (n_66), .B0 (n_94), .Y
       (n_95));
  OAI21XL g15523__9315(.A0 (n_92), .A1 (n_31), .B0 (n_91), .Y (n_93));
  AOI21XL g15524__9945(.A0 (n_195), .A1 (n_89), .B0 (n_11), .Y (n_90));
  NOR2XL g15534__2883(.A (n_53), .B (n_87), .Y (n_88));
  AOI21XL g15525__2346(.A0 (n_169), .A1 (n_86), .B0 (n_13), .Y (n_103));
  AND3XL g15536__1666(.A (n_169), .B (n_85), .C (n_442), .Y (n_163));
  AOI21XL g15527__7410(.A0 (b[47]), .A1 (a[47]), .B0 (n_76), .Y (n_99));
  OAI21XL g15533__6417(.A0 (n_209), .A1 (n_16), .B0 (n_80), .Y (n_83));
  OAI21XL g15528__5477(.A0 (n_82), .A1 (n_25), .B0 (n_5), .Y (n_96));
  NOR2XL g15531__2398(.A (n_226), .B (n_80), .Y (n_81));
  NAND2XL g15532__5107(.A (n_72), .B (n_79), .Y (n_233));
  ADDFX2 g15538__6260(.A (b[1]), .B (a[1]), .CI (n_3), .CO (n_77), .S
       (sum[1]));
  NOR2XL g15530__4319(.A (n_75), .B (n_74), .Y (n_76));
  AOI2BB1XL g15551__8428(.A0N (n_73), .A1N (n_251), .B0 (n_42), .Y
       (n_247));
  NAND2XL g15543__5526(.A (n_72), .B (n_71), .Y (n_87));
  NOR3XL g15537__6783(.A (n_75), .B (n_101), .C (n_70), .Y (n_232));
  OAI21XL g15539__3680(.A0 (n_68), .A1 (n_50), .B0 (n_12), .Y (n_69));
  CLKXOR2X2 g15564__1617(.A (b[0]), .B (n_30), .Y (sum[0]));
  NAND2XL g15529__2802(.A (n_65), .B (n_64), .Y (n_66));
  OAI21XL g15544__1705(.A0 (n_60), .A1 (n_63), .B0 (n_61), .Y (n_89));
  OAI21XL g15545__5122(.A0 (n_62), .A1 (n_61), .B0 (n_10), .Y (n_186));
  NOR3XL g15556__8246(.A (n_60), .B (n_105), .C (n_62), .Y (n_187));
  OAI21XL g15555__7098(.A0 (n_40), .A1 (n_59), .B0 (n_14), .Y (n_278));
  INVXL g15557(.A (n_71), .Y (n_58));
  INVXL g15547(.A (n_56), .Y (n_57));
  OA21X1 g15542__6131(.A0 (n_36), .A1 (n_205), .B0 (n_55), .Y (n_92));
  OAI21XL g15541__5115(.A0 (n_23), .A1 (n_54), .B0 (n_53), .Y (n_79));
  OAI21XL g15550__7482(.A0 (n_52), .A1 (n_51), .B0 (n_50), .Y (n_86));
  AOI21XL g15549__4733(.A0 (n_49), .A1 (n_39), .B0 (n_9), .Y (n_80));
  AOI32XL g15554__6161(.A0 (n_48), .A1 (b[59]), .A2 (a[59]), .B0
       (a[60]), .B1 (b[60]), .Y (n_280));
  NAND4XL g15535__9315(.A (n_29), .B (n_47), .C (n_296), .D (n_46), .Y
       (n_267));
  AOI32XL g15548__9945(.A0 (n_45), .A1 (b[45]), .A2 (a[45]), .B0
       (a[46]), .B1 (b[46]), .Y (n_74));
  AOI32XL g15553__2883(.A0 (n_255), .A1 (b[54]), .A2 (a[54]), .B0
       (a[55]), .B1 (b[55]), .Y (n_56));
  AOI32XL g15552__2346(.A0 (n_46), .A1 (b[56]), .A2 (a[56]), .B0
       (a[57]), .B1 (b[57]), .Y (n_82));
  INVXL g15558(.A (n_70), .Y (n_240));
  NOR2XL g15565__1666(.A (n_44), .B (n_43), .Y (n_254));
  NAND2XL g15566__7410(.A (n_42), .B (n_41), .Y (n_224));
  NOR2XL g15559__6417(.A (n_43), .B (n_40), .Y (n_71));
  NAND3XL g15546__5477(.A (n_178), .B (n_65), .C (n_94), .Y (n_199));
  NAND2XL g15561__2398(.A (n_41), .B (n_35), .Y (n_245));
  NAND2XL g15568__5107(.A (n_235), .B (n_100), .Y (n_226));
  NAND2XL g15563__6260(.A (n_217), .B (n_39), .Y (n_209));
  OAI21XL g15540__4319(.A0 (n_38), .A1 (n_37), .B0 (n_36), .Y (n_64));
  INVXL g15598(.A (n_35), .Y (n_251));
  NAND2XL g15560__8428(.A (n_72), .B (n_266), .Y (n_264));
  INVXL g15593(.A (n_100), .Y (n_34));
  INVXL g15581(.A (n_33), .Y (n_104));
  NAND2XL g15562__5526(.A (n_45), .B (n_214), .Y (n_70));
  ADDHXL g15603__6783(.A (b[41]), .B (a[41]), .CO (n_49), .S (n_217));
  ADDHXL g15604__3680(.A (b[43]), .B (a[43]), .CO (n_97), .S (n_100));
  ADDHXL g15605__1617(.A (b[49]), .B (a[49]), .CO (n_42), .S (n_35));
  ADDHXL g15602__2802(.A (b[32]), .B (a[32]), .CO (n_102), .S (n_33));
  INVXL g15588(.A (n_94), .Y (n_31));
  AOI21XL g15606__1705(.A0 (cin), .A1 (a[0]), .B0 (n_7), .Y (n_30));
  INVXL g15576(.A (n_47), .Y (n_300));
  INVXL g15572(.A (n_255), .Y (n_44));
  INVXL g15579(.A (n_169), .Y (n_68));
  INVXL g15583(.A (n_193), .Y (n_60));
  INVXL g15569(.A (n_258), .Y (n_40));
  INVXL g15573(.A (n_29), .Y (n_284));
  INVXL g15571(.A (n_28), .Y (n_43));
  INVXL g15577(.A (n_48), .Y (n_294));
  INVXL g15597(.A (n_27), .Y (n_101));
  INVXL g15575(.A (n_296), .Y (n_25));
  INVXL g15600(.A (n_266), .Y (n_23));
  INVXL g15599(.A (n_41), .Y (n_22));
  INVXL g15594(.A (n_235), .Y (n_21));
  INVXL g15578(.A (n_85), .Y (n_52));
  INVXL g15589(.A (n_208), .Y (n_182));
  INVXL g15591(.A (n_39), .Y (n_228));
  INVXL g15587(.A (n_65), .Y (n_205));
  INVXL g15584(.A (n_195), .Y (n_62));
  INVXL g15586(.A (n_20), .Y (n_105));
  INVXL g15596(.A (n_242), .Y (n_75));
  INVXL g15595(.A (n_18), .Y (n_19));
  INVXL g15590(.A (n_16), .Y (n_17));
  INVXL g15570(.A (n_14), .Y (n_15));
  INVXL g15580(.A (n_12), .Y (n_13));
  INVXL g15585(.A (n_10), .Y (n_11));
  INVXL g15592(.A (n_8), .Y (n_9));
  CLKXOR2X1 g15627__5122(.A (b[36]), .B (a[36]), .Y (n_20));
  CLKXOR2X1 g15608__8246(.A (b[29]), .B (a[29]), .Y (n_161));
  CLKXOR2X1 g15607__7098(.A (b[61]), .B (a[61]), .Y (n_285));
  XNOR2X1 g15622__6131(.A (b[62]), .B (a[62]), .Y (n_303));
  CLKXOR2X1 g15618__1881(.A (b[47]), .B (a[47]), .Y (n_242));
  CLKXOR2X1 g15628__5115(.A (b[53]), .B (a[53]), .Y (n_258));
  CLKXOR2X1 g15636__7482(.A (b[38]), .B (a[38]), .Y (n_65));
  CLKXOR2X1 g15619__4733(.A (b[55]), .B (a[55]), .Y (n_255));
  CLKXOR2X1 g15634__6161(.A (b[40]), .B (a[40]), .Y (n_208));
  CLKXOR2X1 g15635__9315(.A (b[35]), .B (a[35]), .Y (n_195));
  CLKXOR2X1 g15637__9945(.A (b[44]), .B (a[44]), .Y (n_235));
  CLKXOR2X1 g15621__2883(.A (b[33]), .B (a[33]), .Y (n_191));
  CLKXOR2X1 g15610__2346(.A (b[56]), .B (a[56]), .Y (n_29));
  CLKXOR2X1 g15614__1666(.A (b[54]), .B (a[54]), .Y (n_28));
  CLKXOR2X1 g15611__7410(.A (b[48]), .B (a[48]), .Y (n_27));
  CLKXOR2X1 g15615__5477(.A (b[59]), .B (a[59]), .Y (n_47));
  CLKXOR2X1 g15613__2398(.A (b[42]), .B (a[42]), .Y (n_39));
  CLKXOR2X1 g15609__5107(.A (b[46]), .B (a[46]), .Y (n_45));
  CLKXOR2X1 g15633__6260(.A (b[60]), .B (a[60]), .Y (n_48));
  CLKXOR2X1 g15616__4319(.A (b[30]), .B (a[30]), .Y (n_85));
  CLKXOR2X1 g15624__8428(.A (b[37]), .B (a[37]), .Y (n_178));
  CLKXOR2X1 g15625__5526(.A (b[45]), .B (a[45]), .Y (n_214));
  CLKXOR2X1 g15630__6783(.A (b[52]), .B (a[52]), .Y (n_72));
  CLKXOR2X1 g15620__3680(.A (b[34]), .B (a[34]), .Y (n_193));
  CLKXOR2X1 g15612__1617(.A (b[39]), .B (a[39]), .Y (n_94));
  CLKXOR2X1 g15626__2802(.A (b[51]), .B (a[51]), .Y (n_266));
  CLKXOR2X1 g15631__1705(.A (b[50]), .B (a[50]), .Y (n_41));
  CLKXOR2X1 g15629__5122(.A (b[57]), .B (a[57]), .Y (n_46));
  CLKXOR2X1 g15632__8246(.A (b[58]), .B (a[58]), .Y (n_296));
  CLKXOR2X1 g15617__7098(.A (b[31]), .B (a[31]), .Y (n_169));
  NOR2XL g15638__6131(.A (a[0]), .B (cin), .Y (n_7));
  NAND2XL g15639__5115(.A (b[58]), .B (a[58]), .Y (n_5));
  AND2X1 g15650__4733(.A (b[0]), .B (a[0]), .Y (n_3));
  NAND2XL g15653__6161(.A (b[53]), .B (a[53]), .Y (n_14));
  NAND2XL g15657__9315(.A (b[38]), .B (a[38]), .Y (n_55));
  NAND2XL g15659__9945(.A (b[30]), .B (a[30]), .Y (n_50));
  NAND2XL g15655__2883(.A (b[44]), .B (a[44]), .Y (n_18));
  NAND2XL g15652__2346(.A (b[48]), .B (a[48]), .Y (n_73));
  NAND2XL g15648__1666(.A (b[33]), .B (a[33]), .Y (n_63));
  NAND2XL g15645__7410(.A (b[42]), .B (a[42]), .Y (n_8));
  NAND2XL g15662__6417(.A (b[34]), .B (a[34]), .Y (n_61));
  NAND2XL g15642__5477(.A (b[54]), .B (a[54]), .Y (n_2));
  NAND2XL g15661__2398(.A (b[59]), .B (a[59]), .Y (n_1));
  NAND2XL g15640__5107(.A (b[62]), .B (a[62]), .Y (n_0));
  NAND2XL g15651__6260(.A (b[36]), .B (a[36]), .Y (n_37));
  NOR2XL g15649__4319(.A (a[37]), .B (b[37]), .Y (n_38));
  NAND2XL g15644__8428(.A (b[40]), .B (a[40]), .Y (n_16));
  NAND2XL g15643__5526(.A (b[37]), .B (a[37]), .Y (n_36));
  NAND2XL g15656__6783(.A (b[50]), .B (a[50]), .Y (n_54));
  NAND2XL g15654__3680(.A (b[51]), .B (a[51]), .Y (n_53));
  NAND2XL g15664__1617(.A (b[29]), .B (a[29]), .Y (n_51));
  NAND2XL g15660__2802(.A (b[39]), .B (a[39]), .Y (n_91));
  NAND2XL g15646__1705(.A (b[31]), .B (a[31]), .Y (n_12));
  NAND2XL g15663__5122(.A (b[35]), .B (a[35]), .Y (n_10));
  NAND2XL g15658__8246(.A (b[52]), .B (a[52]), .Y (n_59));
  XNOR2X2 g2(.A (n_179), .B (n_178), .Y (sum[37]));
  XNOR2X2 g15665(.A (n_72), .B (n_275), .Y (sum[52]));
  NOR2BX1 g15666(.AN (n_46), .B (n_290), .Y (n_441));
  NOR2BX1 g15667(.AN (n_191), .B (n_104), .Y (n_442));
  OAI2BB1X1 g15668(.A0N (b[56]), .A1N (a[56]), .B0 (n_290), .Y (n_443));
  AO22XL g15669(.A0 (n_214), .A1 (n_237), .B0 (b[45]), .B1 (a[45]), .Y
       (n_444));
  ADDFX2 g15670(.A (b[63]), .B (a[63]), .CI (n_306), .CO (carryout), .S
       (sum[63]));
endmodule

@file(exic1.tcl) 32: 			report_area >> $z-$y-$x.area.txt
@file(exic1.tcl) 33: 			report_power >> $z-$y-$x.power.txt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : ksa64
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: ksa64-64-90nm.power.txt
@file(exic1.tcl) 34: 			report_timing -unconstrained >> KSA_8_$y-$x.timing.txt
@file(exic1.tcl) 36: 			write_hdl > $z-net.v
@file(exic1.tcl) 37: 			write_sdc > $z-sdc.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(exic1.tcl) 39:                         gui_show
#@ End verbose source ./exic1.tcl

Lic Summary:
[10:05:56.343441] Cdslmd servers: cadence_server
[10:05:56.343451] Feature usage summary:
[10:05:56.343451] Genus_Synthesis

Normal exit.