# Hardware Acceleration on the DE10_FPGA

Kindly note: This is a work in progress directory, with reference implementations from Hardware Acceleration RIs at CIE PESU

FPGA Board: Intel Cyclone V DE10 Standard \
Tools: Intel Quartus Prime, ModelSim



|Title|Files|
|---|---|
|Accelerator Building Blocks|[Adder Tree](./Accelerator_Building_Blocks/Adder) <br> Parallel Prefix Adder - W0_Task <br> Carry Look-Ahead Adder - W0_Task <br> Carry Select Adder - W0_Task <br> Ripple Carry Adder - W0_Task <br> [MAC](./Accelerator_Building_Blocks/MAC) <br> Shift and Add Multiplier <br> Division Circuit <br> [Bitonic Sorter](./Accelerator_Building_Blocks/Sorter) |
|Bus Protocols| I2C, SPI, UART|
|OpenCL Example Implementations||
|Hardware Accelerators W8 Project <br> [Manuals](./Manuals)|Cordic Accelerator <br> FFT Accelerator <br> Convolutional Accelerators <br> ECC/RSA|
|Final Project|CNN Accelerator|

<!--
|Reports|Path|
|---|---|
|Area-Delay Analysis of Adders||
-->

