m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/jororoc/Documents/QDesign/PSFPGA/Practica5
vMAIN_CONTROL
Z0 !s110 1653062551
!i10b 1
!s100 SBG=Sokjj7Zo>>:<h:CMI3
I8k1F:4AKdN]WXC;8KTA1[2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica5
w1653054278
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica5/MAIN_CONTROL.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica5/MAIN_CONTROL.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1653062551.000000
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica5/MAIN_CONTROL.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica5/MAIN_CONTROL.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
n@m@a@i@n_@c@o@n@t@r@o@l
vRD_CONTROL
R0
!i10b 1
!s100 07DGC8Y^7;hPck4I5BiJU0
IYc3U0_ZoBV;NU3D6FGaFP2
R1
R2
w1653062235
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica5/RD_CONTROL.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica5/RD_CONTROL.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica5/RD_CONTROL.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica5/RD_CONTROL.v|
!i113 1
R5
R6
n@r@d_@c@o@n@t@r@o@l
vTB_MAIN_CONTROL
Z7 !s110 1653062552
!i10b 1
!s100 JLH@LIz?z?9Hh=ST`;HQR1
IYloI^hbiXjDNLj4NkPAg?0
R1
R2
w1652913950
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica5/TB_MAIN_CONTROL.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica5/TB_MAIN_CONTROL.v
L0 3
R3
r1
!s85 0
31
R4
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica5/TB_MAIN_CONTROL.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica5/TB_MAIN_CONTROL.v|
!i113 1
R5
R6
n@t@b_@m@a@i@n_@c@o@n@t@r@o@l
vTB_RD_CONTROL
R7
!i10b 1
!s100 RSXR0oJ?M]5>NI64[PmG82
IfEjT>=COOJdbU8UbmC?R]1
R1
R2
w1653062541
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica5/TB_RD_CONTROL.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica5/TB_RD_CONTROL.v
L0 3
R3
r1
!s85 0
31
Z8 !s108 1653062552.000000
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica5/TB_RD_CONTROL.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica5/TB_RD_CONTROL.v|
!i113 1
R5
R6
n@t@b_@r@d_@c@o@n@t@r@o@l
vTB_WR_CONTROL
R7
!i10b 1
!s100 Q0QlOLTiCJbCm2@NceVB=2
IJ[KL?gCodhZ9XUKZVh;;73
R1
R2
w1653054840
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica5/TB_WR_CONTROL.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica5/TB_WR_CONTROL.v
L0 3
R3
r1
!s85 0
31
R8
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica5/TB_WR_CONTROL.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica5/TB_WR_CONTROL.v|
!i113 1
R5
R6
n@t@b_@w@r_@c@o@n@t@r@o@l
vWR_CONTROL
R0
!i10b 1
!s100 kRAkJmHZa9hUXT`Bb=7EH2
IdMjk9o@e[nIlDUFfe1Hcm3
R1
R2
w1653054830
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica5/WR_CONTROL.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica5/WR_CONTROL.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica5/WR_CONTROL.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Practica5/WR_CONTROL.v|
!i113 1
R5
R6
n@w@r_@c@o@n@t@r@o@l
