# 8-bit ALU VLSI Project

This project implements an 8-bit Arithmetic Logic Unit (ALU) using Verilog HDL and follows a complete VLSI design flow including synthesis, placement, routing, STA, physical design, DRC/LVS, and GDSII generation.

## ğŸ› ï¸ Project Structure

- `rtl/` â€“ Verilog code for the ALU
- `synthesis/` â€“ Synthesis reports (area, timing)
- `sta/` â€“ Static Timing Analysis reports
- `placement_routing/` â€“ Floorplanning, placement, and routing files
- `layout/` â€“ GDSII file and layout image
- `drc_lvs/` â€“ DRC and LVS reports

## âœ… Features

- 8-bit ALU: ADD, SUB, AND, OR, XOR, NOT, SHIFT LEFT, SHIFT RIGHT
- RTL Design using Verilog
- Synthesized using [QFLOW]
- Placement and routing completed using [QFLOW]
- Full physical layout created and exported to GDSII
- Verified with DRC, LVS, and STA

## ğŸ§° Tools Used


- **Verilog HDL** â€“ For RTL design of the 8-bit ALU
- **Yosys** â€“ Logic synthesis
- **graywolf** â€“ Placement
- **Qrouter** â€“ Routing
- **Magic VLSI** â€“ Layout viewing and DRC checks
- **Netgen** â€“ LVS (Layout vs Schematic) checking
- **Qflow** â€“ Overall toolchain automation for the RTL-to-GDSII flow
- **GTKWave** â€“ Optional waveform viewer for simulation

## ğŸ‘¨â€ğŸ”§ Developed by
**Shreyas S**  
Electronics and Communication Engineer 
Maharaja Institute of Technology, Mysore  
