Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date             : Thu Dec 15 23:07:59 2022
| Host             : linux running 64-bit Ubuntu 20.04.3 LTS
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.155        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.021        |
| Device Static (W)        | 0.135        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 60.1         |
| Junction Temperature (C) | 49.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.063 |       16 |       --- |             --- |
| Slice Logic              |     0.010 |    26242 |       --- |             --- |
|   LUT as Logic           |     0.008 |     7789 |     17600 |           44.26 |
|   Register               |     0.001 |    14554 |     35200 |           41.35 |
|   CARRY4                 |    <0.001 |      383 |      4400 |            8.70 |
|   LUT as Distributed RAM |    <0.001 |       82 |      6000 |            1.37 |
|   F7/F8 Muxes            |    <0.001 |      349 |     17600 |            1.98 |
|   Others                 |    <0.001 |      905 |       --- |             --- |
|   LUT as Shift Register  |    <0.001 |      250 |      6000 |            4.17 |
| Signals                  |     0.016 |    18967 |       --- |             --- |
| Block RAM                |     0.010 |       14 |        60 |           23.33 |
| MMCM                     |     0.225 |        2 |         2 |          100.00 |
| PLL                      |     0.102 |        1 |         2 |           50.00 |
| I/O                      |     0.187 |       55 |       100 |           55.00 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| PS7                      |     1.406 |        1 |       --- |             --- |
| Static Power             |     0.135 |          |           |                 |
| Total                    |     2.155 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.126 |       0.117 |      0.009 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.202 |       0.192 |      0.009 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.046 |       0.045 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.760 |       0.724 |      0.036 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+-----------------------------------------------------------+-----------------+
| Clock                       | Domain                                                    | Constraint (ns) |
+-----------------------------+-----------------------------------------------------------+-----------------+
| CLKFBIN                     | system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLKFBIN              |             8.4 |
| CLK_OUT_5x_hdmi_clk         | system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk  |             1.7 |
| I                           | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/I                |             2.0 |
| PixelClk_int                | system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0     |             8.4 |
| axi_dynclk_0_PXL_CLK_O      | system_i/axi_dynclk_0/U0/PXL_CLK_O                        |            10.0 |
| clk_fpga_0                  | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1                  | system_i/processing_system7_0/inst/FCLK_CLK1              |             7.5 |
| clk_fpga_2                  | system_i/processing_system7_0/inst/FCLK_CLK2              |             5.0 |
| clk_fpga_2                  | system_i/processing_system7_0/inst/FCLK_CLK2_BUFG         |             5.0 |
| clk_out1_system_clk_wiz_0_0 | system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0       |            83.3 |
| clkfbout_system_clk_wiz_0_0 | system_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0       |            40.0 |
| hdmi_in_clk_p               | hdmi_in_clk_p                                             |             8.4 |
| mmcm_fbclk_out              | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_fbclk_out   |            10.0 |
| sys_clock                   | sys_clock                                                 |             8.0 |
+-----------------------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| system_wrapper           |     2.021 |
|   ac_iic_scl_iobuf       |     0.004 |
|   ac_iic_sda_iobuf       |     0.004 |
|   hdmi_out_ddc_scl_iobuf |     0.004 |
|   hdmi_out_ddc_sda_iobuf |     0.004 |
|   system_i               |     2.000 |
|     axi_dynclk_0         |     0.109 |
|       U0                 |     0.109 |
|     axi_i2s_adi_0        |     0.002 |
|       U0                 |     0.002 |
|     axi_mem_intercon_HP0 |     0.007 |
|       m00_couplers       |     0.004 |
|       xbar               |     0.002 |
|     axi_vdma_0           |     0.015 |
|       U0                 |     0.015 |
|     axi_vdma_1           |     0.011 |
|       U0                 |     0.011 |
|     clk_wiz_0            |     0.102 |
|       inst               |     0.102 |
|     dvi2rgb_1            |     0.160 |
|       U0                 |     0.160 |
|     processing_system7_0 |     1.408 |
|       inst               |     1.408 |
|     ps7_0_axi_periph_GP0 |     0.005 |
|       s00_couplers       |     0.004 |
|       xbar               |     0.001 |
|     pwm_rgb_RnM          |     0.002 |
|       inst               |     0.002 |
|     rgb2dvi_1            |     0.134 |
|       U0                 |     0.134 |
|     v_axi4s_vid_out_0    |     0.006 |
|       inst               |     0.006 |
|     v_tc_in              |     0.017 |
|       U0                 |     0.017 |
|     v_tc_out             |     0.011 |
|       U0                 |     0.011 |
|     v_vid_in_axi4s_0     |     0.005 |
|       inst               |     0.005 |
|     xadc_wiz_0           |     0.003 |
|       U0                 |     0.003 |
+--------------------------+-----------+


