 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: top                                 Date:  7-21-2023,  6:12AM
Device Used: XC9572XL-10-VQ64
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
17 /72  ( 24%) 266 /360  ( 74%) 85 /216 ( 39%)   0  /72  (  0%) 52 /52  (100%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           4/18       22/54       56/90      13/13*
FB2           4/18       21/54       78/90      13/13*
FB3           5/18       18/54       75/90      14/14*
FB4           4/18       24/54       57/90      12/12*
             -----       -----       -----      -----    
             17/72       85/216     266/360     52/52 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   35          35    |  I/O              :    46      46
Output        :   17          17    |  GCK/IO           :     3       3
Bidirectional :    0           0    |  GTS/IO           :     2       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     52          52

** Power Data **

There are 17 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'top.ise'.
*************************  Summary of Mapped Logic  ************************

** 17 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
OUT<14>             23    20    FB1_2   8    I/O     O       STD  FAST 
OUT<13>             22    19    FB1_8   11   I/O     O       STD  FAST 
OUT<0>              8     5     FB1_10  18   I/O     O       STD  FAST 
C_OUT               3     20    FB1_15  19   I/O     O       STD  FAST 
OUT<12>             21    18    FB2_2   60   I/O     O       STD  FAST 
OUT<11>             20    17    FB2_6   62   I/O     O       STD  FAST 
OUT<10>             19    16    FB2_12  4    I/O     O       STD  FAST 
OUT<9>              18    15    FB2_15  6    I/O     O       STD  FAST 
OUT<8>              17    14    FB3_2   22   I/O     O       STD  FAST 
OUT<7>              16    13    FB3_5   24   I/O     O       STD  FAST 
OUT<6>              15    12    FB3_9   27   I/O     O       STD  FAST 
OUT<5>              14    11    FB3_12  40   I/O     O       STD  FAST 
OUT<4>              13    10    FB3_16  42   I/O     O       STD  FAST 
OUT<3>              12    9     FB4_6   49   I/O     O       STD  FAST 
OUT<2>              11    8     FB4_10  51   I/O     O       STD  FAST 
OUT<1>              10    7     FB4_12  52   I/O     O       STD  FAST 
OUT<15>             24    21    FB4_17  57   I/O     O       STD  FAST 

** 35 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
A<3>                FB1_3   12   I/O     I
B<6>                FB1_4   13   I/O     I
B<15>               FB1_5   9    I/O     I
B<5>                FB1_6   10   I/O     I
B<7>                FB1_9   15   GCK/I/O I
A<12>               FB1_11  16   GCK/I/O I
A<8>                FB1_12  23   I/O     I
B<13>               FB1_14  17   GCK/I/O I
A<5>                FB1_17  20   I/O     I
B<14>               FB2_3   58   I/O     I
A<0>                FB2_4   59   I/O     I
A<1>                FB2_5   61   I/O     I
B<8>                FB2_8   63   I/O     I
A<13>               FB2_9   64   GSR/I/O I
A<14>               FB2_10  1    I/O     I
B<0>                FB2_11  2    GTS/I/O I
B<3>                FB2_14  5    GTS/I/O I
B<4>                FB2_17  7    I/O     I
A<7>                FB3_3   31   I/O     I
A<6>                FB3_4   32   I/O     I
A<11>               FB3_6   34   I/O     I
A<9>                FB3_8   25   I/O     I
A<4>                FB3_10  39   I/O     I
A<15>               FB3_11  33   I/O     I
C_IN                FB3_14  35   I/O     I
B<12>               FB3_15  36   I/O     I
B<10>               FB3_17  38   I/O     I
B<9>                FB4_2   43   I/O     I
A<10>               FB4_3   46   I/O     I
FUNC<1>             FB4_4   47   I/O     I
B<11>               FB4_5   44   I/O     I
B<1>                FB4_8   45   I/O     I
A<2>                FB4_11  48   I/O     I
FUNC<0>             FB4_14  50   I/O     I
B<2>                FB4_15  56   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               22/32
Number of signals used by logic mapping into function block:  22
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB1_1         (b)     (b)
OUT<14>              23      18<-   0   0     FB1_2   8     I/O     O
(unused)              0       0   /\5   0     FB1_3   12    I/O     I
(unused)              0       0   /\3   2     FB1_4   13    I/O     I
(unused)              0       0     0   5     FB1_5   9     I/O     I
(unused)              0       0   \/5   0     FB1_6   10    I/O     I
(unused)              0       0   \/5   0     FB1_7         (b)     (b)
OUT<13>              22      17<-   0   0     FB1_8   11    I/O     O
(unused)              0       0   /\5   0     FB1_9   15    GCK/I/O I
OUT<0>                8       5<- /\2   0     FB1_10  18    I/O     O
(unused)              0       0   /\5   0     FB1_11  16    GCK/I/O I
(unused)              0       0     0   5     FB1_12  23    I/O     I
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  17    GCK/I/O I
C_OUT                 3       0     0   2     FB1_15  19    I/O     O
(unused)              0       0     0   5     FB1_16        (b)     
(unused)              0       0     0   5     FB1_17  20    I/O     I
(unused)              0       0   \/5   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A<0>               9: B<14>             16: B<6> 
  2: A<13>             10: B<15>             17: B<7> 
  3: A<14>             11: B<1>              18: B<8> 
  4: B<0>              12: B<2>              19: B<9> 
  5: B<10>             13: B<3>              20: C_IN 
  6: B<11>             14: B<4>              21: FUNC<0> 
  7: B<12>             15: B<5>              22: FUNC<1> 
  8: B<13>            

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
OUT<14>              X.XXXXXXX.XXXXXXXXXXXX.................. 20
OUT<13>              XX.XXXXX..XXXXXXXXXXXX.................. 19
OUT<0>               X..X...............XXX.................. 5
C_OUT                X..XXXXXXXXXXXXXXXXXXX.................. 20
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               21/33
Number of signals used by logic mapping into function block:  21
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB2_1         (b)     (b)
OUT<12>              21      16<-   0   0     FB2_2   60    I/O     O
(unused)              0       0   /\5   0     FB2_3   58    I/O     I
(unused)              0       0   /\2   3     FB2_4   59    I/O     I
(unused)              0       0   \/5   0     FB2_5   61    I/O     I
OUT<11>              20      15<-   0   0     FB2_6   62    I/O     O
(unused)              0       0   /\5   0     FB2_7         (b)     (b)
(unused)              0       0   /\5   0     FB2_8   63    I/O     I
(unused)              0       0     0   5     FB2_9   64    GSR/I/O I
(unused)              0       0   \/4   1     FB2_10  1     I/O     I
(unused)              0       0   \/5   0     FB2_11  2     GTS/I/O I
OUT<10>              19      14<-   0   0     FB2_12  4     I/O     O
(unused)              0       0   /\5   0     FB2_13        (b)     (b)
(unused)              0       0   \/5   0     FB2_14  5     GTS/I/O I
OUT<9>               18      13<-   0   0     FB2_15  6     I/O     O
(unused)              0       0   /\5   0     FB2_16        (b)     (b)
(unused)              0       0   /\3   2     FB2_17  7     I/O     I
(unused)              0       0   \/4   1     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A<0>               8: B<11>             15: B<6> 
  2: A<10>              9: B<12>             16: B<7> 
  3: A<11>             10: B<1>              17: B<8> 
  4: A<12>             11: B<2>              18: B<9> 
  5: A<9>              12: B<3>              19: C_IN 
  6: B<0>              13: B<4>              20: FUNC<0> 
  7: B<10>             14: B<5>              21: FUNC<1> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
OUT<12>              X..X.XXXXXXXXXXXXXXXX................... 18
OUT<11>              X.X..XXX.XXXXXXXXXXXX................... 17
OUT<10>              XX...XX..XXXXXXXXXXXX................... 16
OUT<9>               X...XX...XXXXXXXXXXXX................... 15
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               18/36
Number of signals used by logic mapping into function block:  18
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB3_1         (b)     (b)
OUT<8>               17      12<-   0   0     FB3_2   22    I/O     O
(unused)              0       0   /\5   0     FB3_3   31    I/O     I
(unused)              0       0   \/5   0     FB3_4   32    I/O     I
OUT<7>               16      11<-   0   0     FB3_5   24    I/O     O
(unused)              0       0   /\5   0     FB3_6   34    I/O     I
(unused)              0       0   /\1   4     FB3_7         (b)     (b)
(unused)              0       0   \/5   0     FB3_8   25    I/O     I
OUT<6>               15      10<-   0   0     FB3_9   27    I/O     O
(unused)              0       0   /\5   0     FB3_10  39    I/O     I
(unused)              0       0   \/5   0     FB3_11  33    I/O     I
OUT<5>               14       9<-   0   0     FB3_12  40    I/O     O
(unused)              0       0   /\4   1     FB3_13        (b)     (b)
(unused)              0       0     0   5     FB3_14  35    I/O     I
(unused)              0       0   \/4   1     FB3_15  36    I/O     I
OUT<4>               13       8<-   0   0     FB3_16  42    I/O     O
(unused)              0       0   /\4   1     FB3_17  38    I/O     I
(unused)              0       0   \/2   3     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A<0>               7: B<0>              13: B<6> 
  2: A<4>               8: B<1>              14: B<7> 
  3: A<5>               9: B<2>              15: B<8> 
  4: A<6>              10: B<3>              16: C_IN 
  5: A<7>              11: B<4>              17: FUNC<0> 
  6: A<8>              12: B<5>              18: FUNC<1> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
OUT<8>               X....XXXXXXXXXXXXX...................... 14
OUT<7>               X...X.XXXXXXXX.XXX...................... 13
OUT<6>               X..X..XXXXXXX..XXX...................... 12
OUT<5>               X.X...XXXXXX...XXX...................... 11
OUT<4>               XX....XXXXX....XXX...................... 10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               24/30
Number of signals used by logic mapping into function block:  24
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\4   1     FB4_1         (b)     (b)
(unused)              0       0     0   5     FB4_2   43    I/O     I
(unused)              0       0     0   5     FB4_3   46    I/O     I
(unused)              0       0     0   5     FB4_4   47    I/O     I
(unused)              0       0   \/4   1     FB4_5   44    I/O     I
OUT<3>               12       7<-   0   0     FB4_6   49    I/O     O
(unused)              0       0   /\3   2     FB4_7         (b)     (b)
(unused)              0       0     0   5     FB4_8   45    I/O     I
(unused)              0       0   \/4   1     FB4_9         (b)     (b)
OUT<2>               11       6<-   0   0     FB4_10  51    I/O     O
(unused)              0       0   /\2   3     FB4_11  48    I/O     I
OUT<1>               10       5<-   0   0     FB4_12  52    I/O     O
(unused)              0       0   /\5   0     FB4_13        (b)     (b)
(unused)              0       0     0   5     FB4_14  50    I/O     I
(unused)              0       0   \/5   0     FB4_15  56    I/O     I
(unused)              0       0   \/5   0     FB4_16        (b)     (b)
OUT<15>              24      19<-   0   0     FB4_17  57    I/O     O
(unused)              0       0   /\5   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A<0>               9: B<12>             17: B<5> 
  2: A<15>             10: B<13>             18: B<6> 
  3: A<1>              11: B<14>             19: B<7> 
  4: A<2>              12: B<15>             20: B<8> 
  5: A<3>              13: B<1>              21: B<9> 
  6: B<0>              14: B<2>              22: C_IN 
  7: B<10>             15: B<3>              23: FUNC<0> 
  8: B<11>             16: B<4>              24: FUNC<1> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
OUT<3>               X...XX......XXX......XXX................ 9
OUT<2>               X..X.X......XX.......XXX................ 8
OUT<1>               X.X..X......X........XXX................ 7
OUT<15>              XX...XXXXXXXXXXXXXXXXXXX................ 21
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


C_OUT <= ((NOT FUNC(1) AND NOT FUNC(0) AND B(15) AND B(5) AND B(4) AND 
	B(3) AND B(2) AND B(1) AND B(0) AND B(14) AND B(13) AND B(12) AND 
	B(11) AND B(10) AND B(9) AND B(8) AND B(7) AND B(6) AND C_IN)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(15) AND B(5) AND B(4) AND 
	B(3) AND B(2) AND B(1) AND B(0) AND B(14) AND B(13) AND B(12) AND 
	B(11) AND B(10) AND B(9) AND B(8) AND B(7) AND B(6) AND NOT A(0))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(15) AND B(5) AND B(4) AND 
	B(3) AND B(2) AND B(1) AND B(14) AND B(13) AND B(12) AND B(11) AND 
	B(10) AND B(9) AND B(8) AND B(7) AND B(6) AND C_IN AND NOT A(0)));






















































































OUT(0) <= ((NOT FUNC(1) AND FUNC(0) AND NOT B(0) AND A(0))
	OR (NOT FUNC(1) AND B(0) AND NOT C_IN AND NOT A(0))
	OR (NOT FUNC(0) AND B(0) AND C_IN AND A(0))
	OR (NOT FUNC(0) AND NOT B(0) AND NOT C_IN AND A(0))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(0) AND C_IN AND NOT A(0))
	OR (FUNC(1) AND NOT FUNC(0) AND A(0))
	OR (FUNC(1) AND B(0) AND A(0))
	OR (FUNC(0) AND B(0) AND NOT A(0)));


OUT(1) <= ((FUNC(0) AND B(1) AND NOT A(1))
	OR (NOT FUNC(1) AND FUNC(0) AND NOT B(1) AND A(1))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(1) AND NOT B(0) AND NOT C_IN)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(1) AND NOT B(0) AND A(0))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(1) AND NOT C_IN AND A(0))
	OR (FUNC(1) AND NOT FUNC(0) AND A(1))
	OR (FUNC(1) AND B(1) AND A(1))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(1) AND B(0) AND C_IN)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(1) AND B(0) AND NOT A(0))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(1) AND C_IN AND NOT A(0)));


OUT(2) <= ((FUNC(0) AND B(2) AND NOT A(2))
	OR (NOT FUNC(1) AND FUNC(0) AND NOT B(2) AND A(2))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(2) AND NOT B(1))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(2) AND NOT B(0) AND A(0))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(2) AND NOT B(0) AND NOT C_IN)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(2) AND NOT C_IN AND A(0))
	OR (FUNC(1) AND NOT FUNC(0) AND A(2))
	OR (FUNC(1) AND B(2) AND A(2))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(2) AND B(1) AND B(0) AND C_IN)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(2) AND B(1) AND B(0) AND NOT A(0))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(2) AND B(1) AND C_IN AND NOT A(0)));


OUT(3) <= NOT (((FUNC(1) AND FUNC(0) AND NOT B(3))
	OR (FUNC(1) AND NOT FUNC(0) AND NOT A(3))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(3) AND NOT B(2))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(3) AND NOT B(1))
	OR (FUNC(0) AND NOT B(3) AND NOT A(3))
	OR (NOT FUNC(1) AND FUNC(0) AND B(3) AND A(3))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(3) AND B(2) AND B(1) AND B(0) AND 
	NOT A(0))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(3) AND NOT B(0) AND NOT C_IN)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(3) AND NOT B(0) AND A(0))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(3) AND NOT C_IN AND A(0))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(3) AND B(2) AND B(1) AND B(0) AND 
	C_IN)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(3) AND B(2) AND B(1) AND C_IN AND 
	NOT A(0))));


OUT(4) <= ((FUNC(0) AND B(4) AND NOT A(4))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(4) AND NOT B(3))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(4) AND NOT B(2))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(4) AND NOT B(1))
	OR (NOT FUNC(1) AND FUNC(0) AND NOT B(4) AND A(4))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(4) AND NOT B(0) AND NOT C_IN)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(4) AND NOT B(0) AND A(0))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(4) AND NOT C_IN AND A(0))
	OR (FUNC(1) AND NOT FUNC(0) AND A(4))
	OR (FUNC(1) AND B(4) AND A(4))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(4) AND B(3) AND B(2) AND B(1) AND 
	B(0) AND C_IN)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(4) AND B(3) AND B(2) AND B(1) AND 
	B(0) AND NOT A(0))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(4) AND B(3) AND B(2) AND B(1) AND 
	C_IN AND NOT A(0)));


OUT(5) <= ((NOT FUNC(1) AND FUNC(0) AND NOT B(5) AND A(5))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(5) AND NOT B(4))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(5) AND NOT B(3))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(5) AND NOT B(0) AND A(0))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(5) AND NOT C_IN AND A(0))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(5) AND NOT B(0) AND NOT C_IN)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(5) AND B(4) AND B(3) AND B(2) AND 
	B(1) AND B(0) AND C_IN)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(5) AND B(4) AND B(3) AND B(2) AND 
	B(1) AND B(0) AND NOT A(0))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(5) AND B(4) AND B(3) AND B(2) AND 
	B(1) AND C_IN AND NOT A(0))
	OR (FUNC(1) AND FUNC(0) AND B(5))
	OR (FUNC(1) AND NOT FUNC(0) AND A(5))
	OR (FUNC(0) AND B(5) AND NOT A(5))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(5) AND NOT B(2))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(5) AND NOT B(1)));


OUT(6) <= NOT (((NOT FUNC(1) AND FUNC(0) AND B(6) AND A(6))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(5) AND B(6))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(4) AND B(6))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(3) AND B(6))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(0) AND B(6) AND A(0))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(0) AND B(6) AND NOT C_IN)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(6) AND NOT C_IN AND A(0))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(5) AND B(4) AND B(3) AND B(2) AND 
	B(1) AND B(0) AND NOT B(6) AND C_IN)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(5) AND B(4) AND B(3) AND B(2) AND 
	B(1) AND B(0) AND NOT B(6) AND NOT A(0))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(5) AND B(4) AND B(3) AND B(2) AND 
	B(1) AND NOT B(6) AND C_IN AND NOT A(0))
	OR (FUNC(1) AND FUNC(0) AND NOT B(6))
	OR (FUNC(1) AND NOT FUNC(0) AND NOT A(6))
	OR (FUNC(0) AND NOT B(6) AND NOT A(6))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(2) AND B(6))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(1) AND B(6))));


OUT(7) <= NOT (((FUNC(1) AND FUNC(0) AND NOT B(7))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(5) AND B(7))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(4) AND B(7))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(3) AND B(7))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(7) AND NOT B(6))
	OR (EXP31_.EXP)
	OR (FUNC(1) AND NOT FUNC(0) AND NOT A(7))
	OR (FUNC(0) AND NOT B(7) AND NOT A(7))
	OR (NOT FUNC(1) AND FUNC(0) AND B(7) AND A(7))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(5) AND B(4) AND B(3) AND B(2) AND 
	B(1) AND B(0) AND NOT B(7) AND B(6) AND NOT A(0))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(5) AND B(4) AND B(3) AND B(2) AND 
	B(1) AND NOT B(7) AND B(6) AND C_IN AND NOT A(0))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(2) AND B(7))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(1) AND B(7))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(0) AND B(7) AND NOT C_IN)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(0) AND B(7) AND A(0))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(7) AND NOT C_IN AND A(0))));


OUT(8) <= ((EXP38_.EXP)
	OR (FUNC(0) AND B(8) AND NOT A(8))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(4) AND NOT B(8))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(3) AND NOT B(8))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(2) AND NOT B(8))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(1) AND NOT B(8))
	OR (NOT FUNC(1) AND FUNC(0) AND NOT B(8) AND A(8))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(5) AND NOT B(8))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(8) AND NOT B(7))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(8) AND NOT B(6))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(0) AND NOT B(8) AND A(0))
	OR (FUNC(1) AND NOT FUNC(0) AND A(8))
	OR (FUNC(1) AND B(8) AND A(8))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(5) AND B(4) AND B(3) AND B(2) AND 
	B(1) AND B(0) AND B(8) AND B(7) AND B(6) AND C_IN)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(5) AND B(4) AND B(3) AND B(2) AND 
	B(1) AND B(0) AND B(8) AND B(7) AND B(6) AND NOT A(0))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(5) AND B(4) AND B(3) AND B(2) AND 
	B(1) AND B(8) AND B(7) AND B(6) AND C_IN AND NOT A(0)));


OUT(9) <= NOT (((NOT FUNC(1) AND NOT FUNC(0) AND NOT B(5) AND B(9))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(4) AND B(9))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(3) AND B(9))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(2) AND B(9))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(1) AND B(9))
	OR (EXP25_.EXP)
	OR (FUNC(1) AND FUNC(0) AND NOT B(9))
	OR (FUNC(1) AND NOT FUNC(0) AND NOT A(9))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(9) AND NOT B(8))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(9) AND NOT B(7))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(9) AND NOT B(6))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(0) AND B(9) AND NOT C_IN)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(0) AND B(9) AND A(0))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(9) AND NOT C_IN AND A(0))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(5) AND B(4) AND B(3) AND B(2) AND 
	B(1) AND B(0) AND NOT B(9) AND B(8) AND B(7) AND B(6) AND C_IN)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(5) AND B(4) AND B(3) AND B(2) AND 
	B(1) AND NOT B(9) AND B(8) AND B(7) AND B(6) AND C_IN AND NOT A(0))));


OUT(10) <= ((EXP20_.EXP)
	OR (FUNC(0) AND B(10) AND NOT A(10))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(4) AND NOT B(10))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(3) AND NOT B(10))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(2) AND NOT B(10))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(1) AND NOT B(10))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(5) AND NOT B(10))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(10) AND NOT B(9))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(10) AND NOT B(8))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(10) AND NOT B(7))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(10) AND NOT B(6))
	OR (FUNC(1) AND NOT FUNC(0) AND A(10))
	OR (FUNC(1) AND B(10) AND A(10))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(5) AND B(4) AND B(3) AND B(2) AND 
	B(1) AND B(0) AND B(10) AND B(9) AND B(8) AND B(7) AND B(6) AND 
	C_IN)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(5) AND B(4) AND B(3) AND B(2) AND 
	B(1) AND B(0) AND B(10) AND B(9) AND B(8) AND B(7) AND B(6) AND 
	NOT A(0))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(5) AND B(4) AND B(3) AND B(2) AND 
	B(1) AND B(10) AND B(9) AND B(8) AND B(7) AND B(6) AND C_IN AND 
	NOT A(0)));


OUT(11) <= ((FUNC(0) AND B(11) AND NOT A(11))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(4) AND NOT B(11))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(3) AND NOT B(11))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(2) AND NOT B(11))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(1) AND NOT B(11))
	OR (EXP19_.EXP)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(5) AND NOT B(11))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(11) AND NOT B(9))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(11) AND NOT B(8))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(11) AND NOT B(7))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(11) AND NOT B(6))
	OR (FUNC(1) AND NOT FUNC(0) AND A(11))
	OR (FUNC(1) AND B(11) AND A(11))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(5) AND B(4) AND B(3) AND B(2) AND 
	B(1) AND B(0) AND B(11) AND B(10) AND B(9) AND B(8) AND B(7) AND 
	B(6) AND C_IN)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(5) AND B(4) AND B(3) AND B(2) AND 
	B(1) AND B(0) AND B(11) AND B(10) AND B(9) AND B(8) AND B(7) AND 
	B(6) AND NOT A(0))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(5) AND B(4) AND B(3) AND B(2) AND 
	B(1) AND B(11) AND B(10) AND B(9) AND B(8) AND B(7) AND B(6) AND 
	C_IN AND NOT A(0)));


OUT(12) <= ((EXP26_.EXP)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(5) AND NOT B(12))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(4) AND NOT B(12))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(3) AND NOT B(12))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(12) AND NOT B(7))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(12) AND NOT B(6))
	OR (EXP16_.EXP)
	OR (NOT FUNC(1) AND FUNC(0) AND NOT B(12) AND A(12))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(12) AND NOT B(11))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(12) AND NOT B(10))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(12) AND NOT B(9))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(12) AND NOT B(8))
	OR (FUNC(1) AND FUNC(0) AND B(12))
	OR (FUNC(1) AND NOT FUNC(0) AND A(12))
	OR (FUNC(0) AND B(12) AND NOT A(12))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(2) AND NOT B(12))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(1) AND NOT B(12)));


OUT(13) <= NOT (((EXP9_.EXP)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(5) AND B(13))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(4) AND B(13))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(3) AND B(13))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(13) AND NOT B(7))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(13) AND NOT B(6))
	OR (OUT_0_OBUF.EXP)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(13) AND NOT B(12))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(13) AND NOT B(11))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(13) AND NOT B(10))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(13) AND NOT B(9))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(13) AND NOT B(8))
	OR (FUNC(1) AND FUNC(0) AND NOT B(13))
	OR (FUNC(1) AND NOT FUNC(0) AND NOT A(13))
	OR (FUNC(0) AND NOT B(13) AND NOT A(13))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(2) AND B(13))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(1) AND B(13))));


OUT(14) <= ((EXP13_.EXP)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(5) AND NOT B(14))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(4) AND NOT B(14))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(3) AND NOT B(14))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(14) AND NOT B(7))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(14) AND NOT B(6))
	OR (EXP8_.EXP)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(14) AND NOT B(12))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(14) AND NOT B(11))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(14) AND NOT B(10))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(14) AND NOT B(9))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(14) AND NOT B(8))
	OR (FUNC(1) AND FUNC(0) AND B(14))
	OR (FUNC(1) AND NOT FUNC(0) AND A(14))
	OR (FUNC(0) AND B(14) AND NOT A(14))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(2) AND NOT B(14))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND NOT B(1) AND NOT B(14)));


OUT(15) <= NOT (((EXP45_.EXP)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(15) AND NOT B(5))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(15) AND NOT B(4))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(15) AND NOT B(3))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(15) AND NOT B(7))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(15) AND NOT B(6))
	OR (EXP39_.EXP)
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(15) AND NOT B(12))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(15) AND NOT B(11))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(15) AND NOT B(10))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(15) AND NOT B(9))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(15) AND NOT B(8))
	OR (FUNC(1) AND FUNC(0) AND NOT B(15))
	OR (FUNC(1) AND NOT FUNC(0) AND NOT A(15))
	OR (FUNC(0) AND NOT B(15) AND NOT A(15))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(15) AND NOT B(2))
	OR (NOT FUNC(1) AND NOT FUNC(0) AND B(15) AND NOT B(1))));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-VQ64


   -----------------------------------------------  
  /48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 \
 | 49                                           32 | 
 | 50                                           31 | 
 | 51                                           30 | 
 | 52                                           29 | 
 | 53                                           28 | 
 | 54                                           27 | 
 | 55                                           26 | 
 | 56              XC9572XL-10-VQ64             25 | 
 | 57                                           24 | 
 | 58                                           23 | 
 | 59                                           22 | 
 | 60                                           21 | 
 | 61                                           20 | 
 | 62                                           19 | 
 | 63                                           18 | 
 | 64                                           17 | 
 \ 1  2  3  4  5  6  7  8  9  10 11 12 13 14 15 16 /
   -----------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 A<14>                            33 A<15>                         
  2 B<0>                             34 A<11>                         
  3 VCC                              35 C_IN                          
  4 OUT<10>                          36 B<12>                         
  5 B<3>                             37 VCC                           
  6 OUT<9>                           38 B<10>                         
  7 B<4>                             39 A<4>                          
  8 OUT<14>                          40 OUT<5>                        
  9 B<15>                            41 GND                           
 10 B<5>                             42 OUT<4>                        
 11 OUT<13>                          43 B<9>                          
 12 A<3>                             44 B<11>                         
 13 B<6>                             45 B<1>                          
 14 GND                              46 A<10>                         
 15 B<7>                             47 FUNC<1>                       
 16 A<12>                            48 A<2>                          
 17 B<13>                            49 OUT<3>                        
 18 OUT<0>                           50 FUNC<0>                       
 19 C_OUT                            51 OUT<2>                        
 20 A<5>                             52 OUT<1>                        
 21 GND                              53 TDO                           
 22 OUT<8>                           54 GND                           
 23 A<8>                             55 VCC                           
 24 OUT<7>                           56 B<2>                          
 25 A<9>                             57 OUT<15>                       
 26 VCC                              58 B<14>                         
 27 OUT<6>                           59 A<0>                          
 28 TDI                              60 OUT<12>                       
 29 TMS                              61 A<1>                          
 30 TCK                              62 OUT<11>                       
 31 A<7>                             63 B<8>                          
 32 A<6>                             64 A<13>                         


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-VQ64
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 32
Pterm Limit                                 : 25
