// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CGX150DF31C7 Package FBGA896
// 

//
// This file contains Fast Corner delays for the design using part EP4CGX150DF31C7,
// with speed grade M, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "ASIP")
  (DATE "04/22/2019 23:18:32")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE hsync\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1464:1464:1464) (1690:1690:1690))
        (IOPATH i o (1660:1660:1660) (1663:1663:1663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE vsync\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1158:1158:1158) (1294:1294:1294))
        (IOPATH i o (1680:1680:1680) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE red\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1068:1068:1068) (1214:1214:1214))
        (IOPATH i o (1650:1650:1650) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE red\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (912:912:912) (1034:1034:1034))
        (IOPATH i o (1630:1630:1630) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE red\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (858:858:858) (966:966:966))
        (IOPATH i o (1630:1630:1630) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE red\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1078:1078:1078) (1227:1227:1227))
        (IOPATH i o (1620:1620:1620) (1623:1623:1623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE red\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1081:1081:1081) (1215:1215:1215))
        (IOPATH i o (1630:1630:1630) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE red\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1152:1152:1152) (1330:1330:1330))
        (IOPATH i o (1630:1630:1630) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE red\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1036:1036:1036) (1180:1180:1180))
        (IOPATH i o (1640:1640:1640) (1643:1643:1643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE red\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (897:897:897) (1019:1019:1019))
        (IOPATH i o (1630:1630:1630) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE green\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (787:787:787) (913:913:913))
        (IOPATH i o (1610:1610:1610) (1613:1613:1613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE green\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (653:653:653) (757:757:757))
        (IOPATH i o (1620:1620:1620) (1623:1623:1623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE green\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1058:1058:1058) (1201:1201:1201))
        (IOPATH i o (1650:1650:1650) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE green\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1091:1091:1091) (1257:1257:1257))
        (IOPATH i o (1630:1630:1630) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE green\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (550:550:550) (646:646:646))
        (IOPATH i o (1650:1650:1650) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE green\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1042:1042:1042) (1185:1185:1185))
        (IOPATH i o (1620:1620:1620) (1623:1623:1623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE green\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1107:1107:1107) (1261:1261:1261))
        (IOPATH i o (1660:1660:1660) (1663:1663:1663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE green\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (971:971:971) (1109:1109:1109))
        (IOPATH i o (1640:1640:1640) (1643:1643:1643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE blue\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1290:1290:1290) (1477:1477:1477))
        (IOPATH i o (1630:1630:1630) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE blue\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1157:1157:1157) (1328:1328:1328))
        (IOPATH i o (1650:1650:1650) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE blue\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1350:1350:1350) (1547:1547:1547))
        (IOPATH i o (1670:1670:1670) (1673:1673:1673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE blue\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1190:1190:1190) (1345:1345:1345))
        (IOPATH i o (1640:1640:1640) (1643:1643:1643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE blue\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1663:1663:1663) (1902:1902:1902))
        (IOPATH i o (1610:1610:1610) (1613:1613:1613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE blue\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (850:850:850) (986:986:986))
        (IOPATH i o (1650:1650:1650) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE blue\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1187:1187:1187) (1366:1366:1366))
        (IOPATH i o (1610:1610:1610) (1613:1613:1613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE blue\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (945:945:945) (1076:1076:1076))
        (IOPATH i o (1640:1640:1640) (1643:1643:1643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE blank\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1054:1054:1054) (1201:1201:1201))
        (IOPATH i o (1610:1610:1610) (1613:1613:1613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE clkVGA\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1068:1068:1068) (1215:1215:1215))
        (IOPATH i o (1640:1640:1640) (1643:1643:1643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (207:207:207) (192:192:192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|clk25MHz\|counter\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|clk25MHz\|counter)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1486:1486:1486))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|clk25MHz\|clk25Mhz\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|clk25MHz\|clk25Mhz)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1261:1261:1261))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_clkctrl")
    (INSTANCE VGADevice\|clk25MHz\|clk25Mhz\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (548:548:548) (595:595:595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (418:418:418))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (217:217:217))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (202:202:202))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (155:155:155))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1430:1430:1430))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (136:136:136) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (95:95:95) (115:115:115))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1430:1430:1430))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (294:294:294))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1199:1199:1199))
        (PORT asdata (563:563:563) (604:604:604))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (277:277:277))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1199:1199:1199))
        (PORT asdata (445:445:445) (474:474:474))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (231:231:231) (288:288:288))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1199:1199:1199))
        (PORT asdata (458:458:458) (488:488:488))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (296:296:296))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1199:1199:1199))
        (PORT asdata (445:445:445) (470:470:470))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (250:250:250) (307:307:307))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (166:166:166) (194:194:194))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (221:221:221))
        (PORT datab (244:244:244) (298:298:298))
        (PORT datac (229:229:229) (283:283:283))
        (PORT datad (336:336:336) (396:396:396))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (197:197:197))
        (PORT datab (148:148:148) (193:193:193))
        (PORT datad (203:203:203) (245:245:245))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (287:287:287))
        (PORT datab (157:157:157) (207:207:207))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (300:300:300) (345:345:345))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (295:295:295))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (177:177:177) (198:198:198))
        (PORT datad (153:153:153) (173:173:173))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelX\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1199:1199:1199))
        (PORT asdata (427:427:427) (452:452:452))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|hsync\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (395:395:395))
        (PORT datab (238:238:238) (291:291:291))
        (PORT datac (235:235:235) (290:290:290))
        (PORT datad (297:297:297) (342:342:342))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|hsync\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (138:138:138))
        (PORT datab (156:156:156) (206:206:206))
        (PORT datac (156:156:156) (197:197:197))
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (278:278:278))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (218:218:218))
        (PORT datab (132:132:132) (163:163:163))
        (PORT datad (303:303:303) (338:338:338))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (134:134:134))
        (PORT datab (231:231:231) (279:279:279))
        (PORT datad (311:311:311) (348:348:348))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (376:376:376))
        (PORT datab (108:108:108) (132:132:132))
        (PORT datad (204:204:204) (242:242:242))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (373:373:373))
        (PORT datab (234:234:234) (282:282:282))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (286:286:286))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (360:360:360))
        (PORT datab (134:134:134) (166:166:166))
        (PORT datad (162:162:162) (187:187:187))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (290:290:290))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (365:365:365))
        (PORT datab (131:131:131) (163:163:163))
        (PORT datad (152:152:152) (172:172:172))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1420:1420:1420))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (278:278:278))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (363:363:363))
        (PORT datab (133:133:133) (164:164:164))
        (PORT datad (161:161:161) (185:185:185))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1420:1420:1420))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (192:192:192))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[8\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (138:138:138))
        (PORT datab (233:233:233) (281:281:281))
        (PORT datad (311:311:311) (347:347:347))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (192:192:192))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[9\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (373:373:373))
        (PORT datab (232:232:232) (280:280:280))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1421:1421:1421))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|refreshPy\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (286:286:286))
        (PORT datab (218:218:218) (267:267:267))
        (PORT datac (139:139:139) (182:182:182))
        (PORT datad (149:149:149) (189:189:189))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|refreshPy\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (302:302:302))
        (PORT datab (150:150:150) (196:196:196))
        (PORT datac (218:218:218) (269:269:269))
        (PORT datad (311:311:311) (366:366:366))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|refreshPy\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (202:202:202))
        (PORT datab (226:226:226) (278:278:278))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (374:374:374))
        (PORT datab (231:231:231) (278:278:278))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|controladorVGA\|pixelY\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1421:1421:1421))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|vsync\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (388:388:388))
        (PORT datab (232:232:232) (286:286:286))
        (PORT datac (219:219:219) (275:275:275))
        (PORT datad (134:134:134) (174:174:174))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (200:200:200))
        (PORT datab (164:164:164) (210:210:210))
        (PORT datac (137:137:137) (180:180:180))
        (PORT datad (211:211:211) (258:258:258))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|vsync\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (133:133:133))
        (PORT datab (221:221:221) (272:272:272))
        (PORT datac (101:101:101) (123:123:123))
        (PORT datad (206:206:206) (251:251:251))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (388:388:388))
        (PORT datab (231:231:231) (286:286:286))
        (PORT datac (218:218:218) (274:274:274))
        (PORT datad (205:205:205) (250:250:250))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (279:279:279))
        (PORT datab (164:164:164) (211:211:211))
        (PORT datad (209:209:209) (248:248:248))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (281:281:281))
        (PORT datab (222:222:222) (274:274:274))
        (PORT datac (142:142:142) (185:185:185))
        (PORT datad (149:149:149) (190:190:190))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (333:333:333))
        (PORT datab (178:178:178) (211:211:211))
        (PORT datac (261:261:261) (297:297:297))
        (PORT datad (324:324:324) (385:385:385))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (420:420:420))
        (PORT datab (228:228:228) (282:282:282))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (199:199:199))
        (IOPATH dataa cout (226:226:226) (171:171:171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (194:194:194))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (207:207:207))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (199:199:199))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (191:191:191))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (270:270:270))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datad (212:212:212) (258:258:258))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (206:206:206))
        (PORT datab (350:350:350) (419:419:419))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (224:224:224))
        (PORT datab (475:475:475) (562:562:562))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (408:408:408))
        (PORT datab (174:174:174) (203:203:203))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (572:572:572))
        (PORT datab (184:184:184) (218:218:218))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (282:282:282))
        (PORT datab (175:175:175) (204:204:204))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (284:284:284))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (399:399:399))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (346:346:346) (408:408:408))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (368:368:368))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (546:546:546))
        (PORT datab (228:228:228) (283:283:283))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (388:388:388))
        (PORT datab (294:294:294) (340:340:340))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (324:324:324))
        (PORT datab (331:331:331) (396:396:396))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (389:389:389))
        (PORT datab (302:302:302) (339:339:339))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (211:211:211))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (215:215:215))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[10\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (168:168:168) (193:193:193))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (170:170:170) (195:195:195))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[12\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (198:198:198))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[13\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (214:214:214))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[14\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (215:215:215))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[15\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (200:200:200))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Image\.raddr_a\[16\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (217:217:217))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|address_reg_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (499:499:499) (583:583:583))
        (PORT datad (495:495:495) (582:582:582))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE core\|PC\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (108:108:108) (132:132:132))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE core\|Add1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (158:158:158))
        (PORT datab (128:128:128) (159:159:159))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE core\|Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (129:129:129) (165:165:165))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE core\|Add1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (171:171:171))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE core\|Add1\~40)
    (DELAY
      (ABSOLUTE
        (PORT datad (102:102:102) (128:128:128))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE InstructionMemoryDevice\|Mux27\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (167:167:167))
        (PORT datac (122:122:122) (150:150:150))
        (PORT datad (112:112:112) (136:136:136))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE InstructionMemoryDevice\|Mux12\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (121:121:121) (153:153:153))
        (PORT datac (97:97:97) (118:118:118))
        (PORT datad (108:108:108) (132:132:132))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE InstructionMemoryDevice\|Mux27\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (122:122:122) (154:154:154))
        (PORT datad (108:108:108) (132:132:132))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE InstructionMemoryDevice\|Mux27\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (173:173:173))
        (PORT datab (130:130:130) (166:166:166))
        (PORT datac (105:105:105) (131:131:131))
        (PORT datad (111:111:111) (136:136:136))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_clkctrl")
    (INSTANCE InstructionMemoryDevice\|Mux27\~6clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1566:1566:1566) (1764:1764:1764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE core\|YWrite\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (203:203:203))
        (PORT datac (1095:1095:1095) (1085:1085:1085))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE InstructionMemoryDevice\|Mux11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (171:171:171))
        (PORT datab (129:129:129) (165:165:165))
        (PORT datac (109:109:109) (136:136:136))
        (PORT datad (111:111:111) (135:135:135))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE core\|YWrite\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (139:139:139))
        (PORT datac (1103:1103:1103) (1095:1095:1095))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE InstructionMemoryDevice\|Mux10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (172:172:172))
        (PORT datab (129:129:129) (165:165:165))
        (PORT datac (107:107:107) (134:134:134))
        (PORT datad (110:110:110) (135:135:135))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE core\|YWrite\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (109:109:109) (133:133:133))
        (PORT datac (1103:1103:1103) (1095:1095:1095))
        (PORT datad (101:101:101) (118:118:118))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE InstructionMemoryDevice\|Mux9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (170:170:170))
        (PORT datab (129:129:129) (165:165:165))
        (PORT datac (110:110:110) (137:137:137))
        (PORT datad (111:111:111) (135:135:135))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE core\|YWrite\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (139:139:139))
        (PORT datac (1102:1102:1102) (1094:1094:1094))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE InstructionMemoryDevice\|Mux16\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (119:119:119) (150:150:150))
        (PORT datac (99:99:99) (121:121:121))
        (PORT datad (110:110:110) (134:134:134))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE core\|YWrite\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (1096:1096:1096) (1087:1087:1087))
        (PORT datad (106:106:106) (126:126:126))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (345:345:345))
        (PORT datab (124:124:124) (149:149:149))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (206:206:206) (243:243:243))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (368:368:368))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (214:214:214))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (335:335:335))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (189:189:189) (225:225:225))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (335:335:335) (377:377:377))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (189:189:189) (225:225:225))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (236:236:236))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (139:139:139))
        (PORT datab (209:209:209) (247:247:247))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (215:215:215))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (212:212:212))
        (PORT datab (318:318:318) (364:364:364))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (231:231:231))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (159:159:159))
        (PORT datab (296:296:296) (331:331:331))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add5\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (216:216:216))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (159:159:159))
        (PORT datab (334:334:334) (375:375:375))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add5\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (189:189:189) (227:227:227))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (232:232:232))
        (PORT datab (191:191:191) (217:217:217))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add5\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (181:181:181) (214:214:214))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1553:1553:1553) (1785:1785:1785))
        (PORT clk (1400:1400:1400) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (655:655:655) (753:753:753))
        (PORT d[1] (1653:1653:1653) (1923:1923:1923))
        (PORT d[2] (673:673:673) (777:777:777))
        (PORT d[3] (659:659:659) (756:756:756))
        (PORT d[4] (814:814:814) (935:935:935))
        (PORT d[5] (749:749:749) (855:855:855))
        (PORT d[6] (1224:1224:1224) (1414:1414:1414))
        (PORT d[7] (1433:1433:1433) (1639:1639:1639))
        (PORT d[8] (700:700:700) (792:792:792))
        (PORT d[9] (1529:1529:1529) (1742:1742:1742))
        (PORT d[10] (949:949:949) (1085:1085:1085))
        (PORT d[11] (800:800:800) (920:920:920))
        (PORT d[12] (1121:1121:1121) (1286:1286:1286))
        (PORT clk (1398:1398:1398) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1013:1013:1013) (1176:1176:1176))
        (PORT d[1] (872:872:872) (1012:1012:1012))
        (PORT d[2] (1055:1055:1055) (1229:1229:1229))
        (PORT d[3] (725:725:725) (858:858:858))
        (PORT d[4] (711:711:711) (815:815:815))
        (PORT d[5] (526:526:526) (610:610:610))
        (PORT d[6] (502:502:502) (576:576:576))
        (PORT d[7] (534:534:534) (611:611:611))
        (PORT d[8] (623:623:623) (709:709:709))
        (PORT d[9] (531:531:531) (618:618:618))
        (PORT d[10] (547:547:547) (627:627:627))
        (PORT d[11] (527:527:527) (610:610:610))
        (PORT d[12] (523:523:523) (609:609:609))
        (PORT clk (1400:1400:1400) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1576:1576:1576) (1819:1819:1819))
        (PORT d[1] (1576:1576:1576) (1819:1819:1819))
        (PORT clk (1400:1400:1400) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (659:659:659) (759:759:759))
        (PORT d[1] (1503:1503:1503) (1752:1752:1752))
        (PORT d[2] (1169:1169:1169) (1333:1333:1333))
        (PORT d[3] (813:813:813) (922:922:922))
        (PORT d[4] (805:805:805) (925:925:925))
        (PORT d[5] (573:573:573) (655:655:655))
        (PORT d[6] (1178:1178:1178) (1363:1363:1363))
        (PORT d[7] (1415:1415:1415) (1619:1619:1619))
        (PORT d[8] (1557:1557:1557) (1782:1782:1782))
        (PORT d[9] (774:774:774) (891:891:891))
        (PORT d[10] (1129:1129:1129) (1293:1293:1293))
        (PORT d[11] (783:783:783) (895:895:895))
        (PORT clk (1398:1398:1398) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1196:1196:1196) (1386:1386:1386))
        (PORT d[1] (694:694:694) (815:815:815))
        (PORT d[2] (1218:1218:1218) (1411:1411:1411))
        (PORT d[3] (721:721:721) (854:854:854))
        (PORT d[4] (729:729:729) (843:843:843))
        (PORT d[5] (503:503:503) (585:585:585))
        (PORT d[6] (694:694:694) (800:800:800))
        (PORT d[7] (484:484:484) (560:560:560))
        (PORT d[8] (512:512:512) (590:590:590))
        (PORT d[9] (520:520:520) (606:606:606))
        (PORT d[10] (540:540:540) (624:624:624))
        (PORT d[11] (496:496:496) (574:574:574))
        (PORT clk (1400:1400:1400) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (595:595:595))
        (PORT datab (119:119:119) (142:142:142))
        (PORT datac (439:439:439) (501:501:501))
        (PORT datad (350:350:350) (407:407:407))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1408:1408:1408))
        (PORT clk (1443:1443:1443) (1421:1421:1421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (856:856:856) (980:980:980))
        (PORT d[1] (1836:1836:1836) (2130:2130:2130))
        (PORT d[2] (856:856:856) (981:981:981))
        (PORT d[3] (841:841:841) (960:960:960))
        (PORT d[4] (854:854:854) (980:980:980))
        (PORT d[5] (738:738:738) (838:838:838))
        (PORT d[6] (1211:1211:1211) (1401:1401:1401))
        (PORT d[7] (1464:1464:1464) (1675:1675:1675))
        (PORT d[8] (1896:1896:1896) (2167:2167:2167))
        (PORT d[9] (775:775:775) (886:886:886))
        (PORT d[10] (781:781:781) (894:894:894))
        (PORT d[11] (768:768:768) (878:878:878))
        (PORT d[12] (790:790:790) (905:905:905))
        (PORT clk (1441:1441:1441) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1422:1422:1422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (991:991:991) (1148:1148:1148))
        (PORT d[1] (970:970:970) (1113:1113:1113))
        (PORT d[2] (1005:1005:1005) (1171:1171:1171))
        (PORT d[3] (916:916:916) (1069:1069:1069))
        (PORT d[4] (902:902:902) (1039:1039:1039))
        (PORT d[5] (840:840:840) (972:972:972))
        (PORT d[6] (831:831:831) (944:944:944))
        (PORT d[7] (814:814:814) (926:926:926))
        (PORT d[8] (891:891:891) (1019:1019:1019))
        (PORT d[9] (861:861:861) (992:992:992))
        (PORT d[10] (860:860:860) (981:981:981))
        (PORT d[11] (846:846:846) (965:965:965))
        (PORT d[12] (805:805:805) (916:916:916))
        (PORT clk (1443:1443:1443) (1421:1421:1421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1607:1607:1607))
        (PORT clk (1409:1409:1409) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (674:674:674) (768:768:768))
        (PORT d[1] (1672:1672:1672) (1945:1945:1945))
        (PORT d[2] (663:663:663) (761:761:761))
        (PORT d[3] (821:821:821) (936:936:936))
        (PORT d[4] (659:659:659) (759:759:759))
        (PORT d[5] (742:742:742) (844:844:844))
        (PORT d[6] (1223:1223:1223) (1414:1414:1414))
        (PORT d[7] (1434:1434:1434) (1640:1640:1640))
        (PORT d[8] (846:846:846) (957:957:957))
        (PORT d[9] (618:618:618) (714:714:714))
        (PORT d[10] (948:948:948) (1084:1084:1084))
        (PORT d[11] (920:920:920) (1046:1046:1046))
        (PORT d[12] (967:967:967) (1109:1109:1109))
        (PORT clk (1407:1407:1407) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1023:1023:1023) (1190:1190:1190))
        (PORT d[1] (714:714:714) (836:836:836))
        (PORT d[2] (1202:1202:1202) (1389:1389:1389))
        (PORT d[3] (1277:1277:1277) (1491:1491:1491))
        (PORT d[4] (577:577:577) (671:671:671))
        (PORT d[5] (539:539:539) (630:630:630))
        (PORT d[6] (532:532:532) (616:616:616))
        (PORT d[7] (703:703:703) (820:820:820))
        (PORT d[8] (691:691:691) (794:794:794))
        (PORT d[9] (559:559:559) (658:658:658))
        (PORT d[10] (548:548:548) (628:628:628))
        (PORT d[11] (672:672:672) (766:766:766))
        (PORT d[12] (524:524:524) (610:610:610))
        (PORT clk (1409:1409:1409) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1410:1410:1410) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (596:596:596))
        (PORT datab (511:511:511) (605:605:605))
        (PORT datac (506:506:506) (571:571:571))
        (PORT datad (347:347:347) (398:398:398))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1380:1380:1380) (1587:1587:1587))
        (PORT clk (1430:1430:1430) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (827:827:827) (947:947:947))
        (PORT d[1] (1828:1828:1828) (2120:2120:2120))
        (PORT d[2] (842:842:842) (965:965:965))
        (PORT d[3] (827:827:827) (944:944:944))
        (PORT d[4] (988:988:988) (1123:1123:1123))
        (PORT d[5] (896:896:896) (1015:1015:1015))
        (PORT d[6] (1210:1210:1210) (1397:1397:1397))
        (PORT d[7] (1410:1410:1410) (1608:1608:1608))
        (PORT d[8] (1017:1017:1017) (1151:1151:1151))
        (PORT d[9] (775:775:775) (886:886:886))
        (PORT d[10] (774:774:774) (887:887:887))
        (PORT d[11] (922:922:922) (1051:1051:1051))
        (PORT d[12] (942:942:942) (1081:1081:1081))
        (PORT clk (1428:1428:1428) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (839:839:839) (976:976:976))
        (PORT d[1] (1147:1147:1147) (1319:1319:1319))
        (PORT d[2] (861:861:861) (1006:1006:1006))
        (PORT d[3] (1110:1110:1110) (1304:1304:1304))
        (PORT d[4] (874:874:874) (1000:1000:1000))
        (PORT d[5] (702:702:702) (811:811:811))
        (PORT d[6] (710:710:710) (819:819:819))
        (PORT d[7] (866:866:866) (997:997:997))
        (PORT d[8] (677:677:677) (776:776:776))
        (PORT d[9] (721:721:721) (841:841:841))
        (PORT d[10] (711:711:711) (809:809:809))
        (PORT d[11] (689:689:689) (791:791:791))
        (PORT d[12] (703:703:703) (810:810:810))
        (PORT clk (1430:1430:1430) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1430:1430:1430) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1431:1431:1431) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1409:1409:1409))
        (PORT clk (1437:1437:1437) (1417:1417:1417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (846:846:846) (962:962:962))
        (PORT d[1] (1846:1846:1846) (2141:2141:2141))
        (PORT d[2] (829:829:829) (947:947:947))
        (PORT d[3] (987:987:987) (1124:1124:1124))
        (PORT d[4] (837:837:837) (959:959:959))
        (PORT d[5] (895:895:895) (1016:1016:1016))
        (PORT d[6] (1228:1228:1228) (1422:1422:1422))
        (PORT d[7] (1452:1452:1452) (1658:1658:1658))
        (PORT d[8] (1018:1018:1018) (1152:1152:1152))
        (PORT d[9] (774:774:774) (885:885:885))
        (PORT d[10] (780:780:780) (893:893:893))
        (PORT d[11] (771:771:771) (880:880:880))
        (PORT d[12] (793:793:793) (911:911:911))
        (PORT clk (1435:1435:1435) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (846:846:846) (989:989:989))
        (PORT d[1] (1145:1145:1145) (1321:1321:1321))
        (PORT d[2] (986:986:986) (1146:1146:1146))
        (PORT d[3] (1079:1079:1079) (1254:1254:1254))
        (PORT d[4] (881:881:881) (1008:1008:1008))
        (PORT d[5] (982:982:982) (1132:1132:1132))
        (PORT d[6] (722:722:722) (838:838:838))
        (PORT d[7] (685:685:685) (788:788:788))
        (PORT d[8] (882:882:882) (1009:1009:1009))
        (PORT d[9] (724:724:724) (845:845:845))
        (PORT d[10] (676:676:676) (780:780:780))
        (PORT d[11] (840:840:840) (965:965:965))
        (PORT d[12] (703:703:703) (811:811:811))
        (PORT clk (1437:1437:1437) (1417:1417:1417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (590:590:590))
        (PORT datab (509:509:509) (603:603:603))
        (PORT datac (491:491:491) (555:555:555))
        (PORT datad (501:501:501) (570:570:570))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE MemoryDevice\|Add5\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (188:188:188) (226:226:226))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1562:1562:1562) (1806:1806:1806))
        (PORT clk (1407:1407:1407) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (664:664:664) (763:763:763))
        (PORT d[1] (1490:1490:1490) (1736:1736:1736))
        (PORT d[2] (1179:1179:1179) (1346:1346:1346))
        (PORT d[3] (665:665:665) (763:763:763))
        (PORT d[4] (1181:1181:1181) (1359:1359:1359))
        (PORT d[5] (652:652:652) (748:748:748))
        (PORT d[6] (1212:1212:1212) (1405:1405:1405))
        (PORT d[7] (1255:1255:1255) (1437:1437:1437))
        (PORT d[8] (1560:1560:1560) (1790:1790:1790))
        (PORT d[9] (907:907:907) (1037:1037:1037))
        (PORT d[10] (1130:1130:1130) (1294:1294:1294))
        (PORT d[11] (801:801:801) (922:922:922))
        (PORT d[12] (1128:1128:1128) (1291:1291:1291))
        (PORT clk (1405:1405:1405) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (938:938:938) (884:884:884))
        (PORT clk (1405:1405:1405) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1194:1194:1194) (1383:1383:1383))
        (PORT d[1] (848:848:848) (984:984:984))
        (PORT d[2] (1219:1219:1219) (1412:1412:1412))
        (PORT d[3] (850:850:850) (992:992:992))
        (PORT d[4] (705:705:705) (811:811:811))
        (PORT d[5] (327:327:327) (380:380:380))
        (PORT d[6] (402:402:402) (466:466:466))
        (PORT d[7] (341:341:341) (391:391:391))
        (PORT d[8] (340:340:340) (390:390:390))
        (PORT d[9] (329:329:329) (377:377:377))
        (PORT d[10] (337:337:337) (386:386:386))
        (PORT d[11] (365:365:365) (423:423:423))
        (PORT d[12] (345:345:345) (397:397:397))
        (PORT clk (1407:1407:1407) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1611:1611:1611))
        (PORT clk (1415:1415:1415) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (685:685:685) (789:789:789))
        (PORT d[1] (1663:1663:1663) (1934:1934:1934))
        (PORT d[2] (691:691:691) (797:797:797))
        (PORT d[3] (678:678:678) (776:776:776))
        (PORT d[4] (678:678:678) (783:783:783))
        (PORT d[5] (903:903:903) (1023:1023:1023))
        (PORT d[6] (1229:1229:1229) (1425:1425:1425))
        (PORT d[7] (1424:1424:1424) (1625:1625:1625))
        (PORT d[8] (714:714:714) (810:810:810))
        (PORT d[9] (597:597:597) (683:683:683))
        (PORT d[10] (954:954:954) (1095:1095:1095))
        (PORT d[11] (930:930:930) (1060:1060:1060))
        (PORT d[12] (967:967:967) (1114:1114:1114))
        (PORT clk (1413:1413:1413) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (854:854:854) (906:906:906))
        (PORT clk (1413:1413:1413) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1026:1026:1026) (1196:1196:1196))
        (PORT d[1] (1157:1157:1157) (1322:1322:1322))
        (PORT d[2] (1035:1035:1035) (1205:1205:1205))
        (PORT d[3] (1108:1108:1108) (1299:1299:1299))
        (PORT d[4] (730:730:730) (845:845:845))
        (PORT d[5] (651:651:651) (746:746:746))
        (PORT d[6] (690:690:690) (797:797:797))
        (PORT d[7] (711:711:711) (829:829:829))
        (PORT d[8] (692:692:692) (790:790:790))
        (PORT d[9] (702:702:702) (814:814:814))
        (PORT d[10] (709:709:709) (811:811:811))
        (PORT d[11] (668:668:668) (769:769:769))
        (PORT d[12] (671:671:671) (772:772:772))
        (PORT clk (1415:1415:1415) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (588:588:588))
        (PORT datab (508:508:508) (602:602:602))
        (PORT datac (344:344:344) (389:389:389))
        (PORT datad (357:357:357) (410:410:410))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1567:1567:1567) (1809:1809:1809))
        (PORT clk (1390:1390:1390) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (487:487:487) (559:559:559))
        (PORT d[1] (1480:1480:1480) (1726:1726:1726))
        (PORT d[2] (493:493:493) (568:568:568))
        (PORT d[3] (493:493:493) (565:565:565))
        (PORT d[4] (473:473:473) (543:543:543))
        (PORT d[5] (726:726:726) (827:827:827))
        (PORT d[6] (1176:1176:1176) (1358:1358:1358))
        (PORT d[7] (1433:1433:1433) (1641:1641:1641))
        (PORT d[8] (1384:1384:1384) (1572:1572:1572))
        (PORT d[9] (1352:1352:1352) (1542:1542:1542))
        (PORT d[10] (1133:1133:1133) (1302:1302:1302))
        (PORT d[11] (793:793:793) (909:909:909))
        (PORT d[12] (1159:1159:1159) (1336:1336:1336))
        (PORT clk (1388:1388:1388) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2383:2383:2383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1190:1190:1190) (1380:1380:1380))
        (PORT d[1] (695:695:695) (813:813:813))
        (PORT d[2] (1207:1207:1207) (1400:1400:1400))
        (PORT d[3] (1284:1284:1284) (1499:1499:1499))
        (PORT d[4] (553:553:553) (641:641:641))
        (PORT d[5] (519:519:519) (605:605:605))
        (PORT d[6] (518:518:518) (599:599:599))
        (PORT d[7] (516:516:516) (597:597:597))
        (PORT d[8] (544:544:544) (625:625:625))
        (PORT d[9] (529:529:529) (618:618:618))
        (PORT d[10] (552:552:552) (638:638:638))
        (PORT d[11] (507:507:507) (587:587:587))
        (PORT d[12] (515:515:515) (601:601:601))
        (PORT clk (1390:1390:1390) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1610:1610:1610))
        (PORT clk (1423:1423:1423) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (706:706:706) (821:821:821))
        (PORT d[1] (1984:1984:1984) (2297:2297:2297))
        (PORT d[2] (823:823:823) (941:941:941))
        (PORT d[3] (689:689:689) (792:792:792))
        (PORT d[4] (668:668:668) (769:769:769))
        (PORT d[5] (902:902:902) (1022:1022:1022))
        (PORT d[6] (1223:1223:1223) (1415:1415:1415))
        (PORT d[7] (1595:1595:1595) (1820:1820:1820))
        (PORT d[8] (1024:1024:1024) (1162:1162:1162))
        (PORT d[9] (770:770:770) (884:884:884))
        (PORT d[10] (763:763:763) (874:874:874))
        (PORT d[11] (743:743:743) (847:847:847))
        (PORT d[12] (946:946:946) (1085:1085:1085))
        (PORT clk (1421:1421:1421) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1002:1002:1002) (1165:1165:1165))
        (PORT d[1] (1167:1167:1167) (1337:1337:1337))
        (PORT d[2] (1033:1033:1033) (1204:1204:1204))
        (PORT d[3] (1107:1107:1107) (1298:1298:1298))
        (PORT d[4] (861:861:861) (986:986:986))
        (PORT d[5] (665:665:665) (763:763:763))
        (PORT d[6] (703:703:703) (816:816:816))
        (PORT d[7] (699:699:699) (811:811:811))
        (PORT d[8] (718:718:718) (823:823:823))
        (PORT d[9] (699:699:699) (809:809:809))
        (PORT d[10] (687:687:687) (786:786:786))
        (PORT d[11] (683:683:683) (785:785:785))
        (PORT d[12] (696:696:696) (803:803:803))
        (PORT clk (1423:1423:1423) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (590:590:590))
        (PORT datab (202:202:202) (239:239:239))
        (PORT datac (493:493:493) (583:583:583))
        (PORT datad (353:353:353) (405:405:405))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (890:890:890))
        (PORT datab (108:108:108) (132:132:132))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (493:493:493) (578:578:578))
        (PORT datac (93:93:93) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (552:552:552))
        (PORT datab (514:514:514) (603:603:603))
        (PORT datac (93:93:93) (112:112:112))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|red\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1394:1394:1394))
        (PORT asdata (300:300:300) (330:330:330))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (123:123:123) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|red\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1394:1394:1394))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (123:123:123) (155:155:155))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|red\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1394:1394:1394))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (122:122:122) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|red\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1394:1394:1394))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (124:124:124) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|red\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1394:1394:1394))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (123:123:123) (155:155:155))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|red\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1394:1394:1394))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (122:122:122) (153:153:153))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|red\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1394:1394:1394))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|red\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (122:122:122) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|red\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1394:1394:1394))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1542:1542:1542))
        (PORT clk (1367:1367:1367) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (615:615:615) (693:693:693))
        (PORT d[1] (1257:1257:1257) (1452:1452:1452))
        (PORT d[2] (913:913:913) (1026:1026:1026))
        (PORT d[3] (1235:1235:1235) (1396:1396:1396))
        (PORT d[4] (694:694:694) (803:803:803))
        (PORT d[5] (616:616:616) (701:701:701))
        (PORT d[6] (1419:1419:1419) (1612:1612:1612))
        (PORT d[7] (1559:1559:1559) (1758:1758:1758))
        (PORT d[8] (598:598:598) (673:673:673))
        (PORT d[9] (1285:1285:1285) (1460:1460:1460))
        (PORT d[10] (1584:1584:1584) (1792:1792:1792))
        (PORT d[11] (611:611:611) (689:689:689))
        (PORT d[12] (1257:1257:1257) (1426:1426:1426))
        (PORT clk (1365:1365:1365) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2360:2360:2360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (782:782:782) (898:898:898))
        (PORT d[1] (799:799:799) (919:919:919))
        (PORT d[2] (1104:1104:1104) (1264:1264:1264))
        (PORT d[3] (771:771:771) (883:883:883))
        (PORT d[4] (894:894:894) (1003:1003:1003))
        (PORT d[5] (851:851:851) (952:952:952))
        (PORT d[6] (860:860:860) (997:997:997))
        (PORT d[7] (707:707:707) (822:822:822))
        (PORT d[8] (921:921:921) (1066:1066:1066))
        (PORT d[9] (916:916:916) (1079:1079:1079))
        (PORT d[10] (722:722:722) (839:839:839))
        (PORT d[11] (786:786:786) (893:893:893))
        (PORT d[12] (749:749:749) (869:869:869))
        (PORT clk (1367:1367:1367) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1776:1776:1776))
        (PORT clk (1404:1404:1404) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (879:879:879) (991:991:991))
        (PORT d[1] (1078:1078:1078) (1251:1251:1251))
        (PORT d[2] (1133:1133:1133) (1268:1268:1268))
        (PORT d[3] (1068:1068:1068) (1207:1207:1207))
        (PORT d[4] (893:893:893) (1042:1042:1042))
        (PORT d[5] (1124:1124:1124) (1290:1290:1290))
        (PORT d[6] (1377:1377:1377) (1561:1561:1561))
        (PORT d[7] (1165:1165:1165) (1303:1303:1303))
        (PORT d[8] (1218:1218:1218) (1372:1372:1372))
        (PORT d[9] (1090:1090:1090) (1232:1232:1232))
        (PORT d[10] (1388:1388:1388) (1569:1569:1569))
        (PORT d[11] (926:926:926) (1042:1042:1042))
        (PORT d[12] (1068:1068:1068) (1208:1208:1208))
        (PORT clk (1402:1402:1402) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (785:785:785) (901:901:901))
        (PORT d[1] (813:813:813) (938:938:938))
        (PORT d[2] (1462:1462:1462) (1669:1669:1669))
        (PORT d[3] (1325:1325:1325) (1536:1536:1536))
        (PORT d[4] (754:754:754) (845:845:845))
        (PORT d[5] (865:865:865) (976:976:976))
        (PORT d[6] (1034:1034:1034) (1190:1190:1190))
        (PORT d[7] (732:732:732) (853:853:853))
        (PORT d[8] (781:781:781) (887:887:887))
        (PORT d[9] (902:902:902) (1055:1055:1055))
        (PORT d[10] (762:762:762) (892:892:892))
        (PORT d[11] (776:776:776) (878:878:878))
        (PORT d[12] (768:768:768) (890:890:890))
        (PORT clk (1404:1404:1404) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (654:654:654))
        (PORT datab (566:566:566) (659:659:659))
        (PORT datac (502:502:502) (569:569:569))
        (PORT datad (498:498:498) (571:571:571))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1180:1180:1180) (1369:1369:1369))
        (PORT clk (1385:1385:1385) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (914:914:914) (1023:1023:1023))
        (PORT d[1] (868:868:868) (1004:1004:1004))
        (PORT d[2] (1079:1079:1079) (1211:1211:1211))
        (PORT d[3] (1395:1395:1395) (1576:1576:1576))
        (PORT d[4] (706:706:706) (825:825:825))
        (PORT d[5] (774:774:774) (882:882:882))
        (PORT d[6] (1603:1603:1603) (1820:1820:1820))
        (PORT d[7] (1719:1719:1719) (1935:1935:1935))
        (PORT d[8] (911:911:911) (1029:1029:1029))
        (PORT d[9] (1444:1444:1444) (1633:1633:1633))
        (PORT d[10] (1755:1755:1755) (1987:1987:1987))
        (PORT d[11] (883:883:883) (995:995:995))
        (PORT d[12] (1423:1423:1423) (1611:1611:1611))
        (PORT clk (1383:1383:1383) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (895:895:895) (1029:1029:1029))
        (PORT d[1] (783:783:783) (898:898:898))
        (PORT d[2] (1272:1272:1272) (1457:1457:1457))
        (PORT d[3] (1188:1188:1188) (1353:1353:1353))
        (PORT d[4] (922:922:922) (1036:1036:1036))
        (PORT d[5] (913:913:913) (1038:1038:1038))
        (PORT d[6] (855:855:855) (990:990:990))
        (PORT d[7] (906:906:906) (1023:1023:1023))
        (PORT d[8] (895:895:895) (1032:1032:1032))
        (PORT d[9] (897:897:897) (1058:1058:1058))
        (PORT d[10] (728:728:728) (844:844:844))
        (PORT d[11] (853:853:853) (991:991:991))
        (PORT d[12] (742:742:742) (859:859:859))
        (PORT clk (1385:1385:1385) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1166:1166:1166) (1355:1355:1355))
        (PORT clk (1400:1400:1400) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (900:900:900) (1016:1016:1016))
        (PORT d[1] (877:877:877) (1015:1015:1015))
        (PORT d[2] (748:748:748) (838:838:838))
        (PORT d[3] (1394:1394:1394) (1576:1576:1576))
        (PORT d[4] (718:718:718) (828:828:828))
        (PORT d[5] (768:768:768) (871:871:871))
        (PORT d[6] (1599:1599:1599) (1813:1813:1813))
        (PORT d[7] (1738:1738:1738) (1962:1962:1962))
        (PORT d[8] (929:929:929) (1051:1051:1051))
        (PORT d[9] (1464:1464:1464) (1659:1659:1659))
        (PORT d[10] (1772:1772:1772) (2006:2006:2006))
        (PORT d[11] (875:875:875) (984:984:984))
        (PORT d[12] (1431:1431:1431) (1620:1620:1620))
        (PORT clk (1398:1398:1398) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (922:922:922) (1059:1059:1059))
        (PORT d[1] (876:876:876) (1001:1001:1001))
        (PORT d[2] (954:954:954) (1092:1092:1092))
        (PORT d[3] (1162:1162:1162) (1320:1320:1320))
        (PORT d[4] (897:897:897) (1003:1003:1003))
        (PORT d[5] (931:931:931) (1052:1052:1052))
        (PORT d[6] (871:871:871) (1007:1007:1007))
        (PORT d[7] (920:920:920) (1035:1035:1035))
        (PORT d[8] (909:909:909) (1047:1047:1047))
        (PORT d[9] (916:916:916) (1080:1080:1080))
        (PORT d[10] (928:928:928) (1049:1049:1049))
        (PORT d[11] (801:801:801) (913:913:913))
        (PORT d[12] (912:912:912) (1027:1027:1027))
        (PORT clk (1400:1400:1400) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (653:653:653))
        (PORT datab (565:565:565) (659:659:659))
        (PORT datac (518:518:518) (590:590:590))
        (PORT datad (655:655:655) (748:748:748))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1370:1370:1370) (1584:1584:1584))
        (PORT clk (1384:1384:1384) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (892:892:892) (1007:1007:1007))
        (PORT d[1] (1250:1250:1250) (1445:1445:1445))
        (PORT d[2] (1285:1285:1285) (1436:1436:1436))
        (PORT d[3] (1235:1235:1235) (1393:1393:1393))
        (PORT d[4] (695:695:695) (813:813:813))
        (PORT d[5] (1292:1292:1292) (1476:1476:1476))
        (PORT d[6] (1423:1423:1423) (1622:1622:1622))
        (PORT d[7] (1536:1536:1536) (1731:1731:1731))
        (PORT d[8] (908:908:908) (1025:1025:1025))
        (PORT d[9] (1265:1265:1265) (1432:1432:1432))
        (PORT d[10] (1573:1573:1573) (1782:1782:1782))
        (PORT d[11] (880:880:880) (994:994:994))
        (PORT d[12] (1260:1260:1260) (1434:1434:1434))
        (PORT clk (1382:1382:1382) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (642:642:642) (740:740:740))
        (PORT d[1] (630:630:630) (722:722:722))
        (PORT d[2] (1276:1276:1276) (1460:1460:1460))
        (PORT d[3] (1481:1481:1481) (1711:1711:1711))
        (PORT d[4] (601:601:601) (671:671:671))
        (PORT d[5] (692:692:692) (779:779:779))
        (PORT d[6] (629:629:629) (704:704:704))
        (PORT d[7] (667:667:667) (779:779:779))
        (PORT d[8] (584:584:584) (651:651:651))
        (PORT d[9] (715:715:715) (798:798:798))
        (PORT d[10] (614:614:614) (692:692:692))
        (PORT d[11] (623:623:623) (704:704:704))
        (PORT d[12] (723:723:723) (833:833:833))
        (PORT clk (1384:1384:1384) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1176:1176:1176) (1362:1362:1362))
        (PORT clk (1378:1378:1378) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (741:741:741) (828:828:828))
        (PORT d[1] (845:845:845) (973:973:973))
        (PORT d[2] (1175:1175:1175) (1313:1313:1313))
        (PORT d[3] (1390:1390:1390) (1572:1572:1572))
        (PORT d[4] (693:693:693) (809:809:809))
        (PORT d[5] (762:762:762) (870:870:870))
        (PORT d[6] (1604:1604:1604) (1826:1826:1826))
        (PORT d[7] (1720:1720:1720) (1941:1941:1941))
        (PORT d[8] (729:729:729) (821:821:821))
        (PORT d[9] (1432:1432:1432) (1620:1620:1620))
        (PORT d[10] (1608:1608:1608) (1826:1826:1826))
        (PORT d[11] (872:872:872) (984:984:984))
        (PORT d[12] (1413:1413:1413) (1601:1601:1601))
        (PORT clk (1376:1376:1376) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (799:799:799) (918:918:918))
        (PORT d[1] (794:794:794) (912:912:912))
        (PORT d[2] (1103:1103:1103) (1263:1263:1263))
        (PORT d[3] (881:881:881) (1006:1006:1006))
        (PORT d[4] (905:905:905) (1015:1015:1015))
        (PORT d[5] (889:889:889) (1004:1004:1004))
        (PORT d[6] (844:844:844) (980:980:980))
        (PORT d[7] (825:825:825) (949:949:949))
        (PORT d[8] (865:865:865) (1000:1000:1000))
        (PORT d[9] (792:792:792) (901:901:901))
        (PORT d[10] (775:775:775) (882:882:882))
        (PORT d[11] (788:788:788) (894:894:894))
        (PORT d[12] (742:742:742) (858:858:858))
        (PORT clk (1378:1378:1378) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (656:656:656))
        (PORT datab (568:568:568) (662:662:662))
        (PORT datac (345:345:345) (392:392:392))
        (PORT datad (525:525:525) (610:610:610))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1756:1756:1756))
        (PORT clk (1391:1391:1391) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (742:742:742) (839:839:839))
        (PORT d[1] (1249:1249:1249) (1446:1446:1446))
        (PORT d[2] (1159:1159:1159) (1301:1301:1301))
        (PORT d[3] (1240:1240:1240) (1402:1402:1402))
        (PORT d[4] (703:703:703) (822:822:822))
        (PORT d[5] (1120:1120:1120) (1280:1280:1280))
        (PORT d[6] (1421:1421:1421) (1621:1621:1621))
        (PORT d[7] (1400:1400:1400) (1584:1584:1584))
        (PORT d[8] (1025:1025:1025) (1148:1148:1148))
        (PORT d[9] (1252:1252:1252) (1418:1418:1418))
        (PORT d[10] (1407:1407:1407) (1593:1593:1593))
        (PORT d[11] (786:786:786) (887:887:887))
        (PORT d[12] (1477:1477:1477) (1666:1666:1666))
        (PORT clk (1389:1389:1389) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (995:995:995) (946:946:946))
        (PORT clk (1389:1389:1389) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2384:2384:2384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (732:732:732) (843:843:843))
        (PORT d[1] (782:782:782) (900:900:900))
        (PORT d[2] (1286:1286:1286) (1473:1473:1473))
        (PORT d[3] (1456:1456:1456) (1677:1677:1677))
        (PORT d[4] (743:743:743) (837:837:837))
        (PORT d[5] (846:846:846) (948:948:948))
        (PORT d[6] (744:744:744) (834:834:834))
        (PORT d[7] (722:722:722) (845:845:845))
        (PORT d[8] (925:925:925) (1067:1067:1067))
        (PORT d[9] (904:904:904) (1053:1053:1053))
        (PORT d[10] (731:731:731) (852:852:852))
        (PORT d[11] (750:750:750) (843:843:843))
        (PORT d[12] (760:760:760) (886:886:886))
        (PORT clk (1391:1391:1391) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1363:1363:1363) (1576:1576:1576))
        (PORT clk (1377:1377:1377) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (703:703:703) (790:790:790))
        (PORT d[1] (1256:1256:1256) (1451:1451:1451))
        (PORT d[2] (1293:1293:1293) (1445:1445:1445))
        (PORT d[3] (1235:1235:1235) (1394:1394:1394))
        (PORT d[4] (845:845:845) (971:971:971))
        (PORT d[5] (1285:1285:1285) (1464:1464:1464))
        (PORT d[6] (1419:1419:1419) (1611:1611:1611))
        (PORT d[7] (1558:1558:1558) (1757:1757:1757))
        (PORT d[8] (908:908:908) (1027:1027:1027))
        (PORT d[9] (1273:1273:1273) (1440:1440:1440))
        (PORT d[10] (1576:1576:1576) (1783:1783:1783))
        (PORT d[11] (756:756:756) (852:852:852))
        (PORT d[12] (1256:1256:1256) (1425:1425:1425))
        (PORT clk (1375:1375:1375) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (939:939:939) (992:992:992))
        (PORT clk (1375:1375:1375) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (793:793:793) (914:914:914))
        (PORT d[1] (946:946:946) (1075:1075:1075))
        (PORT d[2] (1276:1276:1276) (1463:1463:1463))
        (PORT d[3] (1347:1347:1347) (1527:1527:1527))
        (PORT d[4] (728:728:728) (816:816:816))
        (PORT d[5] (878:878:878) (994:994:994))
        (PORT d[6] (741:741:741) (831:831:831))
        (PORT d[7] (800:800:800) (921:921:921))
        (PORT d[8] (932:932:932) (1077:1077:1077))
        (PORT d[9] (922:922:922) (1086:1086:1086))
        (PORT d[10] (725:725:725) (844:844:844))
        (PORT d[11] (849:849:849) (986:986:986))
        (PORT d[12] (739:739:739) (858:858:858))
        (PORT clk (1377:1377:1377) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (656:656:656))
        (PORT datab (569:569:569) (663:663:663))
        (PORT datac (480:480:480) (542:542:542))
        (PORT datad (495:495:495) (573:573:573))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (852:852:852) (976:976:976))
        (PORT datac (93:93:93) (113:113:113))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (855:855:855) (979:979:979))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (2169:2169:2169))
        (PORT clk (1439:1439:1439) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (862:862:862) (990:990:990))
        (PORT d[1] (1298:1298:1298) (1519:1519:1519))
        (PORT d[2] (977:977:977) (1118:1118:1118))
        (PORT d[3] (853:853:853) (976:976:976))
        (PORT d[4] (830:830:830) (961:961:961))
        (PORT d[5] (763:763:763) (868:868:868))
        (PORT d[6] (995:995:995) (1148:1148:1148))
        (PORT d[7] (1050:1050:1050) (1197:1197:1197))
        (PORT d[8] (1206:1206:1206) (1376:1376:1376))
        (PORT d[9] (1317:1317:1317) (1496:1496:1496))
        (PORT d[10] (1474:1474:1474) (1685:1685:1685))
        (PORT d[11] (883:883:883) (1008:1008:1008))
        (PORT d[12] (793:793:793) (910:910:910))
        (PORT clk (1437:1437:1437) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1419:1419:1419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1348:1348:1348) (1553:1553:1553))
        (PORT d[1] (876:876:876) (1018:1018:1018))
        (PORT d[2] (1402:1402:1402) (1624:1624:1624))
        (PORT d[3] (703:703:703) (823:823:823))
        (PORT d[4] (727:727:727) (839:839:839))
        (PORT d[5] (691:691:691) (802:802:802))
        (PORT d[6] (693:693:693) (798:798:798))
        (PORT d[7] (692:692:692) (791:791:791))
        (PORT d[8] (682:682:682) (784:784:784))
        (PORT d[9] (678:678:678) (780:780:780))
        (PORT d[10] (672:672:672) (766:766:766))
        (PORT d[11] (661:661:661) (757:757:757))
        (PORT d[12] (690:690:690) (787:787:787))
        (PORT clk (1439:1439:1439) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (651:651:651))
        (PORT datab (833:833:833) (956:956:956))
        (PORT datac (768:768:768) (850:850:850))
        (PORT datad (925:925:925) (1072:1072:1072))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (635:635:635))
        (PORT datab (630:630:630) (705:705:705))
        (PORT datac (92:92:92) (111:111:111))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (149:149:149))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|green\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1394:1394:1394))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (150:150:150))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|green\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1394:1394:1394))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (144:144:144))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|green\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1394:1394:1394))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (151:151:151))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|green\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1394:1394:1394))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (147:147:147))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|green\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1394:1394:1394))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (145:145:145))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|green\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1394:1394:1394))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (150:150:150))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|green\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1394:1394:1394))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|green\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (149:149:149))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|green\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1394:1394:1394))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1903:1903:1903) (2191:2191:2191))
        (PORT clk (1445:1445:1445) (1424:1424:1424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (884:884:884) (1024:1024:1024))
        (PORT d[1] (1094:1094:1094) (1270:1270:1270))
        (PORT d[2] (803:803:803) (914:914:914))
        (PORT d[3] (798:798:798) (916:916:916))
        (PORT d[4] (807:807:807) (927:927:927))
        (PORT d[5] (763:763:763) (874:874:874))
        (PORT d[6] (1006:1006:1006) (1162:1162:1162))
        (PORT d[7] (895:895:895) (1013:1013:1013))
        (PORT d[8] (1068:1068:1068) (1220:1220:1220))
        (PORT d[9] (1060:1060:1060) (1214:1214:1214))
        (PORT d[10] (1473:1473:1473) (1684:1684:1684))
        (PORT d[11] (784:784:784) (900:900:900))
        (PORT clk (1443:1443:1443) (1422:1422:1422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1424:1424:1424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1425:1425:1425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1425:1425:1425))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1425:1425:1425))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1177:1177:1177) (1352:1352:1352))
        (PORT d[1] (884:884:884) (1031:1031:1031))
        (PORT d[2] (1556:1556:1556) (1794:1794:1794))
        (PORT d[3] (880:880:880) (1030:1030:1030))
        (PORT d[4] (717:717:717) (822:822:822))
        (PORT d[5] (655:655:655) (752:752:752))
        (PORT d[6] (683:683:683) (781:781:781))
        (PORT d[7] (697:697:697) (797:797:797))
        (PORT d[8] (688:688:688) (793:793:793))
        (PORT d[9] (678:678:678) (781:781:781))
        (PORT d[10] (666:666:666) (759:759:759))
        (PORT d[11] (669:669:669) (771:771:771))
        (PORT clk (1445:1445:1445) (1424:1424:1424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1424:1424:1424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1425:1425:1425))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1425:1425:1425))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1425:1425:1425))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (2009:2009:2009))
        (PORT clk (1427:1427:1427) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (837:837:837) (963:963:963))
        (PORT d[1] (1319:1319:1319) (1543:1543:1543))
        (PORT d[2] (998:998:998) (1141:1141:1141))
        (PORT d[3] (835:835:835) (954:954:954))
        (PORT d[4] (838:838:838) (965:965:965))
        (PORT d[5] (744:744:744) (845:845:845))
        (PORT d[6] (1010:1010:1010) (1164:1164:1164))
        (PORT d[7] (1077:1077:1077) (1230:1230:1230))
        (PORT d[8] (1228:1228:1228) (1404:1404:1404))
        (PORT d[9] (1168:1168:1168) (1331:1331:1331))
        (PORT d[10] (1305:1305:1305) (1494:1494:1494))
        (PORT d[11] (881:881:881) (1010:1010:1010))
        (PORT d[12] (1314:1314:1314) (1506:1506:1506))
        (PORT clk (1425:1425:1425) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1365:1365:1365) (1576:1576:1576))
        (PORT d[1] (688:688:688) (806:806:806))
        (PORT d[2] (1384:1384:1384) (1601:1601:1601))
        (PORT d[3] (695:695:695) (815:815:815))
        (PORT d[4] (707:707:707) (819:819:819))
        (PORT d[5] (515:515:515) (600:600:600))
        (PORT d[6] (514:514:514) (595:595:595))
        (PORT d[7] (533:533:533) (615:615:615))
        (PORT d[8] (517:517:517) (597:597:597))
        (PORT d[9] (674:674:674) (779:779:779))
        (PORT d[10] (547:547:547) (630:630:630))
        (PORT d[11] (501:501:501) (575:575:575))
        (PORT d[12] (516:516:516) (592:592:592))
        (PORT clk (1427:1427:1427) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (1000:1000:1000))
        (PORT datab (708:708:708) (809:809:809))
        (PORT datac (768:768:768) (877:877:877))
        (PORT datad (773:773:773) (860:860:860))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (202:202:202) (232:232:232))
        (PORT clk (1422:1422:1422) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (897:897:897) (1012:1012:1012))
        (PORT d[1] (900:900:900) (1040:1040:1040))
        (PORT d[2] (872:872:872) (976:976:976))
        (PORT d[3] (879:879:879) (991:991:991))
        (PORT d[4] (874:874:874) (1013:1013:1013))
        (PORT d[5] (796:796:796) (910:910:910))
        (PORT d[6] (913:913:913) (1035:1035:1035))
        (PORT d[7] (916:916:916) (1031:1031:1031))
        (PORT d[8] (916:916:916) (1031:1031:1031))
        (PORT d[9] (907:907:907) (1023:1023:1023))
        (PORT d[10] (916:916:916) (1036:1036:1036))
        (PORT d[11] (955:955:955) (1077:1077:1077))
        (PORT d[12] (895:895:895) (1012:1012:1012))
        (PORT clk (1420:1420:1420) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1422:1422:1422) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (901:901:901) (1036:1036:1036))
        (PORT d[1] (968:968:968) (1108:1108:1108))
        (PORT d[2] (1457:1457:1457) (1665:1665:1665))
        (PORT d[3] (1189:1189:1189) (1380:1380:1380))
        (PORT d[4] (917:917:917) (1026:1026:1026))
        (PORT d[5] (948:948:948) (1076:1076:1076))
        (PORT d[6] (902:902:902) (1050:1050:1050))
        (PORT d[7] (913:913:913) (1068:1068:1068))
        (PORT d[8] (888:888:888) (1038:1038:1038))
        (PORT d[9] (918:918:918) (1070:1070:1070))
        (PORT d[10] (879:879:879) (1017:1017:1017))
        (PORT d[11] (939:939:939) (1063:1063:1063))
        (PORT d[12] (938:938:938) (1083:1083:1083))
        (PORT clk (1422:1422:1422) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1422:1422:1422) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (2008:2008:2008))
        (PORT clk (1421:1421:1421) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (708:708:708) (824:824:824))
        (PORT d[1] (1309:1309:1309) (1532:1532:1532))
        (PORT d[2] (988:988:988) (1126:1126:1126))
        (PORT d[3] (683:683:683) (787:787:787))
        (PORT d[4] (667:667:667) (773:773:773))
        (PORT d[5] (746:746:746) (849:849:849))
        (PORT d[6] (1207:1207:1207) (1394:1394:1394))
        (PORT d[7] (1078:1078:1078) (1232:1232:1232))
        (PORT d[8] (1228:1228:1228) (1401:1401:1401))
        (PORT d[9] (1189:1189:1189) (1356:1356:1356))
        (PORT d[10] (1296:1296:1296) (1478:1478:1478))
        (PORT d[11] (984:984:984) (1129:1129:1129))
        (PORT d[12] (917:917:917) (1046:1046:1046))
        (PORT clk (1419:1419:1419) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1422:1422:1422) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1422:1422:1422) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1422:1422:1422) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1350:1350:1350) (1546:1546:1546))
        (PORT d[1] (684:684:684) (801:801:801))
        (PORT d[2] (1382:1382:1382) (1602:1602:1602))
        (PORT d[3] (677:677:677) (795:795:795))
        (PORT d[4] (544:544:544) (625:625:625))
        (PORT d[5] (666:666:666) (772:772:772))
        (PORT d[6] (508:508:508) (583:583:583))
        (PORT d[7] (526:526:526) (607:607:607))
        (PORT d[8] (518:518:518) (594:594:594))
        (PORT d[9] (510:510:510) (591:591:591))
        (PORT d[10] (552:552:552) (637:637:637))
        (PORT d[11] (508:508:508) (584:584:584))
        (PORT d[12] (499:499:499) (572:572:572))
        (PORT clk (1421:1421:1421) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1422:1422:1422) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1422:1422:1422) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1422:1422:1422) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (835:835:835))
        (PORT datab (710:710:710) (811:811:811))
        (PORT datac (526:526:526) (616:616:616))
        (PORT datad (616:616:616) (681:681:681))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1996:1996:1996))
        (PORT clk (1434:1434:1434) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (841:841:841) (964:964:964))
        (PORT d[1] (1463:1463:1463) (1703:1703:1703))
        (PORT d[2] (1002:1002:1002) (1147:1147:1147))
        (PORT d[3] (852:852:852) (976:976:976))
        (PORT d[4] (860:860:860) (990:990:990))
        (PORT d[5] (787:787:787) (899:899:899))
        (PORT d[6] (1018:1018:1018) (1176:1176:1176))
        (PORT d[7] (1221:1221:1221) (1401:1401:1401))
        (PORT d[8] (1208:1208:1208) (1377:1377:1377))
        (PORT d[9] (1306:1306:1306) (1485:1485:1485))
        (PORT d[10] (1306:1306:1306) (1495:1495:1495))
        (PORT d[11] (851:851:851) (982:982:982))
        (PORT d[12] (901:901:901) (1029:1029:1029))
        (PORT clk (1432:1432:1432) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1367:1367:1367) (1569:1569:1569))
        (PORT d[1] (866:866:866) (1001:1001:1001))
        (PORT d[2] (1550:1550:1550) (1785:1785:1785))
        (PORT d[3] (694:694:694) (808:808:808))
        (PORT d[4] (572:572:572) (666:666:666))
        (PORT d[5] (650:650:650) (751:751:751))
        (PORT d[6] (674:674:674) (772:772:772))
        (PORT d[7] (534:534:534) (616:616:616))
        (PORT d[8] (537:537:537) (618:618:618))
        (PORT d[9] (535:535:535) (621:621:621))
        (PORT d[10] (548:548:548) (631:631:631))
        (PORT d[11] (514:514:514) (590:590:590))
        (PORT d[12] (530:530:530) (614:614:614))
        (PORT clk (1434:1434:1434) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1726:1726:1726) (1984:1984:1984))
        (PORT clk (1414:1414:1414) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (684:684:684) (790:790:790))
        (PORT d[1] (1471:1471:1471) (1717:1717:1717))
        (PORT d[2] (1173:1173:1173) (1339:1339:1339))
        (PORT d[3] (683:683:683) (786:786:786))
        (PORT d[4] (1002:1002:1002) (1158:1158:1158))
        (PORT d[5] (602:602:602) (688:688:688))
        (PORT d[6] (1206:1206:1206) (1393:1393:1393))
        (PORT d[7] (1248:1248:1248) (1429:1429:1429))
        (PORT d[8] (1369:1369:1369) (1562:1562:1562))
        (PORT d[9] (929:929:929) (1065:1065:1065))
        (PORT d[10] (1303:1303:1303) (1490:1490:1490))
        (PORT d[11] (803:803:803) (928:928:928))
        (PORT d[12] (918:918:918) (1046:1046:1046))
        (PORT clk (1412:1412:1412) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1183:1183:1183) (1370:1370:1370))
        (PORT d[1] (848:848:848) (989:989:989))
        (PORT d[2] (1224:1224:1224) (1420:1420:1420))
        (PORT d[3] (829:829:829) (967:967:967))
        (PORT d[4] (550:550:550) (637:637:637))
        (PORT d[5] (664:664:664) (766:766:766))
        (PORT d[6] (689:689:689) (795:795:795))
        (PORT d[7] (525:525:525) (612:612:612))
        (PORT d[8] (499:499:499) (576:576:576))
        (PORT d[9] (506:506:506) (586:586:586))
        (PORT d[10] (527:527:527) (606:606:606))
        (PORT d[11] (511:511:511) (591:591:591))
        (PORT d[12] (537:537:537) (617:617:617))
        (PORT clk (1414:1414:1414) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (838:838:838))
        (PORT datab (708:708:708) (809:809:809))
        (PORT datac (733:733:733) (854:854:854))
        (PORT datad (719:719:719) (839:839:839))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1763:1763:1763))
        (PORT clk (1397:1397:1397) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (722:722:722) (812:812:812))
        (PORT d[1] (1079:1079:1079) (1252:1252:1252))
        (PORT d[2] (1077:1077:1077) (1208:1208:1208))
        (PORT d[3] (1069:1069:1069) (1208:1208:1208))
        (PORT d[4] (704:704:704) (823:823:823))
        (PORT d[5] (1119:1119:1119) (1280:1280:1280))
        (PORT d[6] (1380:1380:1380) (1564:1564:1564))
        (PORT d[7] (1410:1410:1410) (1597:1597:1597))
        (PORT d[8] (756:756:756) (851:851:851))
        (PORT d[9] (1102:1102:1102) (1252:1252:1252))
        (PORT d[10] (1396:1396:1396) (1578:1578:1578))
        (PORT d[11] (876:876:876) (988:988:988))
        (PORT d[12] (1068:1068:1068) (1209:1209:1209))
        (PORT clk (1395:1395:1395) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (782:782:782) (891:891:891))
        (PORT d[1] (794:794:794) (914:914:914))
        (PORT d[2] (1287:1287:1287) (1474:1474:1474))
        (PORT d[3] (1183:1183:1183) (1373:1373:1373))
        (PORT d[4] (746:746:746) (836:836:836))
        (PORT d[5] (855:855:855) (959:959:959))
        (PORT d[6] (1029:1029:1029) (1185:1185:1185))
        (PORT d[7] (725:725:725) (845:845:845))
        (PORT d[8] (889:889:889) (1042:1042:1042))
        (PORT d[9] (912:912:912) (1065:1065:1065))
        (PORT d[10] (732:732:732) (852:852:852))
        (PORT d[11] (795:795:795) (903:903:903))
        (PORT d[12] (773:773:773) (900:900:900))
        (PORT clk (1397:1397:1397) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1686:1686:1686) (1937:1937:1937))
        (PORT clk (1416:1416:1416) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (916:916:916) (1038:1038:1038))
        (PORT d[1] (1069:1069:1069) (1244:1244:1244))
        (PORT d[2] (1133:1133:1133) (1258:1258:1258))
        (PORT d[3] (1133:1133:1133) (1275:1275:1275))
        (PORT d[4] (874:874:874) (1013:1013:1013))
        (PORT d[5] (951:951:951) (1089:1089:1089))
        (PORT d[6] (1234:1234:1234) (1408:1408:1408))
        (PORT d[7] (1234:1234:1234) (1395:1395:1395))
        (PORT d[8] (1351:1351:1351) (1521:1521:1521))
        (PORT d[9] (1069:1069:1069) (1210:1210:1210))
        (PORT d[10] (1199:1199:1199) (1354:1354:1354))
        (PORT d[11] (1045:1045:1045) (1179:1179:1179))
        (PORT d[12] (1047:1047:1047) (1186:1186:1186))
        (PORT clk (1414:1414:1414) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1108:1108:1108))
        (PORT clk (1414:1414:1414) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (894:894:894) (1028:1028:1028))
        (PORT d[1] (962:962:962) (1101:1101:1101))
        (PORT d[2] (1457:1457:1457) (1664:1664:1664))
        (PORT d[3] (1310:1310:1310) (1518:1518:1518))
        (PORT d[4] (918:918:918) (1030:1030:1030))
        (PORT d[5] (1013:1013:1013) (1136:1136:1136))
        (PORT d[6] (920:920:920) (1066:1066:1066))
        (PORT d[7] (884:884:884) (1021:1021:1021))
        (PORT d[8] (878:878:878) (1027:1027:1027))
        (PORT d[9] (902:902:902) (1012:1012:1012))
        (PORT d[10] (879:879:879) (1020:1020:1020))
        (PORT d[11] (847:847:847) (981:981:981))
        (PORT d[12] (946:946:946) (1095:1095:1095))
        (PORT clk (1416:1416:1416) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (837:837:837))
        (PORT datab (709:709:709) (810:810:810))
        (PORT datac (351:351:351) (402:402:402))
        (PORT datad (503:503:503) (580:580:580))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1782:1782:1782))
        (PORT clk (1412:1412:1412) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1063:1063:1063) (1203:1203:1203))
        (PORT d[1] (1071:1071:1071) (1243:1243:1243))
        (PORT d[2] (1023:1023:1023) (1145:1145:1145))
        (PORT d[3] (1135:1135:1135) (1273:1273:1273))
        (PORT d[4] (868:868:868) (1006:1006:1006))
        (PORT d[5] (1111:1111:1111) (1276:1276:1276))
        (PORT d[6] (1236:1236:1236) (1408:1408:1408))
        (PORT d[7] (1227:1227:1227) (1382:1382:1382))
        (PORT d[8] (1205:1205:1205) (1354:1354:1354))
        (PORT d[9] (1082:1082:1082) (1224:1224:1224))
        (PORT d[10] (1385:1385:1385) (1568:1568:1568))
        (PORT d[11] (936:936:936) (1053:1053:1053))
        (PORT d[12] (1072:1072:1072) (1219:1219:1219))
        (PORT clk (1410:1410:1410) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (797:797:797) (916:916:916))
        (PORT d[1] (813:813:813) (939:939:939))
        (PORT d[2] (1465:1465:1465) (1677:1677:1677))
        (PORT d[3] (1298:1298:1298) (1500:1500:1500))
        (PORT d[4] (766:766:766) (862:862:862))
        (PORT d[5] (774:774:774) (880:880:880))
        (PORT d[6] (921:921:921) (1066:1066:1066))
        (PORT d[7] (733:733:733) (854:854:854))
        (PORT d[8] (858:858:858) (1008:1008:1008))
        (PORT d[9] (871:871:871) (1021:1021:1021))
        (PORT d[10] (751:751:751) (874:874:874))
        (PORT d[11] (771:771:771) (866:866:866))
        (PORT d[12] (769:769:769) (891:891:891))
        (PORT clk (1412:1412:1412) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1413:1413:1413) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1326:1326:1326))
        (PORT clk (1392:1392:1392) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (913:913:913) (1022:1022:1022))
        (PORT d[1] (862:862:862) (991:991:991))
        (PORT d[2] (897:897:897) (1000:1000:1000))
        (PORT d[3] (1393:1393:1393) (1575:1575:1575))
        (PORT d[4] (714:714:714) (831:831:831))
        (PORT d[5] (767:767:767) (871:871:871))
        (PORT d[6] (1598:1598:1598) (1813:1813:1813))
        (PORT d[7] (1737:1737:1737) (1961:1961:1961))
        (PORT d[8] (1025:1025:1025) (1150:1150:1150))
        (PORT d[9] (1451:1451:1451) (1640:1640:1640))
        (PORT d[10] (1913:1913:1913) (2163:2163:2163))
        (PORT d[11] (765:765:765) (857:857:857))
        (PORT d[12] (1430:1430:1430) (1619:1619:1619))
        (PORT clk (1390:1390:1390) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (965:965:965) (1022:1022:1022))
        (PORT clk (1390:1390:1390) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (904:904:904) (1040:1040:1040))
        (PORT d[1] (867:867:867) (989:989:989))
        (PORT d[2] (1090:1090:1090) (1250:1250:1250))
        (PORT d[3] (908:908:908) (1042:1042:1042))
        (PORT d[4] (901:901:901) (1008:1008:1008))
        (PORT d[5] (1053:1053:1053) (1188:1188:1188))
        (PORT d[6] (866:866:866) (1001:1001:1001))
        (PORT d[7] (905:905:905) (1016:1016:1016))
        (PORT d[8] (918:918:918) (1060:1060:1060))
        (PORT d[9] (895:895:895) (1053:1053:1053))
        (PORT d[10] (930:930:930) (1081:1081:1081))
        (PORT d[11] (886:886:886) (1026:1026:1026))
        (PORT d[12] (896:896:896) (1008:1008:1008))
        (PORT clk (1392:1392:1392) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE MemoryDevice\|Image_rtl_0\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (839:839:839))
        (PORT datab (708:708:708) (808:808:808))
        (PORT datac (490:490:490) (557:557:557))
        (PORT datad (668:668:668) (758:758:758))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (130:130:130))
        (PORT datac (805:805:805) (910:910:910))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (134:134:134))
        (PORT datab (821:821:821) (931:931:931))
        (PORT datac (93:93:93) (112:112:112))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (798:798:798))
        (PORT datab (789:789:789) (887:887:887))
        (PORT datac (91:91:91) (110:110:110))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (151:151:151))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|blue\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1409:1409:1409))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (150:150:150))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|blue\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1409:1409:1409))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (150:150:150))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|blue\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1409:1409:1409))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (146:146:146))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|blue\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1409:1409:1409))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (146:146:146))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|blue\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1409:1409:1409))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (152:152:152))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|blue\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1409:1409:1409))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (143:143:143))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|blue\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1409:1409:1409))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|colorPantalla\|blue\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (147:147:147))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE VGADevice\|colorPantalla\|blue\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1409:1409:1409))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|video_on\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (414:414:414))
        (PORT datab (232:232:232) (286:286:286))
        (PORT datac (328:328:328) (394:394:394))
        (PORT datad (211:211:211) (251:251:251))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE VGADevice\|controladorVGA\|video_on\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (145:145:145))
        (PORT datac (265:265:265) (295:295:295))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
)
