<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p857" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_857{left:462px;bottom:933px;letter-spacing:0.09px;word-spacing:-0.56px;}
#t2_857{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_857{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_857{left:718px;bottom:51px;letter-spacing:0.13px;}
#t5_857{left:197px;bottom:879px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t6_857{left:495px;bottom:879px;letter-spacing:-0.31px;}
#t7_857{left:544px;bottom:879px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t8_857{left:197px;bottom:863px;letter-spacing:-0.11px;}
#t9_857{left:197px;bottom:846px;letter-spacing:-0.11px;}
#ta_857{left:160px;bottom:817px;}
#tb_857{left:197px;bottom:817px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tc_857{left:197px;bottom:794px;letter-spacing:-0.11px;}
#td_857{left:197px;bottom:777px;letter-spacing:-0.11px;}
#te_857{left:160px;bottom:750px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tf_857{left:160px;bottom:733px;letter-spacing:-0.12px;}
#tg_857{left:160px;bottom:716px;letter-spacing:-0.11px;word-spacing:0.01px;}
#th_857{left:95px;bottom:673px;letter-spacing:0.13px;}
#ti_857{left:160px;bottom:673px;letter-spacing:0.12px;}
#tj_857{left:160px;bottom:646px;letter-spacing:-0.11px;word-spacing:-0.42px;}
#tk_857{left:160px;bottom:629px;letter-spacing:-0.1px;word-spacing:-0.96px;}
#tl_857{left:567px;bottom:630px;letter-spacing:-0.22px;}
#tm_857{left:585px;bottom:629px;}
#tn_857{left:591px;bottom:630px;letter-spacing:-0.27px;}
#to_857{left:609px;bottom:629px;}
#tp_857{left:615px;bottom:630px;letter-spacing:-0.27px;}
#tq_857{left:632px;bottom:629px;}
#tr_857{left:638px;bottom:630px;letter-spacing:-0.22px;}
#ts_857{left:656px;bottom:629px;letter-spacing:-0.09px;word-spacing:-0.95px;}
#tt_857{left:684px;bottom:630px;letter-spacing:-0.27px;}
#tu_857{left:702px;bottom:629px;letter-spacing:-0.09px;word-spacing:-0.96px;}
#tv_857{left:160px;bottom:612px;letter-spacing:-0.11px;word-spacing:-0.11px;}
#tw_857{left:160px;bottom:595px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tx_857{left:160px;bottom:568px;letter-spacing:-0.12px;word-spacing:0.04px;}
#ty_857{left:160px;bottom:551px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tz_857{left:585px;bottom:552px;letter-spacing:-0.04px;}
#t10_857{left:648px;bottom:551px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t11_857{left:160px;bottom:534px;letter-spacing:-0.11px;}
#t12_857{left:160px;bottom:517px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t13_857{left:509px;bottom:517px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t14_857{left:689px;bottom:517px;letter-spacing:-0.09px;}
#t15_857{left:160px;bottom:500px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_857{left:160px;bottom:473px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t17_857{left:160px;bottom:444px;letter-spacing:-0.09px;}
#t18_857{left:197px;bottom:444px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t19_857{left:197px;bottom:427px;letter-spacing:-0.25px;}
#t1a_857{left:160px;bottom:398px;letter-spacing:-0.1px;}
#t1b_857{left:197px;bottom:398px;letter-spacing:-0.11px;word-spacing:-0.37px;}
#t1c_857{left:160px;bottom:369px;letter-spacing:-0.1px;}
#t1d_857{left:197px;bottom:369px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1e_857{left:160px;bottom:342px;letter-spacing:-0.11px;word-spacing:-0.28px;}
#t1f_857{left:160px;bottom:325px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1g_857{left:160px;bottom:297px;letter-spacing:-0.11px;word-spacing:-0.4px;}
#t1h_857{left:639px;bottom:297px;letter-spacing:-0.12px;word-spacing:-0.39px;}
#t1i_857{left:160px;bottom:280px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1j_857{left:462px;bottom:281px;letter-spacing:-0.22px;}
#t1k_857{left:484px;bottom:280px;letter-spacing:-0.11px;}
#t1l_857{left:160px;bottom:264px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#t1m_857{left:693px;bottom:265px;letter-spacing:-0.22px;}
#t1n_857{left:711px;bottom:264px;letter-spacing:-0.1px;word-spacing:-0.49px;}
#t1o_857{left:160px;bottom:247px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t1p_857{left:417px;bottom:248px;letter-spacing:-0.22px;}
#t1q_857{left:435px;bottom:247px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1r_857{left:160px;bottom:219px;letter-spacing:-0.11px;word-spacing:-0.47px;}
#t1s_857{left:160px;bottom:203px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t1t_857{left:160px;bottom:186px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1u_857{left:251px;bottom:187px;letter-spacing:-0.24px;}
#t1v_857{left:290px;bottom:186px;letter-spacing:-0.1px;}
#t1w_857{left:160px;bottom:158px;letter-spacing:-0.11px;word-spacing:-0.17px;}
#t1x_857{left:160px;bottom:141px;letter-spacing:-0.13px;word-spacing:0.04px;}

.s1_857{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_857{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_857{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s4_857{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s5_857{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s6_857{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s7_857{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.t.v0_857{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts857" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg857Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg857" style="-webkit-user-select: none;"><object width="825" height="990" data="857/857.svg" type="image/svg+xml" id="pdf857" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_857" class="t s1_857">Introduction to the Vector Floating-point Architecture </span>
<span id="t2_857" class="t s2_857">ARM DDI 0100I </span><span id="t3_857" class="t s1_857">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_857" class="t s2_857">C1-7 </span>
<span id="t5_857" class="t s3_857">Implementations of this type call these configurations </span><span id="t6_857" class="t s4_857">RunFast </span><span id="t7_857" class="t s3_857">mode. RunFast mode is a feature of </span>
<span id="t8_857" class="t s3_857">the majority of existing VFP implementations, and it has improved performance for those </span>
<span id="t9_857" class="t s3_857">implementations. </span>
<span id="ta_857" class="t s3_857">• </span><span id="tb_857" class="t s3_857">No complete configurations. </span>
<span id="tc_857" class="t s3_857">The minimum that a typical implementation will support in hardware includes the complete VFP </span>
<span id="td_857" class="t s3_857">register bank and all the load, store and copy instructions that operate on that register bank. </span>
<span id="te_857" class="t s3_857">When trapped floating-point exceptions are enabled, a software component will always be required. Also, </span>
<span id="tf_857" class="t s3_857">the hardware component of any VFP implementation might require a software component for the </span>
<span id="tg_857" class="t s3_857">completion of some instructions in all modes. </span>
<span id="th_857" class="t s5_857">C1.2.6 </span><span id="ti_857" class="t s5_857">Interactions with the ARM architecture </span>
<span id="tj_857" class="t s3_857">The VFP architecture has been designed to conform fully with the ARM coprocessor architecture. All VFP </span>
<span id="tk_857" class="t s3_857">instructions are special cases of the ARM generic coprocessor instructions (</span><span id="tl_857" class="t v0_857 s6_857">CDP</span><span id="tm_857" class="t s3_857">, </span><span id="tn_857" class="t v0_857 s6_857">LDC</span><span id="to_857" class="t s3_857">, </span><span id="tp_857" class="t v0_857 s6_857">MCR</span><span id="tq_857" class="t s3_857">, </span><span id="tr_857" class="t v0_857 s6_857">MRC</span><span id="ts_857" class="t s3_857">, and </span><span id="tt_857" class="t v0_857 s6_857">STC</span><span id="tu_857" class="t s3_857">), using </span>
<span id="tv_857" class="t s3_857">coprocessor numbers 10 and 11. As a general rule, coprocessor 10 is used for single-precision instructions </span>
<span id="tw_857" class="t s3_857">and coprocessor 11 for double-precision instructions. </span>
<span id="tx_857" class="t s3_857">All coprocessor 10 and 11 instructions that have not been allocated meanings as VFP instructions are </span>
<span id="ty_857" class="t s3_857">reserved for future expansion of the VFP architecture, and must be treated as </span><span id="tz_857" class="t s7_857">UNDEFINED</span><span id="t10_857" class="t s3_857">. Hardware </span>
<span id="t11_857" class="t s3_857">coprocessor implementations of the VFP architecture do not respond to these instructions, causing the </span>
<span id="t12_857" class="t s3_857">Undefined Instruction exception to occur. For more details, see </span><span id="t13_857" class="t s4_857">Undefined Instruction exception </span><span id="t14_857" class="t s3_857">on </span>
<span id="t15_857" class="t s3_857">page A2-19. </span>
<span id="t16_857" class="t s3_857">The recommended way for a VFP coprocessor to invoke its support code uses the same mechanism: </span>
<span id="t17_857" class="t s3_857">1. </span><span id="t18_857" class="t s3_857">Before the VFP hardware is enabled, the support code is installed on the Undefined Instruction </span>
<span id="t19_857" class="t s3_857">vector. </span>
<span id="t1a_857" class="t s3_857">2. </span><span id="t1b_857" class="t s3_857">When the hardware needs assistance from the support code, it does not respond to a VFP instruction. </span>
<span id="t1c_857" class="t s3_857">3. </span><span id="t1d_857" class="t s3_857">This results in an Undefined Instruction exception, causing the support code to be executed. </span>
<span id="t1e_857" class="t s3_857">In such a system, the support code is responsible for distinguishing these Undefined Instruction exceptions </span>
<span id="t1f_857" class="t s3_857">from those caused by the reserved instructions and taking different actions accordingly. </span>
<span id="t1g_857" class="t s3_857">The ARM tests whether a coprocessor instruction satisfies its condition (as described in </span><span id="t1h_857" class="t s4_857">The condition field </span>
<span id="t1i_857" class="t s3_857">on page A3-3), using the CPSR flags, and treats it as a </span><span id="t1j_857" class="t v0_857 s6_857">NOP </span><span id="t1k_857" class="t s3_857">if the condition fails. If this happens, the ARM </span>
<span id="t1l_857" class="t s3_857">processor signals coprocessors not to execute the instruction, so they also treat the instruction as a </span><span id="t1m_857" class="t v0_857 s6_857">NOP</span><span id="t1n_857" class="t s3_857">. This </span>
<span id="t1o_857" class="t s3_857">implies that all VFP instructions are treated as </span><span id="t1p_857" class="t v0_857 s6_857">NOP</span><span id="t1q_857" class="t s3_857">s if their condition check fails. </span>
<span id="t1r_857" class="t s3_857">The condition code check is based on the ARM processor's CPSR flags, not on the similarly named flags in </span>
<span id="t1s_857" class="t s3_857">the VFP FPSCR register. To use the FPSCR flags for conditional execution, they must first be transferred to </span>
<span id="t1t_857" class="t s3_857">the CPSR by an </span><span id="t1u_857" class="t v0_857 s6_857">FMSTAT </span><span id="t1v_857" class="t s3_857">instruction. </span>
<span id="t1w_857" class="t s3_857">VFP load and store instructions are allowed to produce Data Aborts, and so VFP implementations are able </span>
<span id="t1x_857" class="t s3_857">to cope with a Data Abort on any memory access caused by such instructions. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
