Classic Timing Analyzer report for DR
Tue Jun 28 22:58:44 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                               ;
+------------------------------+-------+---------------+-------------+-------------------------------------------------------------+-------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                                                        ; To                                                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------------------------------------------------------------+-------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.507 ns    ; DR_data[5]                                                  ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] ; --         ; gate     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.168 ns    ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] ; F[5]                                                        ; gate       ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.036 ns    ; DR_data[7]                                                  ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7] ; --         ; gate     ; 0            ;
; Total number of failed paths ;       ;               ;             ;                                                             ;                                                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------------------------------------------------------------+-------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; gate            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                     ;
+-------+--------------+------------+------------+-------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                          ; To Clock ;
+-------+--------------+------------+------------+-------------------------------------------------------------+----------+
; N/A   ; None         ; 5.507 ns   ; DR_data[5] ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] ; gate     ;
; N/A   ; None         ; 5.178 ns   ; DR_data[0] ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[0] ; gate     ;
; N/A   ; None         ; 5.085 ns   ; DR_data[2] ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2] ; gate     ;
; N/A   ; None         ; 4.922 ns   ; DR_data[6] ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6] ; gate     ;
; N/A   ; None         ; 4.479 ns   ; DR_data[3] ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3] ; gate     ;
; N/A   ; None         ; 4.382 ns   ; DR_data[1] ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1] ; gate     ;
; N/A   ; None         ; 4.361 ns   ; DR_data[4] ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4] ; gate     ;
; N/A   ; None         ; 0.640 ns   ; DR_data[7] ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7] ; gate     ;
+-------+--------------+------------+------------+-------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                 ;
+-------+--------------+------------+-------------------------------------------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                                                        ; To   ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------+------+------------+
; N/A   ; None         ; 8.168 ns   ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] ; F[5] ; gate       ;
; N/A   ; None         ; 7.959 ns   ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7] ; F[7] ; gate       ;
; N/A   ; None         ; 7.954 ns   ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6] ; F[6] ; gate       ;
; N/A   ; None         ; 7.495 ns   ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[0] ; F[0] ; gate       ;
; N/A   ; None         ; 6.958 ns   ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4] ; F[4] ; gate       ;
; N/A   ; None         ; 6.489 ns   ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1] ; F[1] ; gate       ;
; N/A   ; None         ; 6.402 ns   ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2] ; F[2] ; gate       ;
; N/A   ; None         ; 6.383 ns   ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3] ; F[3] ; gate       ;
+-------+--------------+------------+-------------------------------------------------------------+------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                            ;
+---------------+-------------+-----------+------------+-------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                          ; To Clock ;
+---------------+-------------+-----------+------------+-------------------------------------------------------------+----------+
; N/A           ; None        ; 0.036 ns  ; DR_data[7] ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7] ; gate     ;
; N/A           ; None        ; -3.655 ns ; DR_data[3] ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3] ; gate     ;
; N/A           ; None        ; -3.686 ns ; DR_data[4] ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4] ; gate     ;
; N/A           ; None        ; -3.708 ns ; DR_data[1] ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1] ; gate     ;
; N/A           ; None        ; -4.097 ns ; DR_data[6] ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6] ; gate     ;
; N/A           ; None        ; -4.267 ns ; DR_data[2] ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2] ; gate     ;
; N/A           ; None        ; -4.499 ns ; DR_data[0] ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[0] ; gate     ;
; N/A           ; None        ; -4.682 ns ; DR_data[5] ; lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5] ; gate     ;
+---------------+-------------+-----------+------------+-------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Jun 28 22:58:44 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DR -c DR --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "gate" is a latch enable. Will not compute fmax for this pin.
Info: tsu for register "lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]" (data pin = "DR_data[5]", clock pin = "gate") is 5.507 ns
    Info: + Longest pin to register delay is 7.313 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W15; Fanout = 1; PIN Node = 'DR_data[5]'
        Info: 2: + IC(6.218 ns) + CELL(0.275 ns) = 7.313 ns; Loc. = LCCOMB_X36_Y28_N28; Fanout = 1; REG Node = 'lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]'
        Info: Total cell delay = 1.095 ns ( 14.97 % )
        Info: Total interconnect delay = 6.218 ns ( 85.03 % )
    Info: + Micro setup delay of destination is 0.825 ns
    Info: - Shortest clock path from clock "gate" to destination register is 2.631 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'gate'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'gate~clkctrl'
        Info: 3: + IC(1.364 ns) + CELL(0.150 ns) = 2.631 ns; Loc. = LCCOMB_X36_Y28_N28; Fanout = 1; REG Node = 'lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]'
        Info: Total cell delay = 1.149 ns ( 43.67 % )
        Info: Total interconnect delay = 1.482 ns ( 56.33 % )
Info: tco from clock "gate" to destination pin "F[5]" through register "lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]" is 8.168 ns
    Info: + Longest clock path from clock "gate" to source register is 2.631 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'gate'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'gate~clkctrl'
        Info: 3: + IC(1.364 ns) + CELL(0.150 ns) = 2.631 ns; Loc. = LCCOMB_X36_Y28_N28; Fanout = 1; REG Node = 'lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]'
        Info: Total cell delay = 1.149 ns ( 43.67 % )
        Info: Total interconnect delay = 1.482 ns ( 56.33 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.537 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X36_Y28_N28; Fanout = 1; REG Node = 'lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]'
        Info: 2: + IC(2.875 ns) + CELL(2.662 ns) = 5.537 ns; Loc. = PIN_D1; Fanout = 0; PIN Node = 'F[5]'
        Info: Total cell delay = 2.662 ns ( 48.08 % )
        Info: Total interconnect delay = 2.875 ns ( 51.92 % )
Info: th for register "lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]" (data pin = "DR_data[7]", clock pin = "gate") is 0.036 ns
    Info: + Longest clock path from clock "gate" to destination register is 2.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'gate'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'gate~clkctrl'
        Info: 3: + IC(1.365 ns) + CELL(0.150 ns) = 2.632 ns; Loc. = LCCOMB_X36_Y28_N16; Fanout = 1; REG Node = 'lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]'
        Info: Total cell delay = 1.149 ns ( 43.66 % )
        Info: Total interconnect delay = 1.483 ns ( 56.34 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 2.596 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'DR_data[7]'
        Info: 2: + IC(1.202 ns) + CELL(0.415 ns) = 2.596 ns; Loc. = LCCOMB_X36_Y28_N16; Fanout = 1; REG Node = 'lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]'
        Info: Total cell delay = 1.394 ns ( 53.70 % )
        Info: Total interconnect delay = 1.202 ns ( 46.30 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Tue Jun 28 22:58:44 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


