===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2722 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3485 ( 23.2%)    0.3485 ( 27.4%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.3139 ( 20.9%)    0.3139 ( 24.7%)    Parse modules
    0.0315 (  2.1%)    0.0315 (  2.5%)    Verify circuit
    1.0409 ( 69.3%)    0.8107 ( 63.7%)  'firrtl.circuit' Pipeline
    0.0309 (  2.1%)    0.0309 (  2.4%)    LowerFIRRTLAnnotations
    0.1613 ( 10.7%)    0.0883 (  6.9%)    'firrtl.module' Pipeline
    0.0622 (  4.1%)    0.0349 (  2.7%)      DropName
    0.0990 (  6.6%)    0.0533 (  4.2%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0079 (  0.5%)    0.0044 (  0.3%)    'firrtl.module' Pipeline
    0.0079 (  0.5%)    0.0043 (  0.3%)      LowerCHIRRTLPass
    0.0118 (  0.8%)    0.0118 (  0.9%)    InferWidths
    0.0299 (  2.0%)    0.0299 (  2.4%)    MemToRegOfVec
    0.0524 (  3.5%)    0.0524 (  4.1%)    InferResets
    0.0047 (  0.3%)    0.0047 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0088 (  0.6%)    0.0088 (  0.7%)    WireDFT
    0.1188 (  7.9%)    0.1188 (  9.3%)    LowerFIRRTLTypes
    0.0611 (  4.1%)    0.0339 (  2.7%)    'firrtl.module' Pipeline
    0.0594 (  4.0%)    0.0330 (  2.6%)      ExpandWhens
    0.0017 (  0.1%)    0.0009 (  0.1%)      SFCCompat
    0.0256 (  1.7%)    0.0256 (  2.0%)    Inliner
    0.0329 (  2.2%)    0.0329 (  2.6%)    'firrtl.module' Pipeline
    0.0329 (  2.2%)    0.0329 (  2.6%)      RandomizeRegisterInit
    0.0122 (  0.8%)    0.0122 (  1.0%)    CheckCombCycles
    0.0014 (  0.1%)    0.0014 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1573 ( 10.5%)    0.1573 ( 12.4%)    'firrtl.module' Pipeline
    0.1490 (  9.9%)    0.1490 ( 11.7%)      Canonicalizer
    0.0083 (  0.6%)    0.0083 (  0.7%)      InferReadWrite
    0.0035 (  0.2%)    0.0035 (  0.3%)    PrefixModules
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0251 (  1.7%)    0.0251 (  2.0%)    IMConstProp
    0.0010 (  0.1%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0090 (  0.6%)    0.0090 (  0.7%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1152 (  7.7%)    0.1152 (  9.1%)    'firrtl.module' Pipeline
    0.0074 (  0.5%)    0.0074 (  0.6%)      DropName
    0.1078 (  7.2%)    0.1078 (  8.5%)      Canonicalizer
    0.0131 (  0.9%)    0.0131 (  1.0%)    IMDeadCodeElim
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0335 (  2.2%)    0.0335 (  2.6%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0142 (  0.9%)    0.0142 (  1.1%)  LowerSeqToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0344 (  2.3%)    0.0344 (  2.7%)  'hw.module' Pipeline
    0.0097 (  0.6%)    0.0097 (  0.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0162 (  1.1%)    0.0162 (  1.3%)    Canonicalizer
    0.0064 (  0.4%)    0.0064 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0021 (  0.1%)    0.0021 (  0.2%)    HWCleanup
    0.0036 (  0.2%)    0.0036 (  0.3%)  'hw.module' Pipeline
    0.0001 (  0.0%)    0.0001 (  0.0%)    HWLegalizeModules
    0.0035 (  0.2%)    0.0035 (  0.3%)    PrettifyVerilog
    0.0032 (  0.2%)    0.0032 (  0.3%)  StripDebugInfoWithPred
    0.0223 (  1.5%)    0.0223 (  1.8%)  ExportVerilog
    0.0011 (  0.1%)    0.0011 (  0.1%)  Rest
    1.5025 (100.0%)    1.2722 (100.0%)  Total

{
  totalTime: 1.281,
  maxMemory: 72282112
}
