{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735747245527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735747245527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  1 19:00:45 2025 " "Processing started: Wed Jan  1 19:00:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735747245527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1735747245527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SSOOO_CPU -c SSOOO_CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SSOOO_CPU -c SSOOO_CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1735747245527 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1735747245920 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1735747245921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssooo_sim.v 1 1 " "Found 1 design units, including 1 entities, in source file ssooo_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSOOO_Sim " "Found entity 1: SSOOO_Sim" {  } { { "SSOOO_Sim.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_Sim.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735747253800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1735747253800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SSOOO_Sim " "Elaborating entity \"SSOOO_Sim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1735747253835 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk SSOOO_Sim.v(40) " "Verilog HDL warning at SSOOO_Sim.v(40): assignments to clk create a combinational loop" {  } { { "SSOOO_Sim.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_Sim.v" 40 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1735747253836 "|SSOOO_Sim"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "SSOOO_Sim.v(50) " "Verilog HDL warning at SSOOO_Sim.v(50): ignoring unsupported system task" {  } { { "SSOOO_Sim.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_Sim.v" 50 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1735747253836 "|SSOOO_Sim"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "SSOOO_Sim.v(51) " "Verilog HDL warning at SSOOO_Sim.v(51): ignoring unsupported system task" {  } { { "SSOOO_Sim.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_Sim.v" 51 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1735747253836 "|SSOOO_Sim"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Number of cycles consumed:           0 SSOOO_Sim.v(58) " "Verilog HDL Display System Task info at SSOOO_Sim.v(58): Number of cycles consumed:           0" {  } { { "SSOOO_Sim.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_Sim.v" 58 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735747253836 "|SSOOO_Sim"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "SSOOO_Sim.v(59) " "Verilog HDL warning at SSOOO_Sim.v(59): ignoring unsupported system task" {  } { { "SSOOO_Sim.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_Sim.v" 59 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1735747253836 "|SSOOO_Sim"}
{ "Warning" "WSGN_SEARCH_FILE" "ssooo_cpu.v 1 1 " "Using design file ssooo_cpu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SSOOO_CPU " "Found entity 1: SSOOO_CPU" {  } { { "ssooo_cpu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735747253855 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1735747253855 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FU_Branch_Decision ssooo_cpu.v(225) " "Verilog HDL Implicit Net warning at ssooo_cpu.v(225): created implicit net for \"FU_Branch_Decision\"" {  } { { "ssooo_cpu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 225 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1735747253855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSOOO_CPU SSOOO_CPU:cpu " "Elaborating entity \"SSOOO_CPU\" for hierarchy \"SSOOO_CPU:cpu\"" {  } { { "SSOOO_Sim.v" "cpu" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_Sim.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735747253856 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ROB_HLT ssooo_cpu.v(156) " "Verilog HDL or VHDL warning at ssooo_cpu.v(156): object \"ROB_HLT\" assigned a value but never read" {  } { { "ssooo_cpu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735747253862 "|SSOOO_Sim|SSOOO_CPU:cpu"}
{ "Warning" "WSGN_SEARCH_FILE" "pc_register.v 1 1 " "Using design file pc_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC_register " "Found entity 1: PC_register" {  } { { "pc_register.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/pc_register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735747253880 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1735747253880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_register SSOOO_CPU:cpu\|PC_register:pcreg " "Elaborating entity \"PC_register\" for hierarchy \"SSOOO_CPU:cpu\|PC_register:pcreg\"" {  } { { "ssooo_cpu.v" "pcreg" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735747253881 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instruction queue/instq.v 1 1 " "Using design file instruction queue/instq.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InstQ " "Found entity 1: InstQ" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735747253901 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1735747253901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstQ SSOOO_CPU:cpu\|InstQ:instq " "Elaborating entity \"InstQ\" for hierarchy \"SSOOO_CPU:cpu\|InstQ:instq\"" {  } { { "ssooo_cpu.v" "instq" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735747253902 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.data_a 0 instq.v(14) " "Net \"InstMem.data_a\" at instq.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1735747253903 "|SSOOO_Sim|SSOOO_CPU:cpu|InstQ:instq"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.waddr_a 0 instq.v(14) " "Net \"InstMem.waddr_a\" at instq.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1735747253903 "|SSOOO_Sim|SSOOO_CPU:cpu|InstQ:instq"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.we_a 0 instq.v(14) " "Net \"InstMem.we_a\" at instq.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1735747253904 "|SSOOO_Sim|SSOOO_CPU:cpu|InstQ:instq"}
{ "Warning" "WSGN_SEARCH_FILE" "register file/regfile.v 1 1 " "Using design file register file/regfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "regfile.v" "" { Text "d:/github repos/josdc-silicore/ssooo/register file/regfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735747253923 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1735747253923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile SSOOO_CPU:cpu\|RegFile:regfile " "Elaborating entity \"RegFile\" for hierarchy \"SSOOO_CPU:cpu\|RegFile:regfile\"" {  } { { "ssooo_cpu.v" "regfile" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735747253924 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(37) " "Verilog HDL Always Construct warning at regfile.v(37): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "d:/github repos/josdc-silicore/ssooo/register file/regfile.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735747253931 "|SSOOO_Sim|SSOOO_CPU:cpu|RegFile:regfile"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rob.v(184) " "Verilog HDL information at rob.v(184): always construct contains both blocking and non-blocking assignments" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 184 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1735747253950 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reorder buffer/rob.v 1 1 " "Using design file reorder buffer/rob.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROB " "Found entity 1: ROB" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735747253950 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1735747253950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROB SSOOO_CPU:cpu\|ROB:rob " "Elaborating entity \"ROB\" for hierarchy \"SSOOO_CPU:cpu\|ROB:rob\"" {  } { { "ssooo_cpu.v" "rob" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735747253952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rob.v(141) " "Verilog HDL assignment warning at rob.v(141): truncated value with size 32 to match size of target (5)" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1735747253964 "|SSOOO_Sim|SSOOO_CPU:cpu|ROB:rob"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rob.v(220) " "Verilog HDL assignment warning at rob.v(220): truncated value with size 32 to match size of target (5)" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1735747253964 "|SSOOO_Sim|SSOOO_CPU:cpu|ROB:rob"}
{ "Warning" "WSGN_SEARCH_FILE" "functional unit/alu_oper.v 1 1 " "Using design file functional unit/alu_oper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_OPER " "Found entity 1: ALU_OPER" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735747253985 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1735747253985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_OPER SSOOO_CPU:cpu\|ALU_OPER:alu_op " "Elaborating entity \"ALU_OPER\" for hierarchy \"SSOOO_CPU:cpu\|ALU_OPER:alu_op\"" {  } { { "ssooo_cpu.v" "alu_op" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735747253986 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_oper.v(25) " "Verilog HDL Case Statement warning at alu_oper.v(25): incomplete case statement has no default case item" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1735747253986 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_OP alu_oper.v(25) " "Verilog HDL Always Construct warning at alu_oper.v(25): inferring latch(es) for variable \"ALU_OP\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1735747253986 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[0\] alu_oper.v(25) " "Inferred latch for \"ALU_OP\[0\]\" at alu_oper.v(25)" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747253987 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[1\] alu_oper.v(25) " "Inferred latch for \"ALU_OP\[1\]\" at alu_oper.v(25)" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747253987 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[2\] alu_oper.v(25) " "Inferred latch for \"ALU_OP\[2\]\" at alu_oper.v(25)" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747253987 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[3\] alu_oper.v(25) " "Inferred latch for \"ALU_OP\[3\]\" at alu_oper.v(25)" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747253987 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rs.v(89) " "Verilog HDL information at rs.v(89): always construct contains both blocking and non-blocking assignments" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 89 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1735747254006 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reservation station/rs.v 1 1 " "Using design file reservation station/rs.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RS " "Found entity 1: RS" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735747254007 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1735747254007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS SSOOO_CPU:cpu\|RS:rs " "Elaborating entity \"RS\" for hierarchy \"SSOOO_CPU:cpu\|RS:rs\"" {  } { { "ssooo_cpu.v" "rs" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735747254008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(92) " "Verilog HDL assignment warning at rs.v(92): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1735747254027 "|SSOOO_Sim|SSOOO_CPU:cpu|RS:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(109) " "Verilog HDL assignment warning at rs.v(109): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1735747254028 "|SSOOO_Sim|SSOOO_CPU:cpu|RS:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(136) " "Verilog HDL assignment warning at rs.v(136): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1735747254028 "|SSOOO_Sim|SSOOO_CPU:cpu|RS:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(177) " "Verilog HDL assignment warning at rs.v(177): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1735747254028 "|SSOOO_Sim|SSOOO_CPU:cpu|RS:rs"}
{ "Warning" "WSGN_SEARCH_FILE" "functional unit/alu.v 1 1 " "Using design file functional unit/alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735747254048 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1735747254048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU SSOOO_CPU:cpu\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"SSOOO_CPU:cpu\|ALU:alu\"" {  } { { "ssooo_cpu.v" "alu" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735747254049 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(37) " "Verilog HDL Case Statement warning at alu.v(37): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1735747254051 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Reg_res alu.v(37) " "Verilog HDL Always Construct warning at alu.v(37): inferring latch(es) for variable \"Reg_res\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1735747254051 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[0\] alu.v(37) " "Inferred latch for \"Reg_res\[0\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254051 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[1\] alu.v(37) " "Inferred latch for \"Reg_res\[1\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254051 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[2\] alu.v(37) " "Inferred latch for \"Reg_res\[2\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254051 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[3\] alu.v(37) " "Inferred latch for \"Reg_res\[3\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254051 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[4\] alu.v(37) " "Inferred latch for \"Reg_res\[4\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254051 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[5\] alu.v(37) " "Inferred latch for \"Reg_res\[5\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254051 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[6\] alu.v(37) " "Inferred latch for \"Reg_res\[6\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254051 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[7\] alu.v(37) " "Inferred latch for \"Reg_res\[7\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254051 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[8\] alu.v(37) " "Inferred latch for \"Reg_res\[8\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254051 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[9\] alu.v(37) " "Inferred latch for \"Reg_res\[9\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254051 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[10\] alu.v(37) " "Inferred latch for \"Reg_res\[10\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254051 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[11\] alu.v(37) " "Inferred latch for \"Reg_res\[11\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254051 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[12\] alu.v(37) " "Inferred latch for \"Reg_res\[12\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254051 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[13\] alu.v(37) " "Inferred latch for \"Reg_res\[13\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254051 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[14\] alu.v(37) " "Inferred latch for \"Reg_res\[14\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254051 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[15\] alu.v(37) " "Inferred latch for \"Reg_res\[15\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254051 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[16\] alu.v(37) " "Inferred latch for \"Reg_res\[16\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254051 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[17\] alu.v(37) " "Inferred latch for \"Reg_res\[17\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254051 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[18\] alu.v(37) " "Inferred latch for \"Reg_res\[18\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254052 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[19\] alu.v(37) " "Inferred latch for \"Reg_res\[19\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254052 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[20\] alu.v(37) " "Inferred latch for \"Reg_res\[20\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254052 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[21\] alu.v(37) " "Inferred latch for \"Reg_res\[21\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254052 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[22\] alu.v(37) " "Inferred latch for \"Reg_res\[22\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254052 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[23\] alu.v(37) " "Inferred latch for \"Reg_res\[23\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254052 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[24\] alu.v(37) " "Inferred latch for \"Reg_res\[24\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254052 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[25\] alu.v(37) " "Inferred latch for \"Reg_res\[25\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254052 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[26\] alu.v(37) " "Inferred latch for \"Reg_res\[26\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254052 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[27\] alu.v(37) " "Inferred latch for \"Reg_res\[27\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254052 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[28\] alu.v(37) " "Inferred latch for \"Reg_res\[28\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254052 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[29\] alu.v(37) " "Inferred latch for \"Reg_res\[29\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254052 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[30\] alu.v(37) " "Inferred latch for \"Reg_res\[30\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254052 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[31\] alu.v(37) " "Inferred latch for \"Reg_res\[31\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254052 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Warning" "WSGN_SEARCH_FILE" "common data bus/cdb.v 1 1 " "Using design file common data bus/cdb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CDB " "Found entity 1: CDB" {  } { { "cdb.v" "" { Text "d:/github repos/josdc-silicore/ssooo/common data bus/cdb.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735747254075 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1735747254075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CDB SSOOO_CPU:cpu\|CDB:cdb " "Elaborating entity \"CDB\" for hierarchy \"SSOOO_CPU:cpu\|CDB:cdb\"" {  } { { "ssooo_cpu.v" "cdb" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735747254076 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addressunit&ld_st buffer/addressunit.v 1 1 " "Using design file addressunit&ld_st buffer/addressunit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AddressUnit " "Found entity 1: AddressUnit" {  } { { "addressunit.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/addressunit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735747254096 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1735747254096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressUnit SSOOO_CPU:cpu\|AddressUnit:AU " "Elaborating entity \"AddressUnit\" for hierarchy \"SSOOO_CPU:cpu\|AddressUnit:AU\"" {  } { { "ssooo_cpu.v" "AU" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735747254097 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ldstbuffer.v(115) " "Verilog HDL information at ldstbuffer.v(115): always construct contains both blocking and non-blocking assignments" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 115 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1735747254124 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addressunit&ld_st buffer/ldstbuffer.v 1 1 " "Using design file addressunit&ld_st buffer/ldstbuffer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LdStBuffer " "Found entity 1: LdStBuffer" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735747254125 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1735747254125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LdStBuffer SSOOO_CPU:cpu\|LdStBuffer:ldstbuffer " "Elaborating entity \"LdStBuffer\" for hierarchy \"SSOOO_CPU:cpu\|LdStBuffer:ldstbuffer\"" {  } { { "ssooo_cpu.v" "ldstbuffer" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735747254126 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "k ldstbuffer.v(175) " "Verilog HDL or VHDL warning at ldstbuffer.v(175): object \"k\" assigned a value but never read" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1735747254128 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ldstbuffer.v(117) " "Verilog HDL assignment warning at ldstbuffer.v(117): truncated value with size 32 to match size of target (5)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1735747254131 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ldstbuffer.v(123) " "Verilog HDL assignment warning at ldstbuffer.v(123): truncated value with size 32 to match size of target (5)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1735747254131 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "ldstbuffer.v(151) " "Verilog HDL Conditional Statement error at ldstbuffer.v(151): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 151 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Design Software" 0 -1 1735747254139 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ldstbuffer.v(150) " "Verilog HDL assignment warning at ldstbuffer.v(150): truncated value with size 32 to match size of target (5)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1735747254140 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Reg_Write_Data_test ldstbuffer.v(51) " "Output port \"Reg_Write_Data_test\" at ldstbuffer.v(51) has no driver" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1735747254175 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[0\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[0\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254204 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[0\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[0\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254205 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[0\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[0\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254205 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[0\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[0\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254205 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[0\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[0\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254205 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[1\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[1\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254205 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[1\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[1\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254205 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[1\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[1\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254205 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[1\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[1\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254205 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[1\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[1\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254205 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[2\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[2\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254205 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[2\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[2\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254205 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[2\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[2\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254206 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[2\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[2\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254206 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[2\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[2\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254206 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[3\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[3\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254206 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[3\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[3\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254206 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[3\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[3\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254206 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[3\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[3\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254206 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[3\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[3\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254206 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[4\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[4\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254206 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[4\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[4\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254206 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[4\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[4\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254206 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[4\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[4\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254206 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[4\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[4\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254206 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[5\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[5\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254207 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[5\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[5\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254207 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[5\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[5\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254207 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[5\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[5\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254207 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[5\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[5\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254207 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[6\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[6\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254207 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[6\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[6\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254207 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[6\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[6\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254207 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[6\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[6\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254207 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[6\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[6\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254207 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[7\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[7\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254207 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[7\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[7\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254207 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[7\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[7\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254207 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[7\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[7\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254208 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[7\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[7\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254208 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[8\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[8\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254208 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[8\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[8\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254208 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[8\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[8\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254208 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[8\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[8\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254208 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[8\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[8\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254208 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[9\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[9\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254208 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[9\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[9\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254208 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[9\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[9\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254208 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[9\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[9\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254208 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[9\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[9\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254208 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[10\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[10\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254208 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[10\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[10\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254209 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[10\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[10\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254209 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[10\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[10\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254209 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[10\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[10\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254209 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[11\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[11\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254209 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[11\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[11\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254209 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[11\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[11\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254209 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[11\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[11\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254209 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[11\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[11\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254209 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[12\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[12\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254209 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[12\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[12\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254209 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[12\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[12\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254209 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[12\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[12\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254209 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[12\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[12\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254209 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[13\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[13\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254210 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[13\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[13\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254210 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[13\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[13\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254210 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[13\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[13\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254210 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[13\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[13\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254210 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[14\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[14\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254210 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[14\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[14\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254210 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[14\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[14\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254210 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[14\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[14\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254210 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[14\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[14\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254210 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[15\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[15\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254210 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[15\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[15\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254210 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[15\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[15\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254210 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[15\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[15\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254210 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2\[15\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2\[15\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254211 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254211 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254211 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254211 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254211 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254211 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254211 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254211 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254211 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254211 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254211 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254211 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254211 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254212 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254212 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254212 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254212 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254212 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254212 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254212 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254212 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254212 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254212 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254212 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254212 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254212 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254212 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254212 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254213 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254213 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254213 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254213 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[0\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[0\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254213 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254213 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254213 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254213 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254213 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254213 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254213 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254214 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254214 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254214 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254214 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254214 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254214 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254214 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254214 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254215 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254215 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254215 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254215 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254215 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254215 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254215 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254215 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254215 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254215 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254215 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254215 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254216 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254216 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254216 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254216 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254216 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[1\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[1\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254216 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254216 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254216 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254216 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254216 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254216 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254216 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254216 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254216 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254217 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254217 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254217 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254217 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254217 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254217 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254217 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254217 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254217 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254217 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254217 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254217 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254217 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254217 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254218 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254218 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254218 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254218 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254218 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254218 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254218 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254218 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254218 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[2\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[2\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254218 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254218 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254218 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254218 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254218 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254219 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254219 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254219 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254219 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254219 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254219 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254219 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254219 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254219 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254219 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254219 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254219 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254219 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254219 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254220 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254220 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254220 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254220 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254220 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254220 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254220 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254220 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254220 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254220 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254220 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254220 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254220 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[3\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[3\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254220 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254220 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254221 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254221 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254221 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254221 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254221 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254221 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254221 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254221 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254221 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254221 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254221 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254221 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254221 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254222 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254222 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254222 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254222 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254222 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254222 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254222 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254222 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254222 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254222 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254222 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254222 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254223 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254223 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254223 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254223 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254223 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[4\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[4\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254223 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254223 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254223 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254223 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254223 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254223 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254223 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254223 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254223 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254223 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254224 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254224 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254224 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254224 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254224 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254224 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254224 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254224 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254224 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254224 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254224 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254224 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254224 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254225 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254225 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254225 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254225 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254225 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254225 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254225 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254225 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254225 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[5\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[5\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254225 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254225 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254225 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254225 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254225 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254226 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254226 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254226 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254226 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254226 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254226 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254226 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254226 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254226 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254226 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254226 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254226 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254226 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254227 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254227 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254227 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254227 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254227 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254227 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254227 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254227 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254227 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254227 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254227 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254227 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254227 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254227 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[6\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[6\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254228 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254228 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254228 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254228 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254228 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254228 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254228 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254228 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254228 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254228 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254228 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254228 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254228 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254228 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254229 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254229 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254229 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254229 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254229 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254229 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254229 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254229 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254229 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254229 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254229 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254230 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254230 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254230 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254230 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254230 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254230 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254230 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[7\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[7\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254231 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254231 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254231 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254231 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254231 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254231 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254231 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254231 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254231 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254231 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254232 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254232 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254232 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254232 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254232 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254232 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254232 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254232 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254232 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254232 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254232 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254232 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254233 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254233 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254233 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254233 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254233 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254233 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254233 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254233 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254233 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254233 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[8\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[8\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254233 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254234 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254234 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254234 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254234 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254234 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254234 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254234 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254234 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254234 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254234 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254234 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254235 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254235 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254235 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254235 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254235 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254235 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254235 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254235 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254235 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254235 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254235 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254235 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254236 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254236 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254236 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254236 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254236 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254236 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254236 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254236 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[9\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[9\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254236 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254236 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254236 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254237 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254237 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254237 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254237 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254237 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254237 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254237 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254237 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254237 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254237 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254237 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254238 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254238 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254238 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254238 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254238 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254238 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254238 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254238 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254238 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254238 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254239 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254239 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254239 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254239 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254239 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254239 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254239 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254239 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[10\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[10\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254239 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254239 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254239 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254239 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254240 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254240 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254240 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254240 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254240 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254240 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254240 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254240 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254240 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254240 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254241 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254241 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254241 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254241 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254241 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254241 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254241 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254241 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254241 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254241 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254242 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254242 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254242 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254242 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254242 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254242 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254242 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254242 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[11\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[11\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254242 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254242 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254242 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254243 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254243 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254243 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254243 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254243 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254243 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254243 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254243 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254243 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254243 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254244 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254244 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254244 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254244 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254244 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254244 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254244 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254244 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254244 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254244 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254244 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254244 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254244 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254245 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254245 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254245 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254245 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254245 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254245 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[12\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[12\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254245 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254245 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254245 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254245 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254246 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254246 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254246 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254246 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254246 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254246 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254246 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254246 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254246 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254247 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254247 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254247 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254247 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254247 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254247 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254247 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254247 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254247 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254247 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254248 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254248 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254248 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254248 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254248 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254248 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254248 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254248 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254248 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[13\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[13\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254248 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254249 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254249 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254249 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254249 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254249 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254249 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254249 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254249 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254249 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254249 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254250 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254250 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254250 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254250 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254250 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254250 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254250 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254250 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254250 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254251 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254251 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254251 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254251 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254251 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254251 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254251 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254251 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254251 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254251 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254252 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254252 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[14\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[14\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254252 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254252 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254252 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254252 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254252 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254252 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254252 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254252 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254253 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254253 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254253 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254253 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254253 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254253 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254253 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254253 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254253 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254253 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254253 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254254 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254254 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254254 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254254 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254254 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254254 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254254 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254254 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254254 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254254 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254255 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254255 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254255 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN2_VAL\[15\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN2_VAL\[15\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254255 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[0\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[0\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254255 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[0\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[0\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254255 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[0\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[0\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254255 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[0\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[0\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254255 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[0\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[0\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254255 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[1\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[1\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254255 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[1\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[1\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254256 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[1\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[1\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254256 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[1\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[1\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254256 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[1\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[1\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254256 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[2\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[2\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254256 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[2\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[2\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254256 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[2\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[2\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254256 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[2\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[2\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254256 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[2\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[2\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254256 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[3\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[3\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254257 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[3\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[3\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254257 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[3\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[3\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254257 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[3\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[3\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254257 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[3\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[3\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254257 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[4\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[4\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254257 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[4\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[4\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254257 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[4\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[4\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254257 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[4\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[4\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254257 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[4\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[4\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254257 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[5\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[5\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254258 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[5\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[5\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254258 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[5\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[5\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254258 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[5\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[5\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254258 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[5\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[5\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254258 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[6\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[6\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254258 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[6\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[6\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254258 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[6\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[6\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254258 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[6\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[6\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254258 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[6\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[6\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254258 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[7\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[7\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254259 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[7\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[7\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254259 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[7\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[7\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254259 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[7\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[7\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254259 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[7\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[7\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254259 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[8\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[8\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254259 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[8\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[8\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254259 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[8\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[8\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254259 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[8\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[8\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254259 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[8\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[8\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254259 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[9\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[9\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254260 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[9\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[9\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254260 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[9\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[9\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254260 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[9\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[9\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254260 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[9\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[9\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254260 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[10\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[10\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254260 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[10\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[10\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254260 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[10\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[10\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254260 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[10\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[10\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254261 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[10\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[10\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254261 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[11\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[11\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254261 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[11\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[11\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254261 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[11\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[11\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254261 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[11\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[11\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254261 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[11\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[11\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254261 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[12\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[12\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254262 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[12\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[12\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254262 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[12\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[12\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254262 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[12\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[12\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254262 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[12\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[12\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254262 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[13\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[13\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254262 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[13\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[13\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254262 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[13\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[13\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254262 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[13\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[13\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254263 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[13\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[13\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254263 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[14\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[14\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254263 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[14\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[14\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254263 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[14\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[14\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254263 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[14\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[14\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254263 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[14\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[14\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254263 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[15\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[15\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254263 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[15\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[15\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254263 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[15\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[15\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254263 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[15\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[15\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254264 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1\[15\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1\[15\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254264 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254264 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254264 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254264 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254264 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254264 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254264 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254264 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254265 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254265 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254265 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254265 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254265 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254265 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254265 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254265 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254265 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254265 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254266 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254266 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254266 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254266 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254266 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254266 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254266 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254266 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254266 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254266 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254267 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254267 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254267 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254267 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[0\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[0\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254267 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254267 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254267 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254267 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254268 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254268 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254268 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254268 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254268 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254268 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254268 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254269 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254269 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254269 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254269 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254269 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254270 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254270 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254270 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254270 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254270 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254270 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254271 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254271 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254271 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254271 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254271 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254271 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254271 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254271 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254272 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254272 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[1\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[1\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254272 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254272 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254272 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254272 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254272 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254272 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254273 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254273 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254273 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254273 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254273 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254273 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254273 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254273 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254273 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254273 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254274 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254274 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254274 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254274 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254274 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254274 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254274 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254274 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254274 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254275 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254275 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254275 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254275 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254275 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254275 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254275 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[2\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[2\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254275 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254275 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254275 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254276 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254276 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254276 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254276 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254276 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254276 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254276 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254276 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254276 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254276 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254277 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254277 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254277 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254277 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254277 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254277 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254277 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254278 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254278 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254278 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254278 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254278 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254278 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254278 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254278 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254278 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254278 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254278 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254278 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[3\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[3\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254279 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254279 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254279 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254279 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254279 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254279 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254279 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254279 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254279 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254279 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254279 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254280 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254280 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254280 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254280 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254280 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254280 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254280 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254280 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254280 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254280 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254280 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254280 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254281 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254281 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254281 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254281 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254281 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254281 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254281 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254281 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254281 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[4\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[4\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254281 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254281 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254282 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254282 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254282 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254282 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254282 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254282 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254282 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254282 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254282 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254282 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254283 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254283 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254283 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254283 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254283 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254283 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254283 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254283 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254283 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254284 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254284 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254284 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254284 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254284 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254284 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254284 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254284 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254284 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254284 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254284 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[5\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[5\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254284 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254285 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254285 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254285 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254285 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254285 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254285 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254285 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254285 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254285 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254285 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254285 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254286 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254286 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254286 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254286 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254286 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254286 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254286 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254286 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254286 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254286 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254286 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254287 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254287 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254287 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254287 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254287 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254287 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254287 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254287 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254287 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[6\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[6\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254287 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254287 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254287 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254288 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254288 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254288 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254288 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254288 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254288 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254288 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254288 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254288 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254288 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254288 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254289 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254289 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254289 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254289 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254289 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254289 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254289 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254289 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254289 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254289 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254290 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254290 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254290 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254290 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254290 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254290 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254290 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254290 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[7\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[7\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254290 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254290 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254290 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254291 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254291 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254291 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254291 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254291 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254291 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254291 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254291 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254291 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254291 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254291 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254292 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254292 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254292 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254292 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254292 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254292 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254292 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254292 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254292 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254292 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254292 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254293 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254293 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254293 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254293 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254293 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254293 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254293 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[8\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[8\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254293 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254294 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254294 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254294 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254294 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254294 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254294 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254294 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254294 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254294 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254294 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254294 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254295 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254295 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254295 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254295 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254295 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254295 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254295 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254295 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254295 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254295 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254295 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254296 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254296 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254296 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254296 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254296 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254296 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254296 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254296 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254296 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[9\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[9\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254296 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254296 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254297 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254297 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254297 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254297 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254297 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254297 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254297 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254297 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254297 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254297 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254298 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254298 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254298 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254298 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254298 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254298 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254298 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254298 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254298 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254298 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254299 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254299 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254299 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254299 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254299 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254299 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254299 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254299 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254299 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254299 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[10\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[10\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254299 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254300 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254300 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254300 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254300 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254300 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254300 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254300 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254300 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254300 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254300 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254301 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254301 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254301 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254301 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254301 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254301 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254301 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254301 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254301 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254302 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254302 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254302 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254302 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254302 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254302 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254303 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254303 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254303 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254303 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254303 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254304 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[11\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[11\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254304 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254304 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254304 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254304 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254304 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254304 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254304 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254304 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254305 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254305 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254305 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254305 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254305 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254305 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254305 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254305 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254305 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254305 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254306 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254306 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254306 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254306 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254306 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254306 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254306 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254306 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254306 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254306 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254307 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254307 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254307 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254307 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[12\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[12\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254307 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254307 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254307 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254307 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254307 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254307 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254308 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254308 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254308 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254308 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254308 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254308 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254308 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254308 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254308 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254308 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254308 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254309 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254309 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254309 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254309 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254309 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254309 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254309 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254309 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254309 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254310 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254310 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254310 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254310 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254310 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254310 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[13\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[13\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254310 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254310 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254310 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254310 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254311 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254311 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254311 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254311 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254311 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254311 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254311 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254311 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254311 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254311 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254311 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254312 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254312 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254312 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254312 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254312 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254312 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254312 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254312 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254312 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254312 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254313 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254313 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254313 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254313 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254313 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254313 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254313 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[14\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[14\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254313 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254313 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254313 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254314 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254314 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254314 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254314 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254314 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254314 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254314 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254314 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254314 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254315 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254315 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254315 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254315 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254315 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254315 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254315 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254315 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254315 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254315 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254315 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254316 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254316 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254316 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254316 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254316 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254316 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254316 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254316 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254316 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_EA\[15\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_EA\[15\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254316 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254317 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254317 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254317 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254317 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254317 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254317 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254317 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254317 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254317 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254317 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254318 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254318 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254318 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254318 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254318 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254318 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254318 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254318 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254318 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254318 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254319 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254319 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254319 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254319 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254319 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254319 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254319 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254319 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254319 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254319 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254320 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[0\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[0\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254320 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254320 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254320 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254320 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254320 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254320 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254320 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254320 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254320 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254320 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254321 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254321 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254321 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254321 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254321 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254321 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254321 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254321 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254321 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254321 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254322 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254322 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254322 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254322 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254322 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254322 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254322 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254322 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254322 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254322 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254323 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254323 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[1\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[1\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254323 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254323 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254323 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254323 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254323 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254323 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254323 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254323 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254324 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254324 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254324 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254324 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254324 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254324 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254324 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254324 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254324 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254324 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254324 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254325 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254325 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254325 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254325 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254325 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254325 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254326 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254326 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254326 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254326 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254326 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254326 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254326 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[2\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[2\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254326 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254326 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254327 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254327 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254327 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254327 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254327 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254327 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254327 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254327 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254327 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254328 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254328 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254328 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254328 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254328 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254328 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254328 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254328 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254328 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254329 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254329 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254329 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254329 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254329 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254329 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254329 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254329 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254329 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254329 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254330 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254330 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[3\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[3\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254330 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254330 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254330 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254330 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254330 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254330 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254330 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254331 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254331 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254331 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254331 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254331 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254331 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254331 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254331 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254331 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254331 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254332 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254332 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254332 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254332 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254332 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254332 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254332 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254332 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254332 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254333 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254333 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254333 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254333 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254333 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254333 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[4\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[4\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254333 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254333 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254333 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254334 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254334 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254334 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254334 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254334 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254334 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254334 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254334 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254334 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254334 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254335 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254335 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254335 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254335 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254335 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254335 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254335 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254335 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254335 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254336 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254336 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254336 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254336 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254336 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254336 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254336 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254336 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254336 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254337 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[5\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[5\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254337 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254337 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254337 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254337 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254337 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254337 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254337 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254337 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254337 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254338 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254338 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254338 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254338 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254338 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254338 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254338 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254338 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254338 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254338 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254339 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254339 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254339 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254339 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254339 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254339 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254339 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254339 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254339 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254340 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254340 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254340 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254340 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[6\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[6\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254340 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254340 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254340 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254340 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254340 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254340 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254341 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254341 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254341 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254341 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254341 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254341 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254341 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254341 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254342 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254342 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254342 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254342 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254342 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254342 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254342 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254342 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254342 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254342 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254343 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254343 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254343 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254343 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254343 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254343 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254343 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254343 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[7\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[7\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254343 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254344 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254344 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254344 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254344 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254344 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254344 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254344 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254344 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254344 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254344 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254345 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254345 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254345 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254345 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254345 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254345 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254345 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254345 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254346 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254346 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254346 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254346 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254346 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254346 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254346 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254346 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254346 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254346 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254347 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254347 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254347 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[8\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[8\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254347 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254347 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254347 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254347 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254347 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254347 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254348 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254348 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254348 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254348 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254348 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254348 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254348 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254348 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254348 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254348 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254349 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254349 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254349 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254349 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254349 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254349 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254349 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254349 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254350 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254350 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254350 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254350 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254350 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254350 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254350 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254350 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[9\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[9\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254350 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254350 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254351 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254351 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254351 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254351 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254351 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254351 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254351 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254351 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254352 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254352 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254352 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254352 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254352 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254352 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254352 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254352 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254352 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254352 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254353 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254353 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254353 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254353 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254353 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254353 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254353 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254353 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254353 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254354 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254354 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254354 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[10\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[10\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254354 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254354 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254354 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254354 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254354 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254354 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254355 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254355 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254355 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254355 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254355 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254355 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254355 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254355 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254355 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254356 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254356 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254356 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254356 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254356 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254356 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254356 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254356 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254356 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254357 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254357 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254357 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254357 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254358 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254358 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254358 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254358 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[11\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[11\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254358 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254358 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254358 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254359 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254359 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254359 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254359 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254359 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254359 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254359 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254359 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254360 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254360 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254360 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254360 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254360 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254360 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254360 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254360 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254361 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254361 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254361 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254361 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254361 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254361 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254361 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254361 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254362 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254362 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254362 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254362 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254362 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[12\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[12\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254362 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254362 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254362 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254363 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254363 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254363 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254363 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254363 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254363 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254363 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254363 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254364 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254364 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254364 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254364 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254364 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254364 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254364 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254364 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254365 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254365 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254365 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254365 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254365 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254365 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254365 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254366 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254366 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254366 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254366 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254366 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254366 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[13\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[13\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254366 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254366 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254367 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254367 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254367 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254367 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254367 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254367 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254367 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254367 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254368 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254368 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254368 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254368 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254368 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254368 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254368 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254368 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254369 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254369 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254369 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254369 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254369 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254369 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254369 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254369 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254370 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254370 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254370 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254370 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254370 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254370 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[14\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[14\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254370 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[0\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[0\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254370 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[1\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[1\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254371 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[2\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[2\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254371 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[3\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[3\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254371 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[4\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[4\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254371 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[5\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[5\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254371 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[6\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[6\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254371 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[7\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[7\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254371 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[8\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[8\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254372 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[9\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[9\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254372 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[10\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[10\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254372 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[11\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[11\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254372 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[12\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[12\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254372 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[13\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[13\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254372 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[14\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[14\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254372 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[15\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[15\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254373 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[16\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[16\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254373 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[17\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[17\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254373 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[18\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[18\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254373 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[19\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[19\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254373 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[20\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[20\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254373 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[21\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[21\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254374 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[22\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[22\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254374 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[23\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[23\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254374 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[24\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[24\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254374 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[25\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[25\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254374 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[26\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[26\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254374 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[27\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[27\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254374 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[28\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[28\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254375 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[29\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[29\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254375 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[30\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[30\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254375 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_ROBEN1_VAL\[15\]\[31\] ldstbuffer.v(149) " "Inferred latch for \"Reg_ROBEN1_VAL\[15\]\[31\]\" at ldstbuffer.v(149)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747254375 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "SSOOO_CPU:cpu\|LdStBuffer:ldstbuffer " "Can't elaborate user hierarchy \"SSOOO_CPU:cpu\|LdStBuffer:ldstbuffer\"" {  } { { "ssooo_cpu.v" "ldstbuffer" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 484 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1735747254488 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.map.smsg " "Generated suppressed messages file D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1735747254598 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 37 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 37 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735747254607 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan  1 19:00:54 2025 " "Processing ended: Wed Jan  1 19:00:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735747254607 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735747254607 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735747254607 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1735747254607 ""}
