#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Dec  3 21:55:21 2016
# Process ID: 2038
# Current directory: /home/insujang/cs710/HEAD/FPGA/DedupHWModule_HLS
# Command line: vivado
# Log file: /home/insujang/cs710/HEAD/FPGA/DedupHWModule_HLS/vivado.log
# Journal file: /home/insujang/cs710/HEAD/FPGA/DedupHWModule_HLS/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/insujang/cs710/HEAD/FPGA/DedupHWModule_Vivado/DedupHWModule_Vivado.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/insujang/cs710/HEAD/FPGA/DedupHWModule_Vivado/DedupHWModule_Vivado.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/insujang/cs710/HEAD/FPGA/DedupHWModule_HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'DedupDMADesign.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
DedupDMADesign_dedup_0_0

update_compile_order -fileset sources_1
open_bd_design {/home/insujang/cs710/HEAD/FPGA/DedupHWModule_Vivado/DedupHWModule_Vivado.srcs/sources_1/bd/DedupDMADesign/DedupDMADesign.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:hls:dedup:1.0 - dedup_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <DedupDMADesign> from BD file </home/insujang/cs710/HEAD/FPGA/DedupHWModule_Vivado/DedupHWModule_Vivado.srcs/sources_1/bd/DedupDMADesign/DedupDMADesign.bd>
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  DedupDMADesign_dedup_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:hls:dedup:1.0 [get_ips  DedupDMADesign_dedup_0_0] -log ip_upgrade.log
Upgrading '/home/insujang/cs710/HEAD/FPGA/DedupHWModule_Vivado/DedupHWModule_Vivado.srcs/sources_1/bd/DedupDMADesign/DedupDMADesign.bd'
INFO: [IP_Flow 19-3422] Upgraded DedupDMADesign_dedup_0_0 (Dedup 1.0) from revision 1612021107 to revision 1612032154
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /dedup_0_upgraded_ipi/outputData. Setting parameter on /dedup_0_upgraded_ipi/outputData failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /dedup_0_upgraded_ipi/outputData. Setting parameter on /dedup_0_upgraded_ipi/outputData failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /dedup_0_upgraded_ipi/outputData. Setting parameter on /dedup_0_upgraded_ipi/outputData failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /dedup_0_upgraded_ipi/outputData. Setting parameter on /dedup_0_upgraded_ipi/outputData failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /dedup_0_upgraded_ipi/outputData. Setting parameter on /dedup_0_upgraded_ipi/outputData failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /dedup_0_upgraded_ipi/outputData. Setting parameter on /dedup_0_upgraded_ipi/outputData failed
Wrote  : </home/insujang/cs710/HEAD/FPGA/DedupHWModule_Vivado/DedupHWModule_Vivado.srcs/sources_1/bd/DedupDMADesign/DedupDMADesign.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/insujang/cs710/HEAD/FPGA/DedupHWModule_Vivado/ip_upgrade.log'.
report_ip_status -name ip_status 
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
save_bd_design
Wrote  : </home/insujang/cs710/HEAD/FPGA/DedupHWModule_Vivado/DedupHWModule_Vivado.srcs/sources_1/bd/DedupDMADesign/DedupDMADesign.bd> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'DedupDMADesign.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/insujang/cs710/HEAD/FPGA/DedupHWModule_Vivado/DedupHWModule_Vivado.srcs/sources_1/bd/DedupDMADesign/hdl/DedupDMADesign.v
Verilog Output written to : /home/insujang/cs710/HEAD/FPGA/DedupHWModule_Vivado/DedupHWModule_Vivado.srcs/sources_1/bd/DedupDMADesign/hdl/DedupDMADesign_wrapper.v
Wrote  : </home/insujang/cs710/HEAD/FPGA/DedupHWModule_Vivado/DedupHWModule_Vivado.srcs/sources_1/bd/DedupDMADesign/DedupDMADesign.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dedup_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
Exporting to file /home/insujang/cs710/HEAD/FPGA/DedupHWModule_Vivado/DedupHWModule_Vivado.srcs/sources_1/bd/DedupDMADesign/hw_handoff/DedupDMADesign.hwh
Generated Block Design Tcl file /home/insujang/cs710/HEAD/FPGA/DedupHWModule_Vivado/DedupHWModule_Vivado.srcs/sources_1/bd/DedupDMADesign/hw_handoff/DedupDMADesign_bd.tcl
Generated Hardware Definition File /home/insujang/cs710/HEAD/FPGA/DedupHWModule_Vivado/DedupHWModule_Vivado.srcs/sources_1/bd/DedupDMADesign/hdl/DedupDMADesign.hwdef
[Sat Dec  3 21:57:12 2016] Launched synth_1...
Run output will be captured here: /home/insujang/cs710/HEAD/FPGA/DedupHWModule_Vivado/DedupHWModule_Vivado.runs/synth_1/runme.log
[Sat Dec  3 21:57:12 2016] Launched impl_1...
Run output will be captured here: /home/insujang/cs710/HEAD/FPGA/DedupHWModule_Vivado/DedupHWModule_Vivado.runs/impl_1/runme.log
file copy -force /home/insujang/cs710/HEAD/FPGA/DedupHWModule_Vivado/DedupHWModule_Vivado.runs/impl_1/DedupDMADesign_wrapper.sysdef /home/insujang/cs710/HEAD/FPGA/DedupHWModule_Vivado/DedupHWModule_Vivado.sdk/DedupDMADesign_wrapper.hdf

startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {110.000000}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
Wrote  : </home/insujang/cs710/HEAD/FPGA/DedupHWModule_Vivado/DedupHWModule_Vivado.srcs/sources_1/bd/DedupDMADesign/DedupDMADesign.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  3 22:28:34 2016...
