#ifndef CYGONCE_PKGCONF_DEVS_SPI_ARM_BP2016_H
#define CYGONCE_PKGCONF_DEVS_SPI_ARM_BP2016_H
/*
 * File <pkgconf/devs_spi_arm_bp2016.h>
 *
 * This file is generated automatically by the configuration
 * system. It should not be edited. Any changes to this file
 * may be overwritten.
 */

#define CYGPKG_DEVS_SPI_BP2016_OPTIONS 1
#define CYGPKG_DEVS_SPI_ARM_BP2016_DEBUG_LEVEL 0
#define CYGPKG_DEVS_SPI_ARM_BP2016_DEBUG_LEVEL_0
#define CYGVAR_DEVS_BP2016_SPI_TOTAL_NUM 5
#define CYGVAR_DEVS_BP2016_SPI_TOTAL_NUM_5
#define CYGPKG_DEVS_SPI_ENABLE_DMA 1
#define CYGPKG_DEVS_SPI_ENABLE_DMA_1
#define CYGPKG_DEVS_SPI_DMA_MAX_BURST 32
#define CYGPKG_DEVS_SPI_DMA_MAX_BURST_32
#define CYGPKG_DEVS_SPI_ARM_BP2016_BUS0 1
#define CYGNUM_IO_SPI_ARM_BP2016_BUS0_INTPRIO 12
#define CYGNUM_IO_SPI_ARM_BP2016_BUS0_INTPRIO_12
#define CYGPKG_IO_SPI_ARM_BP2016_BUS0_CS_NUM 1
#define CYGPKG_IO_SPI_ARM_BP2016_BUS0_CS_NUM_1
#define CYGPKG_SPI_BP2016_BUS0_DMA_SUPPORT 0
#define CYGPKG_SPI_BP2016_BUS0_DMA_SUPPORT_0
#define CYGPKG_DEVS_SPI_ARM_BP2016_BUS1 1
#define CYGNUM_IO_SPI_ARM_BP2016_BUS1_INTPRIO 13
#define CYGNUM_IO_SPI_ARM_BP2016_BUS1_INTPRIO_13
#define CYGPKG_IO_SPI_ARM_BP2016_BUS1_CS_NUM 2
#define CYGPKG_IO_SPI_ARM_BP2016_BUS1_CS_NUM_2
#define CYGPKG_SPI_BP2016_BUS1_DMA_SUPPORT 0
#define CYGPKG_SPI_BP2016_BUS1_DMA_SUPPORT_0
#define CYGPKG_DEVS_SPI_ARM_BP2016_BUS2 1
#define CYGNUM_IO_SPI_ARM_BP2016_BUS2_INTPRIO 14
#define CYGNUM_IO_SPI_ARM_BP2016_BUS2_INTPRIO_14
#define CYGPKG_IO_SPI_ARM_BP2016_BUS2_CS_NUM 8
#define CYGPKG_IO_SPI_ARM_BP2016_BUS2_CS_NUM_8
#define CYGPKG_IO_SPI_ARM_BP2016_BUS2_CS_NUM_ALL 10
#define CYGPKG_IO_SPI_ARM_BP2016_BUS2_CS_NUM_ALL_10
#define CYGPKG_SPI_BP2016_BUS2_DMA_SUPPORT 0
#define CYGPKG_SPI_BP2016_BUS2_DMA_SUPPORT_0
#define CYGPKG_DEVS_SPI3WIRE_ARM_BP2016_BUS4 1
#define CYGPKG_IO_SPI3WIRE_ARM_BP2016_BUS4_CS_NUM 3
#define CYGPKG_IO_SPI3WIRE_ARM_BP2016_BUS4_CS_NUM_3
#define CYGPKG_SPI_BP2016_BUS4_DMA_SUPPORT 0
#define CYGPKG_SPI_BP2016_BUS4_DMA_SUPPORT_0

#endif
