// Seed: 3529926502
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  assign module_1.type_18 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    output tri id_2,
    output supply1 id_3,
    output tri1 id_4,
    input tri0 id_5,
    output supply0 id_6,
    output tri id_7,
    input wire id_8,
    input wor id_9,
    input tri1 id_10,
    output supply1 id_11,
    output wor id_12,
    input wire id_13,
    input supply0 id_14
);
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
  wire id_17;
  assign id_12 = id_8 == id_13;
endmodule
