{"Source Block": ["oh/elink/hdl/etx_io.v@200:227@HdlStmProcess", "     begin\n\ttx_state_reg[2:0] <= tx_state[2:0];\n\ttx_frame          <= (|tx_state_reg[2:0]); \n     end        \n   \n   always @ (posedge tx_lclk_io)\n     case(tx_state_reg[2:0])\n       //Cycle1\n       3'b001: tx_data16[15:0]  <= tx_double[47:32];       \n       //Cycle2\n       3'b010: tx_data16[15:0]  <= tx_double[31:16];       \n       //Cycle3\n       3'b011: tx_data16[15:0]  <= tx_double[15:0];       \n       //Cycle4\t\t\t\t      \n       3'b100: tx_data16[15:0]  <= tx_double[63:48];       \n       //Cycle5\n       3'b101: tx_data16[15:0]  <= tx_double[47:32];       \n       //Cycle6\n       3'b110: tx_data16[15:0]  <= tx_double[31:16];       \n       //Cycle7\n       3'b111: tx_data16[15:0]  <= tx_double[15:0];       \n       default  tx_data16[15:0] <= 16'b0;\n     endcase // case (tx_state[2:0])\n     \n   //#############################\n   //# CLOCK DRIVERS\n   //#############################  \n   //BUFIO i_lclk    (.I(tx_lclk_io), .O(tx_lclk_ddr));\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[205, "   always @ (posedge tx_lclk_io)\n"], [206, "     case(tx_state_reg[2:0])\n"], [208, "       3'b001: tx_data16[15:0]  <= tx_double[47:32];       \n"], [210, "       3'b010: tx_data16[15:0]  <= tx_double[31:16];       \n"], [212, "       3'b011: tx_data16[15:0]  <= tx_double[15:0];       \n"], [214, "       3'b100: tx_data16[15:0]  <= tx_double[63:48];       \n"], [216, "       3'b101: tx_data16[15:0]  <= tx_double[47:32];       \n"], [218, "       3'b110: tx_data16[15:0]  <= tx_double[31:16];       \n"], [220, "       3'b111: tx_data16[15:0]  <= tx_double[15:0];       \n"], [221, "       default  tx_data16[15:0] <= 16'b0;\n"], [222, "     endcase // case (tx_state[2:0])\n"]], "Add": [[222, "   dsync sync_wr (\n"], [222, "\t\t.dout\t\t\t(tx_wr_wait),\n"], [222, "\t\t.clk\t\t\t(tx_lclk_io),\n"], [222, "\t\t.din\t\t\t(tx_wr_wait_async));\n"], [222, "   assign tx_wait =  tx_rd_wait | tx_wr_wait; \n"]]}}