<stg><name>lif_layer<10, 128, stream<ap_uint<10>, 0>, stream<ap_uint<10>, 0>, 1></name>


<trans_list>

<trans id="233" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="11" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="64">
<![CDATA[
entry_ifconv:0 %add_ln74_136_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add_ln74_136_loc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="64">
<![CDATA[
entry_ifconv:1 %add_ln74_135_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add_ln74_135_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="64">
<![CDATA[
entry_ifconv:2 %add_ln74_134_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add_ln74_134_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
entry_ifconv:3 %add_ln74_133_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add_ln74_133_loc"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="64">
<![CDATA[
entry_ifconv:4 %add_ln74_132_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add_ln74_132_loc"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="64">
<![CDATA[
entry_ifconv:5 %add_ln74_131_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add_ln74_131_loc"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
entry_ifconv:6 %add_ln74_130_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add_ln74_130_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="64">
<![CDATA[
entry_ifconv:7 %add_ln74_129_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add_ln74_129_loc"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
entry_ifconv:8 %add_ln74_128_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add_ln74_128_loc"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="64">
<![CDATA[
entry_ifconv:9 %add_ln74_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add_ln74_loc"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:12 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_9_load = load i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_9

]]></Node>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_9_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:13 %tmp = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_9_load, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:14 %icmp_ln51 = icmp_sgt  i6 %tmp, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:15 %sext_ln56 = sext i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_9_load

]]></Node>
<StgValue><ssdm name="sext_ln56"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry_ifconv:16 %tmp_385 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_9_load, i6 0

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="22">
<![CDATA[
entry_ifconv:17 %sext_ln56_384 = sext i22 %tmp_385

]]></Node>
<StgValue><ssdm name="sext_ln56_384"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:18 %add_ln56_256 = add i24 %sext_ln56_384, i24 %sext_ln56

]]></Node>
<StgValue><ssdm name="add_ln56_256"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:19 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %add_ln56_256, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
entry_ifconv:21 %tmp_386 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln56_256, i32 15

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:26 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_8_load = load i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_8

]]></Node>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_8_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:27 %tmp_387 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_8_load, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:28 %icmp_ln51_128 = icmp_sgt  i6 %tmp_387, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_128"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:29 %sext_ln56_257 = sext i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_8_load

]]></Node>
<StgValue><ssdm name="sext_ln56_257"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry_ifconv:30 %tmp_388 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_8_load, i6 0

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="22">
<![CDATA[
entry_ifconv:31 %sext_ln56_386 = sext i22 %tmp_388

]]></Node>
<StgValue><ssdm name="sext_ln56_386"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:32 %add_ln56_257 = add i24 %sext_ln56_386, i24 %sext_ln56_257

]]></Node>
<StgValue><ssdm name="add_ln56_257"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:33 %trunc_ln56_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %add_ln56_257, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln56_s"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
entry_ifconv:35 %tmp_389 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln56_257, i32 15

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:40 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_7_load = load i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_7

]]></Node>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_7_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:41 %tmp_390 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_7_load, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:42 %icmp_ln51_129 = icmp_sgt  i6 %tmp_390, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_129"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:43 %sext_ln56_259 = sext i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_7_load

]]></Node>
<StgValue><ssdm name="sext_ln56_259"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry_ifconv:44 %tmp_391 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_7_load, i6 0

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="22">
<![CDATA[
entry_ifconv:45 %sext_ln56_388 = sext i22 %tmp_391

]]></Node>
<StgValue><ssdm name="sext_ln56_388"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:46 %add_ln56_258 = add i24 %sext_ln56_388, i24 %sext_ln56_259

]]></Node>
<StgValue><ssdm name="add_ln56_258"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:47 %trunc_ln56_127 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %add_ln56_258, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln56_127"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
entry_ifconv:49 %tmp_392 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln56_258, i32 15

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:54 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_6_load = load i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_6

]]></Node>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_6_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:55 %tmp_393 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_6_load, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:56 %icmp_ln51_130 = icmp_sgt  i6 %tmp_393, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_130"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:57 %sext_ln56_261 = sext i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_6_load

]]></Node>
<StgValue><ssdm name="sext_ln56_261"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry_ifconv:58 %tmp_394 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_6_load, i6 0

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="22">
<![CDATA[
entry_ifconv:59 %sext_ln56_390 = sext i22 %tmp_394

]]></Node>
<StgValue><ssdm name="sext_ln56_390"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:60 %add_ln56_259 = add i24 %sext_ln56_390, i24 %sext_ln56_261

]]></Node>
<StgValue><ssdm name="add_ln56_259"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:61 %trunc_ln56_128 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %add_ln56_259, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln56_128"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
entry_ifconv:63 %tmp_395 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln56_259, i32 15

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:68 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_5_load = load i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_5

]]></Node>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_5_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:69 %tmp_396 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_5_load, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:70 %icmp_ln51_131 = icmp_sgt  i6 %tmp_396, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_131"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:71 %sext_ln56_263 = sext i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_5_load

]]></Node>
<StgValue><ssdm name="sext_ln56_263"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry_ifconv:72 %tmp_397 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_5_load, i6 0

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="22">
<![CDATA[
entry_ifconv:73 %sext_ln56_392 = sext i22 %tmp_397

]]></Node>
<StgValue><ssdm name="sext_ln56_392"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:74 %add_ln56_260 = add i24 %sext_ln56_392, i24 %sext_ln56_263

]]></Node>
<StgValue><ssdm name="add_ln56_260"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:75 %trunc_ln56_129 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %add_ln56_260, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln56_129"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
entry_ifconv:77 %tmp_398 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln56_260, i32 15

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:82 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_4_load = load i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_4

]]></Node>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_4_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:83 %tmp_399 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_4_load, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:84 %icmp_ln51_132 = icmp_sgt  i6 %tmp_399, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_132"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:85 %sext_ln56_265 = sext i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_4_load

]]></Node>
<StgValue><ssdm name="sext_ln56_265"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry_ifconv:86 %tmp_400 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_4_load, i6 0

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="22">
<![CDATA[
entry_ifconv:87 %sext_ln56_394 = sext i22 %tmp_400

]]></Node>
<StgValue><ssdm name="sext_ln56_394"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:88 %add_ln56_261 = add i24 %sext_ln56_394, i24 %sext_ln56_265

]]></Node>
<StgValue><ssdm name="add_ln56_261"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:89 %trunc_ln56_130 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %add_ln56_261, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln56_130"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
entry_ifconv:91 %tmp_401 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln56_261, i32 15

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:96 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_3_load = load i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_3

]]></Node>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_3_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:97 %tmp_402 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_3_load, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:98 %icmp_ln51_133 = icmp_sgt  i6 %tmp_402, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_133"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:99 %sext_ln56_267 = sext i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_3_load

]]></Node>
<StgValue><ssdm name="sext_ln56_267"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry_ifconv:100 %tmp_403 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_3_load, i6 0

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="22">
<![CDATA[
entry_ifconv:101 %sext_ln56_396 = sext i22 %tmp_403

]]></Node>
<StgValue><ssdm name="sext_ln56_396"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:102 %add_ln56_262 = add i24 %sext_ln56_396, i24 %sext_ln56_267

]]></Node>
<StgValue><ssdm name="add_ln56_262"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:103 %trunc_ln56_131 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %add_ln56_262, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln56_131"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
entry_ifconv:105 %tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln56_262, i32 15

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:110 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_2_load = load i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_2

]]></Node>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_2_load"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:111 %tmp_405 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_2_load, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:112 %icmp_ln51_134 = icmp_sgt  i6 %tmp_405, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_134"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:113 %sext_ln56_269 = sext i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_2_load

]]></Node>
<StgValue><ssdm name="sext_ln56_269"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry_ifconv:114 %tmp_406 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_2_load, i6 0

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="22">
<![CDATA[
entry_ifconv:115 %sext_ln56_398 = sext i22 %tmp_406

]]></Node>
<StgValue><ssdm name="sext_ln56_398"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:116 %add_ln56_263 = add i24 %sext_ln56_398, i24 %sext_ln56_269

]]></Node>
<StgValue><ssdm name="add_ln56_263"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:117 %trunc_ln56_132 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %add_ln56_263, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln56_132"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
entry_ifconv:119 %tmp_407 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln56_263, i32 15

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:124 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_1_load = load i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_1

]]></Node>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_1_load"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:125 %tmp_408 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_1_load, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:126 %icmp_ln51_135 = icmp_sgt  i6 %tmp_408, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_135"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:127 %sext_ln56_271 = sext i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_1_load

]]></Node>
<StgValue><ssdm name="sext_ln56_271"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry_ifconv:128 %tmp_409 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_1_load, i6 0

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="22">
<![CDATA[
entry_ifconv:129 %sext_ln56_400 = sext i22 %tmp_409

]]></Node>
<StgValue><ssdm name="sext_ln56_400"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:130 %add_ln56_264 = add i24 %sext_ln56_400, i24 %sext_ln56_271

]]></Node>
<StgValue><ssdm name="add_ln56_264"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:131 %trunc_ln56_133 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %add_ln56_264, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln56_133"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
entry_ifconv:133 %tmp_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln56_264, i32 15

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16">
<![CDATA[
entry_ifconv:138 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_load = load i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials

]]></Node>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_load"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:139 %tmp_411 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_load, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:140 %icmp_ln51_136 = icmp_sgt  i6 %tmp_411, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_136"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:141 %sext_ln56_273 = sext i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_load

]]></Node>
<StgValue><ssdm name="sext_ln56_273"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry_ifconv:142 %tmp_412 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_load, i6 0

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="22">
<![CDATA[
entry_ifconv:143 %sext_ln56_402 = sext i22 %tmp_412

]]></Node>
<StgValue><ssdm name="sext_ln56_402"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:144 %add_ln56_265 = add i24 %sext_ln56_402, i24 %sext_ln56_273

]]></Node>
<StgValue><ssdm name="add_ln56_265"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:145 %trunc_ln56_134 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %add_ln56_265, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln56_134"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
entry_ifconv:147 %tmp_413 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln56_265, i32 15

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry_ifconv:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %out2, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry_ifconv:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %out1, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:20 %sext_ln56_385 = sext i8 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln56_385"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="1">
<![CDATA[
entry_ifconv:22 %zext_ln56 = zext i1 %tmp_386

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:23 %add_ln56 = add i9 %sext_ln56_385, i9 %zext_ln56

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry_ifconv:24 %p_promoted = select i1 %icmp_ln51, i9 0, i9 %add_ln56

]]></Node>
<StgValue><ssdm name="p_promoted"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="9">
<![CDATA[
entry_ifconv:25 %sext_ln51 = sext i9 %p_promoted

]]></Node>
<StgValue><ssdm name="sext_ln51"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:34 %sext_ln56_387 = sext i8 %trunc_ln56_s

]]></Node>
<StgValue><ssdm name="sext_ln56_387"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="1">
<![CDATA[
entry_ifconv:36 %zext_ln56_128 = zext i1 %tmp_389

]]></Node>
<StgValue><ssdm name="zext_ln56_128"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:37 %add_ln56_128 = add i9 %sext_ln56_387, i9 %zext_ln56_128

]]></Node>
<StgValue><ssdm name="add_ln56_128"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry_ifconv:38 %p_promoted6 = select i1 %icmp_ln51_128, i9 0, i9 %add_ln56_128

]]></Node>
<StgValue><ssdm name="p_promoted6"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="9">
<![CDATA[
entry_ifconv:39 %sext_ln51_127 = sext i9 %p_promoted6

]]></Node>
<StgValue><ssdm name="sext_ln51_127"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:48 %sext_ln56_389 = sext i8 %trunc_ln56_127

]]></Node>
<StgValue><ssdm name="sext_ln56_389"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="1">
<![CDATA[
entry_ifconv:50 %zext_ln56_129 = zext i1 %tmp_392

]]></Node>
<StgValue><ssdm name="zext_ln56_129"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:51 %add_ln56_129 = add i9 %sext_ln56_389, i9 %zext_ln56_129

]]></Node>
<StgValue><ssdm name="add_ln56_129"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry_ifconv:52 %p_promoted8 = select i1 %icmp_ln51_129, i9 0, i9 %add_ln56_129

]]></Node>
<StgValue><ssdm name="p_promoted8"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="9">
<![CDATA[
entry_ifconv:53 %sext_ln51_128 = sext i9 %p_promoted8

]]></Node>
<StgValue><ssdm name="sext_ln51_128"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:62 %sext_ln56_391 = sext i8 %trunc_ln56_128

]]></Node>
<StgValue><ssdm name="sext_ln56_391"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="1">
<![CDATA[
entry_ifconv:64 %zext_ln56_130 = zext i1 %tmp_395

]]></Node>
<StgValue><ssdm name="zext_ln56_130"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:65 %add_ln56_130 = add i9 %sext_ln56_391, i9 %zext_ln56_130

]]></Node>
<StgValue><ssdm name="add_ln56_130"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry_ifconv:66 %p_promoted10 = select i1 %icmp_ln51_130, i9 0, i9 %add_ln56_130

]]></Node>
<StgValue><ssdm name="p_promoted10"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="9">
<![CDATA[
entry_ifconv:67 %sext_ln51_129 = sext i9 %p_promoted10

]]></Node>
<StgValue><ssdm name="sext_ln51_129"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:76 %sext_ln56_393 = sext i8 %trunc_ln56_129

]]></Node>
<StgValue><ssdm name="sext_ln56_393"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="1">
<![CDATA[
entry_ifconv:78 %zext_ln56_131 = zext i1 %tmp_398

]]></Node>
<StgValue><ssdm name="zext_ln56_131"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:79 %add_ln56_131 = add i9 %sext_ln56_393, i9 %zext_ln56_131

]]></Node>
<StgValue><ssdm name="add_ln56_131"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry_ifconv:80 %p_promoted12 = select i1 %icmp_ln51_131, i9 0, i9 %add_ln56_131

]]></Node>
<StgValue><ssdm name="p_promoted12"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="9">
<![CDATA[
entry_ifconv:81 %sext_ln51_130 = sext i9 %p_promoted12

]]></Node>
<StgValue><ssdm name="sext_ln51_130"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:90 %sext_ln56_395 = sext i8 %trunc_ln56_130

]]></Node>
<StgValue><ssdm name="sext_ln56_395"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="1">
<![CDATA[
entry_ifconv:92 %zext_ln56_132 = zext i1 %tmp_401

]]></Node>
<StgValue><ssdm name="zext_ln56_132"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:93 %add_ln56_132 = add i9 %sext_ln56_395, i9 %zext_ln56_132

]]></Node>
<StgValue><ssdm name="add_ln56_132"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry_ifconv:94 %p_promoted14 = select i1 %icmp_ln51_132, i9 0, i9 %add_ln56_132

]]></Node>
<StgValue><ssdm name="p_promoted14"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="9">
<![CDATA[
entry_ifconv:95 %sext_ln51_131 = sext i9 %p_promoted14

]]></Node>
<StgValue><ssdm name="sext_ln51_131"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:104 %sext_ln56_397 = sext i8 %trunc_ln56_131

]]></Node>
<StgValue><ssdm name="sext_ln56_397"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="1">
<![CDATA[
entry_ifconv:106 %zext_ln56_133 = zext i1 %tmp_404

]]></Node>
<StgValue><ssdm name="zext_ln56_133"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:107 %add_ln56_133 = add i9 %sext_ln56_397, i9 %zext_ln56_133

]]></Node>
<StgValue><ssdm name="add_ln56_133"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry_ifconv:108 %p_promoted16 = select i1 %icmp_ln51_133, i9 0, i9 %add_ln56_133

]]></Node>
<StgValue><ssdm name="p_promoted16"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="9">
<![CDATA[
entry_ifconv:109 %sext_ln51_132 = sext i9 %p_promoted16

]]></Node>
<StgValue><ssdm name="sext_ln51_132"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:118 %sext_ln56_399 = sext i8 %trunc_ln56_132

]]></Node>
<StgValue><ssdm name="sext_ln56_399"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="1">
<![CDATA[
entry_ifconv:120 %zext_ln56_134 = zext i1 %tmp_407

]]></Node>
<StgValue><ssdm name="zext_ln56_134"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:121 %add_ln56_134 = add i9 %sext_ln56_399, i9 %zext_ln56_134

]]></Node>
<StgValue><ssdm name="add_ln56_134"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry_ifconv:122 %p_promoted18 = select i1 %icmp_ln51_134, i9 0, i9 %add_ln56_134

]]></Node>
<StgValue><ssdm name="p_promoted18"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="9">
<![CDATA[
entry_ifconv:123 %sext_ln51_133 = sext i9 %p_promoted18

]]></Node>
<StgValue><ssdm name="sext_ln51_133"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:132 %sext_ln56_401 = sext i8 %trunc_ln56_133

]]></Node>
<StgValue><ssdm name="sext_ln56_401"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="1">
<![CDATA[
entry_ifconv:134 %zext_ln56_135 = zext i1 %tmp_410

]]></Node>
<StgValue><ssdm name="zext_ln56_135"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:135 %add_ln56_135 = add i9 %sext_ln56_401, i9 %zext_ln56_135

]]></Node>
<StgValue><ssdm name="add_ln56_135"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry_ifconv:136 %p_promoted20 = select i1 %icmp_ln51_135, i9 0, i9 %add_ln56_135

]]></Node>
<StgValue><ssdm name="p_promoted20"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="9">
<![CDATA[
entry_ifconv:137 %sext_ln51_134 = sext i9 %p_promoted20

]]></Node>
<StgValue><ssdm name="sext_ln51_134"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:146 %sext_ln56_403 = sext i8 %trunc_ln56_134

]]></Node>
<StgValue><ssdm name="sext_ln56_403"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="1">
<![CDATA[
entry_ifconv:148 %zext_ln56_136 = zext i1 %tmp_413

]]></Node>
<StgValue><ssdm name="zext_ln56_136"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:149 %add_ln56_136 = add i9 %sext_ln56_403, i9 %zext_ln56_136

]]></Node>
<StgValue><ssdm name="add_ln56_136"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry_ifconv:150 %p_promoted22 = select i1 %icmp_ln51_136, i9 0, i9 %add_ln56_136

]]></Node>
<StgValue><ssdm name="p_promoted22"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="9">
<![CDATA[
entry_ifconv:151 %sext_ln63 = sext i9 %p_promoted22

]]></Node>
<StgValue><ssdm name="sext_ln63"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry_ifconv:152 %br_ln63 = br i1 %icmp_ln51, void %for.inc27, void %if.then24

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.then24:0 %write_ln64 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %out2, i10 0

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
if.then24:1 %br_ln65 = br void %for.inc27

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc27:0 %br_ln63 = br i1 %icmp_ln51_128, void %for.inc27.1, void %if.then24.1

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="171" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="0">
<![CDATA[
if.then24.1:0 %write_ln64 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %out2, i10 1

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
if.then24.1:1 %br_ln65 = br void %for.inc27.1

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc27.1:0 %br_ln63 = br i1 %icmp_ln51_129, void %for.inc27.2, void %if.then24.2

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="174" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then24.2:0 %write_ln64 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %out2, i10 2

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
if.then24.2:1 %br_ln65 = br void %for.inc27.2

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc27.2:0 %br_ln63 = br i1 %icmp_ln51_130, void %for.inc27.3, void %if.then24.3

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="177" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then24.3:0 %write_ln64 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %out2, i10 3

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
if.then24.3:1 %br_ln65 = br void %for.inc27.3

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc27.3:0 %br_ln63 = br i1 %icmp_ln51_131, void %for.inc27.4, void %if.then24.4

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="180" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then24.4:0 %write_ln64 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %out2, i10 4

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
if.then24.4:1 %br_ln65 = br void %for.inc27.4

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc27.4:0 %br_ln63 = br i1 %icmp_ln51_132, void %for.inc27.5, void %if.then24.5

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="183" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then24.5:0 %write_ln64 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %out2, i10 5

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
if.then24.5:1 %br_ln65 = br void %for.inc27.5

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc27.5:0 %br_ln63 = br i1 %icmp_ln51_133, void %for.inc27.6, void %if.then24.6

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="186" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then24.6:0 %write_ln64 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %out2, i10 6

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
if.then24.6:1 %br_ln65 = br void %for.inc27.6

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc27.6:0 %br_ln63 = br i1 %icmp_ln51_134, void %for.inc27.7, void %if.then24.7

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="189" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
if.then24.7:0 %write_ln64 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %out2, i10 7

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
if.then24.7:1 %br_ln65 = br void %for.inc27.7

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc27.7:0 %br_ln63 = br i1 %icmp_ln51_135, void %for.inc27.8, void %if.then24.8

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="192" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then24.8:0 %write_ln64 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %out2, i10 8

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
if.then24.8:1 %br_ln65 = br void %for.inc27.8

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc27.8:0 %br_ln63 = br i1 %icmp_ln51_136, void %integrate, void %if.then24.9

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="195" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
if.then24.9:0 %write_ln64 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %out2, i10 9

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
if.then24.9:1 %br_ln65 = br void %integrate

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
integrate:0 %tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i10P0A, i10 %out1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
integrate:1 %br_ln69 = br i1 %tmp_s, void %mergeST17, void %VITIS_LOOP_73_1.preheader

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="199" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9" op_3_bw="9" op_4_bw="9" op_5_bw="9" op_6_bw="9" op_7_bw="9" op_8_bw="9" op_9_bw="9" op_10_bw="9" op_11_bw="10" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="0">
<![CDATA[
VITIS_LOOP_73_1.preheader:0 %call_ln51 = call void @lif_layer<10,128,stream,stream<ap_uint<10>,0>,1>_Pipeline_integrate, i9 %p_promoted22, i9 %p_promoted20, i9 %p_promoted18, i9 %p_promoted16, i9 %p_promoted14, i9 %p_promoted12, i9 %p_promoted10, i9 %p_promoted8, i9 %p_promoted6, i9 %p_promoted, i10 %out1, i16 %add_ln74_loc, i16 %add_ln74_128_loc, i16 %add_ln74_129_loc, i16 %add_ln74_130_loc, i16 %add_ln74_131_loc, i16 %add_ln74_132_loc, i16 %add_ln74_133_loc, i16 %add_ln74_134_loc, i16 %add_ln74_135_loc, i16 %add_ln74_136_loc, i12 %weights_1_0, i12 %weights_1_1, i12 %weights_1_2, i12 %weights_1_3, i12 %weights_1_4, i12 %weights_1_5, i12 %weights_1_6, i12 %weights_1_7, i12 %weights_1_8, i12 %weights_1_9

]]></Node>
<StgValue><ssdm name="call_ln51"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="200" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9" op_3_bw="9" op_4_bw="9" op_5_bw="9" op_6_bw="9" op_7_bw="9" op_8_bw="9" op_9_bw="9" op_10_bw="9" op_11_bw="10" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="0">
<![CDATA[
VITIS_LOOP_73_1.preheader:0 %call_ln51 = call void @lif_layer<10,128,stream,stream<ap_uint<10>,0>,1>_Pipeline_integrate, i9 %p_promoted22, i9 %p_promoted20, i9 %p_promoted18, i9 %p_promoted16, i9 %p_promoted14, i9 %p_promoted12, i9 %p_promoted10, i9 %p_promoted8, i9 %p_promoted6, i9 %p_promoted, i10 %out1, i16 %add_ln74_loc, i16 %add_ln74_128_loc, i16 %add_ln74_129_loc, i16 %add_ln74_130_loc, i16 %add_ln74_131_loc, i16 %add_ln74_132_loc, i16 %add_ln74_133_loc, i16 %add_ln74_134_loc, i16 %add_ln74_135_loc, i16 %add_ln74_136_loc, i12 %weights_1_0, i12 %weights_1_1, i12 %weights_1_2, i12 %weights_1_3, i12 %weights_1_4, i12 %weights_1_5, i12 %weights_1_6, i12 %weights_1_7, i12 %weights_1_8, i12 %weights_1_9

]]></Node>
<StgValue><ssdm name="call_ln51"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_73_1.preheader:1 %add_ln74_loc_load = load i16 %add_ln74_loc

]]></Node>
<StgValue><ssdm name="add_ln74_loc_load"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_73_1.preheader:2 %add_ln74_128_loc_load = load i16 %add_ln74_128_loc

]]></Node>
<StgValue><ssdm name="add_ln74_128_loc_load"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_73_1.preheader:3 %add_ln74_129_loc_load = load i16 %add_ln74_129_loc

]]></Node>
<StgValue><ssdm name="add_ln74_129_loc_load"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_73_1.preheader:4 %add_ln74_130_loc_load = load i16 %add_ln74_130_loc

]]></Node>
<StgValue><ssdm name="add_ln74_130_loc_load"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_73_1.preheader:5 %add_ln74_131_loc_load = load i16 %add_ln74_131_loc

]]></Node>
<StgValue><ssdm name="add_ln74_131_loc_load"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_73_1.preheader:6 %add_ln74_132_loc_load = load i16 %add_ln74_132_loc

]]></Node>
<StgValue><ssdm name="add_ln74_132_loc_load"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_73_1.preheader:7 %add_ln74_133_loc_load = load i16 %add_ln74_133_loc

]]></Node>
<StgValue><ssdm name="add_ln74_133_loc_load"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_73_1.preheader:8 %add_ln74_134_loc_load = load i16 %add_ln74_134_loc

]]></Node>
<StgValue><ssdm name="add_ln74_134_loc_load"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_73_1.preheader:9 %add_ln74_135_loc_load = load i16 %add_ln74_135_loc

]]></Node>
<StgValue><ssdm name="add_ln74_135_loc_load"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_73_1.preheader:10 %add_ln74_136_loc_load = load i16 %add_ln74_136_loc

]]></Node>
<StgValue><ssdm name="add_ln74_136_loc_load"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_73_1.preheader:11 %br_ln0 = br void %mergeST17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
mergeST17:0 %void_lif_layer_stream_stream_ap_fixed_128_potentials_new_0 = phi i16 %sext_ln51, void %integrate, i16 %add_ln74_loc_load, void %VITIS_LOOP_73_1.preheader

]]></Node>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_128_potentials_new_0"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
mergeST17:1 %void_lif_layer_stream_stream_ap_fixed_128_potentials_1_new_0 = phi i16 %sext_ln51_127, void %integrate, i16 %add_ln74_128_loc_load, void %VITIS_LOOP_73_1.preheader

]]></Node>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_128_potentials_1_new_0"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
mergeST17:2 %void_lif_layer_stream_stream_ap_fixed_128_potentials_9_new_0 = phi i16 %sext_ln63, void %integrate, i16 %add_ln74_136_loc_load, void %VITIS_LOOP_73_1.preheader

]]></Node>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_128_potentials_9_new_0"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
mergeST17:3 %void_lif_layer_stream_stream_ap_fixed_128_potentials_2_new_0 = phi i16 %sext_ln51_128, void %integrate, i16 %add_ln74_129_loc_load, void %VITIS_LOOP_73_1.preheader

]]></Node>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_128_potentials_2_new_0"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
mergeST17:4 %void_lif_layer_stream_stream_ap_fixed_128_potentials_3_new_0 = phi i16 %sext_ln51_129, void %integrate, i16 %add_ln74_130_loc_load, void %VITIS_LOOP_73_1.preheader

]]></Node>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_128_potentials_3_new_0"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
mergeST17:5 %void_lif_layer_stream_stream_ap_fixed_128_potentials_4_new_0 = phi i16 %sext_ln51_130, void %integrate, i16 %add_ln74_131_loc_load, void %VITIS_LOOP_73_1.preheader

]]></Node>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_128_potentials_4_new_0"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
mergeST17:6 %void_lif_layer_stream_stream_ap_fixed_128_potentials_5_new_0 = phi i16 %sext_ln51_131, void %integrate, i16 %add_ln74_132_loc_load, void %VITIS_LOOP_73_1.preheader

]]></Node>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_128_potentials_5_new_0"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
mergeST17:7 %void_lif_layer_stream_stream_ap_fixed_128_potentials_6_new_0 = phi i16 %sext_ln51_132, void %integrate, i16 %add_ln74_133_loc_load, void %VITIS_LOOP_73_1.preheader

]]></Node>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_128_potentials_6_new_0"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
mergeST17:8 %void_lif_layer_stream_stream_ap_fixed_128_potentials_7_new_0 = phi i16 %sext_ln51_133, void %integrate, i16 %add_ln74_134_loc_load, void %VITIS_LOOP_73_1.preheader

]]></Node>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_128_potentials_7_new_0"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
mergeST17:9 %void_lif_layer_stream_stream_ap_fixed_128_potentials_8_new_0 = phi i16 %sext_ln51_134, void %integrate, i16 %add_ln74_135_loc_load, void %VITIS_LOOP_73_1.preheader

]]></Node>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_128_potentials_8_new_0"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST17:10 %store_ln74 = store i16 %void_lif_layer_stream_stream_ap_fixed_128_potentials_8_new_0, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST17:11 %store_ln74 = store i16 %void_lif_layer_stream_stream_ap_fixed_128_potentials_7_new_0, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_2

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST17:12 %store_ln74 = store i16 %void_lif_layer_stream_stream_ap_fixed_128_potentials_6_new_0, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_3

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST17:13 %store_ln74 = store i16 %void_lif_layer_stream_stream_ap_fixed_128_potentials_5_new_0, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_4

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST17:14 %store_ln74 = store i16 %void_lif_layer_stream_stream_ap_fixed_128_potentials_4_new_0, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_5

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST17:15 %store_ln74 = store i16 %void_lif_layer_stream_stream_ap_fixed_128_potentials_3_new_0, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_6

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST17:16 %store_ln74 = store i16 %void_lif_layer_stream_stream_ap_fixed_128_potentials_2_new_0, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_7

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST17:17 %store_ln74 = store i16 %void_lif_layer_stream_stream_ap_fixed_128_potentials_9_new_0, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST17:18 %store_ln74 = store i16 %void_lif_layer_stream_stream_ap_fixed_128_potentials_1_new_0, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_8

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST17:19 %store_ln74 = store i16 %void_lif_layer_stream_stream_ap_fixed_128_potentials_new_0, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_9

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0">
<![CDATA[
mergeST17:20 %ret_ln78 = ret

]]></Node>
<StgValue><ssdm name="ret_ln78"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
