[0m[[0m[0mdebug[0m] [0m[0mjavaOptions: Vector(-Duser.dir=/home/johnson/Desktop/mycpu-4soc/4-soc)[0m
[0m[[0m[0mdebug[0m] [0m[0mForking tests - parallelism = false[0m
[0m[[0m[0mdebug[0m] [0m[0mCreate a single-thread test executor[0m
[0m[[0m[0mdebug[0m] [0m[0mRunner for org.scalatest.tools.Framework produced 11 initial tasks for 11 tests.[0m
[0m[[0m[0mdebug[0m] [0m[0m  Running TaskDef(riscv.ReturnAddressStackTest, sbt.ForkMain$SubclassFingerscan@24273305, false, [SuiteSelector])[0m
[0m[[0m[0minfo[0m] [0m[0m[32mReturnAddressStackTest:[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32mReturn Address Stack[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should return invalid when empty[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should push and pop correctly[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should handle overflow gracefully (shift down)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should handle underflow gracefully (saturate at 0)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should handle simultaneous push and pop (replace TOS)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should restore state after misprediction[0m[0m
[0m[[0m[0mdebug[0m] [0m[0m    Produced 0 nested tasks and 6 events.[0m
[0m[[0m[0mdebug[0m] [0m[0m  Running TaskDef(riscv.CSRTest, sbt.ForkMain$SubclassFingerscan@5b1d2887, false, [SuiteSelector])[0m
[0m[[0m[0minfo[0m] [0m[0m[32mCSRTest:[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32mCSR Performance Counters[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should increment mcycle each clock cycle when not inhibited[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should inhibit mcycle when mcountinhibit bit 0 is set[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should count instruction retirements in minstret[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should count branch mispredictions in mhpmcounter3[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should count hazard stall cycles in mhpmcounter4[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should latch shadow register on low word read for atomic 64-bit access[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should allow M-mode writes to mcycle[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should respect mcountinhibit mask (only bits 0,2,3-9 writable)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should inhibit minstret when mcountinhibit bit 2 is set[0m[0m
[0m[[0m[0mdebug[0m] [0m[0m    Produced 0 nested tasks and 9 events.[0m
[0m[[0m[0mdebug[0m] [0m[0m  Running TaskDef(riscv.DebugWriteTest, sbt.ForkMain$SubclassFingerscan@46f5f779, false, [SuiteSelector])[0m
[0m[[0m[0minfo[0m] [0m[0m[32mDebugWriteTest:[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32mDebug Write Test[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[31m- should execute uart test and verify memory writes *** FAILED ***[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[31m  java.lang.IllegalArgumentException: requirement failed: /home/johnson/Desktop/mycpu-4soc/4-soc/verilog/uart.asmbin.txt is not a relative path[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[31m  at scala.Predef$.require(Predef.scala:337)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[31m  at os.RelPath$.apply(Path.scala:292)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[31m  at treadle.executable.MemoryFileParser$.parse(Memory.scala:693)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[31m  at treadle.executable.MemoryInitializer.$anonfun$handleInitializers$3(Memory.scala:644)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[31m  at treadle.executable.MemoryInitializer.$anonfun$handleInitializers$3$adapted(Memory.scala:632)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[31m  at scala.collection.immutable.List.foreach(List.scala:333)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[31m  at treadle.executable.MemoryInitializer.handleInitializers(Memory.scala:632)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[31m  at treadle.executable.MemoryInitializer.<init>(Memory.scala:612)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[31m  at treadle.executable.ExecutionEngine.<init>(ExecutionEngine.scala:118)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[31m  at treadle.executable.ExecutionEngine$.apply(ExecutionEngine.scala:662)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[31m  ...[0m[0m
[0m[[0m[0mdebug[0m] [0m[0m    Produced 0 nested tasks and 1 events.[0m
[0m[[0m[0mdebug[0m] [0m[0m  Running TaskDef(riscv.UARTTest, sbt.ForkMain$SubclassFingerscan@1c2c22f3, false, [SuiteSelector])[0m
[0m[[0m[0minfo[0m] [0m[0m[32mUARTTest:[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32mUART Tx[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should be ready when idle[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should transmit start bit, data, and stop bits[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should not accept data when busy[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32mUART Rx[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should signal valid when byte received[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should receive 0x00 byte correctly[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should receive 0xFF byte correctly[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32mUART Buffer[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should be ready when empty[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should store and forward one byte[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should not accept data when full[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32mBufferedTx[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should accept byte into buffer while transmitting[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should transmit consecutive bytes[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32mUart MMIO Interface[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should read baud rate from MMIO register[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should show TX ready in STATUS register when idle[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should transmit byte via TX_DATA register[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should set RX valid in STATUS when data received[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should generate interrupt on RX and clear on read[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should allow manual interrupt control via INTERRUPT register[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32mUart TX/RX Loopback[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should receive transmitted data in loopback[0m[0m
[0m[[0m[0mdebug[0m] [0m[0m    Produced 0 nested tasks and 18 events.[0m
[0m[[0m[0mdebug[0m] [0m[0m  Running TaskDef(riscv.ForwardingTest, sbt.ForkMain$SubclassFingerscan@18e8568, false, [SuiteSelector])[0m
[0m[[0m[0minfo[0m] [0m[0m[32mForwardingTest:[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32mForwarding Unit[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should detect no forwarding when no hazard exists (EX stage)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should forward from MEM stage to EX rs1 (1-cycle RAW hazard)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should forward from MEM stage to EX rs2 (1-cycle RAW hazard)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should forward from WB stage to EX rs1 (2-cycle RAW hazard)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should forward from WB stage to EX rs2 (2-cycle RAW hazard)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should prioritize MEM over WB for EX forwarding (both match)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should not forward x0 (hardwired zero)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should not forward when write enable is false[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should fallback to WB when MEM disabled but WB matches[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should detect no forwarding when no hazard exists (ID stage)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should forward from MEM stage to ID rs1 (early branch resolution)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should forward from MEM stage to ID rs2 (early branch resolution)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should forward from WB stage to ID rs1[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should forward both rs1 and rs2 simultaneously (ID and EX)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should prioritize MEM over WB for ID forwarding[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should not forward x0 to ID stage[0m[0m
[0m[[0m[0mdebug[0m] [0m[0m    Produced 0 nested tasks and 16 events.[0m
[0m[[0m[0mdebug[0m] [0m[0m  Running TaskDef(riscv.AXI4WritePathTest, sbt.ForkMain$SubclassFingerscan@33e5ccce, false, [SuiteSelector])[0m
[0m[[0m[0minfo[0m] [0m[0m[32mAXI4WritePathTest:[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32mAXI4-Lite Write Path with Clock Domain Crossing[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should write data through AXI4-Lite to Memory with 4:1 clock ratio[0m[0m
[0m[[0m[0mdebug[0m] [0m[0m    Produced 0 nested tasks and 1 events.[0m
[0m[[0m[0mdebug[0m] [0m[0m  Running TaskDef(riscv.TimerTest, sbt.ForkMain$SubclassFingerscan@5a42bbf4, false, [SuiteSelector])[0m
[0m[[0m[0minfo[0m] [0m[0m[32mTimerTest:[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32mTimer Peripheral[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should not signal interrupt when count < limit[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should signal interrupt when count >= limit and enabled[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should reset counter when reaching limit[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should not signal interrupt when disabled[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should read limit register correctly[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should read enable register correctly[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should expose debug signals correctly[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should generate periodic interrupts[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should return 0 for unknown addresses[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should ignore writes to unknown addresses[0m[0m
[0m[[0m[0mdebug[0m] [0m[0m    Produced 0 nested tasks and 10 events.[0m
[0m[[0m[0mdebug[0m] [0m[0m  Running TaskDef(riscv.ALUTest, sbt.ForkMain$SubclassFingerscan@270421f5, false, [SuiteSelector])[0m
[0m[[0m[0minfo[0m] [0m[0m[32mALUTest:[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32mALU[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should perform ADD correctly[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should perform SUB correctly[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should perform AND correctly[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should perform OR correctly[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should perform XOR correctly[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should perform SLL (shift left logical) correctly[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should perform SRL (shift right logical) correctly[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should perform SRA (shift right arithmetic) correctly[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should perform SLT (set less than, signed) correctly[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should perform SLTU (set less than, unsigned) correctly[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should output zero for ALUFunctions.zero[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should handle all-ones operands correctly[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should handle zero operands correctly[0m[0m
[0m[[0m[0mdebug[0m] [0m[0m    Produced 0 nested tasks and 13 events.[0m
[0m[[0m[0mdebug[0m] [0m[0m  Running TaskDef(AXI4LiteTest, sbt.ForkMain$SubclassFingerscan@52d455b8, false, [SuiteSelector])[0m
[0m[[0m[0minfo[0m] [0m[0m[32mAXI4LiteTest:[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32mAXI4LiteMaster and AXI4LiteSlave[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should perform a simple read transaction[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should perform a simple write transaction[0m[0m
[0m[[0m[0mdebug[0m] [0m[0m    Produced 0 nested tasks and 2 events.[0m
[0m[[0m[0mdebug[0m] [0m[0m  Running TaskDef(riscv.BranchTargetBufferTest, sbt.ForkMain$SubclassFingerscan@4f4a7090, false, [SuiteSelector])[0m
[0m[[0m[0minfo[0m] [0m[0m[32mBranchTargetBufferTest:[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32mBranch Target Buffer[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should not predict taken on empty BTB (cold miss)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should predict taken after a branch is taken and recorded[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should not predict taken when counter falls below threshold[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should saturate counter at maximum (3) on repeated taken[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should invalidate entry when counter would reach 0 (free slot)[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should handle aliasing (different PCs mapping to same index)[0m[0m
[0m[[0m[0mdebug[0m] [0m[0m    Produced 0 nested tasks and 6 events.[0m
[0m[[0m[0mdebug[0m] [0m[0m  Running TaskDef(riscv.CLINTTest, sbt.ForkMain$SubclassFingerscan@18ef96, false, [SuiteSelector])[0m
[0m[[0m[0minfo[0m] [0m[0m[32mCLINTTest:[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32mCore Local Interrupt Controller[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should not assert interrupt when no interrupt flag[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should assert timer interrupt when flag set and enabled[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should not assert timer interrupt when global interrupt disabled[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should not assert timer interrupt when timer interrupt disabled in MIE[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should handle ECALL instruction correctly[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should handle EBREAK instruction correctly[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should handle MRET instruction correctly[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should use jump_address when jump_flag is set for mepc[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should disable interrupts in mstatus when handling interrupt[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[32m- should prioritize ECALL over pending interrupt[0m[0m
[0m[[0m[0mdebug[0m] [0m[0m    Produced 0 nested tasks and 10 events.[0m
[0m[[0m[0minfo[0m] [0m[0m[36mRun completed in 15 seconds, 20 milliseconds.[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[36mTotal number of tests run: 92[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[36mSuites: completed 11, aborted 0[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[36mTests: succeeded 91, failed 1, canceled 0, ignored 0, pending 0[0m[0m
[0m[[0m[0minfo[0m] [0m[0m[31m*** 1 TEST FAILED ***[0m[0m
[0m[[0m[0mdebug[0m] [0m[0mPassed tests:[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv.ReturnAddressStackTest[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv.CSRTest[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv.UARTTest[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv.ForwardingTest[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv.AXI4WritePathTest[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv.TimerTest[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv.ALUTest[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXI4LiteTest[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv.BranchTargetBufferTest[0m
[0m[[0m[0mdebug[0m] [0m[0m	riscv.CLINTTest[0m
[0m[[0m[31merror[0m] [0m[0mFailed tests:[0m
[0m[[0m[31merror[0m] [0m[0m	riscv.DebugWriteTest[0m
[0m[[0m[31merror[0m] [0m[0m(Test / [31mtest[0m) sbt.TestsFailedException: Tests unsuccessful[0m
