{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR3_SDRAM -pg 1 -lvl 8 -x 3200 -y 950 -defaultsOSRD
preplace port gpio_rtl_0 -pg 1 -lvl 8 -x 3200 -y 250 -defaultsOSRD
preplace port spi_rtl_0 -pg 1 -lvl 8 -x 3200 -y 380 -defaultsOSRD
preplace port uart_rtl_0 -pg 1 -lvl 8 -x 3200 -y 550 -defaultsOSRD
preplace port pll_clk_p -pg 1 -lvl 0 -x -140 -y 1180 -defaultsOSRD
preplace port pll_clk_n -pg 1 -lvl 0 -x -140 -y 1200 -defaultsOSRD
preplace port init_calib_complete -pg 1 -lvl 8 -x 3200 -y 1070 -defaultsOSRD
preplace port sys_rst -pg 1 -lvl 0 -x -140 -y 1220 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x -140 -y 1090 -defaultsOSRD
preplace port ufb_trx_rxclk_p -pg 1 -lvl 0 -x -140 -y 1370 -defaultsOSRD
preplace port ufb_trx_rxclk_n -pg 1 -lvl 0 -x -140 -y 1350 -defaultsOSRD
preplace port ufb_trx_txclk_p -pg 1 -lvl 8 -x 3200 -y 1390 -defaultsOSRD
preplace port ufb_trx_txclk_n -pg 1 -lvl 8 -x 3200 -y 1370 -defaultsOSRD
preplace port ufb_fpga_ft_12mhz -pg 1 -lvl 8 -x 3200 -y 1160 -defaultsOSRD
preplace port pwm0_lcd_bl -pg 1 -lvl 8 -x 3200 -y 780 -defaultsOSRD
preplace port Dbg_TDI_0_0 -pg 1 -lvl 8 -x 3200 -y 920 -defaultsOSRD
preplace port Dbg_TDO_0_0 -pg 1 -lvl 0 -x -140 -y 940 -defaultsOSRD
preplace portBus ufb_trx_txd_n -pg 1 -lvl 8 -x 3200 -y 1430 -defaultsOSRD
preplace portBus ufb_trx_txd_p -pg 1 -lvl 8 -x 3200 -y 1410 -defaultsOSRD
preplace portBus ufb_trx_rxd09_p -pg 1 -lvl 0 -x -140 -y 1740 -defaultsOSRD
preplace portBus ufb_trx_rxd09_n -pg 1 -lvl 0 -x -140 -y 1760 -defaultsOSRD
preplace portBus ufb_fpga_ft_reset -pg 1 -lvl 8 -x 3200 -y 1230 -defaultsOSRD
preplace inst mb_0_local_memory -pg 1 -lvl 4 -x 1680 -y 860 -defaultsOSRD
preplace inst mb_0_reset -pg 1 -lvl 1 -x 120 -y 1090 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 5 -x 2110 -y 250 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 5 -x 2110 -y 400 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 5 -x 2110 -y 770 -defaultsOSRD
preplace inst axi_uart16550_0 -pg 1 -lvl 5 -x 2110 -y 560 -defaultsOSRD
preplace inst clk_32mhz_locked_inv_sr_ioReset -pg 1 -lvl 5 -x 2110 -y 1650 -defaultsOSRD
preplace inst clk_32mhz_locked_inv_sr_clkReset -pg 1 -lvl 6 -x 2530 -y 1590 -defaultsOSRD
preplace inst clk_32mhz_locked_inv -pg 1 -lvl 4 -x 1680 -y 1430 -defaultsOSRD
preplace inst clk_32mhz_lvds -pg 1 -lvl 3 -x 1170 -y 1360 -defaultsOSRD
preplace inst clk_wiz_ftdi_12mhz -pg 1 -lvl 6 -x 2530 -y 1170 -defaultsOSRD
preplace inst CDC_LVDS_in -pg 1 -lvl 7 -x 2980 -y 1770 -defaultsOSRD
preplace inst CDC_LVDS_out -pg 1 -lvl 6 -x 2530 -y 1390 -defaultsOSRD
preplace inst mb_0_mdm -pg 1 -lvl 2 -x 610 -y 790 -defaultsOSRD
preplace inst mb_0 -pg 1 -lvl 3 -x 1170 -y 860 -defaultsOSRD
preplace inst mb_0_axi_intc -pg 1 -lvl 2 -x 610 -y 1080 -defaultsOSRD
preplace inst mb_0_axi_periph -pg 1 -lvl 4 -x 1680 -y 370 -defaultsOSRD
preplace inst mb_0_intc_concat -pg 1 -lvl 1 -x 120 -y 890 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 5 -x 2110 -y 1010 -defaultsOSRD
preplace inst LVDS_out -pg 1 -lvl 7 -x 2980 -y 1390 -defaultsOSRD
preplace inst LVDS_in -pg 1 -lvl 6 -x 2530 -y 1790 -defaultsOSRD
preplace inst xlconstant_val0 -pg 1 -lvl 5 -x 2110 -y 1840 -defaultsOSRD
preplace inst xlconstant_val1 -pg 1 -lvl 5 -x 2110 -y 1510 -defaultsOSRD
preplace inst xlconstant_val0000 -pg 1 -lvl 5 -x 2110 -y 1410 -defaultsOSRD
preplace inst ftdi_locked_inv -pg 1 -lvl 7 -x 2980 -y 1210 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 5 -x 2110 -y 1260 -defaultsOSRD
preplace netloc microblaze_0_intr 1 1 1 300 890n
preplace netloc microblaze_0_Clk 1 0 7 -90 1190 360 940 850 960 1470 960 1920 170 2300 1240 2760
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 1 2 340 910 830
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 1 5 290 1190 850 1160 1490 1160 NJ 1160 NJ
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 1 4 320 670 790J 740 1480 760 1940
preplace netloc mdm_1_debug_sys_rst 1 0 3 -80 1200 NJ 1200 760
preplace netloc ARESETN_1 1 1 3 310 640 850J 710 1440
preplace netloc mig_7series_0_mmcm_locked 1 0 6 -70 1210 NJ 1210 840J 1150 NJ 1150 NJ 1150 2250
preplace netloc mig_7series_0_ui_clk_sync_rst 1 0 6 -100 990 330J 960 790J 970 NJ 970 1890J 880 2260
preplace netloc mig_7series_0_ui_addn_clk_0 1 4 2 1960 890 2250
preplace netloc mig_7series_0_init_calib_complete 1 5 3 NJ 1070 NJ 1070 NJ
preplace netloc pll_clk_p_1 1 0 5 -110J 980 350J 970 770J 1010 NJ 1010 1850J
preplace netloc pll_clk_n_1 1 0 5 -120J 650 NJ 650 830J 720 1460J 950 1870J
preplace netloc sys_rst_0_1 1 0 5 NJ 1220 NJ 1220 830J 1040 NJ 1040 1950J
preplace netloc aux_reset_in_0_1 1 0 1 NJ 1090
preplace netloc ufb_trx_rxclk_p_1 1 0 3 NJ 1370 NJ 1370 NJ
preplace netloc ufb_trx_rxclk_n_1 1 0 3 NJ 1350 NJ 1350 NJ
preplace netloc selectio_wiz_lvds_out_clk_to_pins_p 1 7 1 NJ 1390
preplace netloc selectio_wiz_lvds_out_clk_to_pins_n 1 7 1 NJ 1370
preplace netloc selectio_wiz_lvds_out_data_out_to_pins_p 1 7 1 NJ 1410
preplace netloc selectio_wiz_lvds_out_data_out_to_pins_n 1 7 1 NJ 1430
preplace netloc ufb_trx_rxd09_p_1 1 0 6 NJ 1740 NJ 1740 NJ 1740 NJ 1740 NJ 1740 NJ
preplace netloc ufb_trx_rxd09_n_1 1 0 6 NJ 1760 NJ 1760 NJ 1760 NJ 1760 NJ 1760 NJ
preplace netloc xlconstant_val0_dout 1 5 1 NJ 1840
preplace netloc clk_wiz_0_clk_32_lvds_out 1 3 4 1470 1170 NJ 1170 2270 1260 2730
preplace netloc xlconstant_val1_dout 1 5 2 2320 1510 2710J
preplace netloc dist_mem_gen_lvds_out_qdpo 1 6 1 N 1390
preplace netloc xlconstant_val000_dout 1 5 2 2280 1280 2720
preplace netloc c_counter_binary_0_THRESH0 1 5 2 2330 1500 2750J
preplace netloc clk_wiz_0_32mhz_locked 1 3 1 1420 1380n
preplace netloc clk_32mhz_locked_inv_S 1 4 2 1850 1570 2290
preplace netloc clk_32mhz_LVDS_clk_div_8_lvds 1 3 4 NJ 1360 1920 1350 2310 1270 2750J
preplace netloc clk_32mhz_locked_inv_sr_clkReset_Q 1 6 1 2740 1410n
preplace netloc axi_timer_0_pwm0 1 5 3 NJ 780 NJ 780 NJ
preplace netloc axi_timer_0_interrupt 1 0 6 -110 770 380J 930 800J 990 NJ 990 1840J 660 2250
preplace netloc axi_uart16550_0_ip2intc_irpt 1 0 6 -90 780 330J 950 780J 1000 NJ 1000 1900J 650 2250
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 0 6 -80 790 370J 920 810J 980 NJ 980 1860J 160 2250
preplace netloc clk_wiz_ftdi_12mhz_clk_12mhz 1 6 2 2760J 1140 3180J
preplace netloc mig_7series_0_ui_addn_clk_1 1 4 2 1960 150 2270
preplace netloc clk_wiz_ftdi_12mhz_locked 1 6 1 2760 1180n
preplace netloc clk_32mhz_locked_inv1_S 1 7 1 3180J 1210n
preplace netloc mb_0_mdm_Interrupt 1 0 3 -70 800 290J 900 780
preplace netloc axi_gpio_1_gpio_io_o 1 5 1 2290 1250n
preplace netloc LVDS_in_data_in_to_device 1 6 1 2770 1740n
preplace netloc sync_LVDS_in_qdpo 1 5 3 2260J 1100 NJ 1100 3170
preplace netloc mb_0_axi_periph_M08_AXI 1 4 1 1880 450n
preplace netloc axi_uart16550_0_UART 1 5 3 NJ 550 NJ 550 NJ
preplace netloc microblaze_0_M_AXI_IC 1 3 1 1450 120n
preplace netloc microblaze_0_axi_periph_M02_AXI 1 4 1 1950 330n
preplace netloc microblaze_0_axi_dp 1 3 1 1420 60n
preplace netloc microblaze_0_dlmb_1 1 3 1 N 820
preplace netloc microblaze_0_lmb 1 2 2 NJ 760 1440
preplace netloc microblaze_0_interrupt 1 2 1 820 830n
preplace netloc axi_quad_spi_0_SPI_0 1 5 3 NJ 380 NJ 380 NJ
preplace netloc microblaze_0_M_AXI_DC 1 3 1 1430 100n
preplace netloc microblaze_0_axi_periph_M03_AXI 1 4 1 1910 230n
preplace netloc microblaze_0_axi_periph_M01_AXI 1 4 1 1930 310n
preplace netloc microblaze_0_ilmb_1 1 3 1 N 840
preplace netloc microblaze_0_debug 1 2 1 850 780n
preplace netloc microblaze_0_intc_axi 1 1 4 390 680 780J 750 NJ 750 1850
preplace netloc microblaze_0_axi_periph_M05_AXI 1 4 1 1910 390n
preplace netloc mdm_1_M_AXI 1 2 2 760J 700 1410
preplace netloc microblaze_0_axi_periph_M04_AXI 1 4 1 N 370
preplace netloc axi_gpio_0_GPIO 1 5 3 NJ 250 NJ 250 NJ
preplace netloc mig_7series_0_DDR3 1 5 3 NJ 950 NJ 950 NJ
preplace netloc mb_0_axi_periph_M07_AXI 1 1 4 380 660 820J 730 1490J 740 1830
levelinfo -pg 1 -140 120 610 1170 1680 2110 2530 2980 3200
pagesize -pg 1 -db -bbox -sgen -320 0 3390 2030
"
}
{
   "da_axi4_cnt":"10",
   "da_board_cnt":"4",
   "da_bram_cntlr_cnt":"2",
   "da_clkrst_cnt":"1",
   "da_mb_cnt":"1"
}
