// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module image_filter_Dilate_0_0_1080_1920_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 8'b1;
parameter    ap_ST_st2_fsm_1 = 8'b10;
parameter    ap_ST_st3_fsm_2 = 8'b100;
parameter    ap_ST_st4_fsm_3 = 8'b1000;
parameter    ap_ST_st5_fsm_4 = 8'b10000;
parameter    ap_ST_st6_fsm_5 = 8'b100000;
parameter    ap_ST_pp0_stg0_fsm_6 = 8'b1000000;
parameter    ap_ST_st17_fsm_7 = 8'b10000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv13_5 = 13'b101;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv13_1FFD = 13'b1111111111101;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv12_4 = 12'b100;
parameter    ap_const_lv13_1FFC = 13'b1111111111100;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv13_1FFB = 13'b1111111111011;
parameter    ap_const_lv13_1FFA = 13'b1111111111010;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [11:0] p_src_rows_V_read;
input  [11:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
output  [7:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm = 8'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_27;
reg   [11:0] p_029_0_i_i_reg_298;
reg    ap_sig_bdd_51;
wire   [12:0] rows_assign_cast_fu_309_p1;
reg   [12:0] rows_assign_cast_reg_1204;
wire   [12:0] cols_assign_cast_fu_313_p1;
reg   [12:0] cols_assign_cast_reg_1213;
wire   [0:0] tmp_8_fu_317_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_65;
wire   [0:0] tmp_11_fu_323_p2;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_74;
wire   [0:0] tmp_14_fu_329_p2;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_83;
wire   [12:0] heightloop_fu_335_p2;
reg   [12:0] heightloop_reg_1325;
wire   [0:0] tmp_13_phi_fu_280_p4;
wire   [12:0] widthloop_fu_340_p2;
reg   [12:0] widthloop_reg_1330;
wire  signed [12:0] tmp_16_fu_345_p2;
reg  signed [12:0] tmp_16_reg_1335;
wire   [1:0] p_neg313_i_i_cast_fu_353_p2;
reg   [1:0] p_neg313_i_i_cast_reg_1340;
wire  signed [12:0] ref_fu_359_p2;
reg  signed [12:0] ref_reg_1346;
wire  signed [10:0] tmp_40_fu_367_p2;
reg  signed [10:0] tmp_40_reg_1351;
wire   [1:0] tmp_94_fu_373_p1;
reg   [1:0] tmp_94_reg_1356;
wire   [11:0] i_V_fu_386_p2;
reg   [11:0] i_V_reg_1367;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_110;
wire   [0:0] tmp_19_fu_392_p2;
reg   [0:0] tmp_19_reg_1372;
wire   [0:0] tmp_18_fu_381_p2;
wire   [0:0] tmp_27_fu_404_p2;
reg   [0:0] tmp_27_reg_1377;
wire   [0:0] icmp_fu_420_p2;
reg   [0:0] icmp_reg_1382;
wire   [0:0] tmp_29_fu_426_p2;
reg   [0:0] tmp_29_reg_1387;
reg   [0:0] tmp_96_reg_1393;
wire   [1:0] tmp_47_fu_448_p3;
reg   [1:0] tmp_47_reg_1397;
wire   [0:0] or_cond_i335_i_i_1_fu_480_p2;
reg   [0:0] or_cond_i335_i_i_1_reg_1402;
reg   [0:0] tmp_99_reg_1407;
wire   [1:0] tmp_100_fu_494_p1;
reg   [1:0] tmp_100_reg_1412;
wire   [0:0] or_cond_i335_i_i_2_fu_523_p2;
reg   [0:0] or_cond_i335_i_i_2_reg_1417;
reg   [0:0] tmp_102_reg_1422;
wire   [1:0] tmp_103_fu_537_p1;
reg   [1:0] tmp_103_reg_1427;
wire   [1:0] locy_fu_551_p2;
reg   [1:0] locy_reg_1432;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_147;
wire   [1:0] locy_1_t_fu_568_p2;
reg   [1:0] locy_1_t_reg_1437;
wire   [1:0] locy_2_t_fu_586_p2;
reg   [1:0] locy_2_t_reg_1442;
wire   [0:0] brmerge1_fu_592_p2;
reg   [0:0] brmerge1_reg_1447;
wire   [0:0] tmp_21_fu_601_p2;
reg   [0:0] tmp_21_reg_1451;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_6;
reg    ap_sig_bdd_162;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_21_reg_1451_pp0_it1;
reg   [0:0] or_cond_i_i_i_reg_1469;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it1;
reg    ap_sig_bdd_181;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg   [0:0] or_cond307_i_i_reg_1460;
reg   [0:0] ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it8;
reg    ap_sig_bdd_203;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_21_reg_1451_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_21_reg_1451_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_21_reg_1451_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_21_reg_1451_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_21_reg_1451_pp0_it6;
wire   [11:0] j_V_fu_606_p2;
wire   [0:0] or_cond307_i_i_fu_628_p2;
reg   [0:0] ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it7;
wire   [10:0] tmp_106_fu_643_p1;
reg   [10:0] tmp_106_reg_1464;
wire   [0:0] or_cond_i_i_i_fu_666_p2;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it2;
wire   [0:0] tmp_108_fu_672_p3;
reg   [0:0] tmp_108_reg_1474;
reg   [0:0] ap_reg_ppstg_tmp_108_reg_1474_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_108_reg_1474_pp0_it2;
wire   [0:0] brmerge_fu_680_p2;
reg   [0:0] brmerge_reg_1482;
reg   [0:0] ap_reg_ppstg_brmerge_reg_1482_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge_reg_1482_pp0_it2;
wire   [0:0] tmp_31_fu_686_p2;
reg   [0:0] tmp_31_reg_1486;
reg   [0:0] ap_reg_ppstg_tmp_31_reg_1486_pp0_it1;
wire   [1:0] col_assign_fu_691_p2;
reg   [1:0] col_assign_reg_1490;
reg   [1:0] ap_reg_ppstg_col_assign_reg_1490_pp0_it1;
reg   [10:0] k_buf_0_val_0_addr_reg_1496;
reg   [10:0] k_buf_0_val_1_addr_reg_1502;
reg   [10:0] k_buf_0_val_2_addr_reg_1508;
wire   [1:0] col_assign_3_t_fu_719_p2;
reg   [1:0] col_assign_3_t_reg_1514;
reg   [1:0] ap_reg_ppstg_col_assign_3_t_reg_1514_pp0_it2;
wire   [7:0] k_buf_0_val_0_q0;
reg   [7:0] src_kernel_win_0_val_0_0_4_reg_1521;
wire   [7:0] k_buf_0_val_1_q0;
reg   [7:0] src_kernel_win_0_val_1_0_4_reg_1530;
wire   [7:0] k_buf_0_val_2_q0;
reg   [7:0] src_kernel_win_0_val_2_0_reg_1539;
reg   [7:0] src_kernel_win_0_val_0_1_1_reg_1548;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_1548_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_1548_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_1548_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_1548_pp0_it7;
reg   [7:0] src_kernel_win_0_val_1_1_1_reg_1555;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_1_reg_1555_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_1_reg_1555_pp0_it5;
wire   [7:0] temp_0_i_i_i_061_i_i_1_0_1_fu_1059_p3;
reg   [7:0] temp_0_i_i_i_061_i_i_1_0_1_reg_1562;
reg   [7:0] src_kernel_win_0_val_0_1_lo_reg_1568;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_1568_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_1568_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_1568_pp0_it7;
reg   [7:0] src_kernel_win_0_val_1_1_lo_reg_1574;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_reg_1574_pp0_it5;
wire   [7:0] temp_0_i_i_i_061_i_i_1_0_2_fu_1086_p3;
reg   [7:0] temp_0_i_i_i_061_i_i_1_0_2_reg_1580;
wire   [7:0] temp_0_i_i_i_061_i_i_1_1_fu_1101_p3;
reg   [7:0] temp_0_i_i_i_061_i_i_1_1_reg_1586;
wire   [0:0] tmp_131_1_1_fu_1108_p2;
reg   [0:0] tmp_131_1_1_reg_1591;
wire   [7:0] temp_0_i_i_i_061_i_i_1_1_2_fu_1127_p3;
reg   [7:0] temp_0_i_i_i_061_i_i_1_1_2_reg_1596;
wire   [7:0] temp_0_i_i_i_061_i_i_1_2_fu_1142_p3;
reg   [7:0] temp_0_i_i_i_061_i_i_1_2_reg_1602;
wire   [0:0] tmp_131_2_1_fu_1149_p2;
reg   [0:0] tmp_131_2_1_reg_1607;
wire   [7:0] tmp_44_fu_1168_p3;
reg   [7:0] tmp_44_reg_1612;
wire   [10:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
wire   [10:0] k_buf_0_val_0_address1;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
wire   [7:0] k_buf_0_val_0_d1;
wire   [10:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
wire   [10:0] k_buf_0_val_1_address1;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
wire   [7:0] k_buf_0_val_1_d1;
wire   [10:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
wire   [10:0] k_buf_0_val_2_address1;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
wire   [7:0] k_buf_0_val_2_d1;
wire   [0:0] tmp_7_phi_fu_258_p4;
reg   [0:0] tmp_7_reg_254;
wire   [0:0] tmp_10_phi_fu_269_p4;
reg   [0:0] tmp_10_reg_265;
reg   [0:0] tmp_13_reg_276;
reg   [11:0] p_016_0_i_i_reg_287;
reg    ap_sig_cseq_ST_st17_fsm_7;
reg    ap_sig_bdd_410;
wire   [63:0] tmp_41_fu_708_p1;
reg   [7:0] right_border_buf_0_val_0_0_fu_120;
reg   [7:0] right_border_buf_0_val_0_1_fu_124;
reg   [7:0] right_border_buf_0_val_0_2_fu_128;
reg   [7:0] src_kernel_win_0_val_0_1_fu_136;
wire   [7:0] src_kernel_win_0_val_0_0_fu_891_p5;
wire   [7:0] src_kernel_win_0_val_0_0_2_fu_966_p5;
wire   [7:0] k_buf_val_load_0_mux_fu_942_p3;
reg   [7:0] src_kernel_win_0_val_0_2_fu_140;
reg   [7:0] src_kernel_win_0_val_2_2_fu_144;
reg   [7:0] src_kernel_win_0_val_1_1_fu_148;
wire   [7:0] src_kernel_win_0_val_1_0_fu_899_p5;
wire   [7:0] src_kernel_win_0_val_1_0_2_fu_977_p5;
wire   [7:0] k_buf_val_load_1_mux_fu_936_p3;
reg   [7:0] src_kernel_win_0_val_1_2_fu_152;
reg   [7:0] src_kernel_win_0_val_2_1_fu_156;
wire   [7:0] src_kernel_win_0_val_2_0_1_fu_907_p5;
wire   [7:0] src_kernel_win_0_val_2_0_2_fu_997_p5;
wire   [7:0] k_buf_val_load_2_mux_fu_930_p3;
reg   [7:0] col_buf_0_val_1_0_4_fu_160;
wire   [7:0] col_buf_0_val_1_0_5_fu_804_p3;
reg   [7:0] col_buf_0_val_1_0_6_fu_164;
wire   [7:0] col_buf_0_val_1_0_3_fu_796_p3;
reg   [7:0] col_buf_0_val_1_0_7_fu_168;
wire   [7:0] col_buf_0_val_1_0_1_fu_780_p3;
reg   [7:0] col_buf_0_val_0_0_1_fu_172;
wire   [7:0] col_buf_0_val_0_0_7_fu_844_p3;
reg   [7:0] col_buf_0_val_0_0_6_fu_176;
wire   [7:0] col_buf_0_val_0_0_5_fu_836_p3;
reg   [7:0] col_buf_0_val_0_0_8_fu_180;
wire   [7:0] col_buf_0_val_0_0_3_fu_820_p3;
wire   [1:0] tmp_fu_350_p1;
wire   [10:0] tmp_93_fu_364_p1;
wire   [12:0] tmp_17_cast_fu_377_p1;
wire  signed [12:0] ImagLoc_y_fu_398_p2;
wire   [11:0] tmp_95_fu_410_p4;
wire   [0:0] tmp_42_fu_439_p2;
wire   [1:0] tmp_97_fu_444_p1;
wire  signed [12:0] y_1_fu_455_p2;
wire   [0:0] tmp_98_fu_461_p3;
wire   [0:0] tmp_82_1_fu_475_p2;
wire   [0:0] rev_fu_469_p2;
wire  signed [12:0] y_1_1_fu_498_p2;
wire   [0:0] tmp_101_fu_504_p3;
wire   [0:0] tmp_82_2_fu_518_p2;
wire   [0:0] rev1_fu_512_p2;
wire   [1:0] tmp_61_fu_545_p3;
wire   [1:0] tmp_62_fu_556_p3;
wire   [1:0] tmp_63_fu_562_p3;
wire   [1:0] tmp_64_fu_574_p3;
wire   [1:0] tmp_65_fu_580_p3;
wire   [0:0] or_cond_fu_541_p2;
wire   [12:0] tmp_20_cast_fu_597_p1;
wire   [10:0] tmp_104_fu_612_p4;
wire   [0:0] icmp2_fu_622_p2;
wire  signed [12:0] ImagLoc_x_fu_633_p2;
wire   [0:0] tmp_107_fu_647_p3;
wire   [0:0] tmp_24_fu_661_p2;
wire   [0:0] rev2_fu_655_p2;
wire   [1:0] tmp_105_fu_639_p1;
wire   [10:0] p_assign_1_cast_fu_696_p3;
wire   [10:0] x_fu_702_p3;
wire   [1:0] tmp_109_fu_715_p1;
wire   [0:0] sel_tmp_fu_762_p2;
wire   [0:0] sel_tmp1_fu_775_p2;
wire   [7:0] col_buf_0_val_1_0_fu_767_p3;
wire   [7:0] col_buf_0_val_1_0_2_fu_788_p3;
wire   [7:0] col_buf_0_val_0_0_2_fu_812_p3;
wire   [7:0] col_buf_0_val_0_0_4_fu_828_p3;
wire   [7:0] src_kernel_win_0_val_0_0_fu_891_p1;
wire   [7:0] src_kernel_win_0_val_0_0_fu_891_p2;
wire   [7:0] src_kernel_win_0_val_0_0_fu_891_p3;
wire   [1:0] src_kernel_win_0_val_0_0_fu_891_p4;
wire   [7:0] src_kernel_win_0_val_1_0_fu_899_p1;
wire   [7:0] src_kernel_win_0_val_1_0_fu_899_p2;
wire   [7:0] src_kernel_win_0_val_1_0_fu_899_p3;
wire   [1:0] src_kernel_win_0_val_1_0_fu_899_p4;
wire   [7:0] src_kernel_win_0_val_2_0_1_fu_907_p1;
wire   [7:0] src_kernel_win_0_val_2_0_1_fu_907_p2;
wire   [7:0] src_kernel_win_0_val_2_0_1_fu_907_p3;
wire   [1:0] src_kernel_win_0_val_2_0_1_fu_907_p4;
wire   [7:0] src_kernel_win_0_val_0_0_2_fu_966_p1;
wire   [7:0] src_kernel_win_0_val_0_0_2_fu_966_p2;
wire   [7:0] src_kernel_win_0_val_0_0_2_fu_966_p3;
wire   [1:0] src_kernel_win_0_val_0_0_2_fu_966_p4;
wire   [7:0] src_kernel_win_0_val_1_0_2_fu_977_p1;
wire   [7:0] src_kernel_win_0_val_1_0_2_fu_977_p2;
wire   [7:0] src_kernel_win_0_val_1_0_2_fu_977_p3;
wire   [1:0] src_kernel_win_0_val_1_0_2_fu_977_p4;
wire   [7:0] src_kernel_win_0_val_2_0_2_fu_997_p1;
wire   [7:0] src_kernel_win_0_val_2_0_2_fu_997_p2;
wire   [7:0] src_kernel_win_0_val_2_0_2_fu_997_p3;
wire   [1:0] src_kernel_win_0_val_2_0_2_fu_997_p4;
wire   [0:0] tmp_131_0_1_fu_1053_p2;
wire   [0:0] tmp_131_0_2_fu_1081_p2;
wire   [0:0] tmp_131_1_fu_1096_p2;
wire   [7:0] temp_0_i_i_i_061_i_i_1_1_1_fu_1117_p3;
wire   [0:0] tmp_131_1_2_fu_1122_p2;
wire   [0:0] tmp_131_2_fu_1137_p2;
wire   [7:0] temp_0_i_i_i_061_i_i_1_2_1_fu_1158_p3;
wire   [0:0] tmp_131_2_2_fu_1163_p2;
reg   [7:0] ap_NS_fsm;
reg    ap_sig_bdd_1040;
reg    ap_sig_bdd_1043;
reg    ap_sig_bdd_1045;
reg    ap_sig_bdd_1047;
reg    ap_sig_bdd_485;


image_filter_FAST_t_opr_k_buf_val_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_0_address0 ),
    .ce0( k_buf_0_val_0_ce0 ),
    .q0( k_buf_0_val_0_q0 ),
    .address1( k_buf_0_val_0_address1 ),
    .ce1( k_buf_0_val_0_ce1 ),
    .we1( k_buf_0_val_0_we1 ),
    .d1( k_buf_0_val_0_d1 )
);

image_filter_FAST_t_opr_k_buf_val_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_1_address0 ),
    .ce0( k_buf_0_val_1_ce0 ),
    .q0( k_buf_0_val_1_q0 ),
    .address1( k_buf_0_val_1_address1 ),
    .ce1( k_buf_0_val_1_ce1 ),
    .we1( k_buf_0_val_1_we1 ),
    .d1( k_buf_0_val_1_d1 )
);

image_filter_FAST_t_opr_k_buf_val_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_2_address0 ),
    .ce0( k_buf_0_val_2_ce0 ),
    .q0( k_buf_0_val_2_q0 ),
    .address1( k_buf_0_val_2_address1 ),
    .ce1( k_buf_0_val_2_ce1 ),
    .we1( k_buf_0_val_2_we1 ),
    .d1( k_buf_0_val_2_d1 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U54(
    .din1( src_kernel_win_0_val_0_0_fu_891_p1 ),
    .din2( src_kernel_win_0_val_0_0_fu_891_p2 ),
    .din3( src_kernel_win_0_val_0_0_fu_891_p3 ),
    .din4( src_kernel_win_0_val_0_0_fu_891_p4 ),
    .dout( src_kernel_win_0_val_0_0_fu_891_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U55(
    .din1( src_kernel_win_0_val_1_0_fu_899_p1 ),
    .din2( src_kernel_win_0_val_1_0_fu_899_p2 ),
    .din3( src_kernel_win_0_val_1_0_fu_899_p3 ),
    .din4( src_kernel_win_0_val_1_0_fu_899_p4 ),
    .dout( src_kernel_win_0_val_1_0_fu_899_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U56(
    .din1( src_kernel_win_0_val_2_0_1_fu_907_p1 ),
    .din2( src_kernel_win_0_val_2_0_1_fu_907_p2 ),
    .din3( src_kernel_win_0_val_2_0_1_fu_907_p3 ),
    .din4( src_kernel_win_0_val_2_0_1_fu_907_p4 ),
    .dout( src_kernel_win_0_val_2_0_1_fu_907_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U57(
    .din1( src_kernel_win_0_val_0_0_2_fu_966_p1 ),
    .din2( src_kernel_win_0_val_0_0_2_fu_966_p2 ),
    .din3( src_kernel_win_0_val_0_0_2_fu_966_p3 ),
    .din4( src_kernel_win_0_val_0_0_2_fu_966_p4 ),
    .dout( src_kernel_win_0_val_0_0_2_fu_966_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U58(
    .din1( src_kernel_win_0_val_1_0_2_fu_977_p1 ),
    .din2( src_kernel_win_0_val_1_0_2_fu_977_p2 ),
    .din3( src_kernel_win_0_val_1_0_2_fu_977_p3 ),
    .din4( src_kernel_win_0_val_1_0_2_fu_977_p4 ),
    .dout( src_kernel_win_0_val_1_0_2_fu_977_p5 )
);

image_filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_3to1_sel2_8_1_U59(
    .din1( src_kernel_win_0_val_2_0_2_fu_997_p1 ),
    .din2( src_kernel_win_0_val_2_0_2_fu_997_p2 ),
    .din3( src_kernel_win_0_val_2_0_2_fu_997_p3 ),
    .din4( src_kernel_win_0_val_2_0_2_fu_997_p4 ),
    .dout( src_kernel_win_0_val_2_0_2_fu_997_p5 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == tmp_18_fu_381_p2))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == tmp_21_fu_601_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
                ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
            end
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
            ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_7)) begin
        p_016_0_i_i_reg_287 <= i_V_reg_1367;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (tmp_13_phi_fu_280_p4 == ap_const_lv1_0))) begin
        p_016_0_i_i_reg_287 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == tmp_21_fu_601_p2))) begin
        p_029_0_i_i_reg_298 <= j_V_fu_606_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        p_029_0_i_i_reg_298 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_485) begin
        if (ap_sig_bdd_1047) begin
            src_kernel_win_0_val_0_1_fu_136 <= src_kernel_win_0_val_0_0_4_reg_1521;
        end else if (ap_sig_bdd_1045) begin
            src_kernel_win_0_val_0_1_fu_136 <= k_buf_val_load_0_mux_fu_942_p3;
        end else if (ap_sig_bdd_1043) begin
            src_kernel_win_0_val_0_1_fu_136 <= src_kernel_win_0_val_0_0_2_fu_966_p5;
        end else if (ap_sig_bdd_1040) begin
            src_kernel_win_0_val_0_1_fu_136 <= src_kernel_win_0_val_0_0_fu_891_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_485) begin
        if (ap_sig_bdd_1047) begin
            src_kernel_win_0_val_1_1_fu_148 <= src_kernel_win_0_val_1_0_4_reg_1530;
        end else if (ap_sig_bdd_1045) begin
            src_kernel_win_0_val_1_1_fu_148 <= k_buf_val_load_1_mux_fu_936_p3;
        end else if (ap_sig_bdd_1043) begin
            src_kernel_win_0_val_1_1_fu_148 <= src_kernel_win_0_val_1_0_2_fu_977_p5;
        end else if (ap_sig_bdd_1040) begin
            src_kernel_win_0_val_1_1_fu_148 <= src_kernel_win_0_val_1_0_fu_899_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_485) begin
        if (ap_sig_bdd_1047) begin
            src_kernel_win_0_val_2_1_fu_156 <= src_kernel_win_0_val_2_0_reg_1539;
        end else if (ap_sig_bdd_1045) begin
            src_kernel_win_0_val_2_1_fu_156 <= k_buf_val_load_2_mux_fu_930_p3;
        end else if (ap_sig_bdd_1043) begin
            src_kernel_win_0_val_2_1_fu_156 <= src_kernel_win_0_val_2_0_2_fu_997_p5;
        end else if (ap_sig_bdd_1040) begin
            src_kernel_win_0_val_2_1_fu_156 <= src_kernel_win_0_val_2_0_1_fu_907_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == tmp_7_phi_fu_258_p4))) begin
        tmp_10_reg_265 <= ap_const_lv1_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == tmp_10_phi_fu_269_p4))) begin
        tmp_10_reg_265 <= tmp_11_fu_323_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_10_phi_fu_269_p4))) begin
        tmp_13_reg_276 <= ap_const_lv1_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(tmp_13_phi_fu_280_p4 == ap_const_lv1_0))) begin
        tmp_13_reg_276 <= tmp_14_fu_329_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_51)) begin
        tmp_7_reg_254 <= ap_const_lv1_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == tmp_7_phi_fu_258_p4))) begin
        tmp_7_reg_254 <= tmp_8_fu_317_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        ap_reg_ppstg_brmerge_reg_1482_pp0_it1 <= brmerge_reg_1482;
        ap_reg_ppstg_col_assign_reg_1490_pp0_it1 <= col_assign_reg_1490;
        ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it1 <= or_cond307_i_i_reg_1460;
        ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it1 <= or_cond_i_i_i_reg_1469;
        ap_reg_ppstg_tmp_108_reg_1474_pp0_it1 <= tmp_108_reg_1474;
        ap_reg_ppstg_tmp_21_reg_1451_pp0_it1 <= tmp_21_reg_1451;
        ap_reg_ppstg_tmp_31_reg_1486_pp0_it1 <= tmp_31_reg_1486;
        tmp_21_reg_1451 <= tmp_21_fu_601_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9)))) begin
        ap_reg_ppstg_brmerge_reg_1482_pp0_it2 <= ap_reg_ppstg_brmerge_reg_1482_pp0_it1;
        ap_reg_ppstg_col_assign_3_t_reg_1514_pp0_it2 <= col_assign_3_t_reg_1514;
        ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it2 <= ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it1;
        ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it3 <= ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it2;
        ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it4 <= ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it3;
        ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it5 <= ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it4;
        ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it6 <= ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it5;
        ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it7 <= ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it6;
        ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it8 <= ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it7;
        ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it2 <= ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it1;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_1548_pp0_it4 <= src_kernel_win_0_val_0_1_1_reg_1548;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_1548_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_1548_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_1548_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_1548_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_1548_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_1548_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_1568_pp0_it5 <= src_kernel_win_0_val_0_1_lo_reg_1568;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_1568_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_1568_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_1568_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_1568_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_1_reg_1555_pp0_it4 <= src_kernel_win_0_val_1_1_1_reg_1555;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_1_reg_1555_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_1_reg_1555_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_reg_1574_pp0_it5 <= src_kernel_win_0_val_1_1_lo_reg_1574;
        ap_reg_ppstg_tmp_108_reg_1474_pp0_it2 <= ap_reg_ppstg_tmp_108_reg_1474_pp0_it1;
        ap_reg_ppstg_tmp_21_reg_1451_pp0_it2 <= ap_reg_ppstg_tmp_21_reg_1451_pp0_it1;
        ap_reg_ppstg_tmp_21_reg_1451_pp0_it3 <= ap_reg_ppstg_tmp_21_reg_1451_pp0_it2;
        ap_reg_ppstg_tmp_21_reg_1451_pp0_it4 <= ap_reg_ppstg_tmp_21_reg_1451_pp0_it3;
        ap_reg_ppstg_tmp_21_reg_1451_pp0_it5 <= ap_reg_ppstg_tmp_21_reg_1451_pp0_it4;
        ap_reg_ppstg_tmp_21_reg_1451_pp0_it6 <= ap_reg_ppstg_tmp_21_reg_1451_pp0_it5;
        src_kernel_win_0_val_0_1_1_reg_1548 <= src_kernel_win_0_val_0_1_fu_136;
        src_kernel_win_0_val_1_1_1_reg_1555 <= src_kernel_win_0_val_1_1_fu_148;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        brmerge1_reg_1447 <= brmerge1_fu_592_p2;
        locy_1_t_reg_1437 <= locy_1_t_fu_568_p2;
        locy_2_t_reg_1442 <= locy_2_t_fu_586_p2;
        locy_reg_1432 <= locy_fu_551_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(ap_const_lv1_0 == brmerge1_reg_1447) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == tmp_21_fu_601_p2) & (ap_const_lv1_0 == or_cond_i_i_i_fu_666_p2))) begin
        brmerge_reg_1482 <= brmerge_fu_680_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(ap_const_lv1_0 == brmerge1_reg_1447) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == tmp_21_reg_1451) & (ap_const_lv1_0 == or_cond_i_i_i_reg_1469) & (ap_const_lv1_0 == brmerge_reg_1482))) begin
        col_assign_3_t_reg_1514 <= col_assign_3_t_fu_719_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(ap_const_lv1_0 == brmerge1_reg_1447) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == tmp_21_fu_601_p2) & ~(ap_const_lv1_0 == or_cond_i_i_i_fu_666_p2) & (ap_const_lv1_0 == tmp_31_fu_686_p2))) begin
        col_assign_reg_1490 <= col_assign_fu_691_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_1451_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_1447) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_1486_pp0_it1))) begin
        col_buf_0_val_0_0_1_fu_172 <= col_buf_0_val_0_0_7_fu_844_p3;
        col_buf_0_val_0_0_6_fu_176 <= col_buf_0_val_0_0_5_fu_836_p3;
        col_buf_0_val_0_0_8_fu_180 <= col_buf_0_val_0_0_3_fu_820_p3;
        col_buf_0_val_1_0_4_fu_160 <= col_buf_0_val_1_0_5_fu_804_p3;
        col_buf_0_val_1_0_6_fu_164 <= col_buf_0_val_1_0_3_fu_796_p3;
        col_buf_0_val_1_0_7_fu_168 <= col_buf_0_val_1_0_1_fu_780_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_51)) begin
        cols_assign_cast_reg_1213[11 : 0] <= cols_assign_cast_fu_313_p1[11 : 0];
        rows_assign_cast_reg_1204[11 : 0] <= rows_assign_cast_fu_309_p1[11 : 0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (tmp_13_phi_fu_280_p4 == ap_const_lv1_0))) begin
        heightloop_reg_1325 <= heightloop_fu_335_p2;
        p_neg313_i_i_cast_reg_1340 <= p_neg313_i_i_cast_fu_353_p2;
        ref_reg_1346 <= ref_fu_359_p2;
        tmp_16_reg_1335 <= tmp_16_fu_345_p2;
        tmp_40_reg_1351 <= tmp_40_fu_367_p2;
        tmp_94_reg_1356 <= tmp_94_fu_373_p1;
        widthloop_reg_1330 <= widthloop_fu_340_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        i_V_reg_1367 <= i_V_fu_386_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == tmp_18_fu_381_p2))) begin
        icmp_reg_1382 <= icmp_fu_420_p2;
        or_cond_i335_i_i_1_reg_1402 <= or_cond_i335_i_i_1_fu_480_p2;
        or_cond_i335_i_i_2_reg_1417 <= or_cond_i335_i_i_2_fu_523_p2;
        tmp_100_reg_1412 <= tmp_100_fu_494_p1;
        tmp_102_reg_1422 <= y_1_1_fu_498_p2[ap_const_lv32_C];
        tmp_103_reg_1427 <= tmp_103_fu_537_p1;
        tmp_19_reg_1372 <= tmp_19_fu_392_p2;
        tmp_27_reg_1377 <= tmp_27_fu_404_p2;
        tmp_29_reg_1387 <= tmp_29_fu_426_p2;
        tmp_47_reg_1397 <= tmp_47_fu_448_p3;
        tmp_96_reg_1393 <= ImagLoc_y_fu_398_p2[ap_const_lv32_C];
        tmp_99_reg_1407 <= y_1_fu_455_p2[ap_const_lv32_C];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == tmp_21_reg_1451))) begin
        k_buf_0_val_0_addr_reg_1496 <= tmp_41_fu_708_p1;
        k_buf_0_val_1_addr_reg_1502 <= tmp_41_fu_708_p1;
        k_buf_0_val_2_addr_reg_1508 <= tmp_41_fu_708_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == tmp_21_fu_601_p2))) begin
        or_cond307_i_i_reg_1460 <= or_cond307_i_i_fu_628_p2;
        or_cond_i_i_i_reg_1469 <= or_cond_i_i_i_fu_666_p2;
        tmp_106_reg_1464 <= tmp_106_fu_643_p1;
        tmp_108_reg_1474 <= ImagLoc_x_fu_633_p2[ap_const_lv32_C];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_1451_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_1447) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_1486_pp0_it1) & (ap_reg_ppstg_col_assign_reg_1490_pp0_it1 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_0_fu_120 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_1451_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_1447) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_1486_pp0_it1) & (ap_reg_ppstg_col_assign_reg_1490_pp0_it1 == ap_const_lv2_1))) begin
        right_border_buf_0_val_0_1_fu_124 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_1451_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_1447) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_1486_pp0_it1) & ~(ap_reg_ppstg_col_assign_reg_1490_pp0_it1 == ap_const_lv2_1) & ~(ap_reg_ppstg_col_assign_reg_1490_pp0_it1 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_2_fu_128 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_1451_pp0_it1) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        src_kernel_win_0_val_0_0_4_reg_1521 <= k_buf_0_val_0_q0;
        src_kernel_win_0_val_1_0_4_reg_1530 <= k_buf_0_val_1_q0;
        src_kernel_win_0_val_2_0_reg_1539 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it3))) begin
        src_kernel_win_0_val_0_1_lo_reg_1568 <= src_kernel_win_0_val_0_1_fu_136;
        src_kernel_win_0_val_1_1_lo_reg_1574 <= src_kernel_win_0_val_1_1_fu_148;
        temp_0_i_i_i_061_i_i_1_0_2_reg_1580 <= temp_0_i_i_i_061_i_i_1_0_2_fu_1086_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_1451_pp0_it6))) begin
        src_kernel_win_0_val_0_2_fu_140 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_1548_pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_1451_pp0_it4))) begin
        src_kernel_win_0_val_1_2_fu_152 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_1_reg_1555_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_1451_pp0_it2))) begin
        src_kernel_win_0_val_2_2_fu_144 <= src_kernel_win_0_val_2_1_fu_156;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_1451_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it2))) begin
        temp_0_i_i_i_061_i_i_1_0_1_reg_1562 <= temp_0_i_i_i_061_i_i_1_0_1_fu_1059_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it5))) begin
        temp_0_i_i_i_061_i_i_1_1_2_reg_1596 <= temp_0_i_i_i_061_i_i_1_1_2_fu_1127_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it4))) begin
        temp_0_i_i_i_061_i_i_1_1_reg_1586 <= temp_0_i_i_i_061_i_i_1_1_fu_1101_p3;
        tmp_131_1_1_reg_1591 <= tmp_131_1_1_fu_1108_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it6))) begin
        temp_0_i_i_i_061_i_i_1_2_reg_1602 <= temp_0_i_i_i_061_i_i_1_2_fu_1142_p3;
        tmp_131_2_1_reg_1607 <= tmp_131_2_1_fu_1149_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(ap_const_lv1_0 == brmerge1_reg_1447) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == tmp_21_fu_601_p2) & ~(ap_const_lv1_0 == or_cond_i_i_i_fu_666_p2))) begin
        tmp_31_reg_1486 <= tmp_31_fu_686_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it7))) begin
        tmp_44_reg_1612 <= tmp_44_fu_1168_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st5_fsm_4 or tmp_18_fu_381_p2)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == tmp_18_fu_381_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or tmp_18_fu_381_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == tmp_18_fu_381_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_6 assign process. ///
always @ (ap_sig_bdd_162)
begin
    if (ap_sig_bdd_162) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st17_fsm_7 assign process. ///
always @ (ap_sig_bdd_410)
begin
    if (ap_sig_bdd_410) begin
        ap_sig_cseq_ST_st17_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_27)
begin
    if (ap_sig_bdd_27) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_65)
begin
    if (ap_sig_bdd_65) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_74)
begin
    if (ap_sig_bdd_74) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_83)
begin
    if (ap_sig_bdd_83) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_110)
begin
    if (ap_sig_bdd_110) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_147)
begin
    if (ap_sig_bdd_147) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_181 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it9)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        k_buf_0_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce1 assign process. ///
always @ (ap_sig_bdd_181 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it9)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        k_buf_0_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_we1 assign process. ///
always @ (brmerge1_reg_1447 or ap_reg_ppstg_tmp_21_reg_1451_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it1 or ap_sig_bdd_181 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it9)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_1451_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_1447) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        k_buf_0_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_181 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it9)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        k_buf_0_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce1 assign process. ///
always @ (brmerge1_reg_1447 or ap_reg_ppstg_tmp_21_reg_1451_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it1 or ap_sig_bdd_181 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_tmp_31_reg_1486_pp0_it1)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_1451_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_1447) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_1486_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_1451_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_1447) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_1486_pp0_it1)))) begin
        k_buf_0_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_we1 assign process. ///
always @ (brmerge1_reg_1447 or ap_reg_ppstg_tmp_21_reg_1451_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it1 or ap_sig_bdd_181 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_tmp_31_reg_1486_pp0_it1)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_1451_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_1447) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_1486_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_1451_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_1447) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_1486_pp0_it1)))) begin
        k_buf_0_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_181 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it9)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        k_buf_0_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce1 assign process. ///
always @ (brmerge1_reg_1447 or ap_reg_ppstg_tmp_21_reg_1451_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it1 or ap_sig_bdd_181 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_tmp_31_reg_1486_pp0_it1)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_1451_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_1447) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_1486_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_1451_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_1447) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_1486_pp0_it1)))) begin
        k_buf_0_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_we1 assign process. ///
always @ (brmerge1_reg_1447 or ap_reg_ppstg_tmp_21_reg_1451_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it1 or ap_sig_bdd_181 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_tmp_31_reg_1486_pp0_it1)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_1451_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_1447) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_1486_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_1451_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_1447) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_31_reg_1486_pp0_it1)))) begin
        k_buf_0_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_we1 = ap_const_logic_0;
    end
end

/// p_dst_data_stream_V_write assign process. ///
always @ (ap_sig_bdd_181 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it8 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it9)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        p_dst_data_stream_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_V_read assign process. ///
always @ (brmerge1_reg_1447 or ap_reg_ppstg_tmp_21_reg_1451_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it1 or ap_sig_bdd_181 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it9)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_1451_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_1447) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))))) begin
        p_src_data_stream_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_sig_bdd_51 or tmp_13_phi_fu_280_p4 or tmp_18_fu_381_p2 or ap_sig_bdd_181 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it8 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it9 or tmp_7_phi_fu_258_p4 or tmp_10_phi_fu_269_p4)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_51) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if ((ap_const_lv1_0 == tmp_7_phi_fu_258_p4)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if ((ap_const_lv1_0 == tmp_10_phi_fu_269_p4)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            if ((tmp_13_phi_fu_280_p4 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st5_fsm_4 : 
        begin
            if ((ap_const_lv1_0 == tmp_18_fu_381_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
        end
        ap_ST_pp0_stg0_fsm_6 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it8)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
                ap_NS_fsm = ap_ST_st17_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
            end
        end
        ap_ST_st17_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_fu_633_p2 = ($signed(ap_const_lv13_1FFF) + $signed(tmp_20_cast_fu_597_p1));
assign ImagLoc_y_fu_398_p2 = ($signed(ap_const_lv13_1FFC) + $signed(tmp_17_cast_fu_377_p1));

/// ap_sig_bdd_1040 assign process. ///
always @ (tmp_96_reg_1393 or brmerge1_reg_1447)
begin
    ap_sig_bdd_1040 = ((ap_const_lv1_0 == brmerge1_reg_1447) & (ap_const_lv1_0 == tmp_96_reg_1393));
end

/// ap_sig_bdd_1043 assign process. ///
always @ (brmerge1_reg_1447 or ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it2 or ap_reg_ppstg_brmerge_reg_1482_pp0_it2)
begin
    ap_sig_bdd_1043 = (~(ap_const_lv1_0 == brmerge1_reg_1447) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1482_pp0_it2));
end

/// ap_sig_bdd_1045 assign process. ///
always @ (brmerge1_reg_1447 or ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it2 or ap_reg_ppstg_brmerge_reg_1482_pp0_it2)
begin
    ap_sig_bdd_1045 = (~(ap_const_lv1_0 == brmerge1_reg_1447) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1482_pp0_it2));
end

/// ap_sig_bdd_1047 assign process. ///
always @ (brmerge1_reg_1447 or ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it2)
begin
    ap_sig_bdd_1047 = (~(ap_const_lv1_0 == brmerge1_reg_1447) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it2));
end

/// ap_sig_bdd_110 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_110 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_147 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_147 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_162 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_162 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_181 assign process. ///
always @ (p_src_data_stream_V_empty_n or brmerge1_reg_1447 or ap_reg_ppstg_tmp_21_reg_1451_pp0_it1 or ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it1)
begin
    ap_sig_bdd_181 = ((p_src_data_stream_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_1451_pp0_it1) & ~(ap_const_lv1_0 == brmerge1_reg_1447) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_i_reg_1469_pp0_it1));
end

/// ap_sig_bdd_203 assign process. ///
always @ (p_dst_data_stream_V_full_n or ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it8)
begin
    ap_sig_bdd_203 = ((p_dst_data_stream_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond307_i_i_reg_1460_pp0_it8));
end

/// ap_sig_bdd_27 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_27 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_410 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_410 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_485 assign process. ///
always @ (ap_sig_bdd_181 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_203 or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_tmp_21_reg_1451_pp0_it2)
begin
    ap_sig_bdd_485 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_181 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_203 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_21_reg_1451_pp0_it2));
end

/// ap_sig_bdd_51 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_51 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_65 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_65 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_74 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_74 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_83 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_83 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end
assign brmerge1_fu_592_p2 = (tmp_27_reg_1377 | or_cond_fu_541_p2);
assign brmerge_fu_680_p2 = (tmp_108_fu_672_p3 | tmp_24_fu_661_p2);
assign col_assign_3_t_fu_719_p2 = (p_neg313_i_i_cast_reg_1340 + tmp_109_fu_715_p1);
assign col_assign_fu_691_p2 = (tmp_105_fu_639_p1 + p_neg313_i_i_cast_reg_1340);
assign col_buf_0_val_0_0_2_fu_812_p3 = ((sel_tmp_fu_762_p2[0:0]===1'b1)? col_buf_0_val_0_0_8_fu_180: k_buf_0_val_0_q0);
assign col_buf_0_val_0_0_3_fu_820_p3 = ((sel_tmp1_fu_775_p2[0:0]===1'b1)? col_buf_0_val_0_0_8_fu_180: col_buf_0_val_0_0_2_fu_812_p3);
assign col_buf_0_val_0_0_4_fu_828_p3 = ((sel_tmp_fu_762_p2[0:0]===1'b1)? k_buf_0_val_0_q0: col_buf_0_val_0_0_6_fu_176);
assign col_buf_0_val_0_0_5_fu_836_p3 = ((sel_tmp1_fu_775_p2[0:0]===1'b1)? col_buf_0_val_0_0_6_fu_176: col_buf_0_val_0_0_4_fu_828_p3);
assign col_buf_0_val_0_0_7_fu_844_p3 = ((sel_tmp1_fu_775_p2[0:0]===1'b1)? k_buf_0_val_0_q0: col_buf_0_val_0_0_1_fu_172);
assign col_buf_0_val_1_0_1_fu_780_p3 = ((sel_tmp1_fu_775_p2[0:0]===1'b1)? col_buf_0_val_1_0_7_fu_168: col_buf_0_val_1_0_fu_767_p3);
assign col_buf_0_val_1_0_2_fu_788_p3 = ((sel_tmp_fu_762_p2[0:0]===1'b1)? k_buf_0_val_1_q0: col_buf_0_val_1_0_6_fu_164);
assign col_buf_0_val_1_0_3_fu_796_p3 = ((sel_tmp1_fu_775_p2[0:0]===1'b1)? col_buf_0_val_1_0_6_fu_164: col_buf_0_val_1_0_2_fu_788_p3);
assign col_buf_0_val_1_0_5_fu_804_p3 = ((sel_tmp1_fu_775_p2[0:0]===1'b1)? k_buf_0_val_1_q0: col_buf_0_val_1_0_4_fu_160);
assign col_buf_0_val_1_0_fu_767_p3 = ((sel_tmp_fu_762_p2[0:0]===1'b1)? col_buf_0_val_1_0_7_fu_168: k_buf_0_val_1_q0);
assign cols_assign_cast_fu_313_p1 = p_src_cols_V_read;
assign heightloop_fu_335_p2 = (ap_const_lv13_5 + rows_assign_cast_reg_1204);
assign i_V_fu_386_p2 = (p_016_0_i_i_reg_287 + ap_const_lv12_1);
assign icmp2_fu_622_p2 = (tmp_104_fu_612_p4 != ap_const_lv11_0? 1'b1: 1'b0);
assign icmp_fu_420_p2 = ($signed(tmp_95_fu_410_p4) > $signed(12'b000000000000)? 1'b1: 1'b0);
assign j_V_fu_606_p2 = (p_029_0_i_i_reg_298 + ap_const_lv12_1);
assign k_buf_0_val_0_address0 = tmp_41_fu_708_p1;
assign k_buf_0_val_0_address1 = k_buf_0_val_0_addr_reg_1496;
assign k_buf_0_val_0_d1 = p_src_data_stream_V_dout;
assign k_buf_0_val_1_address0 = tmp_41_fu_708_p1;
assign k_buf_0_val_1_address1 = k_buf_0_val_1_addr_reg_1502;
assign k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
assign k_buf_0_val_2_address0 = tmp_41_fu_708_p1;
assign k_buf_0_val_2_address1 = k_buf_0_val_2_addr_reg_1508;
assign k_buf_0_val_2_d1 = k_buf_0_val_1_q0;
assign k_buf_val_load_0_mux_fu_942_p3 = ((ap_reg_ppstg_tmp_108_reg_1474_pp0_it2[0:0]===1'b1)? src_kernel_win_0_val_0_0_4_reg_1521: src_kernel_win_0_val_0_1_fu_136);
assign k_buf_val_load_1_mux_fu_936_p3 = ((ap_reg_ppstg_tmp_108_reg_1474_pp0_it2[0:0]===1'b1)? src_kernel_win_0_val_1_0_4_reg_1530: src_kernel_win_0_val_1_1_fu_148);
assign k_buf_val_load_2_mux_fu_930_p3 = ((ap_reg_ppstg_tmp_108_reg_1474_pp0_it2[0:0]===1'b1)? src_kernel_win_0_val_2_0_reg_1539: src_kernel_win_0_val_2_1_fu_156);
assign locy_1_t_fu_568_p2 = (tmp_61_fu_545_p3 - tmp_63_fu_562_p3);
assign locy_2_t_fu_586_p2 = (tmp_61_fu_545_p3 - tmp_65_fu_580_p3);
assign locy_fu_551_p2 = (tmp_61_fu_545_p3 - tmp_47_reg_1397);
assign or_cond307_i_i_fu_628_p2 = (tmp_19_reg_1372 & icmp2_fu_622_p2);
assign or_cond_fu_541_p2 = (icmp_reg_1382 & tmp_29_reg_1387);
assign or_cond_i335_i_i_1_fu_480_p2 = (tmp_82_1_fu_475_p2 & rev_fu_469_p2);
assign or_cond_i335_i_i_2_fu_523_p2 = (tmp_82_2_fu_518_p2 & rev1_fu_512_p2);
assign or_cond_i_i_i_fu_666_p2 = (tmp_24_fu_661_p2 & rev2_fu_655_p2);
assign p_assign_1_cast_fu_696_p3 = ((tmp_108_reg_1474[0:0]===1'b1)? ap_const_lv11_0: tmp_40_reg_1351);
assign p_dst_data_stream_V_din = tmp_44_reg_1612;
assign p_neg313_i_i_cast_fu_353_p2 = (tmp_fu_350_p1 ^ ap_const_lv2_3);
assign ref_fu_359_p2 = ($signed(ap_const_lv13_1FFF) + $signed(rows_assign_cast_reg_1204));
assign rev1_fu_512_p2 = (tmp_101_fu_504_p3 ^ ap_const_lv1_1);
assign rev2_fu_655_p2 = (tmp_107_fu_647_p3 ^ ap_const_lv1_1);
assign rev_fu_469_p2 = (tmp_98_fu_461_p3 ^ ap_const_lv1_1);
assign rows_assign_cast_fu_309_p1 = p_src_rows_V_read;
assign sel_tmp1_fu_775_p2 = (ap_reg_ppstg_col_assign_reg_1490_pp0_it1 == ap_const_lv2_0? 1'b1: 1'b0);
assign sel_tmp_fu_762_p2 = (ap_reg_ppstg_col_assign_reg_1490_pp0_it1 == ap_const_lv2_1? 1'b1: 1'b0);
assign src_kernel_win_0_val_0_0_2_fu_966_p1 = col_buf_0_val_0_0_1_fu_172;
assign src_kernel_win_0_val_0_0_2_fu_966_p2 = col_buf_0_val_0_0_6_fu_176;
assign src_kernel_win_0_val_0_0_2_fu_966_p3 = col_buf_0_val_0_0_8_fu_180;
assign src_kernel_win_0_val_0_0_2_fu_966_p4 = ap_reg_ppstg_col_assign_3_t_reg_1514_pp0_it2;
assign src_kernel_win_0_val_0_0_fu_891_p1 = src_kernel_win_0_val_0_0_4_reg_1521;
assign src_kernel_win_0_val_0_0_fu_891_p2 = src_kernel_win_0_val_1_0_4_reg_1530;
assign src_kernel_win_0_val_0_0_fu_891_p3 = src_kernel_win_0_val_2_0_reg_1539;
assign src_kernel_win_0_val_0_0_fu_891_p4 = locy_reg_1432;
assign src_kernel_win_0_val_1_0_2_fu_977_p1 = col_buf_0_val_1_0_4_fu_160;
assign src_kernel_win_0_val_1_0_2_fu_977_p2 = col_buf_0_val_1_0_6_fu_164;
assign src_kernel_win_0_val_1_0_2_fu_977_p3 = col_buf_0_val_1_0_7_fu_168;
assign src_kernel_win_0_val_1_0_2_fu_977_p4 = ap_reg_ppstg_col_assign_3_t_reg_1514_pp0_it2;
assign src_kernel_win_0_val_1_0_fu_899_p1 = src_kernel_win_0_val_0_0_4_reg_1521;
assign src_kernel_win_0_val_1_0_fu_899_p2 = src_kernel_win_0_val_1_0_4_reg_1530;
assign src_kernel_win_0_val_1_0_fu_899_p3 = src_kernel_win_0_val_2_0_reg_1539;
assign src_kernel_win_0_val_1_0_fu_899_p4 = locy_1_t_reg_1437;
assign src_kernel_win_0_val_2_0_1_fu_907_p1 = src_kernel_win_0_val_0_0_4_reg_1521;
assign src_kernel_win_0_val_2_0_1_fu_907_p2 = src_kernel_win_0_val_1_0_4_reg_1530;
assign src_kernel_win_0_val_2_0_1_fu_907_p3 = src_kernel_win_0_val_2_0_reg_1539;
assign src_kernel_win_0_val_2_0_1_fu_907_p4 = locy_2_t_reg_1442;
assign src_kernel_win_0_val_2_0_2_fu_997_p1 = right_border_buf_0_val_0_0_fu_120;
assign src_kernel_win_0_val_2_0_2_fu_997_p2 = right_border_buf_0_val_0_1_fu_124;
assign src_kernel_win_0_val_2_0_2_fu_997_p3 = right_border_buf_0_val_0_2_fu_128;
assign src_kernel_win_0_val_2_0_2_fu_997_p4 = ap_reg_ppstg_col_assign_3_t_reg_1514_pp0_it2;
assign temp_0_i_i_i_061_i_i_1_0_1_fu_1059_p3 = ((tmp_131_0_1_fu_1053_p2[0:0]===1'b1)? src_kernel_win_0_val_2_1_fu_156: src_kernel_win_0_val_2_2_fu_144);
assign temp_0_i_i_i_061_i_i_1_0_2_fu_1086_p3 = ((tmp_131_0_2_fu_1081_p2[0:0]===1'b1)? src_kernel_win_0_val_2_1_fu_156: temp_0_i_i_i_061_i_i_1_0_1_reg_1562);
assign temp_0_i_i_i_061_i_i_1_1_1_fu_1117_p3 = ((tmp_131_1_1_reg_1591[0:0]===1'b1)? ap_reg_ppstg_src_kernel_win_0_val_1_1_1_reg_1555_pp0_it5: temp_0_i_i_i_061_i_i_1_1_reg_1586);
assign temp_0_i_i_i_061_i_i_1_1_2_fu_1127_p3 = ((tmp_131_1_2_fu_1122_p2[0:0]===1'b1)? ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_reg_1574_pp0_it5: temp_0_i_i_i_061_i_i_1_1_1_fu_1117_p3);
assign temp_0_i_i_i_061_i_i_1_1_fu_1101_p3 = ((tmp_131_1_fu_1096_p2[0:0]===1'b1)? src_kernel_win_0_val_1_2_fu_152: temp_0_i_i_i_061_i_i_1_0_2_reg_1580);
assign temp_0_i_i_i_061_i_i_1_2_1_fu_1158_p3 = ((tmp_131_2_1_reg_1607[0:0]===1'b1)? ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_1548_pp0_it7: temp_0_i_i_i_061_i_i_1_2_reg_1602);
assign temp_0_i_i_i_061_i_i_1_2_fu_1142_p3 = ((tmp_131_2_fu_1137_p2[0:0]===1'b1)? src_kernel_win_0_val_0_2_fu_140: temp_0_i_i_i_061_i_i_1_1_2_reg_1596);
assign tmp_100_fu_494_p1 = y_1_fu_455_p2[1:0];
assign tmp_101_fu_504_p3 = y_1_1_fu_498_p2[ap_const_lv32_C];
assign tmp_103_fu_537_p1 = y_1_1_fu_498_p2[1:0];
assign tmp_104_fu_612_p4 = {{p_029_0_i_i_reg_298[ap_const_lv32_B : ap_const_lv32_1]}};
assign tmp_105_fu_639_p1 = ImagLoc_x_fu_633_p2[1:0];
assign tmp_106_fu_643_p1 = ImagLoc_x_fu_633_p2[10:0];
assign tmp_107_fu_647_p3 = ImagLoc_x_fu_633_p2[ap_const_lv32_C];
assign tmp_108_fu_672_p3 = ImagLoc_x_fu_633_p2[ap_const_lv32_C];
assign tmp_109_fu_715_p1 = x_fu_702_p3[1:0];
assign tmp_10_phi_fu_269_p4 = tmp_10_reg_265;
assign tmp_11_fu_323_p2 = (tmp_10_reg_265 ^ ap_const_lv1_1);
assign tmp_131_0_1_fu_1053_p2 = (src_kernel_win_0_val_2_1_fu_156 > src_kernel_win_0_val_2_2_fu_144? 1'b1: 1'b0);
assign tmp_131_0_2_fu_1081_p2 = (src_kernel_win_0_val_2_1_fu_156 > temp_0_i_i_i_061_i_i_1_0_1_reg_1562? 1'b1: 1'b0);
assign tmp_131_1_1_fu_1108_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_1_1_reg_1555_pp0_it4 > temp_0_i_i_i_061_i_i_1_1_fu_1101_p3? 1'b1: 1'b0);
assign tmp_131_1_2_fu_1122_p2 = (ap_reg_ppstg_src_kernel_win_0_val_1_1_lo_reg_1574_pp0_it5 > temp_0_i_i_i_061_i_i_1_1_1_fu_1117_p3? 1'b1: 1'b0);
assign tmp_131_1_fu_1096_p2 = (src_kernel_win_0_val_1_2_fu_152 > temp_0_i_i_i_061_i_i_1_0_2_reg_1580? 1'b1: 1'b0);
assign tmp_131_2_1_fu_1149_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_1_1_reg_1548_pp0_it6 > temp_0_i_i_i_061_i_i_1_2_fu_1142_p3? 1'b1: 1'b0);
assign tmp_131_2_2_fu_1163_p2 = (ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_1568_pp0_it7 > temp_0_i_i_i_061_i_i_1_2_1_fu_1158_p3? 1'b1: 1'b0);
assign tmp_131_2_fu_1137_p2 = (src_kernel_win_0_val_0_2_fu_140 > temp_0_i_i_i_061_i_i_1_1_2_reg_1596? 1'b1: 1'b0);
assign tmp_13_phi_fu_280_p4 = tmp_13_reg_276;
assign tmp_14_fu_329_p2 = (tmp_13_reg_276 ^ ap_const_lv1_1);
assign tmp_16_fu_345_p2 = ($signed(ap_const_lv13_1FFD) + $signed(cols_assign_cast_reg_1213));
assign tmp_17_cast_fu_377_p1 = p_016_0_i_i_reg_287;
assign tmp_18_fu_381_p2 = (tmp_17_cast_fu_377_p1 < heightloop_reg_1325? 1'b1: 1'b0);
assign tmp_19_fu_392_p2 = (p_016_0_i_i_reg_287 > ap_const_lv12_4? 1'b1: 1'b0);
assign tmp_20_cast_fu_597_p1 = p_029_0_i_i_reg_298;
assign tmp_21_fu_601_p2 = (tmp_20_cast_fu_597_p1 < widthloop_reg_1330? 1'b1: 1'b0);
assign tmp_24_fu_661_p2 = ($signed(ImagLoc_x_fu_633_p2) < $signed(cols_assign_cast_reg_1213)? 1'b1: 1'b0);
assign tmp_27_fu_404_p2 = ($signed(ImagLoc_y_fu_398_p2) < $signed(13'b1111111111111)? 1'b1: 1'b0);
assign tmp_29_fu_426_p2 = ($signed(ImagLoc_y_fu_398_p2) < $signed(ref_reg_1346)? 1'b1: 1'b0);
assign tmp_31_fu_686_p2 = ($signed(ImagLoc_x_fu_633_p2) < $signed(tmp_16_reg_1335)? 1'b1: 1'b0);
assign tmp_40_fu_367_p2 = ($signed(ap_const_lv11_7FF) + $signed(tmp_93_fu_364_p1));
assign tmp_41_fu_708_p1 = x_fu_702_p3;
assign tmp_42_fu_439_p2 = ($signed(ImagLoc_y_fu_398_p2) < $signed(rows_assign_cast_reg_1204)? 1'b1: 1'b0);
assign tmp_44_fu_1168_p3 = ((tmp_131_2_2_fu_1163_p2[0:0]===1'b1)? ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_1568_pp0_it7: temp_0_i_i_i_061_i_i_1_2_1_fu_1158_p3);
assign tmp_47_fu_448_p3 = ((tmp_42_fu_439_p2[0:0]===1'b1)? tmp_97_fu_444_p1: tmp_94_reg_1356);
assign tmp_61_fu_545_p3 = ((tmp_29_reg_1387[0:0]===1'b1)? ap_const_lv2_2: tmp_94_reg_1356);
assign tmp_62_fu_556_p3 = ((tmp_99_reg_1407[0:0]===1'b1)? ap_const_lv2_0: tmp_94_reg_1356);
assign tmp_63_fu_562_p3 = ((or_cond_i335_i_i_1_reg_1402[0:0]===1'b1)? tmp_100_reg_1412: tmp_62_fu_556_p3);
assign tmp_64_fu_574_p3 = ((tmp_102_reg_1422[0:0]===1'b1)? ap_const_lv2_0: tmp_94_reg_1356);
assign tmp_65_fu_580_p3 = ((or_cond_i335_i_i_2_reg_1417[0:0]===1'b1)? tmp_103_reg_1427: tmp_64_fu_574_p3);
assign tmp_7_phi_fu_258_p4 = tmp_7_reg_254;
assign tmp_82_1_fu_475_p2 = ($signed(y_1_fu_455_p2) < $signed(rows_assign_cast_reg_1204)? 1'b1: 1'b0);
assign tmp_82_2_fu_518_p2 = ($signed(y_1_1_fu_498_p2) < $signed(rows_assign_cast_reg_1204)? 1'b1: 1'b0);
assign tmp_8_fu_317_p2 = (tmp_7_reg_254 ^ ap_const_lv1_1);
assign tmp_93_fu_364_p1 = p_src_cols_V_read[10:0];
assign tmp_94_fu_373_p1 = ref_fu_359_p2[1:0];
assign tmp_95_fu_410_p4 = {{ImagLoc_y_fu_398_p2[ap_const_lv32_C : ap_const_lv32_1]}};
assign tmp_97_fu_444_p1 = ImagLoc_y_fu_398_p2[1:0];
assign tmp_98_fu_461_p3 = y_1_fu_455_p2[ap_const_lv32_C];
assign tmp_fu_350_p1 = p_src_cols_V_read[1:0];
assign widthloop_fu_340_p2 = (ap_const_lv13_2 + cols_assign_cast_reg_1213);
assign x_fu_702_p3 = ((or_cond_i_i_i_reg_1469[0:0]===1'b1)? tmp_106_reg_1464: p_assign_1_cast_fu_696_p3);
assign y_1_1_fu_498_p2 = ($signed(ap_const_lv13_1FFA) + $signed(tmp_17_cast_fu_377_p1));
assign y_1_fu_455_p2 = ($signed(ap_const_lv13_1FFB) + $signed(tmp_17_cast_fu_377_p1));
always @ (posedge ap_clk)
begin
    rows_assign_cast_reg_1204[12] <= 1'b0;
    cols_assign_cast_reg_1213[12] <= 1'b0;
end



endmodule //image_filter_Dilate_0_0_1080_1920_s

