# Arty DDR3 Rowhammer æµ‹è¯•æ“ä½œæµç¨‹

æœ¬æ–‡æ¡£æŒ‡å¯¼åœ¨ Digilent Arty A7 (Artix-7 + æ¿è½½ DDR3) ä¸Šè¿›è¡Œ Rowhammer æµ‹è¯•çš„å®Œæ•´æ­¥éª¤ã€‚ä¸Ž ZCU104 ä¸åŒï¼ŒArty æ— éœ€åˆ¶ä½œ/ç§»æ¤ SD å¡ï¼Œæ‰€æœ‰æŽ§åˆ¶å‡åœ¨ PC ç«¯å®Œæˆã€‚

## ðŸ“Š DDR3 å†…å­˜è§„æ ¼ä¿¡æ¯

### åŸºäºŽantmicroå¼€æºé¡¹ç›®çš„ Arty-A7 æ¿
-**èŠ¯ç‰‡åž‹å·**:(é•å…‰)Micron MT41K128M16
-**å†…å­˜ç±»åž‹**:DDR3 SDRAMï¼ˆæ¿è½½ï¼‰
-**åˆ¶é€ å•†**:Micron Technology
-**æ€»å®¹é‡**:256MB(128M x16-bit)
-**æ•°æ®å®½åº¦**:16-bit
-**ç³»ç»Ÿæ—¶é’Ÿ**:100MHZ
-**é€Ÿåº¦ç­‰çº§**:DDR3-1600 å®žé™…æµ‹è¯•800MT/s

### å†…å­˜å‡ ä½•ç»“æž„
| å‚æ•° | ä½æ•° | æ•°é‡ | è¯´æ˜Ž |
|------|------|------|------|
| **è¡Œæ•°** | 14-bit | **16,384 è¡Œ** | æ¯ä¸ªBank 16384è¡Œ |
| **åˆ—æ•°** | 10-bit | **1,024 åˆ—** | æ¯è¡Œ1024ä¸ªæ•°æ®ä½ç½® |
| **Bankæ•°** | 3-bit | **8 ä¸ªBank** | ç‹¬ç«‹çš„å­˜å‚¨åŒºåŸŸ |

### å®¹é‡è®¡ç®—
```
æ¯è¡Œå®¹é‡ = 1,024 åˆ— Ã— 16-bit = 16,384 bit = 2 KB
æ€»å®¹é‡ = 16,384 è¡Œ Ã— 1,024 åˆ— Ã— 8 Bank Ã— 16-bit = 256 MB
æµ‹è¯•è¦†ç›– = 16,777,216 åœ°å€ï¼ˆè¡Œ14bit * åˆ—10bit = 24bitï¼‰
```

### å…³é”®æ—¶åºå‚æ•°
- **CASå»¶è¿Ÿ**: CL=7
- **åˆ·æ–°é—´éš”**: tREFI = 64ms/8192 â‰ˆ 7.8Î¼s
- **è¡Œæ¿€æ´»æ—¶é—´**: tRAS = 35ns
- **é¢„å……ç”µæ—¶é—´**: tRP = 13.75ns

---

## å¿«é€Ÿæ¸…å•ï¼ˆChecklistï¼‰
```bash
DDR3æµ‹è¯•ï¼ˆARTY-A7ï¼‰
1.ç”Ÿæˆæ¯”ç‰¹æµæ–‡ä»¶(å¯é€‰ï¼Œæ³¨æ„åž‹å·åŒ¹é…)
    export TARGET=arty
    
    # åŸºæœ¬æž„å»ºï¼ˆä½¿ç”¨é»˜è®¤å‚æ•°ï¼ša7-35, 100MHzï¼‰
    make build
    
    # æŒ‡å®šFPGAåž‹å·ï¼ˆa7-35æˆ–a7-100ï¼‰
    make build ARGS="--variant a7-100"
    
    # æŒ‡å®šç³»ç»Ÿæ—¶é’Ÿé¢‘çŽ‡
    make build ARGS="--variant a7-100 --sys-clk-freq 50e6"    # 50MHz  (DDR3-400) 
    make build ARGS="--variant a7-100 --sys-clk-freq 100e6"   # 100MHz (DDR3-800)  âœ… é»˜è®¤
    make build ARGS="--variant a7-100 --sys-clk-freq 133e6"   # 133MHz (DDR3-1066)  
    make build ARGS="--variant a7-100 --sys-clk-freq 167e6"   # 167MHz (DDR3-1333) 
    make build ARGS="--variant a7-100 --sys-clk-freq 200e6"   # 200MHz (DDR3-1600)



2.Vivadoä¸‹è½½bitstreamï¼ˆå¯ä»¥åœ¨vivadoä¸‹è½½ï¼Œä¹Ÿå¯ä»¥ä½¿ç”¨å‘½ä»¤ï¼‰
    make upload/up 
æ³¨ï¼šå¯ä»¥å°†bitæµæ–‡ä»¶ä¸‹è½½åˆ°FLASH
    ./venv/bin/openFPGALoader --board arty_a7_100t build/arty/gateware/digilent_arty.bit --write-flash
    
3.æµ‹è¯•ç½‘ç»œ
    æŸ¥çœ‹å„ä¸ªç½‘å£çŠ¶æ€ï¼šip link â†’ state upï¼ˆç¡®ä¿å¤„äºŽupçŠ¶æ€ï¼‰
        ip link set xxx up
        sudo ip addr add 192.168.100.10/24 dev xxx
        ip addr
       
    æœ€ç»ˆï¼Œé€šè¿‡pingå‘½ä»¤æµ‹è¯•ç½‘ç»œè¿žé€šæ€§ï¼šping -c 3 192.168.100.50 

4.è¿žæŽ¥æœåŠ¡å™¨
    make srv

5.æ‰“å¼€æ–°ç»ˆç«¯ï¼ˆè™šæ‹ŸçŽ¯å¢ƒã€ç›®æ ‡FPGAã€è¿›å…¥æ–‡ä»¶å¤¹ï¼‰
    source ./venv/bin/activate
    export TARGET=arty  # (or zcu104) required to load target configuration
    export TARGET=zcu104
    cd rowhammer_tester/scripts/
    python leds.py -t 1000 # stop with Ctrl-C
    æ‰§è¡Œå®žä¾‹è„šæœ¬ï¼špython leds.py ï¼ˆç¯æ¥å›žé—ªçƒå³è¿žæŽ¥æˆåŠŸï¼‰

6.æ‰§è¡Œæµ‹è¯•è„šæœ¬
    python bios_console.py 
# sys-clk-freq 50MHz  (DDR3-400ï¼Œæµ‹è¯•æ­£å¸¸ï¼Œé™é€Ÿ) 
--=============== SoC ==================--
CPU:            VexRiscv_Lite @ 50MHz
BUS:            WISHBONE 32-bit @ 4GiB
CSR:            32-bit data
ROM:            128.0KiB
SRAM:           8.0KiB
L2:             8.0KiB
SDRAM:          256.0MiB 16-bit @ 400MT/s (CL-7 CWL-5)
MAIN-RAM:       256.0MiB
# sys-clk-freq 100MHz  (DDR3-800ï¼Œæµ‹è¯•æ­£å¸¸ï¼Œé»˜è®¤) 
--=============== SoC ==================--
CPU:            VexRiscv_Lite @ 100MHz
BUS:            WISHBONE 32-bit @ 4GiB
CSR:            32-bit data
ROM:            128.0KiB
SRAM:           8.0KiB
L2:             8.0KiB
SDRAM:          256.0MiB 16-bit @ 800MT/s (CL-7 CWL-5)
MAIN-RAM:       256.0MiB
# sys-clk-freq 200MHz  (DDR3-1600ï¼Œæµ‹è¯•å¼‚å¸¸ï¼Œæé€Ÿ) 
--=============== SoC ==================--
CPU:            VexRiscv_Lite @ 200MHz
BUS:            WISHBONE 32-bit @ 4GiB
CSR:            32-bit data
ROM:            128.0KiB
SRAM:           8.0KiB
L2:             8.0KiB
SDRAM:          256.0MiB 16-bit @ 1600MT/s (CL-12 CWL-8)
MAIN-RAM:       256.0MiB
# ç»“è®ºï¼šç”±äºŽç³»ç»Ÿæ™¶æŒ¯æ—¶é’Ÿä¸º100MHzï¼Œæž„å»ºbitæµæ—¶sys-clk-freqå‚æ•°åªèƒ½æŒ‡å®šåœ¨100MHzå†…ï¼Œä¸”å‚æ•°å€¼è¶Šä½Žæ”»å‡»é€Ÿåº¦è¶Šæ…¢

litex> help

LiteX BIOS, available commands:

leds                     - Set Leds value
flush_l2_cache           - Flush L2 cache
flush_cpu_dcache         - Flush CPU data cache
crc                      - Compute CRC32 of a part of the address space
ident                    - Identifier of the system
help                     - Print this help

serialboot               - Boot from Serial (SFL)
boot                     - Boot from Memory

mem_cmp                  - Compare memory content
mem_speed                - Test memory speed
mem_test                 - Test memory access
mem_copy                 - Copy address space
mem_write                - Write address space
mem_read                 - Read address space
mem_list                 - List available memory regions
    Available memory regions:
    ROM                  0x00000000 0x20000 
    SRAM                 0x10000000 0x2000 
    MAIN_RAM             0x40000000 0x10000000 
    WRITER_PATTERN_DATA  0x20000000 0x400 
    WRITER_PATTERN_ADDR  0x21000000 0x100 
    READER_PATTERN_DATA  0x22000000 0x400 
    READER_PATTERN_ADDR  0x23000000 0x100 
    PAYLOAD              0x30000000 0x8000 
    SCRATCHPAD           0x31000000 0x400 
    CSR                  0xf0000000 0x10000 
sdram_mr_write           - Write SDRAM Mode Register
sdram_cal                - Calibrate SDRAM
sdram_test               - Test SDRAM
sdram_init               - Initialize SDRAM (Init + Calibration)
sdram_force_wrphase      - Force write phase
sdram_force_rdphase      - Force read phase
sdram_hw_test            - Run SDRAM HW-accelerated memtest
sdram_bist               - Run SDRAM Build-In Self-Test

mdio_dump                - Dump MDIO registers
mdio_read                - Read MDIO register
mdio_write               - Write MDIO register



