# PYNQ-Z2 without Python / 


---

## ENGLISH

[![Watch the video](https://img.youtube.com/vi/gvxPntDv7NM/0.jpg)](https://youtu.be/gvxPntDv7NM)

https://youtu.be/gvxPntDv7NM

Showing how to use PYNQ-Z2 as a regular FPGA board without Python: install Vivado ML (2025.1), create an RTL project in VHDL, add BoardFiles (Boards), include XDC constraints, map pins M20 (SW0) and R14 (LED), run synthesis â†’ implementation â†’ bitstream, program via Hardware Manager, and verify â€” Switch0 â†’ LED lights up. Files and steps are in the repo.

ğŸ”½ Vivado: https://www.xilinx.com/support/download.html  
ğŸ“‚ Boards (BoardFiles): (Xilinx installation directory)/Vivado/(version)/data/xhub/boards/XilinxBoardStore/boards/Xilinx/  
ğŸ”— Pinout/XDC author: https://discuss.pynq.io/t/pynq-z2-pinout/4256  
ğŸ”— GitHub: https://github.com/InputAutput/pynq-z2-without-python  

---

## DEUTSCH

[![Video ansehen](https://img.youtube.com/vi/U8p0MekRuAQ/0.jpg)](https://youtu.be/U8p0MekRuAQ)

https://youtu.be/U8p0MekRuAQ

Ich zeige, wie man PYNQ-Z2 wie ein normales FPGA-Board ganz ohne Python nutzt: Vivado ML (2025.1) installieren, RTL-Projekt in VHDL anlegen, BoardFiles (Boards) einbinden, XDC/Constraints hinzufÃ¼gen, Pins M20 (SW0) und R14 (LED) zuordnen, Synthesis â†’ Implementation â†’ Bitstream ausfÃ¼hren, Ã¼ber den Hardware Manager programmieren und prÃ¼fen â€” Switch0 â†’ LED leuchtet. Dateien und Schritte stehen im Repo.

ğŸ”½ Vivado: https://www.xilinx.com/support/download.html  
ğŸ“‚ Boards (BoardFiles): (Xilinx installation directory)/Vivado/(version)/data/xhub/boards/XilinxBoardStore/boards/Xilinx/  
ğŸ”— Pinout/XDC-Autor: https://discuss.pynq.io/t/pynq-z2-pinout/4256  
ğŸ”— GitHub: https://github.com/InputAutput/pynq-z2-without-python  

---

## Ğ Ğ£Ğ¡Ğ¡ĞšĞ˜Ğ™

[![Ğ¡Ğ¼Ğ¾Ñ‚Ñ€ĞµÑ‚ÑŒ Ğ²Ğ¸Ğ´ĞµĞ¾](https://img.youtube.com/vi/8f-ZzVHZ6_4/0.jpg)](https://youtu.be/8f-ZzVHZ6_4)

https://youtu.be/8f-ZzVHZ6_4

ĞŸĞ¾ĞºĞ°Ğ·Ñ‹Ğ²Ğ°Ñ, ĞºĞ°Ğº Ğ¸ÑĞ¿Ğ¾Ğ»ÑŒĞ·Ğ¾Ğ²Ğ°Ñ‚ÑŒ PYNQ-Z2 ĞºĞ°Ğº Ğ¾Ğ±Ñ‹Ñ‡Ğ½ÑƒÑ FPGA-Ğ¿Ğ»Ğ°Ñ‚Ñƒ Ğ±ĞµĞ· Python: ÑÑ‚Ğ°Ğ²Ğ¸Ğ¼ Vivado ML (2025.1), ÑĞ¾Ğ·Ğ´Ğ°Ñ‘Ğ¼ RTL-Ğ¿Ñ€Ğ¾ĞµĞºÑ‚ Ğ½Ğ° VHDL, Ğ¿Ğ¾Ğ´ĞºĞ»ÑÑ‡Ğ°ĞµĞ¼ BoardFiles (Boards), Ğ´Ğ¾Ğ±Ğ°Ğ²Ğ»ÑĞµĞ¼ XDC (constraints), Ğ½Ğ°ÑÑ‚Ñ€Ğ°Ğ¸Ğ²Ğ°ĞµĞ¼ Ğ¿Ğ¸Ğ½Ñ‹ M20 (SW0) Ğ¸ R14 (LED), Ğ·Ğ°Ğ¿ÑƒÑĞºĞ°ĞµĞ¼ synthesis â†’ implementation â†’ bitstream, Ğ¿Ñ€Ğ¾ÑˆĞ¸Ğ²Ğ°ĞµĞ¼ Ñ‡ĞµÑ€ĞµĞ· Hardware Manager Ğ¸ Ğ¿Ñ€Ğ¾Ğ²ĞµÑ€ÑĞµĞ¼ â€” Switch0 â†’ LED Ğ³Ğ¾Ñ€Ğ¸Ñ‚. Ğ¤Ğ°Ğ¹Ğ»Ñ‹ Ğ¸ Ğ¸Ğ½ÑÑ‚Ñ€ÑƒĞºÑ†Ğ¸Ğ¸ â€” Ğ² Ñ€ĞµĞ¿Ğ¾.

ğŸ”½ Vivado: https://www.xilinx.com/support/download.html  
ğŸ“‚ Boards (BoardFiles): (Xilinx installation directory)/Vivado/(version)/data/xhub/boards/XilinxBoardStore/boards/Xilinx/  
ğŸ”— ĞĞ²Ñ‚Ğ¾Ñ€ pinout/XDC: https://discuss.pynq.io/t/pynq-z2-pinout/4256  
ğŸ”— GitHub: https://github.com/InputAutput/pynq-z2-without-python  
