{
  "module_name": "eth_common.h",
  "hash_id": "6d213b5dd0c8375ac0df2ff07556a48a012cc89555d06082cac630642e50c8d6",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/qed/eth_common.h",
  "human_readable_source": " \n \n\n#ifndef __ETH_COMMON__\n#define __ETH_COMMON__\n\n \n \n \n\n#define ETH_HSI_VER_MAJOR\t\t3\n#define ETH_HSI_VER_MINOR\t\t11\n\n#define ETH_HSI_VER_NO_PKT_LEN_TUNN         5\n \n#define ETH_PINNED_CONN_MAX_NUM             32\n\n#define ETH_CACHE_LINE_SIZE\t\t64\n#define ETH_RX_CQE_GAP\t\t\t32\n#define ETH_MAX_RAMROD_PER_CON\t\t8\n#define ETH_TX_BD_PAGE_SIZE_BYTES\t4096\n#define ETH_RX_BD_PAGE_SIZE_BYTES\t4096\n#define ETH_RX_CQE_PAGE_SIZE_BYTES\t4096\n#define ETH_RX_NUM_NEXT_PAGE_BDS\t2\n\n#define ETH_MAX_TUNN_LSO_INNER_IPV4_OFFSET\t253\n#define ETH_MAX_TUNN_LSO_INNER_IPV6_OFFSET\t251\n\n#define ETH_TX_MIN_BDS_PER_NON_LSO_PKT\t\t\t1\n#define ETH_TX_MAX_BDS_PER_NON_LSO_PACKET\t\t18\n#define ETH_TX_MAX_BDS_PER_LSO_PACKET\t\t\t255\n#define ETH_TX_MAX_LSO_HDR_NBD\t\t\t\t4\n#define ETH_TX_MIN_BDS_PER_LSO_PKT\t\t\t3\n#define ETH_TX_MIN_BDS_PER_TUNN_IPV6_WITH_EXT_PKT\t3\n#define ETH_TX_MIN_BDS_PER_IPV6_WITH_EXT_PKT\t\t2\n#define ETH_TX_MIN_BDS_PER_PKT_W_LOOPBACK_MODE\t\t2\n#define ETH_TX_MIN_BDS_PER_PKT_W_VPORT_FORWARDING\t4\n#define ETH_TX_MAX_NON_LSO_PKT_LEN\t\t(9700 - (4 + 4 + 12 + 8))\n#define ETH_TX_MAX_LSO_HDR_BYTES\t\t\t510\n#define ETH_TX_LSO_WINDOW_BDS_NUM\t\t\t(18 - 1)\n#define ETH_TX_LSO_WINDOW_MIN_LEN\t\t\t9700\n#define ETH_TX_MAX_LSO_PAYLOAD_LEN\t\t\t0xFE000\n#define ETH_TX_NUM_SAME_AS_LAST_ENTRIES\t\t\t320\n#define ETH_TX_INACTIVE_SAME_AS_LAST\t\t\t0xFFFF\n\n#define ETH_NUM_STATISTIC_COUNTERS\t\t\tMAX_NUM_VPORTS\n#define ETH_NUM_STATISTIC_COUNTERS_DOUBLE_VF_ZONE \\\n\t(ETH_NUM_STATISTIC_COUNTERS - MAX_NUM_VFS / 2)\n#define ETH_NUM_STATISTIC_COUNTERS_QUAD_VF_ZONE \\\n\t(ETH_NUM_STATISTIC_COUNTERS - 3 * MAX_NUM_VFS / 4)\n\n#define ETH_RX_MAX_BUFF_PER_PKT\t\t5\n#define ETH_RX_BD_THRESHOLD             16\n\n \n#define ETH_NUM_MAC_FILTERS\t\t512\n#define ETH_NUM_VLAN_FILTERS\t\t512\n\n \n#define ETH_MULTICAST_BIN_FROM_MAC_SEED\t0\n#define ETH_MULTICAST_MAC_BINS\t\t256\n#define ETH_MULTICAST_MAC_BINS_IN_REGS\t(ETH_MULTICAST_MAC_BINS / 32)\n\n \n#define ETH_FILTER_RULES_COUNT\t\t10\n#define ETH_RSS_IND_TABLE_ENTRIES_NUM\t128\n#define ETH_RSS_IND_TABLE_MASK_SIZE_REGS    (ETH_RSS_IND_TABLE_ENTRIES_NUM / 32)\n#define ETH_RSS_KEY_SIZE_REGS\t\t10\n#define ETH_RSS_ENGINE_NUM_K2\t\t207\n#define ETH_RSS_ENGINE_NUM_BB\t\t127\n\n \n#define ETH_TPA_MAX_AGGS_NUM                64\n#define ETH_TPA_CQE_START_BW_LEN_LIST_SIZE  2\n#define ETH_TPA_CQE_CONT_LEN_LIST_SIZE      6\n#define ETH_TPA_CQE_END_LEN_LIST_SIZE       4\n\n \n#define ETH_CTL_FRAME_ETH_TYPE_NUM        4\n\n \n#define ETH_GFT_TRASHCAN_VPORT         0x1FF\t \n\n \nenum dst_port_mode {\n\tDST_PORT_PHY,\n\tDST_PORT_LOOPBACK,\n\tDST_PORT_PHY_LOOPBACK,\n\tDST_PORT_DROP,\n\tMAX_DST_PORT_MODE\n};\n\n \nenum eth_addr_type {\n\tBROADCAST_ADDRESS,\n\tMULTICAST_ADDRESS,\n\tUNICAST_ADDRESS,\n\tUNKNOWN_ADDRESS,\n\tMAX_ETH_ADDR_TYPE\n};\n\nstruct eth_tx_1st_bd_flags {\n\tu8 bitfields;\n#define ETH_TX_1ST_BD_FLAGS_START_BD_MASK\t\t0x1\n#define ETH_TX_1ST_BD_FLAGS_START_BD_SHIFT\t\t0\n#define ETH_TX_1ST_BD_FLAGS_FORCE_VLAN_MODE_MASK\t0x1\n#define ETH_TX_1ST_BD_FLAGS_FORCE_VLAN_MODE_SHIFT\t1\n#define ETH_TX_1ST_BD_FLAGS_IP_CSUM_MASK\t\t0x1\n#define ETH_TX_1ST_BD_FLAGS_IP_CSUM_SHIFT\t\t2\n#define ETH_TX_1ST_BD_FLAGS_L4_CSUM_MASK\t\t0x1\n#define ETH_TX_1ST_BD_FLAGS_L4_CSUM_SHIFT\t\t3\n#define ETH_TX_1ST_BD_FLAGS_VLAN_INSERTION_MASK\t\t0x1\n#define ETH_TX_1ST_BD_FLAGS_VLAN_INSERTION_SHIFT\t4\n#define ETH_TX_1ST_BD_FLAGS_LSO_MASK\t\t\t0x1\n#define ETH_TX_1ST_BD_FLAGS_LSO_SHIFT\t\t\t5\n#define ETH_TX_1ST_BD_FLAGS_TUNN_IP_CSUM_MASK\t\t0x1\n#define ETH_TX_1ST_BD_FLAGS_TUNN_IP_CSUM_SHIFT\t\t6\n#define ETH_TX_1ST_BD_FLAGS_TUNN_L4_CSUM_MASK\t\t0x1\n#define ETH_TX_1ST_BD_FLAGS_TUNN_L4_CSUM_SHIFT\t\t7\n};\n\n \nstruct eth_tx_data_1st_bd {\n\t__le16 vlan;\n\tu8 nbds;\n\tstruct eth_tx_1st_bd_flags bd_flags;\n\t__le16 bitfields;\n#define ETH_TX_DATA_1ST_BD_TUNN_FLAG_MASK\t0x1\n#define ETH_TX_DATA_1ST_BD_TUNN_FLAG_SHIFT\t0\n#define ETH_TX_DATA_1ST_BD_RESERVED0_MASK\t0x1\n#define ETH_TX_DATA_1ST_BD_RESERVED0_SHIFT\t1\n#define ETH_TX_DATA_1ST_BD_PKT_LEN_MASK\t\t0x3FFF\n#define ETH_TX_DATA_1ST_BD_PKT_LEN_SHIFT\t2\n};\n\n \nstruct eth_tx_data_2nd_bd {\n\t__le16 tunn_ip_size;\n\t__le16\tbitfields1;\n#define ETH_TX_DATA_2ND_BD_TUNN_INNER_L2_HDR_SIZE_W_MASK\t0xF\n#define ETH_TX_DATA_2ND_BD_TUNN_INNER_L2_HDR_SIZE_W_SHIFT\t0\n#define ETH_TX_DATA_2ND_BD_TUNN_INNER_ETH_TYPE_MASK\t\t0x3\n#define ETH_TX_DATA_2ND_BD_TUNN_INNER_ETH_TYPE_SHIFT\t\t4\n#define ETH_TX_DATA_2ND_BD_DST_PORT_MODE_MASK\t\t\t0x3\n#define ETH_TX_DATA_2ND_BD_DST_PORT_MODE_SHIFT\t\t\t6\n#define ETH_TX_DATA_2ND_BD_START_BD_MASK\t\t\t0x1\n#define ETH_TX_DATA_2ND_BD_START_BD_SHIFT\t\t\t8\n#define ETH_TX_DATA_2ND_BD_TUNN_TYPE_MASK\t\t\t0x3\n#define ETH_TX_DATA_2ND_BD_TUNN_TYPE_SHIFT\t\t\t9\n#define ETH_TX_DATA_2ND_BD_TUNN_INNER_IPV6_MASK\t\t\t0x1\n#define ETH_TX_DATA_2ND_BD_TUNN_INNER_IPV6_SHIFT\t\t11\n#define ETH_TX_DATA_2ND_BD_IPV6_EXT_MASK\t\t\t0x1\n#define ETH_TX_DATA_2ND_BD_IPV6_EXT_SHIFT\t\t\t12\n#define ETH_TX_DATA_2ND_BD_TUNN_IPV6_EXT_MASK\t\t\t0x1\n#define ETH_TX_DATA_2ND_BD_TUNN_IPV6_EXT_SHIFT\t\t\t13\n#define ETH_TX_DATA_2ND_BD_L4_UDP_MASK\t\t\t\t0x1\n#define ETH_TX_DATA_2ND_BD_L4_UDP_SHIFT\t\t\t\t14\n#define ETH_TX_DATA_2ND_BD_L4_PSEUDO_CSUM_MODE_MASK\t\t0x1\n#define ETH_TX_DATA_2ND_BD_L4_PSEUDO_CSUM_MODE_SHIFT\t\t15\n\t__le16 bitfields2;\n#define ETH_TX_DATA_2ND_BD_L4_HDR_START_OFFSET_W_MASK\t\t0x1FFF\n#define ETH_TX_DATA_2ND_BD_L4_HDR_START_OFFSET_W_SHIFT\t\t0\n#define ETH_TX_DATA_2ND_BD_RESERVED0_MASK\t\t\t0x7\n#define ETH_TX_DATA_2ND_BD_RESERVED0_SHIFT\t\t\t13\n};\n\n \nstruct eth_edpm_fw_data {\n\tstruct eth_tx_data_1st_bd data_1st_bd;\n\tstruct eth_tx_data_2nd_bd data_2nd_bd;\n\t__le32 reserved;\n};\n\n \nstruct eth_tunnel_parsing_flags {\n\tu8 flags;\n#define\tETH_TUNNEL_PARSING_FLAGS_TYPE_MASK\t\t0x3\n#define\tETH_TUNNEL_PARSING_FLAGS_TYPE_SHIFT\t\t0\n#define\tETH_TUNNEL_PARSING_FLAGS_TENNANT_ID_EXIST_MASK\t0x1\n#define\tETH_TUNNEL_PARSING_FLAGS_TENNANT_ID_EXIST_SHIFT\t2\n#define\tETH_TUNNEL_PARSING_FLAGS_NEXT_PROTOCOL_MASK\t0x3\n#define\tETH_TUNNEL_PARSING_FLAGS_NEXT_PROTOCOL_SHIFT\t3\n#define\tETH_TUNNEL_PARSING_FLAGS_FIRSTHDRIPMATCH_MASK\t0x1\n#define\tETH_TUNNEL_PARSING_FLAGS_FIRSTHDRIPMATCH_SHIFT\t5\n#define\tETH_TUNNEL_PARSING_FLAGS_IPV4_FRAGMENT_MASK\t0x1\n#define\tETH_TUNNEL_PARSING_FLAGS_IPV4_FRAGMENT_SHIFT\t6\n#define\tETH_TUNNEL_PARSING_FLAGS_IPV4_OPTIONS_MASK\t0x1\n#define\tETH_TUNNEL_PARSING_FLAGS_IPV4_OPTIONS_SHIFT\t7\n};\n\n \nstruct eth_pmd_flow_flags {\n\tu8 flags;\n#define ETH_PMD_FLOW_FLAGS_VALID_MASK\t\t0x1\n#define ETH_PMD_FLOW_FLAGS_VALID_SHIFT\t\t0\n#define ETH_PMD_FLOW_FLAGS_TOGGLE_MASK\t\t0x1\n#define ETH_PMD_FLOW_FLAGS_TOGGLE_SHIFT\t\t1\n#define ETH_PMD_FLOW_FLAGS_RESERVED_MASK\t0x3F\n#define ETH_PMD_FLOW_FLAGS_RESERVED_SHIFT\t2\n};\n\n \nstruct eth_fast_path_rx_reg_cqe {\n\tu8 type;\n\tu8 bitfields;\n#define ETH_FAST_PATH_RX_REG_CQE_RSS_HASH_TYPE_MASK\t0x7\n#define ETH_FAST_PATH_RX_REG_CQE_RSS_HASH_TYPE_SHIFT\t0\n#define ETH_FAST_PATH_RX_REG_CQE_TC_MASK\t\t0xF\n#define ETH_FAST_PATH_RX_REG_CQE_TC_SHIFT\t\t3\n#define ETH_FAST_PATH_RX_REG_CQE_RESERVED0_MASK\t\t0x1\n#define ETH_FAST_PATH_RX_REG_CQE_RESERVED0_SHIFT\t7\n\t__le16 pkt_len;\n\tstruct parsing_and_err_flags pars_flags;\n\t__le16 vlan_tag;\n\t__le32 rss_hash;\n\t__le16 len_on_first_bd;\n\tu8 placement_offset;\n\tstruct eth_tunnel_parsing_flags tunnel_pars_flags;\n\tu8 bd_num;\n\tu8 reserved;\n\t__le16 reserved2;\n\t__le32 flow_id_or_resource_id;\n\tu8 reserved1[7];\n\tstruct eth_pmd_flow_flags pmd_flags;\n};\n\n \nstruct eth_fast_path_rx_tpa_cont_cqe {\n\tu8 type;\n\tu8 tpa_agg_index;\n\t__le16 len_list[ETH_TPA_CQE_CONT_LEN_LIST_SIZE];\n\tu8 reserved;\n\tu8 reserved1;\n\t__le16 reserved2[ETH_TPA_CQE_CONT_LEN_LIST_SIZE];\n\tu8 reserved3[3];\n\tstruct eth_pmd_flow_flags pmd_flags;\n};\n\n \nstruct eth_fast_path_rx_tpa_end_cqe {\n\tu8 type;\n\tu8 tpa_agg_index;\n\t__le16 total_packet_len;\n\tu8 num_of_bds;\n\tu8 end_reason;\n\t__le16 num_of_coalesced_segs;\n\t__le32 ts_delta;\n\t__le16 len_list[ETH_TPA_CQE_END_LEN_LIST_SIZE];\n\t__le16 reserved3[ETH_TPA_CQE_END_LEN_LIST_SIZE];\n\t__le16 reserved1;\n\tu8 reserved2;\n\tstruct eth_pmd_flow_flags pmd_flags;\n};\n\n \nstruct eth_fast_path_rx_tpa_start_cqe {\n\tu8 type;\n\tu8 bitfields;\n#define ETH_FAST_PATH_RX_TPA_START_CQE_RSS_HASH_TYPE_MASK\t0x7\n#define ETH_FAST_PATH_RX_TPA_START_CQE_RSS_HASH_TYPE_SHIFT\t0\n#define ETH_FAST_PATH_RX_TPA_START_CQE_TC_MASK\t\t\t0xF\n#define ETH_FAST_PATH_RX_TPA_START_CQE_TC_SHIFT\t\t\t3\n#define ETH_FAST_PATH_RX_TPA_START_CQE_RESERVED0_MASK\t\t0x1\n#define ETH_FAST_PATH_RX_TPA_START_CQE_RESERVED0_SHIFT\t\t7\n\t__le16 seg_len;\n\tstruct parsing_and_err_flags pars_flags;\n\t__le16 vlan_tag;\n\t__le32 rss_hash;\n\t__le16 len_on_first_bd;\n\tu8 placement_offset;\n\tstruct eth_tunnel_parsing_flags tunnel_pars_flags;\n\tu8 tpa_agg_index;\n\tu8 header_len;\n\t__le16 bw_ext_bd_len_list[ETH_TPA_CQE_START_BW_LEN_LIST_SIZE];\n\t__le16 reserved2;\n\t__le32 flow_id_or_resource_id;\n\tu8 reserved[3];\n\tstruct eth_pmd_flow_flags pmd_flags;\n};\n\n \nenum eth_l4_pseudo_checksum_mode {\n\tETH_L4_PSEUDO_CSUM_CORRECT_LENGTH,\n\tETH_L4_PSEUDO_CSUM_ZERO_LENGTH,\n\tMAX_ETH_L4_PSEUDO_CHECKSUM_MODE\n};\n\nstruct eth_rx_bd {\n\tstruct regpair addr;\n};\n\n \nstruct eth_slow_path_rx_cqe {\n\tu8 type;\n\tu8 ramrod_cmd_id;\n\tu8 error_flag;\n\tu8 reserved[25];\n\t__le16 echo;\n\tu8 reserved1;\n\tstruct eth_pmd_flow_flags pmd_flags;\n};\n\n \nunion eth_rx_cqe {\n\tstruct eth_fast_path_rx_reg_cqe fast_path_regular;\n\tstruct eth_fast_path_rx_tpa_start_cqe fast_path_tpa_start;\n\tstruct eth_fast_path_rx_tpa_cont_cqe fast_path_tpa_cont;\n\tstruct eth_fast_path_rx_tpa_end_cqe fast_path_tpa_end;\n\tstruct eth_slow_path_rx_cqe slow_path;\n};\n\n \nenum eth_rx_cqe_type {\n\tETH_RX_CQE_TYPE_UNUSED,\n\tETH_RX_CQE_TYPE_REGULAR,\n\tETH_RX_CQE_TYPE_SLOW_PATH,\n\tETH_RX_CQE_TYPE_TPA_START,\n\tETH_RX_CQE_TYPE_TPA_CONT,\n\tETH_RX_CQE_TYPE_TPA_END,\n\tMAX_ETH_RX_CQE_TYPE\n};\n\nstruct eth_rx_pmd_cqe {\n\tunion eth_rx_cqe cqe;\n\tu8 reserved[ETH_RX_CQE_GAP];\n};\n\nenum eth_rx_tunn_type {\n\tETH_RX_NO_TUNN,\n\tETH_RX_TUNN_GENEVE,\n\tETH_RX_TUNN_GRE,\n\tETH_RX_TUNN_VXLAN,\n\tMAX_ETH_RX_TUNN_TYPE\n};\n\n \nenum eth_tpa_end_reason {\n\tETH_AGG_END_UNUSED,\n\tETH_AGG_END_SP_UPDATE,\n\tETH_AGG_END_MAX_LEN,\n\tETH_AGG_END_LAST_SEG,\n\tETH_AGG_END_TIMEOUT,\n\tETH_AGG_END_NOT_CONSISTENT,\n\tETH_AGG_END_OUT_OF_ORDER,\n\tETH_AGG_END_NON_TPA_SEG,\n\tMAX_ETH_TPA_END_REASON\n};\n\n \nstruct eth_tx_1st_bd {\n\tstruct regpair addr;\n\t__le16 nbytes;\n\tstruct eth_tx_data_1st_bd data;\n};\n\n \nstruct eth_tx_2nd_bd {\n\tstruct regpair addr;\n\t__le16 nbytes;\n\tstruct eth_tx_data_2nd_bd data;\n};\n\n \nstruct eth_tx_data_3rd_bd {\n\t__le16 lso_mss;\n\t__le16 bitfields;\n#define ETH_TX_DATA_3RD_BD_TCP_HDR_LEN_DW_MASK\t0xF\n#define ETH_TX_DATA_3RD_BD_TCP_HDR_LEN_DW_SHIFT\t0\n#define ETH_TX_DATA_3RD_BD_HDR_NBD_MASK\t\t0xF\n#define ETH_TX_DATA_3RD_BD_HDR_NBD_SHIFT\t4\n#define ETH_TX_DATA_3RD_BD_START_BD_MASK\t0x1\n#define ETH_TX_DATA_3RD_BD_START_BD_SHIFT\t8\n#define ETH_TX_DATA_3RD_BD_RESERVED0_MASK\t0x7F\n#define ETH_TX_DATA_3RD_BD_RESERVED0_SHIFT\t9\n\tu8 tunn_l4_hdr_start_offset_w;\n\tu8 tunn_hdr_size_w;\n};\n\n \nstruct eth_tx_3rd_bd {\n\tstruct regpair addr;\n\t__le16 nbytes;\n\tstruct eth_tx_data_3rd_bd data;\n};\n\n \nstruct eth_tx_data_4th_bd {\n\tu8 dst_vport_id;\n\tu8 reserved4;\n\t__le16 bitfields;\n#define ETH_TX_DATA_4TH_BD_DST_VPORT_ID_VALID_MASK  0x1\n#define ETH_TX_DATA_4TH_BD_DST_VPORT_ID_VALID_SHIFT 0\n#define ETH_TX_DATA_4TH_BD_RESERVED1_MASK           0x7F\n#define ETH_TX_DATA_4TH_BD_RESERVED1_SHIFT          1\n#define ETH_TX_DATA_4TH_BD_START_BD_MASK            0x1\n#define ETH_TX_DATA_4TH_BD_START_BD_SHIFT           8\n#define ETH_TX_DATA_4TH_BD_RESERVED2_MASK           0x7F\n#define ETH_TX_DATA_4TH_BD_RESERVED2_SHIFT          9\n\t__le16 reserved3;\n};\n\n \nstruct eth_tx_4th_bd {\n\tstruct regpair addr;  \n\t__le16 nbytes;  \n\tstruct eth_tx_data_4th_bd data;  \n};\n\n \nstruct eth_tx_data_bd {\n\t__le16 reserved0;\n\t__le16 bitfields;\n#define ETH_TX_DATA_BD_RESERVED1_MASK\t0xFF\n#define ETH_TX_DATA_BD_RESERVED1_SHIFT\t0\n#define ETH_TX_DATA_BD_START_BD_MASK\t0x1\n#define ETH_TX_DATA_BD_START_BD_SHIFT\t8\n#define ETH_TX_DATA_BD_RESERVED2_MASK\t0x7F\n#define ETH_TX_DATA_BD_RESERVED2_SHIFT\t9\n\t__le16 reserved3;\n};\n\n \nstruct eth_tx_bd {\n\tstruct regpair addr;\n\t__le16 nbytes;\n\tstruct eth_tx_data_bd data;\n};\n\nunion eth_tx_bd_types {\n\tstruct eth_tx_1st_bd first_bd;\n\tstruct eth_tx_2nd_bd second_bd;\n\tstruct eth_tx_3rd_bd third_bd;\n\tstruct eth_tx_4th_bd fourth_bd;\n\tstruct eth_tx_bd reg_bd;\n};\n\n \nenum eth_tx_tunn_type {\n\tETH_TX_TUNN_GENEVE,\n\tETH_TX_TUNN_TTAG,\n\tETH_TX_TUNN_GRE,\n\tETH_TX_TUNN_VXLAN,\n\tMAX_ETH_TX_TUNN_TYPE\n};\n\n \nstruct mstorm_eth_queue_zone {\n\tstruct eth_rx_prod_data rx_producers;\n\t__le32 reserved[3];\n};\n\n \nstruct xstorm_eth_queue_zone {\n\tstruct coalescing_timeset int_coalescing_timeset;\n\tu8 reserved[7];\n};\n\n \nstruct eth_db_data {\n\tu8 params;\n#define ETH_DB_DATA_DEST_MASK\t\t0x3\n#define ETH_DB_DATA_DEST_SHIFT\t\t0\n#define ETH_DB_DATA_AGG_CMD_MASK\t0x3\n#define ETH_DB_DATA_AGG_CMD_SHIFT\t2\n#define ETH_DB_DATA_BYPASS_EN_MASK\t0x1\n#define ETH_DB_DATA_BYPASS_EN_SHIFT\t4\n#define ETH_DB_DATA_RESERVED_MASK\t0x1\n#define ETH_DB_DATA_RESERVED_SHIFT\t5\n#define ETH_DB_DATA_AGG_VAL_SEL_MASK\t0x3\n#define ETH_DB_DATA_AGG_VAL_SEL_SHIFT\t6\n\tu8 agg_flags;\n\t__le16 bd_prod;\n};\n\n \nenum rss_hash_type {\n\tRSS_HASH_TYPE_DEFAULT = 0,\n\tRSS_HASH_TYPE_IPV4 = 1,\n\tRSS_HASH_TYPE_TCP_IPV4 = 2,\n\tRSS_HASH_TYPE_IPV6 = 3,\n\tRSS_HASH_TYPE_TCP_IPV6 = 4,\n\tRSS_HASH_TYPE_UDP_IPV4 = 5,\n\tRSS_HASH_TYPE_UDP_IPV6 = 6,\n\tMAX_RSS_HASH_TYPE\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}