// Seed: 2469863878
module module_0 (
    input  id_0,
    output id_1,
    input  id_2
);
  logic id_3;
  logic id_4 = 1;
  assign id_4 = 1;
  always @* begin
    id_1 <= 1;
  end
  assign id_1 = {id_0[1], 1} & 1'b0;
endmodule
