// Seed: 2893411654
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri1 id_4,
    output tri1 id_5,
    input wor id_6,
    output tri0 id_7,
    output supply0 id_8,
    input wor id_9,
    input uwire id_10,
    input wor id_11,
    input uwire id_12,
    output wire id_13,
    input uwire id_14,
    input tri id_15,
    output supply1 id_16,
    input supply1 id_17,
    input wor id_18,
    input wire id_19
);
  genvar id_21;
  assign id_16 = 1;
  wire id_22;
  assign id_13 = id_6;
  uwire id_23 = 1;
endmodule
module module_1 (
    input  wire id_0,
    output wand id_1,
    output wand id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  module_0(
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0
  );
endmodule
