// Seed: 2152019187
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output tri1 id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4.id_8 = 1;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_15 = 32'd56,
    parameter id_4  = 32'd44,
    parameter id_7  = 32'd60
) (
    output tri0 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input uwire id_3,
    input supply1 _id_4,
    inout tri id_5,
    output tri id_6,
    input wire _id_7,
    input supply0 id_8,
    output tri id_9,
    input wor id_10,
    output tri0 id_11,
    output uwire id_12,
    output wand id_13,
    input wor id_14,
    input wand _id_15,
    output supply1 id_16
);
  logic [id_7 : id_15  *  -1  -  id_4] id_18 = id_15;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
  assign id_12 = 1;
endmodule
