Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Sun May 13 23:11:04 2018
| Host             : air540 running 64-bit Ubuntu 16.04.3 LTS
| Command          : report_power -file xillydemo_power_routed.rpt -pb xillydemo_power_summary_routed.pb -rpx xillydemo_power_routed.rpx
| Design           : xillydemo
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.735        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.591        |
| Device Static (W)        | 0.145        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.0         |
| Junction Temperature (C) | 45.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.033 |        3 |       --- |             --- |
| Slice Logic              |     0.010 |    21325 |       --- |             --- |
|   LUT as Logic           |     0.008 |     8439 |     53200 |           15.86 |
|   CARRY4                 |    <0.001 |      950 |     13300 |            7.14 |
|   Register               |    <0.001 |     9072 |    106400 |            8.53 |
|   LUT as Distributed RAM |    <0.001 |      186 |     17400 |            1.07 |
|   F7/F8 Muxes            |    <0.001 |       89 |     53200 |            0.17 |
|   LUT as Shift Register  |    <0.001 |      293 |     17400 |            1.68 |
|   Others                 |     0.000 |      840 |       --- |             --- |
| Signals                  |     0.011 |    16190 |       --- |             --- |
| Block RAM                |     0.006 |     32.5 |       140 |           23.21 |
| DSPs                     |    <0.001 |       35 |       220 |           15.91 |
| PS7                      |     1.531 |        1 |       --- |             --- |
| Static Power             |     0.145 |          |           |                 |
| Total                    |     1.735 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.076 |       0.059 |      0.017 |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.751 |       0.720 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+----------------------------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                                                 | Constraint (ns) |
+------------+----------------------------------------------------------------------------------------+-----------------+
| clk_fpga_1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |            10.0 |
+------------+----------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------+-----------+
| Name                                                             | Power (W) |
+------------------------------------------------------------------+-----------+
| xillydemo                                                        |     1.591 |
|   demoarray_reg_0_31_0_0                                         |    <0.001 |
|   demoarray_reg_0_31_1_1                                         |    <0.001 |
|   demoarray_reg_0_31_2_2                                         |    <0.001 |
|   demoarray_reg_0_31_3_3                                         |    <0.001 |
|   demoarray_reg_0_31_4_4                                         |    <0.001 |
|   demoarray_reg_0_31_5_5                                         |    <0.001 |
|   demoarray_reg_0_31_6_6                                         |    <0.001 |
|   demoarray_reg_0_31_7_7                                         |    <0.001 |
|   fifo_32_0                                                      |     0.002 |
|     U0                                                           |     0.002 |
|       inst_fifo_gen                                              |     0.002 |
|         gconvfifo.rf                                             |     0.002 |
|           grf.rf                                                 |     0.002 |
|             gntv_or_sync_fifo.gl0.rd                             |    <0.001 |
|               grss.rsts                                          |    <0.001 |
|                 c1                                               |     0.000 |
|                 c2                                               |    <0.001 |
|               rpntr                                              |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                             |    <0.001 |
|               gwss.wsts                                          |    <0.001 |
|                 c0                                               |    <0.001 |
|                 c1                                               |    <0.001 |
|               wpntr                                              |    <0.001 |
|             gntv_or_sync_fifo.mem                                |     0.002 |
|               gbm.gbmg.gbmga.ngecc.bmg                           |     0.002 |
|                 inst_blk_mem_gen                                 |     0.002 |
|                   gnbram.gnativebmg.native_blk_mem_gen           |     0.002 |
|                     valid.cstr                                   |     0.002 |
|                       ramloop[0].ram.r                           |     0.002 |
|                         prim_noinit.ram                          |     0.002 |
|   fifo_32_1                                                      |     0.002 |
|     U0                                                           |     0.002 |
|       inst_fifo_gen                                              |     0.002 |
|         gconvfifo.rf                                             |     0.002 |
|           grf.rf                                                 |     0.002 |
|             gntv_or_sync_fifo.gl0.rd                             |    <0.001 |
|               grss.rsts                                          |    <0.001 |
|                 c1                                               |     0.000 |
|                 c2                                               |     0.000 |
|               rpntr                                              |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                             |    <0.001 |
|               gwss.wsts                                          |    <0.001 |
|                 c0                                               |    <0.001 |
|                 c1                                               |    <0.001 |
|               wpntr                                              |    <0.001 |
|             gntv_or_sync_fifo.mem                                |     0.001 |
|               gbm.gbmg.gbmga.ngecc.bmg                           |     0.001 |
|                 inst_blk_mem_gen                                 |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen           |     0.001 |
|                     valid.cstr                                   |     0.001 |
|                       ramloop[0].ram.r                           |     0.001 |
|                         prim_noinit.ram                          |     0.001 |
|   fifo_8                                                         |     0.001 |
|     U0                                                           |     0.001 |
|       inst_fifo_gen                                              |     0.001 |
|         gconvfifo.rf                                             |     0.001 |
|           grf.rf                                                 |     0.001 |
|             gntv_or_sync_fifo.gl0.rd                             |    <0.001 |
|               grss.rsts                                          |    <0.001 |
|                 c1                                               |     0.000 |
|                 c2                                               |    <0.001 |
|               rpntr                                              |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                             |    <0.001 |
|               gwss.wsts                                          |    <0.001 |
|                 c0                                               |    <0.001 |
|                 c1                                               |    <0.001 |
|               wpntr                                              |    <0.001 |
|             gntv_or_sync_fifo.mem                                |    <0.001 |
|               gbm.gbmg.gbmga.ngecc.bmg                           |    <0.001 |
|                 inst_blk_mem_gen                                 |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen           |    <0.001 |
|                     valid.cstr                                   |    <0.001 |
|                       ramloop[0].ram.r                           |    <0.001 |
|                         prim_noinit.ram                          |    <0.001 |
|   litearray0_reg_0_31_0_0                                        |    <0.001 |
|   litearray0_reg_0_31_1_1                                        |    <0.001 |
|   litearray0_reg_0_31_2_2                                        |    <0.001 |
|   litearray0_reg_0_31_3_3                                        |    <0.001 |
|   litearray0_reg_0_31_4_4                                        |    <0.001 |
|   litearray0_reg_0_31_5_5                                        |    <0.001 |
|   litearray0_reg_0_31_6_6                                        |    <0.001 |
|   litearray0_reg_0_31_7_7                                        |    <0.001 |
|   litearray1_reg_0_31_0_0                                        |    <0.001 |
|   litearray1_reg_0_31_1_1                                        |    <0.001 |
|   litearray1_reg_0_31_2_2                                        |    <0.001 |
|   litearray1_reg_0_31_3_3                                        |    <0.001 |
|   litearray1_reg_0_31_4_4                                        |    <0.001 |
|   litearray1_reg_0_31_5_5                                        |    <0.001 |
|   litearray1_reg_0_31_6_6                                        |    <0.001 |
|   litearray1_reg_0_31_7_7                                        |    <0.001 |
|   litearray2_reg_0_31_0_0                                        |    <0.001 |
|   litearray2_reg_0_31_1_1                                        |    <0.001 |
|   litearray2_reg_0_31_2_2                                        |    <0.001 |
|   litearray2_reg_0_31_3_3                                        |    <0.001 |
|   litearray2_reg_0_31_4_4                                        |    <0.001 |
|   litearray2_reg_0_31_5_5                                        |    <0.001 |
|   litearray2_reg_0_31_6_6                                        |    <0.001 |
|   litearray2_reg_0_31_7_7                                        |    <0.001 |
|   litearray3_reg_0_31_0_0                                        |    <0.001 |
|   litearray3_reg_0_31_1_1                                        |    <0.001 |
|   litearray3_reg_0_31_2_2                                        |    <0.001 |
|   litearray3_reg_0_31_3_3                                        |    <0.001 |
|   litearray3_reg_0_31_4_4                                        |    <0.001 |
|   litearray3_reg_0_31_5_5                                        |    <0.001 |
|   litearray3_reg_0_31_6_6                                        |    <0.001 |
|   litearray3_reg_0_31_7_7                                        |    <0.001 |
|   test_fpga_design                                               |     0.021 |
|     grp_cnn_xcel_fu_114                                          |     0.020 |
|       dut_uitofp_32ns_3Aem_U101                                  |    <0.001 |
|         dut_ap_uitofp_4_no_dsp_32_u                              |    <0.001 |
|           U0                                                     |    <0.001 |
|             i_synth                                              |    <0.001 |
|               FIX_TO_FLT_OP.SPD.OP                               |    <0.001 |
|                 EXP                                              |    <0.001 |
|                   ZERO_DELAY                                     |    <0.001 |
|                     i_pipe                                       |    <0.001 |
|                 FIXED_DATA_SIGNED.M_ABS                          |     0.000 |
|                 LZE                                              |    <0.001 |
|                   ENCODE[0].DIST_DEL                             |    <0.001 |
|                     i_pipe                                       |    <0.001 |
|                   ENCODE[1].DIST_DEL                             |    <0.001 |
|                     i_pipe                                       |    <0.001 |
|                   ENCODE[1].MUX_0                                |    <0.001 |
|                     OP_DEL                                       |    <0.001 |
|                       i_pipe                                     |    <0.001 |
|                   TWO.DIST_DEL                                   |    <0.001 |
|                     i_pipe                                       |    <0.001 |
|                   ZERO_DET_CC_1                                  |    <0.001 |
|                   ZERO_DET_CC_2.CC                               |    <0.001 |
|                 NEED_Z_DET.Z_DET                                 |    <0.001 |
|                   ENCODE[1].Z_DET_DEL                            |    <0.001 |
|                     i_pipe                                       |    <0.001 |
|                   ENCODE[2].Z_DET_DEL                            |    <0.001 |
|                     i_pipe                                       |    <0.001 |
|                   Z_C_DEL                                        |    <0.001 |
|                     i_pipe                                       |    <0.001 |
|                 NORM_SHIFT                                       |    <0.001 |
|                   MUX_LOOP[1].DEL_SHIFT                          |    <0.001 |
|                     i_pipe                                       |    <0.001 |
|                   MUX_LOOP[2].DEL_SHIFT                          |    <0.001 |
|                     i_pipe                                       |    <0.001 |
|                 OP                                               |    <0.001 |
|                 ROUND                                            |     0.000 |
|                   LOGIC.RND1                                     |     0.000 |
|                   LOGIC.RND2                                     |     0.000 |
|                   RND_BIT_GEN                                    |     0.000 |
|                     NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1          |     0.000 |
|                 Z_C_DEL                                          |    <0.001 |
|                   i_pipe                                         |    <0.001 |
|       grp_perform_conv_1_fu_258                                  |     0.009 |
|         b_conv12_U                                               |    <0.001 |
|           perform_conv_1_b_cud_rom_U                             |    <0.001 |
|         dut_mac_muladd_6nibs_U16                                 |     0.000 |
|           dut_mac_muladd_6nibs_DSP48_0_U                         |     0.000 |
|         dut_mac_muladd_6nibs_U17                                 |    <0.001 |
|           dut_mac_muladd_6nibs_DSP48_0_U                         |    <0.001 |
|         dut_mul_mul_11ns_jbC_U18                                 |     0.000 |
|           dut_mul_mul_11ns_jbC_DSP48_1_U                         |     0.000 |
|         dut_mul_mul_11ns_jbC_U22                                 |     0.000 |
|           dut_mul_mul_11ns_jbC_DSP48_1_U                         |     0.000 |
|         dut_mul_mul_11ns_jbC_U24                                 |     0.000 |
|           dut_mul_mul_11ns_jbC_DSP48_1_U                         |     0.000 |
|         dut_mul_mul_12ns_kbM_U19                                 |    <0.001 |
|           dut_mul_mul_12ns_kbM_DSP48_2_U                         |    <0.001 |
|         dut_mul_mul_12ns_kbM_U20                                 |     0.000 |
|           dut_mul_mul_12ns_kbM_DSP48_2_U                         |     0.000 |
|         dut_mul_mul_12ns_kbM_U32                                 |     0.000 |
|           dut_mul_mul_12ns_kbM_DSP48_2_U                         |     0.000 |
|         dut_mul_mul_12s_1lbW_U21                                 |     0.000 |
|           dut_mul_mul_12s_1lbW_DSP48_3_U                         |     0.000 |
|         dut_mul_mul_12s_1lbW_U23                                 |     0.000 |
|           dut_mul_mul_12s_1lbW_DSP48_3_U                         |     0.000 |
|         dut_mul_mul_12s_1lbW_U25                                 |     0.000 |
|           dut_mul_mul_12s_1lbW_DSP48_3_U                         |     0.000 |
|         dut_mul_mul_12s_1lbW_U26                                 |     0.000 |
|           dut_mul_mul_12s_1lbW_DSP48_3_U                         |     0.000 |
|         dut_mul_mul_12s_1lbW_U27                                 |     0.000 |
|           dut_mul_mul_12s_1lbW_DSP48_3_U                         |     0.000 |
|         dut_mul_mul_12s_1lbW_U28                                 |     0.000 |
|           dut_mul_mul_12s_1lbW_DSP48_3_U                         |     0.000 |
|         dut_mul_mul_12s_1lbW_U29                                 |     0.000 |
|           dut_mul_mul_12s_1lbW_DSP48_3_U                         |     0.000 |
|         dut_mul_mul_12s_1lbW_U30                                 |     0.000 |
|           dut_mul_mul_12s_1lbW_DSP48_3_U                         |     0.000 |
|         dut_mul_mul_12s_1lbW_U31                                 |     0.000 |
|           dut_mul_mul_12s_1lbW_DSP48_3_U                         |     0.000 |
|         dut_mux_532_14_1_1_U13                                   |    <0.001 |
|         dut_mux_532_14_1_1_U15                                   |    <0.001 |
|         dut_urem_10ns_4nsdEe_U1                                  |    <0.001 |
|           dut_urem_10ns_4nsdEe_div_U                             |    <0.001 |
|             dut_urem_10ns_4nsdEe_div_u_0                         |    <0.001 |
|         dut_urem_10ns_4nsdEe_U2                                  |     0.002 |
|           dut_urem_10ns_4nsdEe_div_U                             |     0.002 |
|             dut_urem_10ns_4nsdEe_div_u_0                         |     0.002 |
|         dut_urem_10ns_4nshbi_U14                                 |    <0.001 |
|           dut_urem_10ns_4nshbi_div_U                             |    <0.001 |
|             dut_urem_10ns_4nshbi_div_u_0                         |    <0.001 |
|         dut_urem_6ns_3ns_fYi_U10                                 |    <0.001 |
|           dut_urem_6ns_3ns_fYi_div_U                             |    <0.001 |
|             dut_urem_6ns_3ns_fYi_div_u_0                         |    <0.001 |
|         dut_urem_6ns_3ns_fYi_U11                                 |    <0.001 |
|           dut_urem_6ns_3ns_fYi_div_U                             |    <0.001 |
|             dut_urem_6ns_3ns_fYi_div_u_0                         |    <0.001 |
|         dut_urem_6ns_3ns_fYi_U12                                 |    <0.001 |
|           dut_urem_6ns_3ns_fYi_div_U                             |    <0.001 |
|             dut_urem_6ns_3ns_fYi_div_u_0                         |    <0.001 |
|         dut_urem_6ns_3ns_fYi_U4                                  |    <0.001 |
|           dut_urem_6ns_3ns_fYi_div_U                             |    <0.001 |
|             dut_urem_6ns_3ns_fYi_div_u_0                         |    <0.001 |
|         dut_urem_6ns_3ns_fYi_U7                                  |    <0.001 |
|           dut_urem_6ns_3ns_fYi_div_U                             |    <0.001 |
|             dut_urem_6ns_3ns_fYi_div_u_0                         |    <0.001 |
|         dut_urem_6ns_3ns_fYi_U8                                  |    <0.001 |
|           dut_urem_6ns_3ns_fYi_div_U                             |    <0.001 |
|             dut_urem_6ns_3ns_fYi_div_u_0                         |    <0.001 |
|         dut_urem_6ns_4ns_g8j_U6                                  |    <0.001 |
|           dut_urem_6ns_4ns_g8j_div_U                             |    <0.001 |
|             dut_urem_6ns_4ns_g8j_div_u_0                         |    <0.001 |
|         dut_urem_9ns_3ns_eOg_U3                                  |    <0.001 |
|           dut_urem_9ns_3ns_eOg_div_U                             |    <0.001 |
|             dut_urem_9ns_3ns_eOg_div_u_0                         |    <0.001 |
|         dut_urem_9ns_3ns_eOg_U5                                  |    <0.001 |
|           dut_urem_9ns_3ns_eOg_div_U                             |    <0.001 |
|             dut_urem_9ns_3ns_eOg_div_u_0                         |    <0.001 |
|         dut_urem_9ns_3ns_eOg_U9                                  |    <0.001 |
|           dut_urem_9ns_3ns_eOg_div_U                             |    <0.001 |
|             dut_urem_9ns_3ns_eOg_div_u_0                         |    <0.001 |
|         w_conv11_U                                               |    <0.001 |
|           perform_conv_1_w_bkb_rom_U                             |    <0.001 |
|       grp_perform_conv_fu_274                                    |     0.009 |
|         b_conv24_U                                               |    <0.001 |
|           perform_conv_b_concg_rom_U                             |    <0.001 |
|         dut_mul_mul_12ns_kbM_U71                                 |     0.000 |
|           dut_mul_mul_12ns_kbM_DSP48_2_U                         |     0.000 |
|         dut_mul_mul_12ns_kbM_U72                                 |     0.000 |
|           dut_mul_mul_12ns_kbM_DSP48_2_U                         |     0.000 |
|         dut_mul_mul_12ns_kbM_U73                                 |     0.000 |
|           dut_mul_mul_12ns_kbM_DSP48_2_U                         |     0.000 |
|         dut_mul_mul_12ns_kbM_U74                                 |     0.000 |
|           dut_mul_mul_12ns_kbM_DSP48_2_U                         |     0.000 |
|         dut_mul_mul_12ns_kbM_U75                                 |     0.000 |
|           dut_mul_mul_12ns_kbM_DSP48_2_U                         |     0.000 |
|         dut_mul_mul_12ns_kbM_U76                                 |     0.000 |
|           dut_mul_mul_12ns_kbM_DSP48_2_U                         |     0.000 |
|         dut_mul_mul_12ns_kbM_U77                                 |     0.000 |
|           dut_mul_mul_12ns_kbM_DSP48_2_U                         |     0.000 |
|         dut_mul_mul_12ns_kbM_U78                                 |     0.000 |
|           dut_mul_mul_12ns_kbM_DSP48_2_U                         |     0.000 |
|         dut_mul_mul_12ns_kbM_U79                                 |     0.000 |
|           dut_mul_mul_12ns_kbM_DSP48_2_U                         |     0.000 |
|         dut_mul_mul_14s_1pcA_U80                                 |     0.000 |
|           dut_mul_mul_14s_1pcA_DSP48_4_U                         |     0.000 |
|         dut_mul_mul_14s_1pcA_U81                                 |     0.000 |
|           dut_mul_mul_14s_1pcA_DSP48_4_U                         |     0.000 |
|         dut_mul_mul_14s_1pcA_U82                                 |     0.000 |
|           dut_mul_mul_14s_1pcA_DSP48_4_U                         |     0.000 |
|         dut_mul_mul_14s_1pcA_U83                                 |     0.000 |
|           dut_mul_mul_14s_1pcA_DSP48_4_U                         |     0.000 |
|         dut_mul_mul_14s_1pcA_U84                                 |     0.000 |
|           dut_mul_mul_14s_1pcA_DSP48_4_U                         |     0.000 |
|         dut_mul_mul_14s_1pcA_U85                                 |     0.000 |
|           dut_mul_mul_14s_1pcA_DSP48_4_U                         |     0.000 |
|         dut_mul_mul_14s_1pcA_U86                                 |     0.000 |
|           dut_mul_mul_14s_1pcA_DSP48_4_U                         |     0.000 |
|         dut_mul_mul_14s_1pcA_U87                                 |     0.000 |
|           dut_mul_mul_14s_1pcA_DSP48_4_U                         |     0.000 |
|         dut_mul_mul_14s_1pcA_U88                                 |     0.000 |
|           dut_mul_mul_14s_1pcA_DSP48_4_U                         |     0.000 |
|         dut_urem_10ns_4nsocq_U53                                 |    <0.001 |
|           dut_urem_10ns_4nsocq_div_U                             |    <0.001 |
|             dut_urem_10ns_4nsocq_div_u_0                         |    <0.001 |
|         dut_urem_10ns_4nsocq_U54                                 |    <0.001 |
|           dut_urem_10ns_4nsocq_div_U                             |    <0.001 |
|             dut_urem_10ns_4nsocq_div_u_0                         |    <0.001 |
|         dut_urem_10ns_4nsocq_U55                                 |    <0.001 |
|           dut_urem_10ns_4nsocq_div_U                             |    <0.001 |
|             dut_urem_10ns_4nsocq_div_u_0                         |    <0.001 |
|         dut_urem_10ns_4nsocq_U56                                 |    <0.001 |
|           dut_urem_10ns_4nsocq_div_U                             |    <0.001 |
|             dut_urem_10ns_4nsocq_div_u_0                         |    <0.001 |
|         dut_urem_10ns_4nsocq_U57                                 |    <0.001 |
|           dut_urem_10ns_4nsocq_div_U                             |    <0.001 |
|             dut_urem_10ns_4nsocq_div_u_0                         |    <0.001 |
|         dut_urem_10ns_4nsocq_U58                                 |    <0.001 |
|           dut_urem_10ns_4nsocq_div_U                             |    <0.001 |
|             dut_urem_10ns_4nsocq_div_u_0                         |    <0.001 |
|         dut_urem_10ns_4nsocq_U59                                 |    <0.001 |
|           dut_urem_10ns_4nsocq_div_U                             |    <0.001 |
|             dut_urem_10ns_4nsocq_div_u_0                         |    <0.001 |
|         dut_urem_10ns_4nsocq_U60                                 |    <0.001 |
|           dut_urem_10ns_4nsocq_div_U                             |    <0.001 |
|             dut_urem_10ns_4nsocq_div_u_0                         |    <0.001 |
|         dut_urem_10ns_4nsocq_U61                                 |    <0.001 |
|           dut_urem_10ns_4nsocq_div_U                             |    <0.001 |
|             dut_urem_10ns_4nsocq_div_u_0                         |    <0.001 |
|         w_conv23_U                                               |    <0.001 |
|           perform_conv_w_comb6_rom_U                             |    <0.001 |
|       grp_reshape_fu_288                                         |    <0.001 |
|       mem_conv1_0_V_U                                            |    <0.001 |
|         cnn_xcel_mem_convqcK_ram_U                               |    <0.001 |
|       mem_conv1_1_V_U                                            |    <0.001 |
|         cnn_xcel_mem_convqcK_ram_U                               |    <0.001 |
|       mem_conv1_2_V_U                                            |    <0.001 |
|         cnn_xcel_mem_convsc4_ram_U                               |    <0.001 |
|       mem_conv2_0_V_U                                            |    <0.001 |
|         cnn_xcel_mem_convtde_ram_U                               |    <0.001 |
|       mem_conv2_1_V_U                                            |    <0.001 |
|         cnn_xcel_mem_convtde_ram_U                               |    <0.001 |
|       mem_conv2_2_V_U                                            |    <0.001 |
|         cnn_xcel_mem_convtde_ram_U                               |    <0.001 |
|       mem_conv2_3_V_U                                            |    <0.001 |
|         cnn_xcel_mem_convtde_ram_U                               |    <0.001 |
|       mem_conv2_4_V_U                                            |    <0.001 |
|         cnn_xcel_mem_convtde_ram_U                               |    <0.001 |
|       mem_conv3_V_U                                              |    <0.001 |
|         cnn_xcel_mem_convyd2_ram_U                               |    <0.001 |
|       reshape_output_V_U                                         |    <0.001 |
|         cnn_xcel_mem_convyd2_ram_U                               |    <0.001 |
|     result_U                                                     |    <0.001 |
|       dut_result_ram_U                                           |    <0.001 |
|   xillybus_ins                                                   |     1.565 |
|     system_i                                                     |     1.547 |
|       vivado_system_i                                            |     1.547 |
|         processing_system7_0                                     |     1.532 |
|           inst                                                   |     1.532 |
|         processing_system7_0_axi_periph                          |     0.014 |
|           m00_couplers                                           |     0.005 |
|             auto_pc                                              |     0.005 |
|               inst                                               |     0.005 |
|                 gen_axilite.gen_b2s_conv.axilite_b2s             |     0.005 |
|                   RD.ar_channel_0                                |    <0.001 |
|                     ar_cmd_fsm_0                                 |    <0.001 |
|                     cmd_translator_0                             |    <0.001 |
|                       incr_cmd_0                                 |    <0.001 |
|                       wrap_cmd_0                                 |    <0.001 |
|                   RD.r_channel_0                                 |    <0.001 |
|                     rd_data_fifo_0                               |    <0.001 |
|                     transaction_fifo_0                           |    <0.001 |
|                   SI_REG                                         |     0.001 |
|                     ar.ar_pipe                                   |    <0.001 |
|                     aw.aw_pipe                                   |    <0.001 |
|                     b.b_pipe                                     |    <0.001 |
|                     r.r_pipe                                     |    <0.001 |
|                   WR.aw_channel_0                                |     0.001 |
|                     aw_cmd_fsm_0                                 |    <0.001 |
|                     cmd_translator_0                             |    <0.001 |
|                       incr_cmd_0                                 |    <0.001 |
|                       wrap_cmd_0                                 |    <0.001 |
|                   WR.b_channel_0                                 |    <0.001 |
|                     bid_fifo_0                                   |    <0.001 |
|                     bresp_fifo_0                                 |    <0.001 |
|           m02_couplers                                           |     0.005 |
|             auto_pc                                              |     0.005 |
|               inst                                               |     0.005 |
|                 gen_axilite.gen_b2s_conv.axilite_b2s             |     0.005 |
|                   RD.ar_channel_0                                |    <0.001 |
|                     ar_cmd_fsm_0                                 |    <0.001 |
|                     cmd_translator_0                             |    <0.001 |
|                       incr_cmd_0                                 |    <0.001 |
|                       wrap_cmd_0                                 |    <0.001 |
|                   RD.r_channel_0                                 |    <0.001 |
|                     rd_data_fifo_0                               |    <0.001 |
|                     transaction_fifo_0                           |    <0.001 |
|                   SI_REG                                         |     0.001 |
|                     ar.ar_pipe                                   |    <0.001 |
|                     aw.aw_pipe                                   |    <0.001 |
|                     b.b_pipe                                     |    <0.001 |
|                     r.r_pipe                                     |    <0.001 |
|                   WR.aw_channel_0                                |    <0.001 |
|                     aw_cmd_fsm_0                                 |    <0.001 |
|                     cmd_translator_0                             |    <0.001 |
|                       incr_cmd_0                                 |    <0.001 |
|                       wrap_cmd_0                                 |    <0.001 |
|                   WR.b_channel_0                                 |    <0.001 |
|                     bid_fifo_0                                   |    <0.001 |
|                     bresp_fifo_0                                 |    <0.001 |
|           s00_couplers                                           |     0.000 |
|             auto_pc                                              |     0.000 |
|           xbar                                                   |     0.005 |
|             inst                                                 |     0.005 |
|               gen_samd.crossbar_samd                             |     0.005 |
|                 addr_arbiter_ar                                  |    <0.001 |
|                 addr_arbiter_aw                                  |    <0.001 |
|                 gen_decerr_slave.decerr_slave_inst               |    <0.001 |
|                 gen_master_slots[0].reg_slice_mi                 |    <0.001 |
|                   b.b_pipe                                       |    <0.001 |
|                   r.r_pipe                                       |    <0.001 |
|                 gen_master_slots[1].reg_slice_mi                 |    <0.001 |
|                   b.b_pipe                                       |    <0.001 |
|                   r.r_pipe                                       |    <0.001 |
|                 gen_master_slots[2].reg_slice_mi                 |    <0.001 |
|                   b.b_pipe                                       |    <0.001 |
|                   r.r_pipe                                       |    <0.001 |
|                 gen_master_slots[3].reg_slice_mi                 |    <0.001 |
|                   b.b_pipe                                       |    <0.001 |
|                   r.r_pipe                                       |    <0.001 |
|                 gen_master_slots[4].reg_slice_mi                 |    <0.001 |
|                   b.b_pipe                                       |    <0.001 |
|                   r.r_pipe                                       |    <0.001 |
|                 gen_slave_slots[0].gen_si_read.si_transactor_ar  |     0.001 |
|                   gen_multi_thread.arbiter_resp_inst             |    <0.001 |
|                   gen_multi_thread.mux_resp_multi_thread         |    <0.001 |
|                 gen_slave_slots[0].gen_si_write.si_transactor_aw |     0.001 |
|                   gen_multi_thread.arbiter_resp_inst             |    <0.001 |
|                   gen_multi_thread.mux_resp_multi_thread         |    <0.001 |
|                 gen_slave_slots[0].gen_si_write.splitter_aw_si   |    <0.001 |
|                 gen_slave_slots[0].gen_si_write.wdata_router_w   |    <0.001 |
|                   wrouter_aw_fifo                                |    <0.001 |
|                     gen_srls[0].gen_rep[1].srl_nx1               |    <0.001 |
|                     gen_srls[0].gen_rep[2].srl_nx1               |    <0.001 |
|                 splitter_aw_mi                                   |    <0.001 |
|         rst_processing_system7_0_100M                            |    <0.001 |
|           U0                                                     |    <0.001 |
|             EXT_LPF                                              |    <0.001 |
|               ACTIVE_LOW_AUX.ACT_LO_AUX                          |    <0.001 |
|               ACTIVE_LOW_EXT.ACT_LO_EXT                          |    <0.001 |
|             SEQ                                                  |    <0.001 |
|               SEQ_COUNTER                                        |    <0.001 |
|         xillybus_ip_0                                            |    <0.001 |
|           inst                                                   |    <0.001 |
|         xillybus_lite_0                                          |    <0.001 |
|           inst                                                   |    <0.001 |
|         xlconcat_0                                               |     0.000 |
|     xillybus_core_ins                                            |     0.018 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram1     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram2     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram3     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram4     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram51    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram52    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram61    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram62    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram1     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram2     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram3     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram4     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram51    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram52    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram1     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram2     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram3     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram4     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram51    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram52    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram61    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram62    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram1     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram2     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram3     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram51    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram52    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram61    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram62    |    <0.001 |
|       msg_buf_ins                                                |    <0.001 |
|         Mram_mem1                                                |    <0.001 |
|         Mram_mem2                                                |    <0.001 |
|         Mram_mem3                                                |    <0.001 |
|         Mram_mem4                                                |    <0.001 |
|         Mram_mem5                                                |    <0.001 |
|         Mram_mem61                                               |    <0.001 |
|         Mram_mem62                                               |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets1                          |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets2                          |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets31                         |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets32                         |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets33                         |    <0.001 |
|       unitr_4_ins/Mram_unitr_4_offsets1                          |    <0.001 |
|       unitr_4_ins/Mram_unitr_4_offsets2                          |    <0.001 |
|       unitr_5_ins/Mram_unitr_5_offsets1                          |    <0.001 |
|       unitr_5_ins/Mram_unitr_5_offsets2                          |    <0.001 |
+------------------------------------------------------------------+-----------+


