Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue May  8 21:41:31 2018
| Host         : idea-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file gtx3g_bert_axi_v1_0_control_sets_placed.rpt
| Design       : gtx3g_bert_axi_v1_0
| Device       : xc7z100i
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   158 |
| Unused register locations in slices containing registers |   286 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             646 |          165 |
| No           | No                    | Yes                    |              16 |            6 |
| No           | Yes                   | No                     |             417 |          160 |
| Yes          | No                    | No                     |              79 |           28 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1700 |          452 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                 Clock Signal                                                |                                                                               Enable Signal                                                                               |                                                                        Set/Reset Signal                                                                        | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG                                                                                     |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_reset_r2                                                                                                                  |                1 |              1 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt0_txfsmresetdone_r_reg                                                              |                1 |              2 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt1_txfsmresetdone_r_reg                                                              |                1 |              2 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt0_rxresetdone_r_reg                                                                 |                1 |              3 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt1_rxresetdone_r_reg                                                                 |                1 |              3 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                             |                2 |              3 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/reset_time_out_reg_n_0                             |                1 |              3 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHINITDONE/stretch_r[2]_i_1_n_0 |                1 |              3 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHINITDONE/stretch_r[2]_i_1_n_0 |                1 |              3 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/E[0]                                          |                                                                                                                                                                |                2 |              4 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt1_frame_check/rx_fifo_rst                                                                           |                2 |              4 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_awready0                                                                                                                             | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg7[3]_i_1_n_0                                                                                                                      | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                2 |              4 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                      | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_arready_i_1_n_0                                                                                                                      | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              4 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/E[0]                                          |                                                                                                                                                                |                2 |              4 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/E[0]                                            |                                                                                                                                                                |                2 |              4 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/E[0]                                            |                                                                                                                                                                |                3 |              4 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                      | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              5 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/txdone_clear_reg_n_0                          |                2 |              5 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/pattern_gen_inst_2/prbs31_gen_inst1/prbs31_reg_reg[30]_0                                         |                                                                                                                                                                |                2 |              6 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt1_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg_reg[30]_0                                           |                                                                                                                                                                |                2 |              6 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg_reg[30]_0                                           |                                                                                                                                                                |                2 |              6 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/link_ctr                                                                                         |                                                                                                                                                                |                3 |              7 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt1_frame_check/link_ctr                                                                                         |                                                                                                                                                                |                3 |              7 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                    | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                6 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                    | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                    | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                    | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                      | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                      | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                    | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                    | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                5 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                    | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                      | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                    | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                    | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                    | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                    | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                    | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                    | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                      | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                      | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                      | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                          |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                               | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                          |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                               | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                          |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                               | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                          |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                      | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                3 |              8 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt1_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt1_frame_check/rx_fifo_rst                                                                           |                3 |              8 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/rx_fifo_rst                                                                           |                3 |              8 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/rx_fifo_rst                                                                           |                2 |              8 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt1_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt1_frame_check/rx_fifo_rst                                                                           |                2 |              8 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/block_word_cnt[7]_i_1_n_0                                                                        | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/block_word_cnt0                                                                       |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              8 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt1_frame_check/block_word_cnt[7]_i_1__0_n_0                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt1_frame_check/block_word_cnt0                                                                       |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/__1/i__n_0                                                                                                                               | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_reset_r2                                                                                                                  |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                    | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                    | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                    | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                4 |              8 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/common_reset_i/init_wait_count                                                                   |                                                                                                                                                                |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                    | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                1 |              8 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/init_wait_count                                               |                                                                                                                                                                |                2 |              8 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/init_wait_count                                               |                                                                                                                                                                |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                    | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                2 |              8 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/init_wait_count                                               |                                                                                                                                                                |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                2 |              8 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/init_wait_count                                               |                                                                                                                                                                |                2 |              8 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXPHINITDONE/E[0]                            | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/SR[0]                                              |                2 |              9 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |                5 |              9 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/SR[0]                                              |                4 |              9 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count[9]_i_2_n_0                                    | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                     |                3 |             10 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/mmcm_lock_count[9]_i_2__0_n_0                                 | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                     |                3 |             10 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/mmcm_lock_count[9]_i_2__2_n_0                                 | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                     |                3 |             10 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count[9]_i_2__1_n_0                                 | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                     |                3 |             10 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/block_word_cnt0                                                                       |                9 |             13 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__2_n_0                               | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_1__2_n_0                    |                4 |             13 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0                               | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__1_n_0                    |                4 |             13 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/rx_fifo_in_reg[15]_i_1_n_0                                                                       | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/block_word_cnt0                                                                       |                3 |             16 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sel                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_time_cnt[0]_i_1_n_0                           |                4 |             16 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/encoder_rst_reg_n_0                                                                   |                5 |             16 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_gen/data_word_valid                                                                                    | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_gen/clear                                                                                   |                2 |             16 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_gen/sel                                                                                                | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_gen/clear                                                                                   |                4 |             16 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt1_frame_gen/encoder_rst_reg                                                                         |                6 |             16 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_2__1_n_0                                   | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_1__1_n_0                        |                4 |             16 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/wait_time_cnt[0]_i_2__0_n_0                                   | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/wait_time_cnt[0]_i_1__0_n_0                        |                4 |             16 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/correct_mask_valid                                                                               | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/block_word_cnt0                                                                       |                3 |             16 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/hor_correct_mask[15]_i_1_n_0                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/block_word_cnt0                                                                       |                5 |             16 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/hor_correct_mask_reg[15]_i_1_n_0                                                                 | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/block_word_cnt0                                                                       |                2 |             16 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/ver_correct_mask[15]_i_1_n_0                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/block_word_cnt0                                                                       |                4 |             16 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/rx_fifo_out_reg_en                                                                               | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/block_word_cnt0                                                                       |                5 |             16 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt[0]_i_2__2_n_0                                   | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt[0]_i_1__2_n_0                        |                4 |             16 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt1_frame_gen/test_init_cnt[0]_i_1__0_n_0                                                                        | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt1_frame_gen/block_word_cnt[7]_i_1__2_n_0                                                            |                4 |             16 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt1_frame_gen/data_word_valid                                                                                    | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt1_frame_gen/block_word_cnt[7]_i_1__2_n_0                                                            |                3 |             16 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_gen/encoder_rst_reg                                                                         |                5 |             16 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                               | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                    |                5 |             17 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                  | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/clear                                              |                5 |             17 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/time_out_counter                                              | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                             |                5 |             18 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/time_out_counter                                              | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/reset_time_out_reg_n_0                             |                5 |             18 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/time_out_counter                                              | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/reset_time_out_reg_n_0                             |                5 |             18 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/time_out_counter                                              | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out                                     |                5 |             18 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_gen/pattern_rst_reg                                                                         |               10 |             20 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt1_frame_gen/data_word_valid                                                                                    | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt1_frame_gen/encoder_rst_reg                                                                         |                9 |             20 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt1_frame_gen/pattern_rst_reg                                                                         |                9 |             20 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/data_word_valid                                                                                  | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/encoder_rst_reg_n_0                                                                   |                7 |             20 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_gen/data_word_valid                                                                                    | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_gen/encoder_rst_reg                                                                         |               10 |             20 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/rx_fifo_rst                                                                           |               12 |             24 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt1_frame_gen/block_word_cnt[7]_i_1__2_n_0                                                            |               18 |             29 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_gen/clear                                                                                   |               16 |             29 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_gen/error_insertion_rst_reg                                                                 |                6 |             32 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt1_frame_gen/error_insertion_rst_reg                                                                 |                5 |             32 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                          | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_wready_i_1_n_0                                                                                                            |               32 |             32 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/pattern_error_cnt                                                                                | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/block_word_cnt0                                                                       |                8 |             32 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/data_word_cnt                                                                                    | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/block_word_cnt0                                                                       |                8 |             32 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/SR[0]                                              |               14 |             33 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/SR[0]                                              |               11 |             33 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt1_frame_check/system_reset_r2                                                                       |                8 |             35 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/PATTERN_MODE                                                                                                                             | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_reset_r2                                                                                                                  |                7 |             35 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                                                                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/system_reset_r2                                                                       |                9 |             35 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/error_pos1_d                                                                                                                             | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_reset_r2                                                                                                                  |               14 |             48 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     | gtx3g_bert_axi_v1_0_S00_AXI_inst/data_count_d                                                                                                                             | gtx3g_bert_axi_v1_0_S00_AXI_inst/axi_reset_r2                                                                                                                  |               18 |             66 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt1_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg_reg[30]_0                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt1_frame_gen/pattern_rst_reg                                                                         |               28 |            139 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/pattern_gen_inst_2/prbs31_gen_inst1/prbs31_reg_reg[30]_0                                         | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_check/rx_fifo_rst                                                                           |               30 |            139 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg_reg[30]_0                                           | gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gt0_frame_gen/pattern_rst_reg                                                                         |               25 |            139 |
|  s00_axi_aclk_IBUF_BUFG                                                                                     |                                                                                                                                                                           |                                                                                                                                                                |               46 |            195 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/drpclk_in_i                                       |                                                                                                                                                                           |                                                                                                                                                                |               54 |            204 |
|  gtx3g_bert_axi_v1_0_S00_AXI_inst/gtx3g_bert_0_inst1/inst/gtx3g_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT |                                                                                                                                                                           |                                                                                                                                                                |               70 |            280 |
+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     2 |
| 3      |                     6 |
| 4      |                     9 |
| 5      |                     2 |
| 6      |                     3 |
| 7      |                     2 |
| 8      |                    74 |
| 9      |                     3 |
| 10     |                     4 |
| 13     |                     3 |
| 16+    |                    49 |
+--------+-----------------------+


