#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Mon Nov 23 15:43:50 2015
# Process ID: 21119
# Current directory: /home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.runs/impl_1
# Command line: vivado -log toplevel.vdi -applog -messageDb vivado.pb -mode batch -source toplevel.tcl -notrace
# Log file: /home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.runs/impl_1/toplevel.vdi
# Journal file: /home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source toplevel.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 194 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_microblaze_0_0/uc_GPIO_microblaze_0_0.xdc] for cell 'u1/uc_GPIO_i/microblaze_0/U0'
Finished Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_microblaze_0_0/uc_GPIO_microblaze_0_0.xdc] for cell 'u1/uc_GPIO_i/microblaze_0/U0'
Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_dlmb_v10_0/uc_GPIO_dlmb_v10_0.xdc] for cell 'u1/uc_GPIO_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_dlmb_v10_0/uc_GPIO_dlmb_v10_0.xdc] for cell 'u1/uc_GPIO_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_ilmb_v10_0/uc_GPIO_ilmb_v10_0.xdc] for cell 'u1/uc_GPIO_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_ilmb_v10_0/uc_GPIO_ilmb_v10_0.xdc] for cell 'u1/uc_GPIO_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_mdm_1_0/uc_GPIO_mdm_1_0.xdc] for cell 'u1/uc_GPIO_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_mdm_1_0/uc_GPIO_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1648.262 ; gain = 464.445 ; free physical = 317 ; free virtual = 10061
Finished Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_mdm_1_0/uc_GPIO_mdm_1_0.xdc] for cell 'u1/uc_GPIO_i/mdm_1/U0'
Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_clk_wiz_1_0/uc_GPIO_clk_wiz_1_0_board.xdc] for cell 'u1/uc_GPIO_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_clk_wiz_1_0/uc_GPIO_clk_wiz_1_0_board.xdc] for cell 'u1/uc_GPIO_i/clk_wiz_1/inst'
Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_clk_wiz_1_0/uc_GPIO_clk_wiz_1_0.xdc] for cell 'u1/uc_GPIO_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_clk_wiz_1_0/uc_GPIO_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_clk_wiz_1_0/uc_GPIO_clk_wiz_1_0.xdc] for cell 'u1/uc_GPIO_i/clk_wiz_1/inst'
Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_rst_clk_wiz_1_100M_0/uc_GPIO_rst_clk_wiz_1_100M_0_board.xdc] for cell 'u1/uc_GPIO_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_rst_clk_wiz_1_100M_0/uc_GPIO_rst_clk_wiz_1_100M_0_board.xdc] for cell 'u1/uc_GPIO_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_rst_clk_wiz_1_100M_0/uc_GPIO_rst_clk_wiz_1_100M_0.xdc] for cell 'u1/uc_GPIO_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_rst_clk_wiz_1_100M_0/uc_GPIO_rst_clk_wiz_1_100M_0.xdc] for cell 'u1/uc_GPIO_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_axi_gpio_0_1/uc_GPIO_axi_gpio_0_1_board.xdc] for cell 'u1/uc_GPIO_i/axi_gpio_LED/U0'
Finished Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_axi_gpio_0_1/uc_GPIO_axi_gpio_0_1_board.xdc] for cell 'u1/uc_GPIO_i/axi_gpio_LED/U0'
Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_axi_gpio_0_1/uc_GPIO_axi_gpio_0_1.xdc] for cell 'u1/uc_GPIO_i/axi_gpio_LED/U0'
Finished Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_axi_gpio_0_1/uc_GPIO_axi_gpio_0_1.xdc] for cell 'u1/uc_GPIO_i/axi_gpio_LED/U0'
Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_axi_gpio_0_2/uc_GPIO_axi_gpio_0_2_board.xdc] for cell 'u1/uc_GPIO_i/axi_gpio_SW/U0'
Finished Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_axi_gpio_0_2/uc_GPIO_axi_gpio_0_2_board.xdc] for cell 'u1/uc_GPIO_i/axi_gpio_SW/U0'
Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_axi_gpio_0_2/uc_GPIO_axi_gpio_0_2.xdc] for cell 'u1/uc_GPIO_i/axi_gpio_SW/U0'
Finished Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ip/uc_GPIO_axi_gpio_0_2/uc_GPIO_axi_gpio_0_2.xdc] for cell 'u1/uc_GPIO_i/axi_gpio_SW/U0'
Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Problemas/io_basico.xdc]
Finished Parsing XDC File [/home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Problemas/io_basico.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'toplevel'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.srcs/sources_1/bd/uc_GPIO/ipshared/xilinx.com/microblaze_v9_5/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 145 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 81 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances

link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1649.266 ; gain = 726.469 ; free physical = 326 ; free virtual = 10059
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1689.281 ; gain = 32.016 ; free physical = 323 ; free virtual = 10056
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1975e7272

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 163fbb867

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1692.281 ; gain = 0.000 ; free physical = 322 ; free virtual = 10055

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 236 cells.
Phase 2 Constant Propagation | Checksum: 14d74cc78

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1692.281 ; gain = 0.000 ; free physical = 321 ; free virtual = 10054

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/Shift_Carry_In_reg.
WARNING: [Opt 31-6] Deleting driverless net: u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/LO.
WARNING: [Opt 31-6] Deleting driverless net: u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.PC_GEN[0].PC_Bit_I/LO.
WARNING: [Opt 31-6] Deleting driverless net: u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.PC_GEN[1].PC_Bit_I/Carry_Out.
WARNING: [Opt 31-6] Deleting driverless net: u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Reg_zero.
WARNING: [Opt 31-6] Deleting driverless net: u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/LO.
WARNING: [Opt 31-6] Deleting driverless net: u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Reg_zero.
WARNING: [Opt 31-6] Deleting driverless net: u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ALU_Carry.
WARNING: [Opt 31-6] Deleting driverless net: u1/uc_GPIO_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_zero.
INFO: [Opt 31-12] Eliminated 1308 unconnected nets.
INFO: [Opt 31-11] Eliminated 1089 unconnected cells.
Phase 3 Sweep | Checksum: 15d4f92cc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1692.281 ; gain = 0.000 ; free physical = 323 ; free virtual = 10056

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1692.281 ; gain = 0.000 ; free physical = 323 ; free virtual = 10056
Ending Logic Optimization Task | Checksum: 15d4f92cc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1692.281 ; gain = 0.000 ; free physical = 323 ; free virtual = 10056

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 15d4f92cc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 247 ; free virtual = 9980
Ending Power Optimization Task | Checksum: 15d4f92cc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.328 ; gain = 156.047 ; free physical = 247 ; free virtual = 9980
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1848.328 ; gain = 199.062 ; free physical = 247 ; free virtual = 9980
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 246 ; free virtual = 9980
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.runs/impl_1/toplevel_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 242 ; free virtual = 9977
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 242 ; free virtual = 9977

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 94d6452b

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 242 ; free virtual = 9977
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 94d6452b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 242 ; free virtual = 9976

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 94d6452b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 242 ; free virtual = 9976

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: da86dbf4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 242 ; free virtual = 9976
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a2f1d20a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 242 ; free virtual = 9976

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 2a21468ef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 242 ; free virtual = 9976
Phase 1.2.1 Place Init Design | Checksum: 2cd5984be

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 241 ; free virtual = 9976
Phase 1.2 Build Placer Netlist Model | Checksum: 2cd5984be

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 241 ; free virtual = 9976

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 2cd5984be

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 241 ; free virtual = 9976
Phase 1.3 Constrain Clocks/Macros | Checksum: 2cd5984be

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 241 ; free virtual = 9976
Phase 1 Placer Initialization | Checksum: 2cd5984be

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 241 ; free virtual = 9976

Phase 2 Global Placement
SimPL: WL = 163952 (39777, 124175)
SimPL: WL = 158792 (34400, 124392)
SimPL: WL = 157876 (33794, 124082)
SimPL: WL = 158166 (33793, 124373)
SimPL: WL = 157722 (33792, 123930)
Phase 2 Global Placement | Checksum: 1b5136506

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 242 ; free virtual = 9976

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b5136506

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 242 ; free virtual = 9976

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 28fc1faba

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 240 ; free virtual = 9974

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 297d660c5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 240 ; free virtual = 9974

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 297d660c5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 240 ; free virtual = 9974

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 21168850c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 21168850c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 146a6388a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 146a6388a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 146a6388a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 146a6388a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973
Phase 3.7 Small Shape Detail Placement | Checksum: 146a6388a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1bcebc527

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973
Phase 3 Detail Placement | Checksum: 1bcebc527

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 235b4ecd0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 235b4ecd0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 235b4ecd0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 145024910

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 145024910

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 145024910

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.457. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1988cf749

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973
Phase 4.1.3 Post Placement Optimization | Checksum: 1988cf749

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973
Phase 4.1 Post Commit Optimization | Checksum: 1988cf749

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1988cf749

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1988cf749

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1988cf749

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973
Phase 4.4 Placer Reporting | Checksum: 1988cf749

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1362b8be9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1362b8be9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973
Ending Placer Task | Checksum: a5e40528

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 243 ; free virtual = 9973
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 239 ; free virtual = 9972
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 240 ; free virtual = 9971
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 240 ; free virtual = 9971
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 240 ; free virtual = 9971
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 98f80293 ConstDB: 0 ShapeSum: cec0295 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 17a0f7686

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 126 ; free virtual = 9857

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17a0f7686

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 125 ; free virtual = 9856

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 17a0f7686

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 119 ; free virtual = 9850
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 24556f476

Time (s): cpu = 00:00:56 ; elapsed = 00:00:43 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 96 ; free virtual = 9828
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.423 | TNS=0.000  | WHS=-0.273 | THS=-100.719|

Phase 2 Router Initialization | Checksum: 1ce877517

Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 96 ; free virtual = 9828

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19ae4bf0b

Time (s): cpu = 00:01:01 ; elapsed = 00:00:45 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 96 ; free virtual = 9828

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 16d5306b0

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 96 ; free virtual = 9828
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.285 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1892cec4a

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 96 ; free virtual = 9828

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: f05cd759

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 96 ; free virtual = 9828
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.285 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 175917610

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 96 ; free virtual = 9828
Phase 4 Rip-up And Reroute | Checksum: 175917610

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 96 ; free virtual = 9828

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18599116b

Time (s): cpu = 00:01:05 ; elapsed = 00:00:46 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 96 ; free virtual = 9828
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.364 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 18599116b

Time (s): cpu = 00:01:05 ; elapsed = 00:00:46 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 96 ; free virtual = 9828

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18599116b

Time (s): cpu = 00:01:05 ; elapsed = 00:00:46 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 96 ; free virtual = 9828
Phase 5 Delay and Skew Optimization | Checksum: 18599116b

Time (s): cpu = 00:01:05 ; elapsed = 00:00:46 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 96 ; free virtual = 9828

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: bc19f7b8

Time (s): cpu = 00:01:06 ; elapsed = 00:00:47 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 96 ; free virtual = 9828
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.364 | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1756f4d22

Time (s): cpu = 00:01:06 ; elapsed = 00:00:47 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 96 ; free virtual = 9828

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.266571 %
  Global Horizontal Routing Utilization  = 0.379724 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e23ab87b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 96 ; free virtual = 9828

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e23ab87b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 96 ; free virtual = 9828

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 53df15e3

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 96 ; free virtual = 9828

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=10.364 | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 53df15e3

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 96 ; free virtual = 9828
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 1848.328 ; gain = 0.000 ; free physical = 96 ; free virtual = 9828

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:48 . Memory (MB): peak = 1861.121 ; gain = 12.793 ; free physical = 96 ; free virtual = 9828
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1876.906 ; gain = 0.000 ; free physical = 91 ; free virtual = 9827
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/Dados/Seafile/Aulas/Pos/Logica-Programavel/Aulas/Exemplos/uc/uc/uc.runs/impl_1/toplevel_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Nov 23 15:45:48 2015...
