

================================================================
== Vivado HLS Report for 'verify'
================================================================
* Date:           Thu Jul  4 02:07:00 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        kociembaHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.196|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   61|  573|   61|  573|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                      |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name      | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- memset_edgeCount    |   11|   11|         1|          -|          -|      12|    no    |
        |- memset_cornerCount  |    7|    7|         1|          -|          -|       8|    no    |
        |- Loop 3              |   36|   36|         3|          -|          -|      12|    no    |
        |- Loop 4              |    2|   25|         2|          -|          -| 1 ~ 12 |    no    |
        |- Loop 5              |   24|   24|         2|          -|          -|      12|    no    |
        |- Loop 6              |   24|   24|         3|          -|          -|       8|    no    |
        |- Loop 7              |    2|   17|         2|          -|          -|  1 ~ 8 |    no    |
        |- Loop 8              |   16|   16|         2|          -|          -|       8|    no    |
        |- Loop 9              |   55|  275|  5 ~ 25  |          -|          -|      11|    no    |
        | + Loop 9.1           |    2|   22|         2|          -|          -| 1 ~ 11 |    no    |
        |- Loop 10             |   35|  119|  5 ~ 17  |          -|          -|       7|    no    |
        | + Loop 10.1          |    2|   14|         2|          -|          -|  1 ~ 7 |    no    |
        +----------------------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_1)
	3  / (tmp_1)
3 --> 
	3  / (!tmp_3)
	4  / (tmp_3)
4 --> 
	5  / (!exitcond3)
	7  / (exitcond3)
5 --> 
	6  / true
6 --> 
	4  / true
7 --> 
	8  / (tmp_8)
	9  / (!tmp_8)
8 --> 
	7  / (tmp_s)
	34  / (!tmp_s)
9 --> 
	10  / (!exitcond2)
	34  / (exitcond2 & tmp_13)
	11  / (exitcond2 & !tmp_13)
10 --> 
	9  / true
11 --> 
	12  / (!exitcond1)
	14  / (exitcond1)
12 --> 
	13  / true
13 --> 
	11  / true
14 --> 
	15  / (!tmp_20)
	16  / (tmp_20)
15 --> 
	14  / (tmp_15)
	34  / (!tmp_15)
16 --> 
	17  / (!exitcond)
	18  / (exitcond)
17 --> 
	16  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	34  / (!tmp_17)
	26  / (tmp_17)
26 --> 
	27  / (!tmp_i)
	30  / (tmp_i)
27 --> 
	28  / true
28 --> 
	29  / (tmp_280_i)
	26  / (!tmp_280_i)
29 --> 
	28  / true
30 --> 
	31  / (!tmp_i9)
	34  / (tmp_i9)
31 --> 
	32  / true
32 --> 
	33  / (tmp_285_i)
	30  / (!tmp_285_i)
33 --> 
	32  / true
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 35 [1/1] (2.32ns)   --->   "%edgeCount = alloca [12 x i32], align 16" [cubiecube.cpp:770]   --->   Operation 35 'alloca' 'edgeCount' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 36 [1/1] (2.32ns)   --->   "%cornerCount = alloca [8 x i32], align 16" [cubiecube.cpp:771]   --->   Operation 36 'alloca' 'cornerCount' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "br label %meminst"   --->   Operation 37 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%invdar = phi i4 [ 0, %0 ], [ %indvarinc, %meminst ]" [cubiecube.cpp:770]   --->   Operation 38 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.73ns)   --->   "%indvarinc = add i4 %invdar, 1" [cubiecube.cpp:770]   --->   Operation 39 'add' 'indvarinc' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = zext i4 %invdar to i64" [cubiecube.cpp:770]   --->   Operation 40 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%edgeCount_addr = getelementptr [12 x i32]* %edgeCount, i64 0, i64 %tmp" [cubiecube.cpp:770]   --->   Operation 41 'getelementptr' 'edgeCount_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.32ns)   --->   "store i32 0, i32* %edgeCount_addr, align 4" [cubiecube.cpp:770]   --->   Operation 42 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/1] (1.30ns)   --->   "%tmp_1 = icmp eq i4 %invdar, -5" [cubiecube.cpp:770]   --->   Operation 43 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memset_edgeCount_str)"   --->   Operation 44 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 45 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %meminst14.preheader, label %meminst" [cubiecube.cpp:770]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.76ns)   --->   "br label %meminst14" [cubiecube.cpp:771]   --->   Operation 47 'br' <Predicate = (tmp_1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%invdar1 = phi i3 [ %indvarinc1, %meminst14 ], [ 0, %meminst14.preheader ]" [cubiecube.cpp:771]   --->   Operation 48 'phi' 'invdar1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.65ns)   --->   "%indvarinc1 = add i3 %invdar1, 1" [cubiecube.cpp:771]   --->   Operation 49 'add' 'indvarinc1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_2 = zext i3 %invdar1 to i64" [cubiecube.cpp:771]   --->   Operation 50 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%cornerCount_addr = getelementptr [8 x i32]* %cornerCount, i64 0, i64 %tmp_2" [cubiecube.cpp:771]   --->   Operation 51 'getelementptr' 'cornerCount_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (2.32ns)   --->   "store i32 0, i32* %cornerCount_addr, align 4" [cubiecube.cpp:771]   --->   Operation 52 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 53 [1/1] (1.13ns)   --->   "%tmp_3 = icmp eq i3 %invdar1, -1" [cubiecube.cpp:771]   --->   Operation 53 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_cornerCount_s)"   --->   Operation 54 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 55 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %.preheader18.preheader, label %meminst14" [cubiecube.cpp:771]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader18" [cubiecube.cpp:773]   --->   Operation 57 'br' <Predicate = (tmp_3)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%e = phi i4 [ %e_1, %1 ], [ 0, %.preheader18.preheader ]"   --->   Operation 58 'phi' 'e' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.30ns)   --->   "%exitcond3 = icmp eq i4 %e, -4" [cubiecube.cpp:773]   --->   Operation 59 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 60 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.73ns)   --->   "%e_1 = add i4 %e, 1" [cubiecube.cpp:773]   --->   Operation 61 'add' 'e_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader7.preheader, label %1" [cubiecube.cpp:773]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_4 = zext i4 %e to i64" [cubiecube.cpp:774]   --->   Operation 63 'zext' 'tmp_4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%cubiecube_0_ep_addr = getelementptr [12 x i4]* %cubiecube_0_ep, i64 0, i64 %tmp_4" [cubiecube.cpp:774]   --->   Operation 64 'getelementptr' 'cubiecube_0_ep_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (2.32ns)   --->   "%cubiecube_0_ep_load = load i4* %cubiecube_0_ep_addr, align 1" [cubiecube.cpp:774]   --->   Operation 65 'load' 'cubiecube_0_ep_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader7" [cubiecube.cpp:775]   --->   Operation 66 'br' <Predicate = (exitcond3)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 4.64>
ST_5 : Operation 67 [1/2] (2.32ns)   --->   "%cubiecube_0_ep_load = load i4* %cubiecube_0_ep_addr, align 1" [cubiecube.cpp:774]   --->   Operation 67 'load' 'cubiecube_0_ep_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_5 = zext i4 %cubiecube_0_ep_load to i64" [cubiecube.cpp:774]   --->   Operation 68 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%edgeCount_addr_1 = getelementptr inbounds [12 x i32]* %edgeCount, i64 0, i64 %tmp_5" [cubiecube.cpp:774]   --->   Operation 69 'getelementptr' 'edgeCount_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (2.32ns)   --->   "%edgeCount_load = load i32* %edgeCount_addr_1, align 4" [cubiecube.cpp:774]   --->   Operation 70 'load' 'edgeCount_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 7.19>
ST_6 : Operation 71 [1/2] (2.32ns)   --->   "%edgeCount_load = load i32* %edgeCount_addr_1, align 4" [cubiecube.cpp:774]   --->   Operation 71 'load' 'edgeCount_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 72 [1/1] (2.55ns)   --->   "%tmp_6 = add nsw i32 %edgeCount_load, 1" [cubiecube.cpp:774]   --->   Operation 72 'add' 'tmp_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (2.32ns)   --->   "store i32 %tmp_6, i32* %edgeCount_addr_1, align 4" [cubiecube.cpp:774]   --->   Operation 73 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "br label %.preheader18" [cubiecube.cpp:773]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 2.32>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%i = phi i4 [ %i_4, %2 ], [ 0, %.preheader7.preheader ]"   --->   Operation 75 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (1.30ns)   --->   "%tmp_8 = icmp ult i4 %i, -4" [cubiecube.cpp:775]   --->   Operation 76 'icmp' 'tmp_8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 12, i64 6)"   --->   Operation 77 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (1.73ns)   --->   "%i_4 = add i4 %i, 1" [cubiecube.cpp:775]   --->   Operation 78 'add' 'i_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %2, label %.preheader6.preheader" [cubiecube.cpp:775]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_9 = zext i4 %i to i64" [cubiecube.cpp:776]   --->   Operation 80 'zext' 'tmp_9' <Predicate = (tmp_8)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%edgeCount_addr_2 = getelementptr inbounds [12 x i32]* %edgeCount, i64 0, i64 %tmp_9" [cubiecube.cpp:776]   --->   Operation 81 'getelementptr' 'edgeCount_addr_2' <Predicate = (tmp_8)> <Delay = 0.00>
ST_7 : Operation 82 [2/2] (2.32ns)   --->   "%edgeCount_load_1 = load i32* %edgeCount_addr_2, align 4" [cubiecube.cpp:776]   --->   Operation 82 'load' 'edgeCount_load_1' <Predicate = (tmp_8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 83 [1/1] (1.76ns)   --->   "br label %.preheader6" [cubiecube.cpp:779]   --->   Operation 83 'br' <Predicate = (!tmp_8)> <Delay = 1.76>

State 8 <SV = 5> <Delay = 4.79>
ST_8 : Operation 84 [1/2] (2.32ns)   --->   "%edgeCount_load_1 = load i32* %edgeCount_addr_2, align 4" [cubiecube.cpp:776]   --->   Operation 84 'load' 'edgeCount_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 85 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %edgeCount_load_1, 1" [cubiecube.cpp:776]   --->   Operation 85 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader7, label %UnifiedReturnBlock.loopexit5" [cubiecube.cpp:776]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (1.90ns)   --->   "br label %UnifiedReturnBlock"   --->   Operation 87 'br' <Predicate = (!tmp_s)> <Delay = 1.90>

State 9 <SV = 5> <Delay = 2.32>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%i_1 = phi i4 [ %i_5, %3 ], [ 0, %.preheader6.preheader ]"   --->   Operation 88 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%sum = phi i4 [ %sum_2, %3 ], [ 0, %.preheader6.preheader ]"   --->   Operation 89 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (1.30ns)   --->   "%exitcond2 = icmp eq i4 %i_1, -4" [cubiecube.cpp:779]   --->   Operation 90 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 91 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (1.73ns)   --->   "%i_5 = add i4 %i_1, 1" [cubiecube.cpp:779]   --->   Operation 92 'add' 'i_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %4, label %3" [cubiecube.cpp:779]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_7 = zext i4 %i_1 to i64" [cubiecube.cpp:780]   --->   Operation 94 'zext' 'tmp_7' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%cubiecube_0_eo_addr = getelementptr [12 x i1]* %cubiecube_0_eo, i64 0, i64 %tmp_7" [cubiecube.cpp:780]   --->   Operation 95 'getelementptr' 'cubiecube_0_eo_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 96 [2/2] (2.32ns)   --->   "%cubiecube_0_eo_load = load i1* %cubiecube_0_eo_addr, align 1" [cubiecube.cpp:780]   --->   Operation 96 'load' 'cubiecube_0_eo_load' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i4 %sum to i1" [cubiecube.cpp:779]   --->   Operation 97 'trunc' 'tmp_13' <Predicate = (exitcond2)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (1.90ns)   --->   "br i1 %tmp_13, label %UnifiedReturnBlock, label %.preheader5.preheader" [cubiecube.cpp:781]   --->   Operation 98 'br' <Predicate = (exitcond2)> <Delay = 1.90>
ST_9 : Operation 99 [1/1] (1.76ns)   --->   "br label %.preheader5" [cubiecube.cpp:784]   --->   Operation 99 'br' <Predicate = (exitcond2 & !tmp_13)> <Delay = 1.76>

State 10 <SV = 6> <Delay = 4.05>
ST_10 : Operation 100 [1/2] (2.32ns)   --->   "%cubiecube_0_eo_load = load i1* %cubiecube_0_eo_addr, align 1" [cubiecube.cpp:780]   --->   Operation 100 'load' 'cubiecube_0_eo_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_12_cast_cast = zext i1 %cubiecube_0_eo_load to i4" [cubiecube.cpp:780]   --->   Operation 101 'zext' 'tmp_12_cast_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (1.73ns)   --->   "%sum_2 = add i4 %tmp_12_cast_cast, %sum" [cubiecube.cpp:780]   --->   Operation 102 'add' 'sum_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "br label %.preheader6" [cubiecube.cpp:779]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 2.32>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%c = phi i4 [ %c_1, %5 ], [ 0, %.preheader5.preheader ]"   --->   Operation 104 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (1.30ns)   --->   "%exitcond1 = icmp eq i4 %c, -8" [cubiecube.cpp:784]   --->   Operation 105 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 106 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (1.73ns)   --->   "%c_1 = add i4 %c, 1" [cubiecube.cpp:784]   --->   Operation 107 'add' 'c_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader4.preheader, label %5" [cubiecube.cpp:784]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_10 = zext i4 %c to i64" [cubiecube.cpp:785]   --->   Operation 109 'zext' 'tmp_10' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%cubiecube_0_cp_addr = getelementptr [8 x i3]* %cubiecube_0_cp, i64 0, i64 %tmp_10" [cubiecube.cpp:785]   --->   Operation 110 'getelementptr' 'cubiecube_0_cp_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 111 [2/2] (2.32ns)   --->   "%cubiecube_0_cp_load = load i3* %cubiecube_0_cp_addr, align 1" [cubiecube.cpp:785]   --->   Operation 111 'load' 'cubiecube_0_cp_load' <Predicate = (!exitcond1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 112 [1/1] (1.76ns)   --->   "br label %.preheader4" [cubiecube.cpp:786]   --->   Operation 112 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 12 <SV = 7> <Delay = 4.64>
ST_12 : Operation 113 [1/2] (2.32ns)   --->   "%cubiecube_0_cp_load = load i3* %cubiecube_0_cp_addr, align 1" [cubiecube.cpp:785]   --->   Operation 113 'load' 'cubiecube_0_cp_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_11 = zext i3 %cubiecube_0_cp_load to i64" [cubiecube.cpp:785]   --->   Operation 114 'zext' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%cornerCount_addr_1 = getelementptr inbounds [8 x i32]* %cornerCount, i64 0, i64 %tmp_11" [cubiecube.cpp:785]   --->   Operation 115 'getelementptr' 'cornerCount_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [2/2] (2.32ns)   --->   "%cornerCount_load = load i32* %cornerCount_addr_1, align 4" [cubiecube.cpp:785]   --->   Operation 116 'load' 'cornerCount_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 13 <SV = 8> <Delay = 7.19>
ST_13 : Operation 117 [1/2] (2.32ns)   --->   "%cornerCount_load = load i32* %cornerCount_addr_1, align 4" [cubiecube.cpp:785]   --->   Operation 117 'load' 'cornerCount_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 118 [1/1] (2.55ns)   --->   "%tmp_12 = add nsw i32 %cornerCount_load, 1" [cubiecube.cpp:785]   --->   Operation 118 'add' 'tmp_12' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (2.32ns)   --->   "store i32 %tmp_12, i32* %cornerCount_addr_1, align 4" [cubiecube.cpp:785]   --->   Operation 119 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "br label %.preheader5" [cubiecube.cpp:784]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 7> <Delay = 2.32>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%i_2 = phi i4 [ %i_6, %6 ], [ 0, %.preheader4.preheader ]"   --->   Operation 121 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %i_2, i32 3)" [cubiecube.cpp:786]   --->   Operation 122 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 8, i64 4)"   --->   Operation 123 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (1.73ns)   --->   "%i_6 = add i4 %i_2, 1" [cubiecube.cpp:786]   --->   Operation 124 'add' 'i_6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %.preheader.preheader, label %6" [cubiecube.cpp:786]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_14 = zext i4 %i_2 to i64" [cubiecube.cpp:787]   --->   Operation 126 'zext' 'tmp_14' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%cornerCount_addr_2 = getelementptr inbounds [8 x i32]* %cornerCount, i64 0, i64 %tmp_14" [cubiecube.cpp:787]   --->   Operation 127 'getelementptr' 'cornerCount_addr_2' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_14 : Operation 128 [2/2] (2.32ns)   --->   "%cornerCount_load_1 = load i32* %cornerCount_addr_2, align 4" [cubiecube.cpp:787]   --->   Operation 128 'load' 'cornerCount_load_1' <Predicate = (!tmp_20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 129 [1/1] (1.76ns)   --->   "br label %.preheader" [cubiecube.cpp:791]   --->   Operation 129 'br' <Predicate = (tmp_20)> <Delay = 1.76>

State 15 <SV = 8> <Delay = 4.79>
ST_15 : Operation 130 [1/2] (2.32ns)   --->   "%cornerCount_load_1 = load i32* %cornerCount_addr_2, align 4" [cubiecube.cpp:787]   --->   Operation 130 'load' 'cornerCount_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_15 : Operation 131 [1/1] (2.47ns)   --->   "%tmp_15 = icmp eq i32 %cornerCount_load_1, 1" [cubiecube.cpp:787]   --->   Operation 131 'icmp' 'tmp_15' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %tmp_15, label %.preheader4, label %UnifiedReturnBlock.loopexit" [cubiecube.cpp:787]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (1.90ns)   --->   "br label %UnifiedReturnBlock"   --->   Operation 133 'br' <Predicate = (!tmp_15)> <Delay = 1.90>

State 16 <SV = 8> <Delay = 3.05>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%i_3 = phi i4 [ %i_7, %7 ], [ 0, %.preheader.preheader ]"   --->   Operation 134 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%sum_1 = phi i5 [ %sum_3, %7 ], [ 0, %.preheader.preheader ]"   --->   Operation 135 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %i_3, -8" [cubiecube.cpp:791]   --->   Operation 136 'icmp' 'exitcond' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 137 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (1.73ns)   --->   "%i_7 = add i4 %i_3, 1" [cubiecube.cpp:791]   --->   Operation 138 'add' 'i_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %7" [cubiecube.cpp:791]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_18 = zext i4 %i_3 to i64" [cubiecube.cpp:792]   --->   Operation 140 'zext' 'tmp_18' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%cubiecube_0_co_addr = getelementptr [8 x i2]* %cubiecube_0_co, i64 0, i64 %tmp_18" [cubiecube.cpp:792]   --->   Operation 141 'getelementptr' 'cubiecube_0_co_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 142 [2/2] (2.32ns)   --->   "%cubiecube_0_co_load = load i2* %cubiecube_0_co_addr, align 1" [cubiecube.cpp:792]   --->   Operation 142 'load' 'cubiecube_0_co_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_16 : Operation 143 [9/9] (3.05ns)   --->   "%tmp_16 = urem i5 %sum_1, 3" [cubiecube.cpp:793]   --->   Operation 143 'urem' 'tmp_16' <Predicate = (exitcond)> <Delay = 3.05> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.05> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 9> <Delay = 4.10>
ST_17 : Operation 144 [1/2] (2.32ns)   --->   "%cubiecube_0_co_load = load i2* %cubiecube_0_co_addr, align 1" [cubiecube.cpp:792]   --->   Operation 144 'load' 'cubiecube_0_co_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_22_cast_cast_cas = zext i2 %cubiecube_0_co_load to i5" [cubiecube.cpp:792]   --->   Operation 145 'zext' 'tmp_22_cast_cast_cas' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (1.78ns)   --->   "%sum_3 = add i5 %sum_1, %tmp_22_cast_cast_cas" [cubiecube.cpp:792]   --->   Operation 146 'add' 'sum_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "br label %.preheader" [cubiecube.cpp:791]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 9> <Delay = 3.05>
ST_18 : Operation 148 [8/9] (3.05ns)   --->   "%tmp_16 = urem i5 %sum_1, 3" [cubiecube.cpp:793]   --->   Operation 148 'urem' 'tmp_16' <Predicate = true> <Delay = 3.05> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.05> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 3.05>
ST_19 : Operation 149 [7/9] (3.05ns)   --->   "%tmp_16 = urem i5 %sum_1, 3" [cubiecube.cpp:793]   --->   Operation 149 'urem' 'tmp_16' <Predicate = true> <Delay = 3.05> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.05> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 11> <Delay = 3.05>
ST_20 : Operation 150 [6/9] (3.05ns)   --->   "%tmp_16 = urem i5 %sum_1, 3" [cubiecube.cpp:793]   --->   Operation 150 'urem' 'tmp_16' <Predicate = true> <Delay = 3.05> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.05> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 12> <Delay = 3.05>
ST_21 : Operation 151 [5/9] (3.05ns)   --->   "%tmp_16 = urem i5 %sum_1, 3" [cubiecube.cpp:793]   --->   Operation 151 'urem' 'tmp_16' <Predicate = true> <Delay = 3.05> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.05> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 13> <Delay = 3.05>
ST_22 : Operation 152 [4/9] (3.05ns)   --->   "%tmp_16 = urem i5 %sum_1, 3" [cubiecube.cpp:793]   --->   Operation 152 'urem' 'tmp_16' <Predicate = true> <Delay = 3.05> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.05> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 14> <Delay = 3.05>
ST_23 : Operation 153 [3/9] (3.05ns)   --->   "%tmp_16 = urem i5 %sum_1, 3" [cubiecube.cpp:793]   --->   Operation 153 'urem' 'tmp_16' <Predicate = true> <Delay = 3.05> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.05> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 15> <Delay = 3.05>
ST_24 : Operation 154 [2/9] (3.05ns)   --->   "%tmp_16 = urem i5 %sum_1, 3" [cubiecube.cpp:793]   --->   Operation 154 'urem' 'tmp_16' <Predicate = true> <Delay = 3.05> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.05> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 16> <Delay = 6.09>
ST_25 : Operation 155 [1/9] (3.05ns)   --->   "%tmp_16 = urem i5 %sum_1, 3" [cubiecube.cpp:793]   --->   Operation 155 'urem' 'tmp_16' <Predicate = true> <Delay = 3.05> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.05> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i5 %tmp_16 to i3" [cubiecube.cpp:793]   --->   Operation 156 'trunc' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 157 [1/1] (1.13ns)   --->   "%tmp_17 = icmp eq i3 %tmp_21, 0" [cubiecube.cpp:793]   --->   Operation 157 'icmp' 'tmp_17' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 158 [1/1] (1.90ns)   --->   "br i1 %tmp_17, label %.preheader17.preheader, label %UnifiedReturnBlock" [cubiecube.cpp:793]   --->   Operation 158 'br' <Predicate = true> <Delay = 1.90>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%s_i = alloca i32"   --->   Operation 159 'alloca' 's_i' <Predicate = (tmp_17)> <Delay = 0.00>
ST_25 : Operation 160 [1/1] (1.76ns)   --->   "store i32 0, i32* %s_i"   --->   Operation 160 'store' <Predicate = (tmp_17)> <Delay = 1.76>
ST_25 : Operation 161 [1/1] (1.76ns)   --->   "br label %.preheader17" [cubiecube.cpp:425->cubiecube.cpp:796]   --->   Operation 161 'br' <Predicate = (tmp_17)> <Delay = 1.76>

State 26 <SV = 17> <Delay = 2.55>
ST_26 : Operation 162 [1/1] (0.00ns)   --->   "%i_i = phi i4 [ %i_8, %10 ], [ -5, %.preheader17.preheader ]"   --->   Operation 162 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 163 [1/1] (0.00ns)   --->   "%i_i_cast = zext i4 %i_i to i5" [cubiecube.cpp:425->cubiecube.cpp:796]   --->   Operation 163 'zext' 'i_i_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 164 [1/1] (1.30ns)   --->   "%tmp_i = icmp eq i4 %i_i, 0" [cubiecube.cpp:425->cubiecube.cpp:796]   --->   Operation 164 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 165 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %edgeParity.exit, label %.preheader.preheader.i" [cubiecube.cpp:425->cubiecube.cpp:796]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_i_28 = zext i4 %i_i to i64" [cubiecube.cpp:427->cubiecube.cpp:796]   --->   Operation 167 'zext' 'tmp_i_28' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "%cubiecube_0_ep_addr_1 = getelementptr [12 x i4]* %cubiecube_0_ep, i64 0, i64 %tmp_i_28" [cubiecube.cpp:427->cubiecube.cpp:796]   --->   Operation 168 'getelementptr' 'cubiecube_0_ep_addr_1' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_26 : Operation 169 [2/2] (2.32ns)   --->   "%cubiecube_0_ep_load_1 = load i4* %cubiecube_0_ep_addr_1, align 1" [cubiecube.cpp:427->cubiecube.cpp:796]   --->   Operation 169 'load' 'cubiecube_0_ep_load_1' <Predicate = (!tmp_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%s_i8 = alloca i32"   --->   Operation 170 'alloca' 's_i8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%s_i_load = load i32* %s_i" [cubiecube.cpp:429->cubiecube.cpp:796]   --->   Operation 171 'load' 's_i_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %s_i_load, i32 31)" [cubiecube.cpp:429->cubiecube.cpp:796]   --->   Operation 172 'bitselect' 'tmp_22' <Predicate = (tmp_i)> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i32 %s_i_load to i1" [cubiecube.cpp:429->cubiecube.cpp:796]   --->   Operation 173 'trunc' 'tmp_25' <Predicate = (tmp_i)> <Delay = 0.00>
ST_26 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i32 %s_i_load to i1" [cubiecube.cpp:429->cubiecube.cpp:796]   --->   Operation 174 'trunc' 'tmp_26' <Predicate = (tmp_i)> <Delay = 0.00>
ST_26 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_27 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 false, i1 %tmp_26)" [cubiecube.cpp:429->cubiecube.cpp:796]   --->   Operation 175 'bitconcatenate' 'tmp_27' <Predicate = (tmp_i)> <Delay = 0.00>
ST_26 : Operation 176 [1/1] (1.56ns)   --->   "%tmp_30 = sub i2 0, %tmp_27" [cubiecube.cpp:410->cubiecube.cpp:796]   --->   Operation 176 'sub' 'tmp_30' <Predicate = (tmp_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_23 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 false, i1 %tmp_25)" [cubiecube.cpp:410->cubiecube.cpp:796]   --->   Operation 177 'bitconcatenate' 'tmp_23' <Predicate = (tmp_i)> <Delay = 0.00>
ST_26 : Operation 178 [1/1] (0.99ns)   --->   "%tmp_24 = select i1 %tmp_22, i2 %tmp_30, i2 %tmp_23" [cubiecube.cpp:429->cubiecube.cpp:796]   --->   Operation 178 'select' 'tmp_24' <Predicate = (tmp_i)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 179 [1/1] (1.76ns)   --->   "store i32 0, i32* %s_i8"   --->   Operation 179 'store' <Predicate = (tmp_i)> <Delay = 1.76>
ST_26 : Operation 180 [1/1] (1.76ns)   --->   "br label %11" [cubiecube.cpp:414->cubiecube.cpp:796]   --->   Operation 180 'br' <Predicate = (tmp_i)> <Delay = 1.76>

State 27 <SV = 18> <Delay = 2.32>
ST_27 : Operation 181 [1/2] (2.32ns)   --->   "%cubiecube_0_ep_load_1 = load i4* %cubiecube_0_ep_addr_1, align 1" [cubiecube.cpp:427->cubiecube.cpp:796]   --->   Operation 181 'load' 'cubiecube_0_ep_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_27 : Operation 182 [1/1] (1.76ns)   --->   "br label %.preheader.i" [cubiecube.cpp:426->cubiecube.cpp:796]   --->   Operation 182 'br' <Predicate = true> <Delay = 1.76>

State 28 <SV = 19> <Delay = 4.10>
ST_28 : Operation 183 [1/1] (0.00ns)   --->   "%j_0_in_i = phi i5 [ %j, %9 ], [ %i_i_cast, %.preheader.preheader.i ]"   --->   Operation 183 'phi' 'j_0_in_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 184 [1/1] (1.78ns)   --->   "%j = add i5 %j_0_in_i, -1" [cubiecube.cpp:426->cubiecube.cpp:796]   --->   Operation 184 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 185 [1/1] (0.00ns)   --->   "%j_cast = sext i5 %j to i32" [cubiecube.cpp:426->cubiecube.cpp:796]   --->   Operation 185 'sext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 186 [1/1] (1.36ns)   --->   "%tmp_280_i = icmp sgt i5 %j_0_in_i, 0" [cubiecube.cpp:426->cubiecube.cpp:796]   --->   Operation 186 'icmp' 'tmp_280_i' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 11, i64 0)"   --->   Operation 187 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 188 [1/1] (0.00ns)   --->   "br i1 %tmp_280_i, label %9, label %10" [cubiecube.cpp:426->cubiecube.cpp:796]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_281_i = zext i32 %j_cast to i64" [cubiecube.cpp:427->cubiecube.cpp:796]   --->   Operation 189 'zext' 'tmp_281_i' <Predicate = (tmp_280_i)> <Delay = 0.00>
ST_28 : Operation 190 [1/1] (0.00ns)   --->   "%cubiecube_0_ep_addr_2 = getelementptr [12 x i4]* %cubiecube_0_ep, i64 0, i64 %tmp_281_i" [cubiecube.cpp:427->cubiecube.cpp:796]   --->   Operation 190 'getelementptr' 'cubiecube_0_ep_addr_2' <Predicate = (tmp_280_i)> <Delay = 0.00>
ST_28 : Operation 191 [2/2] (2.32ns)   --->   "%cubiecube_0_ep_load_2 = load i4* %cubiecube_0_ep_addr_2, align 1" [cubiecube.cpp:427->cubiecube.cpp:796]   --->   Operation 191 'load' 'cubiecube_0_ep_load_2' <Predicate = (tmp_280_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_28 : Operation 192 [1/1] (1.73ns)   --->   "%i_8 = add i4 %i_i, -1" [cubiecube.cpp:425->cubiecube.cpp:796]   --->   Operation 192 'add' 'i_8' <Predicate = (!tmp_280_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 193 [1/1] (0.00ns)   --->   "br label %.preheader17" [cubiecube.cpp:425->cubiecube.cpp:796]   --->   Operation 193 'br' <Predicate = (!tmp_280_i)> <Delay = 0.00>

State 29 <SV = 20> <Delay = 6.09>
ST_29 : Operation 194 [1/1] (0.00ns)   --->   "%s_i_load_1 = load i32* %s_i" [cubiecube.cpp:428->cubiecube.cpp:796]   --->   Operation 194 'load' 's_i_load_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 195 [1/2] (2.32ns)   --->   "%cubiecube_0_ep_load_2 = load i4* %cubiecube_0_ep_addr_2, align 1" [cubiecube.cpp:427->cubiecube.cpp:796]   --->   Operation 195 'load' 'cubiecube_0_ep_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_29 : Operation 196 [1/1] (1.30ns)   --->   "%tmp_282_i = icmp ugt i4 %cubiecube_0_ep_load_2, %cubiecube_0_ep_load_1" [cubiecube.cpp:427->cubiecube.cpp:796]   --->   Operation 196 'icmp' 'tmp_282_i' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 197 [1/1] (2.55ns)   --->   "%s = add nsw i32 %s_i_load_1, 1" [cubiecube.cpp:428->cubiecube.cpp:796]   --->   Operation 197 'add' 's' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 198 [1/1] (0.69ns)   --->   "%p_s_1_i = select i1 %tmp_282_i, i32 %s, i32 %s_i_load_1" [cubiecube.cpp:427->cubiecube.cpp:796]   --->   Operation 198 'select' 'p_s_1_i' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 199 [1/1] (1.76ns)   --->   "store i32 %p_s_1_i, i32* %s_i" [cubiecube.cpp:427->cubiecube.cpp:796]   --->   Operation 199 'store' <Predicate = true> <Delay = 1.76>
ST_29 : Operation 200 [1/1] (0.00ns)   --->   "br label %.preheader.i" [cubiecube.cpp:426->cubiecube.cpp:796]   --->   Operation 200 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 18> <Delay = 3.58>
ST_30 : Operation 201 [1/1] (0.00ns)   --->   "%i_i7 = phi i3 [ -1, %edgeParity.exit ], [ %i_9, %13 ]"   --->   Operation 201 'phi' 'i_i7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 202 [1/1] (0.00ns)   --->   "%i_i7_cast = zext i3 %i_i7 to i4" [cubiecube.cpp:414->cubiecube.cpp:796]   --->   Operation 202 'zext' 'i_i7_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 203 [1/1] (1.13ns)   --->   "%tmp_i9 = icmp eq i3 %i_i7, 0" [cubiecube.cpp:414->cubiecube.cpp:796]   --->   Operation 203 'icmp' 'tmp_i9' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 204 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 205 [1/1] (0.00ns)   --->   "br i1 %tmp_i9, label %cornerParity.exit, label %.preheader.preheader.i11" [cubiecube.cpp:414->cubiecube.cpp:796]   --->   Operation 205 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_i1 = zext i3 %i_i7 to i64" [cubiecube.cpp:416->cubiecube.cpp:796]   --->   Operation 206 'zext' 'tmp_i1' <Predicate = (!tmp_i9)> <Delay = 0.00>
ST_30 : Operation 207 [1/1] (0.00ns)   --->   "%cubiecube_0_cp_addr_1 = getelementptr [8 x i3]* %cubiecube_0_cp, i64 0, i64 %tmp_i1" [cubiecube.cpp:416->cubiecube.cpp:796]   --->   Operation 207 'getelementptr' 'cubiecube_0_cp_addr_1' <Predicate = (!tmp_i9)> <Delay = 0.00>
ST_30 : Operation 208 [2/2] (2.32ns)   --->   "%cubiecube_0_cp_load_1 = load i3* %cubiecube_0_cp_addr_1, align 1" [cubiecube.cpp:416->cubiecube.cpp:796]   --->   Operation 208 'load' 'cubiecube_0_cp_load_1' <Predicate = (!tmp_i9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_30 : Operation 209 [1/1] (0.00ns)   --->   "%s_i8_load = load i32* %s_i8" [cubiecube.cpp:418->cubiecube.cpp:796]   --->   Operation 209 'load' 's_i8_load' <Predicate = (tmp_i9)> <Delay = 0.00>
ST_30 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node tmp_19)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %s_i8_load, i32 31)" [cubiecube.cpp:418->cubiecube.cpp:796]   --->   Operation 210 'bitselect' 'tmp_31' <Predicate = (tmp_i9)> <Delay = 0.00>
ST_30 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node tmp_19)   --->   "%tmp_32 = trunc i32 %s_i8_load to i1" [cubiecube.cpp:418->cubiecube.cpp:796]   --->   Operation 211 'trunc' 'tmp_32' <Predicate = (tmp_i9)> <Delay = 0.00>
ST_30 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i32 %s_i8_load to i1" [cubiecube.cpp:418->cubiecube.cpp:796]   --->   Operation 212 'trunc' 'tmp_33' <Predicate = (tmp_i9)> <Delay = 0.00>
ST_30 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_34 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 false, i1 %tmp_33)" [cubiecube.cpp:418->cubiecube.cpp:796]   --->   Operation 213 'bitconcatenate' 'tmp_34' <Predicate = (tmp_i9)> <Delay = 0.00>
ST_30 : Operation 214 [1/1] (1.56ns)   --->   "%tmp_35 = sub i2 0, %tmp_34" [cubiecube.cpp:796]   --->   Operation 214 'sub' 'tmp_35' <Predicate = (tmp_i9)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node tmp_19)   --->   "%tmp_28 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 false, i1 %tmp_32)" [cubiecube.cpp:796]   --->   Operation 215 'bitconcatenate' 'tmp_28' <Predicate = (tmp_i9)> <Delay = 0.00>
ST_30 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node tmp_19)   --->   "%tmp_29 = select i1 %tmp_31, i2 %tmp_35, i2 %tmp_28" [cubiecube.cpp:418->cubiecube.cpp:796]   --->   Operation 216 'select' 'tmp_29' <Predicate = (tmp_i9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 217 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_19 = icmp eq i2 %tmp_24, %tmp_29" [cubiecube.cpp:796]   --->   Operation 217 'icmp' 'tmp_19' <Predicate = (tmp_i9)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 218 [1/1] (1.02ns)   --->   "%p_s = select i1 %tmp_19, i4 0, i4 -6" [cubiecube.cpp:796]   --->   Operation 218 'select' 'p_s' <Predicate = (tmp_i9)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 219 [1/1] (1.90ns)   --->   "br label %UnifiedReturnBlock" [cubiecube.cpp:800]   --->   Operation 219 'br' <Predicate = (tmp_i9)> <Delay = 1.90>

State 31 <SV = 19> <Delay = 2.32>
ST_31 : Operation 220 [1/2] (2.32ns)   --->   "%cubiecube_0_cp_load_1 = load i3* %cubiecube_0_cp_addr_1, align 1" [cubiecube.cpp:416->cubiecube.cpp:796]   --->   Operation 220 'load' 'cubiecube_0_cp_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_31 : Operation 221 [1/1] (1.76ns)   --->   "br label %.preheader.i15" [cubiecube.cpp:415->cubiecube.cpp:796]   --->   Operation 221 'br' <Predicate = true> <Delay = 1.76>

State 32 <SV = 20> <Delay = 4.05>
ST_32 : Operation 222 [1/1] (0.00ns)   --->   "%j_0_in_i1 = phi i4 [ %j_1, %12 ], [ %i_i7_cast, %.preheader.preheader.i11 ]"   --->   Operation 222 'phi' 'j_0_in_i1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 223 [1/1] (1.73ns)   --->   "%j_1 = add i4 %j_0_in_i1, -1" [cubiecube.cpp:415->cubiecube.cpp:796]   --->   Operation 223 'add' 'j_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 224 [1/1] (0.00ns)   --->   "%j_1_cast = sext i4 %j_1 to i32" [cubiecube.cpp:415->cubiecube.cpp:796]   --->   Operation 224 'sext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 225 [1/1] (1.30ns)   --->   "%tmp_285_i = icmp sgt i4 %j_0_in_i1, 0" [cubiecube.cpp:415->cubiecube.cpp:796]   --->   Operation 225 'icmp' 'tmp_285_i' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 7, i64 0)"   --->   Operation 226 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 227 [1/1] (0.00ns)   --->   "br i1 %tmp_285_i, label %12, label %13" [cubiecube.cpp:415->cubiecube.cpp:796]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_286_i = zext i32 %j_1_cast to i64" [cubiecube.cpp:416->cubiecube.cpp:796]   --->   Operation 228 'zext' 'tmp_286_i' <Predicate = (tmp_285_i)> <Delay = 0.00>
ST_32 : Operation 229 [1/1] (0.00ns)   --->   "%cubiecube_0_cp_addr_2 = getelementptr [8 x i3]* %cubiecube_0_cp, i64 0, i64 %tmp_286_i" [cubiecube.cpp:416->cubiecube.cpp:796]   --->   Operation 229 'getelementptr' 'cubiecube_0_cp_addr_2' <Predicate = (tmp_285_i)> <Delay = 0.00>
ST_32 : Operation 230 [2/2] (2.32ns)   --->   "%cubiecube_0_cp_load_2 = load i3* %cubiecube_0_cp_addr_2, align 1" [cubiecube.cpp:416->cubiecube.cpp:796]   --->   Operation 230 'load' 'cubiecube_0_cp_load_2' <Predicate = (tmp_285_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_32 : Operation 231 [1/1] (1.65ns)   --->   "%i_9 = add i3 %i_i7, -1" [cubiecube.cpp:414->cubiecube.cpp:796]   --->   Operation 231 'add' 'i_9' <Predicate = (!tmp_285_i)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 232 [1/1] (0.00ns)   --->   "br label %11" [cubiecube.cpp:414->cubiecube.cpp:796]   --->   Operation 232 'br' <Predicate = (!tmp_285_i)> <Delay = 0.00>

State 33 <SV = 21> <Delay = 5.91>
ST_33 : Operation 233 [1/1] (0.00ns)   --->   "%s_i8_load_1 = load i32* %s_i8" [cubiecube.cpp:417->cubiecube.cpp:796]   --->   Operation 233 'load' 's_i8_load_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 234 [1/2] (2.32ns)   --->   "%cubiecube_0_cp_load_2 = load i3* %cubiecube_0_cp_addr_2, align 1" [cubiecube.cpp:416->cubiecube.cpp:796]   --->   Operation 234 'load' 'cubiecube_0_cp_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_33 : Operation 235 [1/1] (1.13ns)   --->   "%tmp_287_i = icmp ugt i3 %cubiecube_0_cp_load_2, %cubiecube_0_cp_load_1" [cubiecube.cpp:416->cubiecube.cpp:796]   --->   Operation 235 'icmp' 'tmp_287_i' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 236 [1/1] (2.55ns)   --->   "%s_1 = add nsw i32 %s_i8_load_1, 1" [cubiecube.cpp:417->cubiecube.cpp:796]   --->   Operation 236 'add' 's_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 237 [1/1] (0.69ns)   --->   "%p_s_1_i1 = select i1 %tmp_287_i, i32 %s_1, i32 %s_i8_load_1" [cubiecube.cpp:416->cubiecube.cpp:796]   --->   Operation 237 'select' 'p_s_1_i1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 238 [1/1] (1.76ns)   --->   "store i32 %p_s_1_i1, i32* %s_i8" [cubiecube.cpp:416->cubiecube.cpp:796]   --->   Operation 238 'store' <Predicate = true> <Delay = 1.76>
ST_33 : Operation 239 [1/1] (0.00ns)   --->   "br label %.preheader.i15" [cubiecube.cpp:415->cubiecube.cpp:796]   --->   Operation 239 'br' <Predicate = true> <Delay = 0.00>

State 34 <SV = 19> <Delay = 0.00>
ST_34 : Operation 240 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i4 [ %p_s, %cornerParity.exit ], [ -3, %4 ], [ -5, %8 ], [ -4, %UnifiedReturnBlock.loopexit ], [ -2, %UnifiedReturnBlock.loopexit5 ]" [cubiecube.cpp:796]   --->   Operation 240 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 241 [1/1] (0.00ns)   --->   "ret i4 %UnifiedRetVal" [cubiecube.cpp:800]   --->   Operation 241 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cubiecube_0_cp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cubiecube_0_co]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cubiecube_0_ep]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cubiecube_0_eo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
edgeCount             (alloca           ) [ 00111111100000000000000000000000000]
cornerCount           (alloca           ) [ 00111111111111110000000000000000000]
StgValue_37           (br               ) [ 01100000000000000000000000000000000]
invdar                (phi              ) [ 00100000000000000000000000000000000]
indvarinc             (add              ) [ 01100000000000000000000000000000000]
tmp                   (zext             ) [ 00000000000000000000000000000000000]
edgeCount_addr        (getelementptr    ) [ 00000000000000000000000000000000000]
StgValue_42           (store            ) [ 00000000000000000000000000000000000]
tmp_1                 (icmp             ) [ 00100000000000000000000000000000000]
StgValue_44           (specloopname     ) [ 00000000000000000000000000000000000]
StgValue_45           (speclooptripcount) [ 00000000000000000000000000000000000]
StgValue_46           (br               ) [ 01100000000000000000000000000000000]
StgValue_47           (br               ) [ 00110000000000000000000000000000000]
invdar1               (phi              ) [ 00010000000000000000000000000000000]
indvarinc1            (add              ) [ 00110000000000000000000000000000000]
tmp_2                 (zext             ) [ 00000000000000000000000000000000000]
cornerCount_addr      (getelementptr    ) [ 00000000000000000000000000000000000]
StgValue_52           (store            ) [ 00000000000000000000000000000000000]
tmp_3                 (icmp             ) [ 00010000000000000000000000000000000]
StgValue_54           (specloopname     ) [ 00000000000000000000000000000000000]
StgValue_55           (speclooptripcount) [ 00000000000000000000000000000000000]
StgValue_56           (br               ) [ 00110000000000000000000000000000000]
StgValue_57           (br               ) [ 00011110000000000000000000000000000]
e                     (phi              ) [ 00001000000000000000000000000000000]
exitcond3             (icmp             ) [ 00001110000000000000000000000000000]
StgValue_60           (speclooptripcount) [ 00000000000000000000000000000000000]
e_1                   (add              ) [ 00011110000000000000000000000000000]
StgValue_62           (br               ) [ 00000000000000000000000000000000000]
tmp_4                 (zext             ) [ 00000000000000000000000000000000000]
cubiecube_0_ep_addr   (getelementptr    ) [ 00000100000000000000000000000000000]
StgValue_66           (br               ) [ 00001111100000000000000000000000000]
cubiecube_0_ep_load   (load             ) [ 00000000000000000000000000000000000]
tmp_5                 (zext             ) [ 00000000000000000000000000000000000]
edgeCount_addr_1      (getelementptr    ) [ 00000010000000000000000000000000000]
edgeCount_load        (load             ) [ 00000000000000000000000000000000000]
tmp_6                 (add              ) [ 00000000000000000000000000000000000]
StgValue_73           (store            ) [ 00000000000000000000000000000000000]
StgValue_74           (br               ) [ 00011110000000000000000000000000000]
i                     (phi              ) [ 00000001000000000000000000000000000]
tmp_8                 (icmp             ) [ 00000001100000000000000000000000000]
StgValue_77           (speclooptripcount) [ 00000000000000000000000000000000000]
i_4                   (add              ) [ 00001001100000000000000000000000000]
StgValue_79           (br               ) [ 00000000000000000000000000000000000]
tmp_9                 (zext             ) [ 00000000000000000000000000000000000]
edgeCount_addr_2      (getelementptr    ) [ 00000000100000000000000000000000000]
StgValue_83           (br               ) [ 00000001111000000000000000000000000]
edgeCount_load_1      (load             ) [ 00000000000000000000000000000000000]
tmp_s                 (icmp             ) [ 00000001100000000000000000000000000]
StgValue_86           (br               ) [ 00001001100000000000000000000000000]
StgValue_87           (br               ) [ 00000001111111111111111111111111111]
i_1                   (phi              ) [ 00000000010000000000000000000000000]
sum                   (phi              ) [ 00000000011000000000000000000000000]
exitcond2             (icmp             ) [ 00000000011000000000000000000000000]
StgValue_91           (speclooptripcount) [ 00000000000000000000000000000000000]
i_5                   (add              ) [ 00000001011000000000000000000000000]
StgValue_93           (br               ) [ 00000000000000000000000000000000000]
tmp_7                 (zext             ) [ 00000000000000000000000000000000000]
cubiecube_0_eo_addr   (getelementptr    ) [ 00000000001000000000000000000000000]
tmp_13                (trunc            ) [ 00000000011000000000000000000000000]
StgValue_98           (br               ) [ 00000000111111111111111111111111111]
StgValue_99           (br               ) [ 00000000011111000000000000000000000]
cubiecube_0_eo_load   (load             ) [ 00000000000000000000000000000000000]
tmp_12_cast_cast      (zext             ) [ 00000000000000000000000000000000000]
sum_2                 (add              ) [ 00000001011000000000000000000000000]
StgValue_103          (br               ) [ 00000001011000000000000000000000000]
c                     (phi              ) [ 00000000000100000000000000000000000]
exitcond1             (icmp             ) [ 00000000000111000000000000000000000]
StgValue_106          (speclooptripcount) [ 00000000000000000000000000000000000]
c_1                   (add              ) [ 00000000010111000000000000000000000]
StgValue_108          (br               ) [ 00000000000000000000000000000000000]
tmp_10                (zext             ) [ 00000000000000000000000000000000000]
cubiecube_0_cp_addr   (getelementptr    ) [ 00000000000010000000000000000000000]
StgValue_112          (br               ) [ 00000000000111110000000000000000000]
cubiecube_0_cp_load   (load             ) [ 00000000000000000000000000000000000]
tmp_11                (zext             ) [ 00000000000000000000000000000000000]
cornerCount_addr_1    (getelementptr    ) [ 00000000000001000000000000000000000]
cornerCount_load      (load             ) [ 00000000000000000000000000000000000]
tmp_12                (add              ) [ 00000000000000000000000000000000000]
StgValue_119          (store            ) [ 00000000000000000000000000000000000]
StgValue_120          (br               ) [ 00000000010111000000000000000000000]
i_2                   (phi              ) [ 00000000000000100000000000000000000]
tmp_20                (bitselect        ) [ 00000000000000110000000000000000000]
StgValue_123          (speclooptripcount) [ 00000000000000000000000000000000000]
i_6                   (add              ) [ 00000000000100110000000000000000000]
StgValue_125          (br               ) [ 00000000000000000000000000000000000]
tmp_14                (zext             ) [ 00000000000000000000000000000000000]
cornerCount_addr_2    (getelementptr    ) [ 00000000000000010000000000000000000]
StgValue_129          (br               ) [ 00000000000000111100000000000000000]
cornerCount_load_1    (load             ) [ 00000000000000000000000000000000000]
tmp_15                (icmp             ) [ 00000000000000110000000000000000000]
StgValue_132          (br               ) [ 00000000000100110000000000000000000]
StgValue_133          (br               ) [ 00000000110000111111111111111111111]
i_3                   (phi              ) [ 00000000000000001000000000000000000]
sum_1                 (phi              ) [ 00000000000000001111111111000000000]
exitcond              (icmp             ) [ 00000000000000001100000000000000000]
StgValue_137          (speclooptripcount) [ 00000000000000000000000000000000000]
i_7                   (add              ) [ 00000000000000101100000000000000000]
StgValue_139          (br               ) [ 00000000000000000000000000000000000]
tmp_18                (zext             ) [ 00000000000000000000000000000000000]
cubiecube_0_co_addr   (getelementptr    ) [ 00000000000000000100000000000000000]
cubiecube_0_co_load   (load             ) [ 00000000000000000000000000000000000]
tmp_22_cast_cast_cas  (zext             ) [ 00000000000000000000000000000000000]
sum_3                 (add              ) [ 00000000000000101100000000000000000]
StgValue_147          (br               ) [ 00000000000000101100000000000000000]
tmp_16                (urem             ) [ 00000000000000000000000000000000000]
tmp_21                (trunc            ) [ 00000000000000000000000000000000000]
tmp_17                (icmp             ) [ 00000000000000000000000001000000000]
StgValue_158          (br               ) [ 00000000110000010000000001111111111]
s_i                   (alloca           ) [ 00000000000000000000000001111100000]
StgValue_160          (store            ) [ 00000000000000000000000000000000000]
StgValue_161          (br               ) [ 00000000000000000000000001111100000]
i_i                   (phi              ) [ 00000000000000000000000000111100000]
i_i_cast              (zext             ) [ 00000000000000000000000000011100000]
tmp_i                 (icmp             ) [ 00000000000000000000000000111100000]
StgValue_165          (speclooptripcount) [ 00000000000000000000000000000000000]
StgValue_166          (br               ) [ 00000000000000000000000000000000000]
tmp_i_28              (zext             ) [ 00000000000000000000000000000000000]
cubiecube_0_ep_addr_1 (getelementptr    ) [ 00000000000000000000000000010000000]
s_i8                  (alloca           ) [ 00000000000000000000000000111111110]
s_i_load              (load             ) [ 00000000000000000000000000000000000]
tmp_22                (bitselect        ) [ 00000000000000000000000000000000000]
tmp_25                (trunc            ) [ 00000000000000000000000000000000000]
tmp_26                (trunc            ) [ 00000000000000000000000000000000000]
tmp_27                (bitconcatenate   ) [ 00000000000000000000000000000000000]
tmp_30                (sub              ) [ 00000000000000000000000000000000000]
tmp_23                (bitconcatenate   ) [ 00000000000000000000000000000000000]
tmp_24                (select           ) [ 00000000000000000000000000000011110]
StgValue_179          (store            ) [ 00000000000000000000000000000000000]
StgValue_180          (br               ) [ 00000000000000000000000000111111110]
cubiecube_0_ep_load_1 (load             ) [ 00000000000000000000000000001100000]
StgValue_182          (br               ) [ 00000000000000000000000000111100000]
j_0_in_i              (phi              ) [ 00000000000000000000000000001000000]
j                     (add              ) [ 00000000000000000000000000111100000]
j_cast                (sext             ) [ 00000000000000000000000000000000000]
tmp_280_i             (icmp             ) [ 00000000000000000000000000111100000]
StgValue_187          (speclooptripcount) [ 00000000000000000000000000000000000]
StgValue_188          (br               ) [ 00000000000000000000000000000000000]
tmp_281_i             (zext             ) [ 00000000000000000000000000000000000]
cubiecube_0_ep_addr_2 (getelementptr    ) [ 00000000000000000000000000000100000]
i_8                   (add              ) [ 00000000000000000000000001111100000]
StgValue_193          (br               ) [ 00000000000000000000000001111100000]
s_i_load_1            (load             ) [ 00000000000000000000000000000000000]
cubiecube_0_ep_load_2 (load             ) [ 00000000000000000000000000000000000]
tmp_282_i             (icmp             ) [ 00000000000000000000000000000000000]
s                     (add              ) [ 00000000000000000000000000000000000]
p_s_1_i               (select           ) [ 00000000000000000000000000000000000]
StgValue_199          (store            ) [ 00000000000000000000000000000000000]
StgValue_200          (br               ) [ 00000000000000000000000000111100000]
i_i7                  (phi              ) [ 00000000000000000000000000000011110]
i_i7_cast             (zext             ) [ 00000000000000000000000000000001110]
tmp_i9                (icmp             ) [ 00000000000000000000000000000011110]
StgValue_204          (speclooptripcount) [ 00000000000000000000000000000000000]
StgValue_205          (br               ) [ 00000000000000000000000000000000000]
tmp_i1                (zext             ) [ 00000000000000000000000000000000000]
cubiecube_0_cp_addr_1 (getelementptr    ) [ 00000000000000000000000000000001000]
s_i8_load             (load             ) [ 00000000000000000000000000000000000]
tmp_31                (bitselect        ) [ 00000000000000000000000000000000000]
tmp_32                (trunc            ) [ 00000000000000000000000000000000000]
tmp_33                (trunc            ) [ 00000000000000000000000000000000000]
tmp_34                (bitconcatenate   ) [ 00000000000000000000000000000000000]
tmp_35                (sub              ) [ 00000000000000000000000000000000000]
tmp_28                (bitconcatenate   ) [ 00000000000000000000000000000000000]
tmp_29                (select           ) [ 00000000000000000000000000000000000]
tmp_19                (icmp             ) [ 00000000000000000000000000000000000]
p_s                   (select           ) [ 00000000110000010000000001000011111]
StgValue_219          (br               ) [ 00000000110000010000000001000011111]
cubiecube_0_cp_load_1 (load             ) [ 00000000000000000000000000000000110]
StgValue_221          (br               ) [ 00000000000000000000000000000011110]
j_0_in_i1             (phi              ) [ 00000000000000000000000000000000100]
j_1                   (add              ) [ 00000000000000000000000000000011110]
j_1_cast              (sext             ) [ 00000000000000000000000000000000000]
tmp_285_i             (icmp             ) [ 00000000000000000000000000000011110]
StgValue_226          (speclooptripcount) [ 00000000000000000000000000000000000]
StgValue_227          (br               ) [ 00000000000000000000000000000000000]
tmp_286_i             (zext             ) [ 00000000000000000000000000000000000]
cubiecube_0_cp_addr_2 (getelementptr    ) [ 00000000000000000000000000000000010]
i_9                   (add              ) [ 00000000000000000000000000100011110]
StgValue_232          (br               ) [ 00000000000000000000000000100011110]
s_i8_load_1           (load             ) [ 00000000000000000000000000000000000]
cubiecube_0_cp_load_2 (load             ) [ 00000000000000000000000000000000000]
tmp_287_i             (icmp             ) [ 00000000000000000000000000000000000]
s_1                   (add              ) [ 00000000000000000000000000000000000]
p_s_1_i1              (select           ) [ 00000000000000000000000000000000000]
StgValue_238          (store            ) [ 00000000000000000000000000000000000]
StgValue_239          (br               ) [ 00000000000000000000000000000011110]
UnifiedRetVal         (phi              ) [ 00000000000000000000000000000000001]
StgValue_241          (ret              ) [ 00000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cubiecube_0_cp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cubiecube_0_cp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cubiecube_0_co">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cubiecube_0_co"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cubiecube_0_ep">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cubiecube_0_ep"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cubiecube_0_eo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cubiecube_0_eo"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_edgeCount_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_cornerCount_s"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="14"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="14"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="edgeCount_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edgeCount/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="cornerCount_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cornerCount/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="s_i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_i/25 "/>
</bind>
</comp>

<comp id="92" class="1004" name="s_i8_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_i8/26 "/>
</bind>
</comp>

<comp id="96" class="1004" name="edgeCount_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edgeCount_addr/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_42/2 edgeCount_load/5 StgValue_73/6 edgeCount_load_1/7 "/>
</bind>
</comp>

<comp id="109" class="1004" name="cornerCount_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="3" slack="0"/>
<pin id="113" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cornerCount_addr/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_52/3 cornerCount_load/12 StgValue_119/13 cornerCount_load_1/14 "/>
</bind>
</comp>

<comp id="122" class="1004" name="cubiecube_0_ep_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cubiecube_0_ep_addr/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cubiecube_0_ep_load/4 cubiecube_0_ep_load_1/26 cubiecube_0_ep_load_2/28 "/>
</bind>
</comp>

<comp id="135" class="1004" name="edgeCount_addr_1_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edgeCount_addr_1/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="edgeCount_addr_2_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edgeCount_addr_2/7 "/>
</bind>
</comp>

<comp id="149" class="1004" name="cubiecube_0_eo_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cubiecube_0_eo_addr/9 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cubiecube_0_eo_load/9 "/>
</bind>
</comp>

<comp id="162" class="1004" name="cubiecube_0_cp_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cubiecube_0_cp_addr/11 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cubiecube_0_cp_load/11 cubiecube_0_cp_load_1/30 cubiecube_0_cp_load_2/32 "/>
</bind>
</comp>

<comp id="175" class="1004" name="cornerCount_addr_1_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="3" slack="0"/>
<pin id="179" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cornerCount_addr_1/12 "/>
</bind>
</comp>

<comp id="182" class="1004" name="cornerCount_addr_2_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cornerCount_addr_2/14 "/>
</bind>
</comp>

<comp id="189" class="1004" name="cubiecube_0_co_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cubiecube_0_co_addr/16 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cubiecube_0_co_load/16 "/>
</bind>
</comp>

<comp id="202" class="1004" name="cubiecube_0_ep_addr_1_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="4" slack="0"/>
<pin id="206" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cubiecube_0_ep_addr_1/26 "/>
</bind>
</comp>

<comp id="210" class="1004" name="cubiecube_0_ep_addr_2_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="32" slack="0"/>
<pin id="214" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cubiecube_0_ep_addr_2/28 "/>
</bind>
</comp>

<comp id="218" class="1004" name="cubiecube_0_cp_addr_1_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="3" slack="0"/>
<pin id="222" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cubiecube_0_cp_addr_1/30 "/>
</bind>
</comp>

<comp id="226" class="1004" name="cubiecube_0_cp_addr_2_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="32" slack="0"/>
<pin id="230" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cubiecube_0_cp_addr_2/32 "/>
</bind>
</comp>

<comp id="234" class="1005" name="invdar_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="1"/>
<pin id="236" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="invdar_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="4" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/2 "/>
</bind>
</comp>

<comp id="245" class="1005" name="invdar1_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="1"/>
<pin id="247" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar1 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="invdar1_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="0"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="1" slack="1"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar1/3 "/>
</bind>
</comp>

<comp id="256" class="1005" name="e_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="1"/>
<pin id="258" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="e (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="e_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="1" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="e/4 "/>
</bind>
</comp>

<comp id="267" class="1005" name="i_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="1"/>
<pin id="269" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="i_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="1" slack="1"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/7 "/>
</bind>
</comp>

<comp id="278" class="1005" name="i_1_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="1"/>
<pin id="280" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="i_1_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="1" slack="1"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/9 "/>
</bind>
</comp>

<comp id="289" class="1005" name="sum_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="1"/>
<pin id="291" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="sum_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="1" slack="1"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/9 "/>
</bind>
</comp>

<comp id="301" class="1005" name="c_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="1"/>
<pin id="303" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="c_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="1" slack="1"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/11 "/>
</bind>
</comp>

<comp id="312" class="1005" name="i_2_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="1"/>
<pin id="314" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="i_2_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="1" slack="1"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/14 "/>
</bind>
</comp>

<comp id="323" class="1005" name="i_3_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="1"/>
<pin id="325" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="i_3_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="1" slack="1"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/16 "/>
</bind>
</comp>

<comp id="334" class="1005" name="sum_1_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="1"/>
<pin id="336" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="sum_1_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="1"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="1" slack="1"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/16 "/>
</bind>
</comp>

<comp id="346" class="1005" name="i_i_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="1"/>
<pin id="348" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="i_i_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="1"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="4" slack="1"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/26 "/>
</bind>
</comp>

<comp id="358" class="1005" name="j_0_in_i_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="360" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_0_in_i (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="j_0_in_i_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="0"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="4" slack="2"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_in_i/28 "/>
</bind>
</comp>

<comp id="367" class="1005" name="i_i7_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="1"/>
<pin id="369" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_i7 (phireg) "/>
</bind>
</comp>

<comp id="371" class="1004" name="i_i7_phi_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="3" slack="1"/>
<pin id="375" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i7/30 "/>
</bind>
</comp>

<comp id="379" class="1005" name="j_0_in_i1_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="381" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_0_in_i1 (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="j_0_in_i1_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="3" slack="2"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_in_i1/32 "/>
</bind>
</comp>

<comp id="388" class="1005" name="UnifiedRetVal_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="3"/>
<pin id="390" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="UnifiedRetVal_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="1"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="3" slack="14"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="4" bw="4" slack="3"/>
<pin id="401" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="6" bw="3" slack="11"/>
<pin id="403" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="404" dir="0" index="8" bw="2" slack="14"/>
<pin id="405" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="10" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/34 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_load_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_i_load/26 s_i_load_1/29 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_i8_load/30 s_i8_load_1/33 "/>
</bind>
</comp>

<comp id="417" class="1004" name="indvarinc_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="0"/>
<pin id="430" dir="0" index="1" bw="4" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="indvarinc1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="3" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc1/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="0"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_3_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="3" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="exitcond3_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="0"/>
<pin id="453" dir="0" index="1" bw="3" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="e_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="e_1/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_4_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="0"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_5_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="0"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_6_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_8_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="0"/>
<pin id="482" dir="0" index="1" bw="3" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="i_4_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_9_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="4" slack="0"/>
<pin id="494" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_s_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="503" class="1004" name="exitcond2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="0"/>
<pin id="505" dir="0" index="1" bw="3" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/9 "/>
</bind>
</comp>

<comp id="509" class="1004" name="i_5_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/9 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_7_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="0"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_13_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="0"/>
<pin id="522" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/9 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_12_cast_cast_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast_cast/10 "/>
</bind>
</comp>

<comp id="528" class="1004" name="sum_2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="4" slack="1"/>
<pin id="531" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2/10 "/>
</bind>
</comp>

<comp id="534" class="1004" name="exitcond1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="0"/>
<pin id="536" dir="0" index="1" bw="4" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/11 "/>
</bind>
</comp>

<comp id="540" class="1004" name="c_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/11 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_10_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="0"/>
<pin id="548" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_11_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="3" slack="0"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/12 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_12_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/13 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_20_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="4" slack="0"/>
<pin id="566" dir="0" index="2" bw="3" slack="0"/>
<pin id="567" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/14 "/>
</bind>
</comp>

<comp id="571" class="1004" name="i_6_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="4" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/14 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_14_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="4" slack="0"/>
<pin id="579" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/14 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_15_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/15 "/>
</bind>
</comp>

<comp id="588" class="1004" name="exitcond_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="4" slack="0"/>
<pin id="590" dir="0" index="1" bw="4" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/16 "/>
</bind>
</comp>

<comp id="594" class="1004" name="i_7_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="4" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/16 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_18_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="4" slack="0"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/16 "/>
</bind>
</comp>

<comp id="605" class="1004" name="grp_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="5" slack="0"/>
<pin id="607" dir="0" index="1" bw="3" slack="0"/>
<pin id="608" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_16/16 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_22_cast_cast_cas_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="2" slack="0"/>
<pin id="613" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_cast_cast_cas/17 "/>
</bind>
</comp>

<comp id="615" class="1004" name="sum_3_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="5" slack="1"/>
<pin id="617" dir="0" index="1" bw="2" slack="0"/>
<pin id="618" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_3/17 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_21_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="3" slack="0"/>
<pin id="623" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/25 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_17_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="3" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/25 "/>
</bind>
</comp>

<comp id="631" class="1004" name="StgValue_160_store_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="32" slack="0"/>
<pin id="634" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_160/25 "/>
</bind>
</comp>

<comp id="636" class="1004" name="i_i_cast_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="4" slack="0"/>
<pin id="638" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i_cast/26 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_i_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="4" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/26 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_i_28_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="4" slack="0"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_28/26 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_22_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="32" slack="0"/>
<pin id="654" dir="0" index="2" bw="6" slack="0"/>
<pin id="655" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/26 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_25_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="0"/>
<pin id="661" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/26 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_26_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="0"/>
<pin id="665" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/26 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_27_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="2" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="0" index="2" bw="1" slack="0"/>
<pin id="671" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/26 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_30_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="2" slack="0"/>
<pin id="678" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_30/26 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_23_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="2" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="0" index="2" bw="1" slack="0"/>
<pin id="685" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/26 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_24_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="2" slack="0"/>
<pin id="692" dir="0" index="2" bw="2" slack="0"/>
<pin id="693" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_24/26 "/>
</bind>
</comp>

<comp id="697" class="1004" name="StgValue_179_store_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="32" slack="0"/>
<pin id="700" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_179/26 "/>
</bind>
</comp>

<comp id="702" class="1004" name="j_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="5" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/28 "/>
</bind>
</comp>

<comp id="708" class="1004" name="j_cast_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="5" slack="0"/>
<pin id="710" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="j_cast/28 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_280_i_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="5" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_280_i/28 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_281_i_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="5" slack="0"/>
<pin id="720" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_281_i/28 "/>
</bind>
</comp>

<comp id="723" class="1004" name="i_8_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="4" slack="2"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/28 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_282_i_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="4" slack="0"/>
<pin id="731" dir="0" index="1" bw="4" slack="2"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_282_i/29 "/>
</bind>
</comp>

<comp id="734" class="1004" name="s_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s/29 "/>
</bind>
</comp>

<comp id="740" class="1004" name="p_s_1_i_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="32" slack="0"/>
<pin id="743" dir="0" index="2" bw="32" slack="0"/>
<pin id="744" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s_1_i/29 "/>
</bind>
</comp>

<comp id="748" class="1004" name="StgValue_199_store_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="0"/>
<pin id="750" dir="0" index="1" bw="32" slack="4"/>
<pin id="751" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_199/29 "/>
</bind>
</comp>

<comp id="753" class="1004" name="i_i7_cast_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="3" slack="0"/>
<pin id="755" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i7_cast/30 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_i9_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="3" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i9/30 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_i1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="3" slack="0"/>
<pin id="765" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1/30 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_31_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="32" slack="0"/>
<pin id="771" dir="0" index="2" bw="6" slack="0"/>
<pin id="772" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/30 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_32_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_32/30 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_33_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="0"/>
<pin id="782" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_33/30 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_34_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="2" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="0" index="2" bw="1" slack="0"/>
<pin id="788" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34/30 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_35_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="2" slack="0"/>
<pin id="795" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_35/30 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_28_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="2" slack="0"/>
<pin id="800" dir="0" index="1" bw="1" slack="0"/>
<pin id="801" dir="0" index="2" bw="1" slack="0"/>
<pin id="802" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/30 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_29_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="2" slack="0"/>
<pin id="809" dir="0" index="2" bw="2" slack="0"/>
<pin id="810" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_29/30 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp_19_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="2" slack="1"/>
<pin id="816" dir="0" index="1" bw="2" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/30 "/>
</bind>
</comp>

<comp id="819" class="1004" name="p_s_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="0" index="2" bw="4" slack="0"/>
<pin id="823" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/30 "/>
</bind>
</comp>

<comp id="827" class="1004" name="j_1_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="4" slack="0"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/32 "/>
</bind>
</comp>

<comp id="833" class="1004" name="j_1_cast_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="4" slack="0"/>
<pin id="835" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="j_1_cast/32 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_285_i_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="4" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_285_i/32 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_286_i_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="4" slack="0"/>
<pin id="845" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_286_i/32 "/>
</bind>
</comp>

<comp id="848" class="1004" name="i_9_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="3" slack="2"/>
<pin id="850" dir="0" index="1" bw="1" slack="0"/>
<pin id="851" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/32 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_287_i_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="3" slack="0"/>
<pin id="856" dir="0" index="1" bw="3" slack="2"/>
<pin id="857" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_287_i/33 "/>
</bind>
</comp>

<comp id="859" class="1004" name="s_1_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="0"/>
<pin id="861" dir="0" index="1" bw="1" slack="0"/>
<pin id="862" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_1/33 "/>
</bind>
</comp>

<comp id="865" class="1004" name="p_s_1_i1_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="32" slack="0"/>
<pin id="868" dir="0" index="2" bw="32" slack="0"/>
<pin id="869" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s_1_i1/33 "/>
</bind>
</comp>

<comp id="873" class="1004" name="StgValue_238_store_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="0"/>
<pin id="875" dir="0" index="1" bw="32" slack="4"/>
<pin id="876" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_238/33 "/>
</bind>
</comp>

<comp id="878" class="1005" name="indvarinc_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="4" slack="0"/>
<pin id="880" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="886" class="1005" name="indvarinc1_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="3" slack="0"/>
<pin id="888" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc1 "/>
</bind>
</comp>

<comp id="897" class="1005" name="e_1_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="4" slack="0"/>
<pin id="899" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="e_1 "/>
</bind>
</comp>

<comp id="902" class="1005" name="cubiecube_0_ep_addr_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="4" slack="1"/>
<pin id="904" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cubiecube_0_ep_addr "/>
</bind>
</comp>

<comp id="907" class="1005" name="edgeCount_addr_1_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="4" slack="1"/>
<pin id="909" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edgeCount_addr_1 "/>
</bind>
</comp>

<comp id="915" class="1005" name="i_4_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="4" slack="0"/>
<pin id="917" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="920" class="1005" name="edgeCount_addr_2_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="4" slack="1"/>
<pin id="922" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edgeCount_addr_2 "/>
</bind>
</comp>

<comp id="931" class="1005" name="i_5_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="4" slack="0"/>
<pin id="933" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="936" class="1005" name="cubiecube_0_eo_addr_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="4" slack="1"/>
<pin id="938" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cubiecube_0_eo_addr "/>
</bind>
</comp>

<comp id="944" class="1005" name="sum_2_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="4" slack="1"/>
<pin id="946" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

<comp id="952" class="1005" name="c_1_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="4" slack="0"/>
<pin id="954" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="957" class="1005" name="cubiecube_0_cp_addr_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="3" slack="1"/>
<pin id="959" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cubiecube_0_cp_addr "/>
</bind>
</comp>

<comp id="962" class="1005" name="cornerCount_addr_1_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="3" slack="1"/>
<pin id="964" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cornerCount_addr_1 "/>
</bind>
</comp>

<comp id="970" class="1005" name="i_6_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="4" slack="0"/>
<pin id="972" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="975" class="1005" name="cornerCount_addr_2_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="3" slack="1"/>
<pin id="977" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cornerCount_addr_2 "/>
</bind>
</comp>

<comp id="986" class="1005" name="i_7_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="4" slack="0"/>
<pin id="988" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="991" class="1005" name="cubiecube_0_co_addr_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="3" slack="1"/>
<pin id="993" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cubiecube_0_co_addr "/>
</bind>
</comp>

<comp id="996" class="1005" name="sum_3_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="5" slack="1"/>
<pin id="998" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="s_i_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="0"/>
<pin id="1006" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="s_i "/>
</bind>
</comp>

<comp id="1011" class="1005" name="i_i_cast_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="5" slack="2"/>
<pin id="1013" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="i_i_cast "/>
</bind>
</comp>

<comp id="1019" class="1005" name="cubiecube_0_ep_addr_1_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="4" slack="1"/>
<pin id="1021" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cubiecube_0_ep_addr_1 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="s_i8_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="0"/>
<pin id="1026" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="s_i8 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="tmp_24_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="2" slack="1"/>
<pin id="1033" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="cubiecube_0_ep_load_1_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="4" slack="2"/>
<pin id="1038" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="cubiecube_0_ep_load_1 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="j_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="5" slack="0"/>
<pin id="1043" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1049" class="1005" name="cubiecube_0_ep_addr_2_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="4" slack="1"/>
<pin id="1051" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cubiecube_0_ep_addr_2 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="i_8_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="4" slack="1"/>
<pin id="1056" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="i_i7_cast_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="4" slack="2"/>
<pin id="1061" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="i_i7_cast "/>
</bind>
</comp>

<comp id="1067" class="1005" name="cubiecube_0_cp_addr_1_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="3" slack="1"/>
<pin id="1069" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cubiecube_0_cp_addr_1 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="p_s_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="4" slack="1"/>
<pin id="1074" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="1077" class="1005" name="cubiecube_0_cp_load_1_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="3" slack="2"/>
<pin id="1079" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="cubiecube_0_cp_load_1 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="j_1_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="4" slack="0"/>
<pin id="1084" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="cubiecube_0_cp_addr_2_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="3" slack="1"/>
<pin id="1092" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cubiecube_0_cp_addr_2 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="i_9_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="3" slack="1"/>
<pin id="1097" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="40" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="40" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="135" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="148"><net_src comp="142" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="175" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="182" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="194"><net_src comp="2" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="202" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="14" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="210" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="218" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="231"><net_src comp="0" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="14" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="226" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="237"><net_src comp="10" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="28" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="259"><net_src comp="10" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="270"><net_src comp="10" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="281"><net_src comp="10" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="292"><net_src comp="10" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="300"><net_src comp="293" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="304"><net_src comp="10" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="315"><net_src comp="10" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="326"><net_src comp="10" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="337"><net_src comp="52" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="345"><net_src comp="338" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="349"><net_src comp="18" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="357"><net_src comp="350" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="370"><net_src comp="32" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="377"><net_src comp="367" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="371" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="391"><net_src comp="76" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="18" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="38" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="78" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="407"><net_src comp="388" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="408"><net_src comp="388" pin="1"/><net_sink comp="395" pin=4"/></net>

<net id="409"><net_src comp="388" pin="1"/><net_sink comp="395" pin=6"/></net>

<net id="410"><net_src comp="388" pin="1"/><net_sink comp="395" pin=8"/></net>

<net id="421"><net_src comp="238" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="12" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="238" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="432"><net_src comp="238" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="18" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="249" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="30" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="249" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="449"><net_src comp="249" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="32" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="260" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="38" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="260" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="12" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="260" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="471"><net_src comp="129" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="477"><net_src comp="102" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="40" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="479"><net_src comp="473" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="484"><net_src comp="271" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="38" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="271" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="12" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="271" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="501"><net_src comp="102" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="40" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="282" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="38" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="282" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="12" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="282" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="523"><net_src comp="293" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="156" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="524" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="289" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="305" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="44" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="305" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="12" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="549"><net_src comp="305" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="554"><net_src comp="169" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="560"><net_src comp="115" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="40" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="562"><net_src comp="556" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="568"><net_src comp="46" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="316" pin="4"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="48" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="575"><net_src comp="316" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="12" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="316" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="586"><net_src comp="115" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="40" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="327" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="44" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="327" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="12" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="327" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="609"><net_src comp="338" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="54" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="196" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="334" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="611" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="605" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="621" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="28" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="16" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="350" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="350" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="10" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="350" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="656"><net_src comp="58" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="411" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="658"><net_src comp="60" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="662"><net_src comp="411" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="411" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="672"><net_src comp="62" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="64" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="663" pin="1"/><net_sink comp="667" pin=2"/></net>

<net id="679"><net_src comp="66" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="667" pin="3"/><net_sink comp="675" pin=1"/></net>

<net id="686"><net_src comp="62" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="64" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="659" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="694"><net_src comp="651" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="675" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="681" pin="3"/><net_sink comp="689" pin=2"/></net>

<net id="701"><net_src comp="16" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="706"><net_src comp="361" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="68" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="711"><net_src comp="702" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="716"><net_src comp="361" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="52" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="721"><net_src comp="708" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="727"><net_src comp="346" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="70" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="129" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="738"><net_src comp="411" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="40" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="745"><net_src comp="729" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="734" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="747"><net_src comp="411" pin="1"/><net_sink comp="740" pin=2"/></net>

<net id="752"><net_src comp="740" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="371" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="761"><net_src comp="371" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="28" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="766"><net_src comp="371" pin="4"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="773"><net_src comp="58" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="414" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="60" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="779"><net_src comp="414" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="414" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="789"><net_src comp="62" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="790"><net_src comp="64" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="791"><net_src comp="780" pin="1"/><net_sink comp="784" pin=2"/></net>

<net id="796"><net_src comp="66" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="784" pin="3"/><net_sink comp="792" pin=1"/></net>

<net id="803"><net_src comp="62" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="64" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="805"><net_src comp="776" pin="1"/><net_sink comp="798" pin=2"/></net>

<net id="811"><net_src comp="768" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="792" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="813"><net_src comp="798" pin="3"/><net_sink comp="806" pin=2"/></net>

<net id="818"><net_src comp="806" pin="3"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="814" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="10" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="826"><net_src comp="74" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="831"><net_src comp="382" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="70" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="836"><net_src comp="827" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="841"><net_src comp="382" pin="4"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="10" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="846"><net_src comp="833" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="852"><net_src comp="367" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="32" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="169" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="863"><net_src comp="414" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="40" pin="0"/><net_sink comp="859" pin=1"/></net>

<net id="870"><net_src comp="854" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="871"><net_src comp="859" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="872"><net_src comp="414" pin="1"/><net_sink comp="865" pin=2"/></net>

<net id="877"><net_src comp="865" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="881"><net_src comp="417" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="889"><net_src comp="434" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="900"><net_src comp="457" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="905"><net_src comp="122" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="910"><net_src comp="135" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="918"><net_src comp="486" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="923"><net_src comp="142" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="934"><net_src comp="509" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="939"><net_src comp="149" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="947"><net_src comp="528" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="955"><net_src comp="540" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="960"><net_src comp="162" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="965"><net_src comp="175" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="973"><net_src comp="571" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="978"><net_src comp="182" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="989"><net_src comp="594" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="994"><net_src comp="189" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="999"><net_src comp="615" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1007"><net_src comp="88" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1010"><net_src comp="1004" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1014"><net_src comp="636" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="1022"><net_src comp="202" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1027"><net_src comp="92" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="1029"><net_src comp="1024" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="1030"><net_src comp="1024" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="1034"><net_src comp="689" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1039"><net_src comp="129" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="1044"><net_src comp="702" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="1052"><net_src comp="210" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1057"><net_src comp="723" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="1062"><net_src comp="753" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="1070"><net_src comp="218" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="1075"><net_src comp="819" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1080"><net_src comp="169" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="1085"><net_src comp="827" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1093"><net_src comp="226" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="1098"><net_src comp="848" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="371" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: verify : cubiecube_0_cp | {11 12 30 31 32 33 }
	Port: verify : cubiecube_0_co | {16 17 }
	Port: verify : cubiecube_0_ep | {4 5 26 27 28 29 }
	Port: verify : cubiecube_0_eo | {9 10 }
  - Chain level:
	State 1
	State 2
		indvarinc : 1
		tmp : 1
		edgeCount_addr : 2
		StgValue_42 : 3
		tmp_1 : 1
		StgValue_46 : 2
	State 3
		indvarinc1 : 1
		tmp_2 : 1
		cornerCount_addr : 2
		StgValue_52 : 3
		tmp_3 : 1
		StgValue_56 : 2
	State 4
		exitcond3 : 1
		e_1 : 1
		StgValue_62 : 2
		tmp_4 : 1
		cubiecube_0_ep_addr : 2
		cubiecube_0_ep_load : 3
	State 5
		tmp_5 : 1
		edgeCount_addr_1 : 2
		edgeCount_load : 3
	State 6
		tmp_6 : 1
		StgValue_73 : 2
	State 7
		tmp_8 : 1
		i_4 : 1
		StgValue_79 : 2
		tmp_9 : 1
		edgeCount_addr_2 : 2
		edgeCount_load_1 : 3
	State 8
		tmp_s : 1
		StgValue_86 : 2
	State 9
		exitcond2 : 1
		i_5 : 1
		StgValue_93 : 2
		tmp_7 : 1
		cubiecube_0_eo_addr : 2
		cubiecube_0_eo_load : 3
		tmp_13 : 1
		StgValue_98 : 2
	State 10
		tmp_12_cast_cast : 1
		sum_2 : 2
	State 11
		exitcond1 : 1
		c_1 : 1
		StgValue_108 : 2
		tmp_10 : 1
		cubiecube_0_cp_addr : 2
		cubiecube_0_cp_load : 3
	State 12
		tmp_11 : 1
		cornerCount_addr_1 : 2
		cornerCount_load : 3
	State 13
		tmp_12 : 1
		StgValue_119 : 2
	State 14
		tmp_20 : 1
		i_6 : 1
		StgValue_125 : 2
		tmp_14 : 1
		cornerCount_addr_2 : 2
		cornerCount_load_1 : 3
	State 15
		tmp_15 : 1
		StgValue_132 : 2
	State 16
		exitcond : 1
		i_7 : 1
		StgValue_139 : 2
		tmp_18 : 1
		cubiecube_0_co_addr : 2
		cubiecube_0_co_load : 3
		tmp_16 : 1
	State 17
		tmp_22_cast_cast_cas : 1
		sum_3 : 2
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		tmp_21 : 1
		tmp_17 : 2
		StgValue_158 : 3
		StgValue_160 : 1
	State 26
		i_i_cast : 1
		tmp_i : 1
		StgValue_166 : 2
		tmp_i_28 : 1
		cubiecube_0_ep_addr_1 : 2
		cubiecube_0_ep_load_1 : 3
		tmp_22 : 1
		tmp_25 : 1
		tmp_26 : 1
		tmp_27 : 2
		tmp_30 : 3
		tmp_23 : 2
		tmp_24 : 4
		StgValue_179 : 1
	State 27
	State 28
		j : 1
		j_cast : 2
		tmp_280_i : 1
		StgValue_188 : 2
		tmp_281_i : 3
		cubiecube_0_ep_addr_2 : 4
		cubiecube_0_ep_load_2 : 5
	State 29
		tmp_282_i : 1
		s : 1
		p_s_1_i : 2
		StgValue_199 : 3
	State 30
		i_i7_cast : 1
		tmp_i9 : 1
		StgValue_205 : 2
		tmp_i1 : 1
		cubiecube_0_cp_addr_1 : 2
		cubiecube_0_cp_load_1 : 3
		tmp_31 : 1
		tmp_32 : 1
		tmp_33 : 1
		tmp_34 : 2
		tmp_35 : 3
		tmp_28 : 2
		tmp_29 : 4
		tmp_19 : 5
		p_s : 6
	State 31
	State 32
		j_1 : 1
		j_1_cast : 2
		tmp_285_i : 1
		StgValue_227 : 2
		tmp_286_i : 3
		cubiecube_0_cp_addr_2 : 4
		cubiecube_0_cp_load_2 : 5
	State 33
		tmp_287_i : 1
		s_1 : 1
		p_s_1_i1 : 2
		StgValue_238 : 3
	State 34
		StgValue_241 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       indvarinc_fu_417      |    0    |    13   |
|          |      indvarinc1_fu_434      |    0    |    12   |
|          |          e_1_fu_457         |    0    |    13   |
|          |         tmp_6_fu_473        |    0    |    39   |
|          |          i_4_fu_486         |    0    |    13   |
|          |          i_5_fu_509         |    0    |    13   |
|          |         sum_2_fu_528        |    0    |    13   |
|          |          c_1_fu_540         |    0    |    13   |
|    add   |        tmp_12_fu_556        |    0    |    39   |
|          |          i_6_fu_571         |    0    |    13   |
|          |          i_7_fu_594         |    0    |    13   |
|          |         sum_3_fu_615        |    0    |    15   |
|          |           j_fu_702          |    0    |    15   |
|          |          i_8_fu_723         |    0    |    13   |
|          |           s_fu_734          |    0    |    39   |
|          |          j_1_fu_827         |    0    |    13   |
|          |          i_9_fu_848         |    0    |    12   |
|          |          s_1_fu_859         |    0    |    39   |
|----------|-----------------------------|---------|---------|
|          |         tmp_1_fu_428        |    0    |    9    |
|          |         tmp_3_fu_445        |    0    |    9    |
|          |       exitcond3_fu_451      |    0    |    9    |
|          |         tmp_8_fu_480        |    0    |    9    |
|          |         tmp_s_fu_497        |    0    |    18   |
|          |       exitcond2_fu_503      |    0    |    9    |
|          |       exitcond1_fu_534      |    0    |    9    |
|          |        tmp_15_fu_582        |    0    |    18   |
|   icmp   |       exitcond_fu_588       |    0    |    9    |
|          |        tmp_17_fu_625        |    0    |    9    |
|          |         tmp_i_fu_640        |    0    |    9    |
|          |       tmp_280_i_fu_712      |    0    |    11   |
|          |       tmp_282_i_fu_729      |    0    |    9    |
|          |        tmp_i9_fu_757        |    0    |    9    |
|          |        tmp_19_fu_814        |    0    |    8    |
|          |       tmp_285_i_fu_837      |    0    |    9    |
|          |       tmp_287_i_fu_854      |    0    |    9    |
|----------|-----------------------------|---------|---------|
|   urem   |          grp_fu_605         |    70   |    29   |
|----------|-----------------------------|---------|---------|
|          |        tmp_24_fu_689        |    0    |    2    |
|          |        p_s_1_i_fu_740       |    0    |    32   |
|  select  |        tmp_29_fu_806        |    0    |    2    |
|          |          p_s_fu_819         |    0    |    4    |
|          |       p_s_1_i1_fu_865       |    0    |    32   |
|----------|-----------------------------|---------|---------|
|    sub   |        tmp_30_fu_675        |    0    |    10   |
|          |        tmp_35_fu_792        |    0    |    10   |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_423         |    0    |    0    |
|          |         tmp_2_fu_440        |    0    |    0    |
|          |         tmp_4_fu_463        |    0    |    0    |
|          |         tmp_5_fu_468        |    0    |    0    |
|          |         tmp_9_fu_492        |    0    |    0    |
|          |         tmp_7_fu_515        |    0    |    0    |
|          |   tmp_12_cast_cast_fu_524   |    0    |    0    |
|          |        tmp_10_fu_546        |    0    |    0    |
|   zext   |        tmp_11_fu_551        |    0    |    0    |
|          |        tmp_14_fu_577        |    0    |    0    |
|          |        tmp_18_fu_600        |    0    |    0    |
|          | tmp_22_cast_cast_cas_fu_611 |    0    |    0    |
|          |       i_i_cast_fu_636       |    0    |    0    |
|          |       tmp_i_28_fu_646       |    0    |    0    |
|          |       tmp_281_i_fu_718      |    0    |    0    |
|          |       i_i7_cast_fu_753      |    0    |    0    |
|          |        tmp_i1_fu_763        |    0    |    0    |
|          |       tmp_286_i_fu_843      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        tmp_13_fu_520        |    0    |    0    |
|          |        tmp_21_fu_621        |    0    |    0    |
|   trunc  |        tmp_25_fu_659        |    0    |    0    |
|          |        tmp_26_fu_663        |    0    |    0    |
|          |        tmp_32_fu_776        |    0    |    0    |
|          |        tmp_33_fu_780        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        tmp_20_fu_563        |    0    |    0    |
| bitselect|        tmp_22_fu_651        |    0    |    0    |
|          |        tmp_31_fu_768        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        tmp_27_fu_667        |    0    |    0    |
|bitconcatenate|        tmp_23_fu_681        |    0    |    0    |
|          |        tmp_34_fu_784        |    0    |    0    |
|          |        tmp_28_fu_798        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |        j_cast_fu_708        |    0    |    0    |
|          |       j_1_cast_fu_833       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    70   |   633   |
|----------|-----------------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|cornerCount|    0   |   64   |    4   |
| edgeCount |    0   |   64   |    6   |
+-----------+--------+--------+--------+
|   Total   |    0   |   128  |   10   |
+-----------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     UnifiedRetVal_reg_388    |    4   |
|          c_1_reg_952         |    4   |
|           c_reg_301          |    4   |
|  cornerCount_addr_1_reg_962  |    3   |
|  cornerCount_addr_2_reg_975  |    3   |
|  cubiecube_0_co_addr_reg_991 |    3   |
|cubiecube_0_cp_addr_1_reg_1067|    3   |
|cubiecube_0_cp_addr_2_reg_1090|    3   |
|  cubiecube_0_cp_addr_reg_957 |    3   |
|cubiecube_0_cp_load_1_reg_1077|    3   |
|  cubiecube_0_eo_addr_reg_936 |    4   |
|cubiecube_0_ep_addr_1_reg_1019|    4   |
|cubiecube_0_ep_addr_2_reg_1049|    4   |
|  cubiecube_0_ep_addr_reg_902 |    4   |
|cubiecube_0_ep_load_1_reg_1036|    4   |
|          e_1_reg_897         |    4   |
|           e_reg_256          |    4   |
|   edgeCount_addr_1_reg_907   |    4   |
|   edgeCount_addr_2_reg_920   |    4   |
|          i_1_reg_278         |    4   |
|          i_2_reg_312         |    4   |
|          i_3_reg_323         |    4   |
|          i_4_reg_915         |    4   |
|          i_5_reg_931         |    4   |
|          i_6_reg_970         |    4   |
|          i_7_reg_986         |    4   |
|         i_8_reg_1054         |    4   |
|         i_9_reg_1095         |    3   |
|      i_i7_cast_reg_1059      |    4   |
|         i_i7_reg_367         |    3   |
|       i_i_cast_reg_1011      |    5   |
|          i_i_reg_346         |    4   |
|           i_reg_267          |    4   |
|      indvarinc1_reg_886      |    3   |
|       indvarinc_reg_878      |    4   |
|        invdar1_reg_245       |    3   |
|        invdar_reg_234        |    4   |
|       j_0_in_i1_reg_379      |    4   |
|       j_0_in_i_reg_358       |    5   |
|         j_1_reg_1082         |    4   |
|          j_reg_1041          |    5   |
|         p_s_reg_1072         |    4   |
|         s_i8_reg_1024        |   32   |
|         s_i_reg_1004         |   32   |
|         sum_1_reg_334        |    5   |
|         sum_2_reg_944        |    4   |
|         sum_3_reg_996        |    5   |
|          sum_reg_289         |    4   |
|        tmp_24_reg_1031       |    2   |
+------------------------------+--------+
|             Total            |   244  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_102   |  p0  |   5  |   4  |   20   ||    27   |
|   grp_access_fu_102   |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_115   |  p0  |   5  |   3  |   15   ||    27   |
|   grp_access_fu_115   |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_129   |  p0  |   6  |   4  |   24   ||    33   |
|   grp_access_fu_156   |  p0  |   2  |   4  |    8   ||    9    |
|   grp_access_fu_169   |  p0  |   6  |   3  |   18   ||    33   |
|   grp_access_fu_196   |  p0  |   2  |   3  |    6   ||    9    |
|      sum_reg_289      |  p0  |   2  |   4  |    8   ||    9    |
|     sum_1_reg_334     |  p0  |   2  |   5  |   10   ||    9    |
|      i_i_reg_346      |  p0  |   2  |   4  |    8   ||    9    |
|      i_i7_reg_367     |  p0  |   2  |   3  |    6   ||    9    |
| UnifiedRetVal_reg_388 |  p0  |   4  |   4  |   16   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   267  ||  23.729 ||   201   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |   70   |   633  |
|   Memory  |    0   |    -   |   128  |   10   |
|Multiplexer|    -   |   23   |    -   |   201  |
|  Register |    -   |    -   |   244  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   23   |   442  |   844  |
+-----------+--------+--------+--------+--------+
