---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 2
      num_constraints: 2
      at: 401937c524c61a28b4fab76d7a1f85bb628850012af62362a0922610372faf92
      bt: cdf9a9cee4f2edf55111a95ae60bde9801080f6bde638a5c79273a39a2f9f7f5
      ct: 643d5437104296e21d906ecb15b2c96ad278f20cfc4af53b12bb6069bd853726
    ir:
      - "decl f0: <0>"
      - "  store &v1, ((v0), (), (), ())"
      - "  store &v3, 0"
      - "  repeat 2, &v4, false, 9, 0"
      - "    add &v5, v3, v4"
      - "    store &v3, v5"
      - "  store &v6, 0"
      - "  repeat 2, &v7, false, 0, 10"
      - "    add &v8, v6, v7"
      - "    store &v6, v8"
      - "  store &v9, 0"
      - "  repeat 2, &v10, true, 10, 0"
      - "    add &v11, v9, v10"
      - "    store &v9, v11"
      - "  store &v12, 0"
      - "  repeat 2, &v13, true, 0, 10"
      - "    add &v14, v12, v13"
      - "    store &v12, v14"
      - "  eq &v15, v3, v6"
      - "  eq &v16, v9, v12"
      - "  and &v17, v15, v16"
      - "  and &v18, v17, v2"
      - "  retn v18"
      - ""
    output:
      - input_file: inputs/dummy.in
        output:
          registers:
            r0:
              type: bool
              value: "true"
    initial_ast: 08134a190b6145758b48d977d87bfe58ee913fb86896958d89138c2f2562e262
    imports_resolved_ast: c5324a8dd58ee78486e0a5f290f117b71401fa6282df667585849f8b4103fdd2
    canonicalized_ast: c46256b861a68798877061cc0ada4851c32fb873c5666d23a394af79a9838101
    type_inferenced_ast: d1eb9be2fff8eba0c6a8e1756d3a45d8f4bb721083bb9e374fbd4a35817569ac
