{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1390, "design__instance__area": 38448.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 6, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.02042030170559883, "power__switching__total": 0.01022882480174303, "power__leakage__total": 5.206804871704662e-07, "power__total": 0.030649647116661072, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.2894126409331025, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.2892448307181844, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6562183204789858, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.9378375008701374, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.656218, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 1.937837, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 6, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.3163933371517605, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.3162246942695504, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.3319132840298078, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.8156457962125625, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -181.9857454020945, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.8156457962125625, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.452862, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 62, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.815646, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 62, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 6, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.2768710061807228, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.2767036400550271, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.30373643349058904, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.871369223662096, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.303736, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 4.871369, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 6, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.2741799365152252, "clock__skew__worst_setup": 0.27405287148646323, "timing__hold__ws": 0.3013224754998752, "timing__setup__ws": -5.088901000188849, "timing__hold__tns": 0, "timing__setup__tns": -190.5647107385992, "timing__hold__wns": 0, "timing__setup__wns": -5.088901000188849, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.301322, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 186, "timing__setup_r2r__ws": -5.088901, "timing__setup_r2r_vio__count": 186, "design__die__bbox": "0.0 0.0 294.525 312.445", "design__core__bbox": "6.72 15.68 287.28 294.0", "design__io": 109, "design__die__area": 92022.9, "design__core__area": 78085.5, "design__instance__count__stdcell": 2043, "design__instance__area__stdcell": 41315.9, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.529111, "design__instance__utilization__stdcell": 0.529111, "design__rows": 71, "design__rows:GF018hv5v_mcu_sc7": 71, "design__sites": 35571, "design__sites:GF018hv5v_mcu_sc7": 35571, "design__instance__count__class:tie_cell": 1, "design__instance__area__class:tie_cell": 8.7808, "design__instance__count__class:buffer": 46, "design__instance__area__class:buffer": 1462, "design__instance__count__class:inverter": 137, "design__instance__area__class:inverter": 1325.9, "design__instance__count__class:sequential_cell": 142, "design__instance__area__class:sequential_cell": 9597.41, "design__instance__count__class:multi_input_combinational_cell": 787, "design__instance__area__class:multi_input_combinational_cell": 18422.1, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 19368050, "design__instance__count__class:timing_repair_buffer": 245, "design__instance__area__class:timing_repair_buffer": 6148.76, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 50432.5, "design__violations": 0, "design__instance__count__class:clock_buffer": 17, "design__instance__area__class:clock_buffer": 1022.96, "design__instance__count__class:clock_inverter": 15, "design__instance__area__class:clock_inverter": 460.992, "design__instance__count__setup_buffer": 123, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 1443, "route__net__special": 2, "route__drc_errors__iter:0": 257, "route__wirelength__iter:0": 54886, "route__drc_errors__iter:1": 42, "route__wirelength__iter:1": 54101, "route__drc_errors__iter:2": 26, "route__wirelength__iter:2": 53913, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 53895, "route__drc_errors": 0, "route__wirelength": 53895, "route__vias": 8492, "route__vias__singlecut": 8492, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 581.12, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 6, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.2854631889447541, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.2853357908490753, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6546540161930474, "timing__setup__ws__corner:min_tt_025C_5v00": 1.9925954783501507, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.654654, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 1.992595, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 6, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.3097225619196378, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.3095945532012782, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3234393955323958, "timing__setup__ws__corner:min_ss_125C_4v50": -4.64975893171673, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -174.8401579669773, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -4.64975893171673, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.450648, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 62, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -4.649759, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 62, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 6, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.2741799365152252, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.27405287148646323, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.3013224754998752, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.918874335961712, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.301322, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 4.918874, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 6, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.2941010573875408, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.29388628473735284, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6581944064964036, "timing__setup__ws__corner:max_tt_025C_5v00": 1.8615784995979328, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.658194, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 1.861578, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 6, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.3243298776900566, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.32411393930565985, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3413408541323446, "timing__setup__ws__corner:max_ss_125C_4v50": -5.088901000188849, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -190.5647107385992, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -5.088901000188849, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.456973, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 62, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -5.088901, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 62, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 6, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.28005829004111044, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.27984418352475615, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.30662617757196214, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.815028956282636, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.306626, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 4.815029, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99881, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99964, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00119313, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00118347, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000355689, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00118347, "design_powergrid__voltage__worst": 0.00118347, "design_powergrid__voltage__worst__net:VDD": 4.99881, "design_powergrid__drop__worst": 0.00119313, "design_powergrid__drop__worst__net:VDD": 0.00119313, "design_powergrid__voltage__worst__net:VSS": 0.00118347, "design_powergrid__drop__worst__net:VSS": 0.00118347, "ir__voltage__worst": 5, "ir__drop__avg": 0.000358, "ir__drop__worst": 0.00119, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}