
---------- Begin Simulation Statistics ----------
final_tick                               541971741000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  82535                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738532                       # Number of bytes of host memory used
host_op_rate                                    82809                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7432.41                       # Real time elapsed on the host
host_tick_rate                               72920055                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613432142                       # Number of instructions simulated
sim_ops                                     615470917                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.541972                       # Number of seconds simulated
sim_ticks                                541971741000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.460322                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78370907                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            88594418                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11278883                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        118886079                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9915145                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10019836                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          104691                       # Number of indirect misses.
system.cpu0.branchPred.lookups              152248108                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1054386                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509405                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6987286                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138981625                       # Number of branches committed
system.cpu0.commit.bw_lim_events             14152768                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532390                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       40712672                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561818785                       # Number of instructions committed
system.cpu0.commit.committedOps             562329459                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    995146012                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.565072                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.296262                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    717398742     72.09%     72.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    162060989     16.29%     88.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     46119475      4.63%     93.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     38548919      3.87%     96.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10662469      1.07%     97.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2955352      0.30%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       997103      0.10%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2250195      0.23%     98.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     14152768      1.42%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    995146012                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672320                       # Number of function calls committed.
system.cpu0.commit.int_insts                543457010                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174763349                       # Number of loads committed
system.cpu0.commit.membars                    1019955                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019961      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311067369     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135910      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175272746     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69815650     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562329459                       # Class of committed instruction
system.cpu0.commit.refs                     245088424                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561818785                       # Number of Instructions Simulated
system.cpu0.committedOps                    562329459                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.907503                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.907503                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            104731046                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4298280                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77510065                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             619209384                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               460361933                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                431212874                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6994073                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9211687                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2083746                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  152248108                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114738289                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    547747546                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3564863                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     637773163                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           83                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               22571366                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142066                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         446350296                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88286052                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.595120                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1005383672                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.635722                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.913412                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               556127959     55.31%     55.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               335370249     33.36%     88.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                59429601      5.91%     94.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                42020155      4.18%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7715656      0.77%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2375208      0.24%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  300952      0.03%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2040823      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3069      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1005383672                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       66287456                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7043250                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               143371056                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.548449                       # Inst execution rate
system.cpu0.iew.exec_refs                   258940147                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  72038505                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               80305106                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            190749718                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1017379                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3073683                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            74709704                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          603026169                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            186901642                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5332258                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            587756884                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                603954                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3348270                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6994073                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4557363                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       134170                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         7815234                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        25179                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7124                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2103788                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     15986369                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4384629                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7124                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       809075                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6234175                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                244993514                       # num instructions consuming a value
system.cpu0.iew.wb_count                    581239387                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.876871                       # average fanout of values written-back
system.cpu0.iew.wb_producers                214827828                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.542367                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     581293602                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               716043915                       # number of integer regfile reads
system.cpu0.int_regfile_writes              370768634                       # number of integer regfile writes
system.cpu0.ipc                              0.524246                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.524246                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020987      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            324371126     54.69%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4140663      0.70%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018045      0.17%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           189940758     32.03%     87.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           72597513     12.24%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             593089143                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     880911                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001485                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 171812     19.50%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                606970     68.90%     88.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               102127     11.59%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             592949014                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2192520554                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    581239336                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        643729141                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 599979183                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                593089143                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3046986                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       40696706                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            77790                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1514596                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     23480333                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1005383672                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.589913                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.808502                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          572098778     56.90%     56.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          309558390     30.79%     87.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           95786087      9.53%     97.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           21594159      2.15%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5373858      0.53%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             444255      0.04%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             306239      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             153287      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              68619      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1005383672                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.553425                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10523052                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2109419                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           190749718                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           74709704                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1045                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1071671128                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12273079                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               88175101                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357831487                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3184237                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               469408597                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5168307                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 4847                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            746704654                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             612546457                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          393434599                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                423804775                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8360392                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6994073                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             16909511                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                35603107                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       746704610                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         91615                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3184                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7004340                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3135                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1584022362                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1216332434                       # The number of ROB writes
system.cpu0.timesIdled                       14615480                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1012                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.991733                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2973417                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3457794                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           387652                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4948990                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136313                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         140282                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3969                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5582713                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         9026                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509164                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           289402                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4420011                       # Number of branches committed
system.cpu1.commit.bw_lim_events               541275                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2701206                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19246590                       # Number of instructions committed
system.cpu1.commit.committedOps              19755957                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    114455115                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.172609                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.830146                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    106348535     92.92%     92.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4007675      3.50%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1376240      1.20%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1262626      1.10%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       290222      0.25%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       102194      0.09%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       478570      0.42%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        47778      0.04%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       541275      0.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    114455115                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227553                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18555380                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320608                       # Number of loads committed
system.cpu1.commit.membars                    1018418                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018418      5.15%      5.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11647705     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829772     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259924      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19755957                       # Class of committed instruction
system.cpu1.commit.refs                       7089708                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19246590                       # Number of Instructions Simulated
system.cpu1.committedOps                     19755957                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.992555                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.992555                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            101409969                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               103730                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2839406                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23507500                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3640798                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8441134                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                289885                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               252407                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1201507                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5582713                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3348013                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    110929802                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                36389                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      24026257                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 776270                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.048404                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3665355                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3109730                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.208315                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         114983293                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.213390                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.645434                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                99974401     86.95%     86.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8954042      7.79%     94.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3576739      3.11%     97.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1771348      1.54%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  433871      0.38%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  260237      0.23%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   11136      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     862      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     657      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           114983293                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         352961                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              311391                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4798251                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.187578                       # Inst execution rate
system.cpu1.iew.exec_refs                     7781384                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1849397                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               86642748                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6012136                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            509957                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           248218                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1922800                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22449903                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5931987                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           307015                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21634530                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                460773                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1813947                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                289885                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2838072                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        21048                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          139123                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4324                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          503                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1448                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       691528                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       153700                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           503                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        95359                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        216032                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12361727                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21358396                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.844947                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10445006                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.185184                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21367039                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26961038                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14338227                       # number of integer regfile writes
system.cpu1.ipc                              0.166874                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166874                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018619      4.64%      4.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13044854     59.45%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6522391     29.73%     93.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1355538      6.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21941545                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     619755                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028246                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 138269     22.31%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                422880     68.23%     90.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                58604      9.46%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21542667                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         159524193                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21358384                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         25144166                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20921405                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21941545                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528498                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2693945                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            38081                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           304                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1174300                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    114983293                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.190824                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.651865                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          101703731     88.45%     88.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8500841      7.39%     95.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2727306      2.37%     98.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             931424      0.81%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             745077      0.65%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             136977      0.12%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             166568      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              43733      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27636      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      114983293                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.190240                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3260981                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          329507                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6012136                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1922800                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    201                       # number of misc regfile reads
system.cpu1.numCycles                       115336254                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   968599991                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               93098847                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13167310                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3398921                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4218706                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                596846                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3704                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28864368                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              23079396                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15458755                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8794172                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4419468                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                289885                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8555220                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2291445                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28864356                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26463                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               755                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6684260                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           755                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   136369963                       # The number of ROB reads
system.cpu1.rob.rob_writes                   45443799                       # The number of ROB writes
system.cpu1.timesIdled                           4748                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            92.143157                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3560618                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3864224                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           759487                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          5977954                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98323                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         102292                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3969                       # Number of indirect misses.
system.cpu2.branchPred.lookups                6753896                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2580                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509169                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           420369                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647281                       # Number of branches committed
system.cpu2.commit.bw_lim_events               459999                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528190                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10137866                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505727                       # Number of instructions committed
system.cpu2.commit.committedOps              17015090                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    111610153                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.152451                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.789767                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    104796396     93.90%     93.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3320929      2.98%     96.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1100151      0.99%     97.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1080269      0.97%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       253312      0.23%     99.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        78215      0.07%     99.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       477437      0.43%     99.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        43445      0.04%     99.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       459999      0.41%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    111610153                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174087                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893506                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697278                       # Number of loads committed
system.cpu2.commit.membars                    1018412                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018412      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796970     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206447     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993123      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17015090                       # Class of committed instruction
system.cpu2.commit.refs                       6199582                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505727                       # Number of Instructions Simulated
system.cpu2.committedOps                     17015090                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.868637                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.868637                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             96136876                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               342833                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3095708                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              29169854                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 4895482                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 10516130                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                420665                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               473676                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1253140                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    6753896                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  4680838                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    107240372                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               155501                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      32919474                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          147                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                1519614                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.059573                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5221942                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           3658941                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.290367                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         113222293                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.302883                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.823182                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                93972406     83.00%     83.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                10654291      9.41%     92.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 5181500      4.58%     96.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1890101      1.67%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  388431      0.34%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  761975      0.67%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  373375      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      77      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     137      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           113222293                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         149549                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              439904                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4708784                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.174685                       # Inst execution rate
system.cpu2.iew.exec_refs                     6711785                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1525389                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               81834345                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              7674437                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1008618                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           139870                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2548309                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           27147085                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5186396                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           179784                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             19804318                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                601564                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1741152                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                420665                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2892634                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        18718                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           95503                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3070                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          621                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2977159                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1046005                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           159                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        50825                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        389079                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 11687349                       # num instructions consuming a value
system.cpu2.iew.wb_count                     19608106                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.826618                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9660973                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.172954                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      19613288                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                24734201                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12971128                       # number of integer regfile writes
system.cpu2.ipc                              0.145589                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.145589                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018644      5.10%      5.10% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             12206909     61.08%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.18% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5737292     28.71%     94.89% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1021115      5.11%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              19984102                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     590341                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.029541                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 130486     22.10%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     22.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                409904     69.44%     91.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                49949      8.46%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              19555785                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         153823258                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     19608094                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         37279169                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  24122625                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 19984102                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3024460                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10131994                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            42446                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1496270                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      7489060                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    113222293                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.176503                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.628822                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          101055831     89.25%     89.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7972921      7.04%     96.30% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2260965      2.00%     98.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             872316      0.77%     99.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             722791      0.64%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             121845      0.11%     99.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             157589      0.14%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              37900      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              20135      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      113222293                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.176270                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5639686                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          830710                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             7674437                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2548309                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    208                       # number of misc regfile reads
system.cpu2.numCycles                       113371842                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   970564688                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               87722139                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442336                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2852461                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 5686349                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                676081                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2744                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             34050834                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              27831601                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           18724493                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 10618831                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               5061397                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                420665                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8747465                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 7282157                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        34050822                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         26844                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               762                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  5649243                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           760                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   138302057                       # The number of ROB reads
system.cpu2.rob.rob_writes                   55918340                       # The number of ROB writes
system.cpu2.timesIdled                           2152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            73.657161                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2261884                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3070827                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           403089                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3952323                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            111146                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         205410                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           94264                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4441025                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1277                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509180                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           234597                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470575                       # Number of branches committed
system.cpu3.commit.bw_lim_events               411275                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528230                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2789346                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15861040                       # Number of instructions committed
system.cpu3.commit.committedOps              16370411                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    106739476                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.153368                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.783295                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    100021088     93.71%     93.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3337028      3.13%     96.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1147061      1.07%     97.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       989244      0.93%     98.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       243997      0.23%     99.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        74086      0.07%     99.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       474968      0.44%     99.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        40729      0.04%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       411275      0.39%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    106739476                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151233                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15255385                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568783                       # Number of loads committed
system.cpu3.commit.membars                    1018409                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018409      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353987     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077963     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919914      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16370411                       # Class of committed instruction
system.cpu3.commit.refs                       5997889                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15861040                       # Number of Instructions Simulated
system.cpu3.committedOps                     16370411                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.766625                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.766625                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             97002375                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               169294                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2172105                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              20098939                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2830456                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  5940655                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                234895                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               308624                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1203826                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4441025                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2492387                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    104086813                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                24230                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      20650905                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 806774                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.041379                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2722000                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2373030                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.192413                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         107212207                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.197377                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.634919                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                94701094     88.33%     88.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7195792      6.71%     95.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2896270      2.70%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1718180      1.60%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  487510      0.45%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  212248      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     857      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     117      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     139      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           107212207                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         113498                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              252236                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3813191                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.169447                       # Inst execution rate
system.cpu3.iew.exec_refs                     6496507                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1442750                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               81835744                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5144825                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            510021                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           109112                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1460757                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           19154929                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5053757                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           319274                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18186050                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                390333                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1687958                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                234895                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2656880                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        17016                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           78827                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         1976                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          101                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          129                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       576042                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        31651                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           101                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        45632                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        206604                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10779891                       # num instructions consuming a value
system.cpu3.iew.wb_count                     18005978                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.858424                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9253713                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.167769                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      18011154                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22279596                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12341528                       # number of integer regfile writes
system.cpu3.ipc                              0.147784                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.147784                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018641      5.50%      5.50% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10948755     59.17%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.67% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5600797     30.27%     94.94% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936988      5.06%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18505324                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     588201                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031786                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 132845     22.58%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                406672     69.14%     91.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                48682      8.28%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18074870                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         144873414                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     18005966                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         21939510                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17626397                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18505324                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528532                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2784517                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            62384                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           302                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1188008                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    107212207                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.172605                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.629879                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           96107215     89.64%     89.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7193173      6.71%     96.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2114678      1.97%     98.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             736236      0.69%     99.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             728274      0.68%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             115901      0.11%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             158475      0.15%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              35404      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              22851      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      107212207                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.172422                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3110295                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          309186                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5144825                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1460757                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    232                       # number of misc regfile reads
system.cpu3.numCycles                       107325705                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   976611122                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               88007385                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11037151                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3450439                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3441005                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                713075                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1346                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             24080784                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19568661                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13534697                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6165321                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4960421                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                234895                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9335295                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2497546                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        24080772                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         28306                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               811                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  7210534                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           810                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   125486619                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38793361                       # The number of ROB writes
system.cpu3.timesIdled                           1663                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2395220                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4746190                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       342727                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        55035                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32875481                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2586226                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65907406                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2641261                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 541971741000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             869083                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1596303                       # Transaction distribution
system.membus.trans_dist::CleanEvict           754571                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              987                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            533                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1524591                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1524561                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        869083                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           120                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7139832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7139832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    255356608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               255356608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1387                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2395314                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2395314    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2395314                       # Request fanout histogram
system.membus.respLayer1.occupancy        12844526250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11818020009                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3818446803.149606                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   22734948267.610352                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          124     97.64%     97.64% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 221583801500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57028997000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 484942744000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 541971741000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      4677321                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4677321                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      4677321                       # number of overall hits
system.cpu2.icache.overall_hits::total        4677321                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3517                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3517                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3517                       # number of overall misses
system.cpu2.icache.overall_misses::total         3517                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    171505000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    171505000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    171505000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    171505000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      4680838                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4680838                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      4680838                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4680838                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000751                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000751                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000751                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000751                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 48764.572078                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 48764.572078                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 48764.572078                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 48764.572078                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          158                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    31.600000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3006                       # number of writebacks
system.cpu2.icache.writebacks::total             3006                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          479                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          479                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          479                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          479                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3038                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3038                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3038                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3038                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    151262500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    151262500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    151262500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    151262500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000649                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000649                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000649                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000649                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 49790.157999                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49790.157999                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 49790.157999                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49790.157999                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3006                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      4677321                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4677321                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3517                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3517                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    171505000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    171505000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      4680838                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4680838                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000751                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000751                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 48764.572078                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 48764.572078                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          479                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          479                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3038                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3038                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    151262500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    151262500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000649                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000649                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 49790.157999                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49790.157999                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 541971741000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.979538                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            4638362                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3006                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1543.034597                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        343154000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.979538                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999361                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999361                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          9364714                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         9364714                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 541971741000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4614323                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4614323                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4614323                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4614323                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1380793                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1380793                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1380793                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1380793                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 182626652112                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 182626652112                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 182626652112                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 182626652112                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5995116                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5995116                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5995116                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5995116                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.230320                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.230320                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.230320                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.230320                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 132262.150889                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 132262.150889                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 132262.150889                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 132262.150889                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1472581                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       118281                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18560                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1618                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.341649                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    73.103214                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       550310                       # number of writebacks
system.cpu2.dcache.writebacks::total           550310                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1036749                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1036749                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1036749                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1036749                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       344044                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       344044                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       344044                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       344044                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  39237189677                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  39237189677                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  39237189677                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  39237189677                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.057387                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.057387                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.057387                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.057387                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 114047.010490                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 114047.010490                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 114047.010490                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 114047.010490                       # average overall mshr miss latency
system.cpu2.dcache.replacements                550310                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4172376                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4172376                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       830006                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       830006                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  84823730000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  84823730000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      5002382                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5002382                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.165922                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.165922                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 102196.526290                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102196.526290                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       661410                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       661410                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       168596                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       168596                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17517554500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17517554500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.033703                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033703                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 103902.551069                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103902.551069                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       441947                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        441947                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       550787                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       550787                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  97802922112                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  97802922112                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992734                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992734                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.554818                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.554818                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 177569.409067                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 177569.409067                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       375339                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       375339                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       175448                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       175448                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21719635177                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21719635177                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.176732                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.176732                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 123795.285082                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 123795.285082                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          317                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          317                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          192                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          192                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5175000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5175000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.377210                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.377210                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26953.125000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26953.125000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          139                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          139                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           53                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           53                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       269500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       269500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.104126                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.104126                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5084.905660                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5084.905660                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          192                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          192                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          176                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          176                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1281000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1281000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.478261                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.478261                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7278.409091                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7278.409091                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          172                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1137000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1137000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.467391                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.467391                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6610.465116                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6610.465116                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       376000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       376000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       348000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       348000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284008                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284008                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       225161                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       225161                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20759403500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20759403500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509169                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509169                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.442213                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.442213                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 92198.042734                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 92198.042734                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       225161                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       225161                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20534242500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20534242500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.442213                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.442213                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 91198.042734                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 91198.042734                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 541971741000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.453536                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5466584                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           569009                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.607201                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        343165500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.453536                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.920423                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.920423                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13579361                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13579361                       # Number of data accesses
system.cpu3.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3782627449.612403                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   22559521055.283508                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          126     97.67%     97.67% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 221583863000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    54012800000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 487958941000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 541971741000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2489801                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2489801                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2489801                       # number of overall hits
system.cpu3.icache.overall_hits::total        2489801                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2586                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2586                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2586                       # number of overall misses
system.cpu3.icache.overall_misses::total         2586                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    132112000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    132112000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    132112000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    132112000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2492387                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2492387                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2492387                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2492387                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001038                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001038                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001038                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001038                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 51087.393658                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 51087.393658                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 51087.393658                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 51087.393658                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          540                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    49.090909                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2228                       # number of writebacks
system.cpu3.icache.writebacks::total             2228                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          326                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          326                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          326                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          326                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2260                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2260                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2260                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2260                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    112751000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    112751000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    112751000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    112751000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000907                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000907                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000907                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000907                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 49889.823009                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 49889.823009                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 49889.823009                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 49889.823009                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2228                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2489801                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2489801                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2586                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2586                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    132112000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    132112000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2492387                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2492387                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001038                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001038                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 51087.393658                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 51087.393658                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          326                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          326                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2260                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2260                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    112751000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    112751000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000907                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000907                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 49889.823009                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 49889.823009                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 541971741000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.979149                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2462100                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2228                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1105.071813                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        350026000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.979149                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999348                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999348                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4987034                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4987034                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 541971741000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4464083                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4464083                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4464083                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4464083                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1352525                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1352525                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1352525                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1352525                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 180182005559                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 180182005559                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 180182005559                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 180182005559                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5816608                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5816608                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5816608                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5816608                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.232528                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.232528                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.232528                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.232528                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 133218.983427                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 133218.983427                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 133218.983427                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 133218.983427                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1448539                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       149738                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            16961                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1817                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    85.404104                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    82.409466                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       513891                       # number of writebacks
system.cpu3.dcache.writebacks::total           513891                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1029548                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1029548                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1029548                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1029548                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       322977                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       322977                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       322977                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       322977                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  37053539749                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  37053539749                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  37053539749                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  37053539749                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.055527                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.055527                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.055527                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.055527                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 114725.010601                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114725.010601                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 114725.010601                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114725.010601                       # average overall mshr miss latency
system.cpu3.dcache.replacements                513891                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4066225                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4066225                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       830866                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       830866                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  86075482500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  86075482500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4897091                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4897091                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.169665                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.169665                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 103597.309915                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103597.309915                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       667622                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       667622                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       163244                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       163244                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  17353591000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  17353591000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.033335                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.033335                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 106304.617628                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106304.617628                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       397858                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        397858                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       521659                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       521659                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  94106523059                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  94106523059                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919517                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919517                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.567318                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.567318                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 180398.542073                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 180398.542073                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       361926                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       361926                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       159733                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       159733                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19699948749                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19699948749                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.173714                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.173714                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 123330.487432                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 123330.487432                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          315                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          315                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          214                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          214                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5072500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5072500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.404537                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.404537                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23703.271028                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23703.271028                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          145                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          145                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           69                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           69                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       392000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       392000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.130435                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.130435                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5681.159420                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5681.159420                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          204                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          154                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          154                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1193500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1193500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          358                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          358                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.430168                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.430168                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         7750                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         7750                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          153                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          153                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1055500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1055500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.427374                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.427374                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6898.692810                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6898.692810                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       142000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       142000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       127000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       127000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305302                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305302                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203878                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203878                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19035901000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19035901000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509180                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509180                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.400405                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.400405                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 93369.078567                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 93369.078567                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203878                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203878                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18832023000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18832023000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.400405                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.400405                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 92369.078567                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 92369.078567                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 541971741000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.818202                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5295062                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           526608                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.055035                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        350037500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.818202                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.869319                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.869319                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13179985                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13179985                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    511378791.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   829685046.969946                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        88500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2624026000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   535835195500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6136545500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 541971741000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     96860758                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        96860758                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     96860758                       # number of overall hits
system.cpu0.icache.overall_hits::total       96860758                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17877531                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17877531                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17877531                       # number of overall misses
system.cpu0.icache.overall_misses::total     17877531                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 233150356499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 233150356499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 233150356499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 233150356499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114738289                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114738289                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114738289                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114738289                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.155811                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.155811                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.155811                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.155811                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13041.529980                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13041.529980                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13041.529980                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13041.529980                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2494                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.056604                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16865422                       # number of writebacks
system.cpu0.icache.writebacks::total         16865422                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1012075                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1012075                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1012075                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1012075                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16865456                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16865456                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16865456                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16865456                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 206632894000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 206632894000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 206632894000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 206632894000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.146991                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.146991                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.146991                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.146991                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12251.841516                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12251.841516                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12251.841516                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12251.841516                       # average overall mshr miss latency
system.cpu0.icache.replacements              16865422                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     96860758                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       96860758                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17877531                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17877531                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 233150356499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 233150356499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114738289                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114738289                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.155811                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.155811                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13041.529980                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13041.529980                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1012075                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1012075                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16865456                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16865456                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 206632894000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 206632894000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.146991                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.146991                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12251.841516                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12251.841516                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 541971741000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999891                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          113725993                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16865422                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.743145                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999891                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        246342032                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       246342032                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 541971741000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    226344674                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       226344674                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    226344674                       # number of overall hits
system.cpu0.dcache.overall_hits::total      226344674                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19734398                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19734398                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19734398                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19734398                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 563670176488                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 563670176488                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 563670176488                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 563670176488                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    246079072                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    246079072                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    246079072                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    246079072                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.080195                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.080195                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.080195                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.080195                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28562.826010                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28562.826010                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28562.826010                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28562.826010                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7409441                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       206928                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           137007                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2922                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.080748                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.817248                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14411911                       # number of writebacks
system.cpu0.dcache.writebacks::total         14411911                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5492848                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5492848                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5492848                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5492848                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14241550                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14241550                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14241550                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14241550                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 246883721541                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 246883721541                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 246883721541                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 246883721541                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057874                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057874                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057874                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057874                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17335.453061                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17335.453061                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17335.453061                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17335.453061                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14411911                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    160340352                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      160340352                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     15925062                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15925062                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 367913288000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 367913288000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    176265414                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    176265414                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.090347                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.090347                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23102.785283                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23102.785283                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3738215                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3738215                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12186847                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12186847                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 188239765000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 188239765000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069139                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069139                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15446.141648                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15446.141648                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66004322                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66004322                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3809336                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3809336                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 195756888488                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 195756888488                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69813658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69813658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.054564                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054564                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 51388.716692                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51388.716692                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1754633                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1754633                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2054703                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2054703                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  58643956541                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  58643956541                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029431                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029431                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28541.330081                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28541.330081                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1250                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1250                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          878                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          878                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8834000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8834000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.412594                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.412594                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10061.503417                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10061.503417                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          852                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          852                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1431000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1431000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012218                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012218                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 55038.461538                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55038.461538                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1811                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1811                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          199                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          199                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1401000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1401000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2010                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2010                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.099005                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.099005                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7040.201005                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7040.201005                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          199                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          199                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1202000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1202000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.099005                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.099005                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6040.201005                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6040.201005                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       317884                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         317884                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191521                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191521                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17216630000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17216630000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509405                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509405                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375970                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375970                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89894.215256                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89894.215256                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191521                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191521                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17025109000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17025109000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375970                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375970                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88894.215256                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88894.215256                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 541971741000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.884608                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          241098415                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14432784                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.704914                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.884608                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996394                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996394                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        507618046                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       507618046                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 541971741000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16830757                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13494917                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3795                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               67995                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1658                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               60685                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1190                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               58910                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30519907                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16830757                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13494917                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3795                       # number of overall hits
system.l2.overall_hits::.cpu1.data              67995                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1658                       # number of overall hits
system.l2.overall_hits::.cpu2.data              60685                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1190                       # number of overall hits
system.l2.overall_hits::.cpu3.data              58910                       # number of overall hits
system.l2.overall_hits::total                30519907                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             34698                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            916285                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2965                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            494942                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1380                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            489541                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1070                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            454979                       # number of demand (read+write) misses
system.l2.demand_misses::total                2395860                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            34698                       # number of overall misses
system.l2.overall_misses::.cpu0.data           916285                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2965                       # number of overall misses
system.l2.overall_misses::.cpu1.data           494942                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1380                       # number of overall misses
system.l2.overall_misses::.cpu2.data           489541                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1070                       # number of overall misses
system.l2.overall_misses::.cpu3.data           454979                       # number of overall misses
system.l2.overall_misses::total               2395860                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2970458000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  94066341500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    287177500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  57597187500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    127130500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  57877771500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     95239500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  54110457500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     267131763500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2970458000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  94066341500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    287177500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  57597187500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    127130500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  57877771500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     95239500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  54110457500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    267131763500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16865455                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14411202                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            6760                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          562937                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3038                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          550226                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2260                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          513889                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32915767                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16865455                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14411202                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           6760                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         562937                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3038                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         550226                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2260                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         513889                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32915767                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002057                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.063581                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.438609                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.879214                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.454246                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.889709                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.473451                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.885364                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072788                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002057                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.063581                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.438609                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.879214                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.454246                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.889709                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.473451                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.885364                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072788                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85608.911176                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102660.571220                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96855.817875                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 116371.590004                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92123.550725                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 118228.649899                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89008.878505                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 118929.571475                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111497.234187                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85608.911176                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102660.571220                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96855.817875                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 116371.590004                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92123.550725                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 118228.649899                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89008.878505                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 118929.571475                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111497.234187                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1596303                       # number of writebacks
system.l2.writebacks::total                   1596303                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            321                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            287                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            401                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            293                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            368                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            224                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            304                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2214                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           321                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           287                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           401                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           293                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           368                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           224                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           304                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2214                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        34682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       915964                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       494541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       489173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          846                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       454675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2393646                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        34682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       915964                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       494541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       489173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       454675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2393646                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2622835500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  84885761001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    239106000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  52620876000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     96061500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  52958612500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     72020001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  49543034000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 243038306502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2622835500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  84885761001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    239106000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  52620876000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     96061500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  52958612500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     72020001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  49543034000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 243038306502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.063559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.396154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.878502                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.357801                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.889040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.374336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.884773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.072720                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.063559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.396154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.878502                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.357801                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.889040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.374336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.884773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.072720                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75625.266709                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92673.686958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89285.287528                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 106403.465031                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88373.045078                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 108261.519953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85130.024823                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 108963.620168                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101534.774358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75625.266709                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92673.686958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89285.287528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 106403.465031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88373.045078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 108261.519953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85130.024823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 108963.620168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101534.774358                       # average overall mshr miss latency
system.l2.replacements                        4989523                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3582885                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3582885                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3582885                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3582885                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29205933                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29205933                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29205933                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29205933                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   90                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            81                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                105                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1292500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1349500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           83                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              195                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.975904                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.232558                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.151515                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.538462                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15956.790123                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         2850                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  3166.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12852.380952                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           105                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1627000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       206999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       105500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       181500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2120999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.975904                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.232558                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.151515                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.538462                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20086.419753                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20699.900000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        21100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20199.990476                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 86                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               57                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            143                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.256410                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.351351                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.421053                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.620690                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.398601                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           57                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       203000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       266500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       328000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       363000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1160500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.256410                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.351351                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.421053                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.620690                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.398601                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20300                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20359.649123                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1729887                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            29203                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            27970                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            29818                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1816878                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         498016                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         350798                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         354273                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         321475                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1524562                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  53395511000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40281952000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  41110600000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37450615000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  172238678000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2227903                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       380001                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       382243                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       351293                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3341440                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.223536                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.923150                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.926827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.915119                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.456259                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107216.456901                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114829.480214                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116042.148287                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 116496.197216                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112975.843554                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       498016                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       350798                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       354273                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       321475                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1524562                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  48415350501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  36773972000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37567870000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34235865000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 156993057501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.223536                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.923150                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.926827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.915119                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.456259                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97216.455899                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 104829.480214                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 106042.148287                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 106496.197216                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102975.843226                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16830757                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3795                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1658                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1190                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16837400                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        34698                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2965                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1380                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1070                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            40113                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2970458000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    287177500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    127130500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     95239500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3480005500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16865455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         6760                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3038                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2260                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16877513                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002057                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.438609                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.454246                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.473451                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002377                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85608.911176                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96855.817875                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92123.550725                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89008.878505                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86755.054471                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          287                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          293                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          224                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           820                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        34682                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2678                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1087                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          846                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        39293                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2622835500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    239106000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     96061500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     72020001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3030023001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002056                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.396154                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.357801                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.374336                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002328                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75625.266709                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89285.287528                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88373.045078                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85130.024823                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77113.557148                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11765030                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        38792                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        32715                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        29092                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11865629                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       418269                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       144144                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       135268                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       133504                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          831185                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  40670830500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17315235500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16767171500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16659842500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  91413080000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12183299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       182936                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       167983                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       162596                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12696814                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.034331                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.787948                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.805248                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.821078                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.065464                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97236.062199                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 120124.566406                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 123955.196351                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 124789.088716                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109979.222435                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          321                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          401                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          368                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          304                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1394                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       417948                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       143743                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       134900                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       133200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       829791                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  36470410500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15846904000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15390742500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15307169000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  83015226000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.034305                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.785756                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.803057                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.819208                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.065354                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87260.641276                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 110244.700612                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114090.011119                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114918.686186                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100043.536264                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          115                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             120                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          120                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           125                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.958333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.960000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          115                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          120                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2246000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        38000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        39000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2342500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.958333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.960000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19530.434783                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19520.833333                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 541971741000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999824                       # Cycle average of tags in use
system.l2.tags.total_refs                    65702469                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4989528                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.168073                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.920081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.913760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       24.149514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.014303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.991861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.004015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.961310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.042615                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.483126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.092402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.377336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015498                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.016291                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 530629984                       # Number of tag accesses
system.l2.tags.data_accesses                530629984                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 541971741000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2219584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58621632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        171392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31650624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         69568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31307072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         54144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29099200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          153193216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2219584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       171392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        69568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        54144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2514688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102163392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102163392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          34681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         915963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         494541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         489173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         454675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2393644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1596303                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1596303                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4095387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        108163632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           316238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         58399030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           128361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         57765137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            99902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         53691360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             282659047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4095387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       316238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       128361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        99902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4639888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188503171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188503171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188503171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4095387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       108163632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          316238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        58399030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          128361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        57765137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           99902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        53691360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            471162219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1575531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     34681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    886573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    488861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    482691.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    448292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002764356750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97300                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97300                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5101093                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1483337                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2393644                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1596303                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2393644                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1596303                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  47935                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 20772                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            127720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            120894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            116570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            126703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            188572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            182806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            177109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            148066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            132906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            160525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           130578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           122391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           177579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           158050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           139941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           135299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             82766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             77348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            115241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            133315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            108423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             94401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            89378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            79110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           143831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           120941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           105012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            95376                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  99594574250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11728545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            143576618000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42458.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61208.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1073692                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  975735                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2393644                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1596303                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  825850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  630927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  408674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  198656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   62708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   39888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   38799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   34999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   30972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  15419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  40860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  93431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 105110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 106965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 105978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1871781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    134.073155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.160039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   180.968739                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1266770     67.68%     67.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       404939     21.63%     89.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        75999      4.06%     93.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        33578      1.79%     95.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18087      0.97%     96.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11665      0.62%     96.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8282      0.44%     97.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6316      0.34%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        46145      2.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1871781                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.107893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.825375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97295     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97300                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.192323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.180424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.648664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88605     91.06%     91.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              917      0.94%     92.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6032      6.20%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1365      1.40%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              296      0.30%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               68      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97300                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              150125376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3067840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100832832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               153193216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102163392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       277.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    282.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  541971646000                       # Total gap between requests
system.mem_ctrls.avgGap                     135834.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2219584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     56740672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       171392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31287104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        69568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30892224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        54144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28690688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100832832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4095386.958560999949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 104693045.241264715791                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 316237.890344175685                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 57728293.992361493409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 128360.936073233388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 56999695.118790335953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 99901.887689011448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 52937608.789459004998                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186048135.672077417374                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        34681                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       915963                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       494541                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1087                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       489173                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       454675                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1596303                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1184861750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  47047862750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    126175250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  31974375250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     50272750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  32550093250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     36462500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  30606514500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13012036090250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34164.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51364.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47115.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64654.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46249.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     66541.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43099.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67315.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8151357.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6803020560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3615864615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8262900660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4282414920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42782631840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     103540548450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     120925107840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       290212488885                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.475315                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 313070783500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18097560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 210803397500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6561595740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3487544280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8485461600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3941762940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42782631840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     190859503380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      47393356320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       303511856100                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        560.014173                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 121111278750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18097560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 402762902250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                241                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          121                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3999733450.413223                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   23272965632.125706                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          118     97.52%     97.52% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     98.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        55500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 221583812500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            121                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58003993500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 483967747500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 541971741000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3339944                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3339944                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3339944                       # number of overall hits
system.cpu1.icache.overall_hits::total        3339944                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8069                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8069                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8069                       # number of overall misses
system.cpu1.icache.overall_misses::total         8069                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    396070000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    396070000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    396070000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    396070000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3348013                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3348013                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3348013                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3348013                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002410                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002410                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002410                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002410                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 49085.388524                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49085.388524                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 49085.388524                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49085.388524                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         6728                       # number of writebacks
system.cpu1.icache.writebacks::total             6728                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1309                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1309                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1309                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1309                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         6760                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6760                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         6760                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6760                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    340667000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    340667000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    340667000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    340667000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002019                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002019                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002019                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002019                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 50394.526627                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50394.526627                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 50394.526627                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50394.526627                       # average overall mshr miss latency
system.cpu1.icache.replacements                  6728                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3339944                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3339944                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8069                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8069                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    396070000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    396070000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3348013                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3348013                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002410                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002410                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 49085.388524                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49085.388524                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1309                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1309                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         6760                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6760                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    340667000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    340667000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002019                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002019                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 50394.526627                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50394.526627                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 541971741000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.979834                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3275434                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6728                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           486.836207                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        335941000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.979834                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999370                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999370                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6702786                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6702786                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 541971741000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5449439                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5449439                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5449439                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5449439                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1498834                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1498834                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1498834                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1498834                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 181363884180                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 181363884180                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 181363884180                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 181363884180                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6948273                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6948273                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6948273                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6948273                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.215713                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.215713                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.215713                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.215713                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 121003.316031                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 121003.316031                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 121003.316031                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 121003.316031                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1567744                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       113471                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21147                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1579                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.135527                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.862571                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       562353                       # number of writebacks
system.cpu1.dcache.writebacks::total           562353                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1132181                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1132181                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1132181                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1132181                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       366653                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       366653                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       366653                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       366653                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40086523941                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40086523941                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40086523941                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40086523941                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052769                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052769                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052769                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052769                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 109330.958538                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109330.958538                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 109330.958538                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109330.958538                       # average overall mshr miss latency
system.cpu1.dcache.replacements                562353                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4786639                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4786639                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       902109                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       902109                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  87780020000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  87780020000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5688748                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5688748                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.158578                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.158578                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 97305.336717                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97305.336717                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       718615                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       718615                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       183494                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       183494                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18160990500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18160990500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032256                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032256                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98973.211658                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98973.211658                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       662800                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        662800                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       596725                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       596725                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  93583864180                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  93583864180                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259525                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259525                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.473770                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.473770                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 156829.132649                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 156829.132649                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       413566                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       413566                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       183159                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       183159                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  21925533441                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  21925533441                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.145419                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.145419                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 119707.649862                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 119707.649862                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          207                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          207                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5730000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5730000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.401942                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.401942                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27681.159420                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27681.159420                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          146                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          146                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           61                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           61                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       486500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       486500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.118447                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.118447                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7975.409836                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7975.409836                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          202                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          161                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1183500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1183500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.443526                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.443526                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7350.931677                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7350.931677                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          160                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          160                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1045500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1045500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.440771                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.440771                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6534.375000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6534.375000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       270500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       270500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       248500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       248500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       291774                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         291774                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217390                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217390                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19752404500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19752404500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509164                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509164                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426955                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426955                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 90861.605870                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 90861.605870                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217390                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217390                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19535014500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19535014500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426955                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426955                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 89861.605870                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 89861.605870                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 541971741000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.121905                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6324555                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           583874                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.832055                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        335952500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.121905                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.910060                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.910060                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15500532                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15500532                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 541971741000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29576856                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5179188                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29332923                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3393220                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1076                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           619                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1695                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           65                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           65                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3412855                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3412855                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16877513                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12699345                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          125                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          125                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50596331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     43256641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20248                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1709633                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         9082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1670029                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         6748                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1554923                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98823635                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2158776064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1844678592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       863232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     72017920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       386816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70433536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       287232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     65777344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4213220736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5064891                       # Total snoops (count)
system.tol2bus.snoopTraffic                 106900096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         37981121                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.085858                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.323346                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35037577     92.25%     92.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2774061      7.30%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  51082      0.13%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  88829      0.23%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  29572      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           37981121                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65869534453                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         854316824                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4707627                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         790691923                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3509191                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21652635879                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25298467420                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         876627275                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          10296618                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               616403322000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 279975                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750820                       # Number of bytes of host memory used
host_op_rate                                   281600                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2755.78                       # Real time elapsed on the host
host_tick_rate                               27009262                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   771550663                       # Number of instructions simulated
sim_ops                                     776026959                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074432                       # Number of seconds simulated
sim_ticks                                 74431581000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.349996                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                8080846                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             9251112                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           592196                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         11532921                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            873895                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         889993                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16098                       # Number of indirect misses.
system.cpu0.branchPred.lookups               15826113                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7409                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8784                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           514865                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11453097                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2434624                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1417137                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12821964                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            46427746                       # Number of instructions committed
system.cpu0.commit.committedOps              47127103                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    139845686                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.336994                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.243998                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    122995396     87.95%     87.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      7414647      5.30%     93.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3708896      2.65%     95.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1666833      1.19%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       878962      0.63%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       297320      0.21%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       328331      0.23%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       120677      0.09%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2434624      1.74%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    139845686                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1397291                       # Number of function calls committed.
system.cpu0.commit.int_insts                 44384099                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10654629                       # Number of loads committed
system.cpu0.commit.membars                    1050968                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1051627      2.23%      2.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        33836969     71.80%     74.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28855      0.06%     74.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.14%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10663021     22.63%     96.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1480214      3.14%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         47127103                       # Class of committed instruction
system.cpu0.commit.refs                      12143693                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   46427746                       # Number of Instructions Simulated
system.cpu0.committedOps                     47127103                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.183097                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.183097                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            102080467                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                78004                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7535880                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              61931872                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                11929311                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 26077144                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                515939                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               144219                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1186919                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   15826113                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 10267010                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    125103484                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               172944                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      65113721                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                1186540                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.107089                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16092999                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           8954741                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.440601                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         141789780                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.464859                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.869478                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                99284128     70.02%     70.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                25566599     18.03%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                13507675      9.53%     97.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2181083      1.54%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  311405      0.22%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  502982      0.35%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   30527      0.02%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  399715      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5666      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           141789780                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1748                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1180                       # number of floating regfile writes
system.cpu0.idleCycles                        5994252                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              547073                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                13450503                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.382045                       # Inst execution rate
system.cpu0.iew.exec_refs                    14829458                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1743656                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                6884533                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             13687441                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            414202                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           217720                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1914109                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           59891907                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             13085802                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           489956                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             56460089                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 77311                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11927231                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                515939                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12070197                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       125516                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           66233                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          285                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          498                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4135                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3032812                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       425045                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           498                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       274516                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        272557                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 42356906                       # num instructions consuming a value
system.cpu0.iew.wb_count                     55612762                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.748401                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 31699943                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.376311                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      55718133                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                72907466                       # number of integer regfile reads
system.cpu0.int_regfile_writes               40742804                       # number of integer regfile writes
system.cpu0.ipc                              0.314159                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.314159                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1052349      1.85%      1.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             40773270     71.59%     73.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29874      0.05%     73.50% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67263      0.12%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 66      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                699      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                39      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              4      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            13282095     23.32%     96.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1743231      3.06%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            538      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              56950044                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2036                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3998                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1890                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2345                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     285588                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005015                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 213230     74.66%     74.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    54      0.02%     74.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    100      0.04%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     74.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 55053     19.28%     93.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                17077      5.98%     99.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               58      0.02%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              56181247                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         256003915                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     55610872                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         72654822                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  58359719                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 56950044                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532188                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12764807                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            32456                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        115051                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5541811                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    141789780                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.401651                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.945033                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          109295055     77.08%     77.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           19146401     13.50%     90.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            8258687      5.82%     96.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1918553      1.35%     97.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1670970      1.18%     98.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             542341      0.38%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             686258      0.48%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             154643      0.11%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             116872      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      141789780                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.385360                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           602277                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          140746                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            13687441                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1914109                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2876                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       147784032                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1079240                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20706877                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             34201578                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                348200                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                12661075                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8373800                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                54949                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             79488138                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              61008578                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           44683882                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 26333003                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1325147                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                515939                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10720210                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10482309                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1998                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        79486140                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      70852676                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            406513                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3537378                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        406407                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   197351380                       # The number of ROB reads
system.cpu0.rob.rob_writes                  121875777                       # The number of ROB writes
system.cpu0.timesIdled                         207280                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  722                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.557994                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7785105                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             8596817                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           550280                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         10939747                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            709878                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         715503                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5625                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14900650                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1732                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1037                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           548492                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   9946597                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2002951                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1261209                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14615782                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            39071360                       # Number of instructions committed
system.cpu1.commit.committedOps              39701040                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    109948186                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.361089                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.271439                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     95404961     86.77%     86.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6504123      5.92%     92.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3204177      2.91%     95.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1592919      1.45%     97.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       669216      0.61%     97.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       215838      0.20%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       247863      0.23%     98.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       106138      0.10%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2002951      1.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    109948186                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              992390                       # Number of function calls committed.
system.cpu1.commit.int_insts                 37185789                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8899798                       # Number of loads committed
system.cpu1.commit.membars                     944490                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       944490      2.38%      2.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        29105047     73.31%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             64      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.69% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        8900835     22.42%     98.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        750508      1.89%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         39701040                       # Class of committed instruction
system.cpu1.commit.refs                       9651343                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   39071360                       # Number of Instructions Simulated
system.cpu1.committedOps                     39701040                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.878658                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.878658                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             79441455                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1931                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7166578                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              56418451                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6772820                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 24316211                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                549013                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 3526                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1019202                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14900650                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9307464                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    101923483                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                94936                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      60065215                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1101602                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.132482                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9624405                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8494983                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.534041                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         112098701                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.542710                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.916216                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                73130740     65.24%     65.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                22872057     20.40%     85.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                13020493     11.62%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2023517      1.81%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  175591      0.16%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  491528      0.44%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     390      0.00%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  383981      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     404      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           112098701                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         374391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              592045                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12196363                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.444364                       # Inst execution rate
system.cpu1.iew.exec_refs                    12334231                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    800848                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                6731022                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12453467                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            373374                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           177750                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              938832                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           54243301                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11533383                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           508466                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             49978966                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 84952                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8602580                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                549013                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8737675                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        44264                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             397                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3553669                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       187287                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            27                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       328181                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        263864                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 38542550                       # num instructions consuming a value
system.cpu1.iew.wb_count                     49258194                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.741970                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 28597404                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.437955                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      49387873                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                64728581                       # number of integer regfile reads
system.cpu1.int_regfile_writes               36471625                       # number of integer regfile writes
system.cpu1.ipc                              0.347384                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.347384                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           944995      1.87%      1.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             37031394     73.35%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  73      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11708589     23.19%     98.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             802285      1.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              50487432                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     221205                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004381                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 200829     90.79%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 20353      9.20%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   23      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              49763642                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         213328257                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     49258194                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         68785585                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  52812850                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 50487432                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1430451                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14542261                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            33487                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        169242                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6505344                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    112098701                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.450384                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.998560                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           84105423     75.03%     75.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15510017     13.84%     88.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7847781      7.00%     95.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1825207      1.63%     97.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1410441      1.26%     98.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             544143      0.49%     99.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             639186      0.57%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             123387      0.11%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              93116      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      112098701                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.448885                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           565476                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          109653                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12453467                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             938832                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    505                       # number of misc regfile reads
system.cpu1.numCycles                       112473092                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    36255859                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               17571271                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             28870956                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                342557                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7368334                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5058655                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                46716                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             72585396                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              55406745                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           40944233                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 24511753                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1183999                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                549013                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7173378                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12073277                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        72585396                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      54924952                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            375151                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2614881                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        375144                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   162259223                       # The number of ROB reads
system.cpu1.rob.rob_writes                  110833826                       # The number of ROB writes
system.cpu1.timesIdled                           4448                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            92.778907                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                8096856                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             8727044                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           585256                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         11058068                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            541931                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         545434                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3503                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14753303                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1650                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1073                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           564563                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   9327132                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1804690                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1120658                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       15185653                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            36652489                       # Number of instructions committed
system.cpu2.commit.committedOps              37211918                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     97756547                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.380659                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.284646                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     83634794     85.55%     85.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6575108      6.73%     92.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3046508      3.12%     95.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1585476      1.62%     97.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       600045      0.61%     97.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       217104      0.22%     97.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       185608      0.19%     98.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       107214      0.11%     98.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1804690      1.85%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     97756547                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              769326                       # Number of function calls committed.
system.cpu2.commit.int_insts                 34813398                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8179546                       # Number of loads committed
system.cpu2.commit.membars                     839103                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       839103      2.25%      2.25% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        27481454     73.85%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             56      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.11% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        8180619     21.98%     98.09% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        710590      1.91%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         37211918                       # Class of committed instruction
system.cpu2.commit.refs                       8891209                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   36652489                       # Number of Instructions Simulated
system.cpu2.committedOps                     37211918                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.739234                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.739234                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             66796313                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                20807                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             7332177                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              54752217                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6889507                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 24824905                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                565043                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 5538                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               917831                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14753303                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  8869852                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     90197022                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                99120                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      58703004                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1171472                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.146946                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           9210817                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           8638787                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.584693                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          99993599                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.597644                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.959709                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                62119591     62.12%     62.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                22034163     22.04%     84.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12793913     12.79%     96.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1894514      1.89%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  177361      0.18%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  466007      0.47%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  141245      0.14%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  366324      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     481      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            99993599                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         406134                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              609502                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11658110                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.477071                       # Inst execution rate
system.cpu2.iew.exec_refs                    11577839                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    763061                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                6769806                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11722374                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            356856                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           256569                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              912326                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           52349407                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10814778                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           497642                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             47897831                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                108067                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              5749350                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                565043                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              5914917                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        25532                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             301                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3542828                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       200663                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            22                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       309191                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        300311                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 36553036                       # num instructions consuming a value
system.cpu2.iew.wb_count                     47221481                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.743865                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 27190524                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.470335                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      47343483                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                62273353                       # number of integer regfile reads
system.cpu2.int_regfile_writes               34918583                       # number of integer regfile writes
system.cpu2.ipc                              0.365066                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.365066                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           839573      1.73%      1.73% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             35813463     74.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  63      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10978327     22.68%     98.42% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             763951      1.58%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              48395473                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     268728                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005553                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 242731     90.33%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     90.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 25981      9.67%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   16      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              47824628                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         197112383                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     47221481                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         67486909                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  51006689                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 48395473                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1342718                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       15137489                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            59110                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        222060                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6705492                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     99993599                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.483986                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.027410                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           73233174     73.24%     73.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           14599958     14.60%     87.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7810792      7.81%     95.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1762511      1.76%     97.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1184649      1.18%     98.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             561064      0.56%     99.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             635191      0.64%     99.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             118744      0.12%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              87516      0.09%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       99993599                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.482028                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           544489                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           97659                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11722374                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             912326                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    470                       # number of misc regfile reads
system.cpu2.numCycles                       100399733                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    48329201                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               15726375                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             26999908                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                360145                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7445648                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3381042                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                31663                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             70488756                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53555582                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           39435245                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 24958413                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1188461                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                565043                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              5466889                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                12435337                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        70488756                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      45831231                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            375116                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2299117                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        375137                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   148347465                       # The number of ROB reads
system.cpu2.rob.rob_writes                  107083726                       # The number of ROB writes
system.cpu2.timesIdled                           4691                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.394766                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7454547                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7981761                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           451225                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         10163396                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            472906                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         475531                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2625                       # Number of indirect misses.
system.cpu3.branchPred.lookups               13480938                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1823                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1007                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           449692                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   9166614                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1837269                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1099834                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       12591398                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            35966926                       # Number of instructions committed
system.cpu3.commit.committedOps              36515981                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     93673118                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.389823                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.311783                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     80076170     85.48%     85.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6270288      6.69%     92.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2893569      3.09%     95.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1524061      1.63%     96.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       573348      0.61%     97.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       202850      0.22%     97.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       188363      0.20%     97.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       107200      0.11%     98.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1837269      1.96%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     93673118                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              686243                       # Number of function calls committed.
system.cpu3.commit.int_insts                 34132832                       # Number of committed integer instructions.
system.cpu3.commit.loads                      7960973                       # Number of loads committed
system.cpu3.commit.membars                     823594                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       823594      2.26%      2.26% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        27033326     74.03%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             56      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.29% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        7961980     21.80%     98.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        696929      1.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         36515981                       # Class of committed instruction
system.cpu3.commit.refs                       8658909                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   35966926                       # Number of Instructions Simulated
system.cpu3.committedOps                     36515981                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.667275                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.667275                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             65467700                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1678                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6874474                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              50944239                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6087716                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 22614464                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                450138                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3114                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               880986                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   13480938                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  8146033                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     86624054                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                86481                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      54028374                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 903342                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.140523                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           8425255                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7927453                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.563185                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          95501004                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.573289                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.935466                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                60501758     63.35%     63.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20460607     21.42%     84.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11852565     12.41%     97.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1698486      1.78%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  168548      0.18%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  459502      0.48%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     348      0.00%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  358813      0.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     377      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            95501004                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         432687                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              485956                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                11017732                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.470709                       # Inst execution rate
system.cpu3.iew.exec_refs                    10857463                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    744404                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                6468597                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             10947087                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            347394                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           159008                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              883840                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           49075123                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10113059                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           406951                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             45156854                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                146525                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4019536                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                450138                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4223445                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         9743                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             308                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2986114                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       185904                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            24                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       255532                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        230424                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 35109892                       # num instructions consuming a value
system.cpu3.iew.wb_count                     44688040                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.735975                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 25840002                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.465822                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      44795365                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58940254                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32956841                       # number of integer regfile writes
system.cpu3.ipc                              0.374914                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.374914                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           824025      1.81%      1.81% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33740335     74.05%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  69      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     75.86% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10253693     22.50%     98.36% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             745587      1.64%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              45563805                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     322432                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007076                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 310509     96.30%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     96.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 11900      3.69%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   23      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              45062212                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         186999822                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     44688040                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         61634285                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  47762330                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 45563805                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1312793                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       12559142                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            48776                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        212959                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      5770911                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     95501004                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.477103                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.038412                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           70681345     74.01%     74.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           13467832     14.10%     88.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7158159      7.50%     95.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1640427      1.72%     97.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1118765      1.17%     98.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             521307      0.55%     99.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             702909      0.74%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             122755      0.13%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              87505      0.09%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       95501004                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.474951                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           511982                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           95477                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            10947087                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             883840                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    431                       # number of misc regfile reads
system.cpu3.numCycles                        95933691                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    52794608                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               14750986                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             26446889                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                315419                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6543644                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2362170                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                15142                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             66074068                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              50082862                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           36772859                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 22844606                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1244700                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                450138                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              4452571                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                10325970                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        66074068                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      46459059                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            349475                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2069249                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        349490                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   140941317                       # The number of ROB reads
system.cpu3.rob.rob_writes                  100086560                       # The number of ROB writes
system.cpu3.timesIdled                           4486                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2571151                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5051688                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       370324                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        88659                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3165566                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2222600                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6638062                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2311259                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  74431581000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2476350                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       354832                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2126274                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2782                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2145                       # Transaction distribution
system.membus.trans_dist::ReadExReq             89303                       # Transaction distribution
system.membus.trans_dist::ReadExResp            89242                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2476351                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7617280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7617280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    186907136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               186907136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3847                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2570582                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2570582    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2570582                       # Request fanout histogram
system.membus.respLayer1.occupancy        13754705750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7117515507                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                638                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          320                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    75724606.250000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   178419635.220231                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          320    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        38500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    641780000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            320                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    50199707000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  24231874000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  74431581000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      8864030                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         8864030                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      8864030                       # number of overall hits
system.cpu2.icache.overall_hits::total        8864030                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5822                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5822                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5822                       # number of overall misses
system.cpu2.icache.overall_misses::total         5822                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    361422498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    361422498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    361422498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    361422498                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      8869852                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      8869852                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      8869852                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      8869852                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000656                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000656                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000656                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000656                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 62078.752662                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62078.752662                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 62078.752662                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62078.752662                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1129                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    49.086957                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5553                       # number of writebacks
system.cpu2.icache.writebacks::total             5553                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          269                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          269                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          269                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          269                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5553                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5553                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5553                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5553                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    342180998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    342180998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    342180998                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    342180998                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000626                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000626                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000626                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000626                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 61620.925266                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61620.925266                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 61620.925266                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61620.925266                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5553                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      8864030                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        8864030                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5822                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5822                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    361422498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    361422498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      8869852                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      8869852                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000656                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000656                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 62078.752662                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62078.752662                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          269                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          269                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5553                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5553                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    342180998                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    342180998                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000626                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000626                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 61620.925266                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61620.925266                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  74431581000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            8911580                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5585                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1595.627574                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         17745257                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        17745257                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  74431581000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8656045                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8656045                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8656045                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8656045                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2197034                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2197034                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2197034                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2197034                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 170376544492                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 170376544492                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 170376544492                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 170376544492                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10853079                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10853079                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10853079                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10853079                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.202434                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.202434                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.202434                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.202434                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 77548.433248                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 77548.433248                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 77548.433248                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 77548.433248                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2226841                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        22812                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            28435                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            350                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.313381                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    65.177143                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       608891                       # number of writebacks
system.cpu2.dcache.writebacks::total           608891                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1593116                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1593116                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1593116                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1593116                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       603918                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       603918                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       603918                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       603918                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  55420902500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  55420902500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  55420902500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  55420902500                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055645                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055645                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055645                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055645                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 91768.919787                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91768.919787                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 91768.919787                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91768.919787                       # average overall mshr miss latency
system.cpu2.dcache.replacements                608891                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8522732                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8522732                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1899769                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1899769                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 141579636000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 141579636000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10422501                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10422501                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.182276                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.182276                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74524.658524                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74524.658524                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1315663                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1315663                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       584106                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       584106                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  52858301500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  52858301500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.056043                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.056043                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 90494.364893                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90494.364893                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       133313                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        133313                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       297265                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       297265                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  28796908492                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  28796908492                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       430578                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       430578                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.690386                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.690386                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 96872.852478                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 96872.852478                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       277453                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       277453                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        19812                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        19812                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2562601000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2562601000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.046013                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.046013                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 129345.901474                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 129345.901474                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       272726                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       272726                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         7631                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         7631                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    131729000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    131729000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       280357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       280357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.027219                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.027219                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 17262.350937                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 17262.350937                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          149                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          149                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         7482                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         7482                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data    112242000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    112242000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.026687                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.026687                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15001.603849                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15001.603849                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       279260                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       279260                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          688                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          688                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      7477500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      7477500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       279948                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       279948                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.002458                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.002458                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 10868.459302                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 10868.459302                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          669                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          669                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      6916500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6916500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.002390                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.002390                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 10338.565022                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 10338.565022                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1194500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1194500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1086500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1086500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          306                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            306                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          767                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          767                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     14390000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     14390000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1073                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1073                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.714818                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.714818                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 18761.408083                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 18761.408083                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          767                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          767                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     13623000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     13623000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.714818                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.714818                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 17761.408083                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 17761.408083                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74431581000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.149276                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9823630                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           611584                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.062601                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.149276                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.973415                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.973415                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23440470                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23440470                       # Number of data accesses
system.cpu3.numPwrStateTransitions                568                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          285                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    92859219.298246                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   190538372.471579                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          285    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        76000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    638620500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            285                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    47966703500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  26464877500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  74431581000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      8140342                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         8140342                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      8140342                       # number of overall hits
system.cpu3.icache.overall_hits::total        8140342                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         5691                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5691                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         5691                       # number of overall misses
system.cpu3.icache.overall_misses::total         5691                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    375367499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    375367499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    375367499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    375367499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      8146033                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      8146033                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      8146033                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      8146033                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000699                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000699                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000699                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000699                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 65958.091548                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65958.091548                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 65958.091548                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65958.091548                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1068                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    50.857143                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5422                       # number of writebacks
system.cpu3.icache.writebacks::total             5422                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          269                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          269                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          269                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          269                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5422                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5422                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5422                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5422                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    357802499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    357802499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    357802499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    357802499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000666                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000666                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000666                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000666                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 65990.870343                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65990.870343                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 65990.870343                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65990.870343                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5422                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      8140342                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        8140342                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         5691                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5691                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    375367499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    375367499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      8146033                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      8146033                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000699                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000699                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 65958.091548                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65958.091548                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          269                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          269                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5422                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5422                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    357802499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    357802499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000666                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000666                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 65990.870343                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65990.870343                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  74431581000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8175725                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5454                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1499.032820                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         16297488                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        16297488                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  74431581000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8058036                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8058036                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8058036                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8058036                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2169285                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2169285                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2169285                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2169285                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 172314918000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 172314918000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 172314918000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 172314918000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     10227321                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     10227321                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     10227321                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     10227321                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.212107                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.212107                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.212107                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.212107                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 79433.969257                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 79433.969257                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 79433.969257                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 79433.969257                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       966215                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        21403                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            11151                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            310                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    86.648283                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    69.041935                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       538298                       # number of writebacks
system.cpu3.dcache.writebacks::total           538298                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1636907                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1636907                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1636907                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1636907                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       532378                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       532378                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       532378                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       532378                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  48583191500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  48583191500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  48583191500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  48583191500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.052054                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.052054                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.052054                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.052054                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 91256.948071                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91256.948071                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 91256.948071                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91256.948071                       # average overall mshr miss latency
system.cpu3.dcache.replacements                538298                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7931383                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7931383                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1873811                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1873811                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 142707053500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 142707053500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9805194                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9805194                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.191104                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.191104                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 76158.723318                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 76158.723318                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1361268                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1361268                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       512543                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       512543                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  45940916000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  45940916000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.052273                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.052273                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 89633.291256                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89633.291256                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       126653                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        126653                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       295474                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       295474                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  29607864500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  29607864500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       422127                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       422127                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.699965                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.699965                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 100204.635602                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 100204.635602                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       275639                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       275639                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19835                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19835                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2642275500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2642275500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.046988                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.046988                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 133212.780439                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 133212.780439                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       266451                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       266451                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         8639                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         8639                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    153475500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    153475500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       275090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       275090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.031404                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.031404                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 17765.424239                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 17765.424239                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          201                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          201                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         8438                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         8438                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data    128016000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    128016000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.030674                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.030674                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 15171.367623                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15171.367623                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       274254                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       274254                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          494                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          494                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      3740000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      3740000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       274748                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       274748                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7570.850202                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7570.850202                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          478                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          478                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      3314000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      3314000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001740                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001740                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6933.054393                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6933.054393                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       631500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       631500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       579500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       579500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          357                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            357                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          650                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          650                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     15327500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     15327500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1007                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1007                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.645482                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.645482                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 23580.769231                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 23580.769231                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          650                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          650                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     14677500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     14677500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.645482                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.645482                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 22580.769231                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 22580.769231                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74431581000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.792403                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9143527                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           540871                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            16.905190                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.792403                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.962263                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.962263                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22097176                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22097176                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 96                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           48                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    11242583.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   9311303.920809                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           48    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       430000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     42397500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             48                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    73891937000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    539644000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  74431581000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9950066                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9950066                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9950066                       # number of overall hits
system.cpu0.icache.overall_hits::total        9950066                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       316944                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        316944                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       316944                       # number of overall misses
system.cpu0.icache.overall_misses::total       316944                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7406806998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7406806998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7406806998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7406806998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     10267010                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10267010                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     10267010                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10267010                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.030870                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.030870                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.030870                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.030870                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23369.450117                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23369.450117                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23369.450117                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23369.450117                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2668                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.642857                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       278835                       # number of writebacks
system.cpu0.icache.writebacks::total           278835                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        38099                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        38099                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        38099                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        38099                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       278845                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       278845                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       278845                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       278845                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6436993999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6436993999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6436993999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6436993999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.027159                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.027159                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.027159                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.027159                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23084.487794                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23084.487794                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23084.487794                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23084.487794                       # average overall mshr miss latency
system.cpu0.icache.replacements                278835                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9950066                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9950066                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       316944                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       316944                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7406806998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7406806998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     10267010                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10267010                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.030870                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.030870                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23369.450117                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23369.450117                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        38099                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        38099                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       278845                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       278845                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6436993999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6436993999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.027159                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.027159                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23084.487794                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23084.487794                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  74431581000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999312                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           10229130                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           278877                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            36.679719                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999312                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999979                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         20812865                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        20812865                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  74431581000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10611338                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10611338                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10611338                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10611338                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2789141                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2789141                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2789141                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2789141                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 200821069993                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 200821069993                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 200821069993                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 200821069993                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13400479                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13400479                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13400479                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13400479                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.208137                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.208137                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.208137                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.208137                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 72001.046198                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72001.046198                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 72001.046198                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72001.046198                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9280515                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         4841                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           147578                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             46                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.885491                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   105.239130                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1127486                       # number of writebacks
system.cpu0.dcache.writebacks::total          1127486                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1672554                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1672554                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1672554                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1672554                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1116587                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1116587                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1116587                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1116587                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  91836517533                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  91836517533                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  91836517533                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  91836517533                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083324                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083324                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083324                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083324                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 82247.525301                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82247.525301                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 82247.525301                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82247.525301                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1127486                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9879260                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9879260                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2396943                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2396943                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 167253823000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 167253823000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12276203                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12276203                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.195251                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.195251                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 69777.972609                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69777.972609                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1325663                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1325663                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1071280                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1071280                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  88094058000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  88094058000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087265                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087265                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 82232.523710                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82232.523710                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       732078                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        732078                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       392198                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       392198                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  33567246993                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  33567246993                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1124276                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1124276                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.348845                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.348845                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 85587.501703                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85587.501703                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       346891                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       346891                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45307                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45307                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3742459533                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3742459533                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040299                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040299                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82602.236586                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82602.236586                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       352148                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       352148                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        17934                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        17934                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    236027500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    236027500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       370082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       370082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.048460                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.048460                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 13160.895506                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13160.895506                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5865                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5865                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        12069                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        12069                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    180891000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    180891000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.032612                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.032612                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 14988.068606                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14988.068606                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       354787                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       354787                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1207                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1207                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     21827000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     21827000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       355994                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       355994                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.003391                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.003391                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 18083.678542                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 18083.678542                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1202                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1202                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     20627000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     20627000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.003376                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.003376                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 17160.565724                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 17160.565724                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7912                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7912                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          872                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          872                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     21260500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     21260500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8784                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8784                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.099271                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.099271                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 24381.307339                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 24381.307339                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          872                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          872                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     20388500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     20388500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.099271                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.099271                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 23381.307339                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 23381.307339                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74431581000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.990198                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12458675                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1128572                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.039327                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.990198                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999694                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999694                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         29399218                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        29399218                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  74431581000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              242613                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              224506                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2070                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              102012                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2063                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               87856                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1804                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               77947                       # number of demand (read+write) hits
system.l2.demand_hits::total                   740871                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             242613                       # number of overall hits
system.l2.overall_hits::.cpu0.data             224506                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2070                       # number of overall hits
system.l2.overall_hits::.cpu1.data             102012                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2063                       # number of overall hits
system.l2.overall_hits::.cpu2.data              87856                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1804                       # number of overall hits
system.l2.overall_hits::.cpu3.data              77947                       # number of overall hits
system.l2.overall_hits::total                  740871                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             36223                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            902308                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3258                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            639873                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3490                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            521297                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3618                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            460681                       # number of demand (read+write) misses
system.l2.demand_misses::total                2570748                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            36223                       # number of overall misses
system.l2.overall_misses::.cpu0.data           902308                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3258                       # number of overall misses
system.l2.overall_misses::.cpu1.data           639873                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3490                       # number of overall misses
system.l2.overall_misses::.cpu2.data           521297                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3618                       # number of overall misses
system.l2.overall_misses::.cpu3.data           460681                       # number of overall misses
system.l2.overall_misses::total               2570748                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3012294500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  87071383500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    278518000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  64505495000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    308651000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  53137059000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    327709500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  46566032500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     255207143000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3012294500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  87071383500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    278518000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  64505495000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    308651000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  53137059000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    327709500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  46566032500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    255207143000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          278836                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1126814                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5328                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          741885                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5553                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          609153                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5422                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          538628                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3311619                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         278836                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1126814                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5328                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         741885                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5553                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         609153                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5422                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         538628                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3311619                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.129908                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.800760                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.611486                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.862496                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.628489                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.855774                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.667281                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.855286                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.776281                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.129908                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.800760                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.611486                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.862496                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.628489                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.855774                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.667281                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.855286                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.776281                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83159.718963                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96498.516582                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85487.415592                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100809.840390                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88438.681948                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 101932.408972                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90577.529022                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 101080.861811                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99273.496663                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83159.718963                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96498.516582                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85487.415592                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100809.840390                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88438.681948                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 101932.408972                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90577.529022                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 101080.861811                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99273.496663                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              354833                       # number of writebacks
system.l2.writebacks::total                    354833                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            735                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            731                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            997                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            719                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            860                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            474                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            597                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                5155                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           735                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           731                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           997                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           719                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           860                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           474                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           597                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               5155                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        36181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       901573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       638876                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       520437                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       460084                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2565593                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        36181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       901573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       638876                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       520437                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       460084                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2565593                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2648650000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  78011223505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    204239001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  58054845005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    234631000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  47877806503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    263956500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  41927076502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 229222428016                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2648650000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  78011223505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    204239001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  58054845005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    234631000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  47877806503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    263956500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  41927076502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 229222428016                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.129757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.800108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.474287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.861152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.499010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.854362                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.579860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.854178                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.774725                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.129757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.800108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.474287                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.861152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.499010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.854362                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.579860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.854178                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.774725                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73205.549874                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86527.905677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80822.715077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90870.286261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84673.763984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 91995.393300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83955.629771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 91129.177502                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89344.813467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73205.549874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86527.905677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80822.715077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90870.286261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84673.763984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 91995.393300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83955.629771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 91129.177502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89344.813467                       # average overall mshr miss latency
system.l2.replacements                        4786627                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       466341                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           466341                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       466341                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       466341                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2643673                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2643673                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2643673                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2643673                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             125                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             104                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              76                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              56                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  361                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           257                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            58                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                365                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      7399500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1350500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      1006500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       388500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     10145000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          382                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          162                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          111                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           71                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              726                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.672775                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.358025                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.315315                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.211268                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.502755                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 28791.828794                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 23284.482759                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 28757.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data        25900                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 27794.520548                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          257                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           58                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           365                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      5190500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1170499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       716500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       297500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7374999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.672775                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.358025                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.315315                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.211268                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.502755                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20196.498054                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20181.017241                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20471.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20205.476712                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           308                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            68                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            99                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            87                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                562                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          483                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          104                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          148                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           40                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              775                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      6714500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2023500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      2190000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       472500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     11400500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          791                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          172                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          247                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          127                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1337                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.610619                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.604651                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.599190                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.314961                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.579656                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 13901.656315                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 19456.730769                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 14797.297297                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 11812.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 14710.322581                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          483                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          104                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          148                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           40                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          775                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      9763500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2089000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2944000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       801499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     15597999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.610619                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.604651                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.599190                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.314961                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.579656                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20214.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20086.538462                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19891.891892                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20037.475000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20126.450323                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            14202                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              200                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              112                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14670                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          30743                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19489                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19497                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19514                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               89243                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3485287500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2519210500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2539436000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2621253500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11165187500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        19689                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        19653                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        19626                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            103913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.684014                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.989842                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.992062                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.994293                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.858824                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113368.490388                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 129263.199754                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 130247.525260                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134326.816644                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125109.952601                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        30743                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19489                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19497                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19514                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          89243                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3177857500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2324320500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2344466000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2426113500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10272757500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.684014                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.989842                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.992062                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.994293                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.858824                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103368.490388                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 119263.199754                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 120247.525260                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124326.816644                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115109.952601                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        242613                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2070                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2063                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1804                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             248550                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        36223                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3258                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3490                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3618                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            46589                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3012294500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    278518000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    308651000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    327709500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3927173000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       278836                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5328                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5553                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5422                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         295139                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.129908                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.611486                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.628489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.667281                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.157854                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83159.718963                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85487.415592                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88438.681948                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90577.529022                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84293.996437                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          731                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          719                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          474                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1966                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        36181                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2527                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2771                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3144                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        44623                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2648650000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    204239001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    234631000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    263956500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3351476501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.129757                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.474287                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.499010                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.579860                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.151193                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73205.549874                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80822.715077                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84673.763984                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83955.629771                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75106.480985                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       210304                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       101812                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        87700                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        77835                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            477651                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       871565                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       620384                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       501800                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       441167                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2434916                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  83586096000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  61986284500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  50597623000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  43944779000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 240114782500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1081869                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       722196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       589500                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       519002                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2912567                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.805610                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.859024                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.851230                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.850029                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.836003                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95903.456426                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99915.994771                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100832.249900                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 99610.304035                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98613.168791                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          735                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          997                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          860                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          597                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         3189                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       870830                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       619387                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       500940                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       440570                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2431727                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  74833366005                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55730524505                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  45533340503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  39500963002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 215598194015                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.804931                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.857644                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.849771                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.848879                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.834909                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85933.380803                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89976.903786                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 90895.796908                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 89658.767056                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88660.525633                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18500                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  74431581000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     6418243                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4786691                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.340852                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.010298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.793270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       16.444338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.045998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.256064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.046368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        5.381675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.044642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        4.977348                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.437661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.028020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.256943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.113376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.084089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.077771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  56176251                       # Number of tag accesses
system.l2.tags.data_accesses                 56176251                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  74431581000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2315584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      57700672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        161728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      40888064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        177344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      33307968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        201216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29445312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          164197888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2315584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       161728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       177344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       201216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2855872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22709248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22709248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          36181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         901573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         638876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         520437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         460083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2565592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       354832                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             354832                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         31110235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        775217606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2172841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        549337572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          2382645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        447497790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          2703369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        395602399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2206024456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     31110235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2172841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      2382645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      2703369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         38369090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      305102319                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            305102319                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      305102319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        31110235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       775217606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2172841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       549337572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         2382645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       447497790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         2703369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       395602399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2511126776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    350324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     36182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    889695.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2527.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    637578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2771.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    518828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    458548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000422487750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21621                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21621                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4647050                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             330186                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2565593                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     354832                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2565593                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   354832                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  16320                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4508                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            122384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            118289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            124634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            121342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            121892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            260100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            245101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            190539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            176771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            213872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           202307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           188122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           125953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           112407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           100452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           125108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            31132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18598                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  75298821250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12746365000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            123097690000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29537.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48287.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1421779                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  319734                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2565593                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               354832                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  657730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  618006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  453137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  304474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  202863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  132756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   82052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   46751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   24855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   13206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   7619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  26317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1158078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    160.242940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.423870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.023889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       715270     61.76%     61.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       265561     22.93%     84.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        62162      5.37%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        29748      2.57%     92.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17976      1.55%     94.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12838      1.11%     95.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9484      0.82%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7016      0.61%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        38023      3.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1158078                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21621                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     117.905046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    149.583619                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           9130     42.23%     42.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         5611     25.95%     68.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         4864     22.50%     90.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          512      2.37%     93.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          101      0.47%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           77      0.36%     93.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          134      0.62%     94.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          215      0.99%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          252      1.17%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          217      1.00%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          204      0.94%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          128      0.59%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           59      0.27%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           23      0.11%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           19      0.09%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           18      0.08%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           14      0.06%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            8      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           13      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            9      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21621                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21621                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.202627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.190139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.665083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            19526     90.31%     90.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              386      1.79%     92.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1270      5.87%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              329      1.52%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               87      0.40%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               19      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21621                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              163153472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1044480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22420288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               164197952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22709248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2191.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       301.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2206.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    305.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   74431652500                       # Total gap between requests
system.mem_ctrls.avgGap                      25486.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2315648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     56940480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       161728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     40804992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       177344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     33204992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       201216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     29347072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22420288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 31111095.168057765812                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 765004306.438150286674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2172841.122372504789                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 548221486.790667533875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 2382644.539016308263                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 446114291.190455853939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 2703368.614459499717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 394282529.078617870808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 301220096.345931470394                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        36182                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       901573                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2527                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       638876                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2771                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       520437                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3144                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       460083                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       354832                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1152852750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  40806029500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     98036000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  31589479250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    118169250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  26319404000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    132183250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  22881536000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1832121349500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31862.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45260.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38795.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49445.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42644.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50571.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42043.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     49733.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5163348.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4229400420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2247983430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8889242880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          941896800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       5875343760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33600567480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        286512480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        56070947250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        753.321997                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    456854250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2485340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  71489386750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4039262220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2146922580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9312559200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          886757940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       5875343760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      33209496180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        615835680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        56086177560                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        753.526619                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1323759750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2485340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  70622481250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                574                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          288                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    63177703.125000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   146139014.161078                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          288    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    548413000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            288                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    56236402500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  18195178500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  74431581000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9301844                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9301844                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9301844                       # number of overall hits
system.cpu1.icache.overall_hits::total        9301844                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5620                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5620                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5620                       # number of overall misses
system.cpu1.icache.overall_misses::total         5620                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    332363499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    332363499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    332363499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    332363499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9307464                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9307464                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9307464                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9307464                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000604                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000604                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000604                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000604                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 59139.412633                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59139.412633                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 59139.412633                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59139.412633                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          440                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.888889                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5328                       # number of writebacks
system.cpu1.icache.writebacks::total             5328                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          292                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          292                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          292                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          292                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5328                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5328                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5328                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5328                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    311713999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    311713999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    311713999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    311713999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000572                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000572                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000572                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000572                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 58504.879692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58504.879692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 58504.879692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58504.879692                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5328                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9301844                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9301844                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5620                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5620                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    332363499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    332363499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9307464                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9307464                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000604                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000604                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 59139.412633                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59139.412633                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          292                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          292                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5328                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5328                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    311713999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    311713999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000572                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000572                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 58504.879692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58504.879692                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  74431581000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9378442                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5360                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1749.709328                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18620256                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18620256                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  74431581000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9244400                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9244400                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9244400                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9244400                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2280188                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2280188                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2280188                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2280188                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 176101143493                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 176101143493                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 176101143493                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 176101143493                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11524588                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11524588                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11524588                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11524588                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.197854                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.197854                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.197854                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.197854                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77230.975469                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77230.975469                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77230.975469                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77230.975469                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3871838                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        12189                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            52666                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            168                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.516842                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.553571                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       741708                       # number of writebacks
system.cpu1.dcache.writebacks::total           741708                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1544671                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1544671                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1544671                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1544671                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       735517                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       735517                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       735517                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       735517                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  67185032496                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  67185032496                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  67185032496                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  67185032496                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.063822                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.063822                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.063822                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.063822                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91343.956015                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91343.956015                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91343.956015                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91343.956015                       # average overall mshr miss latency
system.cpu1.dcache.replacements                741708                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9105038                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9105038                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1984219                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1984219                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 147528184000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 147528184000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     11089257                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11089257                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.178932                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.178932                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74350.756645                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74350.756645                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1268635                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1268635                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       715584                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       715584                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  64637733500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  64637733500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.064529                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064529                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90328.645554                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90328.645554                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       139362                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        139362                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       295969                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       295969                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  28572959493                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  28572959493                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       435331                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       435331                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.679871                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.679871                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 96540.379205                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 96540.379205                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       276036                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       276036                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        19933                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        19933                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2547298996                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2547298996                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.045788                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.045788                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 127793.056539                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 127793.056539                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       306324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       306324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         9223                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         9223                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    146545500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    146545500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       315547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       315547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.029229                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.029229                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 15889.135856                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15889.135856                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          172                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          172                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         9051                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         9051                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    128380500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    128380500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.028684                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.028684                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14184.123301                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14184.123301                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       314511                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       314511                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          595                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          595                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      5762000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5762000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       315106                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       315106                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001888                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001888                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9684.033613                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9684.033613                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          584                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          584                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5242000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5242000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001853                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001853                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8976.027397                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8976.027397                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       774000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       774000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       710000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       710000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          325                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            325                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          712                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          712                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     12284000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     12284000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1037                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1037                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.686596                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.686596                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 17252.808989                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 17252.808989                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          712                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          712                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     11572000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     11572000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.686596                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.686596                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 16252.808989                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 16252.808989                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74431581000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.419438                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10613535                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           744632                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.253396                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.419438                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.981857                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981857                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25057160                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25057160                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  74431581000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3215401                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       821174                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2845179                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4431794                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3142                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2707                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5849                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          226                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          226                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           105063                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          105063                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        295149                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2920254                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       836516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3386204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2229802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1831243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1619070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9951744                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     35690880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    144275200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       681984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     94949888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       710784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     77954816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       694016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     68923264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              423880832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4799486                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23289984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8113169                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.370995                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.646672                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5578866     68.76%     68.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2289958     28.23%     96.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  55868      0.69%     97.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 145654      1.80%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  42823      0.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8113169                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6630582437                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         919039772                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8695554                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         812725614                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8380386                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1695641018                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         418374763                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1118825822                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8363043                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
