Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Nov 21 08:28:33 2023
| Host         : DESKTOP-P75N3EL running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/inverter_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.947ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 1.022ns (27.518%)  route 2.692ns (72.482%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X14Y35         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          1.196     2.687    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_2[0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.150     2.837 f  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int[1]_i_2/O
                         net (fo=20, routed)          1.021     3.858    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]_1
    SLICE_X15Y32         LUT4 (Prop_lut4_I1_O)        0.354     4.212 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.475     4.687    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int[1]_i_1_n_0
    SLICE_X15Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/ap_clk
    SLICE_X15Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X15Y32         FDRE (Setup_fdre_C_D)       -0.255    10.634    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         10.634    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 1.019ns (27.953%)  route 2.626ns (72.047%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X14Y35         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          1.196     2.687    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_2[0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.150     2.837 f  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int[1]_i_2/O
                         net (fo=20, routed)          1.049     3.885    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]_1
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.351     4.236 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.382     4.618    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int[1]_i_1_n_0
    SLICE_X17Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/ap_clk
    SLICE_X17Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X17Y32         FDRE (Setup_fdre_C_D)       -0.270    10.619    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         10.619    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 1.022ns (28.443%)  route 2.571ns (71.557%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X14Y35         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          1.196     2.687    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_2[0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.150     2.837 f  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int[1]_i_2/O
                         net (fo=20, routed)          0.901     3.737    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]_1
    SLICE_X15Y34         LUT4 (Prop_lut4_I1_O)        0.354     4.091 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.475     4.566    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int[1]_i_1_n_0
    SLICE_X15Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/ap_clk
    SLICE_X15Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X15Y34         FDRE (Setup_fdre_C_D)       -0.255    10.634    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         10.634    
                         arrival time                          -4.566    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 1.022ns (28.400%)  route 2.577ns (71.600%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X14Y35         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          1.196     2.687    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_2[0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.150     2.837 f  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int[1]_i_2/O
                         net (fo=20, routed)          1.045     3.882    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int_reg[1]_1
    SLICE_X18Y34         LUT4 (Prop_lut4_I1_O)        0.354     4.236 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.336     4.572    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int[1]_i_1_n_0
    SLICE_X18Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/ap_clk
    SLICE_X18Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X18Y34         FDRE (Setup_fdre_C_D)       -0.240    10.649    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         10.649    
                         arrival time                          -4.572    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.107ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 1.020ns (28.579%)  route 2.549ns (71.421%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X14Y35         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          1.196     2.687    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_2[0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.150     2.837 f  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int[1]_i_2/O
                         net (fo=20, routed)          1.017     3.854    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[1]_1
    SLICE_X12Y32         LUT4 (Prop_lut4_I1_O)        0.352     4.206 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.336     4.542    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int[1]_i_1_n_0
    SLICE_X12Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/ap_clk
    SLICE_X12Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y32         FDRE (Setup_fdre_C_D)       -0.240    10.649    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         10.649    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                  6.107    

Slack (MET) :             6.628ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 0.994ns (29.965%)  route 2.323ns (70.035%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X14Y35         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          1.196     2.687    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_2[0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.150     2.837 f  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int[1]_i_2/O
                         net (fo=20, routed)          1.128     3.964    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[1]_1
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.326     4.290 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.000     4.290    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int[1]_i_1_n_0
    SLICE_X17Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/ap_clk
    SLICE_X17Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X17Y32         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                  6.628    

Slack (MET) :             6.901ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.994ns (32.629%)  route 2.052ns (67.371%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X14Y35         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          1.196     2.687    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_2[0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.150     2.837 f  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int[1]_i_2/O
                         net (fo=20, routed)          0.857     3.693    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[1]_0
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.326     4.019 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.019    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg[1]_i_1_n_0
    SLICE_X13Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ap_clk
    SLICE_X13Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X13Y32         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -4.019    
  -------------------------------------------------------------------
                         slack                                  6.901    

Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.994ns (32.529%)  route 2.062ns (67.471%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X14Y35         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          1.196     2.687    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_2[0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.150     2.837 f  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int[1]_i_2/O
                         net (fo=20, routed)          0.866     3.703    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[1]_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I0_O)        0.326     4.029 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.029    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg[1]_i_1_n_0
    SLICE_X14Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ap_clk
    SLICE_X14Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X14Y34         FDRE (Setup_fdre_C_D)        0.081    10.970    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  6.941    

Slack (MET) :             6.943ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.994ns (32.550%)  route 2.060ns (67.449%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X14Y35         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          1.196     2.687    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_2[0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.150     2.837 f  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int[1]_i_2/O
                         net (fo=20, routed)          0.864     3.701    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.326     4.027 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.027    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg[1]_i_1_n_0
    SLICE_X14Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ap_clk
    SLICE_X14Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X14Y32         FDRE (Setup_fdre_C_D)        0.081    10.970    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -4.027    
  -------------------------------------------------------------------
                         slack                                  6.943    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.994ns (33.150%)  route 2.004ns (66.850%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X14Y35         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          1.196     2.687    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_2[0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.150     2.837 f  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int[1]_i_2/O
                         net (fo=20, routed)          0.809     3.645    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg_reg[1]_0
    SLICE_X19Y34         LUT5 (Prop_lut5_I0_O)        0.326     3.971 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.971    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg[1]_i_1_n_0
    SLICE_X19Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X19Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X19Y34         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                  6.949    




