TimeQuest Timing Analyzer report for BA1533_TX
Wed Jul 04 17:48:48 2018
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 100C Model Fmax Summary
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Metastability Summary
 13. Slow 1200mV -40C Model Fmax Summary
 14. Slow 1200mV -40C Model Setup Summary
 15. Slow 1200mV -40C Model Hold Summary
 16. Slow 1200mV -40C Model Recovery Summary
 17. Slow 1200mV -40C Model Removal Summary
 18. Slow 1200mV -40C Model Minimum Pulse Width Summary
 19. Slow 1200mV -40C Model Metastability Summary
 20. Fast 1200mV -40C Model Setup Summary
 21. Fast 1200mV -40C Model Hold Summary
 22. Fast 1200mV -40C Model Recovery Summary
 23. Fast 1200mV -40C Model Removal Summary
 24. Fast 1200mV -40C Model Minimum Pulse Width Summary
 25. Fast 1200mV -40C Model Metastability Summary
 26. Multicorner Timing Analysis Summary
 27. Board Trace Model Assignments
 28. Input Transition Times
 29. Signal Integrity Metrics (Slow 1200mv n40c Model)
 30. Signal Integrity Metrics (Slow 1200mv 100c Model)
 31. Signal Integrity Metrics (Fast 1200mv n40c Model)
 32. Setup Transfers
 33. Hold Transfers
 34. Report TCCS
 35. Report RSKM
 36. Unconstrained Paths Summary
 37. Clock Status Summary
 38. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; BA1533_TX                                           ;
; Device Family         ; MAX 10                                              ;
; Device Name           ; 10M08SAU169I7G                                      ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; BA1533_TX.out.sdc ; OK     ; Wed Jul 04 17:48:45 2018 ;
+-------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clk }                                                  ;
; tx_pll_c|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; clk    ; tx_pll_c|altpll_component|auto_generated|pll1|inclk[0] ; { tx_pll_c|altpll_component|auto_generated|pll1|clk[0] } ;
; tx_pll_c|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 125.000 ; 8.0 MHz   ; 0.000 ; 62.500 ; 50.00      ; 25        ; 2           ;       ;        ;           ;            ; false    ; clk    ; tx_pll_c|altpll_component|auto_generated|pll1|inclk[0] ; { tx_pll_c|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                        ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 107.37 MHz ; 107.37 MHz      ; tx_pll_c|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 119.27 MHz ; 119.27 MHz      ; tx_pll_c|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary                                           ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; tx_pll_c|altpll_component|auto_generated|pll1|clk[0] ; 31.616  ; 0.000         ;
; tx_pll_c|altpll_component|auto_generated|pll1|clk[1] ; 115.686 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; tx_pll_c|altpll_component|auto_generated|pll1|clk[0] ; 0.346 ; 0.000         ;
; tx_pll_c|altpll_component|auto_generated|pll1|clk[1] ; 0.346 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; 4.859  ; 0.000         ;
; tx_pll_c|altpll_component|auto_generated|pll1|clk[0] ; 19.670 ; 0.000         ;
; tx_pll_c|altpll_component|auto_generated|pll1|clk[1] ; 62.234 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                        ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 123.24 MHz ; 123.24 MHz      ; tx_pll_c|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 140.19 MHz ; 140.19 MHz      ; tx_pll_c|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                           ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; tx_pll_c|altpll_component|auto_generated|pll1|clk[0] ; 32.867  ; 0.000         ;
; tx_pll_c|altpll_component|auto_generated|pll1|clk[1] ; 116.886 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; tx_pll_c|altpll_component|auto_generated|pll1|clk[0] ; 0.296 ; 0.000         ;
; tx_pll_c|altpll_component|auto_generated|pll1|clk[1] ; 0.296 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; 4.893  ; 0.000         ;
; tx_pll_c|altpll_component|auto_generated|pll1|clk[0] ; 19.669 ; 0.000         ;
; tx_pll_c|altpll_component|auto_generated|pll1|clk[1] ; 62.236 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                           ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; tx_pll_c|altpll_component|auto_generated|pll1|clk[0] ; 36.149  ; 0.000         ;
; tx_pll_c|altpll_component|auto_generated|pll1|clk[1] ; 120.774 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; tx_pll_c|altpll_component|auto_generated|pll1|clk[0] ; 0.143 ; 0.000         ;
; tx_pll_c|altpll_component|auto_generated|pll1|clk[1] ; 0.144 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; 4.664  ; 0.000         ;
; tx_pll_c|altpll_component|auto_generated|pll1|clk[0] ; 19.725 ; 0.000         ;
; tx_pll_c|altpll_component|auto_generated|pll1|clk[1] ; 62.282 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 31.616  ; 0.143 ; N/A      ; N/A     ; 4.664               ;
;  clk                                                  ; N/A     ; N/A   ; N/A      ; N/A     ; 4.664               ;
;  tx_pll_c|altpll_component|auto_generated|pll1|clk[0] ; 31.616  ; 0.143 ; N/A      ; N/A     ; 19.669              ;
;  tx_pll_c|altpll_component|auto_generated|pll1|clk[1] ; 115.686 ; 0.144 ; N/A      ; N/A     ; 62.234              ;
; Design-wide TNS                                       ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                  ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  tx_pll_c|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  tx_pll_c|altpll_component|auto_generated|pll1|clk[1] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; UART_TXD     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led3         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led4         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_bit_data  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_TDO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------------------------+
; Input Transition Times                                                          ;
+---------------------+-----------------------+-----------------+-----------------+
; Pin                 ; I/O Standard          ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+-----------------------+-----------------+-----------------+
; UART_RXD            ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; clk                 ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_TMS~        ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_TCK~        ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_TDI~        ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_CONFIG_SEL~ ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_nCONFIG~    ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_nSTATUS~    ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_CONF_DONE~  ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
+---------------------+-----------------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.3e-09 V                    ; 2.34 V              ; -0.0195 V           ; 0.029 V                              ; 0.03 V                               ; 5.24e-10 s                  ; 4.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.3e-09 V                   ; 2.34 V             ; -0.0195 V          ; 0.029 V                             ; 0.03 V                              ; 5.24e-10 s                 ; 4.9e-10 s                  ; Yes                       ; Yes                       ;
; led1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.3e-09 V                    ; 2.34 V              ; -0.0195 V           ; 0.029 V                              ; 0.03 V                               ; 5.24e-10 s                  ; 4.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.3e-09 V                   ; 2.34 V             ; -0.0195 V          ; 0.029 V                             ; 0.03 V                              ; 5.24e-10 s                 ; 4.9e-10 s                  ; Yes                       ; Yes                       ;
; led2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.29e-09 V                   ; 2.34 V              ; -0.0225 V           ; 0.024 V                              ; 0.03 V                               ; 4.94e-10 s                  ; 4.53e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.29e-09 V                  ; 2.34 V             ; -0.0225 V          ; 0.024 V                             ; 0.03 V                              ; 4.94e-10 s                 ; 4.53e-10 s                 ; Yes                       ; Yes                       ;
; led3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.31e-09 V                   ; 2.34 V              ; -0.0192 V           ; 0.028 V                              ; 0.03 V                               ; 5.24e-10 s                  ; 4.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.31e-09 V                  ; 2.34 V             ; -0.0192 V          ; 0.028 V                             ; 0.03 V                              ; 5.24e-10 s                 ; 4.9e-10 s                  ; Yes                       ; Yes                       ;
; led4         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.31e-09 V                   ; 2.34 V              ; -0.0222 V           ; 0.022 V                              ; 0.073 V                              ; 4.94e-10 s                  ; 4.53e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.31e-09 V                  ; 2.34 V             ; -0.0222 V          ; 0.022 V                             ; 0.073 V                             ; 4.94e-10 s                 ; 4.53e-10 s                 ; Yes                       ; Yes                       ;
; tx_bit_data  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.31e-09 V                   ; 2.34 V              ; -0.0222 V           ; 0.022 V                              ; 0.073 V                              ; 4.94e-10 s                  ; 4.53e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.31e-09 V                  ; 2.34 V             ; -0.0222 V          ; 0.022 V                             ; 0.073 V                             ; 4.94e-10 s                 ; 4.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_TDO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-09 V                   ; 2.4 V               ; -0.0615 V           ; 0.182 V                              ; 0.244 V                              ; 4.53e-10 s                  ; 4.59e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 4.67e-09 V                  ; 2.4 V              ; -0.0615 V          ; 0.182 V                             ; 0.244 V                             ; 4.53e-10 s                 ; 4.59e-10 s                 ; No                        ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.96e-06 V                   ; 2.33 V              ; -0.00263 V          ; 0.004 V                              ; 0.005 V                              ; 7.13e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.96e-06 V                  ; 2.33 V             ; -0.00263 V         ; 0.004 V                             ; 0.005 V                             ; 7.13e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.96e-06 V                   ; 2.33 V              ; -0.00263 V          ; 0.004 V                              ; 0.005 V                              ; 7.13e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.96e-06 V                  ; 2.33 V             ; -0.00263 V         ; 0.004 V                             ; 0.005 V                             ; 7.13e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.96e-06 V                   ; 2.33 V              ; -0.00247 V          ; 0.007 V                              ; 0.008 V                              ; 6.75e-10 s                  ; 6.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.96e-06 V                  ; 2.33 V             ; -0.00247 V         ; 0.007 V                             ; 0.008 V                             ; 6.75e-10 s                 ; 6.48e-10 s                 ; Yes                       ; Yes                       ;
; led3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.96e-06 V                   ; 2.33 V              ; -0.0027 V           ; 0.004 V                              ; 0.005 V                              ; 7.13e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.96e-06 V                  ; 2.33 V             ; -0.0027 V          ; 0.004 V                             ; 0.005 V                             ; 7.13e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; led4         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.96e-06 V                   ; 2.33 V              ; -0.00253 V          ; 0.006 V                              ; 0.008 V                              ; 6.75e-10 s                  ; 6.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.96e-06 V                  ; 2.33 V             ; -0.00253 V         ; 0.006 V                             ; 0.008 V                             ; 6.75e-10 s                 ; 6.48e-10 s                 ; Yes                       ; Yes                       ;
; tx_bit_data  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.96e-06 V                   ; 2.33 V              ; -0.00253 V          ; 0.006 V                              ; 0.008 V                              ; 6.75e-10 s                  ; 6.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.96e-06 V                  ; 2.33 V             ; -0.00253 V         ; 0.006 V                             ; 0.008 V                             ; 6.75e-10 s                 ; 6.48e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_TDO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.02e-06 V                   ; 2.36 V              ; -0.0151 V           ; 0.153 V                              ; 0.106 V                              ; 6.51e-10 s                  ; 7.55e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.02e-06 V                  ; 2.36 V             ; -0.0151 V          ; 0.153 V                             ; 0.106 V                             ; 6.51e-10 s                 ; 7.55e-10 s                 ; No                        ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.88e-09 V                   ; 2.64 V              ; -0.0372 V           ; 0.028 V                              ; 0.06 V                               ; 4.12e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 6.88e-09 V                  ; 2.64 V             ; -0.0372 V          ; 0.028 V                             ; 0.06 V                              ; 4.12e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; led1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.88e-09 V                   ; 2.64 V              ; -0.0372 V           ; 0.028 V                              ; 0.06 V                               ; 4.12e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 6.88e-09 V                  ; 2.64 V             ; -0.0372 V          ; 0.028 V                             ; 0.06 V                              ; 4.12e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; led2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.86e-09 V                   ; 2.64 V              ; -0.0305 V           ; 0.03 V                               ; 0.04 V                               ; 3.89e-10 s                  ; 3.66e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 6.86e-09 V                  ; 2.64 V             ; -0.0305 V          ; 0.03 V                              ; 0.04 V                              ; 3.89e-10 s                 ; 3.66e-10 s                 ; Yes                       ; Yes                       ;
; led3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.86e-09 V                   ; 2.64 V              ; -0.0374 V           ; 0.028 V                              ; 0.06 V                               ; 4.12e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 6.86e-09 V                  ; 2.64 V             ; -0.0374 V          ; 0.028 V                             ; 0.06 V                              ; 4.12e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; led4         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.85e-09 V                   ; 2.65 V              ; -0.0308 V           ; 0.032 V                              ; 0.04 V                               ; 3.89e-10 s                  ; 3.66e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 6.85e-09 V                  ; 2.65 V             ; -0.0308 V          ; 0.032 V                             ; 0.04 V                              ; 3.89e-10 s                 ; 3.66e-10 s                 ; Yes                       ; Yes                       ;
; tx_bit_data  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.85e-09 V                   ; 2.65 V              ; -0.0308 V           ; 0.032 V                              ; 0.04 V                               ; 3.89e-10 s                  ; 3.66e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 6.85e-09 V                  ; 2.65 V             ; -0.0308 V          ; 0.032 V                             ; 0.04 V                              ; 3.89e-10 s                 ; 3.66e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_TDO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.41e-08 V                   ; 2.76 V              ; -0.0557 V           ; 0.312 V                              ; 0.096 V                              ; 2.82e-10 s                  ; 4.04e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.41e-08 V                  ; 2.76 V             ; -0.0557 V          ; 0.312 V                             ; 0.096 V                             ; 2.82e-10 s                 ; 4.04e-10 s                 ; No                        ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; tx_pll_c|altpll_component|auto_generated|pll1|clk[0] ; tx_pll_c|altpll_component|auto_generated|pll1|clk[0] ; 454      ; 0        ; 0        ; 0        ;
; tx_pll_c|altpll_component|auto_generated|pll1|clk[1] ; tx_pll_c|altpll_component|auto_generated|pll1|clk[1] ; 591      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; tx_pll_c|altpll_component|auto_generated|pll1|clk[0] ; tx_pll_c|altpll_component|auto_generated|pll1|clk[0] ; 454      ; 0        ; 0        ; 0        ;
; tx_pll_c|altpll_component|auto_generated|pll1|clk[1] ; tx_pll_c|altpll_component|auto_generated|pll1|clk[1] ; 591      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; clk                                                  ; clk                                                  ; Base      ; Constrained ;
; tx_pll_c|altpll_component|auto_generated|pll1|clk[0] ; tx_pll_c|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; tx_pll_c|altpll_component|auto_generated|pll1|clk[1] ; tx_pll_c|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Wed Jul 04 17:48:43 2018
Info: Command: quartus_sta BA1533_TX -c BA1533_TX
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332104): Reading SDC File: 'BA1533_TX.out.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {tx_pll_c|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {tx_pll_c|altpll_component|auto_generated|pll1|clk[0]} {tx_pll_c|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {tx_pll_c|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 2 -duty_cycle 50.00 -name {tx_pll_c|altpll_component|auto_generated|pll1|clk[1]} {tx_pll_c|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Info (332146): Worst-case setup slack is 31.616
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    31.616               0.000 tx_pll_c|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   115.686               0.000 tx_pll_c|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.346
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.346               0.000 tx_pll_c|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.346               0.000 tx_pll_c|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.859
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.859               0.000 clk 
    Info (332119):    19.670               0.000 tx_pll_c|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    62.234               0.000 tx_pll_c|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 32.867
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    32.867               0.000 tx_pll_c|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   116.886               0.000 tx_pll_c|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.296
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.296               0.000 tx_pll_c|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.296               0.000 tx_pll_c|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.893
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.893               0.000 clk 
    Info (332119):    19.669               0.000 tx_pll_c|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    62.236               0.000 tx_pll_c|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 36.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    36.149               0.000 tx_pll_c|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   120.774               0.000 tx_pll_c|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.143               0.000 tx_pll_c|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.144               0.000 tx_pll_c|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.664
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.664               0.000 clk 
    Info (332119):    19.725               0.000 tx_pll_c|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    62.282               0.000 tx_pll_c|altpll_component|auto_generated|pll1|clk[1] 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4979 megabytes
    Info: Processing ended: Wed Jul 04 17:48:48 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


