

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size ec432078386aff1c4e1408770d27c6e8  /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_192_1568/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_192_1568/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_192_1568/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_192_1568/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_192_1568/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_192_1568/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x55c5761d449e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_192_1568/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_192_1568/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c5761dc270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c5761dc500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c5761dc790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c5761dca20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c5761dccb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c5761dcf40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c5761dd1d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c5761dd460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c5761dd6e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c5761dd960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c5761ddbe0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c5761dde60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c5761de0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c5761de360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c5761de5e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c5761de860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c5761dea80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c5761deca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c5761deec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c5761df0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c5761df300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c5761df520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c5761df740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c5761df960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c5761dfb80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c5761dfda0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c5761dffc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c5761e01e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c5761e0400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c5761e0620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c5761e0840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c5761e0a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c576478100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c576478140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c576478180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c5764781c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c576477380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c5764780e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c5761e3900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c5761e3920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c5764780e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c5761e3904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c5764780f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffe1409d720..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c5761d449e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (145,2,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 562333
gpu_sim_insn = 599774464
gpu_ipc =    1066.5824
gpu_tot_sim_cycle = 562333
gpu_tot_sim_insn = 599774464
gpu_tot_ipc =    1066.5824
gpu_tot_issued_cta = 290
gpu_occupancy = 12.4871% 
gpu_tot_occupancy = 12.4871% 
max_total_param_size = 0
gpu_stall_dramfull = 863150
gpu_stall_icnt2sh    = 318
partiton_level_parallism =      12.0879
partiton_level_parallism_total  =      12.0879
partiton_level_parallism_util =      13.5131
partiton_level_parallism_util_total  =      13.5131
L2_BW  =     437.8731 GB/Sec
L2_BW_total  =     437.8731 GB/Sec
gpu_total_sim_rate=130840

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1253
	L1D_cache_core[1]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 340
	L1D_cache_core[2]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 610
	L1D_cache_core[3]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 264
	L1D_cache_core[4]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 592
	L1D_cache_core[5]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 422
	L1D_cache_core[6]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1290
	L1D_cache_core[7]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 406
	L1D_cache_core[8]: Access = 86656, Miss = 86656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 980
	L1D_cache_core[9]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 538
	L1D_cache_core[10]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138
	L1D_cache_core[11]: Access = 86656, Miss = 86656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1060
	L1D_cache_core[12]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 867
	L1D_cache_core[13]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 432
	L1D_cache_core[14]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1425
	L1D_cache_core[15]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 754
	L1D_cache_core[16]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1936
	L1D_cache_core[17]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1058
	L1D_cache_core[18]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 181
	L1D_cache_core[19]: Access = 86656, Miss = 86656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884
	L1D_cache_core[20]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 580
	L1D_cache_core[21]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 599
	L1D_cache_core[22]: Access = 86656, Miss = 86656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1081
	L1D_cache_core[23]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1484
	L1D_cache_core[24]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 650
	L1D_cache_core[25]: Access = 86656, Miss = 86656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1498
	L1D_cache_core[26]: Access = 86656, Miss = 86656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1092
	L1D_cache_core[27]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1135
	L1D_cache_core[28]: Access = 86656, Miss = 86656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1065
	L1D_cache_core[29]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 351
	L1D_cache_core[30]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 356
	L1D_cache_core[31]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 515
	L1D_cache_core[32]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 391
	L1D_cache_core[33]: Access = 86656, Miss = 86656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1434
	L1D_cache_core[34]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 76
	L1D_cache_core[35]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 932
	L1D_cache_core[36]: Access = 86656, Miss = 86656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1222
	L1D_cache_core[37]: Access = 86656, Miss = 86656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 497
	L1D_cache_core[38]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 328
	L1D_cache_core[39]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 904
	L1D_cache_core[40]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1153
	L1D_cache_core[41]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 613
	L1D_cache_core[42]: Access = 87168, Miss = 87168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 544
	L1D_cache_core[43]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 417
	L1D_cache_core[44]: Access = 86656, Miss = 86656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1074
	L1D_cache_core[45]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 553
	L1D_cache_core[46]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 235
	L1D_cache_core[47]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 381
	L1D_cache_core[48]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 327
	L1D_cache_core[49]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 519
	L1D_cache_core[50]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 671
	L1D_cache_core[51]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[52]: Access = 86656, Miss = 86656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1020
	L1D_cache_core[53]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 932
	L1D_cache_core[54]: Access = 86656, Miss = 86656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 655
	L1D_cache_core[55]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 321
	L1D_cache_core[56]: Access = 86656, Miss = 86656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 625
	L1D_cache_core[57]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 424
	L1D_cache_core[58]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 564
	L1D_cache_core[59]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 473
	L1D_cache_core[60]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[61]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 784
	L1D_cache_core[62]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1019
	L1D_cache_core[63]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1199
	L1D_cache_core[64]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[65]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 907
	L1D_cache_core[66]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 652
	L1D_cache_core[67]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 228
	L1D_cache_core[68]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 736
	L1D_cache_core[69]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 227
	L1D_cache_core[70]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1543
	L1D_cache_core[71]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 309
	L1D_cache_core[72]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[73]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111
	L1D_cache_core[74]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1462
	L1D_cache_core[75]: Access = 86656, Miss = 86656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1501
	L1D_cache_core[76]: Access = 86656, Miss = 86656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1037
	L1D_cache_core[77]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 227
	L1D_cache_core[78]: Access = 74112, Miss = 74112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 442
	L1D_cache_core[79]: Access = 93952, Miss = 93952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44
	L1D_total_cache_accesses = 6797440
	L1D_total_cache_misses = 6797440
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 56737
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.157
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4785088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21580
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1568448
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 443904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6353536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 443904

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 21580
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 35157
ctas_completed 290, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
24862, 24862, 24862, 24862, 24862, 24862, 24862, 24862, 
gpgpu_n_tot_thrd_icount = 614161920
gpgpu_n_tot_w_icount = 19192560
gpgpu_n_stall_shd_mem = 9361013
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6353536
gpgpu_n_mem_write_global = 443904
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12707072
gpgpu_n_store_insn = 887808
gpgpu_n_shmem_insn = 61136256
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1595776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2947512
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6413501
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:88794736	W0_Idle:8101324	W0_Scoreboard:45490036	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:21696	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19170864
single_issue_nums: WS0:4798140	WS1:4798140	WS2:4798140	WS3:4798140	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 50828288 {8:6353536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17756160 {40:443904,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 254141440 {40:6353536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3551232 {8:443904,}
maxmflatency = 4377 
max_icnt2mem_latency = 3800 
maxmrqlatency = 1442 
max_icnt2sh_latency = 967 
averagemflatency = 730 
avg_icnt2mem_latency = 252 
avg_mrq_latency = 64 
avg_icnt2sh_latency = 163 
mrq_lat_table:527069 	256140 	94917 	75857 	198816 	1514448 	595615 	347308 	134047 	22957 	254 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	216537 	2120468 	3308505 	1038544 	113363 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1430881 	1083070 	1177029 	1178859 	831115 	832139 	221958 	42389 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1034114 	481938 	490343 	574305 	660487 	764192 	956281 	1328644 	507136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	408 	481 	111 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[1]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[2]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[3]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[4]:        10        10        10        10        10        10        10        10        10        12        10        10        10        10        10        10 
dram[5]:        10        10        10        10        10        10        14        10        10        10        10        10        10        10        10        10 
dram[6]:        10        12        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[7]:        10        10        10        10        12        10        10        10        10        10        10        10        10        10        10        10 
dram[8]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[9]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[10]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[11]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[12]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        12        10 
dram[13]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[14]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[15]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[16]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[17]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[18]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[19]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[20]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[21]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[22]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[23]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[24]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[25]:        10        10        12        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[26]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[27]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[28]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[29]:        10        10        10        12        10        10        10        10        10        10        10        10        10        10        10        10 
dram[30]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
dram[31]:        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10        10 
maximum service time to same row:
dram[0]:     11348     12074     12171     12375     12284     12716     12452     12367     12322     12624     12345     11965     12231     12176     12191     11831 
dram[1]:     13216     11859     11618     11967     12573     13063     12697     12592     12135     12914     12500     11718     12223     11960     12381     11397 
dram[2]:     11458     11638     12112     11981     12477     12858     12487     12455     12440     12951     13066     11778     11625     12192     12444     12104 
dram[3]:     12230     12316     12408     12033     12450     12445     12927     12533     12661     12598     12127     12770     12072     12768     12007     12562 
dram[4]:     11980     12279     12321     12484     12834     12857     12357     12388     12470     12543     11965     12344     11792     12402     12174     12157 
dram[5]:     12284     12548     12282     12067     12421     12912     12236     12359     12582     12234     11635     11984     12092     11933     11999     12381 
dram[6]:     11805     12168     12372     12245     12772     12484     12749     12206     12595     13042     12797     12381     12039     11956     12420     11605 
dram[7]:     11870     11660     12643     12596     12234     12797     12391     12488     12639     12519     11955     12589     12138     12246     12226     11962 
dram[8]:     12475     12779     12159     11978     12714     12638     12451     12823     12379     12017     12039     12252     11865     11285     12116     12079 
dram[9]:     12164     11998     12084     11924     11959     12810     12831     11836     12255     12355     11809     12497     12040     12077     12310     12279 
dram[10]:     11935     12094     12078     12231     12904     12609     11862     12334     12354     12384     11902     11839     12199     11285     11471     12321 
dram[11]:     12003     11839     12000     12215     12424     12659     12183     12151     12775     12348     12480     12126     12123     11632     11738     12045 
dram[12]:     12245     12112     12135     12201     12619     12961     12176     12365     12401     12479     12429     12265     11624     12154     12195     12123 
dram[13]:     12232     11979     12279     12153     12969     13047     12609     12342     12456     12150     11810     12472     11248     12523     11624     12238 
dram[14]:     11461     11649     12067     11718     12938     13018     12344     12119     12001     12741     12583     12174     11673     12167     11989     12194 
dram[15]:     12903     12249     12272     12836     12266     12342     12254     12232     12042     12264     12441     11661     11634     12152     13215     12577 
dram[16]:     11831     12469     12235     11697     12769     12719     12348     12129     12567     12599     12276     11838     11760     12043     12116     12191 
dram[17]:     11872     12495     12480     11810     12320     12479     12838     12353     12617     12317     11753     11674     11919     12009     11963     11862 
dram[18]:     11513     12004     11903     12007     12765     13090     13037     12073     11813     12848     13421     12008     11966     11614     12230     12204 
dram[19]:     11935     11653     11847     12063     12758     13147     12496     12264     12238     12755     11954     12187     11963     12019     12232     11885 
dram[20]:     11190     12454     12146     12351     12611     12480     12276     12109     11944     12517     11709     12308     12001     12006     12503     11949 
dram[21]:     11686     11857     11929     11468     12255     12722     12404     11836     12344     12633     11480     11910     12165     11975     12669     12299 
dram[22]:     11732     11934     12659     12633     12505     12529     12819     12166     11972     12341     11814     11907     11606     12171     12445     12155 
dram[23]:     11673     12557     12871     12449     12117     12692     12582     12278     12231     12584     12586     12660     12569     12290     12135     13206 
dram[24]:     11656     12128     12219     12241     12183     12644     12262     12039     12365     12632     12322     12121     11697     11995     12263     12741 
dram[25]:     11893     12252     12463     12380     12645     12915     13237     12288     12817     12049     11898     11918     12066     11346     12368     11829 
dram[26]:     11647     12019     12481     12411     12461     12482     12481     12223     12439     12781     12798     11946     11818     11531     12316     12195 
dram[27]:     12082     11542     12613     12208     12036     13223     12428     12552     12774     12239     12484     11870     12455     12476     11532     12034 
dram[28]:     12204     12315     12704     11983     12465     12990     12132     12400     12512     12411     11934     11592     11969     12074     12497     12432 
dram[29]:     12816     12339     12386     11911     12702     12812     12608     12298     12954     12238     12320     11644     12396     11754     12271     12508 
dram[30]:     11468     12003     12212     11971     12412     12604     13062     12630     12256     12685     11893     12263     12185     11381     12320     12507 
dram[31]:     11550     11745     12272     12219     12530     13167     12270     11827     11949     12470     11751     12301     11947     12226     11874     12063 
average row accesses per activate:
dram[0]:  3.331522  3.382069  3.357078  3.341208  3.348816  3.360146  3.380165  3.317711  3.345752  3.354897  3.330627  3.330329  3.350474  3.330942  3.336397  3.288043 
dram[1]:  3.320090  3.339083  3.377125  3.347292  3.336661  3.329710  3.357045  3.360110  3.298701  3.368084  3.354839  3.331831  3.348061  3.308686  3.316583  3.384615 
dram[2]:  3.295699  3.395199  3.357078  3.351869  3.337267  3.325192  3.310252  3.293381  3.310562  3.355809  3.338156  3.328829  3.349571  3.319035  3.321739  3.323260 
dram[3]:  3.312021  3.384261  3.329710  3.329108  3.304270  3.368759  3.357045  3.327610  3.336051  3.334541  3.359418  3.326733  3.342034  3.304271  3.312643  3.289533 
dram[4]:  3.353397  3.334542  3.374025  3.385819  3.332125  3.309320  3.288075  3.296329  3.388224  3.334541  3.332431  3.323437  3.355014  3.351083  3.341621  3.306011 
dram[5]:  3.353397  3.368132  3.360146  3.373394  3.326097  3.380865  3.330317  3.308176  3.385110  3.324007  3.332431  3.340570  3.332436  3.334531  3.330886  3.361111 
dram[6]:  3.353397  3.352780  3.331219  3.344247  3.400555  3.351573  3.307865  3.335145  3.368710  3.322508  3.339964  3.366454  3.330942  3.363225  3.328748  3.271744 
dram[7]:  3.303684  3.328507  3.370931  3.335147  3.391144  3.328203  3.306379  3.395113  3.312641  3.328513  3.330929  3.330929  3.339326  3.348061  3.321135  3.318702 
dram[8]:  3.366590  3.339083  3.363844  3.292748  3.341818  3.359525  3.352459  3.284248  3.328513  3.328210  3.320449  3.313901  3.342934  3.294013  3.319616  3.347786 
dram[9]:  3.333031  3.331522  3.405931  3.385182  3.361683  3.333636  3.352459  3.358577  3.358869  3.356427  3.333935  3.334837  3.341430  3.380064  3.403657  3.383683 
dram[10]:  3.369675  3.336054  3.353102  3.339691  3.317689  3.368132  3.333333  3.304309  3.284567  3.332127  3.396782  3.363057  3.370236  3.355626  3.334864  3.345622 
dram[11]:  3.360439  3.351253  3.359232  3.348816  3.343338  3.334542  3.313823  3.353986  3.315624  3.322508  3.283874  3.351474  3.366274  3.401741  3.322654  3.309025 
dram[12]:  3.349727  3.365050  3.329108  3.361683  3.341208  3.301302  3.315624  3.329715  3.355515  3.312050  3.311519  3.330929  3.319035  3.333932  3.345622  3.348708 
dram[13]:  3.340600  3.336054  3.373107  3.363220  3.354927  3.331219  3.292487  3.331824  3.405180  3.335145  3.317467  3.307072  3.342934  3.404860  3.355525  3.303003 
dram[14]:  3.319494  3.325497  3.352485  3.344859  3.363220  3.348519  3.340290  3.316216  3.364717  3.308176  3.352087  3.362147  3.359566  3.342934  3.294011  3.306011 
dram[15]:  3.304582  3.315007  3.350957  3.367842  3.354309  3.307242  3.325203  3.326107  3.341807  3.333032  3.296742  3.335440  3.327957  3.333932  3.367347  3.322654 
dram[16]:  3.325192  3.325497  3.320090  3.341818  3.342727  3.405280  3.357338  3.354897  3.343622  3.336051  3.328829  3.333033  3.306050  3.310160  3.351177  3.363299 
dram[17]:  3.347905  3.326097  3.347292  3.328804  3.373394  3.352485  3.327010  3.379532  3.375802  3.333032  3.316876  3.345093  3.302801  3.328552  3.340386  3.401125 
dram[18]:  3.374025  3.327602  3.351869  3.329710  3.338175  3.364760  3.342715  3.333635  3.297225  3.330018  3.411547  3.342070  3.367467  3.311636  3.294011  3.384328 
dram[19]:  3.391144  3.336661  3.359525  3.353397  3.329108  3.338783  3.300179  3.321606  3.325508  3.288393  3.337850  3.313620  3.344734  3.358047  3.348708  3.333027 
dram[20]:  3.315007  3.382705  3.371848  3.387379  3.335147  3.319187  3.345141  3.311151  3.321010  3.340590  3.349660  3.331532  3.324978  3.316964  3.333946  3.337012 
dram[21]:  3.349727  3.357078  3.350342  3.370302  3.356458  3.317689  3.297225  3.329114  3.355809  3.342105  3.271036  3.361818  3.396433  3.403573  3.371747  3.308113 
dram[22]:  3.333937  3.364760  3.320687  3.324593  3.334240  3.389580  3.357338  3.278718  3.348182  3.339075  3.331529  3.301205  3.337528  3.330942  3.320220  3.300591 
dram[23]:  3.305481  3.285076  3.322187  3.359525  3.362597  3.292432  3.327010  3.327610  3.325508  3.383555  3.304698  3.298261  3.330045  3.338427  3.330886  3.337931 
dram[24]:  3.323995  3.330014  3.339691  3.357078  3.315600  3.325192  3.356427  3.345752  3.318018  3.298701  3.318059  3.343580  3.345340  3.294013  3.327831  3.345622 
dram[25]:  3.342117  3.348202  3.385819  3.356164  3.290380  3.331219  3.335145  3.309663  3.313540  3.357338  3.315081  3.345093  3.348355  3.301912  3.357077  3.389356 
dram[26]:  3.351253  3.303098  3.326697  3.351573  3.330616  3.345471  3.330620  3.329114  3.321606  3.303139  3.361238  3.340560  3.333932  3.355014  3.317185  3.367347 
dram[27]:  3.349727  3.351253  3.354927  3.304270  3.347292  3.359232  3.348795  3.308176  3.337262  3.319513  3.317467  3.348121  3.320518  3.307213  3.318099  3.331804 
dram[28]:  3.319494  3.309042  3.328804  3.376492  3.322187  3.326697  3.305207  3.355515  3.348182  3.304309  3.352087  3.268228  3.360470  3.370858  3.374535  3.294598 
dram[29]:  3.361974  3.309631  3.334846  3.344247  3.361683  3.354015  3.302242  3.285141  3.357338  3.304309  3.368901  3.363347  3.377273  3.370236  3.327223  3.346242 
dram[30]:  3.355839  3.328507  3.340300  3.378043  3.388018  3.332729  3.309663  3.351843  3.363470  3.322508  3.311519  3.357857  3.371143  3.401099  3.324176  3.281193 
dram[31]:  3.327001  3.334542  3.337267  3.364136  3.353397  3.349431  3.341198  3.351843  3.316524  3.337562  3.384333  3.358765  3.349865  3.307213  3.337931  3.306606 
average row locality = 3767428/1128438 = 3.338622
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7192      7232      7232      7064      7064 
dram[1]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7192      7232      7232      7064      7064 
dram[2]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7192      7232      7232      7064      7064 
dram[3]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7192      7232      7232      7064      7064 
dram[4]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7192      7232      7232      7064      7064 
dram[5]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7192      7232      7232      7064      7064 
dram[6]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7192      7232      7232      7064      7064 
dram[7]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7192      7232      7232      7064      7064 
dram[8]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7192      7232      7232      7064      7064 
dram[9]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7192      7232      7232      7064      7064 
dram[10]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7192      7232      7232      7064      7064 
dram[11]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7196      7192      7232      7232      7064      7064 
dram[12]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7192      7232      7232      7064      7064 
dram[13]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7192      7232      7232      7064      7064 
dram[14]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7192      7232      7232      7064      7064 
dram[15]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7192      7232      7232      7064      7064 
dram[16]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7200      7232      7232      7064      7064 
dram[17]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7200      7232      7232      7064      7064 
dram[18]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7200      7232      7232      7064      7064 
dram[19]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7200      7232      7232      7064      7064 
dram[20]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7200      7232      7232      7064      7064 
dram[21]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7200      7232      7232      7064      7064 
dram[22]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7200      7232      7232      7064      7064 
dram[23]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7200      7232      7232      7064      7064 
dram[24]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7200      7232      7232      7064      7064 
dram[25]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7200      7232      7232      7064      7064 
dram[26]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7200      7232      7232      7064      7064 
dram[27]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7200      7232      7232      7064      7064 
dram[28]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7200      7232      7232      7064      7064 
dram[29]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7200      7232      7232      7064      7064 
dram[30]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7200      7232      7232      7064      7064 
dram[31]:      7168      7168      7168      7168      7168      7168      7168      7168      7168      7168      7192      7200      7232      7232      7064      7064 
total dram reads = 3669124
bank skew: 7232/7064 = 1.02
chip skew: 114664/114656 = 1.00
number of total write accesses:
dram[0]:       752       752       736       744       744       736       776       776       784       784       768       792       784       784       784       784 
dram[1]:       744       752       736       744       744       736       776       776       792       792       768       792       776       784       784       784 
dram[2]:       752       744       736       744       736       736       776       784       792       792       768       792       776       784       776       776 
dram[3]:       752       744       736       744       736       744       776       784       792       792       768       800       776       784       776       784 
dram[4]:       744       752       736       744       744       728       776       784       792       792       784       784       784       776       776       784 
dram[5]:       744       752       736       744       744       728       768       784       792       792       784       776       784       776       776       784 
dram[6]:       744       752       736       744       736       728       768       784       784       792       784       776       784       776       784       784 
dram[7]:       744       752       736       744       736       736       768       784       784       792       784       784       792       776       784       776 
dram[8]:       752       752       728       752       736       744       776       768       792       776       784       792       784       784       784       776 
dram[9]:       752       752       728       752       736       744       776       776       792       784       784       792       784       776       784       776 
dram[10]:       752       752       728       744       736       752       768       776       784       784       784       800       784       776       784       784 
dram[11]:       752       752       728       744       736       752       768       776       784       792       784       792       776       776       784       784 
dram[12]:       752       752       744       736       744       736       784       776       776       792       784       784       784       784       784       784 
dram[13]:       752       752       728       736       744       736       776       768       776       784       784       784       784       776       776       784 
dram[14]:       752       752       736       736       736       728       776       776       776       784       784       792       784       784       784       784 
dram[15]:       752       752       736       736       752       736       776       784       776       792       784       784       784       784       784       784 
dram[16]:       736       752       744       736       744       736       792       784       792       792       792       784       800       784       792       776 
dram[17]:       736       744       744       728       744       736       792       784       792       792       792       784       784       776       792       776 
dram[18]:       736       744       744       736       744       736       784       784       792       792       776       784       800       784       784       768 
dram[19]:       736       744       744       744       744       736       792       784       792       792       792       784       800       784       784       768 
dram[20]:       752       744       744       744       744       736       792       784       792       792       776       784       784       792       776       776 
dram[21]:       752       736       744       744       744       736       792       784       792       792       776       784       784       792       768       776 
dram[22]:       760       736       736       744       736       736       792       784       792       792       776       792       776       784       776       776 
dram[23]:       760       736       736       744       744       736       792       784       792       792       776       792       776       784       776       784 
dram[24]:       752       752       744       736       744       736       784       784       792       792       776       784       792       784       776       784 
dram[25]:       752       752       744       728       744       736       784       784       792       792       776       784       792       776       776       784 
dram[26]:       752       752       736       728       744       728       784       784       784       792       784       784       784       784       776       784 
dram[27]:       752       752       744       736       744       728       784       784       776       792       784       784       784       784       784       784 
dram[28]:       752       752       728       744       736       736       784       776       792       776       784       784       792       776       792       776 
dram[29]:       752       744       728       744       736       736       784       776       792       776       784       784       792       784       784       776 
dram[30]:       752       752       736       744       736       736       784       784       792       792       784       776       792       784       784       776 
dram[31]:       752       752       736       744       744       736       784       784       792       792       784       784       792       784       784       776 
total dram writes = 393216
bank skew: 800/728 = 1.10
chip skew: 12336/12240 = 1.01
average mf latency per bank:
dram[0]:        686       701       697       677      1023      1212      1614      1748      1757      1907      1611      1638      1367      1310       796       780
dram[1]:        703       723       714       703       967      1154      1612      1705      1955      1753      1598      1703      1341      1401       786       782
dram[2]:        699       692       686       675      1101      1137      1776      1694      1834      1756      1813      1589      1331      1356       787       795
dram[3]:        693       703       704       693      1058      1183      1761      1603      1711      1898      1721      1496      1314      1403       814       747
dram[4]:        685       695       708       694      1036      1151      1553      1643      1696      2011      1734      1554      1297      1377       784       760
dram[5]:        670       678       690       678      1001      1205      1786      1501      1777      2019      1510      1632      1280      1348       772       742
dram[6]:        682       699       667       686      1023      1167      1767      1681      1801      1782      1627      1750      1382      1332       777       774
dram[7]:        671       708       673       665      1182      1273      1543      1685      1850      1715      1616      1625      1365      1348       809       767
dram[8]:        672       695       673       679       954      1145      1782      1548      1674      1891      1805      1640      1238      1319       772       825
dram[9]:        666       680       671       680       898      1119      1776      1554      2061      1820      1750      1713      1280      1362       771       791
dram[10]:        720       722       731       718      1081      1154      1624      1861      1707      1778      1685      1750      1396      1451       778       774
dram[11]:        683       691       694       669      1079      1177      1642      1779      1604      1664      1576      1683      1293      1369       757       759
dram[12]:        667       660       686       672      1006      1096      1588      1595      1876      1776      1584      1560      1294      1304       781       739
dram[13]:        683       679       700       693      1081      1105      1713      1727      1830      1707      1626      1563      1275      1328       782       754
dram[14]:        681       691       684       682      1062      1224      1772      1667      1793      1894      1828      1709      1297      1376       762       774
dram[15]:        681       696       697       681      1057      1250      1714      1568      1723      1888      1678      1566      1296      1343       770       785
dram[16]:        700       681       686       696      1090      1105      1655      1566      1795      1817      1607      1471      1327      1351       786       767
dram[17]:        671       674       684       689      1169      1128      1740      1542      1957      1877      1645      1555      1261      1344       796       760
dram[18]:        682       732       714       686      1173      1305      1666      1748      1850      1924      1761      1648      1352      1374       782       812
dram[19]:        684       728       687       666      1165      1175      1604      1797      1688      1716      1636      1468      1287      1358       826       806
dram[20]:        691       703       686       683      1113      1291      1723      1632      1757      1989      1536      1578      1385      1405       759       826
dram[21]:        691       725       689       699      1097      1137      1623      1775      1867      1745      1632      1607      1304      1420       740       789
dram[22]:        717       702       713       692      1184      1201      1992      1757      1788      1921      1928      1492      1332      1355       810       776
dram[23]:        708       703       721       685      1279      1137      1686      1637      1766      1839      1609      1478      1392      1365       804       746
dram[24]:        675       667       687       668      1042      1193      1682      1563      1797      2083      1669      1507      1289      1349       778       743
dram[25]:        692       679       705       672      1053      1086      1708      1646      1594      1806      1631      1730      1257      1344       799       779
dram[26]:        681       701       676       689      1151      1138      1752      1684      1680      1799      1923      1545      1306      1321       765       778
dram[27]:        676       706       688       676      1117      1077      1607      1678      1873      1668      1613      1435      1356      1358       756       784
dram[28]:        689       719       704       697      1112      1229      1670      1689      1875      1722      1841      1568      1518      1344       781       782
dram[29]:        687       727       710       689      1081      1135      1603      1623      2002      1788      1711      1661      1391      1369       798       791
dram[30]:        724       702       715       694      1133      1146      1716      1731      1725      1909      1648      1540      1281      1455       786       742
dram[31]:        681       675       691       675      1146      1193      1720      1787      1614      1892      1604      1714      1252      1392       831       753
maximum mf latency per bank:
dram[0]:       2997      3259      2791      3038      3562      2861      2951      3156      3971      3709      2826      3772      2601      3015      3158      3148
dram[1]:       3489      3613      3533      3435      3593      3894      3403      3947      3889      3429      3280      3807      3353      3248      3415      3544
dram[2]:       3429      3250      3471      3083      3549      2882      3418      3617      3604      3354      3879      2965      2794      3343      3326      3306
dram[3]:       2900      3076      3370      2792      2769      2991      3109      3314      3015      3531      3764      2967      2916      3244      3506      2931
dram[4]:       3306      3529      3488      3565      3612      3498      3112      3319      3586      3626      3884      3387      3901      2869      3603      4000
dram[5]:       3654      3455      3556      3462      3018      3459      3583      3333      3669      3905      3374      3847      3521      3673      3326      3467
dram[6]:       2752      2937      2764      3111      3215      2996      3271      3009      3600      2849      3248      3826      3190      2981      3066      2782
dram[7]:       2531      3820      3587      2892      3922      3952      3620      3891      3977      3546      3838      3666      3686      3800      3859      3997
dram[8]:       3414      3716      3560      3255      3147      3270      3450      3535      3128      3667      3893      3308      3699      3341      3487      4132
dram[9]:       3499      3267      3421      3388      3212      3285      3198      3452      3693      3918      3821      3770      3410      2919      3530      3409
dram[10]:       3299      3725      3847      3680      3357      3483      3450      3713      3158      3559      4054      3825      3902      3527      3209      3482
dram[11]:       3146      3586      3366      3080      3768      3412      3281      3206      3476      3233      3005      3827      3164      3783      2931      3401
dram[12]:       2512      2542      2541      2244      2380      2547      2725      2468      3911      3670      2605      2338      2490      2899      2348      2486
dram[13]:       3557      3456      3182      3151      3434      3159      3617      3269      3615      3669      3532      3284      3176      3522      3387      3584
dram[14]:       2949      3618      3392      3423      3355      3389      3236      3231      3373      3518      3884      3839      3207      3406      3300      3143
dram[15]:       3212      2952      3120      3701      2969      2994      2929      3049      3160      3555      3047      3152      2937      2968      3287      3333
dram[16]:       3349      3337      3200      3196      3329      3453      2863      3317      3363      3620      3189      3625      3119      3092      3193      3576
dram[17]:       3634      3658      3451      3565      3289      3473      3515      3943      3671      3906      3538      4036      3049      3529      3728      3669
dram[18]:       3303      3708      4048      3697      3347      4091      3210      3725      3552      4096      3867      3839      3133      3387      3731      3772
dram[19]:       2712      3529      3314      2798      3228      3307      2975      3335      3465      3391      3228      3126      3108      2795      2959      3805
dram[20]:       3453      3278      3552      3290      2928      3547      3612      3254      3735      3603      3227      3775      2584      3404      3102      3508
dram[21]:       3634      3657      3569      3651      3346      3407      3476      3317      3921      3277      3810      3775      4124      3741      3596      3737
dram[22]:       3340      3397      3364      2790      3463      3459      3558      3233      3397      3453      3860      3225      3164      3557      3421      3336
dram[23]:       2991      3037      3472      3258      3207      3677      2782      2939      2945      3523      3760      3482      3241      3223      3382      3024
dram[24]:       3356      2867      2894      2846      3045      3390      3442      3388      3735      3724      3172      3144      2966      3401      3236      2892
dram[25]:       2661      2646      2963      2699      3078      2919      3283      3011      2764      3918      2967      3829      2594      2876      2837      2910
dram[26]:       3085      2993      2419      3269      2971      3380      3246      3366      3113      3447      3854      3077      2862      3302      3097      3006
dram[27]:       2826      3150      3149      3047      3235      3319      3101      2740      3553      2998      3535      3245      3304      3164      3062      3052
dram[28]:       3571      3833      3747      3698      3182      3534      3567      3644      3645      3959      3967      3714      3849      3610      3838      3649
dram[29]:       3402      4294      4377      3353      3252      3165      3636      3579      3557      3910      3546      3763      3285      3519      3099      3592
dram[30]:       4053      3788      3639      3805      4303      3458      3636      3623      3305      3872      3444      3832      3202      3401      4134      4020
dram[31]:       3645      3506      3268      3766      3652      3628      3859      3375      3891      3694      3643      3888      3110      3604      4116      3305
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=259085 n_act=35218 n_pre=35202 n_ref_event=0 n_req=117726 n_rd=114656 n_rd_L2_A=0 n_write=0 n_wr_bk=12280 bw_util=0.3006
n_activity=330129 dram_eff=0.3845
bk0: 7168a 334205i bk1: 7168a 335874i bk2: 7168a 335361i bk3: 7168a 334365i bk4: 7168a 332877i bk5: 7168a 332892i bk6: 7168a 334150i bk7: 7168a 332367i bk8: 7168a 332661i bk9: 7168a 332716i bk10: 7192a 333702i bk11: 7192a 332974i bk12: 7232a 333149i bk13: 7232a 333402i bk14: 7064a 335421i bk15: 7064a 335016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700848
Row_Buffer_Locality_read = 0.716020
Row_Buffer_Locality_write = 0.134202
Bank_Level_Parallism = 5.060962
Bank_Level_Parallism_Col = 3.265495
Bank_Level_Parallism_Ready = 1.651045
write_to_read_ratio_blp_rw_average = 0.114730
GrpLevelPara = 2.131071 

BW Util details:
bwutil = 0.300621 
total_CMD = 422246 
util_bw = 126936 
Wasted_Col = 137563 
Wasted_Row = 38315 
Idle = 119432 

BW Util Bottlenecks: 
RCDc_limit = 193455 
RCDWRc_limit = 10756 
WTRc_limit = 17430 
RTWc_limit = 69902 
CCDLc_limit = 69932 
rwq = 0 
CCDLc_limit_alone = 62811 
WTRc_limit_alone = 15960 
RTWc_limit_alone = 64251 

Commands details: 
total_CMD = 422246 
n_nop = 259085 
Read = 114656 
Write = 0 
L2_Alloc = 0 
L2_WB = 12280 
n_act = 35218 
n_pre = 35202 
n_ref = 0 
n_req = 117726 
total_req = 126936 

Dual Bus Interface Util: 
issued_total_row = 70420 
issued_total_col = 126936 
Row_Bus_Util =  0.166775 
CoL_Bus_Util = 0.300621 
Either_Row_CoL_Bus_Util = 0.386412 
Issued_on_Two_Bus_Simul_Util = 0.080984 
issued_two_Eff = 0.209578 
queue_avg = 13.185380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.1854
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=259133 n_act=35224 n_pre=35208 n_ref_event=0 n_req=117726 n_rd=114656 n_rd_L2_A=0 n_write=0 n_wr_bk=12280 bw_util=0.3006
n_activity=330005 dram_eff=0.3846
bk0: 7168a 333940i bk1: 7168a 335666i bk2: 7168a 334900i bk3: 7168a 334441i bk4: 7168a 333184i bk5: 7168a 332857i bk6: 7168a 332462i bk7: 7168a 334187i bk8: 7168a 332550i bk9: 7168a 333940i bk10: 7192a 334125i bk11: 7192a 332945i bk12: 7232a 332793i bk13: 7232a 332676i bk14: 7064a 334818i bk15: 7064a 336884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700797
Row_Buffer_Locality_read = 0.716264
Row_Buffer_Locality_write = 0.123127
Bank_Level_Parallism = 5.060757
Bank_Level_Parallism_Col = 3.261985
Bank_Level_Parallism_Ready = 1.641386
write_to_read_ratio_blp_rw_average = 0.115435
GrpLevelPara = 2.134614 

BW Util details:
bwutil = 0.300621 
total_CMD = 422246 
util_bw = 126936 
Wasted_Col = 137074 
Wasted_Row = 38572 
Idle = 119664 

BW Util Bottlenecks: 
RCDc_limit = 193016 
RCDWRc_limit = 10629 
WTRc_limit = 17212 
RTWc_limit = 69302 
CCDLc_limit = 70560 
rwq = 0 
CCDLc_limit_alone = 63368 
WTRc_limit_alone = 15596 
RTWc_limit_alone = 63726 

Commands details: 
total_CMD = 422246 
n_nop = 259133 
Read = 114656 
Write = 0 
L2_Alloc = 0 
L2_WB = 12280 
n_act = 35224 
n_pre = 35208 
n_ref = 0 
n_req = 117726 
total_req = 126936 

Dual Bus Interface Util: 
issued_total_row = 70432 
issued_total_col = 126936 
Row_Bus_Util =  0.166803 
CoL_Bus_Util = 0.300621 
Either_Row_CoL_Bus_Util = 0.386299 
Issued_on_Two_Bus_Simul_Util = 0.081126 
issued_two_Eff = 0.210008 
queue_avg = 13.389884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3899
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=258834 n_act=35332 n_pre=35316 n_ref_event=0 n_req=117722 n_rd=114656 n_rd_L2_A=0 n_write=0 n_wr_bk=12264 bw_util=0.3006
n_activity=329667 dram_eff=0.385
bk0: 7168a 333304i bk1: 7168a 335807i bk2: 7168a 334116i bk3: 7168a 335485i bk4: 7168a 334918i bk5: 7168a 334243i bk6: 7168a 332476i bk7: 7168a 332676i bk8: 7168a 332502i bk9: 7168a 333019i bk10: 7192a 334678i bk11: 7192a 332876i bk12: 7232a 334034i bk13: 7232a 332149i bk14: 7064a 335239i bk15: 7064a 335133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699869
Row_Buffer_Locality_read = 0.715741
Row_Buffer_Locality_write = 0.106327
Bank_Level_Parallism = 5.057238
Bank_Level_Parallism_Col = 3.249660
Bank_Level_Parallism_Ready = 1.654798
write_to_read_ratio_blp_rw_average = 0.115332
GrpLevelPara = 2.133667 

BW Util details:
bwutil = 0.300583 
total_CMD = 422246 
util_bw = 126920 
Wasted_Col = 137660 
Wasted_Row = 38155 
Idle = 119511 

BW Util Bottlenecks: 
RCDc_limit = 193451 
RCDWRc_limit = 10992 
WTRc_limit = 16087 
RTWc_limit = 69047 
CCDLc_limit = 69788 
rwq = 0 
CCDLc_limit_alone = 63066 
WTRc_limit_alone = 14780 
RTWc_limit_alone = 63632 

Commands details: 
total_CMD = 422246 
n_nop = 258834 
Read = 114656 
Write = 0 
L2_Alloc = 0 
L2_WB = 12264 
n_act = 35332 
n_pre = 35316 
n_ref = 0 
n_req = 117722 
total_req = 126920 

Dual Bus Interface Util: 
issued_total_row = 70648 
issued_total_col = 126920 
Row_Bus_Util =  0.167315 
CoL_Bus_Util = 0.300583 
Either_Row_CoL_Bus_Util = 0.387007 
Issued_on_Two_Bus_Simul_Util = 0.080891 
issued_two_Eff = 0.209018 
queue_avg = 13.186981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.187
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=259163 n_act=35330 n_pre=35314 n_ref_event=0 n_req=117728 n_rd=114656 n_rd_L2_A=0 n_write=0 n_wr_bk=12288 bw_util=0.3006
n_activity=329211 dram_eff=0.3856
bk0: 7168a 333880i bk1: 7168a 334658i bk2: 7168a 333632i bk3: 7168a 333281i bk4: 7168a 333374i bk5: 7168a 333929i bk6: 7168a 333192i bk7: 7168a 332485i bk8: 7168a 333479i bk9: 7168a 332035i bk10: 7192a 334255i bk11: 7192a 333479i bk12: 7232a 333624i bk13: 7232a 331884i bk14: 7064a 334947i bk15: 7064a 334975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699901
Row_Buffer_Locality_read = 0.715540
Row_Buffer_Locality_write = 0.116211
Bank_Level_Parallism = 5.078295
Bank_Level_Parallism_Col = 3.273568
Bank_Level_Parallism_Ready = 1.651587
write_to_read_ratio_blp_rw_average = 0.117715
GrpLevelPara = 2.138733 

BW Util details:
bwutil = 0.300640 
total_CMD = 422246 
util_bw = 126944 
Wasted_Col = 137735 
Wasted_Row = 37894 
Idle = 119673 

BW Util Bottlenecks: 
RCDc_limit = 193358 
RCDWRc_limit = 11051 
WTRc_limit = 16401 
RTWc_limit = 71777 
CCDLc_limit = 70847 
rwq = 0 
CCDLc_limit_alone = 63641 
WTRc_limit_alone = 14916 
RTWc_limit_alone = 66056 

Commands details: 
total_CMD = 422246 
n_nop = 259163 
Read = 114656 
Write = 0 
L2_Alloc = 0 
L2_WB = 12288 
n_act = 35330 
n_pre = 35314 
n_ref = 0 
n_req = 117728 
total_req = 126944 

Dual Bus Interface Util: 
issued_total_row = 70644 
issued_total_col = 126944 
Row_Bus_Util =  0.167305 
CoL_Bus_Util = 0.300640 
Either_Row_CoL_Bus_Util = 0.386227 
Issued_on_Two_Bus_Simul_Util = 0.081718 
issued_two_Eff = 0.211579 
queue_avg = 13.307884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3079
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=259072 n_act=35272 n_pre=35256 n_ref_event=0 n_req=117726 n_rd=114656 n_rd_L2_A=0 n_write=0 n_wr_bk=12280 bw_util=0.3006
n_activity=329347 dram_eff=0.3854
bk0: 7168a 336049i bk1: 7168a 334717i bk2: 7168a 333905i bk3: 7168a 334761i bk4: 7168a 334398i bk5: 7168a 334172i bk6: 7168a 331466i bk7: 7168a 330945i bk8: 7168a 334817i bk9: 7168a 332654i bk10: 7192a 333096i bk11: 7192a 333482i bk12: 7232a 332137i bk13: 7232a 332419i bk14: 7064a 336353i bk15: 7064a 334017i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700389
Row_Buffer_Locality_read = 0.716317
Row_Buffer_Locality_write = 0.105537
Bank_Level_Parallism = 5.079486
Bank_Level_Parallism_Col = 3.272444
Bank_Level_Parallism_Ready = 1.652455
write_to_read_ratio_blp_rw_average = 0.116742
GrpLevelPara = 2.143312 

BW Util details:
bwutil = 0.300621 
total_CMD = 422246 
util_bw = 126936 
Wasted_Col = 136606 
Wasted_Row = 38511 
Idle = 120193 

BW Util Bottlenecks: 
RCDc_limit = 192934 
RCDWRc_limit = 10903 
WTRc_limit = 16401 
RTWc_limit = 69455 
CCDLc_limit = 70064 
rwq = 0 
CCDLc_limit_alone = 62889 
WTRc_limit_alone = 14987 
RTWc_limit_alone = 63694 

Commands details: 
total_CMD = 422246 
n_nop = 259072 
Read = 114656 
Write = 0 
L2_Alloc = 0 
L2_WB = 12280 
n_act = 35272 
n_pre = 35256 
n_ref = 0 
n_req = 117726 
total_req = 126936 

Dual Bus Interface Util: 
issued_total_row = 70528 
issued_total_col = 126936 
Row_Bus_Util =  0.167031 
CoL_Bus_Util = 0.300621 
Either_Row_CoL_Bus_Util = 0.386443 
Issued_on_Two_Bus_Simul_Util = 0.081209 
issued_two_Eff = 0.210144 
queue_avg = 13.391624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=259154 n_act=35181 n_pre=35165 n_ref_event=0 n_req=117722 n_rd=114656 n_rd_L2_A=0 n_write=0 n_wr_bk=12264 bw_util=0.3006
n_activity=328183 dram_eff=0.3867
bk0: 7168a 333734i bk1: 7168a 335688i bk2: 7168a 333846i bk3: 7168a 335459i bk4: 7168a 333272i bk5: 7168a 336108i bk6: 7168a 332192i bk7: 7168a 331564i bk8: 7168a 334976i bk9: 7168a 332878i bk10: 7192a 333313i bk11: 7192a 333616i bk12: 7232a 331960i bk13: 7232a 332023i bk14: 7064a 336867i bk15: 7064a 336488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701152
Row_Buffer_Locality_read = 0.717163
Row_Buffer_Locality_write = 0.102414
Bank_Level_Parallism = 5.081805
Bank_Level_Parallism_Col = 3.263081
Bank_Level_Parallism_Ready = 1.653475
write_to_read_ratio_blp_rw_average = 0.119544
GrpLevelPara = 2.140372 

BW Util details:
bwutil = 0.300583 
total_CMD = 422246 
util_bw = 126920 
Wasted_Col = 137160 
Wasted_Row = 36930 
Idle = 121236 

BW Util Bottlenecks: 
RCDc_limit = 192054 
RCDWRc_limit = 10946 
WTRc_limit = 16700 
RTWc_limit = 70841 
CCDLc_limit = 70734 
rwq = 0 
CCDLc_limit_alone = 63595 
WTRc_limit_alone = 15209 
RTWc_limit_alone = 65193 

Commands details: 
total_CMD = 422246 
n_nop = 259154 
Read = 114656 
Write = 0 
L2_Alloc = 0 
L2_WB = 12264 
n_act = 35181 
n_pre = 35165 
n_ref = 0 
n_req = 117722 
total_req = 126920 

Dual Bus Interface Util: 
issued_total_row = 70346 
issued_total_col = 126920 
Row_Bus_Util =  0.166600 
CoL_Bus_Util = 0.300583 
Either_Row_CoL_Bus_Util = 0.386249 
Issued_on_Two_Bus_Simul_Util = 0.080934 
issued_two_Eff = 0.209538 
queue_avg = 13.144238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.1442
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=259009 n_act=35228 n_pre=35212 n_ref_event=0 n_req=117720 n_rd=114656 n_rd_L2_A=0 n_write=0 n_wr_bk=12256 bw_util=0.3006
n_activity=331020 dram_eff=0.3834
bk0: 7168a 334784i bk1: 7168a 334073i bk2: 7168a 334944i bk3: 7168a 334722i bk4: 7168a 335111i bk5: 7168a 334932i bk6: 7168a 332576i bk7: 7168a 333845i bk8: 7168a 333493i bk9: 7168a 332442i bk10: 7192a 332255i bk11: 7192a 335041i bk12: 7232a 331460i bk13: 7232a 333565i bk14: 7064a 334822i bk15: 7064a 334384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700748
Row_Buffer_Locality_read = 0.716378
Row_Buffer_Locality_write = 0.115862
Bank_Level_Parallism = 5.039236
Bank_Level_Parallism_Col = 3.256477
Bank_Level_Parallism_Ready = 1.657109
write_to_read_ratio_blp_rw_average = 0.116496
GrpLevelPara = 2.134201 

BW Util details:
bwutil = 0.300564 
total_CMD = 422246 
util_bw = 126912 
Wasted_Col = 138033 
Wasted_Row = 38912 
Idle = 118389 

BW Util Bottlenecks: 
RCDc_limit = 193277 
RCDWRc_limit = 10860 
WTRc_limit = 17461 
RTWc_limit = 68852 
CCDLc_limit = 70295 
rwq = 0 
CCDLc_limit_alone = 63265 
WTRc_limit_alone = 15820 
RTWc_limit_alone = 63463 

Commands details: 
total_CMD = 422246 
n_nop = 259009 
Read = 114656 
Write = 0 
L2_Alloc = 0 
L2_WB = 12256 
n_act = 35228 
n_pre = 35212 
n_ref = 0 
n_req = 117720 
total_req = 126912 

Dual Bus Interface Util: 
issued_total_row = 70440 
issued_total_col = 126912 
Row_Bus_Util =  0.166822 
CoL_Bus_Util = 0.300564 
Either_Row_CoL_Bus_Util = 0.386592 
Issued_on_Two_Bus_Simul_Util = 0.080794 
issued_two_Eff = 0.208991 
queue_avg = 13.310525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3105
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=258897 n_act=35282 n_pre=35266 n_ref_event=0 n_req=117724 n_rd=114656 n_rd_L2_A=0 n_write=0 n_wr_bk=12272 bw_util=0.3006
n_activity=328322 dram_eff=0.3866
bk0: 7168a 333794i bk1: 7168a 334038i bk2: 7168a 335932i bk3: 7168a 335080i bk4: 7168a 334883i bk5: 7168a 332687i bk6: 7168a 333306i bk7: 7168a 333254i bk8: 7168a 331861i bk9: 7168a 333194i bk10: 7192a 334217i bk11: 7192a 333100i bk12: 7232a 333341i bk13: 7232a 333353i bk14: 7064a 335964i bk15: 7064a 334137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700299
Row_Buffer_Locality_read = 0.715898
Row_Buffer_Locality_write = 0.117340
Bank_Level_Parallism = 5.069492
Bank_Level_Parallism_Col = 3.253263
Bank_Level_Parallism_Ready = 1.642317
write_to_read_ratio_blp_rw_average = 0.113350
GrpLevelPara = 2.131406 

BW Util details:
bwutil = 0.300602 
total_CMD = 422246 
util_bw = 126928 
Wasted_Col = 137577 
Wasted_Row = 37600 
Idle = 120141 

BW Util Bottlenecks: 
RCDc_limit = 194414 
RCDWRc_limit = 10542 
WTRc_limit = 16293 
RTWc_limit = 69157 
CCDLc_limit = 69477 
rwq = 0 
CCDLc_limit_alone = 62472 
WTRc_limit_alone = 14819 
RTWc_limit_alone = 63626 

Commands details: 
total_CMD = 422246 
n_nop = 258897 
Read = 114656 
Write = 0 
L2_Alloc = 0 
L2_WB = 12272 
n_act = 35282 
n_pre = 35266 
n_ref = 0 
n_req = 117724 
total_req = 126928 

Dual Bus Interface Util: 
issued_total_row = 70548 
issued_total_col = 126928 
Row_Bus_Util =  0.167078 
CoL_Bus_Util = 0.300602 
Either_Row_CoL_Bus_Util = 0.386857 
Issued_on_Two_Bus_Simul_Util = 0.080823 
issued_two_Eff = 0.208921 
queue_avg = 13.205226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.2052
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=259037 n_act=35345 n_pre=35329 n_ref_event=0 n_req=117726 n_rd=114656 n_rd_L2_A=0 n_write=0 n_wr_bk=12280 bw_util=0.3006
n_activity=329682 dram_eff=0.385
bk0: 7168a 335997i bk1: 7168a 333976i bk2: 7168a 335196i bk3: 7168a 332851i bk4: 7168a 334205i bk5: 7168a 333882i bk6: 7168a 332874i bk7: 7168a 331382i bk8: 7168a 333225i bk9: 7168a 334267i bk10: 7192a 334045i bk11: 7192a 332087i bk12: 7232a 333313i bk13: 7232a 332408i bk14: 7064a 335121i bk15: 7064a 336062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699769
Row_Buffer_Locality_read = 0.715296
Row_Buffer_Locality_write = 0.119870
Bank_Level_Parallism = 5.077940
Bank_Level_Parallism_Col = 3.260826
Bank_Level_Parallism_Ready = 1.640795
write_to_read_ratio_blp_rw_average = 0.117454
GrpLevelPara = 2.141457 

BW Util details:
bwutil = 0.300621 
total_CMD = 422246 
util_bw = 126936 
Wasted_Col = 137231 
Wasted_Row = 37682 
Idle = 120397 

BW Util Bottlenecks: 
RCDc_limit = 193273 
RCDWRc_limit = 10900 
WTRc_limit = 16215 
RTWc_limit = 70039 
CCDLc_limit = 70211 
rwq = 0 
CCDLc_limit_alone = 63509 
WTRc_limit_alone = 14917 
RTWc_limit_alone = 64635 

Commands details: 
total_CMD = 422246 
n_nop = 259037 
Read = 114656 
Write = 0 
L2_Alloc = 0 
L2_WB = 12280 
n_act = 35345 
n_pre = 35329 
n_ref = 0 
n_req = 117726 
total_req = 126936 

Dual Bus Interface Util: 
issued_total_row = 70674 
issued_total_col = 126936 
Row_Bus_Util =  0.167376 
CoL_Bus_Util = 0.300621 
Either_Row_CoL_Bus_Util = 0.386526 
Issued_on_Two_Bus_Simul_Util = 0.081471 
issued_two_Eff = 0.210779 
queue_avg = 13.282701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.2827
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=259192 n_act=35044 n_pre=35028 n_ref_event=0 n_req=117728 n_rd=114656 n_rd_L2_A=0 n_write=0 n_wr_bk=12288 bw_util=0.3006
n_activity=329369 dram_eff=0.3854
bk0: 7168a 335471i bk1: 7168a 334037i bk2: 7168a 336394i bk3: 7168a 334354i bk4: 7168a 334917i bk5: 7168a 333982i bk6: 7168a 333224i bk7: 7168a 333380i bk8: 7168a 333599i bk9: 7168a 334395i bk10: 7192a 333925i bk11: 7192a 332833i bk12: 7232a 332421i bk13: 7232a 334821i bk14: 7064a 336499i bk15: 7064a 337392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.702331
Row_Buffer_Locality_read = 0.717677
Row_Buffer_Locality_write = 0.129557
Bank_Level_Parallism = 5.042306
Bank_Level_Parallism_Col = 3.254013
Bank_Level_Parallism_Ready = 1.653257
write_to_read_ratio_blp_rw_average = 0.113006
GrpLevelPara = 2.132340 

BW Util details:
bwutil = 0.300640 
total_CMD = 422246 
util_bw = 126944 
Wasted_Col = 136746 
Wasted_Row = 38160 
Idle = 120396 

BW Util Bottlenecks: 
RCDc_limit = 192334 
RCDWRc_limit = 10534 
WTRc_limit = 16984 
RTWc_limit = 66763 
CCDLc_limit = 70123 
rwq = 0 
CCDLc_limit_alone = 63247 
WTRc_limit_alone = 15441 
RTWc_limit_alone = 61430 

Commands details: 
total_CMD = 422246 
n_nop = 259192 
Read = 114656 
Write = 0 
L2_Alloc = 0 
L2_WB = 12288 
n_act = 35044 
n_pre = 35028 
n_ref = 0 
n_req = 117728 
total_req = 126944 

Dual Bus Interface Util: 
issued_total_row = 70072 
issued_total_col = 126944 
Row_Bus_Util =  0.165951 
CoL_Bus_Util = 0.300640 
Either_Row_CoL_Bus_Util = 0.386159 
Issued_on_Two_Bus_Simul_Util = 0.080432 
issued_two_Eff = 0.208287 
queue_avg = 13.257054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.2571
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=258979 n_act=35207 n_pre=35191 n_ref_event=0 n_req=117728 n_rd=114656 n_rd_L2_A=0 n_write=0 n_wr_bk=12288 bw_util=0.3006
n_activity=330205 dram_eff=0.3844
bk0: 7168a 334970i bk1: 7168a 333949i bk2: 7168a 334083i bk3: 7168a 333659i bk4: 7168a 333550i bk5: 7168a 333981i bk6: 7168a 334474i bk7: 7168a 332463i bk8: 7168a 331111i bk9: 7168a 333499i bk10: 7192a 334926i bk11: 7192a 333489i bk12: 7232a 333982i bk13: 7232a 334054i bk14: 7064a 336070i bk15: 7064a 336592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700946
Row_Buffer_Locality_read = 0.716334
Row_Buffer_Locality_write = 0.126628
Bank_Level_Parallism = 5.032977
Bank_Level_Parallism_Col = 3.244707
Bank_Level_Parallism_Ready = 1.657550
write_to_read_ratio_blp_rw_average = 0.114393
GrpLevelPara = 2.133122 

BW Util details:
bwutil = 0.300640 
total_CMD = 422246 
util_bw = 126944 
Wasted_Col = 138352 
Wasted_Row = 38463 
Idle = 118487 

BW Util Bottlenecks: 
RCDc_limit = 194087 
RCDWRc_limit = 10796 
WTRc_limit = 16354 
RTWc_limit = 69354 
CCDLc_limit = 69629 
rwq = 0 
CCDLc_limit_alone = 62420 
WTRc_limit_alone = 14796 
RTWc_limit_alone = 63703 

Commands details: 
total_CMD = 422246 
n_nop = 258979 
Read = 114656 
Write = 0 
L2_Alloc = 0 
L2_WB = 12288 
n_act = 35207 
n_pre = 35191 
n_ref = 0 
n_req = 117728 
total_req = 126944 

Dual Bus Interface Util: 
issued_total_row = 70398 
issued_total_col = 126944 
Row_Bus_Util =  0.166723 
CoL_Bus_Util = 0.300640 
Either_Row_CoL_Bus_Util = 0.386663 
Issued_on_Two_Bus_Simul_Util = 0.080699 
issued_two_Eff = 0.208707 
queue_avg = 13.305312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3053
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=258853 n_act=35251 n_pre=35235 n_ref_event=0 n_req=117730 n_rd=114660 n_rd_L2_A=0 n_write=0 n_wr_bk=12280 bw_util=0.3006
n_activity=328574 dram_eff=0.3863
bk0: 7168a 335353i bk1: 7168a 335540i bk2: 7168a 335974i bk3: 7168a 334264i bk4: 7168a 332801i bk5: 7168a 334617i bk6: 7168a 332130i bk7: 7168a 333232i bk8: 7168a 333767i bk9: 7168a 332870i bk10: 7196a 331776i bk11: 7192a 333735i bk12: 7232a 335413i bk13: 7232a 335321i bk14: 7064a 336084i bk15: 7064a 334525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700578
Row_Buffer_Locality_read = 0.716170
Row_Buffer_Locality_write = 0.118241
Bank_Level_Parallism = 5.055227
Bank_Level_Parallism_Col = 3.250637
Bank_Level_Parallism_Ready = 1.644848
write_to_read_ratio_blp_rw_average = 0.113836
GrpLevelPara = 2.144393 

BW Util details:
bwutil = 0.300630 
total_CMD = 422246 
util_bw = 126940 
Wasted_Col = 136847 
Wasted_Row = 38131 
Idle = 120328 

BW Util Bottlenecks: 
RCDc_limit = 193598 
RCDWRc_limit = 10795 
WTRc_limit = 17119 
RTWc_limit = 67180 
CCDLc_limit = 69364 
rwq = 0 
CCDLc_limit_alone = 62794 
WTRc_limit_alone = 15579 
RTWc_limit_alone = 62150 

Commands details: 
total_CMD = 422246 
n_nop = 258853 
Read = 114660 
Write = 0 
L2_Alloc = 0 
L2_WB = 12280 
n_act = 35251 
n_pre = 35235 
n_ref = 0 
n_req = 117730 
total_req = 126940 

Dual Bus Interface Util: 
issued_total_row = 70486 
issued_total_col = 126940 
Row_Bus_Util =  0.166931 
CoL_Bus_Util = 0.300630 
Either_Row_CoL_Bus_Util = 0.386962 
Issued_on_Two_Bus_Simul_Util = 0.080600 
issued_two_Eff = 0.208289 
queue_avg = 13.134514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.1345
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=258932 n_act=35309 n_pre=35293 n_ref_event=0 n_req=117730 n_rd=114656 n_rd_L2_A=0 n_write=0 n_wr_bk=12296 bw_util=0.3007
n_activity=329342 dram_eff=0.3855
bk0: 7168a 334900i bk1: 7168a 335528i bk2: 7168a 334668i bk3: 7168a 335745i bk4: 7168a 333873i bk5: 7168a 333555i bk6: 7168a 332414i bk7: 7168a 332660i bk8: 7168a 333350i bk9: 7168a 332343i bk10: 7192a 333922i bk11: 7192a 335713i bk12: 7232a 333414i bk13: 7232a 333371i bk14: 7064a 337167i bk15: 7064a 336319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700085
Row_Buffer_Locality_read = 0.715854
Row_Buffer_Locality_write = 0.111906
Bank_Level_Parallism = 5.042977
Bank_Level_Parallism_Col = 3.235677
Bank_Level_Parallism_Ready = 1.646638
write_to_read_ratio_blp_rw_average = 0.115580
GrpLevelPara = 2.128629 

BW Util details:
bwutil = 0.300659 
total_CMD = 422246 
util_bw = 126952 
Wasted_Col = 138042 
Wasted_Row = 37352 
Idle = 119900 

BW Util Bottlenecks: 
RCDc_limit = 193398 
RCDWRc_limit = 10705 
WTRc_limit = 17238 
RTWc_limit = 66883 
CCDLc_limit = 70009 
rwq = 0 
CCDLc_limit_alone = 63252 
WTRc_limit_alone = 15721 
RTWc_limit_alone = 61643 

Commands details: 
total_CMD = 422246 
n_nop = 258932 
Read = 114656 
Write = 0 
L2_Alloc = 0 
L2_WB = 12296 
n_act = 35309 
n_pre = 35293 
n_ref = 0 
n_req = 117730 
total_req = 126952 

Dual Bus Interface Util: 
issued_total_row = 70602 
issued_total_col = 126952 
Row_Bus_Util =  0.167206 
CoL_Bus_Util = 0.300659 
Either_Row_CoL_Bus_Util = 0.386775 
Issued_on_Two_Bus_Simul_Util = 0.081090 
issued_two_Eff = 0.209657 
queue_avg = 12.878675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.8787
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=259152 n_act=35211 n_pre=35195 n_ref_event=0 n_req=117716 n_rd=114656 n_rd_L2_A=0 n_write=0 n_wr_bk=12240 bw_util=0.3005
n_activity=329334 dram_eff=0.3853
bk0: 7168a 335040i bk1: 7168a 335088i bk2: 7168a 334526i bk3: 7168a 333082i bk4: 7168a 335532i bk5: 7168a 333817i bk6: 7168a 330413i bk7: 7168a 333656i bk8: 7168a 334547i bk9: 7168a 332974i bk10: 7192a 332957i bk11: 7192a 334097i bk12: 7232a 333833i bk13: 7232a 335641i bk14: 7064a 334822i bk15: 7064a 335390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700882
Row_Buffer_Locality_read = 0.716491
Row_Buffer_Locality_write = 0.116013
Bank_Level_Parallism = 5.052725
Bank_Level_Parallism_Col = 3.243591
Bank_Level_Parallism_Ready = 1.650911
write_to_read_ratio_blp_rw_average = 0.116362
GrpLevelPara = 2.131079 

BW Util details:
bwutil = 0.300526 
total_CMD = 422246 
util_bw = 126896 
Wasted_Col = 138208 
Wasted_Row = 37354 
Idle = 119788 

BW Util Bottlenecks: 
RCDc_limit = 193156 
RCDWRc_limit = 10714 
WTRc_limit = 16635 
RTWc_limit = 68855 
CCDLc_limit = 70339 
rwq = 0 
CCDLc_limit_alone = 63519 
WTRc_limit_alone = 15252 
RTWc_limit_alone = 63418 

Commands details: 
total_CMD = 422246 
n_nop = 259152 
Read = 114656 
Write = 0 
L2_Alloc = 0 
L2_WB = 12240 
n_act = 35211 
n_pre = 35195 
n_ref = 0 
n_req = 117716 
total_req = 126896 

Dual Bus Interface Util: 
issued_total_row = 70406 
issued_total_col = 126896 
Row_Bus_Util =  0.166742 
CoL_Bus_Util = 0.300526 
Either_Row_CoL_Bus_Util = 0.386254 
Issued_on_Two_Bus_Simul_Util = 0.081014 
issued_two_Eff = 0.209744 
queue_avg = 13.143348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.1433
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=259084 n_act=35273 n_pre=35257 n_ref_event=0 n_req=117722 n_rd=114656 n_rd_L2_A=0 n_write=0 n_wr_bk=12264 bw_util=0.3006
n_activity=330853 dram_eff=0.3836
bk0: 7168a 333898i bk1: 7168a 333250i bk2: 7168a 333992i bk3: 7168a 335281i bk4: 7168a 334509i bk5: 7168a 333330i bk6: 7168a 332495i bk7: 7168a 332236i bk8: 7168a 334150i bk9: 7168a 331142i bk10: 7192a 333063i bk11: 7192a 333895i bk12: 7232a 331634i bk13: 7232a 332597i bk14: 7064a 334118i bk15: 7064a 333973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700370
Row_Buffer_Locality_read = 0.715697
Row_Buffer_Locality_write = 0.127202
Bank_Level_Parallism = 5.064536
Bank_Level_Parallism_Col = 3.287966
Bank_Level_Parallism_Ready = 1.670084
write_to_read_ratio_blp_rw_average = 0.113563
GrpLevelPara = 2.137964 

BW Util details:
bwutil = 0.300583 
total_CMD = 422246 
util_bw = 126920 
Wasted_Col = 138327 
Wasted_Row = 38847 
Idle = 118152 

BW Util Bottlenecks: 
RCDc_limit = 194368 
RCDWRc_limit = 10661 
WTRc_limit = 17103 
RTWc_limit = 71609 
CCDLc_limit = 70047 
rwq = 0 
CCDLc_limit_alone = 62904 
WTRc_limit_alone = 15718 
RTWc_limit_alone = 65851 

Commands details: 
total_CMD = 422246 
n_nop = 259084 
Read = 114656 
Write = 0 
L2_Alloc = 0 
L2_WB = 12264 
n_act = 35273 
n_pre = 35257 
n_ref = 0 
n_req = 117722 
total_req = 126920 

Dual Bus Interface Util: 
issued_total_row = 70530 
issued_total_col = 126920 
Row_Bus_Util =  0.167035 
CoL_Bus_Util = 0.300583 
Either_Row_CoL_Bus_Util = 0.386415 
Issued_on_Two_Bus_Simul_Util = 0.081204 
issued_two_Eff = 0.210147 
queue_avg = 13.367560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3676
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=258995 n_act=35336 n_pre=35320 n_ref_event=0 n_req=117730 n_rd=114656 n_rd_L2_A=0 n_write=0 n_wr_bk=12296 bw_util=0.3007
n_activity=329146 dram_eff=0.3857
bk0: 7168a 333508i bk1: 7168a 333410i bk2: 7168a 334299i bk3: 7168a 335680i bk4: 7168a 333840i bk5: 7168a 332578i bk6: 7168a 331301i bk7: 7168a 334307i bk8: 7168a 332765i bk9: 7168a 331834i bk10: 7192a 332077i bk11: 7192a 333677i bk12: 7232a 334723i bk13: 7232a 332849i bk14: 7064a 335849i bk15: 7064a 334471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699856
Row_Buffer_Locality_read = 0.715383
Row_Buffer_Locality_write = 0.120690
Bank_Level_Parallism = 5.088096
Bank_Level_Parallism_Col = 3.278289
Bank_Level_Parallism_Ready = 1.661510
write_to_read_ratio_blp_rw_average = 0.114364
GrpLevelPara = 2.143981 

BW Util details:
bwutil = 0.300659 
total_CMD = 422246 
util_bw = 126952 
Wasted_Col = 136932 
Wasted_Row = 38095 
Idle = 120267 

BW Util Bottlenecks: 
RCDc_limit = 193746 
RCDWRc_limit = 10768 
WTRc_limit = 16209 
RTWc_limit = 68756 
CCDLc_limit = 69949 
rwq = 0 
CCDLc_limit_alone = 62986 
WTRc_limit_alone = 14676 
RTWc_limit_alone = 63326 

Commands details: 
total_CMD = 422246 
n_nop = 258995 
Read = 114656 
Write = 0 
L2_Alloc = 0 
L2_WB = 12296 
n_act = 35336 
n_pre = 35320 
n_ref = 0 
n_req = 117730 
total_req = 126952 

Dual Bus Interface Util: 
issued_total_row = 70656 
issued_total_col = 126952 
Row_Bus_Util =  0.167334 
CoL_Bus_Util = 0.300659 
Either_Row_CoL_Bus_Util = 0.386625 
Issued_on_Two_Bus_Simul_Util = 0.081367 
issued_two_Eff = 0.210455 
queue_avg = 13.240090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.2401
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=258782 n_act=35253 n_pre=35237 n_ref_event=0 n_req=117748 n_rd=114664 n_rd_L2_A=0 n_write=0 n_wr_bk=12336 bw_util=0.3008
n_activity=330097 dram_eff=0.3847
bk0: 7168a 333726i bk1: 7168a 335367i bk2: 7168a 333877i bk3: 7168a 334800i bk4: 7168a 332644i bk5: 7168a 334172i bk6: 7168a 334312i bk7: 7168a 332525i bk8: 7168a 332693i bk9: 7168a 331965i bk10: 7192a 333039i bk11: 7200a 333472i bk12: 7232a 332446i bk13: 7232a 331948i bk14: 7064a 336873i bk15: 7064a 337464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700606
Row_Buffer_Locality_read = 0.716345
Row_Buffer_Locality_write = 0.115434
Bank_Level_Parallism = 5.061808
Bank_Level_Parallism_Col = 3.257156
Bank_Level_Parallism_Ready = 1.650157
write_to_read_ratio_blp_rw_average = 0.117599
GrpLevelPara = 2.138573 

BW Util details:
bwutil = 0.300773 
total_CMD = 422246 
util_bw = 127000 
Wasted_Col = 137470 
Wasted_Row = 38260 
Idle = 119516 

BW Util Bottlenecks: 
RCDc_limit = 193370 
RCDWRc_limit = 10945 
WTRc_limit = 16907 
RTWc_limit = 68810 
CCDLc_limit = 70384 
rwq = 0 
CCDLc_limit_alone = 63229 
WTRc_limit_alone = 15315 
RTWc_limit_alone = 63247 

Commands details: 
total_CMD = 422246 
n_nop = 258782 
Read = 114664 
Write = 0 
L2_Alloc = 0 
L2_WB = 12336 
n_act = 35253 
n_pre = 35237 
n_ref = 0 
n_req = 117748 
total_req = 127000 

Dual Bus Interface Util: 
issued_total_row = 70490 
issued_total_col = 127000 
Row_Bus_Util =  0.166941 
CoL_Bus_Util = 0.300773 
Either_Row_CoL_Bus_Util = 0.387130 
Issued_on_Two_Bus_Simul_Util = 0.080583 
issued_two_Eff = 0.208156 
queue_avg = 13.110590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.1106
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=259117 n_act=35197 n_pre=35181 n_ref_event=0 n_req=117738 n_rd=114664 n_rd_L2_A=0 n_write=0 n_wr_bk=12296 bw_util=0.3007
n_activity=328540 dram_eff=0.3864
bk0: 7168a 336111i bk1: 7168a 335378i bk2: 7168a 334252i bk3: 7168a 335000i bk4: 7168a 334519i bk5: 7168a 333742i bk6: 7168a 333738i bk7: 7168a 333987i bk8: 7168a 334743i bk9: 7168a 331370i bk10: 7192a 333045i bk11: 7200a 334985i bk12: 7232a 332540i bk13: 7232a 332620i bk14: 7064a 334850i bk15: 7064a 337599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701057
Row_Buffer_Locality_read = 0.716554
Row_Buffer_Locality_write = 0.122967
Bank_Level_Parallism = 5.061191
Bank_Level_Parallism_Col = 3.243351
Bank_Level_Parallism_Ready = 1.636500
write_to_read_ratio_blp_rw_average = 0.114643
GrpLevelPara = 2.134228 

BW Util details:
bwutil = 0.300678 
total_CMD = 422246 
util_bw = 126960 
Wasted_Col = 136634 
Wasted_Row = 37757 
Idle = 120895 

BW Util Bottlenecks: 
RCDc_limit = 192953 
RCDWRc_limit = 10789 
WTRc_limit = 16038 
RTWc_limit = 67217 
CCDLc_limit = 70226 
rwq = 0 
CCDLc_limit_alone = 63410 
WTRc_limit_alone = 14624 
RTWc_limit_alone = 61815 

Commands details: 
total_CMD = 422246 
n_nop = 259117 
Read = 114664 
Write = 0 
L2_Alloc = 0 
L2_WB = 12296 
n_act = 35197 
n_pre = 35181 
n_ref = 0 
n_req = 117738 
total_req = 126960 

Dual Bus Interface Util: 
issued_total_row = 70378 
issued_total_col = 126960 
Row_Bus_Util =  0.166675 
CoL_Bus_Util = 0.300678 
Either_Row_CoL_Bus_Util = 0.386336 
Issued_on_Two_Bus_Simul_Util = 0.081017 
issued_two_Eff = 0.209705 
queue_avg = 13.187339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.1873
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=259311 n_act=35213 n_pre=35197 n_ref_event=0 n_req=117736 n_rd=114664 n_rd_L2_A=0 n_write=0 n_wr_bk=12288 bw_util=0.3007
n_activity=329511 dram_eff=0.3853
bk0: 7168a 335933i bk1: 7168a 332642i bk2: 7168a 334109i bk3: 7168a 333844i bk4: 7168a 333480i bk5: 7168a 334648i bk6: 7168a 332036i bk7: 7168a 333066i bk8: 7168a 332179i bk9: 7168a 332576i bk10: 7192a 334640i bk11: 7200a 332756i bk12: 7232a 333280i bk13: 7232a 333506i bk14: 7064a 334399i bk15: 7064a 336508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700916
Row_Buffer_Locality_read = 0.716441
Row_Buffer_Locality_write = 0.121419
Bank_Level_Parallism = 5.069764
Bank_Level_Parallism_Col = 3.268743
Bank_Level_Parallism_Ready = 1.643590
write_to_read_ratio_blp_rw_average = 0.117751
GrpLevelPara = 2.141526 

BW Util details:
bwutil = 0.300659 
total_CMD = 422246 
util_bw = 126952 
Wasted_Col = 137363 
Wasted_Row = 38277 
Idle = 119654 

BW Util Bottlenecks: 
RCDc_limit = 192575 
RCDWRc_limit = 10798 
WTRc_limit = 15768 
RTWc_limit = 71628 
CCDLc_limit = 70597 
rwq = 0 
CCDLc_limit_alone = 63263 
WTRc_limit_alone = 14341 
RTWc_limit_alone = 65721 

Commands details: 
total_CMD = 422246 
n_nop = 259311 
Read = 114664 
Write = 0 
L2_Alloc = 0 
L2_WB = 12288 
n_act = 35213 
n_pre = 35197 
n_ref = 0 
n_req = 117736 
total_req = 126952 

Dual Bus Interface Util: 
issued_total_row = 70410 
issued_total_col = 126952 
Row_Bus_Util =  0.166751 
CoL_Bus_Util = 0.300659 
Either_Row_CoL_Bus_Util = 0.385877 
Issued_on_Two_Bus_Simul_Util = 0.081533 
issued_two_Eff = 0.211293 
queue_avg = 13.649702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6497
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=258911 n_act=35294 n_pre=35278 n_ref_event=0 n_req=117744 n_rd=114664 n_rd_L2_A=0 n_write=0 n_wr_bk=12320 bw_util=0.3007
n_activity=329029 dram_eff=0.3859
bk0: 7168a 337398i bk1: 7168a 333412i bk2: 7168a 334232i bk3: 7168a 335292i bk4: 7168a 334133i bk5: 7168a 333742i bk6: 7168a 332284i bk7: 7168a 332570i bk8: 7168a 333299i bk9: 7168a 331785i bk10: 7192a 334856i bk11: 7200a 333260i bk12: 7232a 333755i bk13: 7232a 333964i bk14: 7064a 336299i bk15: 7064a 336509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700248
Row_Buffer_Locality_read = 0.715796
Row_Buffer_Locality_write = 0.121429
Bank_Level_Parallism = 5.058037
Bank_Level_Parallism_Col = 3.242501
Bank_Level_Parallism_Ready = 1.629449
write_to_read_ratio_blp_rw_average = 0.114283
GrpLevelPara = 2.132821 

BW Util details:
bwutil = 0.300735 
total_CMD = 422246 
util_bw = 126984 
Wasted_Col = 137822 
Wasted_Row = 37068 
Idle = 120372 

BW Util Bottlenecks: 
RCDc_limit = 194465 
RCDWRc_limit = 10740 
WTRc_limit = 17273 
RTWc_limit = 69816 
CCDLc_limit = 70894 
rwq = 0 
CCDLc_limit_alone = 63866 
WTRc_limit_alone = 15797 
RTWc_limit_alone = 64264 

Commands details: 
total_CMD = 422246 
n_nop = 258911 
Read = 114664 
Write = 0 
L2_Alloc = 0 
L2_WB = 12320 
n_act = 35294 
n_pre = 35278 
n_ref = 0 
n_req = 117744 
total_req = 126984 

Dual Bus Interface Util: 
issued_total_row = 70572 
issued_total_col = 126984 
Row_Bus_Util =  0.167135 
CoL_Bus_Util = 0.300735 
Either_Row_CoL_Bus_Util = 0.386824 
Issued_on_Two_Bus_Simul_Util = 0.081045 
issued_two_Eff = 0.209514 
queue_avg = 13.277450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.2774
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=258843 n_act=35265 n_pre=35249 n_ref_event=0 n_req=117742 n_rd=114664 n_rd_L2_A=0 n_write=0 n_wr_bk=12312 bw_util=0.3007
n_activity=329722 dram_eff=0.3851
bk0: 7168a 334978i bk1: 7168a 335771i bk2: 7168a 335599i bk3: 7168a 336633i bk4: 7168a 333332i bk5: 7168a 333174i bk6: 7168a 333860i bk7: 7168a 333251i bk8: 7168a 332610i bk9: 7168a 334375i bk10: 7192a 334464i bk11: 7200a 333575i bk12: 7232a 333115i bk13: 7232a 331935i bk14: 7064a 335046i bk15: 7064a 335258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700489
Row_Buffer_Locality_read = 0.716049
Row_Buffer_Locality_write = 0.120858
Bank_Level_Parallism = 5.050338
Bank_Level_Parallism_Col = 3.239219
Bank_Level_Parallism_Ready = 1.629379
write_to_read_ratio_blp_rw_average = 0.116928
GrpLevelPara = 2.132656 

BW Util details:
bwutil = 0.300716 
total_CMD = 422246 
util_bw = 126976 
Wasted_Col = 137874 
Wasted_Row = 37447 
Idle = 119949 

BW Util Bottlenecks: 
RCDc_limit = 194102 
RCDWRc_limit = 10748 
WTRc_limit = 15796 
RTWc_limit = 70151 
CCDLc_limit = 71085 
rwq = 0 
CCDLc_limit_alone = 64161 
WTRc_limit_alone = 14462 
RTWc_limit_alone = 64561 

Commands details: 
total_CMD = 422246 
n_nop = 258843 
Read = 114664 
Write = 0 
L2_Alloc = 0 
L2_WB = 12312 
n_act = 35265 
n_pre = 35249 
n_ref = 0 
n_req = 117742 
total_req = 126976 

Dual Bus Interface Util: 
issued_total_row = 70514 
issued_total_col = 126976 
Row_Bus_Util =  0.166997 
CoL_Bus_Util = 0.300716 
Either_Row_CoL_Bus_Util = 0.386985 
Issued_on_Two_Bus_Simul_Util = 0.080728 
issued_two_Eff = 0.208607 
queue_avg = 13.172648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.1726
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=259039 n_act=35189 n_pre=35173 n_ref_event=0 n_req=117738 n_rd=114664 n_rd_L2_A=0 n_write=0 n_wr_bk=12296 bw_util=0.3007
n_activity=330476 dram_eff=0.3842
bk0: 7168a 336008i bk1: 7168a 333352i bk2: 7168a 334417i bk3: 7168a 334991i bk4: 7168a 332608i bk5: 7168a 332641i bk6: 7168a 331127i bk7: 7168a 333012i bk8: 7168a 333651i bk9: 7168a 332652i bk10: 7192a 331970i bk11: 7200a 334887i bk12: 7232a 332936i bk13: 7232a 334326i bk14: 7064a 336586i bk15: 7064a 334194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701125
Row_Buffer_Locality_read = 0.716624
Row_Buffer_Locality_write = 0.122967
Bank_Level_Parallism = 5.069505
Bank_Level_Parallism_Col = 3.275342
Bank_Level_Parallism_Ready = 1.654773
write_to_read_ratio_blp_rw_average = 0.115403
GrpLevelPara = 2.140845 

BW Util details:
bwutil = 0.300678 
total_CMD = 422246 
util_bw = 126960 
Wasted_Col = 137182 
Wasted_Row = 38514 
Idle = 119590 

BW Util Bottlenecks: 
RCDc_limit = 192506 
RCDWRc_limit = 10684 
WTRc_limit = 16484 
RTWc_limit = 69972 
CCDLc_limit = 69063 
rwq = 0 
CCDLc_limit_alone = 62156 
WTRc_limit_alone = 14996 
RTWc_limit_alone = 64553 

Commands details: 
total_CMD = 422246 
n_nop = 259039 
Read = 114664 
Write = 0 
L2_Alloc = 0 
L2_WB = 12296 
n_act = 35189 
n_pre = 35173 
n_ref = 0 
n_req = 117738 
total_req = 126960 

Dual Bus Interface Util: 
issued_total_row = 70362 
issued_total_col = 126960 
Row_Bus_Util =  0.166637 
CoL_Bus_Util = 0.300678 
Either_Row_CoL_Bus_Util = 0.386521 
Issued_on_Two_Bus_Simul_Util = 0.080794 
issued_two_Eff = 0.209029 
queue_avg = 13.474264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.4743
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=259059 n_act=35336 n_pre=35320 n_ref_event=0 n_req=117736 n_rd=114664 n_rd_L2_A=0 n_write=0 n_wr_bk=12288 bw_util=0.3007
n_activity=329401 dram_eff=0.3854
bk0: 7168a 333661i bk1: 7168a 333871i bk2: 7168a 333358i bk3: 7168a 334735i bk4: 7168a 333980i bk5: 7168a 335352i bk6: 7168a 332659i bk7: 7168a 332711i bk8: 7168a 333362i bk9: 7168a 333579i bk10: 7192a 333348i bk11: 7200a 332607i bk12: 7232a 333575i bk13: 7232a 333139i bk14: 7064a 334538i bk15: 7064a 333364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699871
Row_Buffer_Locality_read = 0.715630
Row_Buffer_Locality_write = 0.111654
Bank_Level_Parallism = 5.073310
Bank_Level_Parallism_Col = 3.253785
Bank_Level_Parallism_Ready = 1.648773
write_to_read_ratio_blp_rw_average = 0.114675
GrpLevelPara = 2.131600 

BW Util details:
bwutil = 0.300659 
total_CMD = 422246 
util_bw = 126952 
Wasted_Col = 138211 
Wasted_Row = 37565 
Idle = 119518 

BW Util Bottlenecks: 
RCDc_limit = 193639 
RCDWRc_limit = 11065 
WTRc_limit = 16850 
RTWc_limit = 70510 
CCDLc_limit = 70799 
rwq = 0 
CCDLc_limit_alone = 63708 
WTRc_limit_alone = 15322 
RTWc_limit_alone = 64947 

Commands details: 
total_CMD = 422246 
n_nop = 259059 
Read = 114664 
Write = 0 
L2_Alloc = 0 
L2_WB = 12288 
n_act = 35336 
n_pre = 35320 
n_ref = 0 
n_req = 117736 
total_req = 126952 

Dual Bus Interface Util: 
issued_total_row = 70656 
issued_total_col = 126952 
Row_Bus_Util =  0.167334 
CoL_Bus_Util = 0.300659 
Either_Row_CoL_Bus_Util = 0.386474 
Issued_on_Two_Bus_Simul_Util = 0.081519 
issued_two_Eff = 0.210930 
queue_avg = 13.285147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.2851
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=258799 n_act=35392 n_pre=35376 n_ref_event=0 n_req=117740 n_rd=114664 n_rd_L2_A=0 n_write=0 n_wr_bk=12304 bw_util=0.3007
n_activity=329222 dram_eff=0.3857
bk0: 7168a 332956i bk1: 7168a 334512i bk2: 7168a 334799i bk3: 7168a 334452i bk4: 7168a 334584i bk5: 7168a 332594i bk6: 7168a 331251i bk7: 7168a 332221i bk8: 7168a 332929i bk9: 7168a 333294i bk10: 7192a 333008i bk11: 7200a 332368i bk12: 7232a 334344i bk13: 7232a 333194i bk14: 7064a 335949i bk15: 7064a 336098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699405
Row_Buffer_Locality_read = 0.715002
Row_Buffer_Locality_write = 0.118010
Bank_Level_Parallism = 5.076381
Bank_Level_Parallism_Col = 3.267586
Bank_Level_Parallism_Ready = 1.656008
write_to_read_ratio_blp_rw_average = 0.116956
GrpLevelPara = 2.138965 

BW Util details:
bwutil = 0.300697 
total_CMD = 422246 
util_bw = 126968 
Wasted_Col = 137620 
Wasted_Row = 37817 
Idle = 119841 

BW Util Bottlenecks: 
RCDc_limit = 194146 
RCDWRc_limit = 10745 
WTRc_limit = 16646 
RTWc_limit = 70064 
CCDLc_limit = 70611 
rwq = 0 
CCDLc_limit_alone = 63421 
WTRc_limit_alone = 15090 
RTWc_limit_alone = 64430 

Commands details: 
total_CMD = 422246 
n_nop = 258799 
Read = 114664 
Write = 0 
L2_Alloc = 0 
L2_WB = 12304 
n_act = 35392 
n_pre = 35376 
n_ref = 0 
n_req = 117740 
total_req = 126968 

Dual Bus Interface Util: 
issued_total_row = 70768 
issued_total_col = 126968 
Row_Bus_Util =  0.167599 
CoL_Bus_Util = 0.300697 
Either_Row_CoL_Bus_Util = 0.387090 
Issued_on_Two_Bus_Simul_Util = 0.081206 
issued_two_Eff = 0.209787 
queue_avg = 13.197409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.1974
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=258588 n_act=35356 n_pre=35340 n_ref_event=0 n_req=117742 n_rd=114664 n_rd_L2_A=0 n_write=0 n_wr_bk=12312 bw_util=0.3007
n_activity=329446 dram_eff=0.3854
bk0: 7168a 335671i bk1: 7168a 334425i bk2: 7168a 333436i bk3: 7168a 334160i bk4: 7168a 334297i bk5: 7168a 334046i bk6: 7168a 331779i bk7: 7168a 333882i bk8: 7168a 333511i bk9: 7168a 332124i bk10: 7192a 333832i bk11: 7200a 333545i bk12: 7232a 334175i bk13: 7232a 330963i bk14: 7064a 334397i bk15: 7064a 336247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699716
Row_Buffer_Locality_read = 0.715421
Row_Buffer_Locality_write = 0.114685
Bank_Level_Parallism = 5.066732
Bank_Level_Parallism_Col = 3.259932
Bank_Level_Parallism_Ready = 1.653368
write_to_read_ratio_blp_rw_average = 0.116125
GrpLevelPara = 2.137353 

BW Util details:
bwutil = 0.300716 
total_CMD = 422246 
util_bw = 126976 
Wasted_Col = 137175 
Wasted_Row = 38448 
Idle = 119647 

BW Util Bottlenecks: 
RCDc_limit = 193907 
RCDWRc_limit = 10812 
WTRc_limit = 15398 
RTWc_limit = 67793 
CCDLc_limit = 69222 
rwq = 0 
CCDLc_limit_alone = 62511 
WTRc_limit_alone = 14081 
RTWc_limit_alone = 62399 

Commands details: 
total_CMD = 422246 
n_nop = 258588 
Read = 114664 
Write = 0 
L2_Alloc = 0 
L2_WB = 12312 
n_act = 35356 
n_pre = 35340 
n_ref = 0 
n_req = 117742 
total_req = 126976 

Dual Bus Interface Util: 
issued_total_row = 70696 
issued_total_col = 126976 
Row_Bus_Util =  0.167428 
CoL_Bus_Util = 0.300716 
Either_Row_CoL_Bus_Util = 0.387589 
Issued_on_Two_Bus_Simul_Util = 0.080555 
issued_two_Eff = 0.207836 
queue_avg = 13.143068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.1431
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=258773 n_act=35263 n_pre=35247 n_ref_event=0 n_req=117738 n_rd=114664 n_rd_L2_A=0 n_write=0 n_wr_bk=12296 bw_util=0.3007
n_activity=329374 dram_eff=0.3855
bk0: 7168a 334130i bk1: 7168a 335050i bk2: 7168a 334673i bk3: 7168a 334611i bk4: 7168a 333141i bk5: 7168a 333224i bk6: 7168a 333622i bk7: 7168a 331861i bk8: 7168a 333529i bk9: 7168a 332982i bk10: 7192a 333472i bk11: 7200a 333410i bk12: 7232a 334678i bk13: 7232a 332050i bk14: 7064a 336833i bk15: 7064a 337009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700496
Row_Buffer_Locality_read = 0.716127
Row_Buffer_Locality_write = 0.117437
Bank_Level_Parallism = 5.058005
Bank_Level_Parallism_Col = 3.257733
Bank_Level_Parallism_Ready = 1.653978
write_to_read_ratio_blp_rw_average = 0.115722
GrpLevelPara = 2.137719 

BW Util details:
bwutil = 0.300678 
total_CMD = 422246 
util_bw = 126960 
Wasted_Col = 137037 
Wasted_Row = 38375 
Idle = 119874 

BW Util Bottlenecks: 
RCDc_limit = 193343 
RCDWRc_limit = 11013 
WTRc_limit = 15211 
RTWc_limit = 70631 
CCDLc_limit = 70034 
rwq = 0 
CCDLc_limit_alone = 63061 
WTRc_limit_alone = 13863 
RTWc_limit_alone = 65006 

Commands details: 
total_CMD = 422246 
n_nop = 258773 
Read = 114664 
Write = 0 
L2_Alloc = 0 
L2_WB = 12296 
n_act = 35263 
n_pre = 35247 
n_ref = 0 
n_req = 117738 
total_req = 126960 

Dual Bus Interface Util: 
issued_total_row = 70510 
issued_total_col = 126960 
Row_Bus_Util =  0.166988 
CoL_Bus_Util = 0.300678 
Either_Row_CoL_Bus_Util = 0.387151 
Issued_on_Two_Bus_Simul_Util = 0.080515 
issued_two_Eff = 0.207967 
queue_avg = 13.101742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.1017
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=259118 n_act=35298 n_pre=35282 n_ref_event=0 n_req=117734 n_rd=114664 n_rd_L2_A=0 n_write=0 n_wr_bk=12280 bw_util=0.3006
n_activity=330428 dram_eff=0.3842
bk0: 7168a 335129i bk1: 7168a 332205i bk2: 7168a 335529i bk3: 7168a 335990i bk4: 7168a 333374i bk5: 7168a 332882i bk6: 7168a 333394i bk7: 7168a 332212i bk8: 7168a 332781i bk9: 7168a 330767i bk10: 7192a 335519i bk11: 7200a 334422i bk12: 7232a 333489i bk13: 7232a 333164i bk14: 7064a 335064i bk15: 7064a 335768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700189
Row_Buffer_Locality_read = 0.715770
Row_Buffer_Locality_write = 0.118241
Bank_Level_Parallism = 5.055109
Bank_Level_Parallism_Col = 3.273057
Bank_Level_Parallism_Ready = 1.658440
write_to_read_ratio_blp_rw_average = 0.116658
GrpLevelPara = 2.142617 

BW Util details:
bwutil = 0.300640 
total_CMD = 422246 
util_bw = 126944 
Wasted_Col = 137312 
Wasted_Row = 38800 
Idle = 119190 

BW Util Bottlenecks: 
RCDc_limit = 192300 
RCDWRc_limit = 10746 
WTRc_limit = 16194 
RTWc_limit = 69853 
CCDLc_limit = 69450 
rwq = 0 
CCDLc_limit_alone = 62584 
WTRc_limit_alone = 14863 
RTWc_limit_alone = 64318 

Commands details: 
total_CMD = 422246 
n_nop = 259118 
Read = 114664 
Write = 0 
L2_Alloc = 0 
L2_WB = 12280 
n_act = 35298 
n_pre = 35282 
n_ref = 0 
n_req = 117734 
total_req = 126944 

Dual Bus Interface Util: 
issued_total_row = 70580 
issued_total_col = 126944 
Row_Bus_Util =  0.167154 
CoL_Bus_Util = 0.300640 
Either_Row_CoL_Bus_Util = 0.386334 
Issued_on_Two_Bus_Simul_Util = 0.081460 
issued_two_Eff = 0.210853 
queue_avg = 13.036829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.0368
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=259029 n_act=35329 n_pre=35313 n_ref_event=0 n_req=117738 n_rd=114664 n_rd_L2_A=0 n_write=0 n_wr_bk=12296 bw_util=0.3007
n_activity=329331 dram_eff=0.3855
bk0: 7168a 335806i bk1: 7168a 334423i bk2: 7168a 335837i bk3: 7168a 333272i bk4: 7168a 333957i bk5: 7168a 334817i bk6: 7168a 333562i bk7: 7168a 332330i bk8: 7168a 332601i bk9: 7168a 331507i bk10: 7192a 332263i bk11: 7200a 333568i bk12: 7232a 332098i bk13: 7232a 332867i bk14: 7064a 334538i bk15: 7064a 335368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699935
Row_Buffer_Locality_read = 0.715490
Row_Buffer_Locality_write = 0.119714
Bank_Level_Parallism = 5.081006
Bank_Level_Parallism_Col = 3.270470
Bank_Level_Parallism_Ready = 1.660263
write_to_read_ratio_blp_rw_average = 0.115028
GrpLevelPara = 2.137660 

BW Util details:
bwutil = 0.300678 
total_CMD = 422246 
util_bw = 126960 
Wasted_Col = 137426 
Wasted_Row = 37692 
Idle = 120168 

BW Util Bottlenecks: 
RCDc_limit = 193570 
RCDWRc_limit = 10858 
WTRc_limit = 17146 
RTWc_limit = 69391 
CCDLc_limit = 69582 
rwq = 0 
CCDLc_limit_alone = 62302 
WTRc_limit_alone = 15642 
RTWc_limit_alone = 63615 

Commands details: 
total_CMD = 422246 
n_nop = 259029 
Read = 114664 
Write = 0 
L2_Alloc = 0 
L2_WB = 12296 
n_act = 35329 
n_pre = 35313 
n_ref = 0 
n_req = 117738 
total_req = 126960 

Dual Bus Interface Util: 
issued_total_row = 70642 
issued_total_col = 126960 
Row_Bus_Util =  0.167301 
CoL_Bus_Util = 0.300678 
Either_Row_CoL_Bus_Util = 0.386545 
Issued_on_Two_Bus_Simul_Util = 0.081434 
issued_two_Eff = 0.210670 
queue_avg = 13.261620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.2616
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=258978 n_act=35334 n_pre=35318 n_ref_event=0 n_req=117734 n_rd=114664 n_rd_L2_A=0 n_write=0 n_wr_bk=12280 bw_util=0.3006
n_activity=330608 dram_eff=0.384
bk0: 7168a 333070i bk1: 7168a 334681i bk2: 7168a 332904i bk3: 7168a 334334i bk4: 7168a 333235i bk5: 7168a 332010i bk6: 7168a 332767i bk7: 7168a 334202i bk8: 7168a 332425i bk9: 7168a 332762i bk10: 7192a 332985i bk11: 7200a 330816i bk12: 7232a 331899i bk13: 7232a 333874i bk14: 7064a 335510i bk15: 7064a 333412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699883
Row_Buffer_Locality_read = 0.715639
Row_Buffer_Locality_write = 0.111401
Bank_Level_Parallism = 5.084648
Bank_Level_Parallism_Col = 3.279934
Bank_Level_Parallism_Ready = 1.658684
write_to_read_ratio_blp_rw_average = 0.116538
GrpLevelPara = 2.138336 

BW Util details:
bwutil = 0.300640 
total_CMD = 422246 
util_bw = 126944 
Wasted_Col = 137759 
Wasted_Row = 38717 
Idle = 118826 

BW Util Bottlenecks: 
RCDc_limit = 193887 
RCDWRc_limit = 10918 
WTRc_limit = 15679 
RTWc_limit = 72036 
CCDLc_limit = 69600 
rwq = 0 
CCDLc_limit_alone = 62558 
WTRc_limit_alone = 14309 
RTWc_limit_alone = 66364 

Commands details: 
total_CMD = 422246 
n_nop = 258978 
Read = 114664 
Write = 0 
L2_Alloc = 0 
L2_WB = 12280 
n_act = 35334 
n_pre = 35318 
n_ref = 0 
n_req = 117734 
total_req = 126944 

Dual Bus Interface Util: 
issued_total_row = 70652 
issued_total_col = 126944 
Row_Bus_Util =  0.167324 
CoL_Bus_Util = 0.300640 
Either_Row_CoL_Bus_Util = 0.386666 
Issued_on_Two_Bus_Simul_Util = 0.081299 
issued_two_Eff = 0.210256 
queue_avg = 13.616122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6161
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=259005 n_act=35232 n_pre=35216 n_ref_event=0 n_req=117732 n_rd=114664 n_rd_L2_A=0 n_write=0 n_wr_bk=12272 bw_util=0.3006
n_activity=328298 dram_eff=0.3866
bk0: 7168a 335750i bk1: 7168a 334086i bk2: 7168a 333698i bk3: 7168a 334186i bk4: 7168a 334451i bk5: 7168a 333887i bk6: 7168a 332860i bk7: 7168a 331509i bk8: 7168a 333602i bk9: 7168a 332819i bk10: 7192a 333806i bk11: 7200a 333627i bk12: 7232a 333028i bk13: 7232a 332849i bk14: 7064a 335856i bk15: 7064a 336395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700744
Row_Buffer_Locality_read = 0.716302
Row_Buffer_Locality_write = 0.119296
Bank_Level_Parallism = 5.068028
Bank_Level_Parallism_Col = 3.254021
Bank_Level_Parallism_Ready = 1.636360
write_to_read_ratio_blp_rw_average = 0.118029
GrpLevelPara = 2.140721 

BW Util details:
bwutil = 0.300621 
total_CMD = 422246 
util_bw = 126936 
Wasted_Col = 137679 
Wasted_Row = 37526 
Idle = 120105 

BW Util Bottlenecks: 
RCDc_limit = 193599 
RCDWRc_limit = 10990 
WTRc_limit = 15738 
RTWc_limit = 71581 
CCDLc_limit = 70427 
rwq = 0 
CCDLc_limit_alone = 63303 
WTRc_limit_alone = 14332 
RTWc_limit_alone = 65863 

Commands details: 
total_CMD = 422246 
n_nop = 259005 
Read = 114664 
Write = 0 
L2_Alloc = 0 
L2_WB = 12272 
n_act = 35232 
n_pre = 35216 
n_ref = 0 
n_req = 117732 
total_req = 126936 

Dual Bus Interface Util: 
issued_total_row = 70448 
issued_total_col = 126936 
Row_Bus_Util =  0.166841 
CoL_Bus_Util = 0.300621 
Either_Row_CoL_Bus_Util = 0.386602 
Issued_on_Two_Bus_Simul_Util = 0.080860 
issued_two_Eff = 0.209157 
queue_avg = 13.311363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3114
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=259111 n_act=35202 n_pre=35186 n_ref_event=0 n_req=117740 n_rd=114664 n_rd_L2_A=0 n_write=0 n_wr_bk=12304 bw_util=0.3007
n_activity=330582 dram_eff=0.3841
bk0: 7168a 332990i bk1: 7168a 333691i bk2: 7168a 334675i bk3: 7168a 334947i bk4: 7168a 334925i bk5: 7168a 334534i bk6: 7168a 332364i bk7: 7168a 333161i bk8: 7168a 333725i bk9: 7168a 332481i bk10: 7192a 333392i bk11: 7200a 333505i bk12: 7232a 333170i bk13: 7232a 333269i bk14: 7064a 335395i bk15: 7064a 334222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701019
Row_Buffer_Locality_read = 0.716624
Row_Buffer_Locality_write = 0.119311
Bank_Level_Parallism = 5.055460
Bank_Level_Parallism_Col = 3.256921
Bank_Level_Parallism_Ready = 1.640713
write_to_read_ratio_blp_rw_average = 0.119774
GrpLevelPara = 2.134905 

BW Util details:
bwutil = 0.300697 
total_CMD = 422246 
util_bw = 126968 
Wasted_Col = 137911 
Wasted_Row = 38403 
Idle = 118964 

BW Util Bottlenecks: 
RCDc_limit = 193349 
RCDWRc_limit = 10902 
WTRc_limit = 16379 
RTWc_limit = 71023 
CCDLc_limit = 70562 
rwq = 0 
CCDLc_limit_alone = 63400 
WTRc_limit_alone = 15004 
RTWc_limit_alone = 65236 

Commands details: 
total_CMD = 422246 
n_nop = 259111 
Read = 114664 
Write = 0 
L2_Alloc = 0 
L2_WB = 12304 
n_act = 35202 
n_pre = 35186 
n_ref = 0 
n_req = 117740 
total_req = 126968 

Dual Bus Interface Util: 
issued_total_row = 70388 
issued_total_col = 126968 
Row_Bus_Util =  0.166699 
CoL_Bus_Util = 0.300697 
Either_Row_CoL_Bus_Util = 0.386351 
Issued_on_Two_Bus_Simul_Util = 0.081045 
issued_two_Eff = 0.209771 
queue_avg = 13.316051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3161
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=422246 n_nop=258882 n_act=35242 n_pre=35226 n_ref_event=0 n_req=117744 n_rd=114664 n_rd_L2_A=0 n_write=0 n_wr_bk=12320 bw_util=0.3007
n_activity=329207 dram_eff=0.3857
bk0: 7168a 334592i bk1: 7168a 332943i bk2: 7168a 334077i bk3: 7168a 334766i bk4: 7168a 333111i bk5: 7168a 333293i bk6: 7168a 332847i bk7: 7168a 332016i bk8: 7168a 333318i bk9: 7168a 333386i bk10: 7192a 334692i bk11: 7200a 333483i bk12: 7232a 333317i bk13: 7232a 331907i bk14: 7064a 335926i bk15: 7064a 333651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700690
Row_Buffer_Locality_read = 0.716371
Row_Buffer_Locality_write = 0.116883
Bank_Level_Parallism = 5.085063
Bank_Level_Parallism_Col = 3.274083
Bank_Level_Parallism_Ready = 1.645625
write_to_read_ratio_blp_rw_average = 0.116980
GrpLevelPara = 2.143541 

BW Util details:
bwutil = 0.300735 
total_CMD = 422246 
util_bw = 126984 
Wasted_Col = 137756 
Wasted_Row = 37391 
Idle = 120115 

BW Util Bottlenecks: 
RCDc_limit = 193499 
RCDWRc_limit = 10961 
WTRc_limit = 16650 
RTWc_limit = 73673 
CCDLc_limit = 70532 
rwq = 0 
CCDLc_limit_alone = 63339 
WTRc_limit_alone = 15259 
RTWc_limit_alone = 67871 

Commands details: 
total_CMD = 422246 
n_nop = 258882 
Read = 114664 
Write = 0 
L2_Alloc = 0 
L2_WB = 12320 
n_act = 35242 
n_pre = 35226 
n_ref = 0 
n_req = 117744 
total_req = 126984 

Dual Bus Interface Util: 
issued_total_row = 70468 
issued_total_col = 126984 
Row_Bus_Util =  0.166888 
CoL_Bus_Util = 0.300735 
Either_Row_CoL_Bus_Util = 0.386893 
Issued_on_Two_Bus_Simul_Util = 0.080730 
issued_two_Eff = 0.208663 
queue_avg = 13.403999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.404

========= L2 cache stats =========
L2_cache_bank[0]: Access = 105352, Miss = 64264, Miss_rate = 0.610, Pending_hits = 795, Reservation_fails = 3398
L2_cache_bank[1]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 858, Reservation_fails = 4573
L2_cache_bank[2]: Access = 105352, Miss = 64264, Miss_rate = 0.610, Pending_hits = 876, Reservation_fails = 4805
L2_cache_bank[3]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 789, Reservation_fails = 3028
L2_cache_bank[4]: Access = 105352, Miss = 64264, Miss_rate = 0.610, Pending_hits = 830, Reservation_fails = 2877
L2_cache_bank[5]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 810, Reservation_fails = 3505
L2_cache_bank[6]: Access = 105352, Miss = 64264, Miss_rate = 0.610, Pending_hits = 794, Reservation_fails = 2866
L2_cache_bank[7]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 781, Reservation_fails = 3822
L2_cache_bank[8]: Access = 105352, Miss = 64264, Miss_rate = 0.610, Pending_hits = 780, Reservation_fails = 4610
L2_cache_bank[9]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 795, Reservation_fails = 3629
L2_cache_bank[10]: Access = 105352, Miss = 64264, Miss_rate = 0.610, Pending_hits = 845, Reservation_fails = 4423
L2_cache_bank[11]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 793, Reservation_fails = 2849
L2_cache_bank[12]: Access = 105352, Miss = 64264, Miss_rate = 0.610, Pending_hits = 862, Reservation_fails = 3175
L2_cache_bank[13]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 764, Reservation_fails = 2646
L2_cache_bank[14]: Access = 105352, Miss = 64264, Miss_rate = 0.610, Pending_hits = 787, Reservation_fails = 2373
L2_cache_bank[15]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 931, Reservation_fails = 6540
L2_cache_bank[16]: Access = 105352, Miss = 64264, Miss_rate = 0.610, Pending_hits = 828, Reservation_fails = 4363
L2_cache_bank[17]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 664, Reservation_fails = 2677
L2_cache_bank[18]: Access = 105352, Miss = 64264, Miss_rate = 0.610, Pending_hits = 912, Reservation_fails = 4629
L2_cache_bank[19]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 761, Reservation_fails = 3471
L2_cache_bank[20]: Access = 105352, Miss = 64264, Miss_rate = 0.610, Pending_hits = 909, Reservation_fails = 5626
L2_cache_bank[21]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 883, Reservation_fails = 4289
L2_cache_bank[22]: Access = 105352, Miss = 64268, Miss_rate = 0.610, Pending_hits = 880, Reservation_fails = 3906
L2_cache_bank[23]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 844, Reservation_fails = 4679
L2_cache_bank[24]: Access = 105352, Miss = 64264, Miss_rate = 0.610, Pending_hits = 808, Reservation_fails = 3143
L2_cache_bank[25]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 842, Reservation_fails = 3582
L2_cache_bank[26]: Access = 105352, Miss = 64264, Miss_rate = 0.610, Pending_hits = 823, Reservation_fails = 4360
L2_cache_bank[27]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 895, Reservation_fails = 4051
L2_cache_bank[28]: Access = 105352, Miss = 64264, Miss_rate = 0.610, Pending_hits = 781, Reservation_fails = 3823
L2_cache_bank[29]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 844, Reservation_fails = 4168
L2_cache_bank[30]: Access = 105352, Miss = 64264, Miss_rate = 0.610, Pending_hits = 839, Reservation_fails = 3907
L2_cache_bank[31]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 713, Reservation_fails = 2367
L2_cache_bank[32]: Access = 106496, Miss = 64272, Miss_rate = 0.604, Pending_hits = 741, Reservation_fails = 3104
L2_cache_bank[33]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 737, Reservation_fails = 2538
L2_cache_bank[34]: Access = 106496, Miss = 64272, Miss_rate = 0.604, Pending_hits = 826, Reservation_fails = 2888
L2_cache_bank[35]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 812, Reservation_fails = 3229
L2_cache_bank[36]: Access = 106496, Miss = 64272, Miss_rate = 0.604, Pending_hits = 945, Reservation_fails = 4142
L2_cache_bank[37]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 840, Reservation_fails = 4632
L2_cache_bank[38]: Access = 106496, Miss = 64272, Miss_rate = 0.604, Pending_hits = 854, Reservation_fails = 3343
L2_cache_bank[39]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 871, Reservation_fails = 4064
L2_cache_bank[40]: Access = 106496, Miss = 64272, Miss_rate = 0.604, Pending_hits = 909, Reservation_fails = 6715
L2_cache_bank[41]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 885, Reservation_fails = 2918
L2_cache_bank[42]: Access = 106496, Miss = 64272, Miss_rate = 0.604, Pending_hits = 939, Reservation_fails = 5236
L2_cache_bank[43]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 801, Reservation_fails = 3288
L2_cache_bank[44]: Access = 106496, Miss = 64272, Miss_rate = 0.604, Pending_hits = 951, Reservation_fails = 5762
L2_cache_bank[45]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 773, Reservation_fails = 2985
L2_cache_bank[46]: Access = 106496, Miss = 64272, Miss_rate = 0.604, Pending_hits = 860, Reservation_fails = 4028
L2_cache_bank[47]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 732, Reservation_fails = 2514
L2_cache_bank[48]: Access = 106496, Miss = 64272, Miss_rate = 0.604, Pending_hits = 892, Reservation_fails = 4068
L2_cache_bank[49]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 876, Reservation_fails = 3059
L2_cache_bank[50]: Access = 106496, Miss = 64272, Miss_rate = 0.604, Pending_hits = 744, Reservation_fails = 2934
L2_cache_bank[51]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 915, Reservation_fails = 4352
L2_cache_bank[52]: Access = 106496, Miss = 64272, Miss_rate = 0.604, Pending_hits = 793, Reservation_fails = 3209
L2_cache_bank[53]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 787, Reservation_fails = 3316
L2_cache_bank[54]: Access = 106496, Miss = 64272, Miss_rate = 0.604, Pending_hits = 770, Reservation_fails = 3589
L2_cache_bank[55]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 811, Reservation_fails = 4860
L2_cache_bank[56]: Access = 106496, Miss = 64272, Miss_rate = 0.604, Pending_hits = 903, Reservation_fails = 5234
L2_cache_bank[57]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 768, Reservation_fails = 5088
L2_cache_bank[58]: Access = 106496, Miss = 64272, Miss_rate = 0.604, Pending_hits = 767, Reservation_fails = 2987
L2_cache_bank[59]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 787, Reservation_fails = 3620
L2_cache_bank[60]: Access = 106496, Miss = 64272, Miss_rate = 0.604, Pending_hits = 835, Reservation_fails = 2400
L2_cache_bank[61]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 858, Reservation_fails = 3845
L2_cache_bank[62]: Access = 106496, Miss = 64272, Miss_rate = 0.604, Pending_hits = 835, Reservation_fails = 4502
L2_cache_bank[63]: Access = 106496, Miss = 64264, Miss_rate = 0.603, Pending_hits = 897, Reservation_fails = 5172
L2_total_cache_accesses = 6797440
L2_total_cache_misses = 4113028
L2_total_cache_miss_rate = 0.6051
L2_total_cache_pending_hits = 53030
L2_total_cache_reservation_fails = 245781
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2631382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53030
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 935741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 245781
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2733383
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 110976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 332928
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6353536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 443904
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 245781
L2_cache_data_port_util = 0.074
L2_cache_fill_port_util = 0.102
average_pipeline_duty_cycle=30262.056641
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=15021152
	Total NON REG=2118400
core 1:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19446496
	Total NON REG=2814464
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=14980160
	Total NON REG=2118400
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19424864
	Total NON REG=2814464
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=14990688
	Total NON REG=2118400
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=14972224
	Total NON REG=2118400
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=15009568
	Total NON REG=2118400
core 7:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19440160
	Total NON REG=2814464
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269552
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=208384
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148656128
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=112128
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1043968
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=32624
	Total REG Reads=29151744
	Total REG Writes=18688384
	Total NON REG=2801664
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19430144
	Total NON REG=2814464
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19400992
	Total NON REG=2814464
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269312
	Total FP Deocded Instructions=47584
	Total INT Deocded Instructions=208248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148627456
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11244288
	Total MEM Acesses=1041408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=32544
	Total REG Reads=29133824
	Total REG Writes=18631808
	Total NON REG=2799360
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=15005280
	Total NON REG=2118400
core 13:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19419008
	Total NON REG=2814464
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=15014496
	Total NON REG=2118400
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=14978848
	Total NON REG=2118400
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=15012448
	Total NON REG=2118400
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=14984768
	Total NON REG=2118400
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19425792
	Total NON REG=2814464
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269312
	Total FP Deocded Instructions=47584
	Total INT Deocded Instructions=208248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148627456
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11244288
	Total MEM Acesses=1041408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=32544
	Total REG Reads=29133824
	Total REG Writes=18652608
	Total NON REG=2799360
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19417184
	Total NON REG=2814464
core 21:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19417248
	Total NON REG=2814464
core 22:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=269312
	Total FP Deocded Instructions=47584
	Total INT Deocded Instructions=208248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148627456
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11244288
	Total MEM Acesses=1041408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=32544
	Total REG Reads=29133824
	Total REG Writes=18662784
	Total NON REG=2799360
core 23:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=14995424
	Total NON REG=2118400
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19428512
	Total NON REG=2814464
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269312
	Total FP Deocded Instructions=47584
	Total INT Deocded Instructions=208248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148627456
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11244288
	Total MEM Acesses=1041408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=32544
	Total REG Reads=29133824
	Total REG Writes=18665344
	Total NON REG=2799360
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269312
	Total FP Deocded Instructions=47584
	Total INT Deocded Instructions=208248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148627456
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11244288
	Total MEM Acesses=1041408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=32544
	Total REG Reads=29133824
	Total REG Writes=18655040
	Total NON REG=2799360
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=14986304
	Total NON REG=2118400
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269312
	Total FP Deocded Instructions=47584
	Total INT Deocded Instructions=208248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148627456
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11244288
	Total MEM Acesses=1041408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=32544
	Total REG Reads=29133824
	Total REG Writes=18649632
	Total NON REG=2799360
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19441632
	Total NON REG=2814464
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19446624
	Total NON REG=2814464
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19413952
	Total NON REG=2814464
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19427296
	Total NON REG=2814464
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269312
	Total FP Deocded Instructions=47584
	Total INT Deocded Instructions=208248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148627456
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11244288
	Total MEM Acesses=1041408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=32544
	Total REG Reads=29133824
	Total REG Writes=18654400
	Total NON REG=2799360
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19391776
	Total NON REG=2814464
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=14997312
	Total NON REG=2118400
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269312
	Total FP Deocded Instructions=47584
	Total INT Deocded Instructions=208248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148627456
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11244288
	Total MEM Acesses=1041408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=32544
	Total REG Reads=29133824
	Total REG Writes=18627296
	Total NON REG=2799360
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269312
	Total FP Deocded Instructions=47584
	Total INT Deocded Instructions=208248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148627456
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11244288
	Total MEM Acesses=1041408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=32544
	Total REG Reads=29133824
	Total REG Writes=18632800
	Total NON REG=2799360
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19430400
	Total NON REG=2814464
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=14982368
	Total NON REG=2118400
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=15002624
	Total NON REG=2118400
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=14981408
	Total NON REG=2118400
core 42:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=269552
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=208384
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148670464
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=112608
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1043968
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=32624
	Total REG Reads=29151744
	Total REG Writes=18665024
	Total NON REG=2801664
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19427712
	Total NON REG=2814464
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269312
	Total FP Deocded Instructions=47584
	Total INT Deocded Instructions=208248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148627456
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11244288
	Total MEM Acesses=1041408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=32544
	Total REG Reads=29133824
	Total REG Writes=18649856
	Total NON REG=2799360
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19419808
	Total NON REG=2814464
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19443424
	Total NON REG=2814464
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19413344
	Total NON REG=2814464
core 48:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19423584
	Total NON REG=2814464
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=15012704
	Total NON REG=2118400
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=14992640
	Total NON REG=2118400
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=14990976
	Total NON REG=2118400
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269312
	Total FP Deocded Instructions=47584
	Total INT Deocded Instructions=208248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148627456
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11244288
	Total MEM Acesses=1041408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=32544
	Total REG Reads=29133824
	Total REG Writes=18655968
	Total NON REG=2799360
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=15004672
	Total NON REG=2118400
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269312
	Total FP Deocded Instructions=47584
	Total INT Deocded Instructions=208248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148627456
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11244288
	Total MEM Acesses=1041408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=32544
	Total REG Reads=29133824
	Total REG Writes=18655200
	Total NON REG=2799360
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19432960
	Total NON REG=2814464
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269312
	Total FP Deocded Instructions=47584
	Total INT Deocded Instructions=208248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148627456
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11244288
	Total MEM Acesses=1041408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=32544
	Total REG Reads=29133824
	Total REG Writes=18627648
	Total NON REG=2799360
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19433504
	Total NON REG=2814464
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=14991392
	Total NON REG=2118400
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19419520
	Total NON REG=2814464
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=14990560
	Total NON REG=2118400
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=15001728
	Total NON REG=2118400
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=15002368
	Total NON REG=2118400
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=14994272
	Total NON REG=2118400
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19410304
	Total NON REG=2814464
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=14982368
	Total NON REG=2118400
core 66:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19418816
	Total NON REG=2814464
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19452544
	Total NON REG=2814464
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=14996160
	Total NON REG=2118400
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19437824
	Total NON REG=2814464
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=15013504
	Total NON REG=2118400
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19447840
	Total NON REG=2814464
core 72:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19411520
	Total NON REG=2814464
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19406272
	Total NON REG=2814464
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=15022560
	Total NON REG=2118400
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269312
	Total FP Deocded Instructions=47584
	Total INT Deocded Instructions=208248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148627456
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11244288
	Total MEM Acesses=1041408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=32544
	Total REG Reads=29133824
	Total REG Writes=18654368
	Total NON REG=2799360
core 76:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=269312
	Total FP Deocded Instructions=47584
	Total INT Deocded Instructions=208248
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148627456
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11244288
	Total MEM Acesses=1041408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=32544
	Total REG Reads=29133824
	Total REG Writes=18635840
	Total NON REG=2799360
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19456576
	Total NON REG=2814464
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=201784
	Total FP Deocded Instructions=35808
	Total INT Deocded Instructions=155856
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=111542272
	Total FP Acesses=615168
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=638976
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=39321600
	Total SP Acesses=8452096
	Total MEM Acesses=800256
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=25008
	Total REG Reads=21888768
	Total REG Writes=14984000
	Total NON REG=2118400
core 79:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=269152
	Total FP Deocded Instructions=47680
	Total INT Deocded Instructions=207984
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=148684800
	Total FP Acesses=820224
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=851968
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=52428800
	Total SP Acesses=11259392
	Total MEM Acesses=1056768
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=33024
	Total REG Reads=29164544
	Total REG Writes=19388640
	Total NON REG=2814464


==========Power Metrics -- Memory==========
Total memory controller accesses: 3669124
Total memory controller reads: 3669124
Total memory controller writes: 0
!!!Total Shared memory access: 1943200
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 4785088
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 21580
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 1568448
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 443904
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 35157
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 6353536
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 443904
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 2631382
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 53030
	Cache_stats[GLOBAL_ACC_R][MISS] = 935741
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 245781
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 2733383
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 110976
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 332928
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 6353536
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 443904

icnt_total_pkts_mem_to_simt=6797440
icnt_total_pkts_simt_to_mem=6797440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6797440
Req_Network_cycles = 562333
Req_Network_injected_packets_per_cycle =      12.0879 
Req_Network_conflicts_per_cycle =       6.6958
Req_Network_conflicts_per_cycle_util =       7.4868
Req_Bank_Level_Parallism =      13.5158
Req_Network_in_buffer_full_per_cycle =       0.1258
Req_Network_in_buffer_avg_util =      31.3819
Req_Network_out_buffer_full_per_cycle =       0.0113
Req_Network_out_buffer_avg_util =       4.1940

Reply_Network_injected_packets_num = 6797440
Reply_Network_cycles = 562333
Reply_Network_injected_packets_per_cycle =       12.0879
Reply_Network_conflicts_per_cycle =       31.0592
Reply_Network_conflicts_per_cycle_util =      34.5742
Reply_Bank_Level_Parallism =      13.4560
Reply_Network_in_buffer_full_per_cycle =       0.0006
Reply_Network_in_buffer_avg_util =      30.5759
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1511
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 16 min, 24 sec (4584 sec)
gpgpu_simulation_rate = 130840 (inst/sec)
gpgpu_simulation_rate = 122 (cycle/sec)
gpgpu_silicon_slowdown = 9278688x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
