#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_0000021e054faed0 .scope module, "fpu_random_tester" "fpu_random_tester" 2 3;
 .timescale -9 -12;
P_0000021e0543ebc0 .param/l "NUM_TESTS_PER_OP" 0 2 5, +C4<00000000000000000000000001100100>;
P_0000021e0543ebf8 .param/l "SEED" 0 2 6, +C4<00000000000000000000000000101010>;
v0000021e0556c100_0 .var "a", 31 0;
v0000021e0556d000_0 .var/i "add_errors", 31 0;
v0000021e0556bca0_0 .var "b", 31 0;
v0000021e0556ca60_0 .var/i "div_errors", 31 0;
v0000021e0556c740_0 .net "error", 0 0, v0000021e0556a800_0;  1 drivers
v0000021e0556c6a0_0 .var/i "i", 31 0;
v0000021e0556c7e0_0 .var/i "mult_errors", 31 0;
v0000021e0556c880_0 .var "op", 1 0;
v0000021e0556cb00_0 .net "overflow", 0 0, v0000021e0556b480_0;  1 drivers
v0000021e0556cba0_0 .net "result", 31 0, v0000021e0556b5c0_0;  1 drivers
v0000021e0556cc40_0 .var/i "sub_errors", 31 0;
v0000021e0556d0a0_0 .var/i "total_tests", 31 0;
v0000021e0556cce0_0 .net "underflow", 0 0, v0000021e0556b660_0;  1 drivers
S_0000021e054fbc10 .scope function.real, "ieee754_to_real" "ieee754_to_real" 2 28, 2 28 0, S_0000021e054faed0;
 .timescale -9 -12;
v0000021e054f9b40_0 .var "exponent", 7 0;
v0000021e054fa040_0 .var/real "fraction", 0 0;
v0000021e054f9e60_0 .var/i "i", 31 0;
; Variable ieee754_to_real is REAL return value of scope S_0000021e054fbc10
v0000021e054fa220_0 .var "in", 31 0;
v0000021e054f9c80_0 .var "mantissa", 22 0;
v0000021e054fa9a0_0 .var "sign", 0 0;
TD_fpu_random_tester.ieee754_to_real ;
    %load/vec4 v0000021e054fa220_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000021e054fa9a0_0, 0, 1;
    %load/vec4 v0000021e054fa220_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0000021e054f9b40_0, 0, 8;
    %load/vec4 v0000021e054fa220_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0000021e054f9c80_0, 0, 23;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0000021e054fa040_0;
    %load/vec4 v0000021e054f9b40_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000021e054f9c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000021e054fa9a0_0;
    %flag_set/vec4 8;
    %jmp/1  T_0.4, 8;
    %pushi/real 1262177448, 4192; load=1.00000e+38
    %pushi/real 1483185, 4170; load=1.00000e+38
    %add/wr;
    %jmp/0  T_0.5, 8; End of false expr.
    %pushi/real 1262177448, 20576; load=-1.00000e+38
    %pushi/real 1483185, 20554; load=-1.00000e+38
    %add/wr;
    %blend/wr;
    %jmp  T_0.5; End of blend
T_0.4 ;
    %pushi/real 1262177448, 20576; load=-1.00000e+38
    %pushi/real 1483185, 20554; load=-1.00000e+38
    %add/wr;
T_0.5 ;
    %ret/real 0; Assign to ieee754_to_real
    %jmp T_0.3;
T_0.2 ;
    %pushi/real 1, 16383; load=NaN
    %ret/real 0; Assign to ieee754_to_real
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021e054f9b40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021e054f9e60_0, 0, 32;
T_0.8 ;
    %load/vec4 v0000021e054f9e60_0;
    %cmpi/s 23, 0, 32;
    %jmp/0xz T_0.9, 5;
    %load/vec4 v0000021e054f9c80_0;
    %load/vec4 v0000021e054f9e60_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/real v0000021e054fa040_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0000021e054f9e60_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %cvt/rv/s;
    %div/wr;
    %add/wr;
    %store/real v0000021e054fa040_0;
T_0.10 ;
    %load/vec4 v0000021e054f9e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021e054f9e60_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %load/vec4 v0000021e054fa9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.12, 8;
    %pushi/vec4 4294967295, 0, 32;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %cvt/rv/s;
    %load/real v0000021e054fa040_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %mul/wr;
    %ret/real 0; Assign to ieee754_to_real
    %jmp T_0.7;
T_0.6 ;
    %pushi/real 1073741824, 4066; load=1.00000
    %store/real v0000021e054fa040_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021e054f9e60_0, 0, 32;
T_0.14 ;
    %load/vec4 v0000021e054f9e60_0;
    %cmpi/s 23, 0, 32;
    %jmp/0xz T_0.15, 5;
    %load/vec4 v0000021e054f9c80_0;
    %load/vec4 v0000021e054f9e60_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %load/real v0000021e054fa040_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0000021e054f9e60_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %cvt/rv/s;
    %div/wr;
    %add/wr;
    %store/real v0000021e054fa040_0;
T_0.16 ;
    %load/vec4 v0000021e054f9e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021e054f9e60_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
    %load/vec4 v0000021e054fa9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.18, 8;
    %pushi/vec4 4294967295, 0, 32;
    %jmp/1 T_0.19, 8;
T_0.18 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_0.19, 8;
 ; End of false expr.
    %blend;
T_0.19;
    %cvt/rv/s;
    %load/real v0000021e054fa040_0;
    %mul/wr;
    %pushi/real 1073741824, 4067; load=2.00000
    %load/vec4 v0000021e054f9b40_0;
    %pad/u 32;
    %subi 127, 0, 32;
    %cvt/rv;
    %pow/wr;
    %mul/wr;
    %ret/real 0; Assign to ieee754_to_real
T_0.7 ;
T_0.1 ;
    %end;
S_0000021e054fbff0 .scope function.vec4.s32, "random_float" "random_float" 2 58, 2 58 0, S_0000021e054faed0;
 .timescale -9 -12;
v0000021e054f8c40_0 .var/i "rand_val", 31 0;
; Variable random_float is vec4 return value of scope S_0000021e054fbff0
v0000021e054fa400_0 .var/i "sel", 31 0;
v0000021e054fa0e0_0 .var/i "special_chance", 31 0;
v0000021e054f95a0_0 .var "val", 31 0;
TD_fpu_random_tester.random_float ;
    %vpi_func 2 63 "$random" 32 {0 0 0};
    %pushi/vec4 100, 0, 32;
    %mod/s;
    %store/vec4 v0000021e054f8c40_0, 0, 32;
    %load/vec4 v0000021e054f8c40_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_1.20, 5;
    %load/vec4 v0000021e054f8c40_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000021e054f8c40_0, 0, 32;
T_1.20 ;
    %load/vec4 v0000021e054f8c40_0;
    %load/vec4 v0000021e054fa0e0_0;
    %cmp/s;
    %jmp/0xz  T_1.22, 5;
    %vpi_func 2 66 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %store/vec4 v0000021e054fa400_0, 0, 32;
    %load/vec4 v0000021e054fa400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000021e054f95a0_0, 0, 32;
    %jmp T_1.29;
T_1.24 ;
    %pushi/vec4 2139095040, 0, 32;
    %store/vec4 v0000021e054f95a0_0, 0, 32;
    %jmp T_1.29;
T_1.25 ;
    %pushi/vec4 4286578688, 0, 32;
    %store/vec4 v0000021e054f95a0_0, 0, 32;
    %jmp T_1.29;
T_1.26 ;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0000021e054f95a0_0, 0, 32;
    %jmp T_1.29;
T_1.27 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021e054f95a0_0, 0, 32;
    %jmp T_1.29;
T_1.29 ;
    %pop/vec4 1;
    %jmp T_1.23;
T_1.22 ;
    %vpi_func 2 75 "$random" 32 {0 0 0};
    %vpi_func 2 75 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0000021e054f95a0_0, 0, 32;
    %load/vec4 v0000021e054f95a0_0;
    %parti/s 8, 23, 6;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_1.30, 4;
    %pushi/vec4 254, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021e054f95a0_0, 4, 8;
T_1.30 ;
T_1.23 ;
    %load/vec4 v0000021e054f95a0_0;
    %ret/vec4 0, 0, 32;  Assign to random_float (store_vec4_to_lval)
    %end;
S_0000021e054fcdd0 .scope task, "run_tests" "run_tests" 2 129, 2 129 0, S_0000021e054faed0;
 .timescale -9 -12;
v0000021e054f93c0_0 .var/i "error_counter", 31 0;
v0000021e054fa900_0 .var "op_code", 1 0;
v0000021e054f8ba0_0 .var "op_name", 96 1;
TD_fpu_random_tester.run_tests ;
    %load/vec4 v0000021e054fa900_0;
    %store/vec4 v0000021e0556c880_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021e0556c6a0_0, 0, 32;
T_2.32 ;
    %load/vec4 v0000021e0556c6a0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_2.33, 5;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000021e054fa0e0_0, 0, 32;
    %callf/vec4 TD_fpu_random_tester.random_float, S_0000021e054fbff0;
    %store/vec4 v0000021e0556c100_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000021e054fa0e0_0, 0, 32;
    %callf/vec4 TD_fpu_random_tester.random_float, S_0000021e054fbff0;
    %store/vec4 v0000021e0556bca0_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0000021e0556c100_0;
    %store/vec4 v0000021e0556c2e0_0, 0, 32;
    %load/vec4 v0000021e0556bca0_0;
    %store/vec4 v0000021e0556bde0_0, 0, 32;
    %load/vec4 v0000021e0556cba0_0;
    %store/vec4 v0000021e0556c420_0, 0, 32;
    %load/vec4 v0000021e054fa900_0;
    %store/vec4 v0000021e0556be80_0, 0, 2;
    %load/vec4 v0000021e054f8ba0_0;
    %store/vec4 v0000021e0556d280_0, 0, 96;
    %load/vec4 v0000021e054f93c0_0;
    %store/vec4 v0000021e0556c060_0, 0, 32;
    %fork TD_fpu_random_tester.verify_result, S_0000021e05568740;
    %join;
    %load/vec4 v0000021e0556c060_0;
    %store/vec4 v0000021e054f93c0_0, 0, 32;
    %load/vec4 v0000021e0556d0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021e0556d0a0_0, 0, 32;
    %load/vec4 v0000021e0556c6a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021e0556c6a0_0, 0, 32;
    %jmp T_2.32;
T_2.33 ;
    %end;
S_0000021e05438530 .scope module, "uut" "fpu_top" 2 17, 3 3 0, S_0000021e054faed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "op";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "error";
    .port_info 5 /OUTPUT 1 "underflow";
    .port_info 6 /OUTPUT 1 "overflow";
v0000021e0556a9e0_0 .net "a", 31 0, v0000021e0556c100_0;  1 drivers
v0000021e0556ad00_0 .net "adder_err", 0 0, v0000021e055503a0_0;  1 drivers
v0000021e0556b700_0 .net "adder_ovf", 0 0, L_0000021e054f3930;  1 drivers
v0000021e055699a0_0 .net "adder_res", 31 0, v0000021e0554f9a0_0;  1 drivers
v0000021e0556b7a0_0 .net "adder_udf", 0 0, L_0000021e054f31c0;  1 drivers
v0000021e0556b840_0 .net "b", 31 0, v0000021e0556bca0_0;  1 drivers
v0000021e0556b8e0_0 .net "div_err", 0 0, v0000021e05566c20_0;  1 drivers
v0000021e0556ba20_0 .net "div_ovf", 0 0, v0000021e05566ae0_0;  1 drivers
v0000021e0556bac0_0 .net "div_res", 31 0, v0000021e055671c0_0;  1 drivers
v0000021e0556c1a0_0 .net "div_udf", 0 0, v0000021e05565c80_0;  1 drivers
v0000021e0556c920_0 .net "error", 0 0, v0000021e0556a800_0;  alias, 1 drivers
v0000021e0556bfc0_0 .net "mult_err", 0 0, L_0000021e054f3000;  1 drivers
v0000021e0556c240_0 .net "mult_ovf", 0 0, L_0000021e054f3f50;  1 drivers
v0000021e0556c560_0 .net "mult_res", 31 0, L_0000021e054f2ac0;  1 drivers
v0000021e0556c9c0_0 .net "mult_udf", 0 0, L_0000021e054f3070;  1 drivers
v0000021e0556cec0_0 .net "op", 1 0, v0000021e0556c880_0;  1 drivers
v0000021e0556d1e0_0 .net "overflow", 0 0, v0000021e0556b480_0;  alias, 1 drivers
v0000021e0556bd40_0 .net "result", 31 0, v0000021e0556b5c0_0;  alias, 1 drivers
v0000021e0556bf20_0 .net "underflow", 0 0, v0000021e0556b660_0;  alias, 1 drivers
L_0000021e0556e130 .part v0000021e0556c880_0, 0, 1;
S_0000021e054386c0 .scope module, "adder" "fpu_adder_top" 3 23, 4 22 0, S_0000021e05438530;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "substract";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "error";
    .port_info 5 /OUTPUT 1 "underflow";
    .port_info 6 /OUTPUT 1 "overflow";
    .port_info 7 /OUTPUT 8 "aligned_exp";
    .port_info 8 /OUTPUT 24 "aligned_mantissa_a";
    .port_info 9 /OUTPUT 24 "aligned_mantissa_b";
    .port_info 10 /OUTPUT 25 "sum_result";
    .port_info 11 /OUTPUT 1 "sum_sign";
    .port_info 12 /OUTPUT 23 "normalized_mantissa";
    .port_info 13 /OUTPUT 8 "normalized_exp";
    .port_info 14 /OUTPUT 23 "rounded_mantissa";
    .port_info 15 /OUTPUT 8 "final_exp";
L_0000021e054f3d90 .functor BUFZ 8, v0000021e0555acf0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000021e054f3cb0 .functor NOT 1, v0000021e05550d00_0, C4<0>, C4<0>, C4<0>;
L_0000021e054f35b0 .functor OR 1, v0000021e05550300_0, v0000021e0554f720_0, C4<0>, C4<0>;
L_0000021e054f2f90 .functor OR 1, L_0000021e054f35b0, v0000021e055506c0_0, C4<0>, C4<0>;
L_0000021e054f3310 .functor OR 1, L_0000021e054f2f90, v0000021e0554fb80_0, C4<0>, C4<0>;
L_0000021e054f31c0 .functor AND 1, v0000021e0555d020_0, L_0000021e0556fc10, C4<1>, C4<1>;
L_0000021e054f37e0 .functor OR 1, v0000021e05550300_0, v0000021e0554f720_0, C4<0>, C4<0>;
L_0000021e054f3af0 .functor OR 1, L_0000021e054f37e0, v0000021e055506c0_0, C4<0>, C4<0>;
L_0000021e054f34d0 .functor OR 1, L_0000021e054f3af0, v0000021e0554fb80_0, C4<0>, C4<0>;
L_0000021e054f3690 .functor AND 1, L_0000021e0556e950, L_0000021e0556d870, C4<1>, C4<1>;
L_0000021e054f3930 .functor OR 1, v0000021e0555d8e0_0, L_0000021e054f3690, C4<0>, C4<0>;
L_0000021e054f3e00 .functor OR 1, v0000021e055509e0_0, v0000021e05550800_0, C4<0>, C4<0>;
L_0000021e054f2ba0 .functor OR 1, v0000021e05550300_0, v0000021e0554f720_0, C4<0>, C4<0>;
L_0000021e054f3700 .functor OR 1, v0000021e055506c0_0, v0000021e0554fb80_0, C4<0>, C4<0>;
L_0000021e054f39a0 .functor OR 1, L_0000021e054f3700, v0000021e054f96e0_0, C4<0>, C4<0>;
v0000021e0555de80_0 .net *"_ivl_13", 22 0, L_0000021e0556da50;  1 drivers
v0000021e0555d980_0 .net *"_ivl_17", 0 0, L_0000021e054f35b0;  1 drivers
v0000021e0555da20_0 .net *"_ivl_19", 0 0, L_0000021e054f2f90;  1 drivers
v0000021e0555ce40_0 .net *"_ivl_21", 0 0, L_0000021e054f3310;  1 drivers
v0000021e0555ca80_0 .net *"_ivl_23", 0 0, L_0000021e0556fc10;  1 drivers
L_0000021e05571b70 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000021e0555c940_0 .net/2u *"_ivl_26", 7 0, L_0000021e05571b70;  1 drivers
v0000021e0555cf80_0 .net *"_ivl_28", 0 0, L_0000021e0556e950;  1 drivers
v0000021e0555e240_0 .net *"_ivl_31", 0 0, L_0000021e054f37e0;  1 drivers
v0000021e0555d700_0 .net *"_ivl_33", 0 0, L_0000021e054f3af0;  1 drivers
v0000021e0555d840_0 .net *"_ivl_35", 0 0, L_0000021e054f34d0;  1 drivers
v0000021e0555cda0_0 .net *"_ivl_37", 0 0, L_0000021e0556d870;  1 drivers
v0000021e0555dfc0_0 .net *"_ivl_39", 0 0, L_0000021e054f3690;  1 drivers
v0000021e0555e100_0 .net *"_ivl_4", 0 0, L_0000021e054f3cb0;  1 drivers
v0000021e0555c620_0 .net *"_ivl_46", 0 0, L_0000021e054f3700;  1 drivers
v0000021e0555e2e0_0 .net "a", 31 0, v0000021e0556c100_0;  alias, 1 drivers
v0000021e0555c440_0 .net "adder_overflow", 0 0, v0000021e054fa4a0_0;  1 drivers
v0000021e0555e060_0 .net "aligned_exp", 7 0, v0000021e054fa860_0;  1 drivers
v0000021e0555dac0_0 .net "aligned_mantissa_a", 23 0, v0000021e054f9960_0;  1 drivers
v0000021e0555d520_0 .net "aligned_mantissa_b", 23 0, v0000021e054f8b00_0;  1 drivers
v0000021e0555cd00_0 .net "b", 31 0, v0000021e0556bca0_0;  alias, 1 drivers
v0000021e0555cee0_0 .net "error", 0 0, v0000021e055503a0_0;  alias, 1 drivers
v0000021e0555c580_0 .net "exp_a", 7 0, v0000021e0554fa40_0;  1 drivers
v0000021e0555d2a0_0 .net "exp_b", 7 0, v0000021e0554ff40_0;  1 drivers
v0000021e0555dc00_0 .net "final_exp", 7 0, v0000021e0555d5c0_0;  1 drivers
v0000021e0555dca0_0 .net "guard", 0 0, L_0000021e0556e270;  1 drivers
v0000021e0555cbc0_0 .net "is_inf_a", 0 0, v0000021e05550300_0;  1 drivers
v0000021e0555e1a0_0 .net "is_inf_b", 0 0, v0000021e0554f720_0;  1 drivers
v0000021e0555d480_0 .net "is_invalid_add", 0 0, v0000021e054f96e0_0;  1 drivers
v0000021e0555dd40_0 .net "is_invalid_align", 0 0, v0000021e054f9640_0;  1 drivers
v0000021e0555dde0_0 .net "is_nan_a", 0 0, v0000021e055506c0_0;  1 drivers
v0000021e0555df20_0 .net "is_nan_b", 0 0, v0000021e0554fb80_0;  1 drivers
v0000021e0555c6c0_0 .net "is_zero_a", 0 0, v0000021e055509e0_0;  1 drivers
v0000021e0555d200_0 .net "is_zero_b", 0 0, v0000021e05550800_0;  1 drivers
v0000021e0555c760_0 .net "mantissa_a", 23 0, v0000021e055512a0_0;  1 drivers
v0000021e0555c800_0 .net "mantissa_b", 23 0, v0000021e0554fe00_0;  1 drivers
v0000021e0555d3e0_0 .net "norm_overflow", 0 0, v0000021e0555d8e0_0;  1 drivers
v0000021e0555c9e0_0 .net "normalized_exp", 7 0, L_0000021e054f3d90;  1 drivers
v0000021e0555cb20_0 .net "normalized_mant", 23 0, v0000021e0555c8a0_0;  1 drivers
v0000021e05562240_0 .net "normalized_mantissa", 22 0, L_0000021e0556cd80;  1 drivers
v0000021e05561f20_0 .net "overflow", 0 0, L_0000021e054f3930;  alias, 1 drivers
v0000021e055618e0_0 .net "pre_round_exp", 7 0, v0000021e0555acf0_0;  1 drivers
v0000021e05561b60_0 .net "result", 31 0, v0000021e0554f9a0_0;  alias, 1 drivers
v0000021e05561980_0 .net "round", 0 0, L_0000021e0556fb70;  1 drivers
v0000021e05561ca0_0 .net "rounded_mantissa", 22 0, v0000021e0555d160_0;  1 drivers
v0000021e055613e0_0 .net "sign_a", 0 0, v0000021e0554fae0_0;  1 drivers
v0000021e05561c00_0 .net "sign_b", 0 0, v0000021e05550d00_0;  1 drivers
v0000021e05561700_0 .net "sticky", 0 0, L_0000021e0556e8b0;  1 drivers
v0000021e05561020_0 .net "substract", 0 0, L_0000021e0556e130;  1 drivers
v0000021e05561480_0 .net "sum_result", 24 0, v0000021e054fa680_0;  1 drivers
v0000021e05562060_0 .net "sum_sign", 0 0, v0000021e054f9820_0;  1 drivers
v0000021e05561520_0 .net "underflow", 0 0, L_0000021e054f31c0;  alias, 1 drivers
v0000021e055610c0_0 .net "underflow_flag", 0 0, v0000021e0555d020_0;  1 drivers
L_0000021e0556cd80 .part v0000021e0555c8a0_0, 0, 23;
L_0000021e0556cf60 .functor MUXZ 1, v0000021e05550d00_0, L_0000021e054f3cb0, L_0000021e0556e130, C4<>;
L_0000021e0556e270 .part v0000021e054fa680_0, 1, 1;
L_0000021e0556fb70 .part v0000021e054fa680_0, 0, 1;
L_0000021e0556da50 .part v0000021e054fa680_0, 2, 23;
L_0000021e0556e8b0 .reduce/or L_0000021e0556da50;
L_0000021e0556fc10 .reduce/nor L_0000021e054f3310;
L_0000021e0556e950 .cmp/eq 8, v0000021e0555d5c0_0, L_0000021e05571b70;
L_0000021e0556d870 .reduce/nor L_0000021e054f34d0;
S_0000021e05438850 .scope module, "adder" "mantissa_adder" 4 102, 5 3 0, S_0000021e054386c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sign_a";
    .port_info 1 /INPUT 1 "sign_b";
    .port_info 2 /INPUT 24 "mantissa_a";
    .port_info 3 /INPUT 24 "mantissa_b";
    .port_info 4 /INPUT 8 "exponent_in";
    .port_info 5 /INPUT 1 "is_inf_a";
    .port_info 6 /INPUT 1 "is_inf_b";
    .port_info 7 /INPUT 1 "is_nan_a";
    .port_info 8 /INPUT 1 "is_nan_b";
    .port_info 9 /INPUT 1 "is_invalid_in";
    .port_info 10 /OUTPUT 25 "sum_result";
    .port_info 11 /OUTPUT 1 "result_sign";
    .port_info 12 /OUTPUT 1 "is_invalid_out";
    .port_info 13 /OUTPUT 1 "overflow_flag";
v0000021e054f9d20_0 .net "exponent_in", 7 0, v0000021e054fa860_0;  alias, 1 drivers
v0000021e054fa180_0 .net "is_inf_a", 0 0, v0000021e05550300_0;  alias, 1 drivers
v0000021e054f8e20_0 .net "is_inf_b", 0 0, v0000021e0554f720_0;  alias, 1 drivers
v0000021e054f9a00_0 .net "is_invalid_in", 0 0, v0000021e054f9640_0;  alias, 1 drivers
v0000021e054f96e0_0 .var "is_invalid_out", 0 0;
v0000021e054f9be0_0 .net "is_nan_a", 0 0, v0000021e055506c0_0;  alias, 1 drivers
v0000021e054f9780_0 .net "is_nan_b", 0 0, v0000021e0554fb80_0;  alias, 1 drivers
v0000021e054f9460_0 .net "mantissa_a", 23 0, v0000021e054f9960_0;  alias, 1 drivers
v0000021e054f9dc0_0 .net "mantissa_b", 23 0, v0000021e054f8b00_0;  alias, 1 drivers
v0000021e054f8ec0_0 .var "operand_a", 24 0;
v0000021e054fa2c0_0 .var "operand_b", 24 0;
v0000021e054fa4a0_0 .var "overflow_flag", 0 0;
v0000021e054f9820_0 .var "result_sign", 0 0;
v0000021e054fa540_0 .net "sign_a", 0 0, v0000021e0554fae0_0;  alias, 1 drivers
v0000021e054f98c0_0 .net "sign_b", 0 0, L_0000021e0556cf60;  1 drivers
v0000021e054fa5e0_0 .var "sum", 25 0;
v0000021e054fa680_0 .var "sum_result", 24 0;
E_0000021e054c4d20/0 .event edge, v0000021e054f9be0_0, v0000021e054f9780_0, v0000021e054f9a00_0, v0000021e054fa180_0;
E_0000021e054c4d20/1 .event edge, v0000021e054f8e20_0, v0000021e054fa540_0, v0000021e054f98c0_0, v0000021e054f9460_0;
E_0000021e054c4d20/2 .event edge, v0000021e054f9dc0_0, v0000021e054f8ec0_0, v0000021e054fa2c0_0, v0000021e054fa5e0_0;
E_0000021e054c4d20/3 .event edge, v0000021e054f9d20_0;
E_0000021e054c4d20 .event/or E_0000021e054c4d20/0, E_0000021e054c4d20/1, E_0000021e054c4d20/2, E_0000021e054c4d20/3;
S_0000021e0541a290 .scope module, "aligner" "align_adder" 4 84, 6 5 0, S_0000021e054386c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "exp_a";
    .port_info 1 /INPUT 8 "exp_b";
    .port_info 2 /INPUT 24 "mantissa_a";
    .port_info 3 /INPUT 24 "mantissa_b";
    .port_info 4 /INPUT 1 "is_zero_a";
    .port_info 5 /INPUT 1 "is_zero_b";
    .port_info 6 /INPUT 1 "is_inf_a";
    .port_info 7 /INPUT 1 "is_inf_b";
    .port_info 8 /INPUT 1 "is_nan_a";
    .port_info 9 /INPUT 1 "is_nan_b";
    .port_info 10 /OUTPUT 8 "final_exp";
    .port_info 11 /OUTPUT 24 "aligned_mantissa_a";
    .port_info 12 /OUTPUT 24 "aligned_mantissa_b";
    .port_info 13 /OUTPUT 1 "is_invalid";
v0000021e054f9960_0 .var "aligned_mantissa_a", 23 0;
v0000021e054f8b00_0 .var "aligned_mantissa_b", 23 0;
v0000021e054f8f60_0 .net "exp_a", 7 0, v0000021e0554fa40_0;  alias, 1 drivers
v0000021e054fa720_0 .net "exp_b", 7 0, v0000021e0554ff40_0;  alias, 1 drivers
v0000021e054fa7c0_0 .var "exp_diff", 7 0;
v0000021e054fa860_0 .var "final_exp", 7 0;
v0000021e054f9000_0 .net "is_inf_a", 0 0, v0000021e05550300_0;  alias, 1 drivers
v0000021e054f8d80_0 .net "is_inf_b", 0 0, v0000021e0554f720_0;  alias, 1 drivers
v0000021e054f9640_0 .var "is_invalid", 0 0;
v0000021e054f8ce0_0 .net "is_nan_a", 0 0, v0000021e055506c0_0;  alias, 1 drivers
v0000021e054f90a0_0 .net "is_nan_b", 0 0, v0000021e0554fb80_0;  alias, 1 drivers
v0000021e054f9140_0 .net "is_zero_a", 0 0, v0000021e055509e0_0;  alias, 1 drivers
v0000021e054f91e0_0 .net "is_zero_b", 0 0, v0000021e05550800_0;  alias, 1 drivers
v0000021e054f9320_0 .net "mantissa_a", 23 0, v0000021e055512a0_0;  alias, 1 drivers
v0000021e054f9280_0 .net "mantissa_b", 23 0, v0000021e0554fe00_0;  alias, 1 drivers
E_0000021e054c4ee0/0 .event edge, v0000021e054f9be0_0, v0000021e054f9780_0, v0000021e054f9320_0, v0000021e054f9280_0;
E_0000021e054c4ee0/1 .event edge, v0000021e054fa180_0, v0000021e054f8e20_0, v0000021e054f9140_0, v0000021e054f91e0_0;
E_0000021e054c4ee0/2 .event edge, v0000021e054f8f60_0, v0000021e054fa720_0, v0000021e054fa7c0_0;
E_0000021e054c4ee0 .event/or E_0000021e054c4ee0/0, E_0000021e054c4ee0/1, E_0000021e054c4ee0/2;
S_0000021e0541a510 .scope module, "assembler" "res_asm" 4 150, 7 3 0, S_0000021e054386c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sign";
    .port_info 1 /INPUT 8 "exponent";
    .port_info 2 /INPUT 23 "mantissa";
    .port_info 3 /INPUT 1 "is_zero";
    .port_info 4 /INPUT 1 "is_inf";
    .port_info 5 /INPUT 1 "is_nan";
    .port_info 6 /INPUT 1 "underflow";
    .port_info 7 /INPUT 1 "overflow";
    .port_info 8 /OUTPUT 32 "result";
    .port_info 9 /OUTPUT 1 "error";
v0000021e055503a0_0 .var "error", 0 0;
v0000021e0554ffe0_0 .net "exponent", 7 0, v0000021e0555d5c0_0;  alias, 1 drivers
v0000021e05550080_0 .net "is_inf", 0 0, L_0000021e054f2ba0;  1 drivers
v0000021e05550260_0 .net "is_nan", 0 0, L_0000021e054f39a0;  1 drivers
v0000021e05550120_0 .net "is_zero", 0 0, L_0000021e054f3e00;  1 drivers
v0000021e0554f900_0 .net "mantissa", 22 0, v0000021e0555d160_0;  alias, 1 drivers
v0000021e0554fea0_0 .net "overflow", 0 0, L_0000021e054f3930;  alias, 1 drivers
v0000021e0554f9a0_0 .var "result", 31 0;
v0000021e05550c60_0 .net "sign", 0 0, v0000021e054f9820_0;  alias, 1 drivers
v0000021e0554f860_0 .net "underflow", 0 0, L_0000021e054f31c0;  alias, 1 drivers
E_0000021e054c53a0/0 .event edge, v0000021e05550260_0, v0000021e0554fea0_0, v0000021e0554f860_0, v0000021e05550080_0;
E_0000021e054c53a0/1 .event edge, v0000021e054f9820_0, v0000021e05550120_0, v0000021e0554ffe0_0, v0000021e0554f900_0;
E_0000021e054c53a0 .event/or E_0000021e054c53a0/0, E_0000021e054c53a0/1;
S_0000021e0542a010 .scope module, "decoder_a" "float_deco" 4 63, 8 3 0, S_0000021e054386c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "num";
    .port_info 1 /OUTPUT 1 "sign";
    .port_info 2 /OUTPUT 8 "exponent";
    .port_info 3 /OUTPUT 24 "mantissa";
    .port_info 4 /OUTPUT 1 "is_zero";
    .port_info 5 /OUTPUT 1 "is_inf";
    .port_info 6 /OUTPUT 1 "is_nan";
v0000021e0554fa40_0 .var "exponent", 7 0;
v0000021e05550300_0 .var "is_inf", 0 0;
v0000021e055506c0_0 .var "is_nan", 0 0;
v0000021e055509e0_0 .var "is_zero", 0 0;
v0000021e055512a0_0 .var "mantissa", 23 0;
v0000021e05551200_0 .net "num", 31 0, v0000021e0556c100_0;  alias, 1 drivers
v0000021e0554fae0_0 .var "sign", 0 0;
E_0000021e054c4fe0 .event edge, v0000021e05551200_0, v0000021e054f8f60_0, v0000021e054fa180_0, v0000021e054f9be0_0;
S_0000021e0542a1a0 .scope module, "decoder_b" "float_deco" 4 73, 8 3 0, S_0000021e054386c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "num";
    .port_info 1 /OUTPUT 1 "sign";
    .port_info 2 /OUTPUT 8 "exponent";
    .port_info 3 /OUTPUT 24 "mantissa";
    .port_info 4 /OUTPUT 1 "is_zero";
    .port_info 5 /OUTPUT 1 "is_inf";
    .port_info 6 /OUTPUT 1 "is_nan";
v0000021e0554ff40_0 .var "exponent", 7 0;
v0000021e0554f720_0 .var "is_inf", 0 0;
v0000021e0554fb80_0 .var "is_nan", 0 0;
v0000021e05550800_0 .var "is_zero", 0 0;
v0000021e0554fe00_0 .var "mantissa", 23 0;
v0000021e055510c0_0 .net "num", 31 0, v0000021e0556bca0_0;  alias, 1 drivers
v0000021e05550d00_0 .var "sign", 0 0;
E_0000021e054c5620 .event edge, v0000021e055510c0_0, v0000021e054fa720_0, v0000021e054f8e20_0, v0000021e054f9780_0;
S_0000021e05559f10 .scope module, "norm" "normalizer" 4 120, 9 3 0, S_0000021e054386c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "sum_result";
    .port_info 1 /INPUT 8 "exponent_in";
    .port_info 2 /INPUT 1 "overflow_flag";
    .port_info 3 /OUTPUT 24 "mantissa_out";
    .port_info 4 /OUTPUT 8 "exponent_out";
    .port_info 5 /OUTPUT 1 "underflow";
    .port_info 6 /OUTPUT 1 "overflow";
v0000021e0554f540_0 .net *"_ivl_1", 0 0, L_0000021e0556f350;  1 drivers
L_0000021e055714f8 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0000021e0554fc20_0 .net/2u *"_ivl_10", 4 0, L_0000021e055714f8;  1 drivers
v0000021e0554fcc0_0 .net *"_ivl_100", 4 0, L_0000021e0556f530;  1 drivers
v0000021e0554f7c0_0 .net *"_ivl_102", 4 0, L_0000021e0556f5d0;  1 drivers
v0000021e055501c0_0 .net *"_ivl_104", 4 0, L_0000021e0556e810;  1 drivers
v0000021e0554f400_0 .net *"_ivl_106", 4 0, L_0000021e0556e590;  1 drivers
v0000021e0554f4a0_0 .net *"_ivl_108", 4 0, L_0000021e0556edb0;  1 drivers
v0000021e0554fd60_0 .net *"_ivl_110", 4 0, L_0000021e0556e4f0;  1 drivers
v0000021e0554f680_0 .net *"_ivl_112", 4 0, L_0000021e0556deb0;  1 drivers
v0000021e05550760_0 .net *"_ivl_114", 4 0, L_0000021e0556f670;  1 drivers
v0000021e05550940_0 .net *"_ivl_116", 4 0, L_0000021e0556e9f0;  1 drivers
v0000021e05550440_0 .net *"_ivl_118", 4 0, L_0000021e0556f710;  1 drivers
v0000021e05550a80_0 .net *"_ivl_120", 4 0, L_0000021e0556e6d0;  1 drivers
v0000021e05550b20_0 .net *"_ivl_122", 4 0, L_0000021e0556de10;  1 drivers
v0000021e055504e0_0 .net *"_ivl_124", 4 0, L_0000021e0556df50;  1 drivers
v0000021e05550580_0 .net *"_ivl_126", 4 0, L_0000021e0556f8f0;  1 drivers
v0000021e05550620_0 .net *"_ivl_128", 4 0, L_0000021e0556d9b0;  1 drivers
v0000021e05550bc0_0 .net *"_ivl_13", 0 0, L_0000021e0556f0d0;  1 drivers
v0000021e055508a0_0 .net *"_ivl_130", 4 0, L_0000021e0556e770;  1 drivers
v0000021e05550da0_0 .net *"_ivl_132", 4 0, L_0000021e0556dd70;  1 drivers
v0000021e05550f80_0 .net *"_ivl_134", 4 0, L_0000021e0556eef0;  1 drivers
v0000021e05550e40_0 .net *"_ivl_136", 4 0, L_0000021e0556dff0;  1 drivers
v0000021e05550ee0_0 .net *"_ivl_138", 4 0, L_0000021e0556d5f0;  1 drivers
L_0000021e05571540 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0000021e05551020_0 .net/2u *"_ivl_14", 4 0, L_0000021e05571540;  1 drivers
v0000021e0554f5e0_0 .net *"_ivl_140", 4 0, L_0000021e0556fa30;  1 drivers
v0000021e05551160_0 .net *"_ivl_142", 4 0, L_0000021e0556d730;  1 drivers
v0000021e0555ad90_0 .net *"_ivl_17", 0 0, L_0000021e0556f3f0;  1 drivers
L_0000021e05571588 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0000021e0555a610_0 .net/2u *"_ivl_18", 4 0, L_0000021e05571588;  1 drivers
L_0000021e05571468 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021e0555a570_0 .net/2u *"_ivl_2", 4 0, L_0000021e05571468;  1 drivers
v0000021e0555be70_0 .net *"_ivl_21", 0 0, L_0000021e0556daf0;  1 drivers
L_0000021e055715d0 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0000021e0555b790_0 .net/2u *"_ivl_22", 4 0, L_0000021e055715d0;  1 drivers
v0000021e0555bf10_0 .net *"_ivl_25", 0 0, L_0000021e0556f850;  1 drivers
L_0000021e05571618 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0000021e0555b8d0_0 .net/2u *"_ivl_26", 4 0, L_0000021e05571618;  1 drivers
v0000021e0555b3d0_0 .net *"_ivl_29", 0 0, L_0000021e0556dc30;  1 drivers
L_0000021e05571660 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0000021e0555abb0_0 .net/2u *"_ivl_30", 4 0, L_0000021e05571660;  1 drivers
v0000021e0555ac50_0 .net *"_ivl_33", 0 0, L_0000021e0556e630;  1 drivers
L_0000021e055716a8 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0000021e0555a6b0_0 .net/2u *"_ivl_34", 4 0, L_0000021e055716a8;  1 drivers
v0000021e0555b0b0_0 .net *"_ivl_37", 0 0, L_0000021e0556f030;  1 drivers
L_0000021e055716f0 .functor BUFT 1, C4<01001>, C4<0>, C4<0>, C4<0>;
v0000021e0555b150_0 .net/2u *"_ivl_38", 4 0, L_0000021e055716f0;  1 drivers
v0000021e0555b830_0 .net *"_ivl_41", 0 0, L_0000021e0556f170;  1 drivers
L_0000021e05571738 .functor BUFT 1, C4<01010>, C4<0>, C4<0>, C4<0>;
v0000021e0555b1f0_0 .net/2u *"_ivl_42", 4 0, L_0000021e05571738;  1 drivers
v0000021e0555a9d0_0 .net *"_ivl_45", 0 0, L_0000021e0556f210;  1 drivers
L_0000021e05571780 .functor BUFT 1, C4<01011>, C4<0>, C4<0>, C4<0>;
v0000021e0555bc90_0 .net/2u *"_ivl_46", 4 0, L_0000021e05571780;  1 drivers
v0000021e0555a890_0 .net *"_ivl_49", 0 0, L_0000021e0556e1d0;  1 drivers
v0000021e0555b5b0_0 .net *"_ivl_5", 0 0, L_0000021e0556ee50;  1 drivers
L_0000021e055717c8 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0000021e0555aa70_0 .net/2u *"_ivl_50", 4 0, L_0000021e055717c8;  1 drivers
v0000021e0555bfb0_0 .net *"_ivl_53", 0 0, L_0000021e0556f990;  1 drivers
L_0000021e05571810 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0000021e0555ae30_0 .net/2u *"_ivl_54", 4 0, L_0000021e05571810;  1 drivers
v0000021e0555b970_0 .net *"_ivl_57", 0 0, L_0000021e0556db90;  1 drivers
L_0000021e05571858 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v0000021e0555b470_0 .net/2u *"_ivl_58", 4 0, L_0000021e05571858;  1 drivers
L_0000021e055714b0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000021e0555b010_0 .net/2u *"_ivl_6", 4 0, L_0000021e055714b0;  1 drivers
v0000021e0555ba10_0 .net *"_ivl_61", 0 0, L_0000021e0556f490;  1 drivers
L_0000021e055718a0 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v0000021e0555b650_0 .net/2u *"_ivl_62", 4 0, L_0000021e055718a0;  1 drivers
v0000021e0555c0f0_0 .net *"_ivl_65", 0 0, L_0000021e0556e310;  1 drivers
L_0000021e055718e8 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0000021e0555bbf0_0 .net/2u *"_ivl_66", 4 0, L_0000021e055718e8;  1 drivers
v0000021e0555b290_0 .net *"_ivl_69", 0 0, L_0000021e0556e3b0;  1 drivers
L_0000021e05571930 .functor BUFT 1, C4<10001>, C4<0>, C4<0>, C4<0>;
v0000021e0555bab0_0 .net/2u *"_ivl_70", 4 0, L_0000021e05571930;  1 drivers
v0000021e0555c2d0_0 .net *"_ivl_73", 0 0, L_0000021e0556e090;  1 drivers
L_0000021e05571978 .functor BUFT 1, C4<10010>, C4<0>, C4<0>, C4<0>;
v0000021e0555aed0_0 .net/2u *"_ivl_74", 4 0, L_0000021e05571978;  1 drivers
v0000021e0555bb50_0 .net *"_ivl_77", 0 0, L_0000021e0556e450;  1 drivers
L_0000021e055719c0 .functor BUFT 1, C4<10011>, C4<0>, C4<0>, C4<0>;
v0000021e0555b330_0 .net/2u *"_ivl_78", 4 0, L_0000021e055719c0;  1 drivers
v0000021e0555c190_0 .net *"_ivl_81", 0 0, L_0000021e0556f2b0;  1 drivers
L_0000021e05571a08 .functor BUFT 1, C4<10100>, C4<0>, C4<0>, C4<0>;
v0000021e0555b510_0 .net/2u *"_ivl_82", 4 0, L_0000021e05571a08;  1 drivers
v0000021e0555bd30_0 .net *"_ivl_85", 0 0, L_0000021e0556f7b0;  1 drivers
L_0000021e05571a50 .functor BUFT 1, C4<10101>, C4<0>, C4<0>, C4<0>;
v0000021e0555ab10_0 .net/2u *"_ivl_86", 4 0, L_0000021e05571a50;  1 drivers
v0000021e0555bdd0_0 .net *"_ivl_89", 0 0, L_0000021e0556d7d0;  1 drivers
v0000021e0555a930_0 .net *"_ivl_9", 0 0, L_0000021e0556ef90;  1 drivers
L_0000021e05571a98 .functor BUFT 1, C4<10110>, C4<0>, C4<0>, C4<0>;
v0000021e0555c230_0 .net/2u *"_ivl_90", 4 0, L_0000021e05571a98;  1 drivers
v0000021e0555c050_0 .net *"_ivl_93", 0 0, L_0000021e0556d4b0;  1 drivers
L_0000021e05571ae0 .functor BUFT 1, C4<10111>, C4<0>, C4<0>, C4<0>;
v0000021e0555a430_0 .net/2u *"_ivl_94", 4 0, L_0000021e05571ae0;  1 drivers
L_0000021e05571b28 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0000021e0555a4d0_0 .net/2u *"_ivl_96", 4 0, L_0000021e05571b28;  1 drivers
v0000021e0555b6f0_0 .net *"_ivl_98", 4 0, L_0000021e0556dcd0;  1 drivers
v0000021e0555a750_0 .var "exp_tmp", 7 0;
v0000021e0555a7f0_0 .net "exponent_in", 7 0, v0000021e054fa860_0;  alias, 1 drivers
v0000021e0555acf0_0 .var "exponent_out", 7 0;
v0000021e0555af70_0 .net "leading_zeros", 4 0, L_0000021e0556fad0;  1 drivers
v0000021e0555c8a0_0 .var "mantissa_out", 23 0;
v0000021e0555d8e0_0 .var "overflow", 0 0;
v0000021e0555d0c0_0 .net "overflow_flag", 0 0, v0000021e054fa4a0_0;  alias, 1 drivers
v0000021e0555d340_0 .net "sum_result", 24 0, v0000021e054fa680_0;  alias, 1 drivers
v0000021e0555d020_0 .var "underflow", 0 0;
E_0000021e054c54a0/0 .event edge, v0000021e054fa680_0, v0000021e054fa4a0_0, v0000021e054f9d20_0, v0000021e0555a750_0;
E_0000021e054c54a0/1 .event edge, v0000021e0555af70_0;
E_0000021e054c54a0 .event/or E_0000021e054c54a0/0, E_0000021e054c54a0/1;
L_0000021e0556f350 .part v0000021e054fa680_0, 23, 1;
L_0000021e0556ee50 .part v0000021e054fa680_0, 22, 1;
L_0000021e0556ef90 .part v0000021e054fa680_0, 21, 1;
L_0000021e0556f0d0 .part v0000021e054fa680_0, 20, 1;
L_0000021e0556f3f0 .part v0000021e054fa680_0, 19, 1;
L_0000021e0556daf0 .part v0000021e054fa680_0, 18, 1;
L_0000021e0556f850 .part v0000021e054fa680_0, 17, 1;
L_0000021e0556dc30 .part v0000021e054fa680_0, 16, 1;
L_0000021e0556e630 .part v0000021e054fa680_0, 15, 1;
L_0000021e0556f030 .part v0000021e054fa680_0, 14, 1;
L_0000021e0556f170 .part v0000021e054fa680_0, 13, 1;
L_0000021e0556f210 .part v0000021e054fa680_0, 12, 1;
L_0000021e0556e1d0 .part v0000021e054fa680_0, 11, 1;
L_0000021e0556f990 .part v0000021e054fa680_0, 10, 1;
L_0000021e0556db90 .part v0000021e054fa680_0, 9, 1;
L_0000021e0556f490 .part v0000021e054fa680_0, 8, 1;
L_0000021e0556e310 .part v0000021e054fa680_0, 7, 1;
L_0000021e0556e3b0 .part v0000021e054fa680_0, 6, 1;
L_0000021e0556e090 .part v0000021e054fa680_0, 5, 1;
L_0000021e0556e450 .part v0000021e054fa680_0, 4, 1;
L_0000021e0556f2b0 .part v0000021e054fa680_0, 3, 1;
L_0000021e0556f7b0 .part v0000021e054fa680_0, 2, 1;
L_0000021e0556d7d0 .part v0000021e054fa680_0, 1, 1;
L_0000021e0556d4b0 .part v0000021e054fa680_0, 0, 1;
L_0000021e0556dcd0 .functor MUXZ 5, L_0000021e05571b28, L_0000021e05571ae0, L_0000021e0556d4b0, C4<>;
L_0000021e0556f530 .functor MUXZ 5, L_0000021e0556dcd0, L_0000021e05571a98, L_0000021e0556d7d0, C4<>;
L_0000021e0556f5d0 .functor MUXZ 5, L_0000021e0556f530, L_0000021e05571a50, L_0000021e0556f7b0, C4<>;
L_0000021e0556e810 .functor MUXZ 5, L_0000021e0556f5d0, L_0000021e05571a08, L_0000021e0556f2b0, C4<>;
L_0000021e0556e590 .functor MUXZ 5, L_0000021e0556e810, L_0000021e055719c0, L_0000021e0556e450, C4<>;
L_0000021e0556edb0 .functor MUXZ 5, L_0000021e0556e590, L_0000021e05571978, L_0000021e0556e090, C4<>;
L_0000021e0556e4f0 .functor MUXZ 5, L_0000021e0556edb0, L_0000021e05571930, L_0000021e0556e3b0, C4<>;
L_0000021e0556deb0 .functor MUXZ 5, L_0000021e0556e4f0, L_0000021e055718e8, L_0000021e0556e310, C4<>;
L_0000021e0556f670 .functor MUXZ 5, L_0000021e0556deb0, L_0000021e055718a0, L_0000021e0556f490, C4<>;
L_0000021e0556e9f0 .functor MUXZ 5, L_0000021e0556f670, L_0000021e05571858, L_0000021e0556db90, C4<>;
L_0000021e0556f710 .functor MUXZ 5, L_0000021e0556e9f0, L_0000021e05571810, L_0000021e0556f990, C4<>;
L_0000021e0556e6d0 .functor MUXZ 5, L_0000021e0556f710, L_0000021e055717c8, L_0000021e0556e1d0, C4<>;
L_0000021e0556de10 .functor MUXZ 5, L_0000021e0556e6d0, L_0000021e05571780, L_0000021e0556f210, C4<>;
L_0000021e0556df50 .functor MUXZ 5, L_0000021e0556de10, L_0000021e05571738, L_0000021e0556f170, C4<>;
L_0000021e0556f8f0 .functor MUXZ 5, L_0000021e0556df50, L_0000021e055716f0, L_0000021e0556f030, C4<>;
L_0000021e0556d9b0 .functor MUXZ 5, L_0000021e0556f8f0, L_0000021e055716a8, L_0000021e0556e630, C4<>;
L_0000021e0556e770 .functor MUXZ 5, L_0000021e0556d9b0, L_0000021e05571660, L_0000021e0556dc30, C4<>;
L_0000021e0556dd70 .functor MUXZ 5, L_0000021e0556e770, L_0000021e05571618, L_0000021e0556f850, C4<>;
L_0000021e0556eef0 .functor MUXZ 5, L_0000021e0556dd70, L_0000021e055715d0, L_0000021e0556daf0, C4<>;
L_0000021e0556dff0 .functor MUXZ 5, L_0000021e0556eef0, L_0000021e05571588, L_0000021e0556f3f0, C4<>;
L_0000021e0556d5f0 .functor MUXZ 5, L_0000021e0556dff0, L_0000021e05571540, L_0000021e0556f0d0, C4<>;
L_0000021e0556fa30 .functor MUXZ 5, L_0000021e0556d5f0, L_0000021e055714f8, L_0000021e0556ef90, C4<>;
L_0000021e0556d730 .functor MUXZ 5, L_0000021e0556fa30, L_0000021e055714b0, L_0000021e0556ee50, C4<>;
L_0000021e0556fad0 .functor MUXZ 5, L_0000021e0556d730, L_0000021e05571468, L_0000021e0556f350, C4<>;
S_0000021e05559740 .scope module, "rounder" "rounder" 4 136, 10 3 0, S_0000021e054386c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "mantissa_in";
    .port_info 1 /INPUT 1 "guard";
    .port_info 2 /INPUT 1 "round";
    .port_info 3 /INPUT 1 "sticky";
    .port_info 4 /INPUT 8 "exponent_in";
    .port_info 5 /OUTPUT 23 "rounded_mantissa";
    .port_info 6 /OUTPUT 8 "exponent_out";
v0000021e0555c4e0_0 .net "exponent_in", 7 0, v0000021e0555acf0_0;  alias, 1 drivers
v0000021e0555d5c0_0 .var "exponent_out", 7 0;
v0000021e0555d7a0_0 .net "guard", 0 0, L_0000021e0556e270;  alias, 1 drivers
v0000021e0555d660_0 .net "mantissa_in", 23 0, v0000021e0555c8a0_0;  alias, 1 drivers
v0000021e0555db60_0 .net "round", 0 0, L_0000021e0556fb70;  alias, 1 drivers
v0000021e0555d160_0 .var "rounded_mantissa", 22 0;
v0000021e0555cc60_0 .net "sticky", 0 0, L_0000021e0556e8b0;  alias, 1 drivers
E_0000021e054c50a0/0 .event edge, v0000021e0555d7a0_0, v0000021e0555db60_0, v0000021e0555cc60_0, v0000021e0555c8a0_0;
E_0000021e054c50a0/1 .event edge, v0000021e0555acf0_0, v0000021e0554ffe0_0;
E_0000021e054c50a0 .event/or E_0000021e054c50a0/0, E_0000021e054c50a0/1;
S_0000021e05559d80 .scope module, "divider" "float_divider" 3 44, 11 1 0, S_0000021e05438530;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
    .port_info 3 /OUTPUT 1 "error";
    .port_info 4 /OUTPUT 1 "overflow";
    .port_info 5 /OUTPUT 1 "underflow";
v0000021e0555f040_0 .net/s *"_ivl_0", 31 0, L_0000021e05570a70;  1 drivers
L_0000021e05572158 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0000021e0555f0e0_0 .net/2s *"_ivl_2", 31 0, L_0000021e05572158;  1 drivers
v0000021e0555f180_0 .net/s *"_ivl_6", 31 0, L_0000021e0556ffd0;  1 drivers
L_0000021e055721a0 .functor BUFT 1, C4<11111111111111111111111110000001>, C4<0>, C4<0>, C4<0>;
v0000021e0555f220_0 .net/2s *"_ivl_8", 31 0, L_0000021e055721a0;  1 drivers
v0000021e0555f360_0 .net "a", 31 0, v0000021e0556c100_0;  alias, 1 drivers
v0000021e05565f00_0 .net "a_denormal", 0 0, L_0000021e054f2d60;  1 drivers
v0000021e05566540_0 .net "a_inf", 0 0, L_0000021e054f2c10;  1 drivers
v0000021e055660e0_0 .net "a_nan", 0 0, L_0000021e054f40a0;  1 drivers
v0000021e05567300_0 .net "a_zero", 0 0, L_0000021e054f3fc0;  1 drivers
v0000021e055662c0_0 .net "b", 31 0, v0000021e0556bca0_0;  alias, 1 drivers
v0000021e055664a0_0 .net "b_denormal", 0 0, L_0000021e054f4650;  1 drivers
v0000021e05566220_0 .net "b_inf", 0 0, L_0000021e054f30e0;  1 drivers
v0000021e05566fe0_0 .net "b_nan", 0 0, L_0000021e054f2cf0;  1 drivers
v0000021e05566400_0 .net "b_zero", 0 0, L_0000021e054f4030;  1 drivers
v0000021e05566c20_0 .var "error", 0 0;
v0000021e05566e00_0 .net/s "exp_diff", 9 0, v0000021e055608a0_0;  1 drivers
v0000021e05565dc0_0 .net "exp_overflow", 0 0, L_0000021e05571150;  1 drivers
v0000021e05566180_0 .net "exp_underflow", 0 0, L_0000021e05570cf0;  1 drivers
v0000021e05566900_0 .net "is_special_case", 0 0, v0000021e0555f720_0;  1 drivers
v0000021e05566360_0 .net "norm_a_mant", 23 0, v0000021e0555f7c0_0;  1 drivers
v0000021e055669a0_0 .net "norm_b_mant", 23 0, v0000021e05560940_0;  1 drivers
v0000021e05566a40_0 .net "normalized_result", 31 0, v0000021e055609e0_0;  1 drivers
v0000021e05566ae0_0 .var "overflow", 0 0;
v0000021e055665e0_0 .net "quotient_mant", 23 0, v0000021e0555eb40_0;  1 drivers
v0000021e05565e60_0 .net "res_sign", 0 0, L_0000021e054f46c0;  1 drivers
v0000021e055671c0_0 .var "result", 31 0;
v0000021e05565fa0_0 .net "special_result", 31 0, v0000021e0555ef00_0;  1 drivers
v0000021e05565c80_0 .var "underflow", 0 0;
E_0000021e054c60a0/0 .event edge, v0000021e0555f4a0_0, v0000021e05560080_0, v0000021e0555f540_0, v0000021e05560440_0;
E_0000021e054c60a0/1 .event edge, v0000021e0555ffe0_0, v0000021e0555eaa0_0, v0000021e05565dc0_0, v0000021e055609e0_0;
E_0000021e054c60a0/2 .event edge, v0000021e05566c20_0, v0000021e05566180_0, v0000021e0555f720_0, v0000021e0555ef00_0;
E_0000021e054c60a0 .event/or E_0000021e054c60a0/0, E_0000021e054c60a0/1, E_0000021e054c60a0/2;
L_0000021e05570a70 .extend/s 32, v0000021e055608a0_0;
L_0000021e05571150 .cmp/ge.s 32, L_0000021e05570a70, L_0000021e05572158;
L_0000021e0556ffd0 .extend/s 32, v0000021e055608a0_0;
L_0000021e05570cf0 .cmp/ge.s 32, L_0000021e055721a0, L_0000021e0556ffd0;
L_0000021e055d0650 .part v0000021e0556c100_0, 23, 8;
L_0000021e055d0790 .part v0000021e0556bca0_0, 23, 8;
L_0000021e055d1870 .part v0000021e0556c100_0, 0, 23;
L_0000021e055d1910 .part v0000021e0556bca0_0, 0, 23;
S_0000021e055598d0 .scope module, "detector" "special_cases_detector_div" 11 23, 12 1 0, S_0000021e05559d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "a_zero";
    .port_info 3 /OUTPUT 1 "b_zero";
    .port_info 4 /OUTPUT 1 "a_inf";
    .port_info 5 /OUTPUT 1 "b_inf";
    .port_info 6 /OUTPUT 1 "a_nan";
    .port_info 7 /OUTPUT 1 "b_nan";
    .port_info 8 /OUTPUT 1 "a_denormal";
    .port_info 9 /OUTPUT 1 "b_denormal";
    .port_info 10 /OUTPUT 1 "res_sign";
L_0000021e054f3fc0 .functor AND 1, L_0000021e05571290, L_0000021e05571330, C4<1>, C4<1>;
L_0000021e054f4030 .functor AND 1, L_0000021e0556fcb0, L_0000021e05570250, C4<1>, C4<1>;
L_0000021e054f2c10 .functor AND 1, L_0000021e05570390, L_0000021e055d0830, C4<1>, C4<1>;
L_0000021e054f30e0 .functor AND 1, L_0000021e055d05b0, L_0000021e055d0330, C4<1>, C4<1>;
L_0000021e054f40a0 .functor AND 1, L_0000021e055d1370, L_0000021e055d0b50, C4<1>, C4<1>;
L_0000021e054f2cf0 .functor AND 1, L_0000021e055d10f0, L_0000021e055d03d0, C4<1>, C4<1>;
L_0000021e054f2d60 .functor AND 1, L_0000021e055d06f0, L_0000021e055d1690, C4<1>, C4<1>;
L_0000021e054f4650 .functor AND 1, L_0000021e055d0bf0, L_0000021e055d0e70, C4<1>, C4<1>;
L_0000021e054f46c0 .functor XOR 1, L_0000021e05570d90, L_0000021e05570890, C4<0>, C4<0>;
L_0000021e055721e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000021e055622e0_0 .net/2u *"_ivl_12", 7 0, L_0000021e055721e8;  1 drivers
v0000021e055615c0_0 .net *"_ivl_14", 0 0, L_0000021e05571290;  1 drivers
L_0000021e05572230 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e055617a0_0 .net/2u *"_ivl_16", 22 0, L_0000021e05572230;  1 drivers
v0000021e055612a0_0 .net *"_ivl_18", 0 0, L_0000021e05571330;  1 drivers
L_0000021e05572278 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000021e05561160_0 .net/2u *"_ivl_22", 7 0, L_0000021e05572278;  1 drivers
v0000021e05561840_0 .net *"_ivl_24", 0 0, L_0000021e0556fcb0;  1 drivers
L_0000021e055722c0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e05561a20_0 .net/2u *"_ivl_26", 22 0, L_0000021e055722c0;  1 drivers
v0000021e05560f80_0 .net *"_ivl_28", 0 0, L_0000021e05570250;  1 drivers
L_0000021e05572308 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000021e05562100_0 .net/2u *"_ivl_32", 7 0, L_0000021e05572308;  1 drivers
v0000021e05560d00_0 .net *"_ivl_34", 0 0, L_0000021e05570390;  1 drivers
L_0000021e05572350 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e05561d40_0 .net/2u *"_ivl_36", 22 0, L_0000021e05572350;  1 drivers
v0000021e05561200_0 .net *"_ivl_38", 0 0, L_0000021e055d0830;  1 drivers
L_0000021e05572398 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000021e05561de0_0 .net/2u *"_ivl_42", 7 0, L_0000021e05572398;  1 drivers
v0000021e05561ac0_0 .net *"_ivl_44", 0 0, L_0000021e055d05b0;  1 drivers
L_0000021e055723e0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e05561660_0 .net/2u *"_ivl_46", 22 0, L_0000021e055723e0;  1 drivers
v0000021e05561e80_0 .net *"_ivl_48", 0 0, L_0000021e055d0330;  1 drivers
L_0000021e05572428 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000021e05560ee0_0 .net/2u *"_ivl_52", 7 0, L_0000021e05572428;  1 drivers
v0000021e05560c60_0 .net *"_ivl_54", 0 0, L_0000021e055d1370;  1 drivers
L_0000021e05572470 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e05561fc0_0 .net/2u *"_ivl_56", 22 0, L_0000021e05572470;  1 drivers
v0000021e055621a0_0 .net *"_ivl_58", 0 0, L_0000021e055d0b50;  1 drivers
L_0000021e055724b8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000021e05560da0_0 .net/2u *"_ivl_62", 7 0, L_0000021e055724b8;  1 drivers
v0000021e05561340_0 .net *"_ivl_64", 0 0, L_0000021e055d10f0;  1 drivers
L_0000021e05572500 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e05560e40_0 .net/2u *"_ivl_66", 22 0, L_0000021e05572500;  1 drivers
v0000021e05560260_0 .net *"_ivl_68", 0 0, L_0000021e055d03d0;  1 drivers
L_0000021e05572548 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000021e0555f2c0_0 .net/2u *"_ivl_72", 7 0, L_0000021e05572548;  1 drivers
v0000021e0555f400_0 .net *"_ivl_74", 0 0, L_0000021e055d06f0;  1 drivers
L_0000021e05572590 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e0555ff40_0 .net/2u *"_ivl_76", 22 0, L_0000021e05572590;  1 drivers
v0000021e0555e5a0_0 .net *"_ivl_78", 0 0, L_0000021e055d1690;  1 drivers
L_0000021e055725d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000021e055601c0_0 .net/2u *"_ivl_82", 7 0, L_0000021e055725d8;  1 drivers
v0000021e0555ee60_0 .net *"_ivl_84", 0 0, L_0000021e055d0bf0;  1 drivers
L_0000021e05572620 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e05560120_0 .net/2u *"_ivl_86", 22 0, L_0000021e05572620;  1 drivers
v0000021e0555fe00_0 .net *"_ivl_88", 0 0, L_0000021e055d0e70;  1 drivers
v0000021e0555f680_0 .net "a", 31 0, v0000021e0556c100_0;  alias, 1 drivers
v0000021e05560300_0 .net "a_denormal", 0 0, L_0000021e054f2d60;  alias, 1 drivers
v0000021e0555e960_0 .net "a_exp", 7 0, L_0000021e055701b0;  1 drivers
v0000021e0555ffe0_0 .net "a_inf", 0 0, L_0000021e054f2c10;  alias, 1 drivers
v0000021e0555ea00_0 .net "a_mant", 22 0, L_0000021e05570110;  1 drivers
v0000021e0555f4a0_0 .net "a_nan", 0 0, L_0000021e054f40a0;  alias, 1 drivers
v0000021e055606c0_0 .net "a_sign", 0 0, L_0000021e05570d90;  1 drivers
v0000021e0555f540_0 .net "a_zero", 0 0, L_0000021e054f3fc0;  alias, 1 drivers
v0000021e0555fa40_0 .net "b", 31 0, v0000021e0556bca0_0;  alias, 1 drivers
v0000021e0555fc20_0 .net "b_denormal", 0 0, L_0000021e054f4650;  alias, 1 drivers
v0000021e05560b20_0 .net "b_exp", 7 0, L_0000021e055702f0;  1 drivers
v0000021e0555eaa0_0 .net "b_inf", 0 0, L_0000021e054f30e0;  alias, 1 drivers
v0000021e0555edc0_0 .net "b_mant", 22 0, L_0000021e05570bb0;  1 drivers
v0000021e05560080_0 .net "b_nan", 0 0, L_0000021e054f2cf0;  alias, 1 drivers
v0000021e0555fae0_0 .net "b_sign", 0 0, L_0000021e05570890;  1 drivers
v0000021e05560440_0 .net "b_zero", 0 0, L_0000021e054f4030;  alias, 1 drivers
v0000021e0555fd60_0 .net "res_sign", 0 0, L_0000021e054f46c0;  alias, 1 drivers
L_0000021e05570d90 .part v0000021e0556c100_0, 31, 1;
L_0000021e05570890 .part v0000021e0556bca0_0, 31, 1;
L_0000021e055701b0 .part v0000021e0556c100_0, 23, 8;
L_0000021e055702f0 .part v0000021e0556bca0_0, 23, 8;
L_0000021e05570110 .part v0000021e0556c100_0, 0, 23;
L_0000021e05570bb0 .part v0000021e0556bca0_0, 0, 23;
L_0000021e05571290 .cmp/eq 8, L_0000021e055701b0, L_0000021e055721e8;
L_0000021e05571330 .cmp/eq 23, L_0000021e05570110, L_0000021e05572230;
L_0000021e0556fcb0 .cmp/eq 8, L_0000021e055701b0, L_0000021e05572278;
L_0000021e05570250 .cmp/eq 23, L_0000021e05570bb0, L_0000021e055722c0;
L_0000021e05570390 .cmp/eq 8, L_0000021e055701b0, L_0000021e05572308;
L_0000021e055d0830 .cmp/eq 23, L_0000021e05570110, L_0000021e05572350;
L_0000021e055d05b0 .cmp/eq 8, L_0000021e055702f0, L_0000021e05572398;
L_0000021e055d0330 .cmp/eq 23, L_0000021e05570bb0, L_0000021e055723e0;
L_0000021e055d1370 .cmp/eq 8, L_0000021e055701b0, L_0000021e05572428;
L_0000021e055d0b50 .cmp/ne 23, L_0000021e05570110, L_0000021e05572470;
L_0000021e055d10f0 .cmp/eq 8, L_0000021e055702f0, L_0000021e055724b8;
L_0000021e055d03d0 .cmp/ne 23, L_0000021e05570bb0, L_0000021e05572500;
L_0000021e055d06f0 .cmp/eq 8, L_0000021e055701b0, L_0000021e05572548;
L_0000021e055d1690 .cmp/ne 23, L_0000021e05570110, L_0000021e05572590;
L_0000021e055d0bf0 .cmp/eq 8, L_0000021e055702f0, L_0000021e055725d8;
L_0000021e055d0e70 .cmp/ne 23, L_0000021e05570bb0, L_0000021e05572620;
S_0000021e05559a60 .scope module, "divider" "mantissa_divider" 11 61, 13 1 0, S_0000021e05559d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "norm_a_mant";
    .port_info 1 /INPUT 24 "norm_b_mant";
    .port_info 2 /OUTPUT 24 "quotient_mant";
v0000021e05560620_0 .var "divisor", 47 0;
v0000021e055603a0_0 .var/i "i", 31 0;
v0000021e055604e0_0 .net "norm_a_mant", 23 0, v0000021e0555f7c0_0;  alias, 1 drivers
v0000021e0555ed20_0 .net "norm_b_mant", 23 0, v0000021e05560940_0;  alias, 1 drivers
v0000021e0555eb40_0 .var "quotient_mant", 23 0;
v0000021e0555fb80_0 .var "remainder", 47 0;
E_0000021e054c6820/0 .event edge, v0000021e055604e0_0, v0000021e0555ed20_0, v0000021e0555fb80_0, v0000021e05560620_0;
E_0000021e054c6820/1 .event edge, v0000021e0555eb40_0;
E_0000021e054c6820 .event/or E_0000021e054c6820/0, E_0000021e054c6820/1;
S_0000021e05559bf0 .scope module, "handler" "special_cases_handler_div" 11 37, 14 1 0, S_0000021e05559d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_nan";
    .port_info 1 /INPUT 1 "b_nan";
    .port_info 2 /INPUT 1 "a_zero";
    .port_info 3 /INPUT 1 "b_zero";
    .port_info 4 /INPUT 1 "a_inf";
    .port_info 5 /INPUT 1 "b_inf";
    .port_info 6 /INPUT 1 "res_sign";
    .port_info 7 /OUTPUT 32 "special_result";
    .port_info 8 /OUTPUT 1 "is_special_case";
v0000021e0555e780_0 .net "a_inf", 0 0, L_0000021e054f2c10;  alias, 1 drivers
v0000021e05560bc0_0 .net "a_nan", 0 0, L_0000021e054f40a0;  alias, 1 drivers
v0000021e0555e460_0 .net "a_zero", 0 0, L_0000021e054f3fc0;  alias, 1 drivers
v0000021e0555ebe0_0 .net "b_inf", 0 0, L_0000021e054f30e0;  alias, 1 drivers
v0000021e05560580_0 .net "b_nan", 0 0, L_0000021e054f2cf0;  alias, 1 drivers
v0000021e0555f860_0 .net "b_zero", 0 0, L_0000021e054f4030;  alias, 1 drivers
v0000021e0555f720_0 .var "is_special_case", 0 0;
v0000021e0555f900_0 .net "res_sign", 0 0, L_0000021e054f46c0;  alias, 1 drivers
v0000021e0555ef00_0 .var "special_result", 31 0;
E_0000021e054c5d20/0 .event edge, v0000021e0555fd60_0, v0000021e0555f4a0_0, v0000021e05560080_0, v0000021e0555f540_0;
E_0000021e054c5d20/1 .event edge, v0000021e05560440_0, v0000021e0555ffe0_0, v0000021e0555eaa0_0;
E_0000021e054c5d20 .event/or E_0000021e054c5d20/0, E_0000021e054c5d20/1;
S_0000021e0555a0a0 .scope module, "normalizer" "normalization_unit_div" 11 49, 15 1 0, S_0000021e05559d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a_exp";
    .port_info 1 /INPUT 8 "b_exp";
    .port_info 2 /INPUT 23 "a_mant";
    .port_info 3 /INPUT 23 "b_mant";
    .port_info 4 /INPUT 1 "a_denormal";
    .port_info 5 /INPUT 1 "b_denormal";
    .port_info 6 /OUTPUT 24 "norm_a_mant";
    .port_info 7 /OUTPUT 24 "norm_b_mant";
    .port_info 8 /OUTPUT 10 "exp_diff";
v0000021e05560760_0 .net "a_denormal", 0 0, L_0000021e054f2d60;  alias, 1 drivers
v0000021e0555ec80_0 .net "a_exp", 7 0, L_0000021e055d0650;  1 drivers
v0000021e0555e500_0 .net "a_mant", 22 0, L_0000021e055d1870;  1 drivers
v0000021e0555e640_0 .net "b_denormal", 0 0, L_0000021e054f4650;  alias, 1 drivers
v0000021e05560800_0 .net "b_exp", 7 0, L_0000021e055d0790;  1 drivers
v0000021e0555fea0_0 .net "b_mant", 22 0, L_0000021e055d1910;  1 drivers
v0000021e055608a0_0 .var/s "exp_diff", 9 0;
v0000021e0555f7c0_0 .var "norm_a_mant", 23 0;
v0000021e05560940_0 .var "norm_b_mant", 23 0;
E_0000021e054c68a0/0 .event edge, v0000021e05560300_0, v0000021e0555e500_0, v0000021e0555fc20_0, v0000021e0555fea0_0;
E_0000021e054c68a0/1 .event edge, v0000021e0555ec80_0, v0000021e05560800_0;
E_0000021e054c68a0 .event/or E_0000021e054c68a0/0, E_0000021e054c68a0/1;
S_0000021e055595b0 .scope module, "result_norm" "result_normalizer_div" 11 67, 16 1 0, S_0000021e05559d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "exp_diff_in";
    .port_info 1 /INPUT 24 "quotient_mant_in";
    .port_info 2 /INPUT 1 "res_sign";
    .port_info 3 /OUTPUT 32 "normalized_result";
v0000021e0555fcc0_0 .var/s "exp_diff", 9 0;
v0000021e0555f5e0_0 .net/s "exp_diff_in", 9 0, v0000021e055608a0_0;  alias, 1 drivers
v0000021e055609e0_0 .var "normalized_result", 31 0;
v0000021e0555efa0_0 .var "quotient_mant", 23 0;
v0000021e0555e820_0 .net "quotient_mant_in", 23 0, v0000021e0555eb40_0;  alias, 1 drivers
v0000021e0555e8c0_0 .net "res_sign", 0 0, L_0000021e054f46c0;  alias, 1 drivers
v0000021e05560a80_0 .var/i "shift_amount", 31 0;
E_0000021e054c7c60/0 .event edge, v0000021e0555eb40_0, v0000021e055608a0_0, v0000021e0555fcc0_0, v0000021e0555fd60_0;
E_0000021e054c7c60/1 .event edge, v0000021e05560a80_0, v0000021e0555efa0_0;
E_0000021e054c7c60 .event/or E_0000021e054c7c60/0, E_0000021e054c7c60/1;
S_0000021e05559420 .scope module, "multiplier" "float_multiplier" 3 34, 17 3 0, S_0000021e05438530;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
    .port_info 3 /OUTPUT 1 "error";
    .port_info 4 /OUTPUT 1 "overflow";
    .port_info 5 /OUTPUT 1 "underflow";
L_0000021e054f2ac0 .functor BUFZ 32, v0000021e05569ea0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021e054f3000 .functor BUFZ 1, v0000021e0556a6c0_0, C4<0>, C4<0>, C4<0>;
L_0000021e054f3f50 .functor BUFZ 1, v0000021e05569cc0_0, C4<0>, C4<0>, C4<0>;
L_0000021e054f3070 .functor BUFZ 1, v0000021e055695e0_0, C4<0>, C4<0>, C4<0>;
v0000021e0556af80_0 .net *"_ivl_0", 31 0, L_0000021e0556d550;  1 drivers
L_0000021e05571c48 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e0556b520_0 .net *"_ivl_11", 21 0, L_0000021e05571c48;  1 drivers
L_0000021e05571c90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e05569d60_0 .net/2u *"_ivl_12", 31 0, L_0000021e05571c90;  1 drivers
L_0000021e05571bb8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e05569fe0_0 .net *"_ivl_3", 21 0, L_0000021e05571bb8;  1 drivers
L_0000021e05571c00 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0000021e0556aa80_0 .net/2u *"_ivl_4", 31 0, L_0000021e05571c00;  1 drivers
v0000021e05569720_0 .net *"_ivl_8", 31 0, L_0000021e0556d690;  1 drivers
v0000021e0556a300_0 .net "a", 31 0, v0000021e0556c100_0;  alias, 1 drivers
v0000021e05569e00_0 .net "a_denormal", 0 0, L_0000021e054f3e70;  1 drivers
v0000021e055697c0_0 .net "a_inf", 0 0, L_0000021e054f29e0;  1 drivers
v0000021e05569680_0 .net "a_nan", 0 0, L_0000021e054f3770;  1 drivers
v0000021e0556a1c0_0 .net "a_zero", 0 0, L_0000021e054f3b60;  1 drivers
v0000021e055694a0_0 .net "b", 31 0, v0000021e0556bca0_0;  alias, 1 drivers
v0000021e0556ada0_0 .net "b_denormal", 0 0, L_0000021e054f3ee0;  1 drivers
v0000021e05569a40_0 .net "b_inf", 0 0, L_0000021e054f3bd0;  1 drivers
v0000021e05569ae0_0 .net "b_nan", 0 0, L_0000021e054f3a10;  1 drivers
v0000021e0556b020_0 .net "b_zero", 0 0, L_0000021e054f2eb0;  1 drivers
v0000021e0556b340_0 .net "error", 0 0, L_0000021e054f3000;  alias, 1 drivers
v0000021e0556a6c0_0 .var "error_reg", 0 0;
v0000021e0556a940_0 .net "exp_overflow", 0 0, L_0000021e0556ea90;  1 drivers
v0000021e05569f40_0 .net "exp_sum", 9 0, v0000021e055637a0_0;  1 drivers
v0000021e05569860_0 .net "exp_underflow", 0 0, L_0000021e0556d910;  1 drivers
v0000021e0556a440_0 .net "is_special_case", 0 0, v0000021e05564ec0_0;  1 drivers
v0000021e0556ab20_0 .net "norm_a_mant", 23 0, v0000021e05563840_0;  1 drivers
v0000021e0556a620_0 .net "norm_b_mant", 23 0, v0000021e05563d40_0;  1 drivers
v0000021e05569b80_0 .net "normalized_result", 31 0, v0000021e05564100_0;  1 drivers
v0000021e0556a260_0 .net "overflow", 0 0, L_0000021e054f3f50;  alias, 1 drivers
v0000021e05569cc0_0 .var "overflow_reg", 0 0;
v0000021e0556ae40_0 .net "product_mant", 47 0, v0000021e055655a0_0;  1 drivers
v0000021e0556a3a0_0 .net "product_msb", 0 0, v0000021e05565640_0;  1 drivers
v0000021e0556b200_0 .net "res_sign", 0 0, L_0000021e054f2a50;  1 drivers
v0000021e0556a580_0 .net "result", 31 0, L_0000021e054f2ac0;  alias, 1 drivers
v0000021e05569ea0_0 .var "result_reg", 31 0;
v0000021e05569540_0 .net "special_result", 31 0, v0000021e05563e80_0;  1 drivers
v0000021e0556b2a0_0 .net "underflow", 0 0, L_0000021e054f3070;  alias, 1 drivers
v0000021e055695e0_0 .var "underflow_reg", 0 0;
E_0000021e054c70e0/0 .event edge, v0000021e05564b00_0, v0000021e055642e0_0, v0000021e05564240_0, v0000021e05565820_0;
E_0000021e054c70e0/1 .event edge, v0000021e05564c40_0, v0000021e05564560_0, v0000021e0556a940_0, v0000021e05564100_0;
E_0000021e054c70e0/2 .event edge, v0000021e0556a6c0_0, v0000021e05569860_0, v0000021e05564ec0_0, v0000021e05563e80_0;
E_0000021e054c70e0 .event/or E_0000021e054c70e0/0, E_0000021e054c70e0/1, E_0000021e054c70e0/2;
L_0000021e0556d550 .concat [ 10 22 0 0], v0000021e055637a0_0, L_0000021e05571bb8;
L_0000021e0556ea90 .cmp/ge 32, L_0000021e0556d550, L_0000021e05571c00;
L_0000021e0556d690 .concat [ 10 22 0 0], v0000021e055637a0_0, L_0000021e05571c48;
L_0000021e0556d910 .cmp/ge 32, L_0000021e05571c90, L_0000021e0556d690;
L_0000021e055707f0 .part v0000021e0556c100_0, 23, 8;
L_0000021e05571010 .part v0000021e0556bca0_0, 23, 8;
L_0000021e05570ed0 .part v0000021e0556c100_0, 0, 23;
L_0000021e055710b0 .part v0000021e0556bca0_0, 0, 23;
S_0000021e0555a230 .scope module, "detector" "special_cases_detector" 17 35, 18 1 0, S_0000021e05559420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "a_zero";
    .port_info 3 /OUTPUT 1 "b_zero";
    .port_info 4 /OUTPUT 1 "a_inf";
    .port_info 5 /OUTPUT 1 "b_inf";
    .port_info 6 /OUTPUT 1 "a_nan";
    .port_info 7 /OUTPUT 1 "b_nan";
    .port_info 8 /OUTPUT 1 "a_denormal";
    .port_info 9 /OUTPUT 1 "b_denormal";
    .port_info 10 /OUTPUT 1 "res_sign";
L_0000021e054f3b60 .functor AND 1, L_0000021e055704d0, L_0000021e05570750, C4<1>, C4<1>;
L_0000021e054f2eb0 .functor AND 1, L_0000021e0556fe90, L_0000021e05570430, C4<1>, C4<1>;
L_0000021e054f29e0 .functor AND 1, L_0000021e055709d0, L_0000021e05570570, C4<1>, C4<1>;
L_0000021e054f3bd0 .functor AND 1, L_0000021e05570e30, L_0000021e05570b10, C4<1>, C4<1>;
L_0000021e054f3770 .functor AND 1, L_0000021e05570610, L_0000021e0556fdf0, C4<1>, C4<1>;
L_0000021e054f3a10 .functor AND 1, L_0000021e05570f70, L_0000021e0556ff30, C4<1>, C4<1>;
L_0000021e054f3e70 .functor AND 1, L_0000021e05570930, L_0000021e0556fd50, C4<1>, C4<1>;
L_0000021e054f3ee0 .functor AND 1, L_0000021e055711f0, L_0000021e05570c50, C4<1>, C4<1>;
L_0000021e054f2a50 .functor XOR 1, L_0000021e0556eb30, L_0000021e0556ebd0, C4<0>, C4<0>;
L_0000021e05571cd8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000021e05566b80_0 .net/2u *"_ivl_12", 7 0, L_0000021e05571cd8;  1 drivers
v0000021e055667c0_0 .net *"_ivl_14", 0 0, L_0000021e055704d0;  1 drivers
L_0000021e05571d20 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e05566cc0_0 .net/2u *"_ivl_16", 22 0, L_0000021e05571d20;  1 drivers
v0000021e05566720_0 .net *"_ivl_18", 0 0, L_0000021e05570750;  1 drivers
L_0000021e05571d68 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000021e05566d60_0 .net/2u *"_ivl_22", 7 0, L_0000021e05571d68;  1 drivers
v0000021e05566f40_0 .net *"_ivl_24", 0 0, L_0000021e0556fe90;  1 drivers
L_0000021e05571db0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e05566680_0 .net/2u *"_ivl_26", 22 0, L_0000021e05571db0;  1 drivers
v0000021e05566860_0 .net *"_ivl_28", 0 0, L_0000021e05570430;  1 drivers
L_0000021e05571df8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000021e05565d20_0 .net/2u *"_ivl_32", 7 0, L_0000021e05571df8;  1 drivers
v0000021e05566040_0 .net *"_ivl_34", 0 0, L_0000021e055709d0;  1 drivers
L_0000021e05571e40 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e05566ea0_0 .net/2u *"_ivl_36", 22 0, L_0000021e05571e40;  1 drivers
v0000021e05567120_0 .net *"_ivl_38", 0 0, L_0000021e05570570;  1 drivers
L_0000021e05571e88 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000021e05567080_0 .net/2u *"_ivl_42", 7 0, L_0000021e05571e88;  1 drivers
v0000021e05567260_0 .net *"_ivl_44", 0 0, L_0000021e05570e30;  1 drivers
L_0000021e05571ed0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e055653c0_0 .net/2u *"_ivl_46", 22 0, L_0000021e05571ed0;  1 drivers
v0000021e05564740_0 .net *"_ivl_48", 0 0, L_0000021e05570b10;  1 drivers
L_0000021e05571f18 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000021e05564d80_0 .net/2u *"_ivl_52", 7 0, L_0000021e05571f18;  1 drivers
v0000021e055650a0_0 .net *"_ivl_54", 0 0, L_0000021e05570610;  1 drivers
L_0000021e05571f60 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e05565be0_0 .net/2u *"_ivl_56", 22 0, L_0000021e05571f60;  1 drivers
v0000021e05565000_0 .net *"_ivl_58", 0 0, L_0000021e0556fdf0;  1 drivers
L_0000021e05571fa8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000021e055647e0_0 .net/2u *"_ivl_62", 7 0, L_0000021e05571fa8;  1 drivers
v0000021e05565140_0 .net *"_ivl_64", 0 0, L_0000021e05570f70;  1 drivers
L_0000021e05571ff0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e05564600_0 .net/2u *"_ivl_66", 22 0, L_0000021e05571ff0;  1 drivers
v0000021e05563660_0 .net *"_ivl_68", 0 0, L_0000021e0556ff30;  1 drivers
L_0000021e05572038 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000021e05564ba0_0 .net/2u *"_ivl_72", 7 0, L_0000021e05572038;  1 drivers
v0000021e05564060_0 .net *"_ivl_74", 0 0, L_0000021e05570930;  1 drivers
L_0000021e05572080 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e055646a0_0 .net/2u *"_ivl_76", 22 0, L_0000021e05572080;  1 drivers
v0000021e05565960_0 .net *"_ivl_78", 0 0, L_0000021e0556fd50;  1 drivers
L_0000021e055720c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000021e05564f60_0 .net/2u *"_ivl_82", 7 0, L_0000021e055720c8;  1 drivers
v0000021e05565780_0 .net *"_ivl_84", 0 0, L_0000021e055711f0;  1 drivers
L_0000021e05572110 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e05563480_0 .net/2u *"_ivl_86", 22 0, L_0000021e05572110;  1 drivers
v0000021e055651e0_0 .net *"_ivl_88", 0 0, L_0000021e05570c50;  1 drivers
v0000021e05564e20_0 .net "a", 31 0, v0000021e0556c100_0;  alias, 1 drivers
v0000021e05563ac0_0 .net "a_denormal", 0 0, L_0000021e054f3e70;  alias, 1 drivers
v0000021e05563c00_0 .net "a_exp", 7 0, L_0000021e0556ec70;  1 drivers
v0000021e05564240_0 .net "a_inf", 0 0, L_0000021e054f29e0;  alias, 1 drivers
v0000021e05563b60_0 .net "a_mant", 22 0, L_0000021e05570070;  1 drivers
v0000021e05564b00_0 .net "a_nan", 0 0, L_0000021e054f3770;  alias, 1 drivers
v0000021e05565280_0 .net "a_sign", 0 0, L_0000021e0556eb30;  1 drivers
v0000021e05564c40_0 .net "a_zero", 0 0, L_0000021e054f3b60;  alias, 1 drivers
v0000021e05564880_0 .net "b", 31 0, v0000021e0556bca0_0;  alias, 1 drivers
v0000021e05563520_0 .net "b_denormal", 0 0, L_0000021e054f3ee0;  alias, 1 drivers
v0000021e05565a00_0 .net "b_exp", 7 0, L_0000021e0556ed10;  1 drivers
v0000021e05564560_0 .net "b_inf", 0 0, L_0000021e054f3bd0;  alias, 1 drivers
v0000021e05564920_0 .net "b_mant", 22 0, L_0000021e055706b0;  1 drivers
v0000021e055642e0_0 .net "b_nan", 0 0, L_0000021e054f3a10;  alias, 1 drivers
v0000021e05563ca0_0 .net "b_sign", 0 0, L_0000021e0556ebd0;  1 drivers
v0000021e05565820_0 .net "b_zero", 0 0, L_0000021e054f2eb0;  alias, 1 drivers
v0000021e055638e0_0 .net "res_sign", 0 0, L_0000021e054f2a50;  alias, 1 drivers
L_0000021e0556eb30 .part v0000021e0556c100_0, 31, 1;
L_0000021e0556ebd0 .part v0000021e0556bca0_0, 31, 1;
L_0000021e0556ec70 .part v0000021e0556c100_0, 23, 8;
L_0000021e0556ed10 .part v0000021e0556bca0_0, 23, 8;
L_0000021e05570070 .part v0000021e0556c100_0, 0, 23;
L_0000021e055706b0 .part v0000021e0556bca0_0, 0, 23;
L_0000021e055704d0 .cmp/eq 8, L_0000021e0556ec70, L_0000021e05571cd8;
L_0000021e05570750 .cmp/eq 23, L_0000021e05570070, L_0000021e05571d20;
L_0000021e0556fe90 .cmp/eq 8, L_0000021e0556ed10, L_0000021e05571d68;
L_0000021e05570430 .cmp/eq 23, L_0000021e055706b0, L_0000021e05571db0;
L_0000021e055709d0 .cmp/eq 8, L_0000021e0556ec70, L_0000021e05571df8;
L_0000021e05570570 .cmp/eq 23, L_0000021e05570070, L_0000021e05571e40;
L_0000021e05570e30 .cmp/eq 8, L_0000021e0556ed10, L_0000021e05571e88;
L_0000021e05570b10 .cmp/eq 23, L_0000021e055706b0, L_0000021e05571ed0;
L_0000021e05570610 .cmp/eq 8, L_0000021e0556ec70, L_0000021e05571f18;
L_0000021e0556fdf0 .cmp/ne 23, L_0000021e05570070, L_0000021e05571f60;
L_0000021e05570f70 .cmp/eq 8, L_0000021e0556ed10, L_0000021e05571fa8;
L_0000021e0556ff30 .cmp/ne 23, L_0000021e055706b0, L_0000021e05571ff0;
L_0000021e05570930 .cmp/eq 8, L_0000021e0556ec70, L_0000021e05572038;
L_0000021e0556fd50 .cmp/ne 23, L_0000021e05570070, L_0000021e05572080;
L_0000021e055711f0 .cmp/eq 8, L_0000021e0556ed10, L_0000021e055720c8;
L_0000021e05570c50 .cmp/ne 23, L_0000021e055706b0, L_0000021e05572110;
S_0000021e055677a0 .scope module, "handler" "special_cases_handler" 17 49, 19 1 0, S_0000021e05559420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_nan";
    .port_info 1 /INPUT 1 "b_nan";
    .port_info 2 /INPUT 1 "a_zero";
    .port_info 3 /INPUT 1 "b_zero";
    .port_info 4 /INPUT 1 "a_inf";
    .port_info 5 /INPUT 1 "b_inf";
    .port_info 6 /INPUT 1 "res_sign";
    .port_info 7 /OUTPUT 32 "special_result";
    .port_info 8 /OUTPUT 1 "is_special_case";
v0000021e055635c0_0 .net "a_inf", 0 0, L_0000021e054f29e0;  alias, 1 drivers
v0000021e05564a60_0 .net "a_nan", 0 0, L_0000021e054f3770;  alias, 1 drivers
v0000021e055656e0_0 .net "a_zero", 0 0, L_0000021e054f3b60;  alias, 1 drivers
v0000021e05564ce0_0 .net "b_inf", 0 0, L_0000021e054f3bd0;  alias, 1 drivers
v0000021e05565500_0 .net "b_nan", 0 0, L_0000021e054f3a10;  alias, 1 drivers
v0000021e05563de0_0 .net "b_zero", 0 0, L_0000021e054f2eb0;  alias, 1 drivers
v0000021e05564ec0_0 .var "is_special_case", 0 0;
v0000021e05563a20_0 .net "res_sign", 0 0, L_0000021e054f2a50;  alias, 1 drivers
v0000021e05563e80_0 .var "special_result", 31 0;
E_0000021e054c7120/0 .event edge, v0000021e055638e0_0, v0000021e05564b00_0, v0000021e055642e0_0, v0000021e05564c40_0;
E_0000021e054c7120/1 .event edge, v0000021e05564560_0, v0000021e05564240_0, v0000021e05565820_0;
E_0000021e054c7120 .event/or E_0000021e054c7120/0, E_0000021e054c7120/1;
S_0000021e055690a0 .scope module, "multiplier" "mantissa_multiplier" 17 73, 20 1 0, S_0000021e05559420;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "norm_a_mant";
    .port_info 1 /INPUT 24 "norm_b_mant";
    .port_info 2 /OUTPUT 48 "product_mant";
    .port_info 3 /OUTPUT 1 "product_msb";
v0000021e05565460_0 .net "norm_a_mant", 23 0, v0000021e05563840_0;  alias, 1 drivers
v0000021e05565320_0 .net "norm_b_mant", 23 0, v0000021e05563d40_0;  alias, 1 drivers
v0000021e055655a0_0 .var "product_mant", 47 0;
v0000021e05565640_0 .var "product_msb", 0 0;
E_0000021e054c7160 .event edge, v0000021e05565460_0, v0000021e05565320_0, v0000021e055655a0_0;
S_0000021e05568bf0 .scope module, "normalizer" "normalization_unit" 17 61, 21 1 0, S_0000021e05559420;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a_exp";
    .port_info 1 /INPUT 8 "b_exp";
    .port_info 2 /INPUT 23 "a_mant";
    .port_info 3 /INPUT 23 "b_mant";
    .port_info 4 /INPUT 1 "a_denormal";
    .port_info 5 /INPUT 1 "b_denormal";
    .port_info 6 /OUTPUT 24 "norm_a_mant";
    .port_info 7 /OUTPUT 24 "norm_b_mant";
    .port_info 8 /OUTPUT 10 "exp_sum";
v0000021e05564420_0 .net "a_denormal", 0 0, L_0000021e054f3e70;  alias, 1 drivers
v0000021e05563980_0 .net "a_exp", 7 0, L_0000021e055707f0;  1 drivers
v0000021e05565aa0_0 .net "a_mant", 22 0, L_0000021e05570ed0;  1 drivers
v0000021e05563f20_0 .net "b_denormal", 0 0, L_0000021e054f3ee0;  alias, 1 drivers
v0000021e05565b40_0 .net "b_exp", 7 0, L_0000021e05571010;  1 drivers
v0000021e05563700_0 .net "b_mant", 22 0, L_0000021e055710b0;  1 drivers
v0000021e055637a0_0 .var/s "exp_sum", 9 0;
v0000021e05563840_0 .var "norm_a_mant", 23 0;
v0000021e05563d40_0 .var "norm_b_mant", 23 0;
E_0000021e054c71a0/0 .event edge, v0000021e05563ac0_0, v0000021e05565aa0_0, v0000021e05563520_0, v0000021e05563700_0;
E_0000021e054c71a0/1 .event edge, v0000021e05563980_0, v0000021e05565b40_0;
E_0000021e054c71a0 .event/or E_0000021e054c71a0/0, E_0000021e054c71a0/1;
S_0000021e05567ac0 .scope module, "result_norm" "result_normalizer" 17 80, 22 1 0, S_0000021e05559420;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "exp_sum_in";
    .port_info 1 /INPUT 48 "product_mant_in";
    .port_info 2 /INPUT 1 "product_msb";
    .port_info 3 /INPUT 1 "res_sign";
    .port_info 4 /OUTPUT 32 "normalized_result";
v0000021e05564380_0 .var/s "exp_sum", 9 0;
v0000021e05563fc0_0 .net/s "exp_sum_in", 9 0, v0000021e055637a0_0;  alias, 1 drivers
v0000021e05564100_0 .var "normalized_result", 31 0;
v0000021e055641a0_0 .var "product_mant", 47 0;
v0000021e055644c0_0 .net "product_mant_in", 47 0, v0000021e055655a0_0;  alias, 1 drivers
v0000021e0556bc00_0 .net "product_msb", 0 0, v0000021e05565640_0;  alias, 1 drivers
v0000021e05569c20_0 .net "res_sign", 0 0, L_0000021e054f2a50;  alias, 1 drivers
v0000021e0556ac60_0 .var/i "shift_amount", 31 0;
E_0000021e054c82e0/0 .event edge, v0000021e055655a0_0, v0000021e055637a0_0, v0000021e05565640_0, v0000021e055641a0_0;
E_0000021e054c82e0/1 .event edge, v0000021e05564380_0, v0000021e055638e0_0, v0000021e0556ac60_0;
E_0000021e054c82e0 .event/or E_0000021e054c82e0/0, E_0000021e054c82e0/1;
S_0000021e05567930 .scope module, "selector" "fpu_mux" 3 54, 23 3 0, S_0000021e05438530;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "op";
    .port_info 1 /INPUT 32 "adder_res";
    .port_info 2 /INPUT 1 "adder_err";
    .port_info 3 /INPUT 1 "adder_ovf";
    .port_info 4 /INPUT 1 "adder_udf";
    .port_info 5 /INPUT 32 "mult_res";
    .port_info 6 /INPUT 1 "mult_err";
    .port_info 7 /INPUT 1 "mult_ovf";
    .port_info 8 /INPUT 1 "mult_udf";
    .port_info 9 /INPUT 32 "div_res";
    .port_info 10 /INPUT 1 "div_err";
    .port_info 11 /INPUT 1 "div_ovf";
    .port_info 12 /INPUT 1 "div_udf";
    .port_info 13 /OUTPUT 32 "result";
    .port_info 14 /OUTPUT 1 "error";
    .port_info 15 /OUTPUT 1 "overflow";
    .port_info 16 /OUTPUT 1 "underflow";
v0000021e0556b0c0_0 .net "adder_err", 0 0, v0000021e055503a0_0;  alias, 1 drivers
v0000021e0556a4e0_0 .net "adder_ovf", 0 0, L_0000021e054f3930;  alias, 1 drivers
v0000021e0556bb60_0 .net "adder_res", 31 0, v0000021e0554f9a0_0;  alias, 1 drivers
v0000021e0556b160_0 .net "adder_udf", 0 0, L_0000021e054f31c0;  alias, 1 drivers
v0000021e0556a760_0 .net "div_err", 0 0, v0000021e05566c20_0;  alias, 1 drivers
v0000021e05569900_0 .net "div_ovf", 0 0, v0000021e05566ae0_0;  alias, 1 drivers
v0000021e0556abc0_0 .net "div_res", 31 0, v0000021e055671c0_0;  alias, 1 drivers
v0000021e0556a080_0 .net "div_udf", 0 0, v0000021e05565c80_0;  alias, 1 drivers
v0000021e0556a800_0 .var "error", 0 0;
v0000021e0556b980_0 .net "mult_err", 0 0, L_0000021e054f3000;  alias, 1 drivers
v0000021e0556b3e0_0 .net "mult_ovf", 0 0, L_0000021e054f3f50;  alias, 1 drivers
v0000021e0556aee0_0 .net "mult_res", 31 0, L_0000021e054f2ac0;  alias, 1 drivers
v0000021e0556a120_0 .net "mult_udf", 0 0, L_0000021e054f3070;  alias, 1 drivers
v0000021e0556a8a0_0 .net "op", 1 0, v0000021e0556c880_0;  alias, 1 drivers
v0000021e0556b480_0 .var "overflow", 0 0;
v0000021e0556b5c0_0 .var "result", 31 0;
v0000021e0556b660_0 .var "underflow", 0 0;
E_0000021e054c56e0/0 .event edge, v0000021e0556a8a0_0, v0000021e0554f9a0_0, v0000021e055503a0_0, v0000021e0554fea0_0;
E_0000021e054c56e0/1 .event edge, v0000021e0554f860_0, v0000021e0556a580_0, v0000021e0556b340_0, v0000021e0556a260_0;
E_0000021e054c56e0/2 .event edge, v0000021e0556b2a0_0, v0000021e055671c0_0, v0000021e05566c20_0, v0000021e05566ae0_0;
E_0000021e054c56e0/3 .event edge, v0000021e05565c80_0;
E_0000021e054c56e0 .event/or E_0000021e054c56e0/0, E_0000021e054c56e0/1, E_0000021e054c56e0/2, E_0000021e054c56e0/3;
S_0000021e05568740 .scope task, "verify_result" "verify_result" 2 83, 2 83 0, S_0000021e054faed0;
 .timescale -9 -12;
v0000021e0556c2e0_0 .var "a_bits", 31 0;
v0000021e0556c420_0 .var "actual", 31 0;
v0000021e0556ce20_0 .var/real "actual_r", 0 0;
v0000021e0556bde0_0 .var "b_bits", 31 0;
v0000021e0556c380_0 .var/real "diff", 0 0;
v0000021e0556c060_0 .var/i "error_counter", 31 0;
v0000021e0556c4c0_0 .var/real "expected", 0 0;
v0000021e0556d280_0 .var "op_name", 96 1;
v0000021e0556be80_0 .var "op_sel", 1 0;
v0000021e0556c600_0 .var/real "ra", 0 0;
v0000021e0556d140_0 .var/real "rb", 0 0;
v0000021e0556d320_0 .var/real "tolerance", 0 0;
TD_fpu_random_tester.verify_result ;
    %load/vec4 v0000021e0556c2e0_0;
    %store/vec4 v0000021e054fa220_0, 0, 32;
    %callf/real TD_fpu_random_tester.ieee754_to_real, S_0000021e054fbc10;
    %store/real v0000021e0556c600_0;
    %load/vec4 v0000021e0556bde0_0;
    %store/vec4 v0000021e054fa220_0, 0, 32;
    %callf/real TD_fpu_random_tester.ieee754_to_real, S_0000021e054fbc10;
    %store/real v0000021e0556d140_0;
    %load/vec4 v0000021e0556be80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %jmp T_3.38;
T_3.34 ;
    %load/real v0000021e0556c600_0;
    %load/real v0000021e0556d140_0;
    %add/wr;
    %store/real v0000021e0556c4c0_0;
    %jmp T_3.38;
T_3.35 ;
    %load/real v0000021e0556c600_0;
    %load/real v0000021e0556d140_0;
    %sub/wr;
    %store/real v0000021e0556c4c0_0;
    %jmp T_3.38;
T_3.36 ;
    %load/real v0000021e0556c600_0;
    %load/real v0000021e0556d140_0;
    %mul/wr;
    %store/real v0000021e0556c4c0_0;
    %jmp T_3.38;
T_3.37 ;
    %load/real v0000021e0556d140_0;
    %pushi/real 0, 4065; load=0.00000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/1  T_3.39, 8;
    %load/real v0000021e0556c600_0;
    %load/real v0000021e0556d140_0;
    %div/wr;
    %jmp/0  T_3.40, 8; End of false expr.
    %pushi/real 1, 16383; load=NaN
    %blend/wr;
    %jmp  T_3.40; End of blend
T_3.39 ;
    %pushi/real 1, 16383; load=NaN
T_3.40 ;
    %store/real v0000021e0556c4c0_0;
    %jmp T_3.38;
T_3.38 ;
    %pop/vec4 1;
    %load/vec4 v0000021e0556c420_0;
    %store/vec4 v0000021e054fa220_0, 0, 32;
    %callf/real TD_fpu_random_tester.ieee754_to_real, S_0000021e054fbc10;
    %store/real v0000021e0556ce20_0;
    %load/real v0000021e0556ce20_0;
    %load/real v0000021e0556c4c0_0;
    %sub/wr;
    %store/real v0000021e0556c380_0;
    %pushi/real 1759218604, 4052; load=0.000100000
    %pushi/real 1852205, 4030; load=0.000100000
    %add/wr;
    %store/real v0000021e0556d320_0;
    %load/vec4 v0000021e0556d0a0_0;
    %addi 1, 0, 32;
    %vpi_call 2 106 "$display", "=== %s Test %0d ===", v0000021e0556d280_0, S<0,vec4,s32> {1 0 0};
    %vpi_call 2 107 "$display", "A = %.8f (%h)", v0000021e0556c600_0, v0000021e0556c2e0_0 {0 0 0};
    %vpi_call 2 108 "$display", "B = %.8f (%h)", v0000021e0556d140_0, v0000021e0556bde0_0 {0 0 0};
    %vpi_call 2 109 "$display", "Expected = %.8f", v0000021e0556c4c0_0 {0 0 0};
    %vpi_call 2 110 "$display", "Actual   = %.8f (%h)", v0000021e0556ce20_0, v0000021e0556c420_0 {0 0 0};
    %load/real v0000021e0556c4c0_0;
    %load/real v0000021e0556c4c0_0;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %load/real v0000021e0556ce20_0;
    %load/real v0000021e0556ce20_0;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.41, 8;
    %vpi_call 2 113 "$display", "PASS: NaN detected" {0 0 0};
    %jmp T_3.42;
T_3.41 ;
    %load/real v0000021e0556c4c0_0;
    %pushi/real 1262177448, 4192; load=1.00000e+38
    %pushi/real 1483185, 4170; load=1.00000e+38
    %add/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %load/real v0000021e0556ce20_0;
    %pushi/real 1262177448, 4192; load=1.00000e+38
    %pushi/real 1483185, 4170; load=1.00000e+38
    %add/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/real v0000021e0556c4c0_0;
    %pushi/real 1262177448, 20576; load=-1.00000e+38
    %pushi/real 1483185, 20554; load=-1.00000e+38
    %add/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %load/real v0000021e0556ce20_0;
    %pushi/real 1262177448, 20576; load=-1.00000e+38
    %pushi/real 1483185, 20554; load=-1.00000e+38
    %add/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.43, 9;
    %vpi_call 2 116 "$display", "PASS: Inf simulated" {0 0 0};
    %jmp T_3.44;
T_3.43 ;
    %load/real v0000021e0556c4c0_0;
    %pushi/real 0, 4065; load=0.00000
    %cmp/wr;
    %flag_get/vec4 4;
    %load/real v0000021e0556ce20_0;
    %pushi/real 0, 4065; load=0.00000
    %cmp/wr;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/real v0000021e0556c4c0_0;
    %pushi/real 0, 4065; load=0.00000
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %load/real v0000021e0556c380_0;
    %load/real v0000021e0556c4c0_0;
    %div/wr;
    %load/real v0000021e0556d320_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %pushi/real 0, 0; load 0.0
    %load/real v0000021e0556d320_0;
    %sub/wr;
    %load/real v0000021e0556c380_0;
    %load/real v0000021e0556c4c0_0;
    %div/wr;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.45, 9;
    %vpi_call 2 119 "$display", "PASS" {0 0 0};
    %jmp T_3.46;
T_3.45 ;
    %vpi_call 2 121 "$display", "FAIL" {0 0 0};
    %load/vec4 v0000021e0556c060_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021e0556c060_0, 0, 32;
T_3.46 ;
T_3.44 ;
T_3.42 ;
    %vpi_call 2 124 "$display", "\000" {0 0 0};
    %end;
    .scope S_0000021e0542a010;
T_4 ;
    %wait E_0000021e054c4fe0;
    %load/vec4 v0000021e05551200_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000021e0554fae0_0, 0, 1;
    %load/vec4 v0000021e05551200_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0000021e0554fa40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000021e05551200_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021e055512a0_0, 0, 24;
    %load/vec4 v0000021e0554fa40_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021e05551200_0;
    %parti/s 23, 0, 2;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0000021e055509e0_0, 0, 1;
    %load/vec4 v0000021e0554fa40_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021e05551200_0;
    %parti/s 23, 0, 2;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0000021e05550300_0, 0, 1;
    %load/vec4 v0000021e0554fa40_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021e05551200_0;
    %parti/s 23, 0, 2;
    %pushi/vec4 0, 0, 23;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0000021e055506c0_0, 0, 1;
    %load/vec4 v0000021e0554fa40_0;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000021e05550300_0;
    %nor/r;
    %and;
    %load/vec4 v0000021e055506c0_0;
    %nor/r;
    %and;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021e055512a0_0, 4, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000021e0542a1a0;
T_5 ;
    %wait E_0000021e054c5620;
    %load/vec4 v0000021e055510c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000021e05550d00_0, 0, 1;
    %load/vec4 v0000021e055510c0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0000021e0554ff40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000021e055510c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021e0554fe00_0, 0, 24;
    %load/vec4 v0000021e0554ff40_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021e055510c0_0;
    %parti/s 23, 0, 2;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0000021e05550800_0, 0, 1;
    %load/vec4 v0000021e0554ff40_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021e055510c0_0;
    %parti/s 23, 0, 2;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0000021e0554f720_0, 0, 1;
    %load/vec4 v0000021e0554ff40_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021e055510c0_0;
    %parti/s 23, 0, 2;
    %pushi/vec4 0, 0, 23;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0000021e0554fb80_0, 0, 1;
    %load/vec4 v0000021e0554ff40_0;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000021e0554f720_0;
    %nor/r;
    %and;
    %load/vec4 v0000021e0554fb80_0;
    %nor/r;
    %and;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021e0554fe00_0, 4, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000021e0541a290;
T_6 ;
    %wait E_0000021e054c4ee0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e054f9640_0, 0, 1;
    %load/vec4 v0000021e054f8ce0_0;
    %flag_set/vec4 8;
    %load/vec4 v0000021e054f90a0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.0, 9;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000021e054fa860_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %concati/vec4 0, 0, 22;
    %load/vec4 v0000021e054f9320_0;
    %parti/s 22, 0, 2;
    %or/r;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021e054f9960_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %concati/vec4 0, 0, 22;
    %load/vec4 v0000021e054f9280_0;
    %parti/s 22, 0, 2;
    %or/r;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021e054f8b00_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e054f9640_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000021e054f9000_0;
    %load/vec4 v0000021e054f8d80_0;
    %and;
    %load/vec4 v0000021e054f9320_0;
    %parti/s 1, 23, 6;
    %load/vec4 v0000021e054f9280_0;
    %parti/s 1, 23, 6;
    %xor;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000021e054fa860_0, 0, 8;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000021e054f9960_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000021e054f8b00_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e054f9640_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000021e054f9140_0;
    %load/vec4 v0000021e054f91e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021e054fa860_0, 0, 8;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000021e054f9960_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000021e054f8b00_0, 0, 24;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0000021e054fa720_0;
    %load/vec4 v0000021e054f8f60_0;
    %cmp/u;
    %jmp/0xz  T_6.6, 5;
    %load/vec4 v0000021e054f8f60_0;
    %store/vec4 v0000021e054fa860_0, 0, 8;
    %load/vec4 v0000021e054f8f60_0;
    %load/vec4 v0000021e054fa720_0;
    %sub;
    %store/vec4 v0000021e054fa7c0_0, 0, 8;
    %load/vec4 v0000021e054f9320_0;
    %store/vec4 v0000021e054f9960_0, 0, 24;
    %load/vec4 v0000021e054f9280_0;
    %ix/getv 4, v0000021e054fa7c0_0;
    %shiftr 4;
    %store/vec4 v0000021e054f8b00_0, 0, 24;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0000021e054fa720_0;
    %store/vec4 v0000021e054fa860_0, 0, 8;
    %load/vec4 v0000021e054fa720_0;
    %load/vec4 v0000021e054f8f60_0;
    %sub;
    %store/vec4 v0000021e054fa7c0_0, 0, 8;
    %load/vec4 v0000021e054f9280_0;
    %store/vec4 v0000021e054f8b00_0, 0, 24;
    %load/vec4 v0000021e054f9320_0;
    %ix/getv 4, v0000021e054fa7c0_0;
    %shiftr 4;
    %store/vec4 v0000021e054f9960_0, 0, 24;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000021e05438850;
T_7 ;
    %wait E_0000021e054c4d20;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0000021e054fa680_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e054f9820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e054f96e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e054fa4a0_0, 0, 1;
    %load/vec4 v0000021e054f9be0_0;
    %flag_set/vec4 8;
    %load/vec4 v0000021e054f9780_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0000021e054f9a00_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e054f96e0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000021e054fa180_0;
    %load/vec4 v0000021e054f8e20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000021e054fa540_0;
    %load/vec4 v0000021e054f98c0_0;
    %xor;
    %store/vec4 v0000021e054f96e0_0, 0, 1;
    %load/vec4 v0000021e054fa540_0;
    %store/vec4 v0000021e054f9820_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000021e054fa180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0000021e054fa540_0;
    %store/vec4 v0000021e054f9820_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0000021e054f8e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0000021e054f98c0_0;
    %store/vec4 v0000021e054f9820_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000021e054f9460_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021e054f8ec0_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000021e054f9dc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021e054fa2c0_0, 0, 25;
    %load/vec4 v0000021e054fa540_0;
    %load/vec4 v0000021e054f98c0_0;
    %cmp/e;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0000021e054f8ec0_0;
    %pad/u 26;
    %load/vec4 v0000021e054fa2c0_0;
    %pad/u 26;
    %add;
    %store/vec4 v0000021e054fa5e0_0, 0, 26;
    %load/vec4 v0000021e054fa540_0;
    %store/vec4 v0000021e054f9820_0, 0, 1;
    %load/vec4 v0000021e054fa5e0_0;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0000021e054f9d20_0;
    %pushi/vec4 254, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000021e054fa4a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000021e054fa5e0_0;
    %parti/s 24, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021e054fa680_0, 0, 25;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0000021e054fa5e0_0;
    %parti/s 25, 0, 2;
    %store/vec4 v0000021e054fa680_0, 0, 25;
T_7.11 ;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0000021e054fa2c0_0;
    %load/vec4 v0000021e054f8ec0_0;
    %cmp/u;
    %jmp/0xz  T_7.12, 5;
    %load/vec4 v0000021e054f8ec0_0;
    %load/vec4 v0000021e054fa2c0_0;
    %sub;
    %store/vec4 v0000021e054fa680_0, 0, 25;
    %load/vec4 v0000021e054fa540_0;
    %store/vec4 v0000021e054f9820_0, 0, 1;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0000021e054f8ec0_0;
    %load/vec4 v0000021e054fa2c0_0;
    %cmp/u;
    %jmp/0xz  T_7.14, 5;
    %load/vec4 v0000021e054fa2c0_0;
    %load/vec4 v0000021e054f8ec0_0;
    %sub;
    %store/vec4 v0000021e054fa680_0, 0, 25;
    %load/vec4 v0000021e054f98c0_0;
    %store/vec4 v0000021e054f9820_0, 0, 1;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0000021e054fa680_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e054f9820_0, 0, 1;
T_7.15 ;
T_7.13 ;
T_7.9 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000021e05559f10;
T_8 ;
    %wait E_0000021e054c54a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e0555d020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e0555d8e0_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000021e0555c8a0_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021e0555acf0_0, 0, 8;
    %load/vec4 v0000021e0555d340_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021e0555acf0_0, 0, 8;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000021e0555c8a0_0, 0, 24;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000021e0555d340_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %load/vec4 v0000021e0555d0c0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.2, 9;
    %load/vec4 v0000021e0555d340_0;
    %parti/s 24, 1, 2;
    %store/vec4 v0000021e0555c8a0_0, 0, 24;
    %load/vec4 v0000021e0555a7f0_0;
    %addi 1, 0, 8;
    %store/vec4 v0000021e0555a750_0, 0, 8;
    %load/vec4 v0000021e0555a750_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e0555d8e0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000021e0555acf0_0, 0, 8;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000021e0555c8a0_0, 0, 24;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0000021e0555a750_0;
    %store/vec4 v0000021e0555acf0_0, 0, 8;
T_8.5 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000021e0555a7f0_0;
    %load/vec4 v0000021e0555af70_0;
    %pad/u 8;
    %cmp/u;
    %jmp/0xz  T_8.6, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e0555d020_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021e0555acf0_0, 0, 8;
    %load/vec4 v0000021e0555d340_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0000021e0555af70_0;
    %pad/u 32;
    %load/vec4 v0000021e0555a7f0_0;
    %pad/u 32;
    %sub;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000021e0555c8a0_0, 0, 24;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0000021e0555a7f0_0;
    %load/vec4 v0000021e0555af70_0;
    %pad/u 8;
    %sub;
    %store/vec4 v0000021e0555a750_0, 0, 8;
    %load/vec4 v0000021e0555a750_0;
    %store/vec4 v0000021e0555acf0_0, 0, 8;
    %load/vec4 v0000021e0555d340_0;
    %parti/s 24, 0, 2;
    %ix/getv 4, v0000021e0555af70_0;
    %shiftl 4;
    %store/vec4 v0000021e0555c8a0_0, 0, 24;
T_8.7 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000021e05559740;
T_9 ;
    %wait E_0000021e054c50a0;
    %load/vec4 v0000021e0555d7a0_0;
    %load/vec4 v0000021e0555db60_0;
    %load/vec4 v0000021e0555cc60_0;
    %or;
    %load/vec4 v0000021e0555d660_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000021e0555d660_0;
    %parti/s 23, 0, 2;
    %cmpi/e 8388607, 0, 23;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000021e0555d160_0, 0, 23;
    %load/vec4 v0000021e0555c4e0_0;
    %addi 1, 0, 8;
    %store/vec4 v0000021e0555d5c0_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000021e0555d660_0;
    %parti/s 23, 0, 2;
    %addi 1, 0, 23;
    %store/vec4 v0000021e0555d160_0, 0, 23;
    %load/vec4 v0000021e0555c4e0_0;
    %store/vec4 v0000021e0555d5c0_0, 0, 8;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000021e0555c4e0_0;
    %store/vec4 v0000021e0555d5c0_0, 0, 8;
    %load/vec4 v0000021e0555d660_0;
    %parti/s 23, 0, 2;
    %store/vec4 v0000021e0555d160_0, 0, 23;
T_9.1 ;
    %load/vec4 v0000021e0555d5c0_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.4, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000021e0555d5c0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000021e0555d160_0, 0, 23;
T_9.4 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000021e0541a510;
T_10 ;
    %wait E_0000021e054c53a0;
    %load/vec4 v0000021e05550260_0;
    %load/vec4 v0000021e0554fea0_0;
    %or;
    %load/vec4 v0000021e0554f860_0;
    %or;
    %store/vec4 v0000021e055503a0_0, 0, 1;
    %load/vec4 v0000021e05550260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0000021e0554f9a0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000021e05550080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000021e05550c60_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0000021e0554f9a0_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000021e0554fea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0000021e05550c60_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0000021e0554f9a0_0, 0, 32;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0000021e05550120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0000021e05550c60_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0000021e0554f9a0_0, 0, 32;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0000021e05550c60_0;
    %load/vec4 v0000021e0554ffe0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021e0554f900_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021e0554f9a0_0, 0, 32;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000021e055677a0;
T_11 ;
    %wait E_0000021e054c7120;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e05564ec0_0, 0, 1;
    %load/vec4 v0000021e05563a20_0;
    %concati/vec4 0, 0, 31;
    %store/vec4 v0000021e05563e80_0, 0, 32;
    %load/vec4 v0000021e05564a60_0;
    %flag_set/vec4 8;
    %load/vec4 v0000021e05565500_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_11.0, 9;
    %load/vec4 v0000021e05563a20_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 1, 0, 23;
    %store/vec4 v0000021e05563e80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e05564ec0_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000021e055656e0_0;
    %load/vec4 v0000021e05564ce0_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0000021e055635c0_0;
    %load/vec4 v0000021e05563de0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_11.2, 9;
    %load/vec4 v0000021e05563a20_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 1, 0, 23;
    %store/vec4 v0000021e05563e80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e05564ec0_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000021e055635c0_0;
    %flag_set/vec4 8;
    %load/vec4 v0000021e05564ce0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_11.4, 9;
    %load/vec4 v0000021e05563a20_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0000021e05563e80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e05564ec0_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0000021e055656e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0000021e05563de0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_11.6, 9;
    %load/vec4 v0000021e05563a20_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0000021e05563e80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e05564ec0_0, 0, 1;
T_11.6 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000021e05568bf0;
T_12 ;
    %wait E_0000021e054c71a0;
    %load/vec4 v0000021e05564420_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000021e05565aa0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000021e05565aa0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0000021e05563840_0, 0, 24;
    %load/vec4 v0000021e05563f20_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000021e05563700_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_12.3, 8;
T_12.2 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000021e05563700_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_12.3, 8;
 ; End of false expr.
    %blend;
T_12.3;
    %store/vec4 v0000021e05563d40_0, 0, 24;
    %load/vec4 v0000021e05564420_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.4, 8;
    %pushi/vec4 1, 0, 10;
    %jmp/1 T_12.5, 8;
T_12.4 ; End of true expr.
    %load/vec4 v0000021e05563980_0;
    %pad/u 10;
    %jmp/0 T_12.5, 8;
 ; End of false expr.
    %blend;
T_12.5;
    %load/vec4 v0000021e05563f20_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.6, 8;
    %pushi/vec4 1, 0, 10;
    %jmp/1 T_12.7, 8;
T_12.6 ; End of true expr.
    %load/vec4 v0000021e05565b40_0;
    %pad/u 10;
    %jmp/0 T_12.7, 8;
 ; End of false expr.
    %blend;
T_12.7;
    %add;
    %subi 127, 0, 10;
    %store/vec4 v0000021e055637a0_0, 0, 10;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000021e055690a0;
T_13 ;
    %wait E_0000021e054c7160;
    %load/vec4 v0000021e05565460_0;
    %pad/u 48;
    %load/vec4 v0000021e05565320_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000021e055655a0_0, 0, 48;
    %load/vec4 v0000021e055655a0_0;
    %parti/s 1, 47, 7;
    %store/vec4 v0000021e05565640_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000021e05567ac0;
T_14 ;
    %wait E_0000021e054c82e0;
    %load/vec4 v0000021e055644c0_0;
    %store/vec4 v0000021e055641a0_0, 0, 48;
    %load/vec4 v0000021e05563fc0_0;
    %store/vec4 v0000021e05564380_0, 0, 10;
    %load/vec4 v0000021e0556bc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000021e055641a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000021e055641a0_0, 0, 48;
    %load/vec4 v0000021e05564380_0;
    %addi 1, 0, 10;
    %store/vec4 v0000021e05564380_0, 0, 10;
T_14.0 ;
    %load/vec4 v0000021e05564380_0;
    %pad/s 32;
    %cmpi/s 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_14.2, 5;
    %load/vec4 v0000021e05569c20_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0000021e05564100_0, 0, 32;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0000021e05564380_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_14.4, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0000021e05564380_0;
    %pad/s 32;
    %sub;
    %store/vec4 v0000021e0556ac60_0, 0, 32;
    %load/vec4 v0000021e0556ac60_0;
    %cmpi/s 48, 0, 32;
    %jmp/0xz  T_14.6, 5;
    %load/vec4 v0000021e055641a0_0;
    %load/vec4 v0000021e0556ac60_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000021e055641a0_0, 0, 48;
    %load/vec4 v0000021e05569c20_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0000021e055641a0_0;
    %parti/s 23, 23, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021e05564100_0, 0, 32;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0000021e05569c20_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0000021e05564100_0, 0, 32;
T_14.7 ;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0000021e05569c20_0;
    %load/vec4 v0000021e05564380_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021e055641a0_0;
    %parti/s 23, 23, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021e05564100_0, 0, 32;
T_14.5 ;
T_14.3 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000021e05559420;
T_15 ;
    %wait E_0000021e054c70e0;
    %load/vec4 v0000021e05569680_0;
    %load/vec4 v0000021e05569ae0_0;
    %or;
    %load/vec4 v0000021e055697c0_0;
    %load/vec4 v0000021e0556b020_0;
    %and;
    %load/vec4 v0000021e0556a1c0_0;
    %load/vec4 v0000021e05569a40_0;
    %and;
    %or;
    %or;
    %store/vec4 v0000021e0556a6c0_0, 0, 1;
    %load/vec4 v0000021e0556a940_0;
    %load/vec4 v0000021e05569b80_0;
    %parti/s 8, 23, 6;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021e0556a6c0_0;
    %nor/r;
    %and;
    %or;
    %store/vec4 v0000021e05569cc0_0, 0, 1;
    %load/vec4 v0000021e05569860_0;
    %load/vec4 v0000021e05569b80_0;
    %parti/s 8, 23, 6;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021e0556a6c0_0;
    %nor/r;
    %and;
    %load/vec4 v0000021e05569b80_0;
    %parti/s 23, 0, 2;
    %pushi/vec4 0, 0, 23;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %store/vec4 v0000021e055695e0_0, 0, 1;
    %load/vec4 v0000021e0556a440_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %load/vec4 v0000021e05569540_0;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0000021e05569b80_0;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %store/vec4 v0000021e05569ea0_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000021e05559bf0;
T_16 ;
    %wait E_0000021e054c5d20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e0555f720_0, 0, 1;
    %load/vec4 v0000021e0555f900_0;
    %concati/vec4 0, 0, 31;
    %store/vec4 v0000021e0555ef00_0, 0, 32;
    %load/vec4 v0000021e05560bc0_0;
    %flag_set/vec4 8;
    %load/vec4 v0000021e05560580_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_16.0, 9;
    %load/vec4 v0000021e0555f900_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 1, 0, 23;
    %store/vec4 v0000021e0555ef00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e0555f720_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000021e0555e460_0;
    %load/vec4 v0000021e0555f860_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000021e0555f900_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 1, 0, 23;
    %store/vec4 v0000021e0555ef00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e0555f720_0, 0, 1;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0000021e0555e780_0;
    %load/vec4 v0000021e0555ebe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0000021e0555f900_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 1, 0, 23;
    %store/vec4 v0000021e0555ef00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e0555f720_0, 0, 1;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0000021e0555f860_0;
    %load/vec4 v0000021e0555e460_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0000021e0555f900_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0000021e0555ef00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e0555f720_0, 0, 1;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0000021e0555e780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0000021e0555f900_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0000021e0555ef00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e0555f720_0, 0, 1;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0000021e0555e460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %load/vec4 v0000021e0555f900_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0000021e0555ef00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e0555f720_0, 0, 1;
T_16.10 ;
T_16.9 ;
T_16.7 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000021e0555a0a0;
T_17 ;
    %wait E_0000021e054c68a0;
    %load/vec4 v0000021e05560760_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000021e0555e500_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000021e0555e500_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %store/vec4 v0000021e0555f7c0_0, 0, 24;
    %load/vec4 v0000021e0555e640_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000021e0555fea0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.3, 8;
T_17.2 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000021e0555fea0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.3, 8;
 ; End of false expr.
    %blend;
T_17.3;
    %store/vec4 v0000021e05560940_0, 0, 24;
    %load/vec4 v0000021e05560760_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.4, 8;
    %pushi/vec4 1, 0, 10;
    %jmp/1 T_17.5, 8;
T_17.4 ; End of true expr.
    %load/vec4 v0000021e0555ec80_0;
    %pad/u 10;
    %jmp/0 T_17.5, 8;
 ; End of false expr.
    %blend;
T_17.5;
    %load/vec4 v0000021e0555e640_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.6, 8;
    %pushi/vec4 1, 0, 10;
    %jmp/1 T_17.7, 8;
T_17.6 ; End of true expr.
    %load/vec4 v0000021e05560800_0;
    %pad/u 10;
    %jmp/0 T_17.7, 8;
 ; End of false expr.
    %blend;
T_17.7;
    %sub;
    %addi 127, 0, 10;
    %store/vec4 v0000021e055608a0_0, 0, 10;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000021e05559a60;
T_18 ;
    %wait E_0000021e054c6820;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000021e055604e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021e0555fb80_0, 0, 48;
    %load/vec4 v0000021e0555ed20_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0000021e05560620_0, 0, 48;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000021e0555eb40_0, 0, 24;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021e055603a0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000021e055603a0_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz T_18.1, 5;
    %load/vec4 v0000021e0555fb80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000021e0555fb80_0, 0, 48;
    %load/vec4 v0000021e05560620_0;
    %load/vec4 v0000021e0555fb80_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_18.2, 5;
    %load/vec4 v0000021e0555fb80_0;
    %load/vec4 v0000021e05560620_0;
    %sub;
    %store/vec4 v0000021e0555fb80_0, 0, 48;
    %load/vec4 v0000021e0555eb40_0;
    %parti/s 23, 0, 2;
    %concati/vec4 1, 0, 1;
    %store/vec4 v0000021e0555eb40_0, 0, 24;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0000021e0555eb40_0;
    %parti/s 23, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000021e0555eb40_0, 0, 24;
T_18.3 ;
    %load/vec4 v0000021e055603a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021e055603a0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000021e055595b0;
T_19 ;
    %wait E_0000021e054c7c60;
    %load/vec4 v0000021e0555e820_0;
    %store/vec4 v0000021e0555efa0_0, 0, 24;
    %load/vec4 v0000021e0555f5e0_0;
    %store/vec4 v0000021e0555fcc0_0, 0, 10;
    %load/vec4 v0000021e0555fcc0_0;
    %pad/s 32;
    %cmpi/s 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.0, 5;
    %load/vec4 v0000021e0555e8c0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0000021e055609e0_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000021e0555fcc0_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_19.2, 5;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0000021e0555fcc0_0;
    %pad/s 32;
    %sub;
    %store/vec4 v0000021e05560a80_0, 0, 32;
    %load/vec4 v0000021e05560a80_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz  T_19.4, 5;
    %load/vec4 v0000021e0555efa0_0;
    %load/vec4 v0000021e05560a80_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000021e0555efa0_0, 0, 24;
    %load/vec4 v0000021e0555e8c0_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0000021e0555efa0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021e055609e0_0, 0, 32;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0000021e0555e8c0_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0000021e055609e0_0, 0, 32;
T_19.5 ;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0000021e0555efa0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0000021e0555efa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000021e0555efa0_0, 0, 24;
    %load/vec4 v0000021e0555fcc0_0;
    %addi 1, 0, 10;
    %store/vec4 v0000021e0555fcc0_0, 0, 10;
T_19.6 ;
    %load/vec4 v0000021e0555e8c0_0;
    %load/vec4 v0000021e0555fcc0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021e0555efa0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021e055609e0_0, 0, 32;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000021e05559d80;
T_20 ;
    %wait E_0000021e054c60a0;
    %load/vec4 v0000021e055660e0_0;
    %load/vec4 v0000021e05566fe0_0;
    %or;
    %load/vec4 v0000021e05567300_0;
    %load/vec4 v0000021e05566400_0;
    %and;
    %load/vec4 v0000021e05566540_0;
    %load/vec4 v0000021e05566220_0;
    %and;
    %or;
    %or;
    %store/vec4 v0000021e05566c20_0, 0, 1;
    %load/vec4 v0000021e05565dc0_0;
    %load/vec4 v0000021e05566a40_0;
    %parti/s 8, 23, 6;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021e05566c20_0;
    %nor/r;
    %and;
    %or;
    %store/vec4 v0000021e05566ae0_0, 0, 1;
    %load/vec4 v0000021e05566180_0;
    %load/vec4 v0000021e05566a40_0;
    %parti/s 8, 23, 6;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021e05566c20_0;
    %nor/r;
    %and;
    %load/vec4 v0000021e05566a40_0;
    %parti/s 23, 0, 2;
    %pushi/vec4 0, 0, 23;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %store/vec4 v0000021e05565c80_0, 0, 1;
    %load/vec4 v0000021e05566900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000021e05565fa0_0;
    %store/vec4 v0000021e055671c0_0, 0, 32;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000021e05566a40_0;
    %store/vec4 v0000021e055671c0_0, 0, 32;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000021e05567930;
T_21 ;
    %wait E_0000021e054c56e0;
    %load/vec4 v0000021e0556a8a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021e0556b5c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e0556a800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e0556b480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e0556b660_0, 0, 1;
    %jmp T_21.5;
T_21.0 ;
    %load/vec4 v0000021e0556bb60_0;
    %store/vec4 v0000021e0556b5c0_0, 0, 32;
    %load/vec4 v0000021e0556b0c0_0;
    %store/vec4 v0000021e0556a800_0, 0, 1;
    %load/vec4 v0000021e0556a4e0_0;
    %store/vec4 v0000021e0556b480_0, 0, 1;
    %load/vec4 v0000021e0556b160_0;
    %store/vec4 v0000021e0556b660_0, 0, 1;
    %jmp T_21.5;
T_21.1 ;
    %load/vec4 v0000021e0556bb60_0;
    %store/vec4 v0000021e0556b5c0_0, 0, 32;
    %load/vec4 v0000021e0556b0c0_0;
    %store/vec4 v0000021e0556a800_0, 0, 1;
    %load/vec4 v0000021e0556a4e0_0;
    %store/vec4 v0000021e0556b480_0, 0, 1;
    %load/vec4 v0000021e0556b160_0;
    %store/vec4 v0000021e0556b660_0, 0, 1;
    %jmp T_21.5;
T_21.2 ;
    %load/vec4 v0000021e0556aee0_0;
    %store/vec4 v0000021e0556b5c0_0, 0, 32;
    %load/vec4 v0000021e0556b980_0;
    %store/vec4 v0000021e0556a800_0, 0, 1;
    %load/vec4 v0000021e0556b3e0_0;
    %store/vec4 v0000021e0556b480_0, 0, 1;
    %load/vec4 v0000021e0556a120_0;
    %store/vec4 v0000021e0556b660_0, 0, 1;
    %jmp T_21.5;
T_21.3 ;
    %load/vec4 v0000021e0556abc0_0;
    %store/vec4 v0000021e0556b5c0_0, 0, 32;
    %load/vec4 v0000021e0556a760_0;
    %store/vec4 v0000021e0556a800_0, 0, 1;
    %load/vec4 v0000021e05569900_0;
    %store/vec4 v0000021e0556b480_0, 0, 1;
    %load/vec4 v0000021e0556a080_0;
    %store/vec4 v0000021e0556b660_0, 0, 1;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000021e054faed0;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021e0556d000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021e0556cc40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021e0556c7e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021e0556ca60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021e0556d0a0_0, 0, 32;
    %vpi_call 2 150 "$display", "=== Iniciando pruebas aleatorias FPU ===" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021e054fa900_0, 0, 2;
    %pushi/vec4 2290651816, 0, 33;
    %concati/vec4 2459868224, 0, 32;
    %concati/vec4 538976288, 0, 31;
    %store/vec4 v0000021e054f8ba0_0, 0, 96;
    %load/vec4 v0000021e0556d000_0;
    %store/vec4 v0000021e054f93c0_0, 0, 32;
    %fork TD_fpu_random_tester.run_tests, S_0000021e054fcdd0;
    %join;
    %load/vec4 v0000021e054f93c0_0;
    %store/vec4 v0000021e0556d000_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021e054fa900_0, 0, 2;
    %pushi/vec4 2860820644, 0, 33;
    %concati/vec4 2189863058, 0, 32;
    %concati/vec4 1330520096, 0, 31;
    %store/vec4 v0000021e054f8ba0_0, 0, 96;
    %load/vec4 v0000021e0556cc40_0;
    %store/vec4 v0000021e054f93c0_0, 0, 32;
    %fork TD_fpu_random_tester.run_tests, S_0000021e054fcdd0;
    %join;
    %load/vec4 v0000021e054f93c0_0;
    %store/vec4 v0000021e0556cc40_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000021e054fa900_0, 0, 2;
    %pushi/vec4 2561184416, 0, 33;
    %concati/vec4 2559739522, 0, 32;
    %concati/vec4 1414090574, 0, 31;
    %store/vec4 v0000021e054f8ba0_0, 0, 96;
    %load/vec4 v0000021e0556c7e0_0;
    %store/vec4 v0000021e054f93c0_0, 0, 32;
    %fork TD_fpu_random_tester.run_tests, S_0000021e054fcdd0;
    %join;
    %load/vec4 v0000021e054f93c0_0;
    %store/vec4 v0000021e0556c7e0_0, 0, 32;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000021e054fa900_0, 0, 2;
    %pushi/vec4 2460783270, 0, 33;
    %concati/vec4 2459868224, 0, 32;
    %concati/vec4 538976288, 0, 31;
    %store/vec4 v0000021e054f8ba0_0, 0, 96;
    %load/vec4 v0000021e0556ca60_0;
    %store/vec4 v0000021e054f93c0_0, 0, 32;
    %fork TD_fpu_random_tester.run_tests, S_0000021e054fcdd0;
    %join;
    %load/vec4 v0000021e054f93c0_0;
    %store/vec4 v0000021e0556ca60_0, 0, 32;
    %vpi_call 2 157 "$display", "=== Resumen ===" {0 0 0};
    %vpi_call 2 158 "$display", "Total pruebas: %0d", v0000021e0556d0a0_0 {0 0 0};
    %vpi_call 2 159 "$display", "Errores suma : %0d", v0000021e0556d000_0 {0 0 0};
    %vpi_call 2 160 "$display", "Errores resta: %0d", v0000021e0556cc40_0 {0 0 0};
    %vpi_call 2 161 "$display", "Errores mult.: %0d", v0000021e0556c7e0_0 {0 0 0};
    %vpi_call 2 162 "$display", "Errores div. : %0d", v0000021e0556ca60_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0000021e0556d000_0;
    %load/vec4 v0000021e0556cc40_0;
    %add;
    %load/vec4 v0000021e0556c7e0_0;
    %add;
    %load/vec4 v0000021e0556ca60_0;
    %add;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0000021e0556d0a0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 163 "$display", "Error total  : %.2f%%", W<0,r> {0 1 0};
    %vpi_call 2 166 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "fpu_random_tester_verilog.v";
    "fpu_top.v";
    "fpu_adder_top.v";
    "mantissa_adder.v";
    "align_adder.v";
    "res_asm.v";
    "float_deco.v";
    "normalizer.v";
    "rounder.v";
    "float_divider.v";
    "special_cases_detector_div.v";
    "mantissa_divider.v";
    "special_cases_handler_div.v";
    "normalization_unit_div.v";
    "result_normalizer_div.v";
    "float_multiplier.v";
    "special_cases_detector.v";
    "special_cases_handler.v";
    "mantissa_multiplier.v";
    "normalization_unit.v";
    "result_normalizer.v";
    "fpu_mux.v";
