Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Mar  1 17:21:18 2022
| Host         : fedora running 64-bit unknown
| Command      : report_methodology -file CoraZ7_methodology_drc_routed.rpt -pb CoraZ7_methodology_drc_routed.pb -rpx CoraZ7_methodology_drc_routed.rpx
| Design       : CoraZ7
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 54
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 3          |
| TIMING-16 | Warning  | Large setup violation         | 33         |
| TIMING-18 | Warning  | Missing input or output delay | 18         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[1]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[2]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[3]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[4]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[5]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[6]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[7]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[8]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[10]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[1]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[2]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[4]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[5]/CLR (the first 15 of 35 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell inst_top_level/inst_reset_delay/FSM_onehot_state[8]_i_3__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[1]/CLR, inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[2]/CLR, inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[3]/CLR, inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[4]/CLR, inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[5]/CLR, inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[8]/CLR, inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/CLR, inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[10]/CLR, inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[1]/CLR, inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[2]/CLR, inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[3]/CLR, inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[4]/CLR, inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[5]/CLR, inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[6]/CLR, inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[7]/CLR (the first 15 of 25 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell inst_top_level/inst_reset_delay/count[31]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_top_level/inst_clock_gen/count_reg[0]/CLR, inst_top_level/inst_clock_gen/count_reg[10]/CLR, inst_top_level/inst_clock_gen/count_reg[11]/CLR, inst_top_level/inst_clock_gen/count_reg[12]/CLR, inst_top_level/inst_clock_gen/count_reg[13]/CLR, inst_top_level/inst_clock_gen/count_reg[14]/CLR, inst_top_level/inst_clock_gen/count_reg[15]/CLR, inst_top_level/inst_clock_gen/count_reg[16]/CLR, inst_top_level/inst_clock_gen/count_reg[17]/CLR, inst_top_level/inst_clock_gen/count_reg[18]/CLR, inst_top_level/inst_clock_gen/count_reg[19]/CLR, inst_top_level/inst_clock_gen/count_reg[1]/CLR, inst_top_level/inst_clock_gen/count_reg[20]/CLR, inst_top_level/inst_clock_gen/count_reg[21]/CLR, inst_top_level/inst_clock_gen/count_reg[22]/CLR (the first 15 of 33 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -55.839 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -55.844 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -55.847 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -55.849 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -55.851 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -55.855 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -55.860 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -55.862 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -55.891 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -55.893 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -55.896 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -55.897 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -55.912 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -55.919 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -55.927 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -55.934 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -55.948 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -55.958 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -55.962 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -55.968 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -55.968 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -55.989 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -55.994 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -55.996 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -56.009 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -56.018 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -56.018 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -56.020 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/temp_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -56.023 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -56.090 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -56.103 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -56.108 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -56.121 ns between inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C (clocked by sys_clk_pin) and inst_top_level/inst_clock_gen/count_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btn[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btn[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on jb[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on jb[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on jb[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on jb[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on jb[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on jb[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on jb[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on jb[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on ja[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on ja[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on ja[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on ja[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on ja[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on ja[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on ja[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on ja[7] relative to clock(s) sys_clk_pin
Related violations: <none>


