Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec 19 14:32:29 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab8_timing_summary_routed.rpt -pb Lab8_timing_summary_routed.pb -rpx Lab8_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab8
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 25 register/latch pins with no clock driven by root clock pin: B/clk1/out_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 87 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.891        0.000                      0                  211        0.202        0.000                      0                  211        4.500        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.891        0.000                      0                  116        0.202        0.000                      0                  116        4.500        0.000                       0                   112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.726        0.000                      0                   95        0.507        0.000                      0                   95  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 3.464ns (56.296%)  route 2.689ns (43.704%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.556     5.077    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X12Y58         FDCE                                         r  A/m1/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58         FDCE (Prop_fdce_C_Q)         0.518     5.595 f  A/m1/pwm_0/count_reg[6]/Q
                         net (fo=4, routed)           0.958     6.553    A/m1/pwm_0/count_reg[6]
    SLICE_X13Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.677 r  A/m1/pwm_0/count1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.677    A/m1/pwm_0/count1_carry_i_7__0_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.227 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.227    A/m1/pwm_0/count1_carry_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.341    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.455 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.455    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.612 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.731     9.343    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.329     9.672 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.672    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.205 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.205    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.322 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.322    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.439 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.439    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.556 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.556    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.673 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.673    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.790 r  A/m1/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.790    A/m1/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.907 r  A/m1/pwm_0/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.907    A/m1/pwm_0/i_/i_/i__carry__5_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.230 r  A/m1/pwm_0/i_/i_/i__carry__6/O[1]
                         net (fo=1, routed)           0.000    11.230    A/m1/pwm_0/i_/i_/i__carry__6_n_6
    SLICE_X12Y64         FDCE                                         r  A/m1/pwm_0/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.435    14.776    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X12Y64         FDCE                                         r  A/m1/pwm_0/count_reg[29]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X12Y64         FDCE (Setup_fdce_C_D)        0.109    15.122    A/m1/pwm_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.145ns  (logic 3.456ns (56.239%)  route 2.689ns (43.761%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.556     5.077    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X12Y58         FDCE                                         r  A/m1/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58         FDCE (Prop_fdce_C_Q)         0.518     5.595 f  A/m1/pwm_0/count_reg[6]/Q
                         net (fo=4, routed)           0.958     6.553    A/m1/pwm_0/count_reg[6]
    SLICE_X13Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.677 r  A/m1/pwm_0/count1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.677    A/m1/pwm_0/count1_carry_i_7__0_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.227 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.227    A/m1/pwm_0/count1_carry_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.341    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.455 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.455    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.612 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.731     9.343    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.329     9.672 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.672    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.205 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.205    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.322 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.322    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.439 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.439    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.556 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.556    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.673 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.673    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.790 r  A/m1/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.790    A/m1/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.907 r  A/m1/pwm_0/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.907    A/m1/pwm_0/i_/i_/i__carry__5_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.222 r  A/m1/pwm_0/i_/i_/i__carry__6/O[3]
                         net (fo=1, routed)           0.000    11.222    A/m1/pwm_0/i_/i_/i__carry__6_n_4
    SLICE_X12Y64         FDCE                                         r  A/m1/pwm_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.435    14.776    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X12Y64         FDCE                                         r  A/m1/pwm_0/count_reg[31]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X12Y64         FDCE (Setup_fdce_C_D)        0.109    15.122    A/m1/pwm_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -11.222    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 3.247ns (53.562%)  route 2.815ns (46.438%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.545     5.066    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y78         FDCE                                         r  A/m0/pwm_0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  A/m0/pwm_0/count_reg[10]/Q
                         net (fo=5, routed)           1.117     6.639    A/m0/pwm_0/count_reg[10]
    SLICE_X54Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.763 r  A/m0/pwm_0/count1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.763    A/m0/pwm_0/count1_carry_i_5_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.139 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.139    A/m0/pwm_0/count1_carry_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.256 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.256    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.373 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.373    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.530 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.698     9.228    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X55Y76         LUT2 (Prop_lut2_I0_O)        0.332     9.560 r  A/m0/pwm_0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.560    A/m0/pwm_0/i__carry_i_3_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.110 r  A/m0/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.110    A/m0/pwm_0/i_/i_/i__carry_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.224 r  A/m0/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.224    A/m0/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.338 r  A/m0/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.338    A/m0/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.452 r  A/m0/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.452    A/m0/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.566 r  A/m0/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.566    A/m0/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.680 r  A/m0/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.680    A/m0/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.794 r  A/m0/pwm_0/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.794    A/m0/pwm_0/i_/i_/i__carry__5_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.128 r  A/m0/pwm_0/i_/i_/i__carry__6/O[1]
                         net (fo=1, routed)           0.000    11.128    A/m0/pwm_0/i_/i_/i__carry__6_n_6
    SLICE_X55Y83         FDCE                                         r  A/m0/pwm_0/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.435    14.776    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y83         FDCE                                         r  A/m0/pwm_0/count_reg[29]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X55Y83         FDCE (Setup_fdce_C_D)        0.062    15.075    A/m0/pwm_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             3.968ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 3.226ns (53.400%)  route 2.815ns (46.599%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.545     5.066    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y78         FDCE                                         r  A/m0/pwm_0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  A/m0/pwm_0/count_reg[10]/Q
                         net (fo=5, routed)           1.117     6.639    A/m0/pwm_0/count_reg[10]
    SLICE_X54Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.763 r  A/m0/pwm_0/count1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.763    A/m0/pwm_0/count1_carry_i_5_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.139 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.139    A/m0/pwm_0/count1_carry_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.256 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.256    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.373 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.373    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.530 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.698     9.228    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X55Y76         LUT2 (Prop_lut2_I0_O)        0.332     9.560 r  A/m0/pwm_0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.560    A/m0/pwm_0/i__carry_i_3_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.110 r  A/m0/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.110    A/m0/pwm_0/i_/i_/i__carry_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.224 r  A/m0/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.224    A/m0/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.338 r  A/m0/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.338    A/m0/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.452 r  A/m0/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.452    A/m0/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.566 r  A/m0/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.566    A/m0/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.680 r  A/m0/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.680    A/m0/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.794 r  A/m0/pwm_0/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.794    A/m0/pwm_0/i_/i_/i__carry__5_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.107 r  A/m0/pwm_0/i_/i_/i__carry__6/O[3]
                         net (fo=1, routed)           0.000    11.107    A/m0/pwm_0/i_/i_/i__carry__6_n_4
    SLICE_X55Y83         FDCE                                         r  A/m0/pwm_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.435    14.776    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y83         FDCE                                         r  A/m0/pwm_0/count_reg[31]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X55Y83         FDCE (Setup_fdce_C_D)        0.062    15.075    A/m0/pwm_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -11.107    
  -------------------------------------------------------------------
                         slack                                  3.968    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 3.380ns (55.691%)  route 2.689ns (44.309%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.556     5.077    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X12Y58         FDCE                                         r  A/m1/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58         FDCE (Prop_fdce_C_Q)         0.518     5.595 f  A/m1/pwm_0/count_reg[6]/Q
                         net (fo=4, routed)           0.958     6.553    A/m1/pwm_0/count_reg[6]
    SLICE_X13Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.677 r  A/m1/pwm_0/count1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.677    A/m1/pwm_0/count1_carry_i_7__0_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.227 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.227    A/m1/pwm_0/count1_carry_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.341    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.455 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.455    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.612 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.731     9.343    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.329     9.672 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.672    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.205 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.205    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.322 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.322    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.439 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.439    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.556 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.556    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.673 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.673    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.790 r  A/m1/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.790    A/m1/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.907 r  A/m1/pwm_0/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.907    A/m1/pwm_0/i_/i_/i__carry__5_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.146 r  A/m1/pwm_0/i_/i_/i__carry__6/O[2]
                         net (fo=1, routed)           0.000    11.146    A/m1/pwm_0/i_/i_/i__carry__6_n_5
    SLICE_X12Y64         FDCE                                         r  A/m1/pwm_0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.435    14.776    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X12Y64         FDCE                                         r  A/m1/pwm_0/count_reg[30]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X12Y64         FDCE (Setup_fdce_C_D)        0.109    15.122    A/m1/pwm_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -11.146    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.995ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 3.360ns (55.545%)  route 2.689ns (44.455%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.556     5.077    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X12Y58         FDCE                                         r  A/m1/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58         FDCE (Prop_fdce_C_Q)         0.518     5.595 f  A/m1/pwm_0/count_reg[6]/Q
                         net (fo=4, routed)           0.958     6.553    A/m1/pwm_0/count_reg[6]
    SLICE_X13Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.677 r  A/m1/pwm_0/count1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.677    A/m1/pwm_0/count1_carry_i_7__0_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.227 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.227    A/m1/pwm_0/count1_carry_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.341    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.455 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.455    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.612 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.731     9.343    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.329     9.672 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.672    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.205 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.205    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.322 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.322    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.439 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.439    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.556 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.556    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.673 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.673    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.790 r  A/m1/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.790    A/m1/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.907 r  A/m1/pwm_0/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.907    A/m1/pwm_0/i_/i_/i__carry__5_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.126 r  A/m1/pwm_0/i_/i_/i__carry__6/O[0]
                         net (fo=1, routed)           0.000    11.126    A/m1/pwm_0/i_/i_/i__carry__6_n_7
    SLICE_X12Y64         FDCE                                         r  A/m1/pwm_0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.435    14.776    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X12Y64         FDCE                                         r  A/m1/pwm_0/count_reg[28]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X12Y64         FDCE (Setup_fdce_C_D)        0.109    15.122    A/m1/pwm_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                  3.995    

Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 3.347ns (55.449%)  route 2.689ns (44.551%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.556     5.077    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X12Y58         FDCE                                         r  A/m1/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58         FDCE (Prop_fdce_C_Q)         0.518     5.595 f  A/m1/pwm_0/count_reg[6]/Q
                         net (fo=4, routed)           0.958     6.553    A/m1/pwm_0/count_reg[6]
    SLICE_X13Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.677 r  A/m1/pwm_0/count1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.677    A/m1/pwm_0/count1_carry_i_7__0_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.227 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.227    A/m1/pwm_0/count1_carry_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.341    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.455 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.455    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.612 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.731     9.343    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.329     9.672 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.672    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.205 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.205    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.322 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.322    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.439 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.439    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.556 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.556    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.673 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.673    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.790 r  A/m1/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.790    A/m1/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.113 r  A/m1/pwm_0/i_/i_/i__carry__5/O[1]
                         net (fo=1, routed)           0.000    11.113    A/m1/pwm_0/i_/i_/i__carry__5_n_6
    SLICE_X12Y63         FDCE                                         r  A/m1/pwm_0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.435    14.776    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  A/m1/pwm_0/count_reg[25]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X12Y63         FDCE (Setup_fdce_C_D)        0.109    15.122    A/m1/pwm_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -11.113    
  -------------------------------------------------------------------
                         slack                                  4.008    

Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 A/m1/pwm_0/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 3.339ns (55.390%)  route 2.689ns (44.610%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.556     5.077    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X12Y58         FDCE                                         r  A/m1/pwm_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58         FDCE (Prop_fdce_C_Q)         0.518     5.595 f  A/m1/pwm_0/count_reg[6]/Q
                         net (fo=4, routed)           0.958     6.553    A/m1/pwm_0/count_reg[6]
    SLICE_X13Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.677 r  A/m1/pwm_0/count1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.677    A/m1/pwm_0/count1_carry_i_7__0_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.227 r  A/m1/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.227    A/m1/pwm_0/count1_carry_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  A/m1/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.341    A/m1/pwm_0/count1_carry__0_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.455 r  A/m1/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.455    A/m1/pwm_0/count1_carry__1_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.612 r  A/m1/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.731     9.343    A/m1/pwm_0/count1_carry__2_n_2
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.329     9.672 r  A/m1/pwm_0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.672    A/m1/pwm_0/i__carry_i_3__0_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.205 r  A/m1/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.205    A/m1/pwm_0/i_/i_/i__carry_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.322 r  A/m1/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.322    A/m1/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.439 r  A/m1/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.439    A/m1/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.556 r  A/m1/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.556    A/m1/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.673 r  A/m1/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.673    A/m1/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.790 r  A/m1/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.790    A/m1/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.105 r  A/m1/pwm_0/i_/i_/i__carry__5/O[3]
                         net (fo=1, routed)           0.000    11.105    A/m1/pwm_0/i_/i_/i__carry__5_n_4
    SLICE_X12Y63         FDCE                                         r  A/m1/pwm_0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.435    14.776    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  A/m1/pwm_0/count_reg[27]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X12Y63         FDCE (Setup_fdce_C_D)        0.109    15.122    A/m1/pwm_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 3.152ns (52.823%)  route 2.815ns (47.177%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.545     5.066    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y78         FDCE                                         r  A/m0/pwm_0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  A/m0/pwm_0/count_reg[10]/Q
                         net (fo=5, routed)           1.117     6.639    A/m0/pwm_0/count_reg[10]
    SLICE_X54Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.763 r  A/m0/pwm_0/count1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.763    A/m0/pwm_0/count1_carry_i_5_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.139 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.139    A/m0/pwm_0/count1_carry_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.256 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.256    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.373 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.373    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.530 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.698     9.228    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X55Y76         LUT2 (Prop_lut2_I0_O)        0.332     9.560 r  A/m0/pwm_0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.560    A/m0/pwm_0/i__carry_i_3_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.110 r  A/m0/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.110    A/m0/pwm_0/i_/i_/i__carry_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.224 r  A/m0/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.224    A/m0/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.338 r  A/m0/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.338    A/m0/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.452 r  A/m0/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.452    A/m0/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.566 r  A/m0/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.566    A/m0/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.680 r  A/m0/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.680    A/m0/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.794 r  A/m0/pwm_0/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.794    A/m0/pwm_0/i_/i_/i__carry__5_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.033 r  A/m0/pwm_0/i_/i_/i__carry__6/O[2]
                         net (fo=1, routed)           0.000    11.033    A/m0/pwm_0/i_/i_/i__carry__6_n_5
    SLICE_X55Y83         FDCE                                         r  A/m0/pwm_0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.435    14.776    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y83         FDCE                                         r  A/m0/pwm_0/count_reg[30]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X55Y83         FDCE (Setup_fdce_C_D)        0.062    15.075    A/m0/pwm_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 A/m0/pwm_0/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 3.136ns (52.696%)  route 2.815ns (47.304%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.545     5.066    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y78         FDCE                                         r  A/m0/pwm_0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  A/m0/pwm_0/count_reg[10]/Q
                         net (fo=5, routed)           1.117     6.639    A/m0/pwm_0/count_reg[10]
    SLICE_X54Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.763 r  A/m0/pwm_0/count1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.763    A/m0/pwm_0/count1_carry_i_5_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.139 r  A/m0/pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.139    A/m0/pwm_0/count1_carry_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.256 r  A/m0/pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.256    A/m0/pwm_0/count1_carry__0_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.373 r  A/m0/pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.373    A/m0/pwm_0/count1_carry__1_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.530 r  A/m0/pwm_0/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.698     9.228    A/m0/pwm_0/count1_carry__2_n_2
    SLICE_X55Y76         LUT2 (Prop_lut2_I0_O)        0.332     9.560 r  A/m0/pwm_0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.560    A/m0/pwm_0/i__carry_i_3_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.110 r  A/m0/pwm_0/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.110    A/m0/pwm_0/i_/i_/i__carry_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.224 r  A/m0/pwm_0/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.224    A/m0/pwm_0/i_/i_/i__carry__0_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.338 r  A/m0/pwm_0/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.338    A/m0/pwm_0/i_/i_/i__carry__1_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.452 r  A/m0/pwm_0/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.452    A/m0/pwm_0/i_/i_/i__carry__2_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.566 r  A/m0/pwm_0/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.566    A/m0/pwm_0/i_/i_/i__carry__3_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.680 r  A/m0/pwm_0/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.680    A/m0/pwm_0/i_/i_/i__carry__4_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.794 r  A/m0/pwm_0/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.794    A/m0/pwm_0/i_/i_/i__carry__5_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.017 r  A/m0/pwm_0/i_/i_/i__carry__6/O[0]
                         net (fo=1, routed)           0.000    11.017    A/m0/pwm_0/i_/i_/i__carry__6_n_7
    SLICE_X55Y83         FDCE                                         r  A/m0/pwm_0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.435    14.776    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y83         FDCE                                         r  A/m0/pwm_0/count_reg[28]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X55Y83         FDCE (Setup_fdce_C_D)        0.062    15.075    A/m0/pwm_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                  4.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.552     1.435    B/clk1/clk_IBUF_BUFG
    SLICE_X48Y76         FDRE                                         r  B/clk1/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  B/clk1/cnt_reg[5]/Q
                         net (fo=7, routed)           0.120     1.696    B/clk1/cnt_reg[5]
    SLICE_X49Y76         LUT6 (Prop_lut6_I3_O)        0.045     1.741 r  B/clk1/out_clk_i_1/O
                         net (fo=1, routed)           0.000     1.741    B/clk1/out_clk_i_1_n_0
    SLICE_X49Y76         FDRE                                         r  B/clk1/out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.818     1.946    B/clk1/clk_IBUF_BUFG
    SLICE_X49Y76         FDRE                                         r  B/clk1/out_clk_reg/C
                         clock pessimism             -0.498     1.448    
    SLICE_X49Y76         FDRE (Hold_fdre_C_D)         0.091     1.539    B/clk1/out_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.507%)  route 0.121ns (39.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.554     1.437    B/clk1/clk_IBUF_BUFG
    SLICE_X48Y77         FDRE                                         r  B/clk1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  B/clk1/cnt_reg[3]/Q
                         net (fo=10, routed)          0.121     1.700    B/clk1/cnt_reg[3]
    SLICE_X49Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.745 r  B/clk1/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.745    B/clk1/p_0_in[4]
    SLICE_X49Y77         FDRE                                         r  B/clk1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.820     1.948    B/clk1/clk_IBUF_BUFG
    SLICE_X49Y77         FDRE                                         r  B/clk1/cnt_reg[4]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X49Y77         FDRE (Hold_fdre_C_D)         0.091     1.541    B/clk1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 t/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.326%)  route 0.192ns (57.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.560     1.443    t/clk_IBUF_BUFG
    SLICE_X51Y86         FDCE                                         r  t/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  t/state_reg[0]/Q
                         net (fo=1, routed)           0.192     1.776    state[0]
    SLICE_X56Y86         FDCE                                         r  mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.829     1.957    clk_IBUF_BUFG
    SLICE_X56Y86         FDCE                                         r  mode_reg[0]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X56Y86         FDCE (Hold_fdce_C_D)         0.059     1.538    mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 t/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.326%)  route 0.192ns (57.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.560     1.443    t/clk_IBUF_BUFG
    SLICE_X51Y86         FDCE                                         r  t/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  t/state_reg[2]/Q
                         net (fo=1, routed)           0.192     1.776    state[2]
    SLICE_X56Y86         FDCE                                         r  mode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.829     1.957    clk_IBUF_BUFG
    SLICE_X56Y86         FDCE                                         r  mode_reg[2]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X56Y86         FDCE (Hold_fdce_C_D)         0.052     1.531    mode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.908%)  route 0.166ns (47.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.554     1.437    B/clk1/clk_IBUF_BUFG
    SLICE_X49Y77         FDRE                                         r  B/clk1/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  B/clk1/cnt_reg[4]/Q
                         net (fo=9, routed)           0.166     1.744    B/clk1/cnt_reg[4]
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.045     1.789 r  B/clk1/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.789    B/clk1/p_0_in[1]
    SLICE_X48Y77         FDRE                                         r  B/clk1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.820     1.948    B/clk1/clk_IBUF_BUFG
    SLICE_X48Y77         FDRE                                         r  B/clk1/cnt_reg[1]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X48Y77         FDRE (Hold_fdre_C_D)         0.091     1.541    B/clk1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.758%)  route 0.167ns (47.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.554     1.437    B/clk1/clk_IBUF_BUFG
    SLICE_X49Y77         FDRE                                         r  B/clk1/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  B/clk1/cnt_reg[4]/Q
                         net (fo=9, routed)           0.167     1.745    B/clk1/cnt_reg[4]
    SLICE_X48Y77         LUT6 (Prop_lut6_I5_O)        0.045     1.790 r  B/clk1/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.790    B/clk1/p_0_in[2]
    SLICE_X48Y77         FDRE                                         r  B/clk1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.820     1.948    B/clk1/clk_IBUF_BUFG
    SLICE_X48Y77         FDRE                                         r  B/clk1/cnt_reg[2]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X48Y77         FDRE (Hold_fdre_C_D)         0.092     1.542    B/clk1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.657%)  route 0.154ns (45.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.552     1.435    B/clk1/clk_IBUF_BUFG
    SLICE_X48Y76         FDRE                                         r  B/clk1/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  B/clk1/cnt_reg[6]/Q
                         net (fo=7, routed)           0.154     1.731    B/clk1/cnt_reg[6]
    SLICE_X48Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.776 r  B/clk1/cnt[6]_i_2/O
                         net (fo=1, routed)           0.000     1.776    B/clk1/p_0_in[6]
    SLICE_X48Y76         FDRE                                         r  B/clk1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.818     1.946    B/clk1/clk_IBUF_BUFG
    SLICE_X48Y76         FDRE                                         r  B/clk1/cnt_reg[6]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X48Y76         FDRE (Hold_fdre_C_D)         0.092     1.527    B/clk1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.497%)  route 0.155ns (45.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.552     1.435    B/clk1/clk_IBUF_BUFG
    SLICE_X48Y76         FDRE                                         r  B/clk1/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  B/clk1/cnt_reg[6]/Q
                         net (fo=7, routed)           0.155     1.732    B/clk1/cnt_reg[6]
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.045     1.777 r  B/clk1/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.777    B/clk1/p_0_in[5]
    SLICE_X48Y76         FDRE                                         r  B/clk1/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.818     1.946    B/clk1/clk_IBUF_BUFG
    SLICE_X48Y76         FDRE                                         r  B/clk1/cnt_reg[5]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X48Y76         FDRE (Hold_fdre_C_D)         0.091     1.526    B/clk1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 d1/DFF_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/DFF_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.835%)  route 0.145ns (53.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.558     1.441    d1/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  d1/DFF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  d1/DFF_reg[3]/Q
                         net (fo=3, routed)           0.145     1.715    d1/DFF[3]
    SLICE_X32Y62         FDRE                                         r  d1/DFF_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.825     1.953    d1/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  d1/DFF_reg[4]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X32Y62         FDRE (Hold_fdre_C_D)         0.012     1.453    d1/DFF_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 d1/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/DFF_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.233%)  route 0.193ns (57.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.558     1.441    d1/clk_IBUF_BUFG
    SLICE_X33Y62         FDRE                                         r  d1/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  d1/DFF_reg[0]/Q
                         net (fo=3, routed)           0.193     1.775    d1/DFF[0]
    SLICE_X33Y62         FDRE                                         r  d1/DFF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.825     1.953    d1/clk_IBUF_BUFG
    SLICE_X33Y62         FDRE                                         r  d1/DFF_reg[1]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X33Y62         FDRE (Hold_fdre_C_D)         0.066     1.507    d1/DFF_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y76   A/m0/pwm_0/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y78   A/m0/pwm_0/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y78   A/m0/pwm_0/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y79   A/m0/pwm_0/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y79   A/m0/pwm_0/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y79   A/m0/pwm_0/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y79   A/m0/pwm_0/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y80   A/m0/pwm_0/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y80   A/m0/pwm_0/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y76   A/m0/pwm_0/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79   A/m0/pwm_0/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79   A/m0/pwm_0/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79   A/m0/pwm_0/count_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79   A/m0/pwm_0/count_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y80   A/m0/pwm_0/count_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y80   A/m0/pwm_0/count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y80   A/m0/pwm_0/count_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y80   A/m0/pwm_0/count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y76   A/m0/pwm_0/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y78   A/m0/pwm_0/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y78   A/m0/pwm_0/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79   A/m0/pwm_0/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79   A/m0/pwm_0/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79   A/m0/pwm_0/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79   A/m0/pwm_0/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y80   A/m0/pwm_0/count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y80   A/m0/pwm_0/count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y80   A/m0/pwm_0/count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y80   A/m0/pwm_0/count_reg[19]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.507ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.456ns (11.951%)  route 3.359ns (88.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.549     5.070    d2/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  d2/PB_one_pulse_reg/Q
                         net (fo=121, routed)         3.359     8.885    rst_2
    SLICE_X56Y86         FDCE                                         f  mode_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X56Y86         FDCE                                         r  mode_reg[0]/C
                         clock pessimism              0.187    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X56Y86         FDCE (Recov_fdce_C_CLR)     -0.319    14.611    mode_reg[0]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.456ns (11.951%)  route 3.359ns (88.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.549     5.070    d2/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  d2/PB_one_pulse_reg/Q
                         net (fo=121, routed)         3.359     8.885    rst_2
    SLICE_X56Y86         FDCE                                         f  mode_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X56Y86         FDCE                                         r  mode_reg[2]/C
                         clock pessimism              0.187    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X56Y86         FDCE (Recov_fdce_C_CLR)     -0.319    14.611    mode_reg[2]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.456ns (13.523%)  route 2.916ns (86.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.549     5.070    d2/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  d2/PB_one_pulse_reg/Q
                         net (fo=121, routed)         2.916     8.442    A/m0/pwm_0/rst_2
    SLICE_X55Y83         FDCE                                         f  A/m0/pwm_0/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.435    14.776    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y83         FDCE                                         r  A/m0/pwm_0/count_reg[28]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X55Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    A/m0/pwm_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.456ns (13.523%)  route 2.916ns (86.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.549     5.070    d2/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  d2/PB_one_pulse_reg/Q
                         net (fo=121, routed)         2.916     8.442    A/m0/pwm_0/rst_2
    SLICE_X55Y83         FDCE                                         f  A/m0/pwm_0/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.435    14.776    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y83         FDCE                                         r  A/m0/pwm_0/count_reg[29]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X55Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    A/m0/pwm_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.456ns (13.523%)  route 2.916ns (86.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.549     5.070    d2/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  d2/PB_one_pulse_reg/Q
                         net (fo=121, routed)         2.916     8.442    A/m0/pwm_0/rst_2
    SLICE_X55Y83         FDCE                                         f  A/m0/pwm_0/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.435    14.776    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y83         FDCE                                         r  A/m0/pwm_0/count_reg[30]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X55Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    A/m0/pwm_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.456ns (13.523%)  route 2.916ns (86.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.549     5.070    d2/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  d2/PB_one_pulse_reg/Q
                         net (fo=121, routed)         2.916     8.442    A/m0/pwm_0/rst_2
    SLICE_X55Y83         FDCE                                         f  A/m0/pwm_0/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.435    14.776    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y83         FDCE                                         r  A/m0/pwm_0/count_reg[31]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X55Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    A/m0/pwm_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.166ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/PWM_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.456ns (13.523%)  route 2.916ns (86.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.549     5.070    d2/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  d2/PB_one_pulse_reg/Q
                         net (fo=121, routed)         2.916     8.442    A/m0/pwm_0/rst_2
    SLICE_X54Y83         FDCE                                         f  A/m0/pwm_0/PWM_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.435    14.776    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X54Y83         FDCE                                         r  A/m0/pwm_0/PWM_reg/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X54Y83         FDCE (Recov_fdce_C_CLR)     -0.319    14.608    A/m0/pwm_0/PWM_reg
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  6.166    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.456ns (14.178%)  route 2.760ns (85.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.549     5.070    d2/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  d2/PB_one_pulse_reg/Q
                         net (fo=121, routed)         2.760     8.286    A/m0/pwm_0/rst_2
    SLICE_X55Y82         FDCE                                         f  A/m0/pwm_0/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.434    14.775    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y82         FDCE                                         r  A/m0/pwm_0/count_reg[24]/C
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X55Y82         FDCE (Recov_fdce_C_CLR)     -0.405    14.521    A/m0/pwm_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.456ns (14.178%)  route 2.760ns (85.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.549     5.070    d2/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  d2/PB_one_pulse_reg/Q
                         net (fo=121, routed)         2.760     8.286    A/m0/pwm_0/rst_2
    SLICE_X55Y82         FDCE                                         f  A/m0/pwm_0/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.434    14.775    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y82         FDCE                                         r  A/m0/pwm_0/count_reg[25]/C
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X55Y82         FDCE (Recov_fdce_C_CLR)     -0.405    14.521    A/m0/pwm_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.456ns (14.178%)  route 2.760ns (85.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.549     5.070    d2/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  d2/PB_one_pulse_reg/Q
                         net (fo=121, routed)         2.760     8.286    A/m0/pwm_0/rst_2
    SLICE_X55Y82         FDCE                                         f  A/m0/pwm_0/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.434    14.775    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X55Y82         FDCE                                         r  A/m0/pwm_0/count_reg[26]/C
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X55Y82         FDCE (Recov_fdce_C_CLR)     -0.405    14.521    A/m0/pwm_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  6.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.506%)  route 0.337ns (70.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.558     1.441    d2/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  d2/PB_one_pulse_reg/Q
                         net (fo=121, routed)         0.337     1.919    A/m1/pwm_0/rst_2
    SLICE_X12Y62         FDCE                                         f  A/m1/pwm_0/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.829     1.957    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X12Y62         FDCE                                         r  A/m1/pwm_0/count_reg[20]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X12Y62         FDCE (Remov_fdce_C_CLR)     -0.067     1.412    A/m1/pwm_0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.506%)  route 0.337ns (70.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.558     1.441    d2/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  d2/PB_one_pulse_reg/Q
                         net (fo=121, routed)         0.337     1.919    A/m1/pwm_0/rst_2
    SLICE_X12Y62         FDCE                                         f  A/m1/pwm_0/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.829     1.957    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X12Y62         FDCE                                         r  A/m1/pwm_0/count_reg[21]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X12Y62         FDCE (Remov_fdce_C_CLR)     -0.067     1.412    A/m1/pwm_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.506%)  route 0.337ns (70.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.558     1.441    d2/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  d2/PB_one_pulse_reg/Q
                         net (fo=121, routed)         0.337     1.919    A/m1/pwm_0/rst_2
    SLICE_X12Y62         FDCE                                         f  A/m1/pwm_0/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.829     1.957    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X12Y62         FDCE                                         r  A/m1/pwm_0/count_reg[22]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X12Y62         FDCE (Remov_fdce_C_CLR)     -0.067     1.412    A/m1/pwm_0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.506%)  route 0.337ns (70.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.558     1.441    d2/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  d2/PB_one_pulse_reg/Q
                         net (fo=121, routed)         0.337     1.919    A/m1/pwm_0/rst_2
    SLICE_X12Y62         FDCE                                         f  A/m1/pwm_0/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.829     1.957    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X12Y62         FDCE                                         r  A/m1/pwm_0/count_reg[23]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X12Y62         FDCE (Remov_fdce_C_CLR)     -0.067     1.412    A/m1/pwm_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.055%)  route 0.400ns (73.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.558     1.441    d2/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  d2/PB_one_pulse_reg/Q
                         net (fo=121, routed)         0.400     1.982    A/m1/pwm_0/rst_2
    SLICE_X12Y63         FDCE                                         f  A/m1/pwm_0/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.828     1.956    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  A/m1/pwm_0/count_reg[24]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X12Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.411    A/m1/pwm_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.055%)  route 0.400ns (73.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.558     1.441    d2/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  d2/PB_one_pulse_reg/Q
                         net (fo=121, routed)         0.400     1.982    A/m1/pwm_0/rst_2
    SLICE_X12Y63         FDCE                                         f  A/m1/pwm_0/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.828     1.956    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  A/m1/pwm_0/count_reg[25]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X12Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.411    A/m1/pwm_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.055%)  route 0.400ns (73.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.558     1.441    d2/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  d2/PB_one_pulse_reg/Q
                         net (fo=121, routed)         0.400     1.982    A/m1/pwm_0/rst_2
    SLICE_X12Y63         FDCE                                         f  A/m1/pwm_0/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.828     1.956    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  A/m1/pwm_0/count_reg[26]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X12Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.411    A/m1/pwm_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.055%)  route 0.400ns (73.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.558     1.441    d2/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  d2/PB_one_pulse_reg/Q
                         net (fo=121, routed)         0.400     1.982    A/m1/pwm_0/rst_2
    SLICE_X12Y63         FDCE                                         f  A/m1/pwm_0/count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.828     1.956    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  A/m1/pwm_0/count_reg[27]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X12Y63         FDCE (Remov_fdce_C_CLR)     -0.067     1.411    A/m1/pwm_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.714%)  route 0.454ns (76.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.558     1.441    d2/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  d2/PB_one_pulse_reg/Q
                         net (fo=121, routed)         0.454     2.036    A/m1/pwm_0/rst_2
    SLICE_X12Y64         FDCE                                         f  A/m1/pwm_0/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.828     1.956    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X12Y64         FDCE                                         r  A/m1/pwm_0/count_reg[28]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X12Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.411    A/m1/pwm_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 d2/PB_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.714%)  route 0.454ns (76.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.558     1.441    d2/clk_IBUF_BUFG
    SLICE_X32Y62         FDRE                                         r  d2/PB_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  d2/PB_one_pulse_reg/Q
                         net (fo=121, routed)         0.454     2.036    A/m1/pwm_0/rst_2
    SLICE_X12Y64         FDCE                                         f  A/m1/pwm_0/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.828     1.956    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X12Y64         FDCE                                         r  A/m1/pwm_0/count_reg[29]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X12Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.411    A/m1/pwm_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.625    





