{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575291286685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575291286685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 09:54:46 2019 " "Processing started: Mon Dec 02 09:54:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575291286685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575291286685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575291286685 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575291287550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "somador.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/somador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291289260 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291289260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575291289260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-struct " "Found design unit 1: SignExtend-struct" {  } { { "SignExtend.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/SignExtend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291289276 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291289276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575291289276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regW-comportamento " "Found design unit 1: regW-comportamento" {  } { { "regW.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/regW.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291289276 ""} { "Info" "ISGN_ENTITY_NAME" "1 regW " "Found entity 1: regW" {  } { { "regW.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/regW.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291289276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575291289276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regPC-comportamento " "Found design unit 1: regPC-comportamento" {  } { { "regPC.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/regPC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291289292 ""} { "Info" "ISGN_ENTITY_NAME" "1 regPC " "Found entity 1: regPC" {  } { { "regPC.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/regPC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291289292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575291289292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rege.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rege.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regE-comportamento " "Found design unit 1: regE-comportamento" {  } { { "regE.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/regE.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291289307 ""} { "Info" "ISGN_ENTITY_NAME" "1 regE " "Found entity 1: regE" {  } { { "regE.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/regE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291289307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575291289307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regD-comportamento " "Found design unit 1: regD-comportamento" {  } { { "regD.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/regD.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291289323 ""} { "Info" "ISGN_ENTITY_NAME" "1 regD " "Found entity 1: regD" {  } { { "regD.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/regD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291289323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575291289323 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mux1b.vhd " "Can't analyze file -- file Mux1b.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1575291289338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_sinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_sinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_sinal-comportamento " "Found design unit 1: divisor_sinal-comportamento" {  } { { "divisor_sinal.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/divisor_sinal.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291289354 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_sinal " "Found entity 1: divisor_sinal" {  } { { "divisor_sinal.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/divisor_sinal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291289354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575291289354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-comportamento " "Found design unit 1: ALU-comportamento" {  } { { "ALU.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291289370 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291289370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575291289370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291289385 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291289385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575291289385 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575291289541 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RD Datapath.vhd(144) " "VHDL Signal Declaration warning at Datapath.vhd(144): used implicit default value for signal \"RD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 144 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575291289557 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RD1 Datapath.vhd(145) " "VHDL Signal Declaration warning at Datapath.vhd(145): used implicit default value for signal \"RD1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575291289557 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RD2 Datapath.vhd(145) " "VHDL Signal Declaration warning at Datapath.vhd(145): used implicit default value for signal \"RD2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575291289557 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RsA1 Datapath.vhd(148) " "Verilog HDL or VHDL warning at Datapath.vhd(148): object \"RsA1\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575291289557 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RtA2 Datapath.vhd(148) " "Verilog HDL or VHDL warning at Datapath.vhd(148): object \"RtA2\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575291289557 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RsE Datapath.vhd(151) " "Verilog HDL or VHDL warning at Datapath.vhd(151): object \"RsE\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575291289557 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegWriteW Datapath.vhd(152) " "Verilog HDL or VHDL warning at Datapath.vhd(152): object \"RegWriteW\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575291289557 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WriteRegW Datapath.vhd(155) " "Verilog HDL or VHDL warning at Datapath.vhd(155): object \"WriteRegW\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575291289557 "|Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regPC regPC:Registrador_PC " "Elaborating entity \"regPC\" for hierarchy \"regPC:Registrador_PC\"" {  } { { "Datapath.vhd" "Registrador_PC" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575291289557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:PC_incremento " "Elaborating entity \"somador\" for hierarchy \"somador:PC_incremento\"" {  } { { "Datapath.vhd" "PC_incremento" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575291289572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regD regD:Registrador_D " "Elaborating entity \"regD\" for hierarchy \"regD:Registrador_D\"" {  } { { "Datapath.vhd" "Registrador_D" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575291289572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_sinal divisor_sinal:Divisor " "Elaborating entity \"divisor_sinal\" for hierarchy \"divisor_sinal:Divisor\"" {  } { { "Datapath.vhd" "Divisor" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575291289588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:Extensao_de_sinal " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:Extensao_de_sinal\"" {  } { { "Datapath.vhd" "Extensao_de_sinal" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575291289588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regE regE:Registrador_E " "Elaborating entity \"regE\" for hierarchy \"regE:Registrador_E\"" {  } { { "Datapath.vhd" "Registrador_E" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575291289588 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2x1_5bits.vhd 2 1 " "Using design file mux2x1_5bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2x1_5bits-Logic " "Found design unit 1: Mux2x1_5bits-Logic" {  } { { "mux2x1_5bits.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/mux2x1_5bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291289666 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_5bits " "Found entity 1: Mux2x1_5bits" {  } { { "mux2x1_5bits.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/mux2x1_5bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291289666 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1575291289666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1_5bits Mux2x1_5bits:Mux1 " "Elaborating entity \"Mux2x1_5bits\" for hierarchy \"Mux2x1_5bits:Mux1\"" {  } { { "Datapath.vhd" "Mux1" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575291289682 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2x1_32bits.vhd 2 1 " "Using design file mux2x1_32bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2x1_32bits-Logic " "Found design unit 1: Mux2x1_32bits-Logic" {  } { { "mux2x1_32bits.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/mux2x1_32bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291289697 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_32bits " "Found entity 1: Mux2x1_32bits" {  } { { "mux2x1_32bits.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/mux2x1_32bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291289697 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1575291289697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1_32bits Mux2x1_32bits:Mux2 " "Elaborating entity \"Mux2x1_32bits\" for hierarchy \"Mux2x1_32bits:Mux2\"" {  } { { "Datapath.vhd" "Mux2" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575291289713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_1\"" {  } { { "Datapath.vhd" "ALU_1" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575291289728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regW regW:Registrador_W " "Elaborating entity \"regW\" for hierarchy \"regW:Registrador_W\"" {  } { { "Datapath.vhd" "Registrador_W" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575291289728 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "selection Mux2x1_32bits:Mux4 1 2 " "Actual width (1) of port \"selection\" on instance \"Mux2x1_32bits:Mux4\" is not compatible with the formal port width (2) declared by the instantiated entity" {  } { { "Datapath.vhd" "Mux4" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 173 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Quartus II" 0 -1 1575291289872 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "selection Mux2x1_32bits:Mux3 1 2 " "Actual width (1) of port \"selection\" on instance \"Mux2x1_32bits:Mux3\" is not compatible with the formal port width (2) declared by the instantiated entity" {  } { { "Datapath.vhd" "Mux3" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 172 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Quartus II" 0 -1 1575291289874 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "selection Mux2x1_32bits:Mux2 1 2 " "Actual width (1) of port \"selection\" on instance \"Mux2x1_32bits:Mux2\" is not compatible with the formal port width (2) declared by the instantiated entity" {  } { { "Datapath.vhd" "Mux2" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 171 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Quartus II" 0 -1 1575291289875 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1575291289910 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575291290269 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 02 09:54:50 2019 " "Processing ended: Mon Dec 02 09:54:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575291290269 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575291290269 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575291290269 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575291290269 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 13 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 13 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575291290996 ""}
