// Seed: 1757813808
module module_0 (
    input wor id_0,
    output wand id_1,
    output uwire id_2,
    input wor id_3,
    output wire id_4,
    input uwire id_5,
    input supply0 id_6,
    input supply0 id_7,
    input uwire id_8,
    output supply0 id_9,
    input tri id_10
    , id_16,
    output supply1 id_11,
    output tri id_12,
    input supply1 id_13 id_17,
    input supply1 id_14
);
  integer id_18;
  id_19(
      1'b0
  );
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    input wand id_2,
    output supply0 id_3,
    input logic id_4,
    input wand id_5,
    input wor id_6,
    input wire id_7
);
  assign id_3 = (id_2) & 1;
  reg id_9, id_10;
  tri1 id_11;
  module_0(
      id_2, id_3, id_3, id_6, id_3, id_1, id_7, id_7, id_2, id_3, id_2, id_3, id_3, id_2, id_7
  );
  always
    if (1 == id_11) id_9 <= 1'b0;
    else id_0 <= id_4;
endmodule
