
V2X_OBU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e10  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000324  08008f50  08008f50  00009f50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08009274  08009274  0000a274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800927c  0800927c  0000a27c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08009280  08009280  0000a280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000007c  20000008  08009284  0000b008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001d00  20000084  08009300  0000b084  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20001d84  08009300  0000bd84  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0000b084  2**0
                  CONTENTS, READONLY
 10 .debug_info   00023583  00000000  00000000  0000b0b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004775  00000000  00000000  0002e637  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002190  00000000  00000000  00032db0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000019d9  00000000  00000000  00034f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00005527  00000000  00000000  00036919  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001e899  00000000  00000000  0003be40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000ee7bc  00000000  00000000  0005a6d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00148e95  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009610  00000000  00000000  00148ed8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000069  00000000  00000000  001524e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000084 	.word	0x20000084
 800015c:	00000000 	.word	0x00000000
 8000160:	08008f38 	.word	0x08008f38

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000088 	.word	0x20000088
 800017c:	08008f38 	.word	0x08008f38

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000230:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000234:	f000 b988 	b.w	8000548 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	468e      	mov	lr, r1
 8000258:	4604      	mov	r4, r0
 800025a:	4688      	mov	r8, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14a      	bne.n	80002f6 <__udivmoddi4+0xa6>
 8000260:	428a      	cmp	r2, r1
 8000262:	4617      	mov	r7, r2
 8000264:	d962      	bls.n	800032c <__udivmoddi4+0xdc>
 8000266:	fab2 f682 	clz	r6, r2
 800026a:	b14e      	cbz	r6, 8000280 <__udivmoddi4+0x30>
 800026c:	f1c6 0320 	rsb	r3, r6, #32
 8000270:	fa01 f806 	lsl.w	r8, r1, r6
 8000274:	fa20 f303 	lsr.w	r3, r0, r3
 8000278:	40b7      	lsls	r7, r6
 800027a:	ea43 0808 	orr.w	r8, r3, r8
 800027e:	40b4      	lsls	r4, r6
 8000280:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000284:	fa1f fc87 	uxth.w	ip, r7
 8000288:	fbb8 f1fe 	udiv	r1, r8, lr
 800028c:	0c23      	lsrs	r3, r4, #16
 800028e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000292:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000296:	fb01 f20c 	mul.w	r2, r1, ip
 800029a:	429a      	cmp	r2, r3
 800029c:	d909      	bls.n	80002b2 <__udivmoddi4+0x62>
 800029e:	18fb      	adds	r3, r7, r3
 80002a0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002a4:	f080 80ea 	bcs.w	800047c <__udivmoddi4+0x22c>
 80002a8:	429a      	cmp	r2, r3
 80002aa:	f240 80e7 	bls.w	800047c <__udivmoddi4+0x22c>
 80002ae:	3902      	subs	r1, #2
 80002b0:	443b      	add	r3, r7
 80002b2:	1a9a      	subs	r2, r3, r2
 80002b4:	b2a3      	uxth	r3, r4
 80002b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80002be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002c2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c6:	459c      	cmp	ip, r3
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0x8e>
 80002ca:	18fb      	adds	r3, r7, r3
 80002cc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002d0:	f080 80d6 	bcs.w	8000480 <__udivmoddi4+0x230>
 80002d4:	459c      	cmp	ip, r3
 80002d6:	f240 80d3 	bls.w	8000480 <__udivmoddi4+0x230>
 80002da:	443b      	add	r3, r7
 80002dc:	3802      	subs	r0, #2
 80002de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e2:	eba3 030c 	sub.w	r3, r3, ip
 80002e6:	2100      	movs	r1, #0
 80002e8:	b11d      	cbz	r5, 80002f2 <__udivmoddi4+0xa2>
 80002ea:	40f3      	lsrs	r3, r6
 80002ec:	2200      	movs	r2, #0
 80002ee:	e9c5 3200 	strd	r3, r2, [r5]
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d905      	bls.n	8000306 <__udivmoddi4+0xb6>
 80002fa:	b10d      	cbz	r5, 8000300 <__udivmoddi4+0xb0>
 80002fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000300:	2100      	movs	r1, #0
 8000302:	4608      	mov	r0, r1
 8000304:	e7f5      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000306:	fab3 f183 	clz	r1, r3
 800030a:	2900      	cmp	r1, #0
 800030c:	d146      	bne.n	800039c <__udivmoddi4+0x14c>
 800030e:	4573      	cmp	r3, lr
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xc8>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 8105 	bhi.w	8000522 <__udivmoddi4+0x2d2>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb6e 0203 	sbc.w	r2, lr, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4690      	mov	r8, r2
 8000322:	2d00      	cmp	r5, #0
 8000324:	d0e5      	beq.n	80002f2 <__udivmoddi4+0xa2>
 8000326:	e9c5 4800 	strd	r4, r8, [r5]
 800032a:	e7e2      	b.n	80002f2 <__udivmoddi4+0xa2>
 800032c:	2a00      	cmp	r2, #0
 800032e:	f000 8090 	beq.w	8000452 <__udivmoddi4+0x202>
 8000332:	fab2 f682 	clz	r6, r2
 8000336:	2e00      	cmp	r6, #0
 8000338:	f040 80a4 	bne.w	8000484 <__udivmoddi4+0x234>
 800033c:	1a8a      	subs	r2, r1, r2
 800033e:	0c03      	lsrs	r3, r0, #16
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	b280      	uxth	r0, r0
 8000346:	b2bc      	uxth	r4, r7
 8000348:	2101      	movs	r1, #1
 800034a:	fbb2 fcfe 	udiv	ip, r2, lr
 800034e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000352:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000356:	fb04 f20c 	mul.w	r2, r4, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d907      	bls.n	800036e <__udivmoddi4+0x11e>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000364:	d202      	bcs.n	800036c <__udivmoddi4+0x11c>
 8000366:	429a      	cmp	r2, r3
 8000368:	f200 80e0 	bhi.w	800052c <__udivmoddi4+0x2dc>
 800036c:	46c4      	mov	ip, r8
 800036e:	1a9b      	subs	r3, r3, r2
 8000370:	fbb3 f2fe 	udiv	r2, r3, lr
 8000374:	fb0e 3312 	mls	r3, lr, r2, r3
 8000378:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800037c:	fb02 f404 	mul.w	r4, r2, r4
 8000380:	429c      	cmp	r4, r3
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x144>
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x142>
 800038c:	429c      	cmp	r4, r3
 800038e:	f200 80ca 	bhi.w	8000526 <__udivmoddi4+0x2d6>
 8000392:	4602      	mov	r2, r0
 8000394:	1b1b      	subs	r3, r3, r4
 8000396:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0x98>
 800039c:	f1c1 0620 	rsb	r6, r1, #32
 80003a0:	408b      	lsls	r3, r1
 80003a2:	fa22 f706 	lsr.w	r7, r2, r6
 80003a6:	431f      	orrs	r7, r3
 80003a8:	fa0e f401 	lsl.w	r4, lr, r1
 80003ac:	fa20 f306 	lsr.w	r3, r0, r6
 80003b0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b8:	4323      	orrs	r3, r4
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	fa1f fc87 	uxth.w	ip, r7
 80003c2:	fbbe f0f9 	udiv	r0, lr, r9
 80003c6:	0c1c      	lsrs	r4, r3, #16
 80003c8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003cc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003d0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1a0>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003e2:	f080 809c 	bcs.w	800051e <__udivmoddi4+0x2ce>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f240 8099 	bls.w	800051e <__udivmoddi4+0x2ce>
 80003ec:	3802      	subs	r0, #2
 80003ee:	443c      	add	r4, r7
 80003f0:	eba4 040e 	sub.w	r4, r4, lr
 80003f4:	fa1f fe83 	uxth.w	lr, r3
 80003f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000400:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000404:	fb03 fc0c 	mul.w	ip, r3, ip
 8000408:	45a4      	cmp	ip, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x1ce>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000412:	f080 8082 	bcs.w	800051a <__udivmoddi4+0x2ca>
 8000416:	45a4      	cmp	ip, r4
 8000418:	d97f      	bls.n	800051a <__udivmoddi4+0x2ca>
 800041a:	3b02      	subs	r3, #2
 800041c:	443c      	add	r4, r7
 800041e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	fba0 ec02 	umull	lr, ip, r0, r2
 800042a:	4564      	cmp	r4, ip
 800042c:	4673      	mov	r3, lr
 800042e:	46e1      	mov	r9, ip
 8000430:	d362      	bcc.n	80004f8 <__udivmoddi4+0x2a8>
 8000432:	d05f      	beq.n	80004f4 <__udivmoddi4+0x2a4>
 8000434:	b15d      	cbz	r5, 800044e <__udivmoddi4+0x1fe>
 8000436:	ebb8 0203 	subs.w	r2, r8, r3
 800043a:	eb64 0409 	sbc.w	r4, r4, r9
 800043e:	fa04 f606 	lsl.w	r6, r4, r6
 8000442:	fa22 f301 	lsr.w	r3, r2, r1
 8000446:	431e      	orrs	r6, r3
 8000448:	40cc      	lsrs	r4, r1
 800044a:	e9c5 6400 	strd	r6, r4, [r5]
 800044e:	2100      	movs	r1, #0
 8000450:	e74f      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000452:	fbb1 fcf2 	udiv	ip, r1, r2
 8000456:	0c01      	lsrs	r1, r0, #16
 8000458:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800045c:	b280      	uxth	r0, r0
 800045e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000462:	463b      	mov	r3, r7
 8000464:	4638      	mov	r0, r7
 8000466:	463c      	mov	r4, r7
 8000468:	46b8      	mov	r8, r7
 800046a:	46be      	mov	lr, r7
 800046c:	2620      	movs	r6, #32
 800046e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000472:	eba2 0208 	sub.w	r2, r2, r8
 8000476:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800047a:	e766      	b.n	800034a <__udivmoddi4+0xfa>
 800047c:	4601      	mov	r1, r0
 800047e:	e718      	b.n	80002b2 <__udivmoddi4+0x62>
 8000480:	4610      	mov	r0, r2
 8000482:	e72c      	b.n	80002de <__udivmoddi4+0x8e>
 8000484:	f1c6 0220 	rsb	r2, r6, #32
 8000488:	fa2e f302 	lsr.w	r3, lr, r2
 800048c:	40b7      	lsls	r7, r6
 800048e:	40b1      	lsls	r1, r6
 8000490:	fa20 f202 	lsr.w	r2, r0, r2
 8000494:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000498:	430a      	orrs	r2, r1
 800049a:	fbb3 f8fe 	udiv	r8, r3, lr
 800049e:	b2bc      	uxth	r4, r7
 80004a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004a4:	0c11      	lsrs	r1, r2, #16
 80004a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004aa:	fb08 f904 	mul.w	r9, r8, r4
 80004ae:	40b0      	lsls	r0, r6
 80004b0:	4589      	cmp	r9, r1
 80004b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004b6:	b280      	uxth	r0, r0
 80004b8:	d93e      	bls.n	8000538 <__udivmoddi4+0x2e8>
 80004ba:	1879      	adds	r1, r7, r1
 80004bc:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004c0:	d201      	bcs.n	80004c6 <__udivmoddi4+0x276>
 80004c2:	4589      	cmp	r9, r1
 80004c4:	d81f      	bhi.n	8000506 <__udivmoddi4+0x2b6>
 80004c6:	eba1 0109 	sub.w	r1, r1, r9
 80004ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ce:	fb09 f804 	mul.w	r8, r9, r4
 80004d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004d6:	b292      	uxth	r2, r2
 80004d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004dc:	4542      	cmp	r2, r8
 80004de:	d229      	bcs.n	8000534 <__udivmoddi4+0x2e4>
 80004e0:	18ba      	adds	r2, r7, r2
 80004e2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004e6:	d2c4      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d2c2      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004ec:	f1a9 0102 	sub.w	r1, r9, #2
 80004f0:	443a      	add	r2, r7
 80004f2:	e7be      	b.n	8000472 <__udivmoddi4+0x222>
 80004f4:	45f0      	cmp	r8, lr
 80004f6:	d29d      	bcs.n	8000434 <__udivmoddi4+0x1e4>
 80004f8:	ebbe 0302 	subs.w	r3, lr, r2
 80004fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000500:	3801      	subs	r0, #1
 8000502:	46e1      	mov	r9, ip
 8000504:	e796      	b.n	8000434 <__udivmoddi4+0x1e4>
 8000506:	eba7 0909 	sub.w	r9, r7, r9
 800050a:	4449      	add	r1, r9
 800050c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000510:	fbb1 f9fe 	udiv	r9, r1, lr
 8000514:	fb09 f804 	mul.w	r8, r9, r4
 8000518:	e7db      	b.n	80004d2 <__udivmoddi4+0x282>
 800051a:	4673      	mov	r3, lr
 800051c:	e77f      	b.n	800041e <__udivmoddi4+0x1ce>
 800051e:	4650      	mov	r0, sl
 8000520:	e766      	b.n	80003f0 <__udivmoddi4+0x1a0>
 8000522:	4608      	mov	r0, r1
 8000524:	e6fd      	b.n	8000322 <__udivmoddi4+0xd2>
 8000526:	443b      	add	r3, r7
 8000528:	3a02      	subs	r2, #2
 800052a:	e733      	b.n	8000394 <__udivmoddi4+0x144>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	443b      	add	r3, r7
 8000532:	e71c      	b.n	800036e <__udivmoddi4+0x11e>
 8000534:	4649      	mov	r1, r9
 8000536:	e79c      	b.n	8000472 <__udivmoddi4+0x222>
 8000538:	eba1 0109 	sub.w	r1, r1, r9
 800053c:	46c4      	mov	ip, r8
 800053e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000542:	fb09 f804 	mul.w	r8, r9, r4
 8000546:	e7c4      	b.n	80004d2 <__udivmoddi4+0x282>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800054c:	b480      	push	{r7}
 800054e:	b083      	sub	sp, #12
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000554:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000558:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 800055c:	f003 0301 	and.w	r3, r3, #1
 8000560:	2b00      	cmp	r3, #0
 8000562:	d013      	beq.n	800058c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000564:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000568:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 800056c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000570:	2b00      	cmp	r3, #0
 8000572:	d00b      	beq.n	800058c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000574:	e000      	b.n	8000578 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000576:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000578:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	2b00      	cmp	r3, #0
 8000580:	d0f9      	beq.n	8000576 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000582:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000586:	687a      	ldr	r2, [r7, #4]
 8000588:	b2d2      	uxtb	r2, r2
 800058a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800058c:	687b      	ldr	r3, [r7, #4]
}
 800058e:	4618      	mov	r0, r3
 8000590:	370c      	adds	r7, #12
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr

0800059a <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800059a:	b480      	push	{r7}
 800059c:	b085      	sub	sp, #20
 800059e:	af00      	add	r7, sp, #0
 80005a0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80005a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80005a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80005a8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	4313      	orrs	r3, r2
 80005b0:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80005b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80005b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	4013      	ands	r3, r2
 80005bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80005be:	68fb      	ldr	r3, [r7, #12]
}
 80005c0:	bf00      	nop
 80005c2:	3714      	adds	r7, #20
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr

080005cc <ValidateReceivedData>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//THIS IS TO VALIDATE RECEIVED DATA
uint8_t ValidateReceivedData(Item *data) {
 80005cc:	b480      	push	{r7}
 80005ce:	b085      	sub	sp, #20
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
    // Check if at least one byte of MAC address is non-zero
    for (int i = 0; i < 6; i++) {
 80005d4:	2300      	movs	r3, #0
 80005d6:	60fb      	str	r3, [r7, #12]
 80005d8:	e00b      	b.n	80005f2 <ValidateReceivedData+0x26>
        if (data->MacAddress[i] != 0) {
 80005da:	687a      	ldr	r2, [r7, #4]
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	4413      	add	r3, r2
 80005e0:	3304      	adds	r3, #4
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d001      	beq.n	80005ec <ValidateReceivedData+0x20>
            return 1;
 80005e8:	2301      	movs	r3, #1
 80005ea:	e006      	b.n	80005fa <ValidateReceivedData+0x2e>
    for (int i = 0; i < 6; i++) {
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	3301      	adds	r3, #1
 80005f0:	60fb      	str	r3, [r7, #12]
 80005f2:	68fb      	ldr	r3, [r7, #12]
 80005f4:	2b05      	cmp	r3, #5
 80005f6:	ddf0      	ble.n	80005da <ValidateReceivedData+0xe>
        }
    }
    return 0;
 80005f8:	2300      	movs	r3, #0
}
 80005fa:	4618      	mov	r0, r3
 80005fc:	3714      	adds	r7, #20
 80005fe:	46bd      	mov	sp, r7
 8000600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000604:	4770      	bx	lr
	...

08000608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060c:	f000 fe4e 	bl	80012ac <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000610:	f000 f862 	bl	80006d8 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000614:	f000 f8b8 	bl	8000788 <PeriphCommonClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000618:	f000 f920 	bl	800085c <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 800061c:	f000 f8d2 	bl	80007c4 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */

  printf("STM32 will start receiving Item struct data via UART...\n");
 8000620:	4824      	ldr	r0, [pc, #144]	@ (80006b4 <main+0xac>)
 8000622:	f007 fdbb 	bl	800819c <puts>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000626:	f004 fea1 	bl	800536c <osKernelInitialize>

  /* USER CODE BEGIN RTOS_TIMERS */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  UARTQueue = xQueueCreate(10, sizeof(Item));  // Increased queue size
 800062a:	2200      	movs	r2, #0
 800062c:	210c      	movs	r1, #12
 800062e:	200a      	movs	r0, #10
 8000630:	f005 f963 	bl	80058fa <xQueueGenericCreate>
 8000634:	4603      	mov	r3, r0
 8000636:	4a20      	ldr	r2, [pc, #128]	@ (80006b8 <main+0xb0>)
 8000638:	6013      	str	r3, [r2, #0]
  if (UARTQueue == NULL) {
 800063a:	4b1f      	ldr	r3, [pc, #124]	@ (80006b8 <main+0xb0>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	2b00      	cmp	r3, #0
 8000640:	d101      	bne.n	8000646 <main+0x3e>
      Error_Handler(); // Handle queue creation failure
 8000642:	f000 fa78 	bl	8000b36 <Error_Handler>
  }
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of SenderTask */
  SenderTaskHandle = osThreadNew(StartSenderTask, NULL, &SenderTask_attributes);
 8000646:	4a1d      	ldr	r2, [pc, #116]	@ (80006bc <main+0xb4>)
 8000648:	2100      	movs	r1, #0
 800064a:	481d      	ldr	r0, [pc, #116]	@ (80006c0 <main+0xb8>)
 800064c:	f004 fed8 	bl	8005400 <osThreadNew>
 8000650:	4603      	mov	r3, r0
 8000652:	4a1c      	ldr	r2, [pc, #112]	@ (80006c4 <main+0xbc>)
 8000654:	6013      	str	r3, [r2, #0]

  /* creation of TskUART */
  TskUARTHandle = osThreadNew(StartTskUART, NULL, &TskUART_attributes);
 8000656:	4a1c      	ldr	r2, [pc, #112]	@ (80006c8 <main+0xc0>)
 8000658:	2100      	movs	r1, #0
 800065a:	481c      	ldr	r0, [pc, #112]	@ (80006cc <main+0xc4>)
 800065c:	f004 fed0 	bl	8005400 <osThreadNew>
 8000660:	4603      	mov	r3, r0
 8000662:	4a1b      	ldr	r2, [pc, #108]	@ (80006d0 <main+0xc8>)
 8000664:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* USER CODE END RTOS_EVENTS */

  /* Initialize leds */
  BSP_LED_Init(LED_BLUE);
 8000666:	2000      	movs	r0, #0
 8000668:	f000 fd3a 	bl	80010e0 <BSP_LED_Init>
  BSP_LED_Init(LED_GREEN);
 800066c:	2001      	movs	r0, #1
 800066e:	f000 fd37 	bl	80010e0 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000672:	2002      	movs	r0, #2
 8000674:	f000 fd34 	bl	80010e0 <BSP_LED_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000678:	4b16      	ldr	r3, [pc, #88]	@ (80006d4 <main+0xcc>)
 800067a:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800067e:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000680:	4b14      	ldr	r3, [pc, #80]	@ (80006d4 <main+0xcc>)
 8000682:	2200      	movs	r2, #0
 8000684:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000686:	4b13      	ldr	r3, [pc, #76]	@ (80006d4 <main+0xcc>)
 8000688:	2200      	movs	r2, #0
 800068a:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 800068c:	4b11      	ldr	r3, [pc, #68]	@ (80006d4 <main+0xcc>)
 800068e:	2200      	movs	r2, #0
 8000690:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000692:	4b10      	ldr	r3, [pc, #64]	@ (80006d4 <main+0xcc>)
 8000694:	2200      	movs	r2, #0
 8000696:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000698:	490e      	ldr	r1, [pc, #56]	@ (80006d4 <main+0xcc>)
 800069a:	2000      	movs	r0, #0
 800069c:	f000 fd74 	bl	8001188 <BSP_COM_Init>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <main+0xa2>
  {
    Error_Handler();
 80006a6:	f000 fa46 	bl	8000b36 <Error_Handler>
  }

  /* Start scheduler */
  osKernelStart();
 80006aa:	f004 fe83 	bl	80053b4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006ae:	bf00      	nop
 80006b0:	e7fd      	b.n	80006ae <main+0xa6>
 80006b2:	bf00      	nop
 80006b4:	08008f64 	.word	0x08008f64
 80006b8:	20000164 	.word	0x20000164
 80006bc:	08009128 	.word	0x08009128
 80006c0:	08000921 	.word	0x08000921
 80006c4:	20000150 	.word	0x20000150
 80006c8:	0800914c 	.word	0x0800914c
 80006cc:	08000a41 	.word	0x08000a41
 80006d0:	20000154 	.word	0x20000154
 80006d4:	200000ac 	.word	0x200000ac

080006d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b09a      	sub	sp, #104	@ 0x68
 80006dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006de:	f107 0320 	add.w	r3, r7, #32
 80006e2:	2248      	movs	r2, #72	@ 0x48
 80006e4:	2100      	movs	r1, #0
 80006e6:	4618      	mov	r0, r3
 80006e8:	f007 fe38 	bl	800835c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006ec:	1d3b      	adds	r3, r7, #4
 80006ee:	2200      	movs	r2, #0
 80006f0:	601a      	str	r2, [r3, #0]
 80006f2:	605a      	str	r2, [r3, #4]
 80006f4:	609a      	str	r2, [r3, #8]
 80006f6:	60da      	str	r2, [r3, #12]
 80006f8:	611a      	str	r2, [r3, #16]
 80006fa:	615a      	str	r2, [r3, #20]
 80006fc:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006fe:	4b21      	ldr	r3, [pc, #132]	@ (8000784 <SystemClock_Config+0xac>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000706:	4a1f      	ldr	r2, [pc, #124]	@ (8000784 <SystemClock_Config+0xac>)
 8000708:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800070c:	6013      	str	r3, [r2, #0]
 800070e:	4b1d      	ldr	r3, [pc, #116]	@ (8000784 <SystemClock_Config+0xac>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000716:	603b      	str	r3, [r7, #0]
 8000718:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 800071a:	2322      	movs	r3, #34	@ 0x22
 800071c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800071e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000722:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000724:	2301      	movs	r3, #1
 8000726:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000728:	2340      	movs	r3, #64	@ 0x40
 800072a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800072c:	2300      	movs	r3, #0
 800072e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 8000730:	23a0      	movs	r3, #160	@ 0xa0
 8000732:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000734:	2300      	movs	r3, #0
 8000736:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000738:	f107 0320 	add.w	r3, r7, #32
 800073c:	4618      	mov	r0, r3
 800073e:	f001 fdf1 	bl	8002324 <HAL_RCC_OscConfig>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d001      	beq.n	800074c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000748:	f000 f9f5 	bl	8000b36 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 800074c:	236f      	movs	r3, #111	@ 0x6f
 800074e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000750:	2300      	movs	r3, #0
 8000752:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000754:	2300      	movs	r3, #0
 8000756:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000758:	2300      	movs	r3, #0
 800075a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800075c:	2300      	movs	r3, #0
 800075e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8000760:	2300      	movs	r3, #0
 8000762:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8000764:	2300      	movs	r3, #0
 8000766:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000768:	1d3b      	adds	r3, r7, #4
 800076a:	2101      	movs	r1, #1
 800076c:	4618      	mov	r0, r3
 800076e:	f002 f94d 	bl	8002a0c <HAL_RCC_ClockConfig>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000778:	f000 f9dd 	bl	8000b36 <Error_Handler>
  }
}
 800077c:	bf00      	nop
 800077e:	3768      	adds	r7, #104	@ 0x68
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	58000400 	.word	0x58000400

08000788 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b094      	sub	sp, #80	@ 0x50
 800078c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800078e:	463b      	mov	r3, r7
 8000790:	2250      	movs	r2, #80	@ 0x50
 8000792:	2100      	movs	r1, #0
 8000794:	4618      	mov	r0, r3
 8000796:	f007 fde1 	bl	800835c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 800079a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800079e:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 80007a0:	2300      	movs	r3, #0
 80007a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 80007a4:	2300      	movs	r3, #0
 80007a6:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007a8:	463b      	mov	r3, r7
 80007aa:	4618      	mov	r0, r3
 80007ac:	f002 fd9d 	bl	80032ea <HAL_RCCEx_PeriphCLKConfig>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 80007b6:	f000 f9be 	bl	8000b36 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */
  /* USER CODE END Smps */
}
 80007ba:	bf00      	nop
 80007bc:	3750      	adds	r7, #80	@ 0x50
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
	...

080007c4 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80007c8:	4b22      	ldr	r3, [pc, #136]	@ (8000854 <MX_LPUART1_UART_Init+0x90>)
 80007ca:	4a23      	ldr	r2, [pc, #140]	@ (8000858 <MX_LPUART1_UART_Init+0x94>)
 80007cc:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80007ce:	4b21      	ldr	r3, [pc, #132]	@ (8000854 <MX_LPUART1_UART_Init+0x90>)
 80007d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007d4:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007d6:	4b1f      	ldr	r3, [pc, #124]	@ (8000854 <MX_LPUART1_UART_Init+0x90>)
 80007d8:	2200      	movs	r2, #0
 80007da:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80007dc:	4b1d      	ldr	r3, [pc, #116]	@ (8000854 <MX_LPUART1_UART_Init+0x90>)
 80007de:	2200      	movs	r2, #0
 80007e0:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80007e2:	4b1c      	ldr	r3, [pc, #112]	@ (8000854 <MX_LPUART1_UART_Init+0x90>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80007e8:	4b1a      	ldr	r3, [pc, #104]	@ (8000854 <MX_LPUART1_UART_Init+0x90>)
 80007ea:	220c      	movs	r2, #12
 80007ec:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ee:	4b19      	ldr	r3, [pc, #100]	@ (8000854 <MX_LPUART1_UART_Init+0x90>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007f4:	4b17      	ldr	r3, [pc, #92]	@ (8000854 <MX_LPUART1_UART_Init+0x90>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007fa:	4b16      	ldr	r3, [pc, #88]	@ (8000854 <MX_LPUART1_UART_Init+0x90>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000800:	4b14      	ldr	r3, [pc, #80]	@ (8000854 <MX_LPUART1_UART_Init+0x90>)
 8000802:	2200      	movs	r2, #0
 8000804:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000806:	4b13      	ldr	r3, [pc, #76]	@ (8000854 <MX_LPUART1_UART_Init+0x90>)
 8000808:	2200      	movs	r2, #0
 800080a:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800080c:	4811      	ldr	r0, [pc, #68]	@ (8000854 <MX_LPUART1_UART_Init+0x90>)
 800080e:	f003 fa7b 	bl	8003d08 <HAL_UART_Init>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8000818:	f000 f98d 	bl	8000b36 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800081c:	2100      	movs	r1, #0
 800081e:	480d      	ldr	r0, [pc, #52]	@ (8000854 <MX_LPUART1_UART_Init+0x90>)
 8000820:	f004 fc95 	bl	800514e <HAL_UARTEx_SetTxFifoThreshold>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 800082a:	f000 f984 	bl	8000b36 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800082e:	2100      	movs	r1, #0
 8000830:	4808      	ldr	r0, [pc, #32]	@ (8000854 <MX_LPUART1_UART_Init+0x90>)
 8000832:	f004 fcca 	bl	80051ca <HAL_UARTEx_SetRxFifoThreshold>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 800083c:	f000 f97b 	bl	8000b36 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000840:	4804      	ldr	r0, [pc, #16]	@ (8000854 <MX_LPUART1_UART_Init+0x90>)
 8000842:	f004 fc4b 	bl	80050dc <HAL_UARTEx_DisableFifoMode>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 800084c:	f000 f973 	bl	8000b36 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000850:	bf00      	nop
 8000852:	bd80      	pop	{r7, pc}
 8000854:	200000bc 	.word	0x200000bc
 8000858:	40008000 	.word	0x40008000

0800085c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b086      	sub	sp, #24
 8000860:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000862:	1d3b      	adds	r3, r7, #4
 8000864:	2200      	movs	r2, #0
 8000866:	601a      	str	r2, [r3, #0]
 8000868:	605a      	str	r2, [r3, #4]
 800086a:	609a      	str	r2, [r3, #8]
 800086c:	60da      	str	r2, [r3, #12]
 800086e:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000870:	2004      	movs	r0, #4
 8000872:	f7ff fe92 	bl	800059a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000876:	2001      	movs	r0, #1
 8000878:	f7ff fe8f 	bl	800059a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800087c:	2002      	movs	r0, #2
 800087e:	f7ff fe8c 	bl	800059a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000882:	2008      	movs	r0, #8
 8000884:	f7ff fe89 	bl	800059a <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000888:	2310      	movs	r3, #16
 800088a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800088c:	2300      	movs	r3, #0
 800088e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000890:	2300      	movs	r3, #0
 8000892:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000894:	1d3b      	adds	r3, r7, #4
 8000896:	4619      	mov	r1, r3
 8000898:	4811      	ldr	r0, [pc, #68]	@ (80008e0 <MX_GPIO_Init+0x84>)
 800089a:	f000 ff23 	bl	80016e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_DM_Pin|USB_DP_Pin;
 800089e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80008a2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008a4:	2302      	movs	r3, #2
 80008a6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a8:	2300      	movs	r3, #0
 80008aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ac:	2300      	movs	r3, #0
 80008ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 80008b0:	230a      	movs	r3, #10
 80008b2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008b4:	1d3b      	adds	r3, r7, #4
 80008b6:	4619      	mov	r1, r3
 80008b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008bc:	f000 ff12 	bl	80016e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 80008c0:	2303      	movs	r3, #3
 80008c2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008c4:	2300      	movs	r3, #0
 80008c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c8:	2300      	movs	r3, #0
 80008ca:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008cc:	1d3b      	adds	r3, r7, #4
 80008ce:	4619      	mov	r1, r3
 80008d0:	4804      	ldr	r0, [pc, #16]	@ (80008e4 <MX_GPIO_Init+0x88>)
 80008d2:	f000 ff07 	bl	80016e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80008d6:	bf00      	nop
 80008d8:	3718      	adds	r7, #24
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	48000800 	.word	0x48000800
 80008e4:	48000c00 	.word	0x48000c00

080008e8 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b086      	sub	sp, #24
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	60f8      	str	r0, [r7, #12]
 80008f0:	60b9      	str	r1, [r7, #8]
 80008f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008f4:	2300      	movs	r3, #0
 80008f6:	617b      	str	r3, [r7, #20]
 80008f8:	e009      	b.n	800090e <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 80008fa:	68bb      	ldr	r3, [r7, #8]
 80008fc:	1c5a      	adds	r2, r3, #1
 80008fe:	60ba      	str	r2, [r7, #8]
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	4618      	mov	r0, r3
 8000904:	f7ff fe22 	bl	800054c <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	3301      	adds	r3, #1
 800090c:	617b      	str	r3, [r7, #20]
 800090e:	697a      	ldr	r2, [r7, #20]
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	429a      	cmp	r2, r3
 8000914:	dbf1      	blt.n	80008fa <_write+0x12>
  }
  return len;
 8000916:	687b      	ldr	r3, [r7, #4]
}
 8000918:	4618      	mov	r0, r3
 800091a:	3718      	adds	r7, #24
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}

08000920 <StartSenderTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartSenderTask */
void StartSenderTask(void *argument)
{
 8000920:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000922:	b091      	sub	sp, #68	@ 0x44
 8000924:	af04      	add	r7, sp, #16
 8000926:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
  for(;;)
  {
    // Check if we have received data to process
    if (xQueueReceive(UARTQueue, &receivedItem, 0) == pdTRUE) {
 8000928:	4b3d      	ldr	r3, [pc, #244]	@ (8000a20 <StartSenderTask+0x100>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	f107 0110 	add.w	r1, r7, #16
 8000930:	2200      	movs	r2, #0
 8000932:	4618      	mov	r0, r3
 8000934:	f005 f9e0 	bl	8005cf8 <xQueueReceive>
 8000938:	4603      	mov	r3, r0
 800093a:	2b01      	cmp	r3, #1
 800093c:	d114      	bne.n	8000968 <StartSenderTask+0x48>
      printf("Received from ESP32 - Value: %u, MAC: %02X:%02X:%02X:%02X:%02X:%02X\n",
 800093e:	6939      	ldr	r1, [r7, #16]
             receivedItem.value,
             receivedItem.MacAddress[0], receivedItem.MacAddress[1], receivedItem.MacAddress[2],
 8000940:	7d3b      	ldrb	r3, [r7, #20]
      printf("Received from ESP32 - Value: %u, MAC: %02X:%02X:%02X:%02X:%02X:%02X\n",
 8000942:	461d      	mov	r5, r3
             receivedItem.MacAddress[0], receivedItem.MacAddress[1], receivedItem.MacAddress[2],
 8000944:	7d7b      	ldrb	r3, [r7, #21]
      printf("Received from ESP32 - Value: %u, MAC: %02X:%02X:%02X:%02X:%02X:%02X\n",
 8000946:	461e      	mov	r6, r3
             receivedItem.MacAddress[0], receivedItem.MacAddress[1], receivedItem.MacAddress[2],
 8000948:	7dbb      	ldrb	r3, [r7, #22]
             receivedItem.MacAddress[3], receivedItem.MacAddress[4], receivedItem.MacAddress[5]);
 800094a:	7dfa      	ldrb	r2, [r7, #23]
 800094c:	7e38      	ldrb	r0, [r7, #24]
 800094e:	7e7c      	ldrb	r4, [r7, #25]
      printf("Received from ESP32 - Value: %u, MAC: %02X:%02X:%02X:%02X:%02X:%02X\n",
 8000950:	9403      	str	r4, [sp, #12]
 8000952:	9002      	str	r0, [sp, #8]
 8000954:	9201      	str	r2, [sp, #4]
 8000956:	9300      	str	r3, [sp, #0]
 8000958:	4633      	mov	r3, r6
 800095a:	462a      	mov	r2, r5
 800095c:	4831      	ldr	r0, [pc, #196]	@ (8000a24 <StartSenderTask+0x104>)
 800095e:	f007 fbb5 	bl	80080cc <iprintf>

      BSP_LED_Toggle(LED_GREEN);
 8000962:	2001      	movs	r0, #1
 8000964:	f000 fbf6 	bl	8001154 <BSP_LED_Toggle>
    }

    // Send data to ESP32 periodically
    uint32_t current_time = HAL_GetTick();
 8000968:	f000 fcd4 	bl	8001314 <HAL_GetTick>
 800096c:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (current_time - last_tx_time >= UART_TX_INTERVAL) {
 800096e:	4b2e      	ldr	r3, [pc, #184]	@ (8000a28 <StartSenderTask+0x108>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000974:	1ad3      	subs	r3, r2, r3
 8000976:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800097a:	d34c      	bcc.n	8000a16 <StartSenderTask+0xf6>
      // Prepare data to send
      itemToSend.value = ++message_counter;
 800097c:	4b2b      	ldr	r3, [pc, #172]	@ (8000a2c <StartSenderTask+0x10c>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	3301      	adds	r3, #1
 8000982:	4a2a      	ldr	r2, [pc, #168]	@ (8000a2c <StartSenderTask+0x10c>)
 8000984:	6013      	str	r3, [r2, #0]
 8000986:	4b29      	ldr	r3, [pc, #164]	@ (8000a2c <StartSenderTask+0x10c>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	61fb      	str	r3, [r7, #28]
      uint8_t stm32_mac[6] = {0xAA, 0xBB, 0xCC, 0xDD, 0xEE, 0xFF}; // Dummy STM32 MAC
 800098c:	4a28      	ldr	r2, [pc, #160]	@ (8000a30 <StartSenderTask+0x110>)
 800098e:	f107 0308 	add.w	r3, r7, #8
 8000992:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000996:	6018      	str	r0, [r3, #0]
 8000998:	3304      	adds	r3, #4
 800099a:	8019      	strh	r1, [r3, #0]
      memcpy(itemToSend.MacAddress, stm32_mac, 6);
 800099c:	f107 0320 	add.w	r3, r7, #32
 80009a0:	f107 0208 	add.w	r2, r7, #8
 80009a4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009a8:	6018      	str	r0, [r3, #0]
 80009aa:	3304      	adds	r3, #4
 80009ac:	8019      	strh	r1, [r3, #0]

      // Send struct data
      HAL_StatusTypeDef status = HAL_UART_Transmit(&hlpuart1, (uint8_t*)&itemToSend, sizeof(Item), 1000);
 80009ae:	f107 011c 	add.w	r1, r7, #28
 80009b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009b6:	220c      	movs	r2, #12
 80009b8:	481e      	ldr	r0, [pc, #120]	@ (8000a34 <StartSenderTask+0x114>)
 80009ba:	f003 fa34 	bl	8003e26 <HAL_UART_Transmit>
 80009be:	4603      	mov	r3, r0
 80009c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

      if (status == HAL_OK) {
 80009c4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d11b      	bne.n	8000a04 <StartSenderTask+0xe4>
        printf("Sent to ESP32 - Value: %u, MAC: %02X:%02X:%02X:%02X:%02X:%02X\n",
 80009cc:	69f9      	ldr	r1, [r7, #28]
               itemToSend.value,
               itemToSend.MacAddress[0], itemToSend.MacAddress[1], itemToSend.MacAddress[2],
 80009ce:	f897 3020 	ldrb.w	r3, [r7, #32]
        printf("Sent to ESP32 - Value: %u, MAC: %02X:%02X:%02X:%02X:%02X:%02X\n",
 80009d2:	461d      	mov	r5, r3
               itemToSend.MacAddress[0], itemToSend.MacAddress[1], itemToSend.MacAddress[2],
 80009d4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
        printf("Sent to ESP32 - Value: %u, MAC: %02X:%02X:%02X:%02X:%02X:%02X\n",
 80009d8:	461e      	mov	r6, r3
               itemToSend.MacAddress[0], itemToSend.MacAddress[1], itemToSend.MacAddress[2],
 80009da:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
               itemToSend.MacAddress[3], itemToSend.MacAddress[4], itemToSend.MacAddress[5]);
 80009de:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80009e2:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 80009e6:	f897 4025 	ldrb.w	r4, [r7, #37]	@ 0x25
        printf("Sent to ESP32 - Value: %u, MAC: %02X:%02X:%02X:%02X:%02X:%02X\n",
 80009ea:	9403      	str	r4, [sp, #12]
 80009ec:	9002      	str	r0, [sp, #8]
 80009ee:	9201      	str	r2, [sp, #4]
 80009f0:	9300      	str	r3, [sp, #0]
 80009f2:	4633      	mov	r3, r6
 80009f4:	462a      	mov	r2, r5
 80009f6:	4810      	ldr	r0, [pc, #64]	@ (8000a38 <StartSenderTask+0x118>)
 80009f8:	f007 fb68 	bl	80080cc <iprintf>
        BSP_LED_Toggle(LED_BLUE);
 80009fc:	2000      	movs	r0, #0
 80009fe:	f000 fba9 	bl	8001154 <BSP_LED_Toggle>
 8000a02:	e005      	b.n	8000a10 <StartSenderTask+0xf0>
      } else {
        printf("Failed to send data to ESP32\n");
 8000a04:	480d      	ldr	r0, [pc, #52]	@ (8000a3c <StartSenderTask+0x11c>)
 8000a06:	f007 fbc9 	bl	800819c <puts>
        BSP_LED_Toggle(LED_RED);
 8000a0a:	2002      	movs	r0, #2
 8000a0c:	f000 fba2 	bl	8001154 <BSP_LED_Toggle>
      }

      last_tx_time = current_time;
 8000a10:	4a05      	ldr	r2, [pc, #20]	@ (8000a28 <StartSenderTask+0x108>)
 8000a12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a14:	6013      	str	r3, [r2, #0]
    }

    osDelay(100);
 8000a16:	2064      	movs	r0, #100	@ 0x64
 8000a18:	f004 fd84 	bl	8005524 <osDelay>
  {
 8000a1c:	e784      	b.n	8000928 <StartSenderTask+0x8>
 8000a1e:	bf00      	nop
 8000a20:	20000164 	.word	0x20000164
 8000a24:	08008f9c 	.word	0x08008f9c
 8000a28:	20000160 	.word	0x20000160
 8000a2c:	2000015c 	.word	0x2000015c
 8000a30:	08009044 	.word	0x08009044
 8000a34:	200000bc 	.word	0x200000bc
 8000a38:	08008fe4 	.word	0x08008fe4
 8000a3c:	08009024 	.word	0x08009024

08000a40 <StartTskUART>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTskUART */
void StartTskUART(void *argument)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b084      	sub	sp, #16
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTskUART */
  /* Infinite loop */
  for(;;)
  {
    // Receive Item struct data from ESP32
    HAL_StatusTypeDef status = HAL_UART_Receive(&hlpuart1, (uint8_t *)&receivedData, sizeof(Item), UART_TIMEOUT_MS);
 8000a48:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a4c:	220c      	movs	r2, #12
 8000a4e:	4929      	ldr	r1, [pc, #164]	@ (8000af4 <StartTskUART+0xb4>)
 8000a50:	4829      	ldr	r0, [pc, #164]	@ (8000af8 <StartTskUART+0xb8>)
 8000a52:	f003 fa76 	bl	8003f42 <HAL_UART_Receive>
 8000a56:	4603      	mov	r3, r0
 8000a58:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK) {
 8000a5a:	7bfb      	ldrb	r3, [r7, #15]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d11a      	bne.n	8000a96 <StartTskUART+0x56>
      uart_timeout_counter = 0;
 8000a60:	4b26      	ldr	r3, [pc, #152]	@ (8000afc <StartTskUART+0xbc>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	601a      	str	r2, [r3, #0]

      // Validate received data
      if (ValidateReceivedData((Item*)&receivedData)) {
 8000a66:	4823      	ldr	r0, [pc, #140]	@ (8000af4 <StartTskUART+0xb4>)
 8000a68:	f7ff fdb0 	bl	80005cc <ValidateReceivedData>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d00d      	beq.n	8000a8e <StartTskUART+0x4e>
        // Send valid data to queue
        if (xQueueSend(UARTQueue, &receivedData, 0) != pdTRUE) {
 8000a72:	4b23      	ldr	r3, [pc, #140]	@ (8000b00 <StartTskUART+0xc0>)
 8000a74:	6818      	ldr	r0, [r3, #0]
 8000a76:	2300      	movs	r3, #0
 8000a78:	2200      	movs	r2, #0
 8000a7a:	491e      	ldr	r1, [pc, #120]	@ (8000af4 <StartTskUART+0xb4>)
 8000a7c:	f004 ff9c 	bl	80059b8 <xQueueGenericSend>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b01      	cmp	r3, #1
 8000a84:	d032      	beq.n	8000aec <StartTskUART+0xac>
          printf("Queue full - message dropped\n");
 8000a86:	481f      	ldr	r0, [pc, #124]	@ (8000b04 <StartTskUART+0xc4>)
 8000a88:	f007 fb88 	bl	800819c <puts>
 8000a8c:	e02e      	b.n	8000aec <StartTskUART+0xac>
        }
      } else {
        printf("UART Warning - Received corrupted data with invalid MAC\n");
 8000a8e:	481e      	ldr	r0, [pc, #120]	@ (8000b08 <StartTskUART+0xc8>)
 8000a90:	f007 fb84 	bl	800819c <puts>
 8000a94:	e02a      	b.n	8000aec <StartTskUART+0xac>
      }
    }
    else if (status == HAL_TIMEOUT) {
 8000a96:	7bfb      	ldrb	r3, [r7, #15]
 8000a98:	2b03      	cmp	r3, #3
 8000a9a:	d117      	bne.n	8000acc <StartTskUART+0x8c>
      uart_timeout_counter++;
 8000a9c:	4b17      	ldr	r3, [pc, #92]	@ (8000afc <StartTskUART+0xbc>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	3301      	adds	r3, #1
 8000aa2:	4a16      	ldr	r2, [pc, #88]	@ (8000afc <StartTskUART+0xbc>)
 8000aa4:	6013      	str	r3, [r2, #0]
      if (uart_timeout_counter % 100 == 0) {  // Reduced frequency of timeout messages
 8000aa6:	4b15      	ldr	r3, [pc, #84]	@ (8000afc <StartTskUART+0xbc>)
 8000aa8:	681a      	ldr	r2, [r3, #0]
 8000aaa:	4b18      	ldr	r3, [pc, #96]	@ (8000b0c <StartTskUART+0xcc>)
 8000aac:	fba3 1302 	umull	r1, r3, r3, r2
 8000ab0:	095b      	lsrs	r3, r3, #5
 8000ab2:	2164      	movs	r1, #100	@ 0x64
 8000ab4:	fb01 f303 	mul.w	r3, r1, r3
 8000ab8:	1ad3      	subs	r3, r2, r3
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d116      	bne.n	8000aec <StartTskUART+0xac>
        printf("UART Waiting for data... (%lu)\n", uart_timeout_counter);
 8000abe:	4b0f      	ldr	r3, [pc, #60]	@ (8000afc <StartTskUART+0xbc>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	4812      	ldr	r0, [pc, #72]	@ (8000b10 <StartTskUART+0xd0>)
 8000ac6:	f007 fb01 	bl	80080cc <iprintf>
 8000aca:	e00f      	b.n	8000aec <StartTskUART+0xac>
      }
    }
    else {
      printf("UART Error: %d, resetting...\n", status);
 8000acc:	7bfb      	ldrb	r3, [r7, #15]
 8000ace:	4619      	mov	r1, r3
 8000ad0:	4810      	ldr	r0, [pc, #64]	@ (8000b14 <StartTskUART+0xd4>)
 8000ad2:	f007 fafb 	bl	80080cc <iprintf>
      HAL_UART_DeInit(&hlpuart1);
 8000ad6:	4808      	ldr	r0, [pc, #32]	@ (8000af8 <StartTskUART+0xb8>)
 8000ad8:	f003 f966 	bl	8003da8 <HAL_UART_DeInit>
      osDelay(10);
 8000adc:	200a      	movs	r0, #10
 8000ade:	f004 fd21 	bl	8005524 <osDelay>
      MX_LPUART1_UART_Init();
 8000ae2:	f7ff fe6f 	bl	80007c4 <MX_LPUART1_UART_Init>
      uart_timeout_counter = 0;
 8000ae6:	4b05      	ldr	r3, [pc, #20]	@ (8000afc <StartTskUART+0xbc>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	601a      	str	r2, [r3, #0]
    }

    osDelay(10); // Small delay
 8000aec:	200a      	movs	r0, #10
 8000aee:	f004 fd19 	bl	8005524 <osDelay>
  {
 8000af2:	e7a9      	b.n	8000a48 <StartTskUART+0x8>
 8000af4:	200000a0 	.word	0x200000a0
 8000af8:	200000bc 	.word	0x200000bc
 8000afc:	20000158 	.word	0x20000158
 8000b00:	20000164 	.word	0x20000164
 8000b04:	0800904c 	.word	0x0800904c
 8000b08:	0800906c 	.word	0x0800906c
 8000b0c:	51eb851f 	.word	0x51eb851f
 8000b10:	080090a4 	.word	0x080090a4
 8000b14:	080090c4 	.word	0x080090c4

08000b18 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b28:	d101      	bne.n	8000b2e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000b2a:	f000 fbdf 	bl	80012ec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  /* USER CODE END Callback 1 */
}
 8000b2e:	bf00      	nop
 8000b30:	3708      	adds	r7, #8
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}

08000b36 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b36:	b480      	push	{r7}
 8000b38:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b3a:	b672      	cpsid	i
}
 8000b3c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b3e:	bf00      	nop
 8000b40:	e7fd      	b.n	8000b3e <Error_Handler+0x8>

08000b42 <LL_AHB2_GRP1_EnableClock>:
{
 8000b42:	b480      	push	{r7}
 8000b44:	b085      	sub	sp, #20
 8000b46:	af00      	add	r7, sp, #0
 8000b48:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b4e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b50:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	4313      	orrs	r3, r2
 8000b58:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000b5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b5e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	4013      	ands	r3, r2
 8000b64:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b66:	68fb      	ldr	r3, [r7, #12]
}
 8000b68:	bf00      	nop
 8000b6a:	3714      	adds	r7, #20
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b72:	4770      	bx	lr

08000b74 <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8000b74:	b480      	push	{r7}
 8000b76:	b085      	sub	sp, #20
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8000b7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b80:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000b82:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	4313      	orrs	r3, r2
 8000b8a:	65cb      	str	r3, [r1, #92]	@ 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8000b8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b90:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	4013      	ands	r3, r2
 8000b96:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b98:	68fb      	ldr	r3, [r7, #12]
}
 8000b9a:	bf00      	nop
 8000b9c:	3714      	adds	r7, #20
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr

08000ba6 <LL_APB1_GRP2_DisableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_DisableClock(uint32_t Periphs)
{
 8000ba6:	b480      	push	{r7}
 8000ba8:	b083      	sub	sp, #12
 8000baa:	af00      	add	r7, sp, #0
 8000bac:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 8000bae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000bb2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	43db      	mvns	r3, r3
 8000bb8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	65cb      	str	r3, [r1, #92]	@ 0x5c
}
 8000bc0:	bf00      	nop
 8000bc2:	370c      	adds	r7, #12
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bca:	4770      	bx	lr

08000bcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	210f      	movs	r1, #15
 8000bd4:	f06f 0001 	mvn.w	r0, #1
 8000bd8:	f000 fc90 	bl	80014fc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bdc:	bf00      	nop
 8000bde:	bd80      	pop	{r7, pc}

08000be0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b09c      	sub	sp, #112	@ 0x70
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000bec:	2200      	movs	r2, #0
 8000bee:	601a      	str	r2, [r3, #0]
 8000bf0:	605a      	str	r2, [r3, #4]
 8000bf2:	609a      	str	r2, [r3, #8]
 8000bf4:	60da      	str	r2, [r3, #12]
 8000bf6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bf8:	f107 030c 	add.w	r3, r7, #12
 8000bfc:	2250      	movs	r2, #80	@ 0x50
 8000bfe:	2100      	movs	r1, #0
 8000c00:	4618      	mov	r0, r3
 8000c02:	f007 fbab 	bl	800835c <memset>
  if(huart->Instance==LPUART1)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	4a24      	ldr	r2, [pc, #144]	@ (8000c9c <HAL_UART_MspInit+0xbc>)
 8000c0c:	4293      	cmp	r3, r2
 8000c0e:	d140      	bne.n	8000c92 <HAL_UART_MspInit+0xb2>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000c10:	2302      	movs	r3, #2
 8000c12:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000c14:	2300      	movs	r3, #0
 8000c16:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c18:	f107 030c 	add.w	r3, r7, #12
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f002 fb64 	bl	80032ea <HAL_RCCEx_PeriphCLKConfig>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d001      	beq.n	8000c2c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000c28:	f7ff ff85 	bl	8000b36 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000c2c:	2001      	movs	r0, #1
 8000c2e:	f7ff ffa1 	bl	8000b74 <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c32:	2001      	movs	r0, #1
 8000c34:	f7ff ff85 	bl	8000b42 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c38:	2002      	movs	r0, #2
 8000c3a:	f7ff ff82 	bl	8000b42 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA3     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000c3e:	2308      	movs	r3, #8
 8000c40:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c42:	2302      	movs	r3, #2
 8000c44:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c46:	2300      	movs	r3, #0
 8000c48:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000c4e:	2308      	movs	r3, #8
 8000c50:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c52:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000c56:	4619      	mov	r1, r3
 8000c58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c5c:	f000 fd42 	bl	80016e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000c60:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000c64:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c66:	2302      	movs	r3, #2
 8000c68:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000c72:	2308      	movs	r3, #8
 8000c74:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c76:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	4808      	ldr	r0, [pc, #32]	@ (8000ca0 <HAL_UART_MspInit+0xc0>)
 8000c7e:	f000 fd31 	bl	80016e4 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 5, 0);
 8000c82:	2200      	movs	r2, #0
 8000c84:	2105      	movs	r1, #5
 8000c86:	2025      	movs	r0, #37	@ 0x25
 8000c88:	f000 fc38 	bl	80014fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8000c8c:	2025      	movs	r0, #37	@ 0x25
 8000c8e:	f000 fc4f 	bl	8001530 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8000c92:	bf00      	nop
 8000c94:	3770      	adds	r7, #112	@ 0x70
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	40008000 	.word	0x40008000
 8000ca0:	48000400 	.word	0x48000400

08000ca4 <HAL_UART_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  if(huart->Instance==LPUART1)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a0b      	ldr	r2, [pc, #44]	@ (8000ce0 <HAL_UART_MspDeInit+0x3c>)
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d10f      	bne.n	8000cd6 <HAL_UART_MspDeInit+0x32>
  {
    /* USER CODE BEGIN LPUART1_MspDeInit 0 */

    /* USER CODE END LPUART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPUART1_CLK_DISABLE();
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	f7ff ff75 	bl	8000ba6 <LL_APB1_GRP2_DisableClock>

    /**LPUART1 GPIO Configuration
    PA3     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_3);
 8000cbc:	2108      	movs	r1, #8
 8000cbe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cc2:	f000 fe7f 	bl	80019c4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8000cc6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000cca:	4806      	ldr	r0, [pc, #24]	@ (8000ce4 <HAL_UART_MspDeInit+0x40>)
 8000ccc:	f000 fe7a 	bl	80019c4 <HAL_GPIO_DeInit>

    /* LPUART1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(LPUART1_IRQn);
 8000cd0:	2025      	movs	r0, #37	@ 0x25
 8000cd2:	f000 fc3b 	bl	800154c <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN LPUART1_MspDeInit 1 */

    /* USER CODE END LPUART1_MspDeInit 1 */
  }

}
 8000cd6:	bf00      	nop
 8000cd8:	3708      	adds	r7, #8
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	40008000 	.word	0x40008000
 8000ce4:	48000400 	.word	0x48000400

08000ce8 <LL_APB1_GRP1_EnableClock>:
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b085      	sub	sp, #20
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000cf0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000cf4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000cf6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	4313      	orrs	r3, r2
 8000cfe:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000d00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d04:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	4013      	ands	r3, r2
 8000d0a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000d0c:	68fb      	ldr	r3, [r7, #12]
}
 8000d0e:	bf00      	nop
 8000d10:	3714      	adds	r7, #20
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
	...

08000d1c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b08e      	sub	sp, #56	@ 0x38
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000d24:	2300      	movs	r3, #0
 8000d26:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t              uwPrescalerValue = 0;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0);
 8000d32:	2200      	movs	r2, #0
 8000d34:	6879      	ldr	r1, [r7, #4]
 8000d36:	201c      	movs	r0, #28
 8000d38:	f000 fbe0 	bl	80014fc <HAL_NVIC_SetPriority>
  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000d3c:	201c      	movs	r0, #28
 8000d3e:	f000 fbf7 	bl	8001530 <HAL_NVIC_EnableIRQ>

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000d42:	2001      	movs	r0, #1
 8000d44:	f7ff ffd0 	bl	8000ce8 <LL_APB1_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d48:	f107 020c 	add.w	r2, r7, #12
 8000d4c:	f107 0310 	add.w	r3, r7, #16
 8000d50:	4611      	mov	r1, r2
 8000d52:	4618      	mov	r0, r3
 8000d54:	f002 f846 	bl	8002de4 <HAL_RCC_GetClockConfig>

  /* Compute TIM2 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d58:	f002 f818 	bl	8002d8c <HAL_RCC_GetPCLK1Freq>
 8000d5c:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d60:	4a21      	ldr	r2, [pc, #132]	@ (8000de8 <HAL_InitTick+0xcc>)
 8000d62:	fba2 2303 	umull	r2, r3, r2, r3
 8000d66:	0c9b      	lsrs	r3, r3, #18
 8000d68:	3b01      	subs	r3, #1
 8000d6a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8000d6c:	4b1f      	ldr	r3, [pc, #124]	@ (8000dec <HAL_InitTick+0xd0>)
 8000d6e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d72:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8000d74:	4b1d      	ldr	r3, [pc, #116]	@ (8000dec <HAL_InitTick+0xd0>)
 8000d76:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d7a:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8000d7c:	4a1b      	ldr	r2, [pc, #108]	@ (8000dec <HAL_InitTick+0xd0>)
 8000d7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d80:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8000d82:	4b1a      	ldr	r3, [pc, #104]	@ (8000dec <HAL_InitTick+0xd0>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d88:	4b18      	ldr	r3, [pc, #96]	@ (8000dec <HAL_InitTick+0xd0>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim2);
 8000d8e:	4817      	ldr	r0, [pc, #92]	@ (8000dec <HAL_InitTick+0xd0>)
 8000d90:	f002 fd32 	bl	80037f8 <HAL_TIM_Base_Init>
 8000d94:	4603      	mov	r3, r0
 8000d96:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (status == HAL_OK)
 8000d9a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d11b      	bne.n	8000dda <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8000da2:	4812      	ldr	r0, [pc, #72]	@ (8000dec <HAL_InitTick+0xd0>)
 8000da4:	f002 fd8a 	bl	80038bc <HAL_TIM_Base_Start_IT>
 8000da8:	4603      	mov	r3, r0
 8000daa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (status == HAL_OK)
 8000dae:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d111      	bne.n	8000dda <HAL_InitTick+0xbe>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000db6:	201c      	movs	r0, #28
 8000db8:	f000 fbba 	bl	8001530 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	2b0f      	cmp	r3, #15
 8000dc0:	d808      	bhi.n	8000dd4 <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	6879      	ldr	r1, [r7, #4]
 8000dc6:	201c      	movs	r0, #28
 8000dc8:	f000 fb98 	bl	80014fc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dcc:	4a08      	ldr	r2, [pc, #32]	@ (8000df0 <HAL_InitTick+0xd4>)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	6013      	str	r3, [r2, #0]
 8000dd2:	e002      	b.n	8000dda <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }
    }
  }

 /* Return function status */
  return status;
 8000dda:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	3738      	adds	r7, #56	@ 0x38
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	431bde83 	.word	0x431bde83
 8000dec:	20000168 	.word	0x20000168
 8000df0:	2000001c 	.word	0x2000001c

08000df4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000df8:	bf00      	nop
 8000dfa:	e7fd      	b.n	8000df8 <NMI_Handler+0x4>

08000dfc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e00:	bf00      	nop
 8000e02:	e7fd      	b.n	8000e00 <HardFault_Handler+0x4>

08000e04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e08:	bf00      	nop
 8000e0a:	e7fd      	b.n	8000e08 <MemManage_Handler+0x4>

08000e0c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e10:	bf00      	nop
 8000e12:	e7fd      	b.n	8000e10 <BusFault_Handler+0x4>

08000e14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e18:	bf00      	nop
 8000e1a:	e7fd      	b.n	8000e18 <UsageFault_Handler+0x4>

08000e1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e20:	bf00      	nop
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
	...

08000e2c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000e30:	4802      	ldr	r0, [pc, #8]	@ (8000e3c <TIM2_IRQHandler+0x10>)
 8000e32:	f002 fd91 	bl	8003958 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000e36:	bf00      	nop
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	20000168 	.word	0x20000168

08000e40 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8000e44:	4802      	ldr	r0, [pc, #8]	@ (8000e50 <LPUART1_IRQHandler+0x10>)
 8000e46:	f003 f945 	bl	80040d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8000e4a:	bf00      	nop
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	200000bc 	.word	0x200000bc

08000e54 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b086      	sub	sp, #24
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	60f8      	str	r0, [r7, #12]
 8000e5c:	60b9      	str	r1, [r7, #8]
 8000e5e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e60:	2300      	movs	r3, #0
 8000e62:	617b      	str	r3, [r7, #20]
 8000e64:	e00a      	b.n	8000e7c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e66:	f3af 8000 	nop.w
 8000e6a:	4601      	mov	r1, r0
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	1c5a      	adds	r2, r3, #1
 8000e70:	60ba      	str	r2, [r7, #8]
 8000e72:	b2ca      	uxtb	r2, r1
 8000e74:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	3301      	adds	r3, #1
 8000e7a:	617b      	str	r3, [r7, #20]
 8000e7c:	697a      	ldr	r2, [r7, #20]
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	429a      	cmp	r2, r3
 8000e82:	dbf0      	blt.n	8000e66 <_read+0x12>
  }

  return len;
 8000e84:	687b      	ldr	r3, [r7, #4]
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3718      	adds	r7, #24
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}

08000e8e <_close>:
  }
  return len;
}

int _close(int file)
{
 8000e8e:	b480      	push	{r7}
 8000e90:	b083      	sub	sp, #12
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e96:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	370c      	adds	r7, #12
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr

08000ea6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ea6:	b480      	push	{r7}
 8000ea8:	b083      	sub	sp, #12
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	6078      	str	r0, [r7, #4]
 8000eae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000eb6:	605a      	str	r2, [r3, #4]
  return 0;
 8000eb8:	2300      	movs	r3, #0
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	370c      	adds	r7, #12
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr

08000ec6 <_isatty>:

int _isatty(int file)
{
 8000ec6:	b480      	push	{r7}
 8000ec8:	b083      	sub	sp, #12
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ece:	2301      	movs	r3, #1
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	370c      	adds	r7, #12
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr

08000edc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b085      	sub	sp, #20
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	60f8      	str	r0, [r7, #12]
 8000ee4:	60b9      	str	r1, [r7, #8]
 8000ee6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ee8:	2300      	movs	r3, #0
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	3714      	adds	r7, #20
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
	...

08000ef8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b086      	sub	sp, #24
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f00:	4a14      	ldr	r2, [pc, #80]	@ (8000f54 <_sbrk+0x5c>)
 8000f02:	4b15      	ldr	r3, [pc, #84]	@ (8000f58 <_sbrk+0x60>)
 8000f04:	1ad3      	subs	r3, r2, r3
 8000f06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f0c:	4b13      	ldr	r3, [pc, #76]	@ (8000f5c <_sbrk+0x64>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d102      	bne.n	8000f1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f14:	4b11      	ldr	r3, [pc, #68]	@ (8000f5c <_sbrk+0x64>)
 8000f16:	4a12      	ldr	r2, [pc, #72]	@ (8000f60 <_sbrk+0x68>)
 8000f18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f1a:	4b10      	ldr	r3, [pc, #64]	@ (8000f5c <_sbrk+0x64>)
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	4413      	add	r3, r2
 8000f22:	693a      	ldr	r2, [r7, #16]
 8000f24:	429a      	cmp	r2, r3
 8000f26:	d207      	bcs.n	8000f38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f28:	f007 fac4 	bl	80084b4 <__errno>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	220c      	movs	r2, #12
 8000f30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f32:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f36:	e009      	b.n	8000f4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f38:	4b08      	ldr	r3, [pc, #32]	@ (8000f5c <_sbrk+0x64>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f3e:	4b07      	ldr	r3, [pc, #28]	@ (8000f5c <_sbrk+0x64>)
 8000f40:	681a      	ldr	r2, [r3, #0]
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	4413      	add	r3, r2
 8000f46:	4a05      	ldr	r2, [pc, #20]	@ (8000f5c <_sbrk+0x64>)
 8000f48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f4a:	68fb      	ldr	r3, [r7, #12]
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	3718      	adds	r7, #24
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	20030000 	.word	0x20030000
 8000f58:	00000400 	.word	0x00000400
 8000f5c:	200001b4 	.word	0x200001b4
 8000f60:	20001d88 	.word	0x20001d88

08000f64 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8000f68:	4b24      	ldr	r3, [pc, #144]	@ (8000ffc <SystemInit+0x98>)
 8000f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f6e:	4a23      	ldr	r2, [pc, #140]	@ (8000ffc <SystemInit+0x98>)
 8000f70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000f78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000f82:	f043 0301 	orr.w	r3, r3, #1
 8000f86:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8000f88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f8c:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8000f90:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8000f92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f9c:	4b18      	ldr	r3, [pc, #96]	@ (8001000 <SystemInit+0x9c>)
 8000f9e:	4013      	ands	r3, r2
 8000fa0:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8000fa2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000faa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000fae:	f023 0305 	bic.w	r3, r3, #5
 8000fb2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000fb6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000fbe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000fc2:	f023 0301 	bic.w	r3, r3, #1
 8000fc6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8000fca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fce:	4a0d      	ldr	r2, [pc, #52]	@ (8001004 <SystemInit+0xa0>)
 8000fd0:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8000fd2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fd6:	4a0b      	ldr	r2, [pc, #44]	@ (8001004 <SystemInit+0xa0>)
 8000fd8:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000fda:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000fe4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000fe8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000fea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fee:	2200      	movs	r2, #0
 8000ff0:	619a      	str	r2, [r3, #24]
}
 8000ff2:	bf00      	nop
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr
 8000ffc:	e000ed00 	.word	0xe000ed00
 8001000:	faf6fefb 	.word	0xfaf6fefb
 8001004:	22041000 	.word	0x22041000

08001008 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8001008:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800100a:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800100c:	3304      	adds	r3, #4

0800100e <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800100e:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001010:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8001012:	d3f9      	bcc.n	8001008 <CopyDataInit>
  bx lr
 8001014:	4770      	bx	lr

08001016 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8001016:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8001018:	3004      	adds	r0, #4

0800101a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 800101a:	4288      	cmp	r0, r1
  bcc FillZerobss
 800101c:	d3fb      	bcc.n	8001016 <FillZerobss>
  bx lr
 800101e:	4770      	bx	lr

08001020 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001020:	480c      	ldr	r0, [pc, #48]	@ (8001054 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001022:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001024:	f7ff ff9e 	bl	8000f64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8001028:	480b      	ldr	r0, [pc, #44]	@ (8001058 <LoopForever+0x6>)
 800102a:	490c      	ldr	r1, [pc, #48]	@ (800105c <LoopForever+0xa>)
 800102c:	4a0c      	ldr	r2, [pc, #48]	@ (8001060 <LoopForever+0xe>)
 800102e:	2300      	movs	r3, #0
 8001030:	f7ff ffed 	bl	800100e <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8001034:	480b      	ldr	r0, [pc, #44]	@ (8001064 <LoopForever+0x12>)
 8001036:	490c      	ldr	r1, [pc, #48]	@ (8001068 <LoopForever+0x16>)
 8001038:	4a0c      	ldr	r2, [pc, #48]	@ (800106c <LoopForever+0x1a>)
 800103a:	2300      	movs	r3, #0
 800103c:	f7ff ffe7 	bl	800100e <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8001040:	480b      	ldr	r0, [pc, #44]	@ (8001070 <LoopForever+0x1e>)
 8001042:	490c      	ldr	r1, [pc, #48]	@ (8001074 <LoopForever+0x22>)
 8001044:	2300      	movs	r3, #0
 8001046:	f7ff ffe8 	bl	800101a <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800104a:	f007 fa39 	bl	80084c0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800104e:	f7ff fadb 	bl	8000608 <main>

08001052 <LoopForever>:

LoopForever:
  b LoopForever
 8001052:	e7fe      	b.n	8001052 <LoopForever>
  ldr   r0, =_estack
 8001054:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8001058:	20000008 	.word	0x20000008
 800105c:	20000084 	.word	0x20000084
 8001060:	08009284 	.word	0x08009284
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8001064:	20030000 	.word	0x20030000
 8001068:	20030000 	.word	0x20030000
 800106c:	08009300 	.word	0x08009300
  INIT_BSS _sbss, _ebss
 8001070:	20000084 	.word	0x20000084
 8001074:	20001d84 	.word	0x20001d84

08001078 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001078:	e7fe      	b.n	8001078 <ADC1_IRQHandler>

0800107a <LL_AHB2_GRP1_EnableClock>:
{
 800107a:	b480      	push	{r7}
 800107c:	b085      	sub	sp, #20
 800107e:	af00      	add	r7, sp, #0
 8001080:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001082:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001086:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001088:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	4313      	orrs	r3, r2
 8001090:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001092:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001096:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	4013      	ands	r3, r2
 800109c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800109e:	68fb      	ldr	r3, [r7, #12]
}
 80010a0:	bf00      	nop
 80010a2:	3714      	adds	r7, #20
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr

080010ac <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b085      	sub	sp, #20
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80010b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80010b8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80010ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4313      	orrs	r3, r2
 80010c2:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80010c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80010c8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4013      	ands	r3, r2
 80010ce:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80010d0:	68fb      	ldr	r3, [r7, #12]
}
 80010d2:	bf00      	nop
 80010d4:	3714      	adds	r7, #20
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
	...

080010e0 <BSP_LED_Init>:
  *            @arg LED2
  *            @arg LED3
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b088      	sub	sp, #32
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 80010ea:	f107 030c 	add.w	r3, r7, #12
 80010ee:	2200      	movs	r2, #0
 80010f0:	601a      	str	r2, [r3, #0]
 80010f2:	605a      	str	r2, [r3, #4]
 80010f4:	609a      	str	r2, [r3, #8]
 80010f6:	60da      	str	r2, [r3, #12]
 80010f8:	611a      	str	r2, [r3, #16]
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 80010fa:	2002      	movs	r0, #2
 80010fc:	f7ff ffbd 	bl	800107a <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_LED pin */
  gpioinitstruct.Pin = GPIO_PIN[Led];
 8001100:	79fb      	ldrb	r3, [r7, #7]
 8001102:	4a12      	ldr	r2, [pc, #72]	@ (800114c <BSP_LED_Init+0x6c>)
 8001104:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001108:	60fb      	str	r3, [r7, #12]
  gpioinitstruct.Mode = GPIO_MODE_OUTPUT_PP;
 800110a:	2301      	movs	r3, #1
 800110c:	613b      	str	r3, [r7, #16]
  gpioinitstruct.Pull = GPIO_NOPULL;
 800110e:	2300      	movs	r3, #0
 8001110:	617b      	str	r3, [r7, #20]
  gpioinitstruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001112:	2302      	movs	r3, #2
 8001114:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &gpioinitstruct);
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	4a0d      	ldr	r2, [pc, #52]	@ (8001150 <BSP_LED_Init+0x70>)
 800111a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800111e:	f107 020c 	add.w	r2, r7, #12
 8001122:	4611      	mov	r1, r2
 8001124:	4618      	mov	r0, r3
 8001126:	f000 fadd 	bl	80016e4 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 800112a:	79fb      	ldrb	r3, [r7, #7]
 800112c:	4a08      	ldr	r2, [pc, #32]	@ (8001150 <BSP_LED_Init+0x70>)
 800112e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001132:	79fb      	ldrb	r3, [r7, #7]
 8001134:	4a05      	ldr	r2, [pc, #20]	@ (800114c <BSP_LED_Init+0x6c>)
 8001136:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800113a:	2200      	movs	r2, #0
 800113c:	4619      	mov	r1, r3
 800113e:	f000 fd1f 	bl	8001b80 <HAL_GPIO_WritePin>
}
 8001142:	bf00      	nop
 8001144:	3720      	adds	r7, #32
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	08009210 	.word	0x08009210
 8001150:	2000000c 	.word	0x2000000c

08001154 <BSP_LED_Toggle>:
  *     @arg LED2
  *     @arg LED3
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	4603      	mov	r3, r0
 800115c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 800115e:	79fb      	ldrb	r3, [r7, #7]
 8001160:	4a07      	ldr	r2, [pc, #28]	@ (8001180 <BSP_LED_Toggle+0x2c>)
 8001162:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	4906      	ldr	r1, [pc, #24]	@ (8001184 <BSP_LED_Toggle+0x30>)
 800116a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800116e:	4619      	mov	r1, r3
 8001170:	4610      	mov	r0, r2
 8001172:	f000 fd1d 	bl	8001bb0 <HAL_GPIO_TogglePin>
}
 8001176:	bf00      	nop
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	2000000c 	.word	0x2000000c
 8001184:	08009210 	.word	0x08009210

08001188 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	4603      	mov	r3, r0
 8001190:	6039      	str	r1, [r7, #0]
 8001192:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001194:	2300      	movs	r3, #0
 8001196:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8001198:	79fb      	ldrb	r3, [r7, #7]
 800119a:	2b01      	cmp	r3, #1
 800119c:	d903      	bls.n	80011a6 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800119e:	f06f 0301 	mvn.w	r3, #1
 80011a2:	60fb      	str	r3, [r7, #12]
 80011a4:	e018      	b.n	80011d8 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	2294      	movs	r2, #148	@ 0x94
 80011aa:	fb02 f303 	mul.w	r3, r2, r3
 80011ae:	4a0d      	ldr	r2, [pc, #52]	@ (80011e4 <BSP_COM_Init+0x5c>)
 80011b0:	4413      	add	r3, r2
 80011b2:	4618      	mov	r0, r3
 80011b4:	f000 f84a 	bl	800124c <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80011b8:	79fb      	ldrb	r3, [r7, #7]
 80011ba:	2294      	movs	r2, #148	@ 0x94
 80011bc:	fb02 f303 	mul.w	r3, r2, r3
 80011c0:	4a08      	ldr	r2, [pc, #32]	@ (80011e4 <BSP_COM_Init+0x5c>)
 80011c2:	4413      	add	r3, r2
 80011c4:	6839      	ldr	r1, [r7, #0]
 80011c6:	4618      	mov	r0, r3
 80011c8:	f000 f80e 	bl	80011e8 <MX_LPUART1_Init>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d002      	beq.n	80011d8 <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 80011d2:	f06f 0303 	mvn.w	r3, #3
 80011d6:	e000      	b.n	80011da <BSP_COM_Init+0x52>
    }
  }

  return ret;
 80011d8:	68fb      	ldr	r3, [r7, #12]
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	200001b8 	.word	0x200001b8

080011e8 <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 80011f2:	4b15      	ldr	r3, [pc, #84]	@ (8001248 <MX_LPUART1_Init+0x60>)
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	220c      	movs	r2, #12
 8001206:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	895b      	ldrh	r3, [r3, #10]
 800120c:	461a      	mov	r2, r3
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	685a      	ldr	r2, [r3, #4]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	891b      	ldrh	r3, [r3, #8]
 800121e:	461a      	mov	r2, r3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	899b      	ldrh	r3, [r3, #12]
 8001228:	461a      	mov	r2, r3
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001234:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8001236:	6878      	ldr	r0, [r7, #4]
 8001238:	f002 fd66 	bl	8003d08 <HAL_UART_Init>
 800123c:	4603      	mov	r3, r0
}
 800123e:	4618      	mov	r0, r3
 8001240:	3708      	adds	r7, #8
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	20000018 	.word	0x20000018

0800124c <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b088      	sub	sp, #32
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8001254:	2002      	movs	r0, #2
 8001256:	f7ff ff10 	bl	800107a <LL_AHB2_GRP1_EnableClock>
  COM1_RX_GPIO_CLK_ENABLE();
 800125a:	2002      	movs	r0, #2
 800125c:	f7ff ff0d 	bl	800107a <LL_AHB2_GRP1_EnableClock>

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8001260:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001264:	f7ff ff22 	bl	80010ac <LL_APB2_GRP1_EnableClock>

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8001268:	2340      	movs	r3, #64	@ 0x40
 800126a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800126c:	2302      	movs	r3, #2
 800126e:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8001270:	2302      	movs	r3, #2
 8001272:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8001274:	2301      	movs	r3, #1
 8001276:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8001278:	2307      	movs	r3, #7
 800127a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 800127c:	f107 030c 	add.w	r3, r7, #12
 8001280:	4619      	mov	r1, r3
 8001282:	4809      	ldr	r0, [pc, #36]	@ (80012a8 <COM1_MspInit+0x5c>)
 8001284:	f000 fa2e 	bl	80016e4 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8001288:	2380      	movs	r3, #128	@ 0x80
 800128a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800128c:	2302      	movs	r3, #2
 800128e:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8001290:	2307      	movs	r3, #7
 8001292:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8001294:	f107 030c 	add.w	r3, r7, #12
 8001298:	4619      	mov	r1, r3
 800129a:	4803      	ldr	r0, [pc, #12]	@ (80012a8 <COM1_MspInit+0x5c>)
 800129c:	f000 fa22 	bl	80016e4 <HAL_GPIO_Init>
}
 80012a0:	bf00      	nop
 80012a2:	3720      	adds	r7, #32
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	48000400 	.word	0x48000400

080012ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012b2:	2300      	movs	r3, #0
 80012b4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012b6:	4b0c      	ldr	r3, [pc, #48]	@ (80012e8 <HAL_Init+0x3c>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4a0b      	ldr	r2, [pc, #44]	@ (80012e8 <HAL_Init+0x3c>)
 80012bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012c0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012c2:	2003      	movs	r0, #3
 80012c4:	f000 f90f 	bl	80014e6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012c8:	200f      	movs	r0, #15
 80012ca:	f7ff fd27 	bl	8000d1c <HAL_InitTick>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d002      	beq.n	80012da <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80012d4:	2301      	movs	r3, #1
 80012d6:	71fb      	strb	r3, [r7, #7]
 80012d8:	e001      	b.n	80012de <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80012da:	f7ff fc77 	bl	8000bcc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80012de:	79fb      	ldrb	r3, [r7, #7]
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	58004000 	.word	0x58004000

080012ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012f0:	4b06      	ldr	r3, [pc, #24]	@ (800130c <HAL_IncTick+0x20>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	461a      	mov	r2, r3
 80012f6:	4b06      	ldr	r3, [pc, #24]	@ (8001310 <HAL_IncTick+0x24>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4413      	add	r3, r2
 80012fc:	4a04      	ldr	r2, [pc, #16]	@ (8001310 <HAL_IncTick+0x24>)
 80012fe:	6013      	str	r3, [r2, #0]
}
 8001300:	bf00      	nop
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr
 800130a:	bf00      	nop
 800130c:	20000020 	.word	0x20000020
 8001310:	2000024c 	.word	0x2000024c

08001314 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  return uwTick;
 8001318:	4b03      	ldr	r3, [pc, #12]	@ (8001328 <HAL_GetTick+0x14>)
 800131a:	681b      	ldr	r3, [r3, #0]
}
 800131c:	4618      	mov	r0, r3
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	2000024c 	.word	0x2000024c

0800132c <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8001330:	4b03      	ldr	r3, [pc, #12]	@ (8001340 <HAL_GetTickPrio+0x14>)
 8001332:	681b      	ldr	r3, [r3, #0]
}
 8001334:	4618      	mov	r0, r3
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	2000001c 	.word	0x2000001c

08001344 <__NVIC_SetPriorityGrouping>:
{
 8001344:	b480      	push	{r7}
 8001346:	b085      	sub	sp, #20
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	f003 0307 	and.w	r3, r3, #7
 8001352:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001354:	4b0c      	ldr	r3, [pc, #48]	@ (8001388 <__NVIC_SetPriorityGrouping+0x44>)
 8001356:	68db      	ldr	r3, [r3, #12]
 8001358:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800135a:	68ba      	ldr	r2, [r7, #8]
 800135c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001360:	4013      	ands	r3, r2
 8001362:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800136c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001370:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001374:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001376:	4a04      	ldr	r2, [pc, #16]	@ (8001388 <__NVIC_SetPriorityGrouping+0x44>)
 8001378:	68bb      	ldr	r3, [r7, #8]
 800137a:	60d3      	str	r3, [r2, #12]
}
 800137c:	bf00      	nop
 800137e:	3714      	adds	r7, #20
 8001380:	46bd      	mov	sp, r7
 8001382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001386:	4770      	bx	lr
 8001388:	e000ed00 	.word	0xe000ed00

0800138c <__NVIC_GetPriorityGrouping>:
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001390:	4b04      	ldr	r3, [pc, #16]	@ (80013a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	0a1b      	lsrs	r3, r3, #8
 8001396:	f003 0307 	and.w	r3, r3, #7
}
 800139a:	4618      	mov	r0, r3
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr
 80013a4:	e000ed00 	.word	0xe000ed00

080013a8 <__NVIC_EnableIRQ>:
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	db0b      	blt.n	80013d2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013ba:	79fb      	ldrb	r3, [r7, #7]
 80013bc:	f003 021f 	and.w	r2, r3, #31
 80013c0:	4907      	ldr	r1, [pc, #28]	@ (80013e0 <__NVIC_EnableIRQ+0x38>)
 80013c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c6:	095b      	lsrs	r3, r3, #5
 80013c8:	2001      	movs	r0, #1
 80013ca:	fa00 f202 	lsl.w	r2, r0, r2
 80013ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80013d2:	bf00      	nop
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	e000e100 	.word	0xe000e100

080013e4 <__NVIC_DisableIRQ>:
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	db12      	blt.n	800141c <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013f6:	79fb      	ldrb	r3, [r7, #7]
 80013f8:	f003 021f 	and.w	r2, r3, #31
 80013fc:	490a      	ldr	r1, [pc, #40]	@ (8001428 <__NVIC_DisableIRQ+0x44>)
 80013fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001402:	095b      	lsrs	r3, r3, #5
 8001404:	2001      	movs	r0, #1
 8001406:	fa00 f202 	lsl.w	r2, r0, r2
 800140a:	3320      	adds	r3, #32
 800140c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001410:	f3bf 8f4f 	dsb	sy
}
 8001414:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001416:	f3bf 8f6f 	isb	sy
}
 800141a:	bf00      	nop
}
 800141c:	bf00      	nop
 800141e:	370c      	adds	r7, #12
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr
 8001428:	e000e100 	.word	0xe000e100

0800142c <__NVIC_SetPriority>:
{
 800142c:	b480      	push	{r7}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
 8001432:	4603      	mov	r3, r0
 8001434:	6039      	str	r1, [r7, #0]
 8001436:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001438:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800143c:	2b00      	cmp	r3, #0
 800143e:	db0a      	blt.n	8001456 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	b2da      	uxtb	r2, r3
 8001444:	490c      	ldr	r1, [pc, #48]	@ (8001478 <__NVIC_SetPriority+0x4c>)
 8001446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144a:	0112      	lsls	r2, r2, #4
 800144c:	b2d2      	uxtb	r2, r2
 800144e:	440b      	add	r3, r1
 8001450:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001454:	e00a      	b.n	800146c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	b2da      	uxtb	r2, r3
 800145a:	4908      	ldr	r1, [pc, #32]	@ (800147c <__NVIC_SetPriority+0x50>)
 800145c:	79fb      	ldrb	r3, [r7, #7]
 800145e:	f003 030f 	and.w	r3, r3, #15
 8001462:	3b04      	subs	r3, #4
 8001464:	0112      	lsls	r2, r2, #4
 8001466:	b2d2      	uxtb	r2, r2
 8001468:	440b      	add	r3, r1
 800146a:	761a      	strb	r2, [r3, #24]
}
 800146c:	bf00      	nop
 800146e:	370c      	adds	r7, #12
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr
 8001478:	e000e100 	.word	0xe000e100
 800147c:	e000ed00 	.word	0xe000ed00

08001480 <NVIC_EncodePriority>:
{
 8001480:	b480      	push	{r7}
 8001482:	b089      	sub	sp, #36	@ 0x24
 8001484:	af00      	add	r7, sp, #0
 8001486:	60f8      	str	r0, [r7, #12]
 8001488:	60b9      	str	r1, [r7, #8]
 800148a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	f003 0307 	and.w	r3, r3, #7
 8001492:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001494:	69fb      	ldr	r3, [r7, #28]
 8001496:	f1c3 0307 	rsb	r3, r3, #7
 800149a:	2b04      	cmp	r3, #4
 800149c:	bf28      	it	cs
 800149e:	2304      	movcs	r3, #4
 80014a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014a2:	69fb      	ldr	r3, [r7, #28]
 80014a4:	3304      	adds	r3, #4
 80014a6:	2b06      	cmp	r3, #6
 80014a8:	d902      	bls.n	80014b0 <NVIC_EncodePriority+0x30>
 80014aa:	69fb      	ldr	r3, [r7, #28]
 80014ac:	3b03      	subs	r3, #3
 80014ae:	e000      	b.n	80014b2 <NVIC_EncodePriority+0x32>
 80014b0:	2300      	movs	r3, #0
 80014b2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014b4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80014b8:	69bb      	ldr	r3, [r7, #24]
 80014ba:	fa02 f303 	lsl.w	r3, r2, r3
 80014be:	43da      	mvns	r2, r3
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	401a      	ands	r2, r3
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014c8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	fa01 f303 	lsl.w	r3, r1, r3
 80014d2:	43d9      	mvns	r1, r3
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014d8:	4313      	orrs	r3, r2
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3724      	adds	r7, #36	@ 0x24
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr

080014e6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014e6:	b580      	push	{r7, lr}
 80014e8:	b082      	sub	sp, #8
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014ee:	6878      	ldr	r0, [r7, #4]
 80014f0:	f7ff ff28 	bl	8001344 <__NVIC_SetPriorityGrouping>
}
 80014f4:	bf00      	nop
 80014f6:	3708      	adds	r7, #8
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}

080014fc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b086      	sub	sp, #24
 8001500:	af00      	add	r7, sp, #0
 8001502:	4603      	mov	r3, r0
 8001504:	60b9      	str	r1, [r7, #8]
 8001506:	607a      	str	r2, [r7, #4]
 8001508:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800150a:	f7ff ff3f 	bl	800138c <__NVIC_GetPriorityGrouping>
 800150e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001510:	687a      	ldr	r2, [r7, #4]
 8001512:	68b9      	ldr	r1, [r7, #8]
 8001514:	6978      	ldr	r0, [r7, #20]
 8001516:	f7ff ffb3 	bl	8001480 <NVIC_EncodePriority>
 800151a:	4602      	mov	r2, r0
 800151c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001520:	4611      	mov	r1, r2
 8001522:	4618      	mov	r0, r3
 8001524:	f7ff ff82 	bl	800142c <__NVIC_SetPriority>
}
 8001528:	bf00      	nop
 800152a:	3718      	adds	r7, #24
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}

08001530 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0
 8001536:	4603      	mov	r3, r0
 8001538:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800153a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff ff32 	bl	80013a8 <__NVIC_EnableIRQ>
}
 8001544:	bf00      	nop
 8001546:	3708      	adds	r7, #8
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}

0800154c <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800155a:	4618      	mov	r0, r3
 800155c:	f7ff ff42 	bl	80013e4 <__NVIC_DisableIRQ>
}
 8001560:	bf00      	nop
 8001562:	3708      	adds	r7, #8
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}

08001568 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d101      	bne.n	800157a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001576:	2301      	movs	r3, #1
 8001578:	e04f      	b.n	800161a <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001580:	b2db      	uxtb	r3, r3
 8001582:	2b02      	cmp	r3, #2
 8001584:	d008      	beq.n	8001598 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2204      	movs	r2, #4
 800158a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2200      	movs	r2, #0
 8001590:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001594:	2301      	movs	r3, #1
 8001596:	e040      	b.n	800161a <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f022 020e 	bic.w	r2, r2, #14
 80015a6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015ac:	681a      	ldr	r2, [r3, #0]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015b2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80015b6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f022 0201 	bic.w	r2, r2, #1
 80015c6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015cc:	f003 021c 	and.w	r2, r3, #28
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d4:	2101      	movs	r1, #1
 80015d6:	fa01 f202 	lsl.w	r2, r1, r2
 80015da:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015e0:	687a      	ldr	r2, [r7, #4]
 80015e2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80015e4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d00c      	beq.n	8001608 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80015fc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001602:	687a      	ldr	r2, [r7, #4]
 8001604:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001606:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2201      	movs	r2, #1
 800160c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2200      	movs	r2, #0
 8001614:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8001618:	2300      	movs	r3, #0
}
 800161a:	4618      	mov	r0, r3
 800161c:	370c      	adds	r7, #12
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr

08001626 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001626:	b580      	push	{r7, lr}
 8001628:	b084      	sub	sp, #16
 800162a:	af00      	add	r7, sp, #0
 800162c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800162e:	2300      	movs	r3, #0
 8001630:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001638:	b2db      	uxtb	r3, r3
 800163a:	2b02      	cmp	r3, #2
 800163c:	d005      	beq.n	800164a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2204      	movs	r2, #4
 8001642:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	73fb      	strb	r3, [r7, #15]
 8001648:	e047      	b.n	80016da <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f022 020e 	bic.w	r2, r2, #14
 8001658:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f022 0201 	bic.w	r2, r2, #1
 8001668:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800166e:	681a      	ldr	r2, [r3, #0]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001674:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001678:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800167e:	f003 021c 	and.w	r2, r3, #28
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001686:	2101      	movs	r1, #1
 8001688:	fa01 f202 	lsl.w	r2, r1, r2
 800168c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001692:	687a      	ldr	r2, [r7, #4]
 8001694:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001696:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800169c:	2b00      	cmp	r3, #0
 800169e:	d00c      	beq.n	80016ba <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016aa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80016ae:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016b4:	687a      	ldr	r2, [r7, #4]
 80016b6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80016b8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2201      	movs	r2, #1
 80016be:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2200      	movs	r2, #0
 80016c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d003      	beq.n	80016da <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	4798      	blx	r3
    }
  }
  return status;
 80016da:	7bfb      	ldrb	r3, [r7, #15]
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3710      	adds	r7, #16
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}

080016e4 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b087      	sub	sp, #28
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
 80016ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016ee:	2300      	movs	r3, #0
 80016f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016f2:	e14c      	b.n	800198e <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	2101      	movs	r1, #1
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001700:	4013      	ands	r3, r2
 8001702:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	2b00      	cmp	r3, #0
 8001708:	f000 813e 	beq.w	8001988 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f003 0303 	and.w	r3, r3, #3
 8001714:	2b01      	cmp	r3, #1
 8001716:	d005      	beq.n	8001724 <HAL_GPIO_Init+0x40>
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f003 0303 	and.w	r3, r3, #3
 8001720:	2b02      	cmp	r3, #2
 8001722:	d130      	bne.n	8001786 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	005b      	lsls	r3, r3, #1
 800172e:	2203      	movs	r2, #3
 8001730:	fa02 f303 	lsl.w	r3, r2, r3
 8001734:	43db      	mvns	r3, r3
 8001736:	693a      	ldr	r2, [r7, #16]
 8001738:	4013      	ands	r3, r2
 800173a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	68da      	ldr	r2, [r3, #12]
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	005b      	lsls	r3, r3, #1
 8001744:	fa02 f303 	lsl.w	r3, r2, r3
 8001748:	693a      	ldr	r2, [r7, #16]
 800174a:	4313      	orrs	r3, r2
 800174c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	693a      	ldr	r2, [r7, #16]
 8001752:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800175a:	2201      	movs	r2, #1
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	fa02 f303 	lsl.w	r3, r2, r3
 8001762:	43db      	mvns	r3, r3
 8001764:	693a      	ldr	r2, [r7, #16]
 8001766:	4013      	ands	r3, r2
 8001768:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	091b      	lsrs	r3, r3, #4
 8001770:	f003 0201 	and.w	r2, r3, #1
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	fa02 f303 	lsl.w	r3, r2, r3
 800177a:	693a      	ldr	r2, [r7, #16]
 800177c:	4313      	orrs	r3, r2
 800177e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	693a      	ldr	r2, [r7, #16]
 8001784:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	f003 0303 	and.w	r3, r3, #3
 800178e:	2b03      	cmp	r3, #3
 8001790:	d017      	beq.n	80017c2 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	68db      	ldr	r3, [r3, #12]
 8001796:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	005b      	lsls	r3, r3, #1
 800179c:	2203      	movs	r2, #3
 800179e:	fa02 f303 	lsl.w	r3, r2, r3
 80017a2:	43db      	mvns	r3, r3
 80017a4:	693a      	ldr	r2, [r7, #16]
 80017a6:	4013      	ands	r3, r2
 80017a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	689a      	ldr	r2, [r3, #8]
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	005b      	lsls	r3, r3, #1
 80017b2:	fa02 f303 	lsl.w	r3, r2, r3
 80017b6:	693a      	ldr	r2, [r7, #16]
 80017b8:	4313      	orrs	r3, r2
 80017ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	693a      	ldr	r2, [r7, #16]
 80017c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	f003 0303 	and.w	r3, r3, #3
 80017ca:	2b02      	cmp	r3, #2
 80017cc:	d123      	bne.n	8001816 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	08da      	lsrs	r2, r3, #3
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	3208      	adds	r2, #8
 80017d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	f003 0307 	and.w	r3, r3, #7
 80017e2:	009b      	lsls	r3, r3, #2
 80017e4:	220f      	movs	r2, #15
 80017e6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ea:	43db      	mvns	r3, r3
 80017ec:	693a      	ldr	r2, [r7, #16]
 80017ee:	4013      	ands	r3, r2
 80017f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	691a      	ldr	r2, [r3, #16]
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	f003 0307 	and.w	r3, r3, #7
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001802:	693a      	ldr	r2, [r7, #16]
 8001804:	4313      	orrs	r3, r2
 8001806:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	08da      	lsrs	r2, r3, #3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	3208      	adds	r2, #8
 8001810:	6939      	ldr	r1, [r7, #16]
 8001812:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	005b      	lsls	r3, r3, #1
 8001820:	2203      	movs	r2, #3
 8001822:	fa02 f303 	lsl.w	r3, r2, r3
 8001826:	43db      	mvns	r3, r3
 8001828:	693a      	ldr	r2, [r7, #16]
 800182a:	4013      	ands	r3, r2
 800182c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	f003 0203 	and.w	r2, r3, #3
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	005b      	lsls	r3, r3, #1
 800183a:	fa02 f303 	lsl.w	r3, r2, r3
 800183e:	693a      	ldr	r2, [r7, #16]
 8001840:	4313      	orrs	r3, r2
 8001842:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	693a      	ldr	r2, [r7, #16]
 8001848:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001852:	2b00      	cmp	r3, #0
 8001854:	f000 8098 	beq.w	8001988 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8001858:	4a54      	ldr	r2, [pc, #336]	@ (80019ac <HAL_GPIO_Init+0x2c8>)
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	089b      	lsrs	r3, r3, #2
 800185e:	3302      	adds	r3, #2
 8001860:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001864:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	f003 0303 	and.w	r3, r3, #3
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	220f      	movs	r2, #15
 8001870:	fa02 f303 	lsl.w	r3, r2, r3
 8001874:	43db      	mvns	r3, r3
 8001876:	693a      	ldr	r2, [r7, #16]
 8001878:	4013      	ands	r3, r2
 800187a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001882:	d019      	beq.n	80018b8 <HAL_GPIO_Init+0x1d4>
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	4a4a      	ldr	r2, [pc, #296]	@ (80019b0 <HAL_GPIO_Init+0x2cc>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d013      	beq.n	80018b4 <HAL_GPIO_Init+0x1d0>
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	4a49      	ldr	r2, [pc, #292]	@ (80019b4 <HAL_GPIO_Init+0x2d0>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d00d      	beq.n	80018b0 <HAL_GPIO_Init+0x1cc>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	4a48      	ldr	r2, [pc, #288]	@ (80019b8 <HAL_GPIO_Init+0x2d4>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d007      	beq.n	80018ac <HAL_GPIO_Init+0x1c8>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	4a47      	ldr	r2, [pc, #284]	@ (80019bc <HAL_GPIO_Init+0x2d8>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d101      	bne.n	80018a8 <HAL_GPIO_Init+0x1c4>
 80018a4:	2304      	movs	r3, #4
 80018a6:	e008      	b.n	80018ba <HAL_GPIO_Init+0x1d6>
 80018a8:	2307      	movs	r3, #7
 80018aa:	e006      	b.n	80018ba <HAL_GPIO_Init+0x1d6>
 80018ac:	2303      	movs	r3, #3
 80018ae:	e004      	b.n	80018ba <HAL_GPIO_Init+0x1d6>
 80018b0:	2302      	movs	r3, #2
 80018b2:	e002      	b.n	80018ba <HAL_GPIO_Init+0x1d6>
 80018b4:	2301      	movs	r3, #1
 80018b6:	e000      	b.n	80018ba <HAL_GPIO_Init+0x1d6>
 80018b8:	2300      	movs	r3, #0
 80018ba:	697a      	ldr	r2, [r7, #20]
 80018bc:	f002 0203 	and.w	r2, r2, #3
 80018c0:	0092      	lsls	r2, r2, #2
 80018c2:	4093      	lsls	r3, r2
 80018c4:	693a      	ldr	r2, [r7, #16]
 80018c6:	4313      	orrs	r3, r2
 80018c8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80018ca:	4938      	ldr	r1, [pc, #224]	@ (80019ac <HAL_GPIO_Init+0x2c8>)
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	089b      	lsrs	r3, r3, #2
 80018d0:	3302      	adds	r3, #2
 80018d2:	693a      	ldr	r2, [r7, #16]
 80018d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80018d8:	4b39      	ldr	r3, [pc, #228]	@ (80019c0 <HAL_GPIO_Init+0x2dc>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	43db      	mvns	r3, r3
 80018e2:	693a      	ldr	r2, [r7, #16]
 80018e4:	4013      	ands	r3, r2
 80018e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d003      	beq.n	80018fc <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80018f4:	693a      	ldr	r2, [r7, #16]
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	4313      	orrs	r3, r2
 80018fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80018fc:	4a30      	ldr	r2, [pc, #192]	@ (80019c0 <HAL_GPIO_Init+0x2dc>)
 80018fe:	693b      	ldr	r3, [r7, #16]
 8001900:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001902:	4b2f      	ldr	r3, [pc, #188]	@ (80019c0 <HAL_GPIO_Init+0x2dc>)
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	43db      	mvns	r3, r3
 800190c:	693a      	ldr	r2, [r7, #16]
 800190e:	4013      	ands	r3, r2
 8001910:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800191a:	2b00      	cmp	r3, #0
 800191c:	d003      	beq.n	8001926 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800191e:	693a      	ldr	r2, [r7, #16]
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	4313      	orrs	r3, r2
 8001924:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001926:	4a26      	ldr	r2, [pc, #152]	@ (80019c0 <HAL_GPIO_Init+0x2dc>)
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800192c:	4b24      	ldr	r3, [pc, #144]	@ (80019c0 <HAL_GPIO_Init+0x2dc>)
 800192e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001932:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	43db      	mvns	r3, r3
 8001938:	693a      	ldr	r2, [r7, #16]
 800193a:	4013      	ands	r3, r2
 800193c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001946:	2b00      	cmp	r3, #0
 8001948:	d003      	beq.n	8001952 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800194a:	693a      	ldr	r2, [r7, #16]
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	4313      	orrs	r3, r2
 8001950:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001952:	4a1b      	ldr	r2, [pc, #108]	@ (80019c0 <HAL_GPIO_Init+0x2dc>)
 8001954:	693b      	ldr	r3, [r7, #16]
 8001956:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 800195a:	4b19      	ldr	r3, [pc, #100]	@ (80019c0 <HAL_GPIO_Init+0x2dc>)
 800195c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001960:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	43db      	mvns	r3, r3
 8001966:	693a      	ldr	r2, [r7, #16]
 8001968:	4013      	ands	r3, r2
 800196a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001974:	2b00      	cmp	r3, #0
 8001976:	d003      	beq.n	8001980 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001978:	693a      	ldr	r2, [r7, #16]
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	4313      	orrs	r3, r2
 800197e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001980:	4a0f      	ldr	r2, [pc, #60]	@ (80019c0 <HAL_GPIO_Init+0x2dc>)
 8001982:	693b      	ldr	r3, [r7, #16]
 8001984:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	3301      	adds	r3, #1
 800198c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	681a      	ldr	r2, [r3, #0]
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	fa22 f303 	lsr.w	r3, r2, r3
 8001998:	2b00      	cmp	r3, #0
 800199a:	f47f aeab 	bne.w	80016f4 <HAL_GPIO_Init+0x10>
  }
}
 800199e:	bf00      	nop
 80019a0:	bf00      	nop
 80019a2:	371c      	adds	r7, #28
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr
 80019ac:	40010000 	.word	0x40010000
 80019b0:	48000400 	.word	0x48000400
 80019b4:	48000800 	.word	0x48000800
 80019b8:	48000c00 	.word	0x48000c00
 80019bc:	48001000 	.word	0x48001000
 80019c0:	58000800 	.word	0x58000800

080019c4 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b087      	sub	sp, #28
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019ce:	2300      	movs	r3, #0
 80019d0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80019d2:	e0bb      	b.n	8001b4c <HAL_GPIO_DeInit+0x188>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80019d4:	2201      	movs	r2, #1
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	fa02 f303 	lsl.w	r3, r2, r3
 80019dc:	683a      	ldr	r2, [r7, #0]
 80019de:	4013      	ands	r3, r2
 80019e0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	f000 80ae 	beq.w	8001b46 <HAL_GPIO_DeInit+0x182>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80019ea:	4a5f      	ldr	r2, [pc, #380]	@ (8001b68 <HAL_GPIO_DeInit+0x1a4>)
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	089b      	lsrs	r3, r3, #2
 80019f0:	3302      	adds	r3, #2
 80019f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019f6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4u * (position & 0x03u)));
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	f003 0303 	and.w	r3, r3, #3
 80019fe:	009b      	lsls	r3, r3, #2
 8001a00:	220f      	movs	r2, #15
 8001a02:	fa02 f303 	lsl.w	r3, r2, r3
 8001a06:	68fa      	ldr	r2, [r7, #12]
 8001a08:	4013      	ands	r3, r2
 8001a0a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001a12:	d019      	beq.n	8001a48 <HAL_GPIO_DeInit+0x84>
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	4a55      	ldr	r2, [pc, #340]	@ (8001b6c <HAL_GPIO_DeInit+0x1a8>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d013      	beq.n	8001a44 <HAL_GPIO_DeInit+0x80>
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	4a54      	ldr	r2, [pc, #336]	@ (8001b70 <HAL_GPIO_DeInit+0x1ac>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d00d      	beq.n	8001a40 <HAL_GPIO_DeInit+0x7c>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	4a53      	ldr	r2, [pc, #332]	@ (8001b74 <HAL_GPIO_DeInit+0x1b0>)
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d007      	beq.n	8001a3c <HAL_GPIO_DeInit+0x78>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	4a52      	ldr	r2, [pc, #328]	@ (8001b78 <HAL_GPIO_DeInit+0x1b4>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d101      	bne.n	8001a38 <HAL_GPIO_DeInit+0x74>
 8001a34:	2304      	movs	r3, #4
 8001a36:	e008      	b.n	8001a4a <HAL_GPIO_DeInit+0x86>
 8001a38:	2307      	movs	r3, #7
 8001a3a:	e006      	b.n	8001a4a <HAL_GPIO_DeInit+0x86>
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	e004      	b.n	8001a4a <HAL_GPIO_DeInit+0x86>
 8001a40:	2302      	movs	r3, #2
 8001a42:	e002      	b.n	8001a4a <HAL_GPIO_DeInit+0x86>
 8001a44:	2301      	movs	r3, #1
 8001a46:	e000      	b.n	8001a4a <HAL_GPIO_DeInit+0x86>
 8001a48:	2300      	movs	r3, #0
 8001a4a:	697a      	ldr	r2, [r7, #20]
 8001a4c:	f002 0203 	and.w	r2, r2, #3
 8001a50:	0092      	lsls	r2, r2, #2
 8001a52:	4093      	lsls	r3, r2
 8001a54:	68fa      	ldr	r2, [r7, #12]
 8001a56:	429a      	cmp	r2, r3
 8001a58:	d136      	bne.n	8001ac8 <HAL_GPIO_DeInit+0x104>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8001a5a:	4b48      	ldr	r3, [pc, #288]	@ (8001b7c <HAL_GPIO_DeInit+0x1b8>)
 8001a5c:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	43db      	mvns	r3, r3
 8001a64:	4945      	ldr	r1, [pc, #276]	@ (8001b7c <HAL_GPIO_DeInit+0x1b8>)
 8001a66:	4013      	ands	r3, r2
 8001a68:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8001a6c:	4b43      	ldr	r3, [pc, #268]	@ (8001b7c <HAL_GPIO_DeInit+0x1b8>)
 8001a6e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	43db      	mvns	r3, r3
 8001a76:	4941      	ldr	r1, [pc, #260]	@ (8001b7c <HAL_GPIO_DeInit+0x1b8>)
 8001a78:	4013      	ands	r3, r2
 8001a7a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8001a7e:	4b3f      	ldr	r3, [pc, #252]	@ (8001b7c <HAL_GPIO_DeInit+0x1b8>)
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	43db      	mvns	r3, r3
 8001a86:	493d      	ldr	r1, [pc, #244]	@ (8001b7c <HAL_GPIO_DeInit+0x1b8>)
 8001a88:	4013      	ands	r3, r2
 8001a8a:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8001a8c:	4b3b      	ldr	r3, [pc, #236]	@ (8001b7c <HAL_GPIO_DeInit+0x1b8>)
 8001a8e:	685a      	ldr	r2, [r3, #4]
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	43db      	mvns	r3, r3
 8001a94:	4939      	ldr	r1, [pc, #228]	@ (8001b7c <HAL_GPIO_DeInit+0x1b8>)
 8001a96:	4013      	ands	r3, r2
 8001a98:	604b      	str	r3, [r1, #4]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	f003 0303 	and.w	r3, r3, #3
 8001aa0:	009b      	lsls	r3, r3, #2
 8001aa2:	220f      	movs	r2, #15
 8001aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8001aaa:	4a2f      	ldr	r2, [pc, #188]	@ (8001b68 <HAL_GPIO_DeInit+0x1a4>)
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	089b      	lsrs	r3, r3, #2
 8001ab0:	3302      	adds	r3, #2
 8001ab2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	43da      	mvns	r2, r3
 8001aba:	482b      	ldr	r0, [pc, #172]	@ (8001b68 <HAL_GPIO_DeInit+0x1a4>)
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	089b      	lsrs	r3, r3, #2
 8001ac0:	400a      	ands	r2, r1
 8001ac2:	3302      	adds	r3, #2
 8001ac4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	005b      	lsls	r3, r3, #1
 8001ad0:	2103      	movs	r1, #3
 8001ad2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ad6:	431a      	orrs	r2, r3
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	08da      	lsrs	r2, r3, #3
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	3208      	adds	r2, #8
 8001ae4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	f003 0307 	and.w	r3, r3, #7
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	220f      	movs	r2, #15
 8001af2:	fa02 f303 	lsl.w	r3, r2, r3
 8001af6:	43db      	mvns	r3, r3
 8001af8:	697a      	ldr	r2, [r7, #20]
 8001afa:	08d2      	lsrs	r2, r2, #3
 8001afc:	4019      	ands	r1, r3
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	3208      	adds	r2, #8
 8001b02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	68da      	ldr	r2, [r3, #12]
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	005b      	lsls	r3, r3, #1
 8001b0e:	2103      	movs	r1, #3
 8001b10:	fa01 f303 	lsl.w	r3, r1, r3
 8001b14:	43db      	mvns	r3, r3
 8001b16:	401a      	ands	r2, r3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	685a      	ldr	r2, [r3, #4]
 8001b20:	2101      	movs	r1, #1
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	fa01 f303 	lsl.w	r3, r1, r3
 8001b28:	43db      	mvns	r3, r3
 8001b2a:	401a      	ands	r2, r3
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	689a      	ldr	r2, [r3, #8]
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	005b      	lsls	r3, r3, #1
 8001b38:	2103      	movs	r1, #3
 8001b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b3e:	43db      	mvns	r3, r3
 8001b40:	401a      	ands	r2, r3
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	609a      	str	r2, [r3, #8]
    }

    position++;
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	3301      	adds	r3, #1
 8001b4a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8001b4c:	683a      	ldr	r2, [r7, #0]
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	fa22 f303 	lsr.w	r3, r2, r3
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	f47f af3d 	bne.w	80019d4 <HAL_GPIO_DeInit+0x10>
  }
}
 8001b5a:	bf00      	nop
 8001b5c:	bf00      	nop
 8001b5e:	371c      	adds	r7, #28
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr
 8001b68:	40010000 	.word	0x40010000
 8001b6c:	48000400 	.word	0x48000400
 8001b70:	48000800 	.word	0x48000800
 8001b74:	48000c00 	.word	0x48000c00
 8001b78:	48001000 	.word	0x48001000
 8001b7c:	58000800 	.word	0x58000800

08001b80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
 8001b88:	460b      	mov	r3, r1
 8001b8a:	807b      	strh	r3, [r7, #2]
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b90:	787b      	ldrb	r3, [r7, #1]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d003      	beq.n	8001b9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b96:	887a      	ldrh	r2, [r7, #2]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b9c:	e002      	b.n	8001ba4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b9e:	887a      	ldrh	r2, [r7, #2]
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001ba4:	bf00      	nop
 8001ba6:	370c      	adds	r7, #12
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b085      	sub	sp, #20
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	460b      	mov	r3, r1
 8001bba:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	695b      	ldr	r3, [r3, #20]
 8001bc0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001bc2:	887a      	ldrh	r2, [r7, #2]
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	041a      	lsls	r2, r3, #16
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	43d9      	mvns	r1, r3
 8001bce:	887b      	ldrh	r3, [r7, #2]
 8001bd0:	400b      	ands	r3, r1
 8001bd2:	431a      	orrs	r2, r3
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	619a      	str	r2, [r3, #24]
}
 8001bd8:	bf00      	nop
 8001bda:	3714      	adds	r7, #20
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001be8:	4b05      	ldr	r3, [pc, #20]	@ (8001c00 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a04      	ldr	r2, [pc, #16]	@ (8001c00 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001bee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bf2:	6013      	str	r3, [r2, #0]
}
 8001bf4:	bf00      	nop
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	58000400 	.word	0x58000400

08001c04 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8001c08:	4b04      	ldr	r3, [pc, #16]	@ (8001c1c <HAL_PWREx_GetVoltageRange+0x18>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	58000400 	.word	0x58000400

08001c20 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001c24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001c32:	d101      	bne.n	8001c38 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001c34:	2301      	movs	r3, #1
 8001c36:	e000      	b.n	8001c3a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8001c38:	2300      	movs	r3, #0
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr

08001c44 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001c48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c56:	6013      	str	r3, [r2, #0]
}
 8001c58:	bf00      	nop
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr

08001c62 <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 8001c62:	b480      	push	{r7}
 8001c64:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001c66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c74:	6013      	str	r3, [r2, #0]
}
 8001c76:	bf00      	nop
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8001c84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c8e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001c92:	d101      	bne.n	8001c98 <LL_RCC_HSE_IsReady+0x18>
 8001c94:	2301      	movs	r3, #1
 8001c96:	e000      	b.n	8001c9a <LL_RCC_HSE_IsReady+0x1a>
 8001c98:	2300      	movs	r3, #0
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr

08001ca4 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001ca8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001cb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cb6:	6013      	str	r3, [r2, #0]
}
 8001cb8:	bf00      	nop
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr

08001cc2 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 8001cc2:	b480      	push	{r7}
 8001cc4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8001cc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001cd0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001cd4:	6013      	str	r3, [r2, #0]
}
 8001cd6:	bf00      	nop
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr

08001ce0 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001ce4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cf2:	d101      	bne.n	8001cf8 <LL_RCC_HSI_IsReady+0x18>
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e000      	b.n	8001cfa <LL_RCC_HSI_IsReady+0x1a>
 8001cf8:	2300      	movs	r3, #0
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr

08001d04 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001d0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	061b      	lsls	r3, r3, #24
 8001d1a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	604b      	str	r3, [r1, #4]
}
 8001d22:	bf00      	nop
 8001d24:	370c      	adds	r7, #12
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr

08001d2e <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001d32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d36:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001d3a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d3e:	f043 0301 	orr.w	r3, r3, #1
 8001d42:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8001d46:	bf00      	nop
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4e:	4770      	bx	lr

08001d50 <LL_RCC_HSI48_Disable>:
  * @brief  Disable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001d54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d58:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001d5c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d60:	f023 0301 	bic.w	r3, r3, #1
 8001d64:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8001d68:	bf00      	nop
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr

08001d72 <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 8001d72:	b480      	push	{r7}
 8001d74:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8001d76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001d7e:	f003 0302 	and.w	r3, r3, #2
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	d101      	bne.n	8001d8a <LL_RCC_HSI48_IsReady+0x18>
 8001d86:	2301      	movs	r3, #1
 8001d88:	e000      	b.n	8001d8c <LL_RCC_HSI48_IsReady+0x1a>
 8001d8a:	2300      	movs	r3, #0
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr

08001d96 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 8001d96:	b480      	push	{r7}
 8001d98:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001d9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001da2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001da6:	f043 0301 	orr.w	r3, r3, #1
 8001daa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001dae:	bf00      	nop
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr

08001db8 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001dbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dc4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001dc8:	f023 0301 	bic.w	r3, r3, #1
 8001dcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001dd0:	bf00      	nop
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr

08001dda <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 8001dda:	b480      	push	{r7}
 8001ddc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001dde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001de6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001dea:	f043 0304 	orr.w	r3, r3, #4
 8001dee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001df2:	bf00      	nop
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr

08001dfc <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001e00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e08:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e0c:	f023 0304 	bic.w	r3, r3, #4
 8001e10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001e14:	bf00      	nop
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr

08001e1e <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8001e1e:	b480      	push	{r7}
 8001e20:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001e22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e2a:	f003 0302 	and.w	r3, r3, #2
 8001e2e:	2b02      	cmp	r3, #2
 8001e30:	d101      	bne.n	8001e36 <LL_RCC_LSE_IsReady+0x18>
 8001e32:	2301      	movs	r3, #1
 8001e34:	e000      	b.n	8001e38 <LL_RCC_LSE_IsReady+0x1a>
 8001e36:	2300      	movs	r3, #0
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr

08001e42 <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 8001e42:	b480      	push	{r7}
 8001e44:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001e46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e4e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e52:	f043 0301 	orr.w	r3, r3, #1
 8001e56:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001e5a:	bf00      	nop
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr

08001e64 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001e68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e70:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e74:	f023 0301 	bic.w	r3, r3, #1
 8001e78:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001e7c:	bf00      	nop
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr

08001e86 <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 8001e86:	b480      	push	{r7}
 8001e88:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8001e8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e92:	f003 0302 	and.w	r3, r3, #2
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d101      	bne.n	8001e9e <LL_RCC_LSI1_IsReady+0x18>
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e000      	b.n	8001ea0 <LL_RCC_LSI1_IsReady+0x1a>
 8001e9e:	2300      	movs	r3, #0
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr

08001eaa <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 8001eaa:	b480      	push	{r7}
 8001eac:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001eae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001eb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001eb6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001eba:	f043 0304 	orr.w	r3, r3, #4
 8001ebe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001ec2:	bf00      	nop
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr

08001ecc <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001ed0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ed4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ed8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001edc:	f023 0304 	bic.w	r3, r3, #4
 8001ee0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001ee4:	bf00      	nop
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr

08001eee <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8001ef2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ef6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001efa:	f003 0308 	and.w	r3, r3, #8
 8001efe:	2b08      	cmp	r3, #8
 8001f00:	d101      	bne.n	8001f06 <LL_RCC_LSI2_IsReady+0x18>
 8001f02:	2301      	movs	r3, #1
 8001f04:	e000      	b.n	8001f08 <LL_RCC_LSI2_IsReady+0x1a>
 8001f06:	2300      	movs	r3, #0
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr

08001f12 <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8001f12:	b480      	push	{r7}
 8001f14:	b083      	sub	sp, #12
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8001f1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f22:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	021b      	lsls	r3, r3, #8
 8001f2a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8001f34:	bf00      	nop
 8001f36:	370c      	adds	r7, #12
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr

08001f40 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8001f44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f4e:	f043 0301 	orr.w	r3, r3, #1
 8001f52:	6013      	str	r3, [r2, #0]
}
 8001f54:	bf00      	nop
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr

08001f5e <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8001f5e:	b480      	push	{r7}
 8001f60:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8001f62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f6c:	f023 0301 	bic.w	r3, r3, #1
 8001f70:	6013      	str	r3, [r2, #0]
}
 8001f72:	bf00      	nop
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr

08001f7c <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8001f80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 0302 	and.w	r3, r3, #2
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d101      	bne.n	8001f92 <LL_RCC_MSI_IsReady+0x16>
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e000      	b.n	8001f94 <LL_RCC_MSI_IsReady+0x18>
 8001f92:	2300      	movs	r3, #0
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr

08001f9e <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8001f9e:	b480      	push	{r7}
 8001fa0:	b083      	sub	sp, #12
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8001fa6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001fb0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	600b      	str	r3, [r1, #0]
}
 8001fba:	bf00      	nop
 8001fbc:	370c      	adds	r7, #12
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr

08001fc6 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8001fc6:	b480      	push	{r7}
 8001fc8:	b083      	sub	sp, #12
 8001fca:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8001fcc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001fd6:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2bb0      	cmp	r3, #176	@ 0xb0
 8001fdc:	d901      	bls.n	8001fe2 <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 8001fde:	23b0      	movs	r3, #176	@ 0xb0
 8001fe0:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8001fe2:	687b      	ldr	r3, [r7, #4]
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001ff8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	021b      	lsls	r3, r3, #8
 8002006:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800200a:	4313      	orrs	r3, r2
 800200c:	604b      	str	r3, [r1, #4]
}
 800200e:	bf00      	nop
 8002010:	370c      	adds	r7, #12
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr

0800201a <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800201a:	b480      	push	{r7}
 800201c:	b083      	sub	sp, #12
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002022:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	f023 0203 	bic.w	r2, r3, #3
 800202c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	4313      	orrs	r3, r2
 8002034:	608b      	str	r3, [r1, #8]
}
 8002036:	bf00      	nop
 8002038:	370c      	adds	r7, #12
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr

08002042 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002042:	b480      	push	{r7}
 8002044:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002046:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	f003 030c 	and.w	r3, r3, #12
}
 8002050:	4618      	mov	r0, r3
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr

0800205a <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800205a:	b480      	push	{r7}
 800205c:	b083      	sub	sp, #12
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002062:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800206c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	4313      	orrs	r3, r2
 8002074:	608b      	str	r3, [r1, #8]
}
 8002076:	bf00      	nop
 8002078:	370c      	adds	r7, #12
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr

08002082 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002082:	b480      	push	{r7}
 8002084:	b083      	sub	sp, #12
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800208a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800208e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002092:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002096:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	4313      	orrs	r3, r2
 800209e:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80020a2:	bf00      	nop
 80020a4:	370c      	adds	r7, #12
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr

080020ae <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 80020ae:	b480      	push	{r7}
 80020b0:	b083      	sub	sp, #12
 80020b2:	af00      	add	r7, sp, #0
 80020b4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80020b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020ba:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80020be:	f023 020f 	bic.w	r2, r3, #15
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	091b      	lsrs	r3, r3, #4
 80020c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80020ca:	4313      	orrs	r3, r2
 80020cc:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80020d0:	bf00      	nop
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80020e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80020ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4313      	orrs	r3, r2
 80020f6:	608b      	str	r3, [r1, #8]
}
 80020f8:	bf00      	nop
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800210c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002116:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4313      	orrs	r3, r2
 800211e:	608b      	str	r3, [r1, #8]
}
 8002120:	bf00      	nop
 8002122:	370c      	adds	r7, #12
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr

0800212c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002130:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800213a:	4618      	mov	r0, r3
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr

08002144 <LL_C2_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 8002148:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800214c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002150:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002154:	4618      	mov	r0, r3
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr

0800215e <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 800215e:	b480      	push	{r7}
 8002160:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8002162:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002166:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800216a:	011b      	lsls	r3, r3, #4
 800216c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002170:	4618      	mov	r0, r3
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr

0800217a <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800217a:	b480      	push	{r7}
 800217c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800217e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8002188:	4618      	mov	r0, r3
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr

08002192 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8002192:	b480      	push	{r7}
 8002194:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002196:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr

080021aa <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80021aa:	b480      	push	{r7}
 80021ac:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80021ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80021b8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80021bc:	6013      	str	r3, [r2, #0]
}
 80021be:	bf00      	nop
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80021cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80021d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80021da:	6013      	str	r3, [r2, #0]
}
 80021dc:	bf00      	nop
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr

080021e6 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80021e6:	b480      	push	{r7}
 80021e8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80021ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021f4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80021f8:	d101      	bne.n	80021fe <LL_RCC_PLL_IsReady+0x18>
 80021fa:	2301      	movs	r3, #1
 80021fc:	e000      	b.n	8002200 <LL_RCC_PLL_IsReady+0x1a>
 80021fe:	2300      	movs	r3, #0
}
 8002200:	4618      	mov	r0, r3
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr

0800220a <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800220a:	b480      	push	{r7}
 800220c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800220e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002212:	68db      	ldr	r3, [r3, #12]
 8002214:	0a1b      	lsrs	r3, r3, #8
 8002216:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800221a:	4618      	mov	r0, r3
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002224:	b480      	push	{r7}
 8002226:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002228:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800222c:	68db      	ldr	r3, [r3, #12]
 800222e:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8002232:	4618      	mov	r0, r3
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002240:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002244:	68db      	ldr	r3, [r3, #12]
 8002246:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800224a:	4618      	mov	r0, r3
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr

08002254 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002258:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800225c:	68db      	ldr	r3, [r3, #12]
 800225e:	f003 0303 	and.w	r3, r3, #3
}
 8002262:	4618      	mov	r0, r3
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8002270:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800227a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800227e:	d101      	bne.n	8002284 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8002280:	2301      	movs	r3, #1
 8002282:	e000      	b.n	8002286 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8002284:	2300      	movs	r3, #0
}
 8002286:	4618      	mov	r0, r3
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr

08002290 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8002294:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002298:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800229c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80022a4:	d101      	bne.n	80022aa <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80022a6:	2301      	movs	r3, #1
 80022a8:	e000      	b.n	80022ac <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80022aa:	2300      	movs	r3, #0
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr

080022b6 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80022b6:	b480      	push	{r7}
 80022b8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80022ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022be:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80022c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022ca:	d101      	bne.n	80022d0 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80022cc:	2301      	movs	r3, #1
 80022ce:	e000      	b.n	80022d2 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80022d0:	2300      	movs	r3, #0
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr

080022dc <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80022dc:	b480      	push	{r7}
 80022de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80022e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80022ee:	d101      	bne.n	80022f4 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80022f0:	2301      	movs	r3, #1
 80022f2:	e000      	b.n	80022f6 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80022f4:	2300      	movs	r3, #0
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002304:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800230e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002312:	d101      	bne.n	8002318 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8002314:	2301      	movs	r3, #1
 8002316:	e000      	b.n	800231a <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8002318:	2300      	movs	r3, #0
}
 800231a:	4618      	mov	r0, r3
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr

08002324 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002324:	b590      	push	{r4, r7, lr}
 8002326:	b08d      	sub	sp, #52	@ 0x34
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d101      	bne.n	8002336 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e363      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 0320 	and.w	r3, r3, #32
 800233e:	2b00      	cmp	r3, #0
 8002340:	f000 808d 	beq.w	800245e <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002344:	f7ff fe7d 	bl	8002042 <LL_RCC_GetSysClkSource>
 8002348:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800234a:	f7ff ff83 	bl	8002254 <LL_RCC_PLL_GetMainSource>
 800234e:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002352:	2b00      	cmp	r3, #0
 8002354:	d005      	beq.n	8002362 <HAL_RCC_OscConfig+0x3e>
 8002356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002358:	2b0c      	cmp	r3, #12
 800235a:	d147      	bne.n	80023ec <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800235c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800235e:	2b01      	cmp	r3, #1
 8002360:	d144      	bne.n	80023ec <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	69db      	ldr	r3, [r3, #28]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d101      	bne.n	800236e <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e347      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8002372:	f7ff fe28 	bl	8001fc6 <LL_RCC_MSI_GetRange>
 8002376:	4603      	mov	r3, r0
 8002378:	429c      	cmp	r4, r3
 800237a:	d914      	bls.n	80023a6 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002380:	4618      	mov	r0, r3
 8002382:	f000 fd61 	bl	8002e48 <RCC_SetFlashLatencyFromMSIRange>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	e336      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002394:	4618      	mov	r0, r3
 8002396:	f7ff fe02 	bl	8001f9e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6a1b      	ldr	r3, [r3, #32]
 800239e:	4618      	mov	r0, r3
 80023a0:	f7ff fe26 	bl	8001ff0 <LL_RCC_MSI_SetCalibTrimming>
 80023a4:	e013      	b.n	80023ce <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7ff fdf7 	bl	8001f9e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6a1b      	ldr	r3, [r3, #32]
 80023b4:	4618      	mov	r0, r3
 80023b6:	f7ff fe1b 	bl	8001ff0 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023be:	4618      	mov	r0, r3
 80023c0:	f000 fd42 	bl	8002e48 <RCC_SetFlashLatencyFromMSIRange>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
 80023cc:	e317      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80023ce:	f000 fcc9 	bl	8002d64 <HAL_RCC_GetHCLKFreq>
 80023d2:	4603      	mov	r3, r0
 80023d4:	4aa4      	ldr	r2, [pc, #656]	@ (8002668 <HAL_RCC_OscConfig+0x344>)
 80023d6:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80023d8:	4ba4      	ldr	r3, [pc, #656]	@ (800266c <HAL_RCC_OscConfig+0x348>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4618      	mov	r0, r3
 80023de:	f7fe fc9d 	bl	8000d1c <HAL_InitTick>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d039      	beq.n	800245c <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	e308      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	69db      	ldr	r3, [r3, #28]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d01e      	beq.n	8002432 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80023f4:	f7ff fda4 	bl	8001f40 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80023f8:	f7fe ff8c 	bl	8001314 <HAL_GetTick>
 80023fc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80023fe:	e008      	b.n	8002412 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002400:	f7fe ff88 	bl	8001314 <HAL_GetTick>
 8002404:	4602      	mov	r2, r0
 8002406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	2b02      	cmp	r3, #2
 800240c:	d901      	bls.n	8002412 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800240e:	2303      	movs	r3, #3
 8002410:	e2f5      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8002412:	f7ff fdb3 	bl	8001f7c <LL_RCC_MSI_IsReady>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d0f1      	beq.n	8002400 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002420:	4618      	mov	r0, r3
 8002422:	f7ff fdbc 	bl	8001f9e <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6a1b      	ldr	r3, [r3, #32]
 800242a:	4618      	mov	r0, r3
 800242c:	f7ff fde0 	bl	8001ff0 <LL_RCC_MSI_SetCalibTrimming>
 8002430:	e015      	b.n	800245e <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002432:	f7ff fd94 	bl	8001f5e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002436:	f7fe ff6d 	bl	8001314 <HAL_GetTick>
 800243a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800243c:	e008      	b.n	8002450 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800243e:	f7fe ff69 	bl	8001314 <HAL_GetTick>
 8002442:	4602      	mov	r2, r0
 8002444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	2b02      	cmp	r3, #2
 800244a:	d901      	bls.n	8002450 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800244c:	2303      	movs	r3, #3
 800244e:	e2d6      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8002450:	f7ff fd94 	bl	8001f7c <LL_RCC_MSI_IsReady>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d1f1      	bne.n	800243e <HAL_RCC_OscConfig+0x11a>
 800245a:	e000      	b.n	800245e <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800245c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f003 0301 	and.w	r3, r3, #1
 8002466:	2b00      	cmp	r3, #0
 8002468:	d047      	beq.n	80024fa <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800246a:	f7ff fdea 	bl	8002042 <LL_RCC_GetSysClkSource>
 800246e:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002470:	f7ff fef0 	bl	8002254 <LL_RCC_PLL_GetMainSource>
 8002474:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002476:	6a3b      	ldr	r3, [r7, #32]
 8002478:	2b08      	cmp	r3, #8
 800247a:	d005      	beq.n	8002488 <HAL_RCC_OscConfig+0x164>
 800247c:	6a3b      	ldr	r3, [r7, #32]
 800247e:	2b0c      	cmp	r3, #12
 8002480:	d108      	bne.n	8002494 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	2b03      	cmp	r3, #3
 8002486:	d105      	bne.n	8002494 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d134      	bne.n	80024fa <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	e2b4      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800249c:	d102      	bne.n	80024a4 <HAL_RCC_OscConfig+0x180>
 800249e:	f7ff fbd1 	bl	8001c44 <LL_RCC_HSE_Enable>
 80024a2:	e001      	b.n	80024a8 <HAL_RCC_OscConfig+0x184>
 80024a4:	f7ff fbdd 	bl	8001c62 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d012      	beq.n	80024d6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024b0:	f7fe ff30 	bl	8001314 <HAL_GetTick>
 80024b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80024b6:	e008      	b.n	80024ca <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024b8:	f7fe ff2c 	bl	8001314 <HAL_GetTick>
 80024bc:	4602      	mov	r2, r0
 80024be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	2b64      	cmp	r3, #100	@ 0x64
 80024c4:	d901      	bls.n	80024ca <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	e299      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 80024ca:	f7ff fbd9 	bl	8001c80 <LL_RCC_HSE_IsReady>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d0f1      	beq.n	80024b8 <HAL_RCC_OscConfig+0x194>
 80024d4:	e011      	b.n	80024fa <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024d6:	f7fe ff1d 	bl	8001314 <HAL_GetTick>
 80024da:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80024dc:	e008      	b.n	80024f0 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024de:	f7fe ff19 	bl	8001314 <HAL_GetTick>
 80024e2:	4602      	mov	r2, r0
 80024e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e6:	1ad3      	subs	r3, r2, r3
 80024e8:	2b64      	cmp	r3, #100	@ 0x64
 80024ea:	d901      	bls.n	80024f0 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80024ec:	2303      	movs	r3, #3
 80024ee:	e286      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 80024f0:	f7ff fbc6 	bl	8001c80 <LL_RCC_HSE_IsReady>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d1f1      	bne.n	80024de <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 0302 	and.w	r3, r3, #2
 8002502:	2b00      	cmp	r3, #0
 8002504:	d04c      	beq.n	80025a0 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002506:	f7ff fd9c 	bl	8002042 <LL_RCC_GetSysClkSource>
 800250a:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800250c:	f7ff fea2 	bl	8002254 <LL_RCC_PLL_GetMainSource>
 8002510:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002512:	69bb      	ldr	r3, [r7, #24]
 8002514:	2b04      	cmp	r3, #4
 8002516:	d005      	beq.n	8002524 <HAL_RCC_OscConfig+0x200>
 8002518:	69bb      	ldr	r3, [r7, #24]
 800251a:	2b0c      	cmp	r3, #12
 800251c:	d10e      	bne.n	800253c <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	2b02      	cmp	r3, #2
 8002522:	d10b      	bne.n	800253c <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d101      	bne.n	8002530 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e266      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	691b      	ldr	r3, [r3, #16]
 8002534:	4618      	mov	r0, r3
 8002536:	f7ff fbe5 	bl	8001d04 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800253a:	e031      	b.n	80025a0 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d019      	beq.n	8002578 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002544:	f7ff fbae 	bl	8001ca4 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002548:	f7fe fee4 	bl	8001314 <HAL_GetTick>
 800254c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800254e:	e008      	b.n	8002562 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002550:	f7fe fee0 	bl	8001314 <HAL_GetTick>
 8002554:	4602      	mov	r2, r0
 8002556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002558:	1ad3      	subs	r3, r2, r3
 800255a:	2b02      	cmp	r3, #2
 800255c:	d901      	bls.n	8002562 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800255e:	2303      	movs	r3, #3
 8002560:	e24d      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8002562:	f7ff fbbd 	bl	8001ce0 <LL_RCC_HSI_IsReady>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d0f1      	beq.n	8002550 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	691b      	ldr	r3, [r3, #16]
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff fbc7 	bl	8001d04 <LL_RCC_HSI_SetCalibTrimming>
 8002576:	e013      	b.n	80025a0 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002578:	f7ff fba3 	bl	8001cc2 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800257c:	f7fe feca 	bl	8001314 <HAL_GetTick>
 8002580:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8002582:	e008      	b.n	8002596 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002584:	f7fe fec6 	bl	8001314 <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	2b02      	cmp	r3, #2
 8002590:	d901      	bls.n	8002596 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8002592:	2303      	movs	r3, #3
 8002594:	e233      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8002596:	f7ff fba3 	bl	8001ce0 <LL_RCC_HSI_IsReady>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d1f1      	bne.n	8002584 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 0308 	and.w	r3, r3, #8
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d106      	bne.n	80025ba <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	f000 80a3 	beq.w	8002700 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	695b      	ldr	r3, [r3, #20]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d076      	beq.n	80026b0 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0310 	and.w	r3, r3, #16
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d046      	beq.n	800265c <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 80025ce:	f7ff fc5a 	bl	8001e86 <LL_RCC_LSI1_IsReady>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d113      	bne.n	8002600 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 80025d8:	f7ff fc33 	bl	8001e42 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80025dc:	f7fe fe9a 	bl	8001314 <HAL_GetTick>
 80025e0:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 80025e2:	e008      	b.n	80025f6 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80025e4:	f7fe fe96 	bl	8001314 <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d901      	bls.n	80025f6 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	e203      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 80025f6:	f7ff fc46 	bl	8001e86 <LL_RCC_LSI1_IsReady>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d0f1      	beq.n	80025e4 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8002600:	f7ff fc53 	bl	8001eaa <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002604:	f7fe fe86 	bl	8001314 <HAL_GetTick>
 8002608:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800260a:	e008      	b.n	800261e <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800260c:	f7fe fe82 	bl	8001314 <HAL_GetTick>
 8002610:	4602      	mov	r2, r0
 8002612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	2b03      	cmp	r3, #3
 8002618:	d901      	bls.n	800261e <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e1ef      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800261e:	f7ff fc66 	bl	8001eee <LL_RCC_LSI2_IsReady>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d0f1      	beq.n	800260c <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	699b      	ldr	r3, [r3, #24]
 800262c:	4618      	mov	r0, r3
 800262e:	f7ff fc70 	bl	8001f12 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8002632:	f7ff fc17 	bl	8001e64 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002636:	f7fe fe6d 	bl	8001314 <HAL_GetTick>
 800263a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800263c:	e008      	b.n	8002650 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800263e:	f7fe fe69 	bl	8001314 <HAL_GetTick>
 8002642:	4602      	mov	r2, r0
 8002644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	2b02      	cmp	r3, #2
 800264a:	d901      	bls.n	8002650 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800264c:	2303      	movs	r3, #3
 800264e:	e1d6      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8002650:	f7ff fc19 	bl	8001e86 <LL_RCC_LSI1_IsReady>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d1f1      	bne.n	800263e <HAL_RCC_OscConfig+0x31a>
 800265a:	e051      	b.n	8002700 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800265c:	f7ff fbf1 	bl	8001e42 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002660:	f7fe fe58 	bl	8001314 <HAL_GetTick>
 8002664:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002666:	e00c      	b.n	8002682 <HAL_RCC_OscConfig+0x35e>
 8002668:	20000008 	.word	0x20000008
 800266c:	2000001c 	.word	0x2000001c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002670:	f7fe fe50 	bl	8001314 <HAL_GetTick>
 8002674:	4602      	mov	r2, r0
 8002676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	2b02      	cmp	r3, #2
 800267c:	d901      	bls.n	8002682 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e1bd      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002682:	f7ff fc00 	bl	8001e86 <LL_RCC_LSI1_IsReady>
 8002686:	4603      	mov	r3, r0
 8002688:	2b00      	cmp	r3, #0
 800268a:	d0f1      	beq.n	8002670 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800268c:	f7ff fc1e 	bl	8001ecc <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002690:	e008      	b.n	80026a4 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002692:	f7fe fe3f 	bl	8001314 <HAL_GetTick>
 8002696:	4602      	mov	r2, r0
 8002698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800269a:	1ad3      	subs	r3, r2, r3
 800269c:	2b03      	cmp	r3, #3
 800269e:	d901      	bls.n	80026a4 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 80026a0:	2303      	movs	r3, #3
 80026a2:	e1ac      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 80026a4:	f7ff fc23 	bl	8001eee <LL_RCC_LSI2_IsReady>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d1f1      	bne.n	8002692 <HAL_RCC_OscConfig+0x36e>
 80026ae:	e027      	b.n	8002700 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 80026b0:	f7ff fc0c 	bl	8001ecc <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026b4:	f7fe fe2e 	bl	8001314 <HAL_GetTick>
 80026b8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80026ba:	e008      	b.n	80026ce <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80026bc:	f7fe fe2a 	bl	8001314 <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	2b03      	cmp	r3, #3
 80026c8:	d901      	bls.n	80026ce <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e197      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80026ce:	f7ff fc0e 	bl	8001eee <LL_RCC_LSI2_IsReady>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d1f1      	bne.n	80026bc <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 80026d8:	f7ff fbc4 	bl	8001e64 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026dc:	f7fe fe1a 	bl	8001314 <HAL_GetTick>
 80026e0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 80026e2:	e008      	b.n	80026f6 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80026e4:	f7fe fe16 	bl	8001314 <HAL_GetTick>
 80026e8:	4602      	mov	r2, r0
 80026ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	2b02      	cmp	r3, #2
 80026f0:	d901      	bls.n	80026f6 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e183      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 80026f6:	f7ff fbc6 	bl	8001e86 <LL_RCC_LSI1_IsReady>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d1f1      	bne.n	80026e4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0304 	and.w	r3, r3, #4
 8002708:	2b00      	cmp	r3, #0
 800270a:	d05b      	beq.n	80027c4 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800270c:	4ba7      	ldr	r3, [pc, #668]	@ (80029ac <HAL_RCC_OscConfig+0x688>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002714:	2b00      	cmp	r3, #0
 8002716:	d114      	bne.n	8002742 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002718:	f7ff fa64 	bl	8001be4 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800271c:	f7fe fdfa 	bl	8001314 <HAL_GetTick>
 8002720:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002722:	e008      	b.n	8002736 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002724:	f7fe fdf6 	bl	8001314 <HAL_GetTick>
 8002728:	4602      	mov	r2, r0
 800272a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	2b02      	cmp	r3, #2
 8002730:	d901      	bls.n	8002736 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8002732:	2303      	movs	r3, #3
 8002734:	e163      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002736:	4b9d      	ldr	r3, [pc, #628]	@ (80029ac <HAL_RCC_OscConfig+0x688>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800273e:	2b00      	cmp	r3, #0
 8002740:	d0f0      	beq.n	8002724 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	2b01      	cmp	r3, #1
 8002748:	d102      	bne.n	8002750 <HAL_RCC_OscConfig+0x42c>
 800274a:	f7ff fb24 	bl	8001d96 <LL_RCC_LSE_Enable>
 800274e:	e00c      	b.n	800276a <HAL_RCC_OscConfig+0x446>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	2b05      	cmp	r3, #5
 8002756:	d104      	bne.n	8002762 <HAL_RCC_OscConfig+0x43e>
 8002758:	f7ff fb3f 	bl	8001dda <LL_RCC_LSE_EnableBypass>
 800275c:	f7ff fb1b 	bl	8001d96 <LL_RCC_LSE_Enable>
 8002760:	e003      	b.n	800276a <HAL_RCC_OscConfig+0x446>
 8002762:	f7ff fb29 	bl	8001db8 <LL_RCC_LSE_Disable>
 8002766:	f7ff fb49 	bl	8001dfc <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d014      	beq.n	800279c <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002772:	f7fe fdcf 	bl	8001314 <HAL_GetTick>
 8002776:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8002778:	e00a      	b.n	8002790 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800277a:	f7fe fdcb 	bl	8001314 <HAL_GetTick>
 800277e:	4602      	mov	r2, r0
 8002780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002788:	4293      	cmp	r3, r2
 800278a:	d901      	bls.n	8002790 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800278c:	2303      	movs	r3, #3
 800278e:	e136      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8002790:	f7ff fb45 	bl	8001e1e <LL_RCC_LSE_IsReady>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d0ef      	beq.n	800277a <HAL_RCC_OscConfig+0x456>
 800279a:	e013      	b.n	80027c4 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800279c:	f7fe fdba 	bl	8001314 <HAL_GetTick>
 80027a0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80027a2:	e00a      	b.n	80027ba <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027a4:	f7fe fdb6 	bl	8001314 <HAL_GetTick>
 80027a8:	4602      	mov	r2, r0
 80027aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d901      	bls.n	80027ba <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 80027b6:	2303      	movs	r3, #3
 80027b8:	e121      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 80027ba:	f7ff fb30 	bl	8001e1e <LL_RCC_LSE_IsReady>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d1ef      	bne.n	80027a4 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d02c      	beq.n	800282a <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d014      	beq.n	8002802 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80027d8:	f7ff faa9 	bl	8001d2e <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027dc:	f7fe fd9a 	bl	8001314 <HAL_GetTick>
 80027e0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 80027e2:	e008      	b.n	80027f6 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027e4:	f7fe fd96 	bl	8001314 <HAL_GetTick>
 80027e8:	4602      	mov	r2, r0
 80027ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d901      	bls.n	80027f6 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 80027f2:	2303      	movs	r3, #3
 80027f4:	e103      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 80027f6:	f7ff fabc 	bl	8001d72 <LL_RCC_HSI48_IsReady>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d0f1      	beq.n	80027e4 <HAL_RCC_OscConfig+0x4c0>
 8002800:	e013      	b.n	800282a <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002802:	f7ff faa5 	bl	8001d50 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002806:	f7fe fd85 	bl	8001314 <HAL_GetTick>
 800280a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800280c:	e008      	b.n	8002820 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800280e:	f7fe fd81 	bl	8001314 <HAL_GetTick>
 8002812:	4602      	mov	r2, r0
 8002814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002816:	1ad3      	subs	r3, r2, r3
 8002818:	2b02      	cmp	r3, #2
 800281a:	d901      	bls.n	8002820 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800281c:	2303      	movs	r3, #3
 800281e:	e0ee      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8002820:	f7ff faa7 	bl	8001d72 <LL_RCC_HSI48_IsReady>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d1f1      	bne.n	800280e <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800282e:	2b00      	cmp	r3, #0
 8002830:	f000 80e4 	beq.w	80029fc <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002834:	f7ff fc05 	bl	8002042 <LL_RCC_GetSysClkSource>
 8002838:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800283a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002846:	2b02      	cmp	r3, #2
 8002848:	f040 80b4 	bne.w	80029b4 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	f003 0203 	and.w	r2, r3, #3
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002856:	429a      	cmp	r2, r3
 8002858:	d123      	bne.n	80028a2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002864:	429a      	cmp	r2, r3
 8002866:	d11c      	bne.n	80028a2 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	0a1b      	lsrs	r3, r3, #8
 800286c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002874:	429a      	cmp	r2, r3
 8002876:	d114      	bne.n	80028a2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002882:	429a      	cmp	r2, r3
 8002884:	d10d      	bne.n	80028a2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002890:	429a      	cmp	r2, r3
 8002892:	d106      	bne.n	80028a2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800289e:	429a      	cmp	r2, r3
 80028a0:	d05d      	beq.n	800295e <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028a2:	693b      	ldr	r3, [r7, #16]
 80028a4:	2b0c      	cmp	r3, #12
 80028a6:	d058      	beq.n	800295a <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80028a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d001      	beq.n	80028ba <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e0a1      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80028ba:	f7ff fc85 	bl	80021c8 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80028be:	f7fe fd29 	bl	8001314 <HAL_GetTick>
 80028c2:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028c4:	e008      	b.n	80028d8 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028c6:	f7fe fd25 	bl	8001314 <HAL_GetTick>
 80028ca:	4602      	mov	r2, r0
 80028cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d901      	bls.n	80028d8 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 80028d4:	2303      	movs	r3, #3
 80028d6:	e092      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1ef      	bne.n	80028c6 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028ea:	68da      	ldr	r2, [r3, #12]
 80028ec:	4b30      	ldr	r3, [pc, #192]	@ (80029b0 <HAL_RCC_OscConfig+0x68c>)
 80028ee:	4013      	ands	r3, r2
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80028f4:	687a      	ldr	r2, [r7, #4]
 80028f6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80028f8:	4311      	orrs	r1, r2
 80028fa:	687a      	ldr	r2, [r7, #4]
 80028fc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80028fe:	0212      	lsls	r2, r2, #8
 8002900:	4311      	orrs	r1, r2
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002906:	4311      	orrs	r1, r2
 8002908:	687a      	ldr	r2, [r7, #4]
 800290a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800290c:	4311      	orrs	r1, r2
 800290e:	687a      	ldr	r2, [r7, #4]
 8002910:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002912:	430a      	orrs	r2, r1
 8002914:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002918:	4313      	orrs	r3, r2
 800291a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800291c:	f7ff fc45 	bl	80021aa <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002920:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800292a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800292e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002930:	f7fe fcf0 	bl	8001314 <HAL_GetTick>
 8002934:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002936:	e008      	b.n	800294a <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002938:	f7fe fcec 	bl	8001314 <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	2b02      	cmp	r3, #2
 8002944:	d901      	bls.n	800294a <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e059      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800294a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d0ef      	beq.n	8002938 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002958:	e050      	b.n	80029fc <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	e04f      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800295e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002968:	2b00      	cmp	r3, #0
 800296a:	d147      	bne.n	80029fc <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800296c:	f7ff fc1d 	bl	80021aa <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002970:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002974:	68db      	ldr	r3, [r3, #12]
 8002976:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800297a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800297e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002980:	f7fe fcc8 	bl	8001314 <HAL_GetTick>
 8002984:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002986:	e008      	b.n	800299a <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002988:	f7fe fcc4 	bl	8001314 <HAL_GetTick>
 800298c:	4602      	mov	r2, r0
 800298e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	2b02      	cmp	r3, #2
 8002994:	d901      	bls.n	800299a <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8002996:	2303      	movs	r3, #3
 8002998:	e031      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800299a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d0ef      	beq.n	8002988 <HAL_RCC_OscConfig+0x664>
 80029a8:	e028      	b.n	80029fc <HAL_RCC_OscConfig+0x6d8>
 80029aa:	bf00      	nop
 80029ac:	58000400 	.word	0x58000400
 80029b0:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	2b0c      	cmp	r3, #12
 80029b8:	d01e      	beq.n	80029f8 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029ba:	f7ff fc05 	bl	80021c8 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029be:	f7fe fca9 	bl	8001314 <HAL_GetTick>
 80029c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029c4:	e008      	b.n	80029d8 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029c6:	f7fe fca5 	bl	8001314 <HAL_GetTick>
 80029ca:	4602      	mov	r2, r0
 80029cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	d901      	bls.n	80029d8 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 80029d4:	2303      	movs	r3, #3
 80029d6:	e012      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d1ef      	bne.n	80029c6 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80029e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029ea:	68da      	ldr	r2, [r3, #12]
 80029ec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80029f0:	4b05      	ldr	r3, [pc, #20]	@ (8002a08 <HAL_RCC_OscConfig+0x6e4>)
 80029f2:	4013      	ands	r3, r2
 80029f4:	60cb      	str	r3, [r1, #12]
 80029f6:	e001      	b.n	80029fc <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e000      	b.n	80029fe <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 80029fc:	2300      	movs	r3, #0
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3734      	adds	r7, #52	@ 0x34
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd90      	pop	{r4, r7, pc}
 8002a06:	bf00      	nop
 8002a08:	eefefffc 	.word	0xeefefffc

08002a0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
 8002a14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d101      	bne.n	8002a20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e12d      	b.n	8002c7c <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a20:	4b98      	ldr	r3, [pc, #608]	@ (8002c84 <HAL_RCC_ClockConfig+0x278>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 0307 	and.w	r3, r3, #7
 8002a28:	683a      	ldr	r2, [r7, #0]
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	d91b      	bls.n	8002a66 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a2e:	4b95      	ldr	r3, [pc, #596]	@ (8002c84 <HAL_RCC_ClockConfig+0x278>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f023 0207 	bic.w	r2, r3, #7
 8002a36:	4993      	ldr	r1, [pc, #588]	@ (8002c84 <HAL_RCC_ClockConfig+0x278>)
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a3e:	f7fe fc69 	bl	8001314 <HAL_GetTick>
 8002a42:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a44:	e008      	b.n	8002a58 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002a46:	f7fe fc65 	bl	8001314 <HAL_GetTick>
 8002a4a:	4602      	mov	r2, r0
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	1ad3      	subs	r3, r2, r3
 8002a50:	2b02      	cmp	r3, #2
 8002a52:	d901      	bls.n	8002a58 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8002a54:	2303      	movs	r3, #3
 8002a56:	e111      	b.n	8002c7c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a58:	4b8a      	ldr	r3, [pc, #552]	@ (8002c84 <HAL_RCC_ClockConfig+0x278>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0307 	and.w	r3, r3, #7
 8002a60:	683a      	ldr	r2, [r7, #0]
 8002a62:	429a      	cmp	r2, r3
 8002a64:	d1ef      	bne.n	8002a46 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f003 0302 	and.w	r3, r3, #2
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d016      	beq.n	8002aa0 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	4618      	mov	r0, r3
 8002a78:	f7ff faef 	bl	800205a <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002a7c:	f7fe fc4a 	bl	8001314 <HAL_GetTick>
 8002a80:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002a82:	e008      	b.n	8002a96 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002a84:	f7fe fc46 	bl	8001314 <HAL_GetTick>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d901      	bls.n	8002a96 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e0f2      	b.n	8002c7c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002a96:	f7ff fbe9 	bl	800226c <LL_RCC_IsActiveFlag_HPRE>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d0f1      	beq.n	8002a84 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 0320 	and.w	r3, r3, #32
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d016      	beq.n	8002ada <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	695b      	ldr	r3, [r3, #20]
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f7ff fae6 	bl	8002082 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002ab6:	f7fe fc2d 	bl	8001314 <HAL_GetTick>
 8002aba:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002abc:	e008      	b.n	8002ad0 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002abe:	f7fe fc29 	bl	8001314 <HAL_GetTick>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	d901      	bls.n	8002ad0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8002acc:	2303      	movs	r3, #3
 8002ace:	e0d5      	b.n	8002c7c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002ad0:	f7ff fbde 	bl	8002290 <LL_RCC_IsActiveFlag_C2HPRE>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d0f1      	beq.n	8002abe <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d016      	beq.n	8002b14 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	699b      	ldr	r3, [r3, #24]
 8002aea:	4618      	mov	r0, r3
 8002aec:	f7ff fadf 	bl	80020ae <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002af0:	f7fe fc10 	bl	8001314 <HAL_GetTick>
 8002af4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002af6:	e008      	b.n	8002b0a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002af8:	f7fe fc0c 	bl	8001314 <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	d901      	bls.n	8002b0a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8002b06:	2303      	movs	r3, #3
 8002b08:	e0b8      	b.n	8002c7c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002b0a:	f7ff fbd4 	bl	80022b6 <LL_RCC_IsActiveFlag_SHDHPRE>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d0f1      	beq.n	8002af8 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0304 	and.w	r3, r3, #4
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d016      	beq.n	8002b4e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	4618      	mov	r0, r3
 8002b26:	f7ff fad9 	bl	80020dc <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002b2a:	f7fe fbf3 	bl	8001314 <HAL_GetTick>
 8002b2e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002b30:	e008      	b.n	8002b44 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002b32:	f7fe fbef 	bl	8001314 <HAL_GetTick>
 8002b36:	4602      	mov	r2, r0
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d901      	bls.n	8002b44 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8002b40:	2303      	movs	r3, #3
 8002b42:	e09b      	b.n	8002c7c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002b44:	f7ff fbca 	bl	80022dc <LL_RCC_IsActiveFlag_PPRE1>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d0f1      	beq.n	8002b32 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 0308 	and.w	r3, r3, #8
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d017      	beq.n	8002b8a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	691b      	ldr	r3, [r3, #16]
 8002b5e:	00db      	lsls	r3, r3, #3
 8002b60:	4618      	mov	r0, r3
 8002b62:	f7ff facf 	bl	8002104 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002b66:	f7fe fbd5 	bl	8001314 <HAL_GetTick>
 8002b6a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002b6c:	e008      	b.n	8002b80 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002b6e:	f7fe fbd1 	bl	8001314 <HAL_GetTick>
 8002b72:	4602      	mov	r2, r0
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	1ad3      	subs	r3, r2, r3
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d901      	bls.n	8002b80 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8002b7c:	2303      	movs	r3, #3
 8002b7e:	e07d      	b.n	8002c7c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002b80:	f7ff fbbe 	bl	8002300 <LL_RCC_IsActiveFlag_PPRE2>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d0f1      	beq.n	8002b6e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0301 	and.w	r3, r3, #1
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d043      	beq.n	8002c1e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d106      	bne.n	8002bac <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8002b9e:	f7ff f86f 	bl	8001c80 <LL_RCC_HSE_IsReady>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d11e      	bne.n	8002be6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e067      	b.n	8002c7c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	2b03      	cmp	r3, #3
 8002bb2:	d106      	bne.n	8002bc2 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8002bb4:	f7ff fb17 	bl	80021e6 <LL_RCC_PLL_IsReady>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d113      	bne.n	8002be6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e05c      	b.n	8002c7c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d106      	bne.n	8002bd8 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8002bca:	f7ff f9d7 	bl	8001f7c <LL_RCC_MSI_IsReady>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d108      	bne.n	8002be6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	e051      	b.n	8002c7c <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8002bd8:	f7ff f882 	bl	8001ce0 <LL_RCC_HSI_IsReady>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d101      	bne.n	8002be6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e04a      	b.n	8002c7c <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff fa15 	bl	800201a <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bf0:	f7fe fb90 	bl	8001314 <HAL_GetTick>
 8002bf4:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bf6:	e00a      	b.n	8002c0e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bf8:	f7fe fb8c 	bl	8001314 <HAL_GetTick>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d901      	bls.n	8002c0e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e036      	b.n	8002c7c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c0e:	f7ff fa18 	bl	8002042 <LL_RCC_GetSysClkSource>
 8002c12:	4602      	mov	r2, r0
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	d1ec      	bne.n	8002bf8 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c1e:	4b19      	ldr	r3, [pc, #100]	@ (8002c84 <HAL_RCC_ClockConfig+0x278>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0307 	and.w	r3, r3, #7
 8002c26:	683a      	ldr	r2, [r7, #0]
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d21b      	bcs.n	8002c64 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c2c:	4b15      	ldr	r3, [pc, #84]	@ (8002c84 <HAL_RCC_ClockConfig+0x278>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f023 0207 	bic.w	r2, r3, #7
 8002c34:	4913      	ldr	r1, [pc, #76]	@ (8002c84 <HAL_RCC_ClockConfig+0x278>)
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c3c:	f7fe fb6a 	bl	8001314 <HAL_GetTick>
 8002c40:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c42:	e008      	b.n	8002c56 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002c44:	f7fe fb66 	bl	8001314 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	2b02      	cmp	r3, #2
 8002c50:	d901      	bls.n	8002c56 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8002c52:	2303      	movs	r3, #3
 8002c54:	e012      	b.n	8002c7c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c56:	4b0b      	ldr	r3, [pc, #44]	@ (8002c84 <HAL_RCC_ClockConfig+0x278>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 0307 	and.w	r3, r3, #7
 8002c5e:	683a      	ldr	r2, [r7, #0]
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d1ef      	bne.n	8002c44 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002c64:	f000 f87e 	bl	8002d64 <HAL_RCC_GetHCLKFreq>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	4a07      	ldr	r2, [pc, #28]	@ (8002c88 <HAL_RCC_ClockConfig+0x27c>)
 8002c6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8002c6e:	f7fe fb5d 	bl	800132c <HAL_GetTickPrio>
 8002c72:	4603      	mov	r3, r0
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7fe f851 	bl	8000d1c <HAL_InitTick>
 8002c7a:	4603      	mov	r3, r0
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3710      	adds	r7, #16
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	58004000 	.word	0x58004000
 8002c88:	20000008 	.word	0x20000008

08002c8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c8c:	b590      	push	{r4, r7, lr}
 8002c8e:	b085      	sub	sp, #20
 8002c90:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c92:	f7ff f9d6 	bl	8002042 <LL_RCC_GetSysClkSource>
 8002c96:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d10a      	bne.n	8002cb4 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8002c9e:	f7ff f992 	bl	8001fc6 <LL_RCC_MSI_GetRange>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	091b      	lsrs	r3, r3, #4
 8002ca6:	f003 030f 	and.w	r3, r3, #15
 8002caa:	4a2b      	ldr	r2, [pc, #172]	@ (8002d58 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002cac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cb0:	60fb      	str	r3, [r7, #12]
 8002cb2:	e04b      	b.n	8002d4c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2b04      	cmp	r3, #4
 8002cb8:	d102      	bne.n	8002cc0 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002cba:	4b28      	ldr	r3, [pc, #160]	@ (8002d5c <HAL_RCC_GetSysClockFreq+0xd0>)
 8002cbc:	60fb      	str	r3, [r7, #12]
 8002cbe:	e045      	b.n	8002d4c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2b08      	cmp	r3, #8
 8002cc4:	d10a      	bne.n	8002cdc <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002cc6:	f7fe ffab 	bl	8001c20 <LL_RCC_HSE_IsEnabledDiv2>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d102      	bne.n	8002cd6 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8002cd0:	4b22      	ldr	r3, [pc, #136]	@ (8002d5c <HAL_RCC_GetSysClockFreq+0xd0>)
 8002cd2:	60fb      	str	r3, [r7, #12]
 8002cd4:	e03a      	b.n	8002d4c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8002cd6:	4b22      	ldr	r3, [pc, #136]	@ (8002d60 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002cd8:	60fb      	str	r3, [r7, #12]
 8002cda:	e037      	b.n	8002d4c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8002cdc:	f7ff faba 	bl	8002254 <LL_RCC_PLL_GetMainSource>
 8002ce0:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d003      	beq.n	8002cf0 <HAL_RCC_GetSysClockFreq+0x64>
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	2b03      	cmp	r3, #3
 8002cec:	d003      	beq.n	8002cf6 <HAL_RCC_GetSysClockFreq+0x6a>
 8002cee:	e00d      	b.n	8002d0c <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8002cf0:	4b1a      	ldr	r3, [pc, #104]	@ (8002d5c <HAL_RCC_GetSysClockFreq+0xd0>)
 8002cf2:	60bb      	str	r3, [r7, #8]
        break;
 8002cf4:	e015      	b.n	8002d22 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002cf6:	f7fe ff93 	bl	8001c20 <LL_RCC_HSE_IsEnabledDiv2>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	2b01      	cmp	r3, #1
 8002cfe:	d102      	bne.n	8002d06 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8002d00:	4b16      	ldr	r3, [pc, #88]	@ (8002d5c <HAL_RCC_GetSysClockFreq+0xd0>)
 8002d02:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8002d04:	e00d      	b.n	8002d22 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8002d06:	4b16      	ldr	r3, [pc, #88]	@ (8002d60 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002d08:	60bb      	str	r3, [r7, #8]
        break;
 8002d0a:	e00a      	b.n	8002d22 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8002d0c:	f7ff f95b 	bl	8001fc6 <LL_RCC_MSI_GetRange>
 8002d10:	4603      	mov	r3, r0
 8002d12:	091b      	lsrs	r3, r3, #4
 8002d14:	f003 030f 	and.w	r3, r3, #15
 8002d18:	4a0f      	ldr	r2, [pc, #60]	@ (8002d58 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002d1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d1e:	60bb      	str	r3, [r7, #8]
        break;
 8002d20:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8002d22:	f7ff fa72 	bl	800220a <LL_RCC_PLL_GetN>
 8002d26:	4602      	mov	r2, r0
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	fb03 f402 	mul.w	r4, r3, r2
 8002d2e:	f7ff fa85 	bl	800223c <LL_RCC_PLL_GetDivider>
 8002d32:	4603      	mov	r3, r0
 8002d34:	091b      	lsrs	r3, r3, #4
 8002d36:	3301      	adds	r3, #1
 8002d38:	fbb4 f4f3 	udiv	r4, r4, r3
 8002d3c:	f7ff fa72 	bl	8002224 <LL_RCC_PLL_GetR>
 8002d40:	4603      	mov	r3, r0
 8002d42:	0f5b      	lsrs	r3, r3, #29
 8002d44:	3301      	adds	r3, #1
 8002d46:	fbb4 f3f3 	udiv	r3, r4, r3
 8002d4a:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3714      	adds	r7, #20
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd90      	pop	{r4, r7, pc}
 8002d56:	bf00      	nop
 8002d58:	080091d0 	.word	0x080091d0
 8002d5c:	00f42400 	.word	0x00f42400
 8002d60:	01e84800 	.word	0x01e84800

08002d64 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d64:	b598      	push	{r3, r4, r7, lr}
 8002d66:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002d68:	f7ff ff90 	bl	8002c8c <HAL_RCC_GetSysClockFreq>
 8002d6c:	4604      	mov	r4, r0
 8002d6e:	f7ff f9dd 	bl	800212c <LL_RCC_GetAHBPrescaler>
 8002d72:	4603      	mov	r3, r0
 8002d74:	091b      	lsrs	r3, r3, #4
 8002d76:	f003 030f 	and.w	r3, r3, #15
 8002d7a:	4a03      	ldr	r2, [pc, #12]	@ (8002d88 <HAL_RCC_GetHCLKFreq+0x24>)
 8002d7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d80:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	bd98      	pop	{r3, r4, r7, pc}
 8002d88:	08009170 	.word	0x08009170

08002d8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d8c:	b598      	push	{r3, r4, r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002d90:	f7ff ffe8 	bl	8002d64 <HAL_RCC_GetHCLKFreq>
 8002d94:	4604      	mov	r4, r0
 8002d96:	f7ff f9f0 	bl	800217a <LL_RCC_GetAPB1Prescaler>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	0a1b      	lsrs	r3, r3, #8
 8002d9e:	f003 0307 	and.w	r3, r3, #7
 8002da2:	4a04      	ldr	r2, [pc, #16]	@ (8002db4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002da4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002da8:	f003 031f 	and.w	r3, r3, #31
 8002dac:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	bd98      	pop	{r3, r4, r7, pc}
 8002db4:	080091b0 	.word	0x080091b0

08002db8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002db8:	b598      	push	{r3, r4, r7, lr}
 8002dba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8002dbc:	f7ff ffd2 	bl	8002d64 <HAL_RCC_GetHCLKFreq>
 8002dc0:	4604      	mov	r4, r0
 8002dc2:	f7ff f9e6 	bl	8002192 <LL_RCC_GetAPB2Prescaler>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	0adb      	lsrs	r3, r3, #11
 8002dca:	f003 0307 	and.w	r3, r3, #7
 8002dce:	4a04      	ldr	r2, [pc, #16]	@ (8002de0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002dd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dd4:	f003 031f 	and.w	r3, r3, #31
 8002dd8:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	bd98      	pop	{r3, r4, r7, pc}
 8002de0:	080091b0 	.word	0x080091b0

08002de4 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b082      	sub	sp, #8
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	226f      	movs	r2, #111	@ 0x6f
 8002df2:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 8002df4:	f7ff f925 	bl	8002042 <LL_RCC_GetSysClkSource>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 8002dfe:	f7ff f995 	bl	800212c <LL_RCC_GetAHBPrescaler>
 8002e02:	4602      	mov	r2, r0
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 8002e08:	f7ff f9b7 	bl	800217a <LL_RCC_GetAPB1Prescaler>
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 8002e12:	f7ff f9be 	bl	8002192 <LL_RCC_GetAPB2Prescaler>
 8002e16:	4602      	mov	r2, r0
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 8002e1c:	f7ff f992 	bl	8002144 <LL_C2_RCC_GetAHBPrescaler>
 8002e20:	4602      	mov	r2, r0
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 8002e26:	f7ff f99a 	bl	800215e <LL_RCC_GetAHB4Prescaler>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002e30:	4b04      	ldr	r3, [pc, #16]	@ (8002e44 <HAL_RCC_GetClockConfig+0x60>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 0207 	and.w	r2, r3, #7
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	601a      	str	r2, [r3, #0]
}
 8002e3c:	bf00      	nop
 8002e3e:	3708      	adds	r7, #8
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	58004000 	.word	0x58004000

08002e48 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002e48:	b590      	push	{r4, r7, lr}
 8002e4a:	b085      	sub	sp, #20
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2bb0      	cmp	r3, #176	@ 0xb0
 8002e54:	d903      	bls.n	8002e5e <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8002e56:	4b15      	ldr	r3, [pc, #84]	@ (8002eac <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e5a:	60fb      	str	r3, [r7, #12]
 8002e5c:	e007      	b.n	8002e6e <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	091b      	lsrs	r3, r3, #4
 8002e62:	f003 030f 	and.w	r3, r3, #15
 8002e66:	4a11      	ldr	r2, [pc, #68]	@ (8002eac <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002e68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e6c:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8002e6e:	f7ff f976 	bl	800215e <LL_RCC_GetAHB4Prescaler>
 8002e72:	4603      	mov	r3, r0
 8002e74:	091b      	lsrs	r3, r3, #4
 8002e76:	f003 030f 	and.w	r3, r3, #15
 8002e7a:	4a0d      	ldr	r2, [pc, #52]	@ (8002eb0 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8002e7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e80:	68fa      	ldr	r2, [r7, #12]
 8002e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e86:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	4a0a      	ldr	r2, [pc, #40]	@ (8002eb4 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8002e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e90:	0c9c      	lsrs	r4, r3, #18
 8002e92:	f7fe feb7 	bl	8001c04 <HAL_PWREx_GetVoltageRange>
 8002e96:	4603      	mov	r3, r0
 8002e98:	4619      	mov	r1, r3
 8002e9a:	4620      	mov	r0, r4
 8002e9c:	f000 f80c 	bl	8002eb8 <RCC_SetFlashLatency>
 8002ea0:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3714      	adds	r7, #20
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd90      	pop	{r4, r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	080091d0 	.word	0x080091d0
 8002eb0:	08009170 	.word	0x08009170
 8002eb4:	431bde83 	.word	0x431bde83

08002eb8 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002eb8:	b590      	push	{r4, r7, lr}
 8002eba:	b093      	sub	sp, #76	@ 0x4c
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8002ec2:	4b37      	ldr	r3, [pc, #220]	@ (8002fa0 <RCC_SetFlashLatency+0xe8>)
 8002ec4:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8002ec8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002eca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8002ece:	4a35      	ldr	r2, [pc, #212]	@ (8002fa4 <RCC_SetFlashLatency+0xec>)
 8002ed0:	f107 031c 	add.w	r3, r7, #28
 8002ed4:	ca07      	ldmia	r2, {r0, r1, r2}
 8002ed6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8002eda:	4b33      	ldr	r3, [pc, #204]	@ (8002fa8 <RCC_SetFlashLatency+0xf0>)
 8002edc:	f107 040c 	add.w	r4, r7, #12
 8002ee0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002ee2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ef0:	d11a      	bne.n	8002f28 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	643b      	str	r3, [r7, #64]	@ 0x40
 8002ef6:	e013      	b.n	8002f20 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8002ef8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002efa:	009b      	lsls	r3, r3, #2
 8002efc:	3348      	adds	r3, #72	@ 0x48
 8002efe:	443b      	add	r3, r7
 8002f00:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8002f04:	687a      	ldr	r2, [r7, #4]
 8002f06:	429a      	cmp	r2, r3
 8002f08:	d807      	bhi.n	8002f1a <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002f0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	3348      	adds	r3, #72	@ 0x48
 8002f10:	443b      	add	r3, r7
 8002f12:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002f16:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8002f18:	e020      	b.n	8002f5c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002f1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f1c:	3301      	adds	r3, #1
 8002f1e:	643b      	str	r3, [r7, #64]	@ 0x40
 8002f20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f22:	2b03      	cmp	r3, #3
 8002f24:	d9e8      	bls.n	8002ef8 <RCC_SetFlashLatency+0x40>
 8002f26:	e019      	b.n	8002f5c <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002f28:	2300      	movs	r3, #0
 8002f2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f2c:	e013      	b.n	8002f56 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8002f2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	3348      	adds	r3, #72	@ 0x48
 8002f34:	443b      	add	r3, r7
 8002f36:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d807      	bhi.n	8002f50 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002f40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	3348      	adds	r3, #72	@ 0x48
 8002f46:	443b      	add	r3, r7
 8002f48:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002f4c:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8002f4e:	e005      	b.n	8002f5c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002f50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f52:	3301      	adds	r3, #1
 8002f54:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f58:	2b02      	cmp	r3, #2
 8002f5a:	d9e8      	bls.n	8002f2e <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8002f5c:	4b13      	ldr	r3, [pc, #76]	@ (8002fac <RCC_SetFlashLatency+0xf4>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f023 0207 	bic.w	r2, r3, #7
 8002f64:	4911      	ldr	r1, [pc, #68]	@ (8002fac <RCC_SetFlashLatency+0xf4>)
 8002f66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002f6c:	f7fe f9d2 	bl	8001314 <HAL_GetTick>
 8002f70:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002f72:	e008      	b.n	8002f86 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002f74:	f7fe f9ce 	bl	8001314 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d901      	bls.n	8002f86 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e007      	b.n	8002f96 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002f86:	4b09      	ldr	r3, [pc, #36]	@ (8002fac <RCC_SetFlashLatency+0xf4>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0307 	and.w	r3, r3, #7
 8002f8e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d1ef      	bne.n	8002f74 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8002f94:	2300      	movs	r3, #0
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	374c      	adds	r7, #76	@ 0x4c
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd90      	pop	{r4, r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	080090e4 	.word	0x080090e4
 8002fa4:	080090f4 	.word	0x080090f4
 8002fa8:	08009100 	.word	0x08009100
 8002fac:	58004000 	.word	0x58004000

08002fb0 <LL_RCC_LSE_IsEnabled>:
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8002fb4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fbc:	f003 0301 	and.w	r3, r3, #1
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d101      	bne.n	8002fc8 <LL_RCC_LSE_IsEnabled+0x18>
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e000      	b.n	8002fca <LL_RCC_LSE_IsEnabled+0x1a>
 8002fc8:	2300      	movs	r3, #0
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr

08002fd4 <LL_RCC_LSE_IsReady>:
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002fd8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fe0:	f003 0302 	and.w	r3, r3, #2
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d101      	bne.n	8002fec <LL_RCC_LSE_IsReady+0x18>
 8002fe8:	2301      	movs	r3, #1
 8002fea:	e000      	b.n	8002fee <LL_RCC_LSE_IsReady+0x1a>
 8002fec:	2300      	movs	r3, #0
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr

08002ff8 <LL_RCC_SetRFWKPClockSource>:
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8003000:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003004:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003008:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800300c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	4313      	orrs	r3, r2
 8003014:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8003018:	bf00      	nop
 800301a:	370c      	adds	r7, #12
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr

08003024 <LL_RCC_SetSMPSClockSource>:
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800302c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003032:	f023 0203 	bic.w	r2, r3, #3
 8003036:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	4313      	orrs	r3, r2
 800303e:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8003040:	bf00      	nop
 8003042:	370c      	adds	r7, #12
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr

0800304c <LL_RCC_SetSMPSPrescaler>:
{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8003054:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800305a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800305e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4313      	orrs	r3, r2
 8003066:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8003068:	bf00      	nop
 800306a:	370c      	adds	r7, #12
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr

08003074 <LL_RCC_SetUSARTClockSource>:
{
 8003074:	b480      	push	{r7}
 8003076:	b083      	sub	sp, #12
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800307c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003080:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003084:	f023 0203 	bic.w	r2, r3, #3
 8003088:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	4313      	orrs	r3, r2
 8003090:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003094:	bf00      	nop
 8003096:	370c      	adds	r7, #12
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr

080030a0 <LL_RCC_SetLPUARTClockSource>:
{
 80030a0:	b480      	push	{r7}
 80030a2:	b083      	sub	sp, #12
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80030a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030b0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80030b4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80030c0:	bf00      	nop
 80030c2:	370c      	adds	r7, #12
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr

080030cc <LL_RCC_SetI2CClockSource>:
{
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80030d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030d8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	091b      	lsrs	r3, r3, #4
 80030e0:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 80030e4:	43db      	mvns	r3, r3
 80030e6:	401a      	ands	r2, r3
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	011b      	lsls	r3, r3, #4
 80030ec:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 80030f0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80030f4:	4313      	orrs	r3, r2
 80030f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80030fa:	bf00      	nop
 80030fc:	370c      	adds	r7, #12
 80030fe:	46bd      	mov	sp, r7
 8003100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003104:	4770      	bx	lr

08003106 <LL_RCC_SetLPTIMClockSource>:
{
 8003106:	b480      	push	{r7}
 8003108:	b083      	sub	sp, #12
 800310a:	af00      	add	r7, sp, #0
 800310c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800310e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003112:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	0c1b      	lsrs	r3, r3, #16
 800311a:	041b      	lsls	r3, r3, #16
 800311c:	43db      	mvns	r3, r3
 800311e:	401a      	ands	r2, r3
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	041b      	lsls	r3, r3, #16
 8003124:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003128:	4313      	orrs	r3, r2
 800312a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800312e:	bf00      	nop
 8003130:	370c      	adds	r7, #12
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr

0800313a <LL_RCC_SetSAIClockSource>:
{
 800313a:	b480      	push	{r7}
 800313c:	b083      	sub	sp, #12
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8003142:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800314a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800314e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4313      	orrs	r3, r2
 8003156:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800315a:	bf00      	nop
 800315c:	370c      	adds	r7, #12
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr

08003166 <LL_RCC_SetRNGClockSource>:
{
 8003166:	b480      	push	{r7}
 8003168:	b083      	sub	sp, #12
 800316a:	af00      	add	r7, sp, #0
 800316c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800316e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003172:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003176:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800317a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4313      	orrs	r3, r2
 8003182:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003186:	bf00      	nop
 8003188:	370c      	adds	r7, #12
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr

08003192 <LL_RCC_SetCLK48ClockSource>:
{
 8003192:	b480      	push	{r7}
 8003194:	b083      	sub	sp, #12
 8003196:	af00      	add	r7, sp, #0
 8003198:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800319a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800319e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031a2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80031a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80031b2:	bf00      	nop
 80031b4:	370c      	adds	r7, #12
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr

080031be <LL_RCC_SetUSBClockSource>:
{
 80031be:	b580      	push	{r7, lr}
 80031c0:	b082      	sub	sp, #8
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f7ff ffe3 	bl	8003192 <LL_RCC_SetCLK48ClockSource>
}
 80031cc:	bf00      	nop
 80031ce:	3708      	adds	r7, #8
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}

080031d4 <LL_RCC_SetADCClockSource>:
{
 80031d4:	b480      	push	{r7}
 80031d6:	b083      	sub	sp, #12
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80031dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031e4:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80031e8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	4313      	orrs	r3, r2
 80031f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80031f4:	bf00      	nop
 80031f6:	370c      	adds	r7, #12
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr

08003200 <LL_RCC_SetRTCClockSource>:
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8003208:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800320c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003210:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003214:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	4313      	orrs	r3, r2
 800321c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8003220:	bf00      	nop
 8003222:	370c      	adds	r7, #12
 8003224:	46bd      	mov	sp, r7
 8003226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322a:	4770      	bx	lr

0800322c <LL_RCC_GetRTCClockSource>:
{
 800322c:	b480      	push	{r7}
 800322e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8003230:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003234:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003238:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800323c:	4618      	mov	r0, r3
 800323e:	46bd      	mov	sp, r7
 8003240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003244:	4770      	bx	lr

08003246 <LL_RCC_ForceBackupDomainReset>:
{
 8003246:	b480      	push	{r7}
 8003248:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800324a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800324e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003252:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003256:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800325a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800325e:	bf00      	nop
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr

08003268 <LL_RCC_ReleaseBackupDomainReset>:
{
 8003268:	b480      	push	{r7}
 800326a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800326c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003270:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003274:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003278:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800327c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003280:	bf00      	nop
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr

0800328a <LL_RCC_PLLSAI1_Enable>:
{
 800328a:	b480      	push	{r7}
 800328c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800328e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003298:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800329c:	6013      	str	r3, [r2, #0]
}
 800329e:	bf00      	nop
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr

080032a8 <LL_RCC_PLLSAI1_Disable>:
{
 80032a8:	b480      	push	{r7}
 80032aa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80032ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80032b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80032ba:	6013      	str	r3, [r2, #0]
}
 80032bc:	bf00      	nop
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr

080032c6 <LL_RCC_PLLSAI1_IsReady>:
{
 80032c6:	b480      	push	{r7}
 80032c8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80032ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80032d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80032d8:	d101      	bne.n	80032de <LL_RCC_PLLSAI1_IsReady+0x18>
 80032da:	2301      	movs	r3, #1
 80032dc:	e000      	b.n	80032e0 <LL_RCC_PLLSAI1_IsReady+0x1a>
 80032de:	2300      	movs	r3, #0
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr

080032ea <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032ea:	b580      	push	{r7, lr}
 80032ec:	b088      	sub	sp, #32
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80032f2:	2300      	movs	r3, #0
 80032f4:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80032f6:	2300      	movs	r3, #0
 80032f8:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003302:	2b00      	cmp	r3, #0
 8003304:	d034      	beq.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800330a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800330e:	d021      	beq.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8003310:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003314:	d81b      	bhi.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003316:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800331a:	d01d      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800331c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003320:	d815      	bhi.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003322:	2b00      	cmp	r3, #0
 8003324:	d00b      	beq.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x54>
 8003326:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800332a:	d110      	bne.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800332c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003330:	68db      	ldr	r3, [r3, #12]
 8003332:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003336:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800333a:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800333c:	e00d      	b.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	3304      	adds	r3, #4
 8003342:	4618      	mov	r0, r3
 8003344:	f000 f947 	bl	80035d6 <RCCEx_PLLSAI1_ConfigNP>
 8003348:	4603      	mov	r3, r0
 800334a:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800334c:	e005      	b.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	77fb      	strb	r3, [r7, #31]
        break;
 8003352:	e002      	b.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8003354:	bf00      	nop
 8003356:	e000      	b.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8003358:	bf00      	nop
    }

    if (ret == HAL_OK)
 800335a:	7ffb      	ldrb	r3, [r7, #31]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d105      	bne.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003364:	4618      	mov	r0, r3
 8003366:	f7ff fee8 	bl	800313a <LL_RCC_SetSAIClockSource>
 800336a:	e001      	b.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800336c:	7ffb      	ldrb	r3, [r7, #31]
 800336e:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003378:	2b00      	cmp	r3, #0
 800337a:	d046      	beq.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800337c:	f7ff ff56 	bl	800322c <LL_RCC_GetRTCClockSource>
 8003380:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003386:	69ba      	ldr	r2, [r7, #24]
 8003388:	429a      	cmp	r2, r3
 800338a:	d03c      	beq.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800338c:	f7fe fc2a 	bl	8001be4 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8003390:	69bb      	ldr	r3, [r7, #24]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d105      	bne.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800339a:	4618      	mov	r0, r3
 800339c:	f7ff ff30 	bl	8003200 <LL_RCC_SetRTCClockSource>
 80033a0:	e02e      	b.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 80033a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033aa:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 80033ac:	f7ff ff4b 	bl	8003246 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 80033b0:	f7ff ff5a 	bl	8003268 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033be:	4313      	orrs	r3, r2
 80033c0:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 80033c2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 80033cc:	f7ff fdf0 	bl	8002fb0 <LL_RCC_LSE_IsEnabled>
 80033d0:	4603      	mov	r3, r0
 80033d2:	2b01      	cmp	r3, #1
 80033d4:	d114      	bne.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80033d6:	f7fd ff9d 	bl	8001314 <HAL_GetTick>
 80033da:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 80033dc:	e00b      	b.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033de:	f7fd ff99 	bl	8001314 <HAL_GetTick>
 80033e2:	4602      	mov	r2, r0
 80033e4:	693b      	ldr	r3, [r7, #16]
 80033e6:	1ad3      	subs	r3, r2, r3
 80033e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d902      	bls.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 80033f0:	2303      	movs	r3, #3
 80033f2:	77fb      	strb	r3, [r7, #31]
              break;
 80033f4:	e004      	b.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 80033f6:	f7ff fded 	bl	8002fd4 <LL_RCC_LSE_IsReady>
 80033fa:	4603      	mov	r3, r0
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d1ee      	bne.n	80033de <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8003400:	7ffb      	ldrb	r3, [r7, #31]
 8003402:	77bb      	strb	r3, [r7, #30]
 8003404:	e001      	b.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003406:	7ffb      	ldrb	r3, [r7, #31]
 8003408:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f003 0301 	and.w	r3, r3, #1
 8003412:	2b00      	cmp	r3, #0
 8003414:	d004      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	699b      	ldr	r3, [r3, #24]
 800341a:	4618      	mov	r0, r3
 800341c:	f7ff fe2a 	bl	8003074 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 0302 	and.w	r3, r3, #2
 8003428:	2b00      	cmp	r3, #0
 800342a:	d004      	beq.n	8003436 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	69db      	ldr	r3, [r3, #28]
 8003430:	4618      	mov	r0, r3
 8003432:	f7ff fe35 	bl	80030a0 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0310 	and.w	r3, r3, #16
 800343e:	2b00      	cmp	r3, #0
 8003440:	d004      	beq.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003446:	4618      	mov	r0, r3
 8003448:	f7ff fe5d 	bl	8003106 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 0320 	and.w	r3, r3, #32
 8003454:	2b00      	cmp	r3, #0
 8003456:	d004      	beq.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800345c:	4618      	mov	r0, r3
 800345e:	f7ff fe52 	bl	8003106 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0304 	and.w	r3, r3, #4
 800346a:	2b00      	cmp	r3, #0
 800346c:	d004      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6a1b      	ldr	r3, [r3, #32]
 8003472:	4618      	mov	r0, r3
 8003474:	f7ff fe2a 	bl	80030cc <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f003 0308 	and.w	r3, r3, #8
 8003480:	2b00      	cmp	r3, #0
 8003482:	d004      	beq.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003488:	4618      	mov	r0, r3
 800348a:	f7ff fe1f 	bl	80030cc <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003496:	2b00      	cmp	r3, #0
 8003498:	d022      	beq.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800349e:	4618      	mov	r0, r3
 80034a0:	f7ff fe8d 	bl	80031be <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80034ac:	d107      	bne.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 80034ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80034b8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034bc:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034c2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80034c6:	d10b      	bne.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	3304      	adds	r3, #4
 80034cc:	4618      	mov	r0, r3
 80034ce:	f000 f8dd 	bl	800368c <RCCEx_PLLSAI1_ConfigNQ>
 80034d2:	4603      	mov	r3, r0
 80034d4:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80034d6:	7ffb      	ldrb	r3, [r7, #31]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d001      	beq.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 80034dc:	7ffb      	ldrb	r3, [r7, #31]
 80034de:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d02b      	beq.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034f4:	d008      	beq.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80034fe:	d003      	beq.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003504:	2b00      	cmp	r3, #0
 8003506:	d105      	bne.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800350c:	4618      	mov	r0, r3
 800350e:	f7ff fe2a 	bl	8003166 <LL_RCC_SetRNGClockSource>
 8003512:	e00a      	b.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x240>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003518:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800351c:	60fb      	str	r3, [r7, #12]
 800351e:	2000      	movs	r0, #0
 8003520:	f7ff fe21 	bl	8003166 <LL_RCC_SetRNGClockSource>
 8003524:	68f8      	ldr	r0, [r7, #12]
 8003526:	f7ff fe34 	bl	8003192 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800352e:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8003532:	d107      	bne.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8003534:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800353e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003542:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800354c:	2b00      	cmp	r3, #0
 800354e:	d022      	beq.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003554:	4618      	mov	r0, r3
 8003556:	f7ff fe3d 	bl	80031d4 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800355e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003562:	d107      	bne.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003564:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800356e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003572:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003578:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800357c:	d10b      	bne.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	3304      	adds	r3, #4
 8003582:	4618      	mov	r0, r3
 8003584:	f000 f8dd 	bl	8003742 <RCCEx_PLLSAI1_ConfigNR>
 8003588:	4603      	mov	r3, r0
 800358a:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800358c:	7ffb      	ldrb	r3, [r7, #31]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d001      	beq.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8003592:	7ffb      	ldrb	r3, [r7, #31]
 8003594:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d004      	beq.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035a6:	4618      	mov	r0, r3
 80035a8:	f7ff fd26 	bl	8002ff8 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d009      	beq.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035bc:	4618      	mov	r0, r3
 80035be:	f7ff fd45 	bl	800304c <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7ff fd2c 	bl	8003024 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 80035cc:	7fbb      	ldrb	r3, [r7, #30]
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3720      	adds	r7, #32
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}

080035d6 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80035d6:	b580      	push	{r7, lr}
 80035d8:	b084      	sub	sp, #16
 80035da:	af00      	add	r7, sp, #0
 80035dc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80035de:	2300      	movs	r3, #0
 80035e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80035e2:	f7ff fe61 	bl	80032a8 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80035e6:	f7fd fe95 	bl	8001314 <HAL_GetTick>
 80035ea:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80035ec:	e009      	b.n	8003602 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80035ee:	f7fd fe91 	bl	8001314 <HAL_GetTick>
 80035f2:	4602      	mov	r2, r0
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	2b02      	cmp	r3, #2
 80035fa:	d902      	bls.n	8003602 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 80035fc:	2303      	movs	r3, #3
 80035fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003600:	e004      	b.n	800360c <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003602:	f7ff fe60 	bl	80032c6 <LL_RCC_PLLSAI1_IsReady>
 8003606:	4603      	mov	r3, r0
 8003608:	2b00      	cmp	r3, #0
 800360a:	d1f0      	bne.n	80035ee <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800360c:	7bfb      	ldrb	r3, [r7, #15]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d137      	bne.n	8003682 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003612:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003616:	691b      	ldr	r3, [r3, #16]
 8003618:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	021b      	lsls	r3, r3, #8
 8003622:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003626:	4313      	orrs	r3, r2
 8003628:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800362a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800362e:	691b      	ldr	r3, [r3, #16]
 8003630:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800363c:	4313      	orrs	r3, r2
 800363e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003640:	f7ff fe23 	bl	800328a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003644:	f7fd fe66 	bl	8001314 <HAL_GetTick>
 8003648:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800364a:	e009      	b.n	8003660 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800364c:	f7fd fe62 	bl	8001314 <HAL_GetTick>
 8003650:	4602      	mov	r2, r0
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	1ad3      	subs	r3, r2, r3
 8003656:	2b02      	cmp	r3, #2
 8003658:	d902      	bls.n	8003660 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	73fb      	strb	r3, [r7, #15]
        break;
 800365e:	e004      	b.n	800366a <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003660:	f7ff fe31 	bl	80032c6 <LL_RCC_PLLSAI1_IsReady>
 8003664:	4603      	mov	r3, r0
 8003666:	2b01      	cmp	r3, #1
 8003668:	d1f0      	bne.n	800364c <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800366a:	7bfb      	ldrb	r3, [r7, #15]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d108      	bne.n	8003682 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003670:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003674:	691a      	ldr	r2, [r3, #16]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	691b      	ldr	r3, [r3, #16]
 800367a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800367e:	4313      	orrs	r3, r2
 8003680:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003682:	7bfb      	ldrb	r3, [r7, #15]
}
 8003684:	4618      	mov	r0, r3
 8003686:	3710      	adds	r7, #16
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}

0800368c <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003694:	2300      	movs	r3, #0
 8003696:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003698:	f7ff fe06 	bl	80032a8 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800369c:	f7fd fe3a 	bl	8001314 <HAL_GetTick>
 80036a0:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80036a2:	e009      	b.n	80036b8 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80036a4:	f7fd fe36 	bl	8001314 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d902      	bls.n	80036b8 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	73fb      	strb	r3, [r7, #15]
      break;
 80036b6:	e004      	b.n	80036c2 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80036b8:	f7ff fe05 	bl	80032c6 <LL_RCC_PLLSAI1_IsReady>
 80036bc:	4603      	mov	r3, r0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d1f0      	bne.n	80036a4 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 80036c2:	7bfb      	ldrb	r3, [r7, #15]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d137      	bne.n	8003738 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80036c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036cc:	691b      	ldr	r3, [r3, #16]
 80036ce:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	021b      	lsls	r3, r3, #8
 80036d8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80036dc:	4313      	orrs	r3, r2
 80036de:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 80036e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036e4:	691b      	ldr	r3, [r3, #16]
 80036e6:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80036f2:	4313      	orrs	r3, r2
 80036f4:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80036f6:	f7ff fdc8 	bl	800328a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036fa:	f7fd fe0b 	bl	8001314 <HAL_GetTick>
 80036fe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003700:	e009      	b.n	8003716 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003702:	f7fd fe07 	bl	8001314 <HAL_GetTick>
 8003706:	4602      	mov	r2, r0
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	2b02      	cmp	r3, #2
 800370e:	d902      	bls.n	8003716 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8003710:	2303      	movs	r3, #3
 8003712:	73fb      	strb	r3, [r7, #15]
        break;
 8003714:	e004      	b.n	8003720 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003716:	f7ff fdd6 	bl	80032c6 <LL_RCC_PLLSAI1_IsReady>
 800371a:	4603      	mov	r3, r0
 800371c:	2b01      	cmp	r3, #1
 800371e:	d1f0      	bne.n	8003702 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8003720:	7bfb      	ldrb	r3, [r7, #15]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d108      	bne.n	8003738 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003726:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800372a:	691a      	ldr	r2, [r3, #16]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	691b      	ldr	r3, [r3, #16]
 8003730:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003734:	4313      	orrs	r3, r2
 8003736:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003738:	7bfb      	ldrb	r3, [r7, #15]
}
 800373a:	4618      	mov	r0, r3
 800373c:	3710      	adds	r7, #16
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}

08003742 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003742:	b580      	push	{r7, lr}
 8003744:	b084      	sub	sp, #16
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800374a:	2300      	movs	r3, #0
 800374c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800374e:	f7ff fdab 	bl	80032a8 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003752:	f7fd fddf 	bl	8001314 <HAL_GetTick>
 8003756:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003758:	e009      	b.n	800376e <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800375a:	f7fd fddb 	bl	8001314 <HAL_GetTick>
 800375e:	4602      	mov	r2, r0
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	1ad3      	subs	r3, r2, r3
 8003764:	2b02      	cmp	r3, #2
 8003766:	d902      	bls.n	800376e <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8003768:	2303      	movs	r3, #3
 800376a:	73fb      	strb	r3, [r7, #15]
      break;
 800376c:	e004      	b.n	8003778 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800376e:	f7ff fdaa 	bl	80032c6 <LL_RCC_PLLSAI1_IsReady>
 8003772:	4603      	mov	r3, r0
 8003774:	2b00      	cmp	r3, #0
 8003776:	d1f0      	bne.n	800375a <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8003778:	7bfb      	ldrb	r3, [r7, #15]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d137      	bne.n	80037ee <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800377e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003782:	691b      	ldr	r3, [r3, #16]
 8003784:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	021b      	lsls	r3, r3, #8
 800378e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003792:	4313      	orrs	r3, r2
 8003794:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8003796:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800379a:	691b      	ldr	r3, [r3, #16]
 800379c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80037a8:	4313      	orrs	r3, r2
 80037aa:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80037ac:	f7ff fd6d 	bl	800328a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037b0:	f7fd fdb0 	bl	8001314 <HAL_GetTick>
 80037b4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80037b6:	e009      	b.n	80037cc <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80037b8:	f7fd fdac 	bl	8001314 <HAL_GetTick>
 80037bc:	4602      	mov	r2, r0
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	1ad3      	subs	r3, r2, r3
 80037c2:	2b02      	cmp	r3, #2
 80037c4:	d902      	bls.n	80037cc <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	73fb      	strb	r3, [r7, #15]
        break;
 80037ca:	e004      	b.n	80037d6 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80037cc:	f7ff fd7b 	bl	80032c6 <LL_RCC_PLLSAI1_IsReady>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d1f0      	bne.n	80037b8 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 80037d6:	7bfb      	ldrb	r3, [r7, #15]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d108      	bne.n	80037ee <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80037dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037e0:	691a      	ldr	r2, [r3, #16]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	691b      	ldr	r3, [r3, #16]
 80037e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80037ea:	4313      	orrs	r3, r2
 80037ec:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80037ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3710      	adds	r7, #16
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}

080037f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b082      	sub	sp, #8
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d101      	bne.n	800380a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	e049      	b.n	800389e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003810:	b2db      	uxtb	r3, r3
 8003812:	2b00      	cmp	r3, #0
 8003814:	d106      	bne.n	8003824 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f000 f841 	bl	80038a6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2202      	movs	r2, #2
 8003828:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	3304      	adds	r3, #4
 8003834:	4619      	mov	r1, r3
 8003836:	4610      	mov	r0, r2
 8003838:	f000 f9be 	bl	8003bb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2201      	movs	r2, #1
 8003858:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2201      	movs	r2, #1
 8003860:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2201      	movs	r2, #1
 8003868:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2201      	movs	r2, #1
 8003870:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2201      	movs	r2, #1
 8003878:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2201      	movs	r2, #1
 8003880:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2201      	movs	r2, #1
 8003888:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2201      	movs	r2, #1
 8003890:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2201      	movs	r2, #1
 8003898:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800389c:	2300      	movs	r3, #0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3708      	adds	r7, #8
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}

080038a6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80038a6:	b480      	push	{r7}
 80038a8:	b083      	sub	sp, #12
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80038ae:	bf00      	nop
 80038b0:	370c      	adds	r7, #12
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr
	...

080038bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80038bc:	b480      	push	{r7}
 80038be:	b085      	sub	sp, #20
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038ca:	b2db      	uxtb	r3, r3
 80038cc:	2b01      	cmp	r3, #1
 80038ce:	d001      	beq.n	80038d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	e036      	b.n	8003942 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2202      	movs	r2, #2
 80038d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	68da      	ldr	r2, [r3, #12]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f042 0201 	orr.w	r2, r2, #1
 80038ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a17      	ldr	r2, [pc, #92]	@ (8003950 <HAL_TIM_Base_Start_IT+0x94>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d004      	beq.n	8003900 <HAL_TIM_Base_Start_IT+0x44>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038fe:	d115      	bne.n	800392c <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	689a      	ldr	r2, [r3, #8]
 8003906:	4b13      	ldr	r3, [pc, #76]	@ (8003954 <HAL_TIM_Base_Start_IT+0x98>)
 8003908:	4013      	ands	r3, r2
 800390a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2b06      	cmp	r3, #6
 8003910:	d015      	beq.n	800393e <HAL_TIM_Base_Start_IT+0x82>
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003918:	d011      	beq.n	800393e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f042 0201 	orr.w	r2, r2, #1
 8003928:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800392a:	e008      	b.n	800393e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f042 0201 	orr.w	r2, r2, #1
 800393a:	601a      	str	r2, [r3, #0]
 800393c:	e000      	b.n	8003940 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800393e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003940:	2300      	movs	r3, #0
}
 8003942:	4618      	mov	r0, r3
 8003944:	3714      	adds	r7, #20
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr
 800394e:	bf00      	nop
 8003950:	40012c00 	.word	0x40012c00
 8003954:	00010007 	.word	0x00010007

08003958 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b084      	sub	sp, #16
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	68db      	ldr	r3, [r3, #12]
 8003966:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	691b      	ldr	r3, [r3, #16]
 800396e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	f003 0302 	and.w	r3, r3, #2
 8003976:	2b00      	cmp	r3, #0
 8003978:	d020      	beq.n	80039bc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	f003 0302 	and.w	r3, r3, #2
 8003980:	2b00      	cmp	r3, #0
 8003982:	d01b      	beq.n	80039bc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f06f 0202 	mvn.w	r2, #2
 800398c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2201      	movs	r2, #1
 8003992:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	699b      	ldr	r3, [r3, #24]
 800399a:	f003 0303 	and.w	r3, r3, #3
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d003      	beq.n	80039aa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f000 f8e9 	bl	8003b7a <HAL_TIM_IC_CaptureCallback>
 80039a8:	e005      	b.n	80039b6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	f000 f8db 	bl	8003b66 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039b0:	6878      	ldr	r0, [r7, #4]
 80039b2:	f000 f8ec 	bl	8003b8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2200      	movs	r2, #0
 80039ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	f003 0304 	and.w	r3, r3, #4
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d020      	beq.n	8003a08 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	f003 0304 	and.w	r3, r3, #4
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d01b      	beq.n	8003a08 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f06f 0204 	mvn.w	r2, #4
 80039d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2202      	movs	r2, #2
 80039de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	699b      	ldr	r3, [r3, #24]
 80039e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d003      	beq.n	80039f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f000 f8c3 	bl	8003b7a <HAL_TIM_IC_CaptureCallback>
 80039f4:	e005      	b.n	8003a02 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	f000 f8b5 	bl	8003b66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039fc:	6878      	ldr	r0, [r7, #4]
 80039fe:	f000 f8c6 	bl	8003b8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	f003 0308 	and.w	r3, r3, #8
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d020      	beq.n	8003a54 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	f003 0308 	and.w	r3, r3, #8
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d01b      	beq.n	8003a54 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f06f 0208 	mvn.w	r2, #8
 8003a24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2204      	movs	r2, #4
 8003a2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	69db      	ldr	r3, [r3, #28]
 8003a32:	f003 0303 	and.w	r3, r3, #3
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d003      	beq.n	8003a42 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	f000 f89d 	bl	8003b7a <HAL_TIM_IC_CaptureCallback>
 8003a40:	e005      	b.n	8003a4e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	f000 f88f 	bl	8003b66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a48:	6878      	ldr	r0, [r7, #4]
 8003a4a:	f000 f8a0 	bl	8003b8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	f003 0310 	and.w	r3, r3, #16
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d020      	beq.n	8003aa0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f003 0310 	and.w	r3, r3, #16
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d01b      	beq.n	8003aa0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f06f 0210 	mvn.w	r2, #16
 8003a70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2208      	movs	r2, #8
 8003a76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	69db      	ldr	r3, [r3, #28]
 8003a7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d003      	beq.n	8003a8e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f000 f877 	bl	8003b7a <HAL_TIM_IC_CaptureCallback>
 8003a8c:	e005      	b.n	8003a9a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	f000 f869 	bl	8003b66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	f000 f87a 	bl	8003b8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	f003 0301 	and.w	r3, r3, #1
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d00c      	beq.n	8003ac4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	f003 0301 	and.w	r3, r3, #1
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d007      	beq.n	8003ac4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f06f 0201 	mvn.w	r2, #1
 8003abc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f7fd f82a 	bl	8000b18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d104      	bne.n	8003ad8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d00c      	beq.n	8003af2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d007      	beq.n	8003af2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003aea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	f000 f8d7 	bl	8003ca0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d00c      	beq.n	8003b16 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d007      	beq.n	8003b16 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003b0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f000 f8cf 	bl	8003cb4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d00c      	beq.n	8003b3a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d007      	beq.n	8003b3a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003b32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f000 f834 	bl	8003ba2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	f003 0320 	and.w	r3, r3, #32
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d00c      	beq.n	8003b5e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	f003 0320 	and.w	r3, r3, #32
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d007      	beq.n	8003b5e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f06f 0220 	mvn.w	r2, #32
 8003b56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003b58:	6878      	ldr	r0, [r7, #4]
 8003b5a:	f000 f897 	bl	8003c8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b5e:	bf00      	nop
 8003b60:	3710      	adds	r7, #16
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}

08003b66 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b66:	b480      	push	{r7}
 8003b68:	b083      	sub	sp, #12
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003b6e:	bf00      	nop
 8003b70:	370c      	adds	r7, #12
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr

08003b7a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003b7a:	b480      	push	{r7}
 8003b7c:	b083      	sub	sp, #12
 8003b7e:	af00      	add	r7, sp, #0
 8003b80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003b82:	bf00      	nop
 8003b84:	370c      	adds	r7, #12
 8003b86:	46bd      	mov	sp, r7
 8003b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8c:	4770      	bx	lr

08003b8e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003b8e:	b480      	push	{r7}
 8003b90:	b083      	sub	sp, #12
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003b96:	bf00      	nop
 8003b98:	370c      	adds	r7, #12
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr

08003ba2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003ba2:	b480      	push	{r7}
 8003ba4:	b083      	sub	sp, #12
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003baa:	bf00      	nop
 8003bac:	370c      	adds	r7, #12
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr
	...

08003bb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b085      	sub	sp, #20
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
 8003bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	4a2d      	ldr	r2, [pc, #180]	@ (8003c80 <TIM_Base_SetConfig+0xc8>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d003      	beq.n	8003bd8 <TIM_Base_SetConfig+0x20>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bd6:	d108      	bne.n	8003bea <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003bde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	68fa      	ldr	r2, [r7, #12]
 8003be6:	4313      	orrs	r3, r2
 8003be8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	4a24      	ldr	r2, [pc, #144]	@ (8003c80 <TIM_Base_SetConfig+0xc8>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d00b      	beq.n	8003c0a <TIM_Base_SetConfig+0x52>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bf8:	d007      	beq.n	8003c0a <TIM_Base_SetConfig+0x52>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	4a21      	ldr	r2, [pc, #132]	@ (8003c84 <TIM_Base_SetConfig+0xcc>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d003      	beq.n	8003c0a <TIM_Base_SetConfig+0x52>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	4a20      	ldr	r2, [pc, #128]	@ (8003c88 <TIM_Base_SetConfig+0xd0>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d108      	bne.n	8003c1c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	68db      	ldr	r3, [r3, #12]
 8003c16:	68fa      	ldr	r2, [r7, #12]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	695b      	ldr	r3, [r3, #20]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	689a      	ldr	r2, [r3, #8]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a10      	ldr	r2, [pc, #64]	@ (8003c80 <TIM_Base_SetConfig+0xc8>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d007      	beq.n	8003c52 <TIM_Base_SetConfig+0x9a>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4a0f      	ldr	r2, [pc, #60]	@ (8003c84 <TIM_Base_SetConfig+0xcc>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d003      	beq.n	8003c52 <TIM_Base_SetConfig+0x9a>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	4a0e      	ldr	r2, [pc, #56]	@ (8003c88 <TIM_Base_SetConfig+0xd0>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d103      	bne.n	8003c5a <TIM_Base_SetConfig+0xa2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	691a      	ldr	r2, [r3, #16]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f043 0204 	orr.w	r2, r3, #4
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2201      	movs	r2, #1
 8003c6a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	68fa      	ldr	r2, [r7, #12]
 8003c70:	601a      	str	r2, [r3, #0]
}
 8003c72:	bf00      	nop
 8003c74:	3714      	adds	r7, #20
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr
 8003c7e:	bf00      	nop
 8003c80:	40012c00 	.word	0x40012c00
 8003c84:	40014400 	.word	0x40014400
 8003c88:	40014800 	.word	0x40014800

08003c8c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c94:	bf00      	nop
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr

08003ca0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b083      	sub	sp, #12
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ca8:	bf00      	nop
 8003caa:	370c      	adds	r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr

08003cb4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b083      	sub	sp, #12
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003cbc:	bf00      	nop
 8003cbe:	370c      	adds	r7, #12
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr

08003cc8 <LL_RCC_GetUSARTClockSource>:
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8003cd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003cd4:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	4013      	ands	r3, r2
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	370c      	adds	r7, #12
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr

08003ce8 <LL_RCC_GetLPUARTClockSource>:
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8003cf0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003cf4:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	4013      	ands	r3, r2
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	370c      	adds	r7, #12
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr

08003d08 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b082      	sub	sp, #8
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d101      	bne.n	8003d1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e042      	b.n	8003da0 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d106      	bne.n	8003d32 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2200      	movs	r2, #0
 8003d28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	f7fc ff57 	bl	8000be0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2224      	movs	r2, #36	@ 0x24
 8003d36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f022 0201 	bic.w	r2, r2, #1
 8003d48:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d002      	beq.n	8003d58 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f000 ff48 	bl	8004be8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	f000 fd1d 	bl	8004798 <UART_SetConfig>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d101      	bne.n	8003d68 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	e01b      	b.n	8003da0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	685a      	ldr	r2, [r3, #4]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d76:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	689a      	ldr	r2, [r3, #8]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d86:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f042 0201 	orr.w	r2, r2, #1
 8003d96:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003d98:	6878      	ldr	r0, [r7, #4]
 8003d9a:	f000 ffc7 	bl	8004d2c <UART_CheckIdleState>
 8003d9e:	4603      	mov	r3, r0
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3708      	adds	r7, #8
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}

08003da8 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b082      	sub	sp, #8
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d101      	bne.n	8003dba <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	e031      	b.n	8003e1e <HAL_UART_DeInit+0x76>
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
#else
  assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */

  huart->gState = HAL_UART_STATE_BUSY;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2224      	movs	r2, #36	@ 0x24
 8003dbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f022 0201 	bic.w	r2, r2, #1
 8003dd0:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	2200      	movs	r2, #0
 8003de0:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	2200      	movs	r2, #0
 8003de8:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f7fc ff5a 	bl	8000ca4 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2200      	movs	r2, #0
 8003df4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->gState = HAL_UART_STATE_RESET;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_RESET;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2200      	movs	r2, #0
 8003e04:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2200      	movs	r2, #0
 8003e12:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2200      	movs	r2, #0
 8003e18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003e1c:	2300      	movs	r3, #0
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3708      	adds	r7, #8
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}

08003e26 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e26:	b580      	push	{r7, lr}
 8003e28:	b08a      	sub	sp, #40	@ 0x28
 8003e2a:	af02      	add	r7, sp, #8
 8003e2c:	60f8      	str	r0, [r7, #12]
 8003e2e:	60b9      	str	r1, [r7, #8]
 8003e30:	603b      	str	r3, [r7, #0]
 8003e32:	4613      	mov	r3, r2
 8003e34:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e3c:	2b20      	cmp	r3, #32
 8003e3e:	d17b      	bne.n	8003f38 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d002      	beq.n	8003e4c <HAL_UART_Transmit+0x26>
 8003e46:	88fb      	ldrh	r3, [r7, #6]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d101      	bne.n	8003e50 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	e074      	b.n	8003f3a <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2200      	movs	r2, #0
 8003e54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2221      	movs	r2, #33	@ 0x21
 8003e5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e60:	f7fd fa58 	bl	8001314 <HAL_GetTick>
 8003e64:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	88fa      	ldrh	r2, [r7, #6]
 8003e6a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	88fa      	ldrh	r2, [r7, #6]
 8003e72:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e7e:	d108      	bne.n	8003e92 <HAL_UART_Transmit+0x6c>
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	691b      	ldr	r3, [r3, #16]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d104      	bne.n	8003e92 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	61bb      	str	r3, [r7, #24]
 8003e90:	e003      	b.n	8003e9a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e96:	2300      	movs	r3, #0
 8003e98:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003e9a:	e030      	b.n	8003efe <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	9300      	str	r3, [sp, #0]
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	2180      	movs	r1, #128	@ 0x80
 8003ea6:	68f8      	ldr	r0, [r7, #12]
 8003ea8:	f000 ffea 	bl	8004e80 <UART_WaitOnFlagUntilTimeout>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d005      	beq.n	8003ebe <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2220      	movs	r2, #32
 8003eb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e03d      	b.n	8003f3a <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d10b      	bne.n	8003edc <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ec4:	69bb      	ldr	r3, [r7, #24]
 8003ec6:	881b      	ldrh	r3, [r3, #0]
 8003ec8:	461a      	mov	r2, r3
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ed2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003ed4:	69bb      	ldr	r3, [r7, #24]
 8003ed6:	3302      	adds	r3, #2
 8003ed8:	61bb      	str	r3, [r7, #24]
 8003eda:	e007      	b.n	8003eec <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003edc:	69fb      	ldr	r3, [r7, #28]
 8003ede:	781a      	ldrb	r2, [r3, #0]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003ee6:	69fb      	ldr	r3, [r7, #28]
 8003ee8:	3301      	adds	r3, #1
 8003eea:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	3b01      	subs	r3, #1
 8003ef6:	b29a      	uxth	r2, r3
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d1c8      	bne.n	8003e9c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	9300      	str	r3, [sp, #0]
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	2200      	movs	r2, #0
 8003f12:	2140      	movs	r1, #64	@ 0x40
 8003f14:	68f8      	ldr	r0, [r7, #12]
 8003f16:	f000 ffb3 	bl	8004e80 <UART_WaitOnFlagUntilTimeout>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d005      	beq.n	8003f2c <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2220      	movs	r2, #32
 8003f24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8003f28:	2303      	movs	r3, #3
 8003f2a:	e006      	b.n	8003f3a <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2220      	movs	r2, #32
 8003f30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8003f34:	2300      	movs	r3, #0
 8003f36:	e000      	b.n	8003f3a <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8003f38:	2302      	movs	r3, #2
  }
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	3720      	adds	r7, #32
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}

08003f42 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f42:	b580      	push	{r7, lr}
 8003f44:	b08a      	sub	sp, #40	@ 0x28
 8003f46:	af02      	add	r7, sp, #8
 8003f48:	60f8      	str	r0, [r7, #12]
 8003f4a:	60b9      	str	r1, [r7, #8]
 8003f4c:	603b      	str	r3, [r7, #0]
 8003f4e:	4613      	mov	r3, r2
 8003f50:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f58:	2b20      	cmp	r3, #32
 8003f5a:	f040 80b5 	bne.w	80040c8 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d002      	beq.n	8003f6a <HAL_UART_Receive+0x28>
 8003f64:	88fb      	ldrh	r3, [r7, #6]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d101      	bne.n	8003f6e <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e0ad      	b.n	80040ca <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2200      	movs	r2, #0
 8003f72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2222      	movs	r2, #34	@ 0x22
 8003f7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2200      	movs	r2, #0
 8003f82:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f84:	f7fd f9c6 	bl	8001314 <HAL_GetTick>
 8003f88:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	88fa      	ldrh	r2, [r7, #6]
 8003f8e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	88fa      	ldrh	r2, [r7, #6]
 8003f96:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fa2:	d10e      	bne.n	8003fc2 <HAL_UART_Receive+0x80>
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	691b      	ldr	r3, [r3, #16]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d105      	bne.n	8003fb8 <HAL_UART_Receive+0x76>
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8003fb2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8003fb6:	e02d      	b.n	8004014 <HAL_UART_Receive+0xd2>
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	22ff      	movs	r2, #255	@ 0xff
 8003fbc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8003fc0:	e028      	b.n	8004014 <HAL_UART_Receive+0xd2>
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d10d      	bne.n	8003fe6 <HAL_UART_Receive+0xa4>
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	691b      	ldr	r3, [r3, #16]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d104      	bne.n	8003fdc <HAL_UART_Receive+0x9a>
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	22ff      	movs	r2, #255	@ 0xff
 8003fd6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8003fda:	e01b      	b.n	8004014 <HAL_UART_Receive+0xd2>
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	227f      	movs	r2, #127	@ 0x7f
 8003fe0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8003fe4:	e016      	b.n	8004014 <HAL_UART_Receive+0xd2>
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003fee:	d10d      	bne.n	800400c <HAL_UART_Receive+0xca>
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	691b      	ldr	r3, [r3, #16]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d104      	bne.n	8004002 <HAL_UART_Receive+0xc0>
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	227f      	movs	r2, #127	@ 0x7f
 8003ffc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004000:	e008      	b.n	8004014 <HAL_UART_Receive+0xd2>
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	223f      	movs	r2, #63	@ 0x3f
 8004006:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800400a:	e003      	b.n	8004014 <HAL_UART_Receive+0xd2>
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2200      	movs	r2, #0
 8004010:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800401a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004024:	d108      	bne.n	8004038 <HAL_UART_Receive+0xf6>
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	691b      	ldr	r3, [r3, #16]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d104      	bne.n	8004038 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800402e:	2300      	movs	r3, #0
 8004030:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	61bb      	str	r3, [r7, #24]
 8004036:	e003      	b.n	8004040 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800403c:	2300      	movs	r3, #0
 800403e:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004040:	e036      	b.n	80040b0 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	9300      	str	r3, [sp, #0]
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	2200      	movs	r2, #0
 800404a:	2120      	movs	r1, #32
 800404c:	68f8      	ldr	r0, [r7, #12]
 800404e:	f000 ff17 	bl	8004e80 <UART_WaitOnFlagUntilTimeout>
 8004052:	4603      	mov	r3, r0
 8004054:	2b00      	cmp	r3, #0
 8004056:	d005      	beq.n	8004064 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2220      	movs	r2, #32
 800405c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8004060:	2303      	movs	r3, #3
 8004062:	e032      	b.n	80040ca <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8004064:	69fb      	ldr	r3, [r7, #28]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d10c      	bne.n	8004084 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004070:	b29a      	uxth	r2, r3
 8004072:	8a7b      	ldrh	r3, [r7, #18]
 8004074:	4013      	ands	r3, r2
 8004076:	b29a      	uxth	r2, r3
 8004078:	69bb      	ldr	r3, [r7, #24]
 800407a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800407c:	69bb      	ldr	r3, [r7, #24]
 800407e:	3302      	adds	r3, #2
 8004080:	61bb      	str	r3, [r7, #24]
 8004082:	e00c      	b.n	800409e <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800408a:	b2da      	uxtb	r2, r3
 800408c:	8a7b      	ldrh	r3, [r7, #18]
 800408e:	b2db      	uxtb	r3, r3
 8004090:	4013      	ands	r3, r2
 8004092:	b2da      	uxtb	r2, r3
 8004094:	69fb      	ldr	r3, [r7, #28]
 8004096:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004098:	69fb      	ldr	r3, [r7, #28]
 800409a:	3301      	adds	r3, #1
 800409c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80040a4:	b29b      	uxth	r3, r3
 80040a6:	3b01      	subs	r3, #1
 80040a8:	b29a      	uxth	r2, r3
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80040b6:	b29b      	uxth	r3, r3
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d1c2      	bne.n	8004042 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2220      	movs	r2, #32
 80040c0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 80040c4:	2300      	movs	r3, #0
 80040c6:	e000      	b.n	80040ca <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 80040c8:	2302      	movs	r3, #2
  }
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3720      	adds	r7, #32
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
	...

080040d4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b0ba      	sub	sp, #232	@ 0xe8
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	69db      	ldr	r3, [r3, #28]
 80040e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80040fa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80040fe:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004102:	4013      	ands	r3, r2
 8004104:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004108:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800410c:	2b00      	cmp	r3, #0
 800410e:	d11b      	bne.n	8004148 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004110:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004114:	f003 0320 	and.w	r3, r3, #32
 8004118:	2b00      	cmp	r3, #0
 800411a:	d015      	beq.n	8004148 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800411c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004120:	f003 0320 	and.w	r3, r3, #32
 8004124:	2b00      	cmp	r3, #0
 8004126:	d105      	bne.n	8004134 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004128:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800412c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004130:	2b00      	cmp	r3, #0
 8004132:	d009      	beq.n	8004148 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004138:	2b00      	cmp	r3, #0
 800413a:	f000 8300 	beq.w	800473e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	4798      	blx	r3
      }
      return;
 8004146:	e2fa      	b.n	800473e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004148:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800414c:	2b00      	cmp	r3, #0
 800414e:	f000 8123 	beq.w	8004398 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004152:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004156:	4b8d      	ldr	r3, [pc, #564]	@ (800438c <HAL_UART_IRQHandler+0x2b8>)
 8004158:	4013      	ands	r3, r2
 800415a:	2b00      	cmp	r3, #0
 800415c:	d106      	bne.n	800416c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800415e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004162:	4b8b      	ldr	r3, [pc, #556]	@ (8004390 <HAL_UART_IRQHandler+0x2bc>)
 8004164:	4013      	ands	r3, r2
 8004166:	2b00      	cmp	r3, #0
 8004168:	f000 8116 	beq.w	8004398 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800416c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004170:	f003 0301 	and.w	r3, r3, #1
 8004174:	2b00      	cmp	r3, #0
 8004176:	d011      	beq.n	800419c <HAL_UART_IRQHandler+0xc8>
 8004178:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800417c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004180:	2b00      	cmp	r3, #0
 8004182:	d00b      	beq.n	800419c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	2201      	movs	r2, #1
 800418a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004192:	f043 0201 	orr.w	r2, r3, #1
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800419c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041a0:	f003 0302 	and.w	r3, r3, #2
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d011      	beq.n	80041cc <HAL_UART_IRQHandler+0xf8>
 80041a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041ac:	f003 0301 	and.w	r3, r3, #1
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d00b      	beq.n	80041cc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	2202      	movs	r2, #2
 80041ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041c2:	f043 0204 	orr.w	r2, r3, #4
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80041cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041d0:	f003 0304 	and.w	r3, r3, #4
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d011      	beq.n	80041fc <HAL_UART_IRQHandler+0x128>
 80041d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041dc:	f003 0301 	and.w	r3, r3, #1
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d00b      	beq.n	80041fc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	2204      	movs	r2, #4
 80041ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041f2:	f043 0202 	orr.w	r2, r3, #2
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80041fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004200:	f003 0308 	and.w	r3, r3, #8
 8004204:	2b00      	cmp	r3, #0
 8004206:	d017      	beq.n	8004238 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004208:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800420c:	f003 0320 	and.w	r3, r3, #32
 8004210:	2b00      	cmp	r3, #0
 8004212:	d105      	bne.n	8004220 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8004214:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004218:	4b5c      	ldr	r3, [pc, #368]	@ (800438c <HAL_UART_IRQHandler+0x2b8>)
 800421a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800421c:	2b00      	cmp	r3, #0
 800421e:	d00b      	beq.n	8004238 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	2208      	movs	r2, #8
 8004226:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800422e:	f043 0208 	orr.w	r2, r3, #8
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004238:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800423c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004240:	2b00      	cmp	r3, #0
 8004242:	d012      	beq.n	800426a <HAL_UART_IRQHandler+0x196>
 8004244:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004248:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800424c:	2b00      	cmp	r3, #0
 800424e:	d00c      	beq.n	800426a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004258:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004260:	f043 0220 	orr.w	r2, r3, #32
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004270:	2b00      	cmp	r3, #0
 8004272:	f000 8266 	beq.w	8004742 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004276:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800427a:	f003 0320 	and.w	r3, r3, #32
 800427e:	2b00      	cmp	r3, #0
 8004280:	d013      	beq.n	80042aa <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004282:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004286:	f003 0320 	and.w	r3, r3, #32
 800428a:	2b00      	cmp	r3, #0
 800428c:	d105      	bne.n	800429a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800428e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004292:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004296:	2b00      	cmp	r3, #0
 8004298:	d007      	beq.n	80042aa <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d003      	beq.n	80042aa <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042b0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042be:	2b40      	cmp	r3, #64	@ 0x40
 80042c0:	d005      	beq.n	80042ce <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80042c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042c6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d054      	beq.n	8004378 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f000 fe43 	bl	8004f5a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042de:	2b40      	cmp	r3, #64	@ 0x40
 80042e0:	d146      	bne.n	8004370 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	3308      	adds	r3, #8
 80042e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80042f0:	e853 3f00 	ldrex	r3, [r3]
 80042f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80042f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80042fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004300:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	3308      	adds	r3, #8
 800430a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800430e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004312:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004316:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800431a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800431e:	e841 2300 	strex	r3, r2, [r1]
 8004322:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004326:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800432a:	2b00      	cmp	r3, #0
 800432c:	d1d9      	bne.n	80042e2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004334:	2b00      	cmp	r3, #0
 8004336:	d017      	beq.n	8004368 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800433e:	4a15      	ldr	r2, [pc, #84]	@ (8004394 <HAL_UART_IRQHandler+0x2c0>)
 8004340:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004348:	4618      	mov	r0, r3
 800434a:	f7fd f96c 	bl	8001626 <HAL_DMA_Abort_IT>
 800434e:	4603      	mov	r3, r0
 8004350:	2b00      	cmp	r3, #0
 8004352:	d019      	beq.n	8004388 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800435a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800435c:	687a      	ldr	r2, [r7, #4]
 800435e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8004362:	4610      	mov	r0, r2
 8004364:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004366:	e00f      	b.n	8004388 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f000 f9ff 	bl	800476c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800436e:	e00b      	b.n	8004388 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004370:	6878      	ldr	r0, [r7, #4]
 8004372:	f000 f9fb 	bl	800476c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004376:	e007      	b.n	8004388 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f000 f9f7 	bl	800476c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2200      	movs	r2, #0
 8004382:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8004386:	e1dc      	b.n	8004742 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004388:	bf00      	nop
    return;
 800438a:	e1da      	b.n	8004742 <HAL_UART_IRQHandler+0x66e>
 800438c:	10000001 	.word	0x10000001
 8004390:	04000120 	.word	0x04000120
 8004394:	08005027 	.word	0x08005027

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800439c:	2b01      	cmp	r3, #1
 800439e:	f040 8170 	bne.w	8004682 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80043a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043a6:	f003 0310 	and.w	r3, r3, #16
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	f000 8169 	beq.w	8004682 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80043b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043b4:	f003 0310 	and.w	r3, r3, #16
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	f000 8162 	beq.w	8004682 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	2210      	movs	r2, #16
 80043c4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043d0:	2b40      	cmp	r3, #64	@ 0x40
 80043d2:	f040 80d8 	bne.w	8004586 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80043e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	f000 80af 	beq.w	800454c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80043f4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043f8:	429a      	cmp	r2, r3
 80043fa:	f080 80a7 	bcs.w	800454c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004404:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f003 0320 	and.w	r3, r3, #32
 8004416:	2b00      	cmp	r3, #0
 8004418:	f040 8087 	bne.w	800452a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004424:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004428:	e853 3f00 	ldrex	r3, [r3]
 800442c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004430:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004434:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004438:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	461a      	mov	r2, r3
 8004442:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004446:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800444a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800444e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004452:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004456:	e841 2300 	strex	r3, r2, [r1]
 800445a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800445e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004462:	2b00      	cmp	r3, #0
 8004464:	d1da      	bne.n	800441c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	3308      	adds	r3, #8
 800446c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800446e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004470:	e853 3f00 	ldrex	r3, [r3]
 8004474:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004476:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004478:	f023 0301 	bic.w	r3, r3, #1
 800447c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	3308      	adds	r3, #8
 8004486:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800448a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800448e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004490:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004492:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004496:	e841 2300 	strex	r3, r2, [r1]
 800449a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800449c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d1e1      	bne.n	8004466 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	3308      	adds	r3, #8
 80044a8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80044ac:	e853 3f00 	ldrex	r3, [r3]
 80044b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80044b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80044b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	3308      	adds	r3, #8
 80044c2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80044c6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80044c8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80044cc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80044ce:	e841 2300 	strex	r3, r2, [r1]
 80044d2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80044d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d1e3      	bne.n	80044a2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2220      	movs	r2, #32
 80044de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044f0:	e853 3f00 	ldrex	r3, [r3]
 80044f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80044f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044f8:	f023 0310 	bic.w	r3, r3, #16
 80044fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	461a      	mov	r2, r3
 8004506:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800450a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800450c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800450e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004510:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004512:	e841 2300 	strex	r3, r2, [r1]
 8004516:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004518:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800451a:	2b00      	cmp	r3, #0
 800451c:	d1e4      	bne.n	80044e8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004524:	4618      	mov	r0, r3
 8004526:	f7fd f81f 	bl	8001568 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2202      	movs	r2, #2
 800452e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800453c:	b29b      	uxth	r3, r3
 800453e:	1ad3      	subs	r3, r2, r3
 8004540:	b29b      	uxth	r3, r3
 8004542:	4619      	mov	r1, r3
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	f000 f91b 	bl	8004780 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800454a:	e0fc      	b.n	8004746 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004552:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004556:	429a      	cmp	r2, r3
 8004558:	f040 80f5 	bne.w	8004746 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f003 0320 	and.w	r3, r3, #32
 800456a:	2b20      	cmp	r3, #32
 800456c:	f040 80eb 	bne.w	8004746 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2202      	movs	r2, #2
 8004574:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800457c:	4619      	mov	r1, r3
 800457e:	6878      	ldr	r0, [r7, #4]
 8004580:	f000 f8fe 	bl	8004780 <HAL_UARTEx_RxEventCallback>
      return;
 8004584:	e0df      	b.n	8004746 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004592:	b29b      	uxth	r3, r3
 8004594:	1ad3      	subs	r3, r2, r3
 8004596:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80045a0:	b29b      	uxth	r3, r3
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	f000 80d1 	beq.w	800474a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80045a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	f000 80cc 	beq.w	800474a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045ba:	e853 3f00 	ldrex	r3, [r3]
 80045be:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80045c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80045c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	461a      	mov	r2, r3
 80045d0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80045d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80045d6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045d8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80045da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80045dc:	e841 2300 	strex	r3, r2, [r1]
 80045e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80045e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d1e4      	bne.n	80045b2 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	3308      	adds	r3, #8
 80045ee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045f2:	e853 3f00 	ldrex	r3, [r3]
 80045f6:	623b      	str	r3, [r7, #32]
   return(result);
 80045f8:	6a3b      	ldr	r3, [r7, #32]
 80045fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045fe:	f023 0301 	bic.w	r3, r3, #1
 8004602:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	3308      	adds	r3, #8
 800460c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004610:	633a      	str	r2, [r7, #48]	@ 0x30
 8004612:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004614:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004616:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004618:	e841 2300 	strex	r3, r2, [r1]
 800461c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800461e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004620:	2b00      	cmp	r3, #0
 8004622:	d1e1      	bne.n	80045e8 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2220      	movs	r2, #32
 8004628:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	e853 3f00 	ldrex	r3, [r3]
 8004644:	60fb      	str	r3, [r7, #12]
   return(result);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	f023 0310 	bic.w	r3, r3, #16
 800464c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	461a      	mov	r2, r3
 8004656:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800465a:	61fb      	str	r3, [r7, #28]
 800465c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800465e:	69b9      	ldr	r1, [r7, #24]
 8004660:	69fa      	ldr	r2, [r7, #28]
 8004662:	e841 2300 	strex	r3, r2, [r1]
 8004666:	617b      	str	r3, [r7, #20]
   return(result);
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d1e4      	bne.n	8004638 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2202      	movs	r2, #2
 8004672:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004674:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004678:	4619      	mov	r1, r3
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f000 f880 	bl	8004780 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004680:	e063      	b.n	800474a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004682:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004686:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00e      	beq.n	80046ac <HAL_UART_IRQHandler+0x5d8>
 800468e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004692:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004696:	2b00      	cmp	r3, #0
 8004698:	d008      	beq.n	80046ac <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80046a2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	f000 fcfb 	bl	80050a0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80046aa:	e051      	b.n	8004750 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80046ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d014      	beq.n	80046e2 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80046b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d105      	bne.n	80046d0 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80046c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80046c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d008      	beq.n	80046e2 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d03a      	beq.n	800474e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	4798      	blx	r3
    }
    return;
 80046e0:	e035      	b.n	800474e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80046e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d009      	beq.n	8004702 <HAL_UART_IRQHandler+0x62e>
 80046ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d003      	beq.n	8004702 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80046fa:	6878      	ldr	r0, [r7, #4]
 80046fc:	f000 fca5 	bl	800504a <UART_EndTransmit_IT>
    return;
 8004700:	e026      	b.n	8004750 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8004702:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004706:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800470a:	2b00      	cmp	r3, #0
 800470c:	d009      	beq.n	8004722 <HAL_UART_IRQHandler+0x64e>
 800470e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004712:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004716:	2b00      	cmp	r3, #0
 8004718:	d003      	beq.n	8004722 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	f000 fcd4 	bl	80050c8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004720:	e016      	b.n	8004750 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004722:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004726:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800472a:	2b00      	cmp	r3, #0
 800472c:	d010      	beq.n	8004750 <HAL_UART_IRQHandler+0x67c>
 800472e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004732:	2b00      	cmp	r3, #0
 8004734:	da0c      	bge.n	8004750 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	f000 fcbc 	bl	80050b4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800473c:	e008      	b.n	8004750 <HAL_UART_IRQHandler+0x67c>
      return;
 800473e:	bf00      	nop
 8004740:	e006      	b.n	8004750 <HAL_UART_IRQHandler+0x67c>
    return;
 8004742:	bf00      	nop
 8004744:	e004      	b.n	8004750 <HAL_UART_IRQHandler+0x67c>
      return;
 8004746:	bf00      	nop
 8004748:	e002      	b.n	8004750 <HAL_UART_IRQHandler+0x67c>
      return;
 800474a:	bf00      	nop
 800474c:	e000      	b.n	8004750 <HAL_UART_IRQHandler+0x67c>
    return;
 800474e:	bf00      	nop
  }
}
 8004750:	37e8      	adds	r7, #232	@ 0xe8
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}
 8004756:	bf00      	nop

08004758 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004760:	bf00      	nop
 8004762:	370c      	adds	r7, #12
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr

0800476c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800476c:	b480      	push	{r7}
 800476e:	b083      	sub	sp, #12
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004774:	bf00      	nop
 8004776:	370c      	adds	r7, #12
 8004778:	46bd      	mov	sp, r7
 800477a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477e:	4770      	bx	lr

08004780 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004780:	b480      	push	{r7}
 8004782:	b083      	sub	sp, #12
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	460b      	mov	r3, r1
 800478a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800478c:	bf00      	nop
 800478e:	370c      	adds	r7, #12
 8004790:	46bd      	mov	sp, r7
 8004792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004796:	4770      	bx	lr

08004798 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004798:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800479c:	b08c      	sub	sp, #48	@ 0x30
 800479e:	af00      	add	r7, sp, #0
 80047a0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80047a2:	2300      	movs	r3, #0
 80047a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	689a      	ldr	r2, [r3, #8]
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	691b      	ldr	r3, [r3, #16]
 80047b0:	431a      	orrs	r2, r3
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	695b      	ldr	r3, [r3, #20]
 80047b6:	431a      	orrs	r2, r3
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	69db      	ldr	r3, [r3, #28]
 80047bc:	4313      	orrs	r3, r2
 80047be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	681a      	ldr	r2, [r3, #0]
 80047c6:	4baf      	ldr	r3, [pc, #700]	@ (8004a84 <UART_SetConfig+0x2ec>)
 80047c8:	4013      	ands	r3, r2
 80047ca:	697a      	ldr	r2, [r7, #20]
 80047cc:	6812      	ldr	r2, [r2, #0]
 80047ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80047d0:	430b      	orrs	r3, r1
 80047d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	68da      	ldr	r2, [r3, #12]
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	430a      	orrs	r2, r1
 80047e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	699b      	ldr	r3, [r3, #24]
 80047ee:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4aa4      	ldr	r2, [pc, #656]	@ (8004a88 <UART_SetConfig+0x2f0>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d004      	beq.n	8004804 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	6a1b      	ldr	r3, [r3, #32]
 80047fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004800:	4313      	orrs	r3, r2
 8004802:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800480e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004812:	697a      	ldr	r2, [r7, #20]
 8004814:	6812      	ldr	r2, [r2, #0]
 8004816:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004818:	430b      	orrs	r3, r1
 800481a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004822:	f023 010f 	bic.w	r1, r3, #15
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	430a      	orrs	r2, r1
 8004830:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a95      	ldr	r2, [pc, #596]	@ (8004a8c <UART_SetConfig+0x2f4>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d125      	bne.n	8004888 <UART_SetConfig+0xf0>
 800483c:	2003      	movs	r0, #3
 800483e:	f7ff fa43 	bl	8003cc8 <LL_RCC_GetUSARTClockSource>
 8004842:	4603      	mov	r3, r0
 8004844:	2b03      	cmp	r3, #3
 8004846:	d81b      	bhi.n	8004880 <UART_SetConfig+0xe8>
 8004848:	a201      	add	r2, pc, #4	@ (adr r2, 8004850 <UART_SetConfig+0xb8>)
 800484a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800484e:	bf00      	nop
 8004850:	08004861 	.word	0x08004861
 8004854:	08004871 	.word	0x08004871
 8004858:	08004869 	.word	0x08004869
 800485c:	08004879 	.word	0x08004879
 8004860:	2301      	movs	r3, #1
 8004862:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004866:	e042      	b.n	80048ee <UART_SetConfig+0x156>
 8004868:	2302      	movs	r3, #2
 800486a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800486e:	e03e      	b.n	80048ee <UART_SetConfig+0x156>
 8004870:	2304      	movs	r3, #4
 8004872:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004876:	e03a      	b.n	80048ee <UART_SetConfig+0x156>
 8004878:	2308      	movs	r3, #8
 800487a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800487e:	e036      	b.n	80048ee <UART_SetConfig+0x156>
 8004880:	2310      	movs	r3, #16
 8004882:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004886:	e032      	b.n	80048ee <UART_SetConfig+0x156>
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a7e      	ldr	r2, [pc, #504]	@ (8004a88 <UART_SetConfig+0x2f0>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d12a      	bne.n	80048e8 <UART_SetConfig+0x150>
 8004892:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8004896:	f7ff fa27 	bl	8003ce8 <LL_RCC_GetLPUARTClockSource>
 800489a:	4603      	mov	r3, r0
 800489c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80048a0:	d01a      	beq.n	80048d8 <UART_SetConfig+0x140>
 80048a2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80048a6:	d81b      	bhi.n	80048e0 <UART_SetConfig+0x148>
 80048a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048ac:	d00c      	beq.n	80048c8 <UART_SetConfig+0x130>
 80048ae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048b2:	d815      	bhi.n	80048e0 <UART_SetConfig+0x148>
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d003      	beq.n	80048c0 <UART_SetConfig+0x128>
 80048b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048bc:	d008      	beq.n	80048d0 <UART_SetConfig+0x138>
 80048be:	e00f      	b.n	80048e0 <UART_SetConfig+0x148>
 80048c0:	2300      	movs	r3, #0
 80048c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80048c6:	e012      	b.n	80048ee <UART_SetConfig+0x156>
 80048c8:	2302      	movs	r3, #2
 80048ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80048ce:	e00e      	b.n	80048ee <UART_SetConfig+0x156>
 80048d0:	2304      	movs	r3, #4
 80048d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80048d6:	e00a      	b.n	80048ee <UART_SetConfig+0x156>
 80048d8:	2308      	movs	r3, #8
 80048da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80048de:	e006      	b.n	80048ee <UART_SetConfig+0x156>
 80048e0:	2310      	movs	r3, #16
 80048e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80048e6:	e002      	b.n	80048ee <UART_SetConfig+0x156>
 80048e8:	2310      	movs	r3, #16
 80048ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a65      	ldr	r2, [pc, #404]	@ (8004a88 <UART_SetConfig+0x2f0>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	f040 8097 	bne.w	8004a28 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80048fa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80048fe:	2b08      	cmp	r3, #8
 8004900:	d823      	bhi.n	800494a <UART_SetConfig+0x1b2>
 8004902:	a201      	add	r2, pc, #4	@ (adr r2, 8004908 <UART_SetConfig+0x170>)
 8004904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004908:	0800492d 	.word	0x0800492d
 800490c:	0800494b 	.word	0x0800494b
 8004910:	08004935 	.word	0x08004935
 8004914:	0800494b 	.word	0x0800494b
 8004918:	0800493b 	.word	0x0800493b
 800491c:	0800494b 	.word	0x0800494b
 8004920:	0800494b 	.word	0x0800494b
 8004924:	0800494b 	.word	0x0800494b
 8004928:	08004943 	.word	0x08004943
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800492c:	f7fe fa2e 	bl	8002d8c <HAL_RCC_GetPCLK1Freq>
 8004930:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004932:	e010      	b.n	8004956 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004934:	4b56      	ldr	r3, [pc, #344]	@ (8004a90 <UART_SetConfig+0x2f8>)
 8004936:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004938:	e00d      	b.n	8004956 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800493a:	f7fe f9a7 	bl	8002c8c <HAL_RCC_GetSysClockFreq>
 800493e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004940:	e009      	b.n	8004956 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004942:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004946:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004948:	e005      	b.n	8004956 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800494a:	2300      	movs	r3, #0
 800494c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004954:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004958:	2b00      	cmp	r3, #0
 800495a:	f000 812b 	beq.w	8004bb4 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004962:	4a4c      	ldr	r2, [pc, #304]	@ (8004a94 <UART_SetConfig+0x2fc>)
 8004964:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004968:	461a      	mov	r2, r3
 800496a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800496c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004970:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	685a      	ldr	r2, [r3, #4]
 8004976:	4613      	mov	r3, r2
 8004978:	005b      	lsls	r3, r3, #1
 800497a:	4413      	add	r3, r2
 800497c:	69ba      	ldr	r2, [r7, #24]
 800497e:	429a      	cmp	r2, r3
 8004980:	d305      	bcc.n	800498e <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004988:	69ba      	ldr	r2, [r7, #24]
 800498a:	429a      	cmp	r2, r3
 800498c:	d903      	bls.n	8004996 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004994:	e10e      	b.n	8004bb4 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004998:	2200      	movs	r2, #0
 800499a:	60bb      	str	r3, [r7, #8]
 800499c:	60fa      	str	r2, [r7, #12]
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a2:	4a3c      	ldr	r2, [pc, #240]	@ (8004a94 <UART_SetConfig+0x2fc>)
 80049a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80049a8:	b29b      	uxth	r3, r3
 80049aa:	2200      	movs	r2, #0
 80049ac:	603b      	str	r3, [r7, #0]
 80049ae:	607a      	str	r2, [r7, #4]
 80049b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049b4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80049b8:	f7fb fc32 	bl	8000220 <__aeabi_uldivmod>
 80049bc:	4602      	mov	r2, r0
 80049be:	460b      	mov	r3, r1
 80049c0:	4610      	mov	r0, r2
 80049c2:	4619      	mov	r1, r3
 80049c4:	f04f 0200 	mov.w	r2, #0
 80049c8:	f04f 0300 	mov.w	r3, #0
 80049cc:	020b      	lsls	r3, r1, #8
 80049ce:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80049d2:	0202      	lsls	r2, r0, #8
 80049d4:	6979      	ldr	r1, [r7, #20]
 80049d6:	6849      	ldr	r1, [r1, #4]
 80049d8:	0849      	lsrs	r1, r1, #1
 80049da:	2000      	movs	r0, #0
 80049dc:	460c      	mov	r4, r1
 80049de:	4605      	mov	r5, r0
 80049e0:	eb12 0804 	adds.w	r8, r2, r4
 80049e4:	eb43 0905 	adc.w	r9, r3, r5
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	469a      	mov	sl, r3
 80049f0:	4693      	mov	fp, r2
 80049f2:	4652      	mov	r2, sl
 80049f4:	465b      	mov	r3, fp
 80049f6:	4640      	mov	r0, r8
 80049f8:	4649      	mov	r1, r9
 80049fa:	f7fb fc11 	bl	8000220 <__aeabi_uldivmod>
 80049fe:	4602      	mov	r2, r0
 8004a00:	460b      	mov	r3, r1
 8004a02:	4613      	mov	r3, r2
 8004a04:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004a06:	6a3b      	ldr	r3, [r7, #32]
 8004a08:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a0c:	d308      	bcc.n	8004a20 <UART_SetConfig+0x288>
 8004a0e:	6a3b      	ldr	r3, [r7, #32]
 8004a10:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a14:	d204      	bcs.n	8004a20 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	6a3a      	ldr	r2, [r7, #32]
 8004a1c:	60da      	str	r2, [r3, #12]
 8004a1e:	e0c9      	b.n	8004bb4 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004a26:	e0c5      	b.n	8004bb4 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	69db      	ldr	r3, [r3, #28]
 8004a2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a30:	d16d      	bne.n	8004b0e <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8004a32:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004a36:	3b01      	subs	r3, #1
 8004a38:	2b07      	cmp	r3, #7
 8004a3a:	d82d      	bhi.n	8004a98 <UART_SetConfig+0x300>
 8004a3c:	a201      	add	r2, pc, #4	@ (adr r2, 8004a44 <UART_SetConfig+0x2ac>)
 8004a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a42:	bf00      	nop
 8004a44:	08004a65 	.word	0x08004a65
 8004a48:	08004a6d 	.word	0x08004a6d
 8004a4c:	08004a99 	.word	0x08004a99
 8004a50:	08004a73 	.word	0x08004a73
 8004a54:	08004a99 	.word	0x08004a99
 8004a58:	08004a99 	.word	0x08004a99
 8004a5c:	08004a99 	.word	0x08004a99
 8004a60:	08004a7b 	.word	0x08004a7b
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a64:	f7fe f9a8 	bl	8002db8 <HAL_RCC_GetPCLK2Freq>
 8004a68:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004a6a:	e01b      	b.n	8004aa4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a6c:	4b08      	ldr	r3, [pc, #32]	@ (8004a90 <UART_SetConfig+0x2f8>)
 8004a6e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004a70:	e018      	b.n	8004aa4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a72:	f7fe f90b 	bl	8002c8c <HAL_RCC_GetSysClockFreq>
 8004a76:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004a78:	e014      	b.n	8004aa4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a7e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004a80:	e010      	b.n	8004aa4 <UART_SetConfig+0x30c>
 8004a82:	bf00      	nop
 8004a84:	cfff69f3 	.word	0xcfff69f3
 8004a88:	40008000 	.word	0x40008000
 8004a8c:	40013800 	.word	0x40013800
 8004a90:	00f42400 	.word	0x00f42400
 8004a94:	08009218 	.word	0x08009218
      default:
        pclk = 0U;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004aa2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	f000 8084 	beq.w	8004bb4 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab0:	4a4b      	ldr	r2, [pc, #300]	@ (8004be0 <UART_SetConfig+0x448>)
 8004ab2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004ab6:	461a      	mov	r2, r3
 8004ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aba:	fbb3 f3f2 	udiv	r3, r3, r2
 8004abe:	005a      	lsls	r2, r3, #1
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	085b      	lsrs	r3, r3, #1
 8004ac6:	441a      	add	r2, r3
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ad0:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ad2:	6a3b      	ldr	r3, [r7, #32]
 8004ad4:	2b0f      	cmp	r3, #15
 8004ad6:	d916      	bls.n	8004b06 <UART_SetConfig+0x36e>
 8004ad8:	6a3b      	ldr	r3, [r7, #32]
 8004ada:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ade:	d212      	bcs.n	8004b06 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004ae0:	6a3b      	ldr	r3, [r7, #32]
 8004ae2:	b29b      	uxth	r3, r3
 8004ae4:	f023 030f 	bic.w	r3, r3, #15
 8004ae8:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004aea:	6a3b      	ldr	r3, [r7, #32]
 8004aec:	085b      	lsrs	r3, r3, #1
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	f003 0307 	and.w	r3, r3, #7
 8004af4:	b29a      	uxth	r2, r3
 8004af6:	8bfb      	ldrh	r3, [r7, #30]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	8bfa      	ldrh	r2, [r7, #30]
 8004b02:	60da      	str	r2, [r3, #12]
 8004b04:	e056      	b.n	8004bb4 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004b0c:	e052      	b.n	8004bb4 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004b0e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004b12:	3b01      	subs	r3, #1
 8004b14:	2b07      	cmp	r3, #7
 8004b16:	d822      	bhi.n	8004b5e <UART_SetConfig+0x3c6>
 8004b18:	a201      	add	r2, pc, #4	@ (adr r2, 8004b20 <UART_SetConfig+0x388>)
 8004b1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b1e:	bf00      	nop
 8004b20:	08004b41 	.word	0x08004b41
 8004b24:	08004b49 	.word	0x08004b49
 8004b28:	08004b5f 	.word	0x08004b5f
 8004b2c:	08004b4f 	.word	0x08004b4f
 8004b30:	08004b5f 	.word	0x08004b5f
 8004b34:	08004b5f 	.word	0x08004b5f
 8004b38:	08004b5f 	.word	0x08004b5f
 8004b3c:	08004b57 	.word	0x08004b57
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b40:	f7fe f93a 	bl	8002db8 <HAL_RCC_GetPCLK2Freq>
 8004b44:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004b46:	e010      	b.n	8004b6a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b48:	4b26      	ldr	r3, [pc, #152]	@ (8004be4 <UART_SetConfig+0x44c>)
 8004b4a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004b4c:	e00d      	b.n	8004b6a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b4e:	f7fe f89d 	bl	8002c8c <HAL_RCC_GetSysClockFreq>
 8004b52:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004b54:	e009      	b.n	8004b6a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004b5c:	e005      	b.n	8004b6a <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004b68:	bf00      	nop
    }

    if (pclk != 0U)
 8004b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d021      	beq.n	8004bb4 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b74:	4a1a      	ldr	r2, [pc, #104]	@ (8004be0 <UART_SetConfig+0x448>)
 8004b76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b7e:	fbb3 f2f2 	udiv	r2, r3, r2
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	085b      	lsrs	r3, r3, #1
 8004b88:	441a      	add	r2, r3
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b92:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b94:	6a3b      	ldr	r3, [r7, #32]
 8004b96:	2b0f      	cmp	r3, #15
 8004b98:	d909      	bls.n	8004bae <UART_SetConfig+0x416>
 8004b9a:	6a3b      	ldr	r3, [r7, #32]
 8004b9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ba0:	d205      	bcs.n	8004bae <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004ba2:	6a3b      	ldr	r3, [r7, #32]
 8004ba4:	b29a      	uxth	r2, r3
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	60da      	str	r2, [r3, #12]
 8004bac:	e002      	b.n	8004bb4 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004bb4:	697b      	ldr	r3, [r7, #20]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004bd0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	3730      	adds	r7, #48	@ 0x30
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bde:	bf00      	nop
 8004be0:	08009218 	.word	0x08009218
 8004be4:	00f42400 	.word	0x00f42400

08004be8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004be8:	b480      	push	{r7}
 8004bea:	b083      	sub	sp, #12
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bf4:	f003 0308 	and.w	r3, r3, #8
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d00a      	beq.n	8004c12 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	430a      	orrs	r2, r1
 8004c10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c16:	f003 0301 	and.w	r3, r3, #1
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d00a      	beq.n	8004c34 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	430a      	orrs	r2, r1
 8004c32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c38:	f003 0302 	and.w	r3, r3, #2
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d00a      	beq.n	8004c56 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	430a      	orrs	r2, r1
 8004c54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c5a:	f003 0304 	and.w	r3, r3, #4
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d00a      	beq.n	8004c78 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	430a      	orrs	r2, r1
 8004c76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c7c:	f003 0310 	and.w	r3, r3, #16
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d00a      	beq.n	8004c9a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	430a      	orrs	r2, r1
 8004c98:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c9e:	f003 0320 	and.w	r3, r3, #32
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d00a      	beq.n	8004cbc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	430a      	orrs	r2, r1
 8004cba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d01a      	beq.n	8004cfe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	430a      	orrs	r2, r1
 8004cdc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ce2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ce6:	d10a      	bne.n	8004cfe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	430a      	orrs	r2, r1
 8004cfc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d00a      	beq.n	8004d20 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	430a      	orrs	r2, r1
 8004d1e:	605a      	str	r2, [r3, #4]
  }
}
 8004d20:	bf00      	nop
 8004d22:	370c      	adds	r7, #12
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr

08004d2c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b098      	sub	sp, #96	@ 0x60
 8004d30:	af02      	add	r7, sp, #8
 8004d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004d3c:	f7fc faea 	bl	8001314 <HAL_GetTick>
 8004d40:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 0308 	and.w	r3, r3, #8
 8004d4c:	2b08      	cmp	r3, #8
 8004d4e:	d12f      	bne.n	8004db0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d50:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004d54:	9300      	str	r3, [sp, #0]
 8004d56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d58:	2200      	movs	r2, #0
 8004d5a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	f000 f88e 	bl	8004e80 <UART_WaitOnFlagUntilTimeout>
 8004d64:	4603      	mov	r3, r0
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d022      	beq.n	8004db0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d72:	e853 3f00 	ldrex	r3, [r3]
 8004d76:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004d78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d7e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	461a      	mov	r2, r3
 8004d86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d88:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d8a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d8c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d8e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d90:	e841 2300 	strex	r3, r2, [r1]
 8004d94:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004d96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d1e6      	bne.n	8004d6a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2220      	movs	r2, #32
 8004da0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2200      	movs	r2, #0
 8004da8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004dac:	2303      	movs	r3, #3
 8004dae:	e063      	b.n	8004e78 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 0304 	and.w	r3, r3, #4
 8004dba:	2b04      	cmp	r3, #4
 8004dbc:	d149      	bne.n	8004e52 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004dbe:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004dc2:	9300      	str	r3, [sp, #0]
 8004dc4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004dcc:	6878      	ldr	r0, [r7, #4]
 8004dce:	f000 f857 	bl	8004e80 <UART_WaitOnFlagUntilTimeout>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d03c      	beq.n	8004e52 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de0:	e853 3f00 	ldrex	r3, [r3]
 8004de4:	623b      	str	r3, [r7, #32]
   return(result);
 8004de6:	6a3b      	ldr	r3, [r7, #32]
 8004de8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004dec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	461a      	mov	r2, r3
 8004df4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004df6:	633b      	str	r3, [r7, #48]	@ 0x30
 8004df8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dfa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004dfc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004dfe:	e841 2300 	strex	r3, r2, [r1]
 8004e02:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d1e6      	bne.n	8004dd8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	3308      	adds	r3, #8
 8004e10:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	e853 3f00 	ldrex	r3, [r3]
 8004e18:	60fb      	str	r3, [r7, #12]
   return(result);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	f023 0301 	bic.w	r3, r3, #1
 8004e20:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	3308      	adds	r3, #8
 8004e28:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e2a:	61fa      	str	r2, [r7, #28]
 8004e2c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e2e:	69b9      	ldr	r1, [r7, #24]
 8004e30:	69fa      	ldr	r2, [r7, #28]
 8004e32:	e841 2300 	strex	r3, r2, [r1]
 8004e36:	617b      	str	r3, [r7, #20]
   return(result);
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d1e5      	bne.n	8004e0a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2220      	movs	r2, #32
 8004e42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e4e:	2303      	movs	r3, #3
 8004e50:	e012      	b.n	8004e78 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2220      	movs	r2, #32
 8004e56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2220      	movs	r2, #32
 8004e5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2200      	movs	r2, #0
 8004e66:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2200      	movs	r2, #0
 8004e72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004e76:	2300      	movs	r3, #0
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3758      	adds	r7, #88	@ 0x58
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b084      	sub	sp, #16
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	60f8      	str	r0, [r7, #12]
 8004e88:	60b9      	str	r1, [r7, #8]
 8004e8a:	603b      	str	r3, [r7, #0]
 8004e8c:	4613      	mov	r3, r2
 8004e8e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e90:	e04f      	b.n	8004f32 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e92:	69bb      	ldr	r3, [r7, #24]
 8004e94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e98:	d04b      	beq.n	8004f32 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e9a:	f7fc fa3b 	bl	8001314 <HAL_GetTick>
 8004e9e:	4602      	mov	r2, r0
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	1ad3      	subs	r3, r2, r3
 8004ea4:	69ba      	ldr	r2, [r7, #24]
 8004ea6:	429a      	cmp	r2, r3
 8004ea8:	d302      	bcc.n	8004eb0 <UART_WaitOnFlagUntilTimeout+0x30>
 8004eaa:	69bb      	ldr	r3, [r7, #24]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d101      	bne.n	8004eb4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004eb0:	2303      	movs	r3, #3
 8004eb2:	e04e      	b.n	8004f52 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f003 0304 	and.w	r3, r3, #4
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d037      	beq.n	8004f32 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	2b80      	cmp	r3, #128	@ 0x80
 8004ec6:	d034      	beq.n	8004f32 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	2b40      	cmp	r3, #64	@ 0x40
 8004ecc:	d031      	beq.n	8004f32 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	69db      	ldr	r3, [r3, #28]
 8004ed4:	f003 0308 	and.w	r3, r3, #8
 8004ed8:	2b08      	cmp	r3, #8
 8004eda:	d110      	bne.n	8004efe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2208      	movs	r2, #8
 8004ee2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ee4:	68f8      	ldr	r0, [r7, #12]
 8004ee6:	f000 f838 	bl	8004f5a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2208      	movs	r2, #8
 8004eee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e029      	b.n	8004f52 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	69db      	ldr	r3, [r3, #28]
 8004f04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f0c:	d111      	bne.n	8004f32 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004f16:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f18:	68f8      	ldr	r0, [r7, #12]
 8004f1a:	f000 f81e 	bl	8004f5a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2220      	movs	r2, #32
 8004f22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004f2e:	2303      	movs	r3, #3
 8004f30:	e00f      	b.n	8004f52 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	69da      	ldr	r2, [r3, #28]
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	4013      	ands	r3, r2
 8004f3c:	68ba      	ldr	r2, [r7, #8]
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	bf0c      	ite	eq
 8004f42:	2301      	moveq	r3, #1
 8004f44:	2300      	movne	r3, #0
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	461a      	mov	r2, r3
 8004f4a:	79fb      	ldrb	r3, [r7, #7]
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	d0a0      	beq.n	8004e92 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f50:	2300      	movs	r3, #0
}
 8004f52:	4618      	mov	r0, r3
 8004f54:	3710      	adds	r7, #16
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bd80      	pop	{r7, pc}

08004f5a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f5a:	b480      	push	{r7}
 8004f5c:	b095      	sub	sp, #84	@ 0x54
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f6a:	e853 3f00 	ldrex	r3, [r3]
 8004f6e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f72:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	461a      	mov	r2, r3
 8004f7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f80:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f82:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f84:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004f86:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f88:	e841 2300 	strex	r3, r2, [r1]
 8004f8c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d1e6      	bne.n	8004f62 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	3308      	adds	r3, #8
 8004f9a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f9c:	6a3b      	ldr	r3, [r7, #32]
 8004f9e:	e853 3f00 	ldrex	r3, [r3]
 8004fa2:	61fb      	str	r3, [r7, #28]
   return(result);
 8004fa4:	69fb      	ldr	r3, [r7, #28]
 8004fa6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004faa:	f023 0301 	bic.w	r3, r3, #1
 8004fae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	3308      	adds	r3, #8
 8004fb6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004fb8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004fba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fbc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004fbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004fc0:	e841 2300 	strex	r3, r2, [r1]
 8004fc4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d1e3      	bne.n	8004f94 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004fd0:	2b01      	cmp	r3, #1
 8004fd2:	d118      	bne.n	8005006 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	e853 3f00 	ldrex	r3, [r3]
 8004fe0:	60bb      	str	r3, [r7, #8]
   return(result);
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	f023 0310 	bic.w	r3, r3, #16
 8004fe8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	461a      	mov	r2, r3
 8004ff0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ff2:	61bb      	str	r3, [r7, #24]
 8004ff4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ff6:	6979      	ldr	r1, [r7, #20]
 8004ff8:	69ba      	ldr	r2, [r7, #24]
 8004ffa:	e841 2300 	strex	r3, r2, [r1]
 8004ffe:	613b      	str	r3, [r7, #16]
   return(result);
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d1e6      	bne.n	8004fd4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2220      	movs	r2, #32
 800500a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2200      	movs	r2, #0
 8005012:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800501a:	bf00      	nop
 800501c:	3754      	adds	r7, #84	@ 0x54
 800501e:	46bd      	mov	sp, r7
 8005020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005024:	4770      	bx	lr

08005026 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005026:	b580      	push	{r7, lr}
 8005028:	b084      	sub	sp, #16
 800502a:	af00      	add	r7, sp, #0
 800502c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005032:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2200      	movs	r2, #0
 8005038:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800503c:	68f8      	ldr	r0, [r7, #12]
 800503e:	f7ff fb95 	bl	800476c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005042:	bf00      	nop
 8005044:	3710      	adds	r7, #16
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}

0800504a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800504a:	b580      	push	{r7, lr}
 800504c:	b088      	sub	sp, #32
 800504e:	af00      	add	r7, sp, #0
 8005050:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	e853 3f00 	ldrex	r3, [r3]
 800505e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005066:	61fb      	str	r3, [r7, #28]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	461a      	mov	r2, r3
 800506e:	69fb      	ldr	r3, [r7, #28]
 8005070:	61bb      	str	r3, [r7, #24]
 8005072:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005074:	6979      	ldr	r1, [r7, #20]
 8005076:	69ba      	ldr	r2, [r7, #24]
 8005078:	e841 2300 	strex	r3, r2, [r1]
 800507c:	613b      	str	r3, [r7, #16]
   return(result);
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d1e6      	bne.n	8005052 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2220      	movs	r2, #32
 8005088:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2200      	movs	r2, #0
 8005090:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005092:	6878      	ldr	r0, [r7, #4]
 8005094:	f7ff fb60 	bl	8004758 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005098:	bf00      	nop
 800509a:	3720      	adds	r7, #32
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}

080050a0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b083      	sub	sp, #12
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80050a8:	bf00      	nop
 80050aa:	370c      	adds	r7, #12
 80050ac:	46bd      	mov	sp, r7
 80050ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b2:	4770      	bx	lr

080050b4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80050bc:	bf00      	nop
 80050be:	370c      	adds	r7, #12
 80050c0:	46bd      	mov	sp, r7
 80050c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c6:	4770      	bx	lr

080050c8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b083      	sub	sp, #12
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80050d0:	bf00      	nop
 80050d2:	370c      	adds	r7, #12
 80050d4:	46bd      	mov	sp, r7
 80050d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050da:	4770      	bx	lr

080050dc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80050dc:	b480      	push	{r7}
 80050de:	b085      	sub	sp, #20
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80050ea:	2b01      	cmp	r3, #1
 80050ec:	d101      	bne.n	80050f2 <HAL_UARTEx_DisableFifoMode+0x16>
 80050ee:	2302      	movs	r3, #2
 80050f0:	e027      	b.n	8005142 <HAL_UARTEx_DisableFifoMode+0x66>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2201      	movs	r2, #1
 80050f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2224      	movs	r2, #36	@ 0x24
 80050fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f022 0201 	bic.w	r2, r2, #1
 8005118:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005120:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	68fa      	ldr	r2, [r7, #12]
 800512e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2220      	movs	r2, #32
 8005134:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2200      	movs	r2, #0
 800513c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005140:	2300      	movs	r3, #0
}
 8005142:	4618      	mov	r0, r3
 8005144:	3714      	adds	r7, #20
 8005146:	46bd      	mov	sp, r7
 8005148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514c:	4770      	bx	lr

0800514e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800514e:	b580      	push	{r7, lr}
 8005150:	b084      	sub	sp, #16
 8005152:	af00      	add	r7, sp, #0
 8005154:	6078      	str	r0, [r7, #4]
 8005156:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800515e:	2b01      	cmp	r3, #1
 8005160:	d101      	bne.n	8005166 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005162:	2302      	movs	r3, #2
 8005164:	e02d      	b.n	80051c2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2201      	movs	r2, #1
 800516a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2224      	movs	r2, #36	@ 0x24
 8005172:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f022 0201 	bic.w	r2, r2, #1
 800518c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	683a      	ldr	r2, [r7, #0]
 800519e:	430a      	orrs	r2, r1
 80051a0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f000 f850 	bl	8005248 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	68fa      	ldr	r2, [r7, #12]
 80051ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2220      	movs	r2, #32
 80051b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2200      	movs	r2, #0
 80051bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80051c0:	2300      	movs	r3, #0
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3710      	adds	r7, #16
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}

080051ca <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80051ca:	b580      	push	{r7, lr}
 80051cc:	b084      	sub	sp, #16
 80051ce:	af00      	add	r7, sp, #0
 80051d0:	6078      	str	r0, [r7, #4]
 80051d2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80051da:	2b01      	cmp	r3, #1
 80051dc:	d101      	bne.n	80051e2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80051de:	2302      	movs	r3, #2
 80051e0:	e02d      	b.n	800523e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2201      	movs	r2, #1
 80051e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2224      	movs	r2, #36	@ 0x24
 80051ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	681a      	ldr	r2, [r3, #0]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f022 0201 	bic.w	r2, r2, #1
 8005208:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	683a      	ldr	r2, [r7, #0]
 800521a:	430a      	orrs	r2, r1
 800521c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f000 f812 	bl	8005248 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	68fa      	ldr	r2, [r7, #12]
 800522a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2220      	movs	r2, #32
 8005230:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800523c:	2300      	movs	r3, #0
}
 800523e:	4618      	mov	r0, r3
 8005240:	3710      	adds	r7, #16
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}
	...

08005248 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005248:	b480      	push	{r7}
 800524a:	b085      	sub	sp, #20
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005254:	2b00      	cmp	r3, #0
 8005256:	d108      	bne.n	800526a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2201      	movs	r2, #1
 800525c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2201      	movs	r2, #1
 8005264:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005268:	e031      	b.n	80052ce <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800526a:	2308      	movs	r3, #8
 800526c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800526e:	2308      	movs	r3, #8
 8005270:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	0e5b      	lsrs	r3, r3, #25
 800527a:	b2db      	uxtb	r3, r3
 800527c:	f003 0307 	and.w	r3, r3, #7
 8005280:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	0f5b      	lsrs	r3, r3, #29
 800528a:	b2db      	uxtb	r3, r3
 800528c:	f003 0307 	and.w	r3, r3, #7
 8005290:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005292:	7bbb      	ldrb	r3, [r7, #14]
 8005294:	7b3a      	ldrb	r2, [r7, #12]
 8005296:	4911      	ldr	r1, [pc, #68]	@ (80052dc <UARTEx_SetNbDataToProcess+0x94>)
 8005298:	5c8a      	ldrb	r2, [r1, r2]
 800529a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800529e:	7b3a      	ldrb	r2, [r7, #12]
 80052a0:	490f      	ldr	r1, [pc, #60]	@ (80052e0 <UARTEx_SetNbDataToProcess+0x98>)
 80052a2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80052a4:	fb93 f3f2 	sdiv	r3, r3, r2
 80052a8:	b29a      	uxth	r2, r3
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80052b0:	7bfb      	ldrb	r3, [r7, #15]
 80052b2:	7b7a      	ldrb	r2, [r7, #13]
 80052b4:	4909      	ldr	r1, [pc, #36]	@ (80052dc <UARTEx_SetNbDataToProcess+0x94>)
 80052b6:	5c8a      	ldrb	r2, [r1, r2]
 80052b8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80052bc:	7b7a      	ldrb	r2, [r7, #13]
 80052be:	4908      	ldr	r1, [pc, #32]	@ (80052e0 <UARTEx_SetNbDataToProcess+0x98>)
 80052c0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80052c2:	fb93 f3f2 	sdiv	r3, r3, r2
 80052c6:	b29a      	uxth	r2, r3
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80052ce:	bf00      	nop
 80052d0:	3714      	adds	r7, #20
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr
 80052da:	bf00      	nop
 80052dc:	08009230 	.word	0x08009230
 80052e0:	08009238 	.word	0x08009238

080052e4 <__NVIC_SetPriority>:
{
 80052e4:	b480      	push	{r7}
 80052e6:	b083      	sub	sp, #12
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	4603      	mov	r3, r0
 80052ec:	6039      	str	r1, [r7, #0]
 80052ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80052f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	db0a      	blt.n	800530e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	b2da      	uxtb	r2, r3
 80052fc:	490c      	ldr	r1, [pc, #48]	@ (8005330 <__NVIC_SetPriority+0x4c>)
 80052fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005302:	0112      	lsls	r2, r2, #4
 8005304:	b2d2      	uxtb	r2, r2
 8005306:	440b      	add	r3, r1
 8005308:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800530c:	e00a      	b.n	8005324 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	b2da      	uxtb	r2, r3
 8005312:	4908      	ldr	r1, [pc, #32]	@ (8005334 <__NVIC_SetPriority+0x50>)
 8005314:	79fb      	ldrb	r3, [r7, #7]
 8005316:	f003 030f 	and.w	r3, r3, #15
 800531a:	3b04      	subs	r3, #4
 800531c:	0112      	lsls	r2, r2, #4
 800531e:	b2d2      	uxtb	r2, r2
 8005320:	440b      	add	r3, r1
 8005322:	761a      	strb	r2, [r3, #24]
}
 8005324:	bf00      	nop
 8005326:	370c      	adds	r7, #12
 8005328:	46bd      	mov	sp, r7
 800532a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532e:	4770      	bx	lr
 8005330:	e000e100 	.word	0xe000e100
 8005334:	e000ed00 	.word	0xe000ed00

08005338 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005338:	b580      	push	{r7, lr}
 800533a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800533c:	4b05      	ldr	r3, [pc, #20]	@ (8005354 <SysTick_Handler+0x1c>)
 800533e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005340:	f001 fd82 	bl	8006e48 <xTaskGetSchedulerState>
 8005344:	4603      	mov	r3, r0
 8005346:	2b01      	cmp	r3, #1
 8005348:	d001      	beq.n	800534e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800534a:	f002 fb7d 	bl	8007a48 <xPortSysTickHandler>
  }
}
 800534e:	bf00      	nop
 8005350:	bd80      	pop	{r7, pc}
 8005352:	bf00      	nop
 8005354:	e000e010 	.word	0xe000e010

08005358 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005358:	b580      	push	{r7, lr}
 800535a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800535c:	2100      	movs	r1, #0
 800535e:	f06f 0004 	mvn.w	r0, #4
 8005362:	f7ff ffbf 	bl	80052e4 <__NVIC_SetPriority>
#endif
}
 8005366:	bf00      	nop
 8005368:	bd80      	pop	{r7, pc}
	...

0800536c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800536c:	b480      	push	{r7}
 800536e:	b083      	sub	sp, #12
 8005370:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005372:	f3ef 8305 	mrs	r3, IPSR
 8005376:	603b      	str	r3, [r7, #0]
  return(result);
 8005378:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800537a:	2b00      	cmp	r3, #0
 800537c:	d003      	beq.n	8005386 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800537e:	f06f 0305 	mvn.w	r3, #5
 8005382:	607b      	str	r3, [r7, #4]
 8005384:	e00c      	b.n	80053a0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005386:	4b0a      	ldr	r3, [pc, #40]	@ (80053b0 <osKernelInitialize+0x44>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d105      	bne.n	800539a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800538e:	4b08      	ldr	r3, [pc, #32]	@ (80053b0 <osKernelInitialize+0x44>)
 8005390:	2201      	movs	r2, #1
 8005392:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005394:	2300      	movs	r3, #0
 8005396:	607b      	str	r3, [r7, #4]
 8005398:	e002      	b.n	80053a0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800539a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800539e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80053a0:	687b      	ldr	r3, [r7, #4]
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	370c      	adds	r7, #12
 80053a6:	46bd      	mov	sp, r7
 80053a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ac:	4770      	bx	lr
 80053ae:	bf00      	nop
 80053b0:	20000250 	.word	0x20000250

080053b4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b082      	sub	sp, #8
 80053b8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80053ba:	f3ef 8305 	mrs	r3, IPSR
 80053be:	603b      	str	r3, [r7, #0]
  return(result);
 80053c0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d003      	beq.n	80053ce <osKernelStart+0x1a>
    stat = osErrorISR;
 80053c6:	f06f 0305 	mvn.w	r3, #5
 80053ca:	607b      	str	r3, [r7, #4]
 80053cc:	e010      	b.n	80053f0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80053ce:	4b0b      	ldr	r3, [pc, #44]	@ (80053fc <osKernelStart+0x48>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d109      	bne.n	80053ea <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80053d6:	f7ff ffbf 	bl	8005358 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80053da:	4b08      	ldr	r3, [pc, #32]	@ (80053fc <osKernelStart+0x48>)
 80053dc:	2202      	movs	r2, #2
 80053de:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80053e0:	f001 f8ce 	bl	8006580 <vTaskStartScheduler>
      stat = osOK;
 80053e4:	2300      	movs	r3, #0
 80053e6:	607b      	str	r3, [r7, #4]
 80053e8:	e002      	b.n	80053f0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80053ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80053ee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80053f0:	687b      	ldr	r3, [r7, #4]
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3708      	adds	r7, #8
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	bf00      	nop
 80053fc:	20000250 	.word	0x20000250

08005400 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005400:	b580      	push	{r7, lr}
 8005402:	b08e      	sub	sp, #56	@ 0x38
 8005404:	af04      	add	r7, sp, #16
 8005406:	60f8      	str	r0, [r7, #12]
 8005408:	60b9      	str	r1, [r7, #8]
 800540a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800540c:	2300      	movs	r3, #0
 800540e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005410:	f3ef 8305 	mrs	r3, IPSR
 8005414:	617b      	str	r3, [r7, #20]
  return(result);
 8005416:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005418:	2b00      	cmp	r3, #0
 800541a:	d17e      	bne.n	800551a <osThreadNew+0x11a>
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d07b      	beq.n	800551a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005422:	2380      	movs	r3, #128	@ 0x80
 8005424:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005426:	2318      	movs	r3, #24
 8005428:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800542a:	2300      	movs	r3, #0
 800542c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800542e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005432:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d045      	beq.n	80054c6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d002      	beq.n	8005448 <osThreadNew+0x48>
        name = attr->name;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	699b      	ldr	r3, [r3, #24]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d002      	beq.n	8005456 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	699b      	ldr	r3, [r3, #24]
 8005454:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005456:	69fb      	ldr	r3, [r7, #28]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d008      	beq.n	800546e <osThreadNew+0x6e>
 800545c:	69fb      	ldr	r3, [r7, #28]
 800545e:	2b38      	cmp	r3, #56	@ 0x38
 8005460:	d805      	bhi.n	800546e <osThreadNew+0x6e>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	f003 0301 	and.w	r3, r3, #1
 800546a:	2b00      	cmp	r3, #0
 800546c:	d001      	beq.n	8005472 <osThreadNew+0x72>
        return (NULL);
 800546e:	2300      	movs	r3, #0
 8005470:	e054      	b.n	800551c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	695b      	ldr	r3, [r3, #20]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d003      	beq.n	8005482 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	695b      	ldr	r3, [r3, #20]
 800547e:	089b      	lsrs	r3, r3, #2
 8005480:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d00e      	beq.n	80054a8 <osThreadNew+0xa8>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	68db      	ldr	r3, [r3, #12]
 800548e:	2ba7      	cmp	r3, #167	@ 0xa7
 8005490:	d90a      	bls.n	80054a8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005496:	2b00      	cmp	r3, #0
 8005498:	d006      	beq.n	80054a8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	695b      	ldr	r3, [r3, #20]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d002      	beq.n	80054a8 <osThreadNew+0xa8>
        mem = 1;
 80054a2:	2301      	movs	r3, #1
 80054a4:	61bb      	str	r3, [r7, #24]
 80054a6:	e010      	b.n	80054ca <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d10c      	bne.n	80054ca <osThreadNew+0xca>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	68db      	ldr	r3, [r3, #12]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d108      	bne.n	80054ca <osThreadNew+0xca>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	691b      	ldr	r3, [r3, #16]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d104      	bne.n	80054ca <osThreadNew+0xca>
          mem = 0;
 80054c0:	2300      	movs	r3, #0
 80054c2:	61bb      	str	r3, [r7, #24]
 80054c4:	e001      	b.n	80054ca <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80054c6:	2300      	movs	r3, #0
 80054c8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80054ca:	69bb      	ldr	r3, [r7, #24]
 80054cc:	2b01      	cmp	r3, #1
 80054ce:	d110      	bne.n	80054f2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80054d4:	687a      	ldr	r2, [r7, #4]
 80054d6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80054d8:	9202      	str	r2, [sp, #8]
 80054da:	9301      	str	r3, [sp, #4]
 80054dc:	69fb      	ldr	r3, [r7, #28]
 80054de:	9300      	str	r3, [sp, #0]
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	6a3a      	ldr	r2, [r7, #32]
 80054e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80054e6:	68f8      	ldr	r0, [r7, #12]
 80054e8:	f000 fe56 	bl	8006198 <xTaskCreateStatic>
 80054ec:	4603      	mov	r3, r0
 80054ee:	613b      	str	r3, [r7, #16]
 80054f0:	e013      	b.n	800551a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80054f2:	69bb      	ldr	r3, [r7, #24]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d110      	bne.n	800551a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80054f8:	6a3b      	ldr	r3, [r7, #32]
 80054fa:	b29a      	uxth	r2, r3
 80054fc:	f107 0310 	add.w	r3, r7, #16
 8005500:	9301      	str	r3, [sp, #4]
 8005502:	69fb      	ldr	r3, [r7, #28]
 8005504:	9300      	str	r3, [sp, #0]
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800550a:	68f8      	ldr	r0, [r7, #12]
 800550c:	f000 fea4 	bl	8006258 <xTaskCreate>
 8005510:	4603      	mov	r3, r0
 8005512:	2b01      	cmp	r3, #1
 8005514:	d001      	beq.n	800551a <osThreadNew+0x11a>
            hTask = NULL;
 8005516:	2300      	movs	r3, #0
 8005518:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800551a:	693b      	ldr	r3, [r7, #16]
}
 800551c:	4618      	mov	r0, r3
 800551e:	3728      	adds	r7, #40	@ 0x28
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}

08005524 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800552c:	f3ef 8305 	mrs	r3, IPSR
 8005530:	60bb      	str	r3, [r7, #8]
  return(result);
 8005532:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005534:	2b00      	cmp	r3, #0
 8005536:	d003      	beq.n	8005540 <osDelay+0x1c>
    stat = osErrorISR;
 8005538:	f06f 0305 	mvn.w	r3, #5
 800553c:	60fb      	str	r3, [r7, #12]
 800553e:	e007      	b.n	8005550 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005540:	2300      	movs	r3, #0
 8005542:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d002      	beq.n	8005550 <osDelay+0x2c>
      vTaskDelay(ticks);
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f000 ffe2 	bl	8006514 <vTaskDelay>
    }
  }

  return (stat);
 8005550:	68fb      	ldr	r3, [r7, #12]
}
 8005552:	4618      	mov	r0, r3
 8005554:	3710      	adds	r7, #16
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}
	...

0800555c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800555c:	b480      	push	{r7}
 800555e:	b085      	sub	sp, #20
 8005560:	af00      	add	r7, sp, #0
 8005562:	60f8      	str	r0, [r7, #12]
 8005564:	60b9      	str	r1, [r7, #8]
 8005566:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	4a07      	ldr	r2, [pc, #28]	@ (8005588 <vApplicationGetIdleTaskMemory+0x2c>)
 800556c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	4a06      	ldr	r2, [pc, #24]	@ (800558c <vApplicationGetIdleTaskMemory+0x30>)
 8005572:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2280      	movs	r2, #128	@ 0x80
 8005578:	601a      	str	r2, [r3, #0]
}
 800557a:	bf00      	nop
 800557c:	3714      	adds	r7, #20
 800557e:	46bd      	mov	sp, r7
 8005580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005584:	4770      	bx	lr
 8005586:	bf00      	nop
 8005588:	20000254 	.word	0x20000254
 800558c:	200002fc 	.word	0x200002fc

08005590 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005590:	b480      	push	{r7}
 8005592:	b085      	sub	sp, #20
 8005594:	af00      	add	r7, sp, #0
 8005596:	60f8      	str	r0, [r7, #12]
 8005598:	60b9      	str	r1, [r7, #8]
 800559a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	4a07      	ldr	r2, [pc, #28]	@ (80055bc <vApplicationGetTimerTaskMemory+0x2c>)
 80055a0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	4a06      	ldr	r2, [pc, #24]	@ (80055c0 <vApplicationGetTimerTaskMemory+0x30>)
 80055a6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80055ae:	601a      	str	r2, [r3, #0]
}
 80055b0:	bf00      	nop
 80055b2:	3714      	adds	r7, #20
 80055b4:	46bd      	mov	sp, r7
 80055b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ba:	4770      	bx	lr
 80055bc:	200004fc 	.word	0x200004fc
 80055c0:	200005a4 	.word	0x200005a4

080055c4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80055c4:	b480      	push	{r7}
 80055c6:	b083      	sub	sp, #12
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	f103 0208 	add.w	r2, r3, #8
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80055dc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	f103 0208 	add.w	r2, r3, #8
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	f103 0208 	add.w	r2, r3, #8
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2200      	movs	r2, #0
 80055f6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80055f8:	bf00      	nop
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr

08005604 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005604:	b480      	push	{r7}
 8005606:	b083      	sub	sp, #12
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2200      	movs	r2, #0
 8005610:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005612:	bf00      	nop
 8005614:	370c      	adds	r7, #12
 8005616:	46bd      	mov	sp, r7
 8005618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561c:	4770      	bx	lr

0800561e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800561e:	b480      	push	{r7}
 8005620:	b085      	sub	sp, #20
 8005622:	af00      	add	r7, sp, #0
 8005624:	6078      	str	r0, [r7, #4]
 8005626:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	68fa      	ldr	r2, [r7, #12]
 8005632:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	689a      	ldr	r2, [r3, #8]
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	689b      	ldr	r3, [r3, #8]
 8005640:	683a      	ldr	r2, [r7, #0]
 8005642:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	683a      	ldr	r2, [r7, #0]
 8005648:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	687a      	ldr	r2, [r7, #4]
 800564e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	1c5a      	adds	r2, r3, #1
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	601a      	str	r2, [r3, #0]
}
 800565a:	bf00      	nop
 800565c:	3714      	adds	r7, #20
 800565e:	46bd      	mov	sp, r7
 8005660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005664:	4770      	bx	lr

08005666 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005666:	b480      	push	{r7}
 8005668:	b085      	sub	sp, #20
 800566a:	af00      	add	r7, sp, #0
 800566c:	6078      	str	r0, [r7, #4]
 800566e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800567c:	d103      	bne.n	8005686 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	691b      	ldr	r3, [r3, #16]
 8005682:	60fb      	str	r3, [r7, #12]
 8005684:	e00c      	b.n	80056a0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	3308      	adds	r3, #8
 800568a:	60fb      	str	r3, [r7, #12]
 800568c:	e002      	b.n	8005694 <vListInsert+0x2e>
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	60fb      	str	r3, [r7, #12]
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	68ba      	ldr	r2, [r7, #8]
 800569c:	429a      	cmp	r2, r3
 800569e:	d2f6      	bcs.n	800568e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	685a      	ldr	r2, [r3, #4]
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	683a      	ldr	r2, [r7, #0]
 80056ae:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	68fa      	ldr	r2, [r7, #12]
 80056b4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	683a      	ldr	r2, [r7, #0]
 80056ba:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	687a      	ldr	r2, [r7, #4]
 80056c0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	1c5a      	adds	r2, r3, #1
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	601a      	str	r2, [r3, #0]
}
 80056cc:	bf00      	nop
 80056ce:	3714      	adds	r7, #20
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr

080056d8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80056d8:	b480      	push	{r7}
 80056da:	b085      	sub	sp, #20
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	691b      	ldr	r3, [r3, #16]
 80056e4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	687a      	ldr	r2, [r7, #4]
 80056ec:	6892      	ldr	r2, [r2, #8]
 80056ee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	687a      	ldr	r2, [r7, #4]
 80056f6:	6852      	ldr	r2, [r2, #4]
 80056f8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	687a      	ldr	r2, [r7, #4]
 8005700:	429a      	cmp	r2, r3
 8005702:	d103      	bne.n	800570c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	689a      	ldr	r2, [r3, #8]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2200      	movs	r2, #0
 8005710:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	1e5a      	subs	r2, r3, #1
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
}
 8005720:	4618      	mov	r0, r3
 8005722:	3714      	adds	r7, #20
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr

0800572c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b084      	sub	sp, #16
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
 8005734:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d10b      	bne.n	8005758 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005744:	f383 8811 	msr	BASEPRI, r3
 8005748:	f3bf 8f6f 	isb	sy
 800574c:	f3bf 8f4f 	dsb	sy
 8005750:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005752:	bf00      	nop
 8005754:	bf00      	nop
 8005756:	e7fd      	b.n	8005754 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005758:	f002 f8e6 	bl	8007928 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005764:	68f9      	ldr	r1, [r7, #12]
 8005766:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005768:	fb01 f303 	mul.w	r3, r1, r3
 800576c:	441a      	add	r2, r3
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2200      	movs	r2, #0
 8005776:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681a      	ldr	r2, [r3, #0]
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005788:	3b01      	subs	r3, #1
 800578a:	68f9      	ldr	r1, [r7, #12]
 800578c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800578e:	fb01 f303 	mul.w	r3, r1, r3
 8005792:	441a      	add	r2, r3
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	22ff      	movs	r2, #255	@ 0xff
 800579c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	22ff      	movs	r2, #255	@ 0xff
 80057a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d114      	bne.n	80057d8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	691b      	ldr	r3, [r3, #16]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d01a      	beq.n	80057ec <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	3310      	adds	r3, #16
 80057ba:	4618      	mov	r0, r3
 80057bc:	f001 f97e 	bl	8006abc <xTaskRemoveFromEventList>
 80057c0:	4603      	mov	r3, r0
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d012      	beq.n	80057ec <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80057c6:	4b0d      	ldr	r3, [pc, #52]	@ (80057fc <xQueueGenericReset+0xd0>)
 80057c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80057cc:	601a      	str	r2, [r3, #0]
 80057ce:	f3bf 8f4f 	dsb	sy
 80057d2:	f3bf 8f6f 	isb	sy
 80057d6:	e009      	b.n	80057ec <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	3310      	adds	r3, #16
 80057dc:	4618      	mov	r0, r3
 80057de:	f7ff fef1 	bl	80055c4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	3324      	adds	r3, #36	@ 0x24
 80057e6:	4618      	mov	r0, r3
 80057e8:	f7ff feec 	bl	80055c4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80057ec:	f002 f8ce 	bl	800798c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80057f0:	2301      	movs	r3, #1
}
 80057f2:	4618      	mov	r0, r3
 80057f4:	3710      	adds	r7, #16
 80057f6:	46bd      	mov	sp, r7
 80057f8:	bd80      	pop	{r7, pc}
 80057fa:	bf00      	nop
 80057fc:	e000ed04 	.word	0xe000ed04

08005800 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005800:	b580      	push	{r7, lr}
 8005802:	b08e      	sub	sp, #56	@ 0x38
 8005804:	af02      	add	r7, sp, #8
 8005806:	60f8      	str	r0, [r7, #12]
 8005808:	60b9      	str	r1, [r7, #8]
 800580a:	607a      	str	r2, [r7, #4]
 800580c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d10b      	bne.n	800582c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005818:	f383 8811 	msr	BASEPRI, r3
 800581c:	f3bf 8f6f 	isb	sy
 8005820:	f3bf 8f4f 	dsb	sy
 8005824:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005826:	bf00      	nop
 8005828:	bf00      	nop
 800582a:	e7fd      	b.n	8005828 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d10b      	bne.n	800584a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005836:	f383 8811 	msr	BASEPRI, r3
 800583a:	f3bf 8f6f 	isb	sy
 800583e:	f3bf 8f4f 	dsb	sy
 8005842:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005844:	bf00      	nop
 8005846:	bf00      	nop
 8005848:	e7fd      	b.n	8005846 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d002      	beq.n	8005856 <xQueueGenericCreateStatic+0x56>
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d001      	beq.n	800585a <xQueueGenericCreateStatic+0x5a>
 8005856:	2301      	movs	r3, #1
 8005858:	e000      	b.n	800585c <xQueueGenericCreateStatic+0x5c>
 800585a:	2300      	movs	r3, #0
 800585c:	2b00      	cmp	r3, #0
 800585e:	d10b      	bne.n	8005878 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005864:	f383 8811 	msr	BASEPRI, r3
 8005868:	f3bf 8f6f 	isb	sy
 800586c:	f3bf 8f4f 	dsb	sy
 8005870:	623b      	str	r3, [r7, #32]
}
 8005872:	bf00      	nop
 8005874:	bf00      	nop
 8005876:	e7fd      	b.n	8005874 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d102      	bne.n	8005884 <xQueueGenericCreateStatic+0x84>
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d101      	bne.n	8005888 <xQueueGenericCreateStatic+0x88>
 8005884:	2301      	movs	r3, #1
 8005886:	e000      	b.n	800588a <xQueueGenericCreateStatic+0x8a>
 8005888:	2300      	movs	r3, #0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d10b      	bne.n	80058a6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800588e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005892:	f383 8811 	msr	BASEPRI, r3
 8005896:	f3bf 8f6f 	isb	sy
 800589a:	f3bf 8f4f 	dsb	sy
 800589e:	61fb      	str	r3, [r7, #28]
}
 80058a0:	bf00      	nop
 80058a2:	bf00      	nop
 80058a4:	e7fd      	b.n	80058a2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80058a6:	2350      	movs	r3, #80	@ 0x50
 80058a8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	2b50      	cmp	r3, #80	@ 0x50
 80058ae:	d00b      	beq.n	80058c8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80058b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058b4:	f383 8811 	msr	BASEPRI, r3
 80058b8:	f3bf 8f6f 	isb	sy
 80058bc:	f3bf 8f4f 	dsb	sy
 80058c0:	61bb      	str	r3, [r7, #24]
}
 80058c2:	bf00      	nop
 80058c4:	bf00      	nop
 80058c6:	e7fd      	b.n	80058c4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80058c8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80058ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d00d      	beq.n	80058f0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80058d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058d6:	2201      	movs	r2, #1
 80058d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80058dc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80058e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058e2:	9300      	str	r3, [sp, #0]
 80058e4:	4613      	mov	r3, r2
 80058e6:	687a      	ldr	r2, [r7, #4]
 80058e8:	68b9      	ldr	r1, [r7, #8]
 80058ea:	68f8      	ldr	r0, [r7, #12]
 80058ec:	f000 f840 	bl	8005970 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80058f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3730      	adds	r7, #48	@ 0x30
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}

080058fa <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80058fa:	b580      	push	{r7, lr}
 80058fc:	b08a      	sub	sp, #40	@ 0x28
 80058fe:	af02      	add	r7, sp, #8
 8005900:	60f8      	str	r0, [r7, #12]
 8005902:	60b9      	str	r1, [r7, #8]
 8005904:	4613      	mov	r3, r2
 8005906:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d10b      	bne.n	8005926 <xQueueGenericCreate+0x2c>
	__asm volatile
 800590e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005912:	f383 8811 	msr	BASEPRI, r3
 8005916:	f3bf 8f6f 	isb	sy
 800591a:	f3bf 8f4f 	dsb	sy
 800591e:	613b      	str	r3, [r7, #16]
}
 8005920:	bf00      	nop
 8005922:	bf00      	nop
 8005924:	e7fd      	b.n	8005922 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	68ba      	ldr	r2, [r7, #8]
 800592a:	fb02 f303 	mul.w	r3, r2, r3
 800592e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005930:	69fb      	ldr	r3, [r7, #28]
 8005932:	3350      	adds	r3, #80	@ 0x50
 8005934:	4618      	mov	r0, r3
 8005936:	f002 f919 	bl	8007b6c <pvPortMalloc>
 800593a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800593c:	69bb      	ldr	r3, [r7, #24]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d011      	beq.n	8005966 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005942:	69bb      	ldr	r3, [r7, #24]
 8005944:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	3350      	adds	r3, #80	@ 0x50
 800594a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800594c:	69bb      	ldr	r3, [r7, #24]
 800594e:	2200      	movs	r2, #0
 8005950:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005954:	79fa      	ldrb	r2, [r7, #7]
 8005956:	69bb      	ldr	r3, [r7, #24]
 8005958:	9300      	str	r3, [sp, #0]
 800595a:	4613      	mov	r3, r2
 800595c:	697a      	ldr	r2, [r7, #20]
 800595e:	68b9      	ldr	r1, [r7, #8]
 8005960:	68f8      	ldr	r0, [r7, #12]
 8005962:	f000 f805 	bl	8005970 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005966:	69bb      	ldr	r3, [r7, #24]
	}
 8005968:	4618      	mov	r0, r3
 800596a:	3720      	adds	r7, #32
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}

08005970 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b084      	sub	sp, #16
 8005974:	af00      	add	r7, sp, #0
 8005976:	60f8      	str	r0, [r7, #12]
 8005978:	60b9      	str	r1, [r7, #8]
 800597a:	607a      	str	r2, [r7, #4]
 800597c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d103      	bne.n	800598c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005984:	69bb      	ldr	r3, [r7, #24]
 8005986:	69ba      	ldr	r2, [r7, #24]
 8005988:	601a      	str	r2, [r3, #0]
 800598a:	e002      	b.n	8005992 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800598c:	69bb      	ldr	r3, [r7, #24]
 800598e:	687a      	ldr	r2, [r7, #4]
 8005990:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005992:	69bb      	ldr	r3, [r7, #24]
 8005994:	68fa      	ldr	r2, [r7, #12]
 8005996:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005998:	69bb      	ldr	r3, [r7, #24]
 800599a:	68ba      	ldr	r2, [r7, #8]
 800599c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800599e:	2101      	movs	r1, #1
 80059a0:	69b8      	ldr	r0, [r7, #24]
 80059a2:	f7ff fec3 	bl	800572c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80059a6:	69bb      	ldr	r3, [r7, #24]
 80059a8:	78fa      	ldrb	r2, [r7, #3]
 80059aa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80059ae:	bf00      	nop
 80059b0:	3710      	adds	r7, #16
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}
	...

080059b8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b08e      	sub	sp, #56	@ 0x38
 80059bc:	af00      	add	r7, sp, #0
 80059be:	60f8      	str	r0, [r7, #12]
 80059c0:	60b9      	str	r1, [r7, #8]
 80059c2:	607a      	str	r2, [r7, #4]
 80059c4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80059c6:	2300      	movs	r3, #0
 80059c8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80059ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d10b      	bne.n	80059ec <xQueueGenericSend+0x34>
	__asm volatile
 80059d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059d8:	f383 8811 	msr	BASEPRI, r3
 80059dc:	f3bf 8f6f 	isb	sy
 80059e0:	f3bf 8f4f 	dsb	sy
 80059e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80059e6:	bf00      	nop
 80059e8:	bf00      	nop
 80059ea:	e7fd      	b.n	80059e8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d103      	bne.n	80059fa <xQueueGenericSend+0x42>
 80059f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d101      	bne.n	80059fe <xQueueGenericSend+0x46>
 80059fa:	2301      	movs	r3, #1
 80059fc:	e000      	b.n	8005a00 <xQueueGenericSend+0x48>
 80059fe:	2300      	movs	r3, #0
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d10b      	bne.n	8005a1c <xQueueGenericSend+0x64>
	__asm volatile
 8005a04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a08:	f383 8811 	msr	BASEPRI, r3
 8005a0c:	f3bf 8f6f 	isb	sy
 8005a10:	f3bf 8f4f 	dsb	sy
 8005a14:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005a16:	bf00      	nop
 8005a18:	bf00      	nop
 8005a1a:	e7fd      	b.n	8005a18 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	2b02      	cmp	r3, #2
 8005a20:	d103      	bne.n	8005a2a <xQueueGenericSend+0x72>
 8005a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d101      	bne.n	8005a2e <xQueueGenericSend+0x76>
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	e000      	b.n	8005a30 <xQueueGenericSend+0x78>
 8005a2e:	2300      	movs	r3, #0
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d10b      	bne.n	8005a4c <xQueueGenericSend+0x94>
	__asm volatile
 8005a34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a38:	f383 8811 	msr	BASEPRI, r3
 8005a3c:	f3bf 8f6f 	isb	sy
 8005a40:	f3bf 8f4f 	dsb	sy
 8005a44:	623b      	str	r3, [r7, #32]
}
 8005a46:	bf00      	nop
 8005a48:	bf00      	nop
 8005a4a:	e7fd      	b.n	8005a48 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005a4c:	f001 f9fc 	bl	8006e48 <xTaskGetSchedulerState>
 8005a50:	4603      	mov	r3, r0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d102      	bne.n	8005a5c <xQueueGenericSend+0xa4>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d101      	bne.n	8005a60 <xQueueGenericSend+0xa8>
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e000      	b.n	8005a62 <xQueueGenericSend+0xaa>
 8005a60:	2300      	movs	r3, #0
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d10b      	bne.n	8005a7e <xQueueGenericSend+0xc6>
	__asm volatile
 8005a66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a6a:	f383 8811 	msr	BASEPRI, r3
 8005a6e:	f3bf 8f6f 	isb	sy
 8005a72:	f3bf 8f4f 	dsb	sy
 8005a76:	61fb      	str	r3, [r7, #28]
}
 8005a78:	bf00      	nop
 8005a7a:	bf00      	nop
 8005a7c:	e7fd      	b.n	8005a7a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005a7e:	f001 ff53 	bl	8007928 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d302      	bcc.n	8005a94 <xQueueGenericSend+0xdc>
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	2b02      	cmp	r3, #2
 8005a92:	d129      	bne.n	8005ae8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005a94:	683a      	ldr	r2, [r7, #0]
 8005a96:	68b9      	ldr	r1, [r7, #8]
 8005a98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005a9a:	f000 fa0f 	bl	8005ebc <prvCopyDataToQueue>
 8005a9e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d010      	beq.n	8005aca <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aaa:	3324      	adds	r3, #36	@ 0x24
 8005aac:	4618      	mov	r0, r3
 8005aae:	f001 f805 	bl	8006abc <xTaskRemoveFromEventList>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d013      	beq.n	8005ae0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005ab8:	4b3f      	ldr	r3, [pc, #252]	@ (8005bb8 <xQueueGenericSend+0x200>)
 8005aba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005abe:	601a      	str	r2, [r3, #0]
 8005ac0:	f3bf 8f4f 	dsb	sy
 8005ac4:	f3bf 8f6f 	isb	sy
 8005ac8:	e00a      	b.n	8005ae0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005aca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d007      	beq.n	8005ae0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005ad0:	4b39      	ldr	r3, [pc, #228]	@ (8005bb8 <xQueueGenericSend+0x200>)
 8005ad2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ad6:	601a      	str	r2, [r3, #0]
 8005ad8:	f3bf 8f4f 	dsb	sy
 8005adc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005ae0:	f001 ff54 	bl	800798c <vPortExitCritical>
				return pdPASS;
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	e063      	b.n	8005bb0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d103      	bne.n	8005af6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005aee:	f001 ff4d 	bl	800798c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005af2:	2300      	movs	r3, #0
 8005af4:	e05c      	b.n	8005bb0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005af6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d106      	bne.n	8005b0a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005afc:	f107 0314 	add.w	r3, r7, #20
 8005b00:	4618      	mov	r0, r3
 8005b02:	f001 f83f 	bl	8006b84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005b06:	2301      	movs	r3, #1
 8005b08:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005b0a:	f001 ff3f 	bl	800798c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005b0e:	f000 fda7 	bl	8006660 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005b12:	f001 ff09 	bl	8007928 <vPortEnterCritical>
 8005b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b18:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005b1c:	b25b      	sxtb	r3, r3
 8005b1e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b22:	d103      	bne.n	8005b2c <xQueueGenericSend+0x174>
 8005b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b26:	2200      	movs	r2, #0
 8005b28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b2e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b32:	b25b      	sxtb	r3, r3
 8005b34:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b38:	d103      	bne.n	8005b42 <xQueueGenericSend+0x18a>
 8005b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b42:	f001 ff23 	bl	800798c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005b46:	1d3a      	adds	r2, r7, #4
 8005b48:	f107 0314 	add.w	r3, r7, #20
 8005b4c:	4611      	mov	r1, r2
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f001 f82e 	bl	8006bb0 <xTaskCheckForTimeOut>
 8005b54:	4603      	mov	r3, r0
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d124      	bne.n	8005ba4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005b5a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005b5c:	f000 faa6 	bl	80060ac <prvIsQueueFull>
 8005b60:	4603      	mov	r3, r0
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d018      	beq.n	8005b98 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b68:	3310      	adds	r3, #16
 8005b6a:	687a      	ldr	r2, [r7, #4]
 8005b6c:	4611      	mov	r1, r2
 8005b6e:	4618      	mov	r0, r3
 8005b70:	f000 ff52 	bl	8006a18 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005b74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005b76:	f000 fa31 	bl	8005fdc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005b7a:	f000 fd7f 	bl	800667c <xTaskResumeAll>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	f47f af7c 	bne.w	8005a7e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005b86:	4b0c      	ldr	r3, [pc, #48]	@ (8005bb8 <xQueueGenericSend+0x200>)
 8005b88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b8c:	601a      	str	r2, [r3, #0]
 8005b8e:	f3bf 8f4f 	dsb	sy
 8005b92:	f3bf 8f6f 	isb	sy
 8005b96:	e772      	b.n	8005a7e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005b98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005b9a:	f000 fa1f 	bl	8005fdc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005b9e:	f000 fd6d 	bl	800667c <xTaskResumeAll>
 8005ba2:	e76c      	b.n	8005a7e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005ba4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005ba6:	f000 fa19 	bl	8005fdc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005baa:	f000 fd67 	bl	800667c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005bae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3738      	adds	r7, #56	@ 0x38
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}
 8005bb8:	e000ed04 	.word	0xe000ed04

08005bbc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b090      	sub	sp, #64	@ 0x40
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	60f8      	str	r0, [r7, #12]
 8005bc4:	60b9      	str	r1, [r7, #8]
 8005bc6:	607a      	str	r2, [r7, #4]
 8005bc8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d10b      	bne.n	8005bec <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005bd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bd8:	f383 8811 	msr	BASEPRI, r3
 8005bdc:	f3bf 8f6f 	isb	sy
 8005be0:	f3bf 8f4f 	dsb	sy
 8005be4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005be6:	bf00      	nop
 8005be8:	bf00      	nop
 8005bea:	e7fd      	b.n	8005be8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d103      	bne.n	8005bfa <xQueueGenericSendFromISR+0x3e>
 8005bf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d101      	bne.n	8005bfe <xQueueGenericSendFromISR+0x42>
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	e000      	b.n	8005c00 <xQueueGenericSendFromISR+0x44>
 8005bfe:	2300      	movs	r3, #0
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d10b      	bne.n	8005c1c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005c04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c08:	f383 8811 	msr	BASEPRI, r3
 8005c0c:	f3bf 8f6f 	isb	sy
 8005c10:	f3bf 8f4f 	dsb	sy
 8005c14:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005c16:	bf00      	nop
 8005c18:	bf00      	nop
 8005c1a:	e7fd      	b.n	8005c18 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	2b02      	cmp	r3, #2
 8005c20:	d103      	bne.n	8005c2a <xQueueGenericSendFromISR+0x6e>
 8005c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c26:	2b01      	cmp	r3, #1
 8005c28:	d101      	bne.n	8005c2e <xQueueGenericSendFromISR+0x72>
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	e000      	b.n	8005c30 <xQueueGenericSendFromISR+0x74>
 8005c2e:	2300      	movs	r3, #0
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d10b      	bne.n	8005c4c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005c34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c38:	f383 8811 	msr	BASEPRI, r3
 8005c3c:	f3bf 8f6f 	isb	sy
 8005c40:	f3bf 8f4f 	dsb	sy
 8005c44:	623b      	str	r3, [r7, #32]
}
 8005c46:	bf00      	nop
 8005c48:	bf00      	nop
 8005c4a:	e7fd      	b.n	8005c48 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005c4c:	f001 ff4c 	bl	8007ae8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005c50:	f3ef 8211 	mrs	r2, BASEPRI
 8005c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c58:	f383 8811 	msr	BASEPRI, r3
 8005c5c:	f3bf 8f6f 	isb	sy
 8005c60:	f3bf 8f4f 	dsb	sy
 8005c64:	61fa      	str	r2, [r7, #28]
 8005c66:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005c68:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005c6a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005c6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c6e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c74:	429a      	cmp	r2, r3
 8005c76:	d302      	bcc.n	8005c7e <xQueueGenericSendFromISR+0xc2>
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	2b02      	cmp	r3, #2
 8005c7c:	d12f      	bne.n	8005cde <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005c7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c80:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005c84:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005c88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005c8e:	683a      	ldr	r2, [r7, #0]
 8005c90:	68b9      	ldr	r1, [r7, #8]
 8005c92:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005c94:	f000 f912 	bl	8005ebc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005c98:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005c9c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ca0:	d112      	bne.n	8005cc8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005ca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d016      	beq.n	8005cd8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005caa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cac:	3324      	adds	r3, #36	@ 0x24
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f000 ff04 	bl	8006abc <xTaskRemoveFromEventList>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d00e      	beq.n	8005cd8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d00b      	beq.n	8005cd8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	601a      	str	r2, [r3, #0]
 8005cc6:	e007      	b.n	8005cd8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005cc8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005ccc:	3301      	adds	r3, #1
 8005cce:	b2db      	uxtb	r3, r3
 8005cd0:	b25a      	sxtb	r2, r3
 8005cd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005cdc:	e001      	b.n	8005ce2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ce2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ce4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005cec:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005cee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	3740      	adds	r7, #64	@ 0x40
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bd80      	pop	{r7, pc}

08005cf8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b08c      	sub	sp, #48	@ 0x30
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	60f8      	str	r0, [r7, #12]
 8005d00:	60b9      	str	r1, [r7, #8]
 8005d02:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005d04:	2300      	movs	r3, #0
 8005d06:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005d0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d10b      	bne.n	8005d2a <xQueueReceive+0x32>
	__asm volatile
 8005d12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d16:	f383 8811 	msr	BASEPRI, r3
 8005d1a:	f3bf 8f6f 	isb	sy
 8005d1e:	f3bf 8f4f 	dsb	sy
 8005d22:	623b      	str	r3, [r7, #32]
}
 8005d24:	bf00      	nop
 8005d26:	bf00      	nop
 8005d28:	e7fd      	b.n	8005d26 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d103      	bne.n	8005d38 <xQueueReceive+0x40>
 8005d30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d101      	bne.n	8005d3c <xQueueReceive+0x44>
 8005d38:	2301      	movs	r3, #1
 8005d3a:	e000      	b.n	8005d3e <xQueueReceive+0x46>
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d10b      	bne.n	8005d5a <xQueueReceive+0x62>
	__asm volatile
 8005d42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d46:	f383 8811 	msr	BASEPRI, r3
 8005d4a:	f3bf 8f6f 	isb	sy
 8005d4e:	f3bf 8f4f 	dsb	sy
 8005d52:	61fb      	str	r3, [r7, #28]
}
 8005d54:	bf00      	nop
 8005d56:	bf00      	nop
 8005d58:	e7fd      	b.n	8005d56 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005d5a:	f001 f875 	bl	8006e48 <xTaskGetSchedulerState>
 8005d5e:	4603      	mov	r3, r0
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d102      	bne.n	8005d6a <xQueueReceive+0x72>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d101      	bne.n	8005d6e <xQueueReceive+0x76>
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	e000      	b.n	8005d70 <xQueueReceive+0x78>
 8005d6e:	2300      	movs	r3, #0
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d10b      	bne.n	8005d8c <xQueueReceive+0x94>
	__asm volatile
 8005d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d78:	f383 8811 	msr	BASEPRI, r3
 8005d7c:	f3bf 8f6f 	isb	sy
 8005d80:	f3bf 8f4f 	dsb	sy
 8005d84:	61bb      	str	r3, [r7, #24]
}
 8005d86:	bf00      	nop
 8005d88:	bf00      	nop
 8005d8a:	e7fd      	b.n	8005d88 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005d8c:	f001 fdcc 	bl	8007928 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d94:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d01f      	beq.n	8005ddc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005d9c:	68b9      	ldr	r1, [r7, #8]
 8005d9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005da0:	f000 f8f6 	bl	8005f90 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da6:	1e5a      	subs	r2, r3, #1
 8005da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005daa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dae:	691b      	ldr	r3, [r3, #16]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d00f      	beq.n	8005dd4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005db4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005db6:	3310      	adds	r3, #16
 8005db8:	4618      	mov	r0, r3
 8005dba:	f000 fe7f 	bl	8006abc <xTaskRemoveFromEventList>
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d007      	beq.n	8005dd4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005dc4:	4b3c      	ldr	r3, [pc, #240]	@ (8005eb8 <xQueueReceive+0x1c0>)
 8005dc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005dca:	601a      	str	r2, [r3, #0]
 8005dcc:	f3bf 8f4f 	dsb	sy
 8005dd0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005dd4:	f001 fdda 	bl	800798c <vPortExitCritical>
				return pdPASS;
 8005dd8:	2301      	movs	r3, #1
 8005dda:	e069      	b.n	8005eb0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d103      	bne.n	8005dea <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005de2:	f001 fdd3 	bl	800798c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005de6:	2300      	movs	r3, #0
 8005de8:	e062      	b.n	8005eb0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005dea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d106      	bne.n	8005dfe <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005df0:	f107 0310 	add.w	r3, r7, #16
 8005df4:	4618      	mov	r0, r3
 8005df6:	f000 fec5 	bl	8006b84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005dfe:	f001 fdc5 	bl	800798c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005e02:	f000 fc2d 	bl	8006660 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005e06:	f001 fd8f 	bl	8007928 <vPortEnterCritical>
 8005e0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e0c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005e10:	b25b      	sxtb	r3, r3
 8005e12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e16:	d103      	bne.n	8005e20 <xQueueReceive+0x128>
 8005e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e22:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e26:	b25b      	sxtb	r3, r3
 8005e28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e2c:	d103      	bne.n	8005e36 <xQueueReceive+0x13e>
 8005e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e30:	2200      	movs	r2, #0
 8005e32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005e36:	f001 fda9 	bl	800798c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005e3a:	1d3a      	adds	r2, r7, #4
 8005e3c:	f107 0310 	add.w	r3, r7, #16
 8005e40:	4611      	mov	r1, r2
 8005e42:	4618      	mov	r0, r3
 8005e44:	f000 feb4 	bl	8006bb0 <xTaskCheckForTimeOut>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d123      	bne.n	8005e96 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005e4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e50:	f000 f916 	bl	8006080 <prvIsQueueEmpty>
 8005e54:	4603      	mov	r3, r0
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d017      	beq.n	8005e8a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005e5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e5c:	3324      	adds	r3, #36	@ 0x24
 8005e5e:	687a      	ldr	r2, [r7, #4]
 8005e60:	4611      	mov	r1, r2
 8005e62:	4618      	mov	r0, r3
 8005e64:	f000 fdd8 	bl	8006a18 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005e68:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e6a:	f000 f8b7 	bl	8005fdc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005e6e:	f000 fc05 	bl	800667c <xTaskResumeAll>
 8005e72:	4603      	mov	r3, r0
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d189      	bne.n	8005d8c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005e78:	4b0f      	ldr	r3, [pc, #60]	@ (8005eb8 <xQueueReceive+0x1c0>)
 8005e7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e7e:	601a      	str	r2, [r3, #0]
 8005e80:	f3bf 8f4f 	dsb	sy
 8005e84:	f3bf 8f6f 	isb	sy
 8005e88:	e780      	b.n	8005d8c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005e8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e8c:	f000 f8a6 	bl	8005fdc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005e90:	f000 fbf4 	bl	800667c <xTaskResumeAll>
 8005e94:	e77a      	b.n	8005d8c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005e96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e98:	f000 f8a0 	bl	8005fdc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005e9c:	f000 fbee 	bl	800667c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005ea0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ea2:	f000 f8ed 	bl	8006080 <prvIsQueueEmpty>
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	f43f af6f 	beq.w	8005d8c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005eae:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	3730      	adds	r7, #48	@ 0x30
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bd80      	pop	{r7, pc}
 8005eb8:	e000ed04 	.word	0xe000ed04

08005ebc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b086      	sub	sp, #24
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	60f8      	str	r0, [r7, #12]
 8005ec4:	60b9      	str	r1, [r7, #8]
 8005ec6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ed0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d10d      	bne.n	8005ef6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d14d      	bne.n	8005f7e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f000 ffcc 	bl	8006e84 <xTaskPriorityDisinherit>
 8005eec:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	609a      	str	r2, [r3, #8]
 8005ef4:	e043      	b.n	8005f7e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d119      	bne.n	8005f30 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	6858      	ldr	r0, [r3, #4]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f04:	461a      	mov	r2, r3
 8005f06:	68b9      	ldr	r1, [r7, #8]
 8005f08:	f002 fb01 	bl	800850e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	685a      	ldr	r2, [r3, #4]
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f14:	441a      	add	r2, r3
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	685a      	ldr	r2, [r3, #4]
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	689b      	ldr	r3, [r3, #8]
 8005f22:	429a      	cmp	r2, r3
 8005f24:	d32b      	bcc.n	8005f7e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681a      	ldr	r2, [r3, #0]
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	605a      	str	r2, [r3, #4]
 8005f2e:	e026      	b.n	8005f7e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	68d8      	ldr	r0, [r3, #12]
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f38:	461a      	mov	r2, r3
 8005f3a:	68b9      	ldr	r1, [r7, #8]
 8005f3c:	f002 fae7 	bl	800850e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	68da      	ldr	r2, [r3, #12]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f48:	425b      	negs	r3, r3
 8005f4a:	441a      	add	r2, r3
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	68da      	ldr	r2, [r3, #12]
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	429a      	cmp	r2, r3
 8005f5a:	d207      	bcs.n	8005f6c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	689a      	ldr	r2, [r3, #8]
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f64:	425b      	negs	r3, r3
 8005f66:	441a      	add	r2, r3
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2b02      	cmp	r3, #2
 8005f70:	d105      	bne.n	8005f7e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005f72:	693b      	ldr	r3, [r7, #16]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d002      	beq.n	8005f7e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005f78:	693b      	ldr	r3, [r7, #16]
 8005f7a:	3b01      	subs	r3, #1
 8005f7c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	1c5a      	adds	r2, r3, #1
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005f86:	697b      	ldr	r3, [r7, #20]
}
 8005f88:	4618      	mov	r0, r3
 8005f8a:	3718      	adds	r7, #24
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	bd80      	pop	{r7, pc}

08005f90 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b082      	sub	sp, #8
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
 8005f98:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d018      	beq.n	8005fd4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	68da      	ldr	r2, [r3, #12]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005faa:	441a      	add	r2, r3
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	68da      	ldr	r2, [r3, #12]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	429a      	cmp	r2, r3
 8005fba:	d303      	bcc.n	8005fc4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681a      	ldr	r2, [r3, #0]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	68d9      	ldr	r1, [r3, #12]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fcc:	461a      	mov	r2, r3
 8005fce:	6838      	ldr	r0, [r7, #0]
 8005fd0:	f002 fa9d 	bl	800850e <memcpy>
	}
}
 8005fd4:	bf00      	nop
 8005fd6:	3708      	adds	r7, #8
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bd80      	pop	{r7, pc}

08005fdc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b084      	sub	sp, #16
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005fe4:	f001 fca0 	bl	8007928 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005fee:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005ff0:	e011      	b.n	8006016 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d012      	beq.n	8006020 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	3324      	adds	r3, #36	@ 0x24
 8005ffe:	4618      	mov	r0, r3
 8006000:	f000 fd5c 	bl	8006abc <xTaskRemoveFromEventList>
 8006004:	4603      	mov	r3, r0
 8006006:	2b00      	cmp	r3, #0
 8006008:	d001      	beq.n	800600e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800600a:	f000 fe35 	bl	8006c78 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800600e:	7bfb      	ldrb	r3, [r7, #15]
 8006010:	3b01      	subs	r3, #1
 8006012:	b2db      	uxtb	r3, r3
 8006014:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006016:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800601a:	2b00      	cmp	r3, #0
 800601c:	dce9      	bgt.n	8005ff2 <prvUnlockQueue+0x16>
 800601e:	e000      	b.n	8006022 <prvUnlockQueue+0x46>
					break;
 8006020:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	22ff      	movs	r2, #255	@ 0xff
 8006026:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800602a:	f001 fcaf 	bl	800798c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800602e:	f001 fc7b 	bl	8007928 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006038:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800603a:	e011      	b.n	8006060 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	691b      	ldr	r3, [r3, #16]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d012      	beq.n	800606a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	3310      	adds	r3, #16
 8006048:	4618      	mov	r0, r3
 800604a:	f000 fd37 	bl	8006abc <xTaskRemoveFromEventList>
 800604e:	4603      	mov	r3, r0
 8006050:	2b00      	cmp	r3, #0
 8006052:	d001      	beq.n	8006058 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006054:	f000 fe10 	bl	8006c78 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006058:	7bbb      	ldrb	r3, [r7, #14]
 800605a:	3b01      	subs	r3, #1
 800605c:	b2db      	uxtb	r3, r3
 800605e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006060:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006064:	2b00      	cmp	r3, #0
 8006066:	dce9      	bgt.n	800603c <prvUnlockQueue+0x60>
 8006068:	e000      	b.n	800606c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800606a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	22ff      	movs	r2, #255	@ 0xff
 8006070:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006074:	f001 fc8a 	bl	800798c <vPortExitCritical>
}
 8006078:	bf00      	nop
 800607a:	3710      	adds	r7, #16
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}

08006080 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b084      	sub	sp, #16
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006088:	f001 fc4e 	bl	8007928 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006090:	2b00      	cmp	r3, #0
 8006092:	d102      	bne.n	800609a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006094:	2301      	movs	r3, #1
 8006096:	60fb      	str	r3, [r7, #12]
 8006098:	e001      	b.n	800609e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800609a:	2300      	movs	r3, #0
 800609c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800609e:	f001 fc75 	bl	800798c <vPortExitCritical>

	return xReturn;
 80060a2:	68fb      	ldr	r3, [r7, #12]
}
 80060a4:	4618      	mov	r0, r3
 80060a6:	3710      	adds	r7, #16
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bd80      	pop	{r7, pc}

080060ac <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b084      	sub	sp, #16
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80060b4:	f001 fc38 	bl	8007928 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060c0:	429a      	cmp	r2, r3
 80060c2:	d102      	bne.n	80060ca <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80060c4:	2301      	movs	r3, #1
 80060c6:	60fb      	str	r3, [r7, #12]
 80060c8:	e001      	b.n	80060ce <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80060ca:	2300      	movs	r3, #0
 80060cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80060ce:	f001 fc5d 	bl	800798c <vPortExitCritical>

	return xReturn;
 80060d2:	68fb      	ldr	r3, [r7, #12]
}
 80060d4:	4618      	mov	r0, r3
 80060d6:	3710      	adds	r7, #16
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}

080060dc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80060dc:	b480      	push	{r7}
 80060de:	b085      	sub	sp, #20
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
 80060e4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80060e6:	2300      	movs	r3, #0
 80060e8:	60fb      	str	r3, [r7, #12]
 80060ea:	e014      	b.n	8006116 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80060ec:	4a0f      	ldr	r2, [pc, #60]	@ (800612c <vQueueAddToRegistry+0x50>)
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d10b      	bne.n	8006110 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80060f8:	490c      	ldr	r1, [pc, #48]	@ (800612c <vQueueAddToRegistry+0x50>)
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	683a      	ldr	r2, [r7, #0]
 80060fe:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006102:	4a0a      	ldr	r2, [pc, #40]	@ (800612c <vQueueAddToRegistry+0x50>)
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	00db      	lsls	r3, r3, #3
 8006108:	4413      	add	r3, r2
 800610a:	687a      	ldr	r2, [r7, #4]
 800610c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800610e:	e006      	b.n	800611e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	3301      	adds	r3, #1
 8006114:	60fb      	str	r3, [r7, #12]
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	2b07      	cmp	r3, #7
 800611a:	d9e7      	bls.n	80060ec <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800611c:	bf00      	nop
 800611e:	bf00      	nop
 8006120:	3714      	adds	r7, #20
 8006122:	46bd      	mov	sp, r7
 8006124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006128:	4770      	bx	lr
 800612a:	bf00      	nop
 800612c:	200009a4 	.word	0x200009a4

08006130 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006130:	b580      	push	{r7, lr}
 8006132:	b086      	sub	sp, #24
 8006134:	af00      	add	r7, sp, #0
 8006136:	60f8      	str	r0, [r7, #12]
 8006138:	60b9      	str	r1, [r7, #8]
 800613a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006140:	f001 fbf2 	bl	8007928 <vPortEnterCritical>
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800614a:	b25b      	sxtb	r3, r3
 800614c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006150:	d103      	bne.n	800615a <vQueueWaitForMessageRestricted+0x2a>
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	2200      	movs	r2, #0
 8006156:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800615a:	697b      	ldr	r3, [r7, #20]
 800615c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006160:	b25b      	sxtb	r3, r3
 8006162:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006166:	d103      	bne.n	8006170 <vQueueWaitForMessageRestricted+0x40>
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	2200      	movs	r2, #0
 800616c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006170:	f001 fc0c 	bl	800798c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006178:	2b00      	cmp	r3, #0
 800617a:	d106      	bne.n	800618a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800617c:	697b      	ldr	r3, [r7, #20]
 800617e:	3324      	adds	r3, #36	@ 0x24
 8006180:	687a      	ldr	r2, [r7, #4]
 8006182:	68b9      	ldr	r1, [r7, #8]
 8006184:	4618      	mov	r0, r3
 8006186:	f000 fc6d 	bl	8006a64 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800618a:	6978      	ldr	r0, [r7, #20]
 800618c:	f7ff ff26 	bl	8005fdc <prvUnlockQueue>
	}
 8006190:	bf00      	nop
 8006192:	3718      	adds	r7, #24
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}

08006198 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006198:	b580      	push	{r7, lr}
 800619a:	b08e      	sub	sp, #56	@ 0x38
 800619c:	af04      	add	r7, sp, #16
 800619e:	60f8      	str	r0, [r7, #12]
 80061a0:	60b9      	str	r1, [r7, #8]
 80061a2:	607a      	str	r2, [r7, #4]
 80061a4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80061a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d10b      	bne.n	80061c4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80061ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b0:	f383 8811 	msr	BASEPRI, r3
 80061b4:	f3bf 8f6f 	isb	sy
 80061b8:	f3bf 8f4f 	dsb	sy
 80061bc:	623b      	str	r3, [r7, #32]
}
 80061be:	bf00      	nop
 80061c0:	bf00      	nop
 80061c2:	e7fd      	b.n	80061c0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80061c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d10b      	bne.n	80061e2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80061ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ce:	f383 8811 	msr	BASEPRI, r3
 80061d2:	f3bf 8f6f 	isb	sy
 80061d6:	f3bf 8f4f 	dsb	sy
 80061da:	61fb      	str	r3, [r7, #28]
}
 80061dc:	bf00      	nop
 80061de:	bf00      	nop
 80061e0:	e7fd      	b.n	80061de <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80061e2:	23a8      	movs	r3, #168	@ 0xa8
 80061e4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	2ba8      	cmp	r3, #168	@ 0xa8
 80061ea:	d00b      	beq.n	8006204 <xTaskCreateStatic+0x6c>
	__asm volatile
 80061ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061f0:	f383 8811 	msr	BASEPRI, r3
 80061f4:	f3bf 8f6f 	isb	sy
 80061f8:	f3bf 8f4f 	dsb	sy
 80061fc:	61bb      	str	r3, [r7, #24]
}
 80061fe:	bf00      	nop
 8006200:	bf00      	nop
 8006202:	e7fd      	b.n	8006200 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006204:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006208:	2b00      	cmp	r3, #0
 800620a:	d01e      	beq.n	800624a <xTaskCreateStatic+0xb2>
 800620c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800620e:	2b00      	cmp	r3, #0
 8006210:	d01b      	beq.n	800624a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006214:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006218:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800621a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800621c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800621e:	2202      	movs	r2, #2
 8006220:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006224:	2300      	movs	r3, #0
 8006226:	9303      	str	r3, [sp, #12]
 8006228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800622a:	9302      	str	r3, [sp, #8]
 800622c:	f107 0314 	add.w	r3, r7, #20
 8006230:	9301      	str	r3, [sp, #4]
 8006232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006234:	9300      	str	r3, [sp, #0]
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	687a      	ldr	r2, [r7, #4]
 800623a:	68b9      	ldr	r1, [r7, #8]
 800623c:	68f8      	ldr	r0, [r7, #12]
 800623e:	f000 f851 	bl	80062e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006242:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006244:	f000 f8f6 	bl	8006434 <prvAddNewTaskToReadyList>
 8006248:	e001      	b.n	800624e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800624a:	2300      	movs	r3, #0
 800624c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800624e:	697b      	ldr	r3, [r7, #20]
	}
 8006250:	4618      	mov	r0, r3
 8006252:	3728      	adds	r7, #40	@ 0x28
 8006254:	46bd      	mov	sp, r7
 8006256:	bd80      	pop	{r7, pc}

08006258 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006258:	b580      	push	{r7, lr}
 800625a:	b08c      	sub	sp, #48	@ 0x30
 800625c:	af04      	add	r7, sp, #16
 800625e:	60f8      	str	r0, [r7, #12]
 8006260:	60b9      	str	r1, [r7, #8]
 8006262:	603b      	str	r3, [r7, #0]
 8006264:	4613      	mov	r3, r2
 8006266:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006268:	88fb      	ldrh	r3, [r7, #6]
 800626a:	009b      	lsls	r3, r3, #2
 800626c:	4618      	mov	r0, r3
 800626e:	f001 fc7d 	bl	8007b6c <pvPortMalloc>
 8006272:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d00e      	beq.n	8006298 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800627a:	20a8      	movs	r0, #168	@ 0xa8
 800627c:	f001 fc76 	bl	8007b6c <pvPortMalloc>
 8006280:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006282:	69fb      	ldr	r3, [r7, #28]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d003      	beq.n	8006290 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006288:	69fb      	ldr	r3, [r7, #28]
 800628a:	697a      	ldr	r2, [r7, #20]
 800628c:	631a      	str	r2, [r3, #48]	@ 0x30
 800628e:	e005      	b.n	800629c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006290:	6978      	ldr	r0, [r7, #20]
 8006292:	f001 fd39 	bl	8007d08 <vPortFree>
 8006296:	e001      	b.n	800629c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006298:	2300      	movs	r3, #0
 800629a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800629c:	69fb      	ldr	r3, [r7, #28]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d017      	beq.n	80062d2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80062a2:	69fb      	ldr	r3, [r7, #28]
 80062a4:	2200      	movs	r2, #0
 80062a6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80062aa:	88fa      	ldrh	r2, [r7, #6]
 80062ac:	2300      	movs	r3, #0
 80062ae:	9303      	str	r3, [sp, #12]
 80062b0:	69fb      	ldr	r3, [r7, #28]
 80062b2:	9302      	str	r3, [sp, #8]
 80062b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062b6:	9301      	str	r3, [sp, #4]
 80062b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ba:	9300      	str	r3, [sp, #0]
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	68b9      	ldr	r1, [r7, #8]
 80062c0:	68f8      	ldr	r0, [r7, #12]
 80062c2:	f000 f80f 	bl	80062e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80062c6:	69f8      	ldr	r0, [r7, #28]
 80062c8:	f000 f8b4 	bl	8006434 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80062cc:	2301      	movs	r3, #1
 80062ce:	61bb      	str	r3, [r7, #24]
 80062d0:	e002      	b.n	80062d8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80062d2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80062d6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80062d8:	69bb      	ldr	r3, [r7, #24]
	}
 80062da:	4618      	mov	r0, r3
 80062dc:	3720      	adds	r7, #32
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}
	...

080062e4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b088      	sub	sp, #32
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	60f8      	str	r0, [r7, #12]
 80062ec:	60b9      	str	r1, [r7, #8]
 80062ee:	607a      	str	r2, [r7, #4]
 80062f0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80062f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062f4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	009b      	lsls	r3, r3, #2
 80062fa:	461a      	mov	r2, r3
 80062fc:	21a5      	movs	r1, #165	@ 0xa5
 80062fe:	f002 f82d 	bl	800835c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006304:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800630c:	3b01      	subs	r3, #1
 800630e:	009b      	lsls	r3, r3, #2
 8006310:	4413      	add	r3, r2
 8006312:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006314:	69bb      	ldr	r3, [r7, #24]
 8006316:	f023 0307 	bic.w	r3, r3, #7
 800631a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800631c:	69bb      	ldr	r3, [r7, #24]
 800631e:	f003 0307 	and.w	r3, r3, #7
 8006322:	2b00      	cmp	r3, #0
 8006324:	d00b      	beq.n	800633e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800632a:	f383 8811 	msr	BASEPRI, r3
 800632e:	f3bf 8f6f 	isb	sy
 8006332:	f3bf 8f4f 	dsb	sy
 8006336:	617b      	str	r3, [r7, #20]
}
 8006338:	bf00      	nop
 800633a:	bf00      	nop
 800633c:	e7fd      	b.n	800633a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d01f      	beq.n	8006384 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006344:	2300      	movs	r3, #0
 8006346:	61fb      	str	r3, [r7, #28]
 8006348:	e012      	b.n	8006370 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800634a:	68ba      	ldr	r2, [r7, #8]
 800634c:	69fb      	ldr	r3, [r7, #28]
 800634e:	4413      	add	r3, r2
 8006350:	7819      	ldrb	r1, [r3, #0]
 8006352:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006354:	69fb      	ldr	r3, [r7, #28]
 8006356:	4413      	add	r3, r2
 8006358:	3334      	adds	r3, #52	@ 0x34
 800635a:	460a      	mov	r2, r1
 800635c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800635e:	68ba      	ldr	r2, [r7, #8]
 8006360:	69fb      	ldr	r3, [r7, #28]
 8006362:	4413      	add	r3, r2
 8006364:	781b      	ldrb	r3, [r3, #0]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d006      	beq.n	8006378 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800636a:	69fb      	ldr	r3, [r7, #28]
 800636c:	3301      	adds	r3, #1
 800636e:	61fb      	str	r3, [r7, #28]
 8006370:	69fb      	ldr	r3, [r7, #28]
 8006372:	2b0f      	cmp	r3, #15
 8006374:	d9e9      	bls.n	800634a <prvInitialiseNewTask+0x66>
 8006376:	e000      	b.n	800637a <prvInitialiseNewTask+0x96>
			{
				break;
 8006378:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800637a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800637c:	2200      	movs	r2, #0
 800637e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006382:	e003      	b.n	800638c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006386:	2200      	movs	r2, #0
 8006388:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800638c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800638e:	2b37      	cmp	r3, #55	@ 0x37
 8006390:	d901      	bls.n	8006396 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006392:	2337      	movs	r3, #55	@ 0x37
 8006394:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006398:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800639a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800639c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800639e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80063a0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80063a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063a4:	2200      	movs	r2, #0
 80063a6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80063a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063aa:	3304      	adds	r3, #4
 80063ac:	4618      	mov	r0, r3
 80063ae:	f7ff f929 	bl	8005604 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80063b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063b4:	3318      	adds	r3, #24
 80063b6:	4618      	mov	r0, r3
 80063b8:	f7ff f924 	bl	8005604 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80063bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063c0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80063c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063c4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80063c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80063cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063d0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80063d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063d4:	2200      	movs	r2, #0
 80063d6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80063da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063dc:	2200      	movs	r2, #0
 80063de:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80063e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063e4:	3354      	adds	r3, #84	@ 0x54
 80063e6:	224c      	movs	r2, #76	@ 0x4c
 80063e8:	2100      	movs	r1, #0
 80063ea:	4618      	mov	r0, r3
 80063ec:	f001 ffb6 	bl	800835c <memset>
 80063f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063f2:	4a0d      	ldr	r2, [pc, #52]	@ (8006428 <prvInitialiseNewTask+0x144>)
 80063f4:	659a      	str	r2, [r3, #88]	@ 0x58
 80063f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063f8:	4a0c      	ldr	r2, [pc, #48]	@ (800642c <prvInitialiseNewTask+0x148>)
 80063fa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80063fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063fe:	4a0c      	ldr	r2, [pc, #48]	@ (8006430 <prvInitialiseNewTask+0x14c>)
 8006400:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006402:	683a      	ldr	r2, [r7, #0]
 8006404:	68f9      	ldr	r1, [r7, #12]
 8006406:	69b8      	ldr	r0, [r7, #24]
 8006408:	f001 f95a 	bl	80076c0 <pxPortInitialiseStack>
 800640c:	4602      	mov	r2, r0
 800640e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006410:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006412:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006414:	2b00      	cmp	r3, #0
 8006416:	d002      	beq.n	800641e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800641a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800641c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800641e:	bf00      	nop
 8006420:	3720      	adds	r7, #32
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}
 8006426:	bf00      	nop
 8006428:	20001c38 	.word	0x20001c38
 800642c:	20001ca0 	.word	0x20001ca0
 8006430:	20001d08 	.word	0x20001d08

08006434 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b082      	sub	sp, #8
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800643c:	f001 fa74 	bl	8007928 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006440:	4b2d      	ldr	r3, [pc, #180]	@ (80064f8 <prvAddNewTaskToReadyList+0xc4>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	3301      	adds	r3, #1
 8006446:	4a2c      	ldr	r2, [pc, #176]	@ (80064f8 <prvAddNewTaskToReadyList+0xc4>)
 8006448:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800644a:	4b2c      	ldr	r3, [pc, #176]	@ (80064fc <prvAddNewTaskToReadyList+0xc8>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d109      	bne.n	8006466 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006452:	4a2a      	ldr	r2, [pc, #168]	@ (80064fc <prvAddNewTaskToReadyList+0xc8>)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006458:	4b27      	ldr	r3, [pc, #156]	@ (80064f8 <prvAddNewTaskToReadyList+0xc4>)
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	2b01      	cmp	r3, #1
 800645e:	d110      	bne.n	8006482 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006460:	f000 fc2e 	bl	8006cc0 <prvInitialiseTaskLists>
 8006464:	e00d      	b.n	8006482 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006466:	4b26      	ldr	r3, [pc, #152]	@ (8006500 <prvAddNewTaskToReadyList+0xcc>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d109      	bne.n	8006482 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800646e:	4b23      	ldr	r3, [pc, #140]	@ (80064fc <prvAddNewTaskToReadyList+0xc8>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006478:	429a      	cmp	r2, r3
 800647a:	d802      	bhi.n	8006482 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800647c:	4a1f      	ldr	r2, [pc, #124]	@ (80064fc <prvAddNewTaskToReadyList+0xc8>)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006482:	4b20      	ldr	r3, [pc, #128]	@ (8006504 <prvAddNewTaskToReadyList+0xd0>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	3301      	adds	r3, #1
 8006488:	4a1e      	ldr	r2, [pc, #120]	@ (8006504 <prvAddNewTaskToReadyList+0xd0>)
 800648a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800648c:	4b1d      	ldr	r3, [pc, #116]	@ (8006504 <prvAddNewTaskToReadyList+0xd0>)
 800648e:	681a      	ldr	r2, [r3, #0]
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006498:	4b1b      	ldr	r3, [pc, #108]	@ (8006508 <prvAddNewTaskToReadyList+0xd4>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	429a      	cmp	r2, r3
 800649e:	d903      	bls.n	80064a8 <prvAddNewTaskToReadyList+0x74>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064a4:	4a18      	ldr	r2, [pc, #96]	@ (8006508 <prvAddNewTaskToReadyList+0xd4>)
 80064a6:	6013      	str	r3, [r2, #0]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064ac:	4613      	mov	r3, r2
 80064ae:	009b      	lsls	r3, r3, #2
 80064b0:	4413      	add	r3, r2
 80064b2:	009b      	lsls	r3, r3, #2
 80064b4:	4a15      	ldr	r2, [pc, #84]	@ (800650c <prvAddNewTaskToReadyList+0xd8>)
 80064b6:	441a      	add	r2, r3
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	3304      	adds	r3, #4
 80064bc:	4619      	mov	r1, r3
 80064be:	4610      	mov	r0, r2
 80064c0:	f7ff f8ad 	bl	800561e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80064c4:	f001 fa62 	bl	800798c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80064c8:	4b0d      	ldr	r3, [pc, #52]	@ (8006500 <prvAddNewTaskToReadyList+0xcc>)
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d00e      	beq.n	80064ee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80064d0:	4b0a      	ldr	r3, [pc, #40]	@ (80064fc <prvAddNewTaskToReadyList+0xc8>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064da:	429a      	cmp	r2, r3
 80064dc:	d207      	bcs.n	80064ee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80064de:	4b0c      	ldr	r3, [pc, #48]	@ (8006510 <prvAddNewTaskToReadyList+0xdc>)
 80064e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064e4:	601a      	str	r2, [r3, #0]
 80064e6:	f3bf 8f4f 	dsb	sy
 80064ea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80064ee:	bf00      	nop
 80064f0:	3708      	adds	r7, #8
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}
 80064f6:	bf00      	nop
 80064f8:	20000eb8 	.word	0x20000eb8
 80064fc:	200009e4 	.word	0x200009e4
 8006500:	20000ec4 	.word	0x20000ec4
 8006504:	20000ed4 	.word	0x20000ed4
 8006508:	20000ec0 	.word	0x20000ec0
 800650c:	200009e8 	.word	0x200009e8
 8006510:	e000ed04 	.word	0xe000ed04

08006514 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006514:	b580      	push	{r7, lr}
 8006516:	b084      	sub	sp, #16
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800651c:	2300      	movs	r3, #0
 800651e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d018      	beq.n	8006558 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006526:	4b14      	ldr	r3, [pc, #80]	@ (8006578 <vTaskDelay+0x64>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d00b      	beq.n	8006546 <vTaskDelay+0x32>
	__asm volatile
 800652e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006532:	f383 8811 	msr	BASEPRI, r3
 8006536:	f3bf 8f6f 	isb	sy
 800653a:	f3bf 8f4f 	dsb	sy
 800653e:	60bb      	str	r3, [r7, #8]
}
 8006540:	bf00      	nop
 8006542:	bf00      	nop
 8006544:	e7fd      	b.n	8006542 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006546:	f000 f88b 	bl	8006660 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800654a:	2100      	movs	r1, #0
 800654c:	6878      	ldr	r0, [r7, #4]
 800654e:	f000 fd09 	bl	8006f64 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006552:	f000 f893 	bl	800667c <xTaskResumeAll>
 8006556:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d107      	bne.n	800656e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800655e:	4b07      	ldr	r3, [pc, #28]	@ (800657c <vTaskDelay+0x68>)
 8006560:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006564:	601a      	str	r2, [r3, #0]
 8006566:	f3bf 8f4f 	dsb	sy
 800656a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800656e:	bf00      	nop
 8006570:	3710      	adds	r7, #16
 8006572:	46bd      	mov	sp, r7
 8006574:	bd80      	pop	{r7, pc}
 8006576:	bf00      	nop
 8006578:	20000ee0 	.word	0x20000ee0
 800657c:	e000ed04 	.word	0xe000ed04

08006580 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b08a      	sub	sp, #40	@ 0x28
 8006584:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006586:	2300      	movs	r3, #0
 8006588:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800658a:	2300      	movs	r3, #0
 800658c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800658e:	463a      	mov	r2, r7
 8006590:	1d39      	adds	r1, r7, #4
 8006592:	f107 0308 	add.w	r3, r7, #8
 8006596:	4618      	mov	r0, r3
 8006598:	f7fe ffe0 	bl	800555c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800659c:	6839      	ldr	r1, [r7, #0]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	68ba      	ldr	r2, [r7, #8]
 80065a2:	9202      	str	r2, [sp, #8]
 80065a4:	9301      	str	r3, [sp, #4]
 80065a6:	2300      	movs	r3, #0
 80065a8:	9300      	str	r3, [sp, #0]
 80065aa:	2300      	movs	r3, #0
 80065ac:	460a      	mov	r2, r1
 80065ae:	4924      	ldr	r1, [pc, #144]	@ (8006640 <vTaskStartScheduler+0xc0>)
 80065b0:	4824      	ldr	r0, [pc, #144]	@ (8006644 <vTaskStartScheduler+0xc4>)
 80065b2:	f7ff fdf1 	bl	8006198 <xTaskCreateStatic>
 80065b6:	4603      	mov	r3, r0
 80065b8:	4a23      	ldr	r2, [pc, #140]	@ (8006648 <vTaskStartScheduler+0xc8>)
 80065ba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80065bc:	4b22      	ldr	r3, [pc, #136]	@ (8006648 <vTaskStartScheduler+0xc8>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d002      	beq.n	80065ca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80065c4:	2301      	movs	r3, #1
 80065c6:	617b      	str	r3, [r7, #20]
 80065c8:	e001      	b.n	80065ce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80065ca:	2300      	movs	r3, #0
 80065cc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	2b01      	cmp	r3, #1
 80065d2:	d102      	bne.n	80065da <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80065d4:	f000 fd1a 	bl	800700c <xTimerCreateTimerTask>
 80065d8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80065da:	697b      	ldr	r3, [r7, #20]
 80065dc:	2b01      	cmp	r3, #1
 80065de:	d11b      	bne.n	8006618 <vTaskStartScheduler+0x98>
	__asm volatile
 80065e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065e4:	f383 8811 	msr	BASEPRI, r3
 80065e8:	f3bf 8f6f 	isb	sy
 80065ec:	f3bf 8f4f 	dsb	sy
 80065f0:	613b      	str	r3, [r7, #16]
}
 80065f2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80065f4:	4b15      	ldr	r3, [pc, #84]	@ (800664c <vTaskStartScheduler+0xcc>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	3354      	adds	r3, #84	@ 0x54
 80065fa:	4a15      	ldr	r2, [pc, #84]	@ (8006650 <vTaskStartScheduler+0xd0>)
 80065fc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80065fe:	4b15      	ldr	r3, [pc, #84]	@ (8006654 <vTaskStartScheduler+0xd4>)
 8006600:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006604:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006606:	4b14      	ldr	r3, [pc, #80]	@ (8006658 <vTaskStartScheduler+0xd8>)
 8006608:	2201      	movs	r2, #1
 800660a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800660c:	4b13      	ldr	r3, [pc, #76]	@ (800665c <vTaskStartScheduler+0xdc>)
 800660e:	2200      	movs	r2, #0
 8006610:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006612:	f001 f8e5 	bl	80077e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006616:	e00f      	b.n	8006638 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800661e:	d10b      	bne.n	8006638 <vTaskStartScheduler+0xb8>
	__asm volatile
 8006620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006624:	f383 8811 	msr	BASEPRI, r3
 8006628:	f3bf 8f6f 	isb	sy
 800662c:	f3bf 8f4f 	dsb	sy
 8006630:	60fb      	str	r3, [r7, #12]
}
 8006632:	bf00      	nop
 8006634:	bf00      	nop
 8006636:	e7fd      	b.n	8006634 <vTaskStartScheduler+0xb4>
}
 8006638:	bf00      	nop
 800663a:	3718      	adds	r7, #24
 800663c:	46bd      	mov	sp, r7
 800663e:	bd80      	pop	{r7, pc}
 8006640:	08009110 	.word	0x08009110
 8006644:	08006c91 	.word	0x08006c91
 8006648:	20000edc 	.word	0x20000edc
 800664c:	200009e4 	.word	0x200009e4
 8006650:	20000034 	.word	0x20000034
 8006654:	20000ed8 	.word	0x20000ed8
 8006658:	20000ec4 	.word	0x20000ec4
 800665c:	20000ebc 	.word	0x20000ebc

08006660 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006660:	b480      	push	{r7}
 8006662:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006664:	4b04      	ldr	r3, [pc, #16]	@ (8006678 <vTaskSuspendAll+0x18>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	3301      	adds	r3, #1
 800666a:	4a03      	ldr	r2, [pc, #12]	@ (8006678 <vTaskSuspendAll+0x18>)
 800666c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800666e:	bf00      	nop
 8006670:	46bd      	mov	sp, r7
 8006672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006676:	4770      	bx	lr
 8006678:	20000ee0 	.word	0x20000ee0

0800667c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b084      	sub	sp, #16
 8006680:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006682:	2300      	movs	r3, #0
 8006684:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006686:	2300      	movs	r3, #0
 8006688:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800668a:	4b42      	ldr	r3, [pc, #264]	@ (8006794 <xTaskResumeAll+0x118>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d10b      	bne.n	80066aa <xTaskResumeAll+0x2e>
	__asm volatile
 8006692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006696:	f383 8811 	msr	BASEPRI, r3
 800669a:	f3bf 8f6f 	isb	sy
 800669e:	f3bf 8f4f 	dsb	sy
 80066a2:	603b      	str	r3, [r7, #0]
}
 80066a4:	bf00      	nop
 80066a6:	bf00      	nop
 80066a8:	e7fd      	b.n	80066a6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80066aa:	f001 f93d 	bl	8007928 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80066ae:	4b39      	ldr	r3, [pc, #228]	@ (8006794 <xTaskResumeAll+0x118>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	3b01      	subs	r3, #1
 80066b4:	4a37      	ldr	r2, [pc, #220]	@ (8006794 <xTaskResumeAll+0x118>)
 80066b6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80066b8:	4b36      	ldr	r3, [pc, #216]	@ (8006794 <xTaskResumeAll+0x118>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d162      	bne.n	8006786 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80066c0:	4b35      	ldr	r3, [pc, #212]	@ (8006798 <xTaskResumeAll+0x11c>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d05e      	beq.n	8006786 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80066c8:	e02f      	b.n	800672a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066ca:	4b34      	ldr	r3, [pc, #208]	@ (800679c <xTaskResumeAll+0x120>)
 80066cc:	68db      	ldr	r3, [r3, #12]
 80066ce:	68db      	ldr	r3, [r3, #12]
 80066d0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	3318      	adds	r3, #24
 80066d6:	4618      	mov	r0, r3
 80066d8:	f7fe fffe 	bl	80056d8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	3304      	adds	r3, #4
 80066e0:	4618      	mov	r0, r3
 80066e2:	f7fe fff9 	bl	80056d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066ea:	4b2d      	ldr	r3, [pc, #180]	@ (80067a0 <xTaskResumeAll+0x124>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d903      	bls.n	80066fa <xTaskResumeAll+0x7e>
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066f6:	4a2a      	ldr	r2, [pc, #168]	@ (80067a0 <xTaskResumeAll+0x124>)
 80066f8:	6013      	str	r3, [r2, #0]
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066fe:	4613      	mov	r3, r2
 8006700:	009b      	lsls	r3, r3, #2
 8006702:	4413      	add	r3, r2
 8006704:	009b      	lsls	r3, r3, #2
 8006706:	4a27      	ldr	r2, [pc, #156]	@ (80067a4 <xTaskResumeAll+0x128>)
 8006708:	441a      	add	r2, r3
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	3304      	adds	r3, #4
 800670e:	4619      	mov	r1, r3
 8006710:	4610      	mov	r0, r2
 8006712:	f7fe ff84 	bl	800561e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800671a:	4b23      	ldr	r3, [pc, #140]	@ (80067a8 <xTaskResumeAll+0x12c>)
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006720:	429a      	cmp	r2, r3
 8006722:	d302      	bcc.n	800672a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006724:	4b21      	ldr	r3, [pc, #132]	@ (80067ac <xTaskResumeAll+0x130>)
 8006726:	2201      	movs	r2, #1
 8006728:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800672a:	4b1c      	ldr	r3, [pc, #112]	@ (800679c <xTaskResumeAll+0x120>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d1cb      	bne.n	80066ca <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d001      	beq.n	800673c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006738:	f000 fb66 	bl	8006e08 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800673c:	4b1c      	ldr	r3, [pc, #112]	@ (80067b0 <xTaskResumeAll+0x134>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d010      	beq.n	800676a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006748:	f000 f846 	bl	80067d8 <xTaskIncrementTick>
 800674c:	4603      	mov	r3, r0
 800674e:	2b00      	cmp	r3, #0
 8006750:	d002      	beq.n	8006758 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006752:	4b16      	ldr	r3, [pc, #88]	@ (80067ac <xTaskResumeAll+0x130>)
 8006754:	2201      	movs	r2, #1
 8006756:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	3b01      	subs	r3, #1
 800675c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d1f1      	bne.n	8006748 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006764:	4b12      	ldr	r3, [pc, #72]	@ (80067b0 <xTaskResumeAll+0x134>)
 8006766:	2200      	movs	r2, #0
 8006768:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800676a:	4b10      	ldr	r3, [pc, #64]	@ (80067ac <xTaskResumeAll+0x130>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d009      	beq.n	8006786 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006772:	2301      	movs	r3, #1
 8006774:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006776:	4b0f      	ldr	r3, [pc, #60]	@ (80067b4 <xTaskResumeAll+0x138>)
 8006778:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800677c:	601a      	str	r2, [r3, #0]
 800677e:	f3bf 8f4f 	dsb	sy
 8006782:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006786:	f001 f901 	bl	800798c <vPortExitCritical>

	return xAlreadyYielded;
 800678a:	68bb      	ldr	r3, [r7, #8]
}
 800678c:	4618      	mov	r0, r3
 800678e:	3710      	adds	r7, #16
 8006790:	46bd      	mov	sp, r7
 8006792:	bd80      	pop	{r7, pc}
 8006794:	20000ee0 	.word	0x20000ee0
 8006798:	20000eb8 	.word	0x20000eb8
 800679c:	20000e78 	.word	0x20000e78
 80067a0:	20000ec0 	.word	0x20000ec0
 80067a4:	200009e8 	.word	0x200009e8
 80067a8:	200009e4 	.word	0x200009e4
 80067ac:	20000ecc 	.word	0x20000ecc
 80067b0:	20000ec8 	.word	0x20000ec8
 80067b4:	e000ed04 	.word	0xe000ed04

080067b8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80067b8:	b480      	push	{r7}
 80067ba:	b083      	sub	sp, #12
 80067bc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80067be:	4b05      	ldr	r3, [pc, #20]	@ (80067d4 <xTaskGetTickCount+0x1c>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80067c4:	687b      	ldr	r3, [r7, #4]
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	370c      	adds	r7, #12
 80067ca:	46bd      	mov	sp, r7
 80067cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d0:	4770      	bx	lr
 80067d2:	bf00      	nop
 80067d4:	20000ebc 	.word	0x20000ebc

080067d8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b086      	sub	sp, #24
 80067dc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80067de:	2300      	movs	r3, #0
 80067e0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80067e2:	4b4f      	ldr	r3, [pc, #316]	@ (8006920 <xTaskIncrementTick+0x148>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	f040 8090 	bne.w	800690c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80067ec:	4b4d      	ldr	r3, [pc, #308]	@ (8006924 <xTaskIncrementTick+0x14c>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	3301      	adds	r3, #1
 80067f2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80067f4:	4a4b      	ldr	r2, [pc, #300]	@ (8006924 <xTaskIncrementTick+0x14c>)
 80067f6:	693b      	ldr	r3, [r7, #16]
 80067f8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80067fa:	693b      	ldr	r3, [r7, #16]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d121      	bne.n	8006844 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006800:	4b49      	ldr	r3, [pc, #292]	@ (8006928 <xTaskIncrementTick+0x150>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d00b      	beq.n	8006822 <xTaskIncrementTick+0x4a>
	__asm volatile
 800680a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800680e:	f383 8811 	msr	BASEPRI, r3
 8006812:	f3bf 8f6f 	isb	sy
 8006816:	f3bf 8f4f 	dsb	sy
 800681a:	603b      	str	r3, [r7, #0]
}
 800681c:	bf00      	nop
 800681e:	bf00      	nop
 8006820:	e7fd      	b.n	800681e <xTaskIncrementTick+0x46>
 8006822:	4b41      	ldr	r3, [pc, #260]	@ (8006928 <xTaskIncrementTick+0x150>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	60fb      	str	r3, [r7, #12]
 8006828:	4b40      	ldr	r3, [pc, #256]	@ (800692c <xTaskIncrementTick+0x154>)
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4a3e      	ldr	r2, [pc, #248]	@ (8006928 <xTaskIncrementTick+0x150>)
 800682e:	6013      	str	r3, [r2, #0]
 8006830:	4a3e      	ldr	r2, [pc, #248]	@ (800692c <xTaskIncrementTick+0x154>)
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	6013      	str	r3, [r2, #0]
 8006836:	4b3e      	ldr	r3, [pc, #248]	@ (8006930 <xTaskIncrementTick+0x158>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	3301      	adds	r3, #1
 800683c:	4a3c      	ldr	r2, [pc, #240]	@ (8006930 <xTaskIncrementTick+0x158>)
 800683e:	6013      	str	r3, [r2, #0]
 8006840:	f000 fae2 	bl	8006e08 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006844:	4b3b      	ldr	r3, [pc, #236]	@ (8006934 <xTaskIncrementTick+0x15c>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	693a      	ldr	r2, [r7, #16]
 800684a:	429a      	cmp	r2, r3
 800684c:	d349      	bcc.n	80068e2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800684e:	4b36      	ldr	r3, [pc, #216]	@ (8006928 <xTaskIncrementTick+0x150>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d104      	bne.n	8006862 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006858:	4b36      	ldr	r3, [pc, #216]	@ (8006934 <xTaskIncrementTick+0x15c>)
 800685a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800685e:	601a      	str	r2, [r3, #0]
					break;
 8006860:	e03f      	b.n	80068e2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006862:	4b31      	ldr	r3, [pc, #196]	@ (8006928 <xTaskIncrementTick+0x150>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	68db      	ldr	r3, [r3, #12]
 8006868:	68db      	ldr	r3, [r3, #12]
 800686a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006872:	693a      	ldr	r2, [r7, #16]
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	429a      	cmp	r2, r3
 8006878:	d203      	bcs.n	8006882 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800687a:	4a2e      	ldr	r2, [pc, #184]	@ (8006934 <xTaskIncrementTick+0x15c>)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006880:	e02f      	b.n	80068e2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	3304      	adds	r3, #4
 8006886:	4618      	mov	r0, r3
 8006888:	f7fe ff26 	bl	80056d8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006890:	2b00      	cmp	r3, #0
 8006892:	d004      	beq.n	800689e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	3318      	adds	r3, #24
 8006898:	4618      	mov	r0, r3
 800689a:	f7fe ff1d 	bl	80056d8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068a2:	4b25      	ldr	r3, [pc, #148]	@ (8006938 <xTaskIncrementTick+0x160>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	429a      	cmp	r2, r3
 80068a8:	d903      	bls.n	80068b2 <xTaskIncrementTick+0xda>
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068ae:	4a22      	ldr	r2, [pc, #136]	@ (8006938 <xTaskIncrementTick+0x160>)
 80068b0:	6013      	str	r3, [r2, #0]
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068b6:	4613      	mov	r3, r2
 80068b8:	009b      	lsls	r3, r3, #2
 80068ba:	4413      	add	r3, r2
 80068bc:	009b      	lsls	r3, r3, #2
 80068be:	4a1f      	ldr	r2, [pc, #124]	@ (800693c <xTaskIncrementTick+0x164>)
 80068c0:	441a      	add	r2, r3
 80068c2:	68bb      	ldr	r3, [r7, #8]
 80068c4:	3304      	adds	r3, #4
 80068c6:	4619      	mov	r1, r3
 80068c8:	4610      	mov	r0, r2
 80068ca:	f7fe fea8 	bl	800561e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068d2:	4b1b      	ldr	r3, [pc, #108]	@ (8006940 <xTaskIncrementTick+0x168>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068d8:	429a      	cmp	r2, r3
 80068da:	d3b8      	bcc.n	800684e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80068dc:	2301      	movs	r3, #1
 80068de:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80068e0:	e7b5      	b.n	800684e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80068e2:	4b17      	ldr	r3, [pc, #92]	@ (8006940 <xTaskIncrementTick+0x168>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068e8:	4914      	ldr	r1, [pc, #80]	@ (800693c <xTaskIncrementTick+0x164>)
 80068ea:	4613      	mov	r3, r2
 80068ec:	009b      	lsls	r3, r3, #2
 80068ee:	4413      	add	r3, r2
 80068f0:	009b      	lsls	r3, r3, #2
 80068f2:	440b      	add	r3, r1
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	2b01      	cmp	r3, #1
 80068f8:	d901      	bls.n	80068fe <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80068fa:	2301      	movs	r3, #1
 80068fc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80068fe:	4b11      	ldr	r3, [pc, #68]	@ (8006944 <xTaskIncrementTick+0x16c>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d007      	beq.n	8006916 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006906:	2301      	movs	r3, #1
 8006908:	617b      	str	r3, [r7, #20]
 800690a:	e004      	b.n	8006916 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800690c:	4b0e      	ldr	r3, [pc, #56]	@ (8006948 <xTaskIncrementTick+0x170>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	3301      	adds	r3, #1
 8006912:	4a0d      	ldr	r2, [pc, #52]	@ (8006948 <xTaskIncrementTick+0x170>)
 8006914:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006916:	697b      	ldr	r3, [r7, #20]
}
 8006918:	4618      	mov	r0, r3
 800691a:	3718      	adds	r7, #24
 800691c:	46bd      	mov	sp, r7
 800691e:	bd80      	pop	{r7, pc}
 8006920:	20000ee0 	.word	0x20000ee0
 8006924:	20000ebc 	.word	0x20000ebc
 8006928:	20000e70 	.word	0x20000e70
 800692c:	20000e74 	.word	0x20000e74
 8006930:	20000ed0 	.word	0x20000ed0
 8006934:	20000ed8 	.word	0x20000ed8
 8006938:	20000ec0 	.word	0x20000ec0
 800693c:	200009e8 	.word	0x200009e8
 8006940:	200009e4 	.word	0x200009e4
 8006944:	20000ecc 	.word	0x20000ecc
 8006948:	20000ec8 	.word	0x20000ec8

0800694c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800694c:	b480      	push	{r7}
 800694e:	b085      	sub	sp, #20
 8006950:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006952:	4b2b      	ldr	r3, [pc, #172]	@ (8006a00 <vTaskSwitchContext+0xb4>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d003      	beq.n	8006962 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800695a:	4b2a      	ldr	r3, [pc, #168]	@ (8006a04 <vTaskSwitchContext+0xb8>)
 800695c:	2201      	movs	r2, #1
 800695e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006960:	e047      	b.n	80069f2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8006962:	4b28      	ldr	r3, [pc, #160]	@ (8006a04 <vTaskSwitchContext+0xb8>)
 8006964:	2200      	movs	r2, #0
 8006966:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006968:	4b27      	ldr	r3, [pc, #156]	@ (8006a08 <vTaskSwitchContext+0xbc>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	60fb      	str	r3, [r7, #12]
 800696e:	e011      	b.n	8006994 <vTaskSwitchContext+0x48>
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d10b      	bne.n	800698e <vTaskSwitchContext+0x42>
	__asm volatile
 8006976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800697a:	f383 8811 	msr	BASEPRI, r3
 800697e:	f3bf 8f6f 	isb	sy
 8006982:	f3bf 8f4f 	dsb	sy
 8006986:	607b      	str	r3, [r7, #4]
}
 8006988:	bf00      	nop
 800698a:	bf00      	nop
 800698c:	e7fd      	b.n	800698a <vTaskSwitchContext+0x3e>
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	3b01      	subs	r3, #1
 8006992:	60fb      	str	r3, [r7, #12]
 8006994:	491d      	ldr	r1, [pc, #116]	@ (8006a0c <vTaskSwitchContext+0xc0>)
 8006996:	68fa      	ldr	r2, [r7, #12]
 8006998:	4613      	mov	r3, r2
 800699a:	009b      	lsls	r3, r3, #2
 800699c:	4413      	add	r3, r2
 800699e:	009b      	lsls	r3, r3, #2
 80069a0:	440b      	add	r3, r1
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d0e3      	beq.n	8006970 <vTaskSwitchContext+0x24>
 80069a8:	68fa      	ldr	r2, [r7, #12]
 80069aa:	4613      	mov	r3, r2
 80069ac:	009b      	lsls	r3, r3, #2
 80069ae:	4413      	add	r3, r2
 80069b0:	009b      	lsls	r3, r3, #2
 80069b2:	4a16      	ldr	r2, [pc, #88]	@ (8006a0c <vTaskSwitchContext+0xc0>)
 80069b4:	4413      	add	r3, r2
 80069b6:	60bb      	str	r3, [r7, #8]
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	685b      	ldr	r3, [r3, #4]
 80069bc:	685a      	ldr	r2, [r3, #4]
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	605a      	str	r2, [r3, #4]
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	685a      	ldr	r2, [r3, #4]
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	3308      	adds	r3, #8
 80069ca:	429a      	cmp	r2, r3
 80069cc:	d104      	bne.n	80069d8 <vTaskSwitchContext+0x8c>
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	685b      	ldr	r3, [r3, #4]
 80069d2:	685a      	ldr	r2, [r3, #4]
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	605a      	str	r2, [r3, #4]
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	68db      	ldr	r3, [r3, #12]
 80069de:	4a0c      	ldr	r2, [pc, #48]	@ (8006a10 <vTaskSwitchContext+0xc4>)
 80069e0:	6013      	str	r3, [r2, #0]
 80069e2:	4a09      	ldr	r2, [pc, #36]	@ (8006a08 <vTaskSwitchContext+0xbc>)
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80069e8:	4b09      	ldr	r3, [pc, #36]	@ (8006a10 <vTaskSwitchContext+0xc4>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	3354      	adds	r3, #84	@ 0x54
 80069ee:	4a09      	ldr	r2, [pc, #36]	@ (8006a14 <vTaskSwitchContext+0xc8>)
 80069f0:	6013      	str	r3, [r2, #0]
}
 80069f2:	bf00      	nop
 80069f4:	3714      	adds	r7, #20
 80069f6:	46bd      	mov	sp, r7
 80069f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fc:	4770      	bx	lr
 80069fe:	bf00      	nop
 8006a00:	20000ee0 	.word	0x20000ee0
 8006a04:	20000ecc 	.word	0x20000ecc
 8006a08:	20000ec0 	.word	0x20000ec0
 8006a0c:	200009e8 	.word	0x200009e8
 8006a10:	200009e4 	.word	0x200009e4
 8006a14:	20000034 	.word	0x20000034

08006a18 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b084      	sub	sp, #16
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
 8006a20:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d10b      	bne.n	8006a40 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006a28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a2c:	f383 8811 	msr	BASEPRI, r3
 8006a30:	f3bf 8f6f 	isb	sy
 8006a34:	f3bf 8f4f 	dsb	sy
 8006a38:	60fb      	str	r3, [r7, #12]
}
 8006a3a:	bf00      	nop
 8006a3c:	bf00      	nop
 8006a3e:	e7fd      	b.n	8006a3c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006a40:	4b07      	ldr	r3, [pc, #28]	@ (8006a60 <vTaskPlaceOnEventList+0x48>)
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	3318      	adds	r3, #24
 8006a46:	4619      	mov	r1, r3
 8006a48:	6878      	ldr	r0, [r7, #4]
 8006a4a:	f7fe fe0c 	bl	8005666 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006a4e:	2101      	movs	r1, #1
 8006a50:	6838      	ldr	r0, [r7, #0]
 8006a52:	f000 fa87 	bl	8006f64 <prvAddCurrentTaskToDelayedList>
}
 8006a56:	bf00      	nop
 8006a58:	3710      	adds	r7, #16
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	bd80      	pop	{r7, pc}
 8006a5e:	bf00      	nop
 8006a60:	200009e4 	.word	0x200009e4

08006a64 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b086      	sub	sp, #24
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	60f8      	str	r0, [r7, #12]
 8006a6c:	60b9      	str	r1, [r7, #8]
 8006a6e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d10b      	bne.n	8006a8e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006a76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a7a:	f383 8811 	msr	BASEPRI, r3
 8006a7e:	f3bf 8f6f 	isb	sy
 8006a82:	f3bf 8f4f 	dsb	sy
 8006a86:	617b      	str	r3, [r7, #20]
}
 8006a88:	bf00      	nop
 8006a8a:	bf00      	nop
 8006a8c:	e7fd      	b.n	8006a8a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006a8e:	4b0a      	ldr	r3, [pc, #40]	@ (8006ab8 <vTaskPlaceOnEventListRestricted+0x54>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	3318      	adds	r3, #24
 8006a94:	4619      	mov	r1, r3
 8006a96:	68f8      	ldr	r0, [r7, #12]
 8006a98:	f7fe fdc1 	bl	800561e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d002      	beq.n	8006aa8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006aa2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006aa6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006aa8:	6879      	ldr	r1, [r7, #4]
 8006aaa:	68b8      	ldr	r0, [r7, #8]
 8006aac:	f000 fa5a 	bl	8006f64 <prvAddCurrentTaskToDelayedList>
	}
 8006ab0:	bf00      	nop
 8006ab2:	3718      	adds	r7, #24
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	bd80      	pop	{r7, pc}
 8006ab8:	200009e4 	.word	0x200009e4

08006abc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b086      	sub	sp, #24
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	68db      	ldr	r3, [r3, #12]
 8006ac8:	68db      	ldr	r3, [r3, #12]
 8006aca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006acc:	693b      	ldr	r3, [r7, #16]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d10b      	bne.n	8006aea <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006ad2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ad6:	f383 8811 	msr	BASEPRI, r3
 8006ada:	f3bf 8f6f 	isb	sy
 8006ade:	f3bf 8f4f 	dsb	sy
 8006ae2:	60fb      	str	r3, [r7, #12]
}
 8006ae4:	bf00      	nop
 8006ae6:	bf00      	nop
 8006ae8:	e7fd      	b.n	8006ae6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006aea:	693b      	ldr	r3, [r7, #16]
 8006aec:	3318      	adds	r3, #24
 8006aee:	4618      	mov	r0, r3
 8006af0:	f7fe fdf2 	bl	80056d8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006af4:	4b1d      	ldr	r3, [pc, #116]	@ (8006b6c <xTaskRemoveFromEventList+0xb0>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d11d      	bne.n	8006b38 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	3304      	adds	r3, #4
 8006b00:	4618      	mov	r0, r3
 8006b02:	f7fe fde9 	bl	80056d8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006b06:	693b      	ldr	r3, [r7, #16]
 8006b08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b0a:	4b19      	ldr	r3, [pc, #100]	@ (8006b70 <xTaskRemoveFromEventList+0xb4>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	429a      	cmp	r2, r3
 8006b10:	d903      	bls.n	8006b1a <xTaskRemoveFromEventList+0x5e>
 8006b12:	693b      	ldr	r3, [r7, #16]
 8006b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b16:	4a16      	ldr	r2, [pc, #88]	@ (8006b70 <xTaskRemoveFromEventList+0xb4>)
 8006b18:	6013      	str	r3, [r2, #0]
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b1e:	4613      	mov	r3, r2
 8006b20:	009b      	lsls	r3, r3, #2
 8006b22:	4413      	add	r3, r2
 8006b24:	009b      	lsls	r3, r3, #2
 8006b26:	4a13      	ldr	r2, [pc, #76]	@ (8006b74 <xTaskRemoveFromEventList+0xb8>)
 8006b28:	441a      	add	r2, r3
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	3304      	adds	r3, #4
 8006b2e:	4619      	mov	r1, r3
 8006b30:	4610      	mov	r0, r2
 8006b32:	f7fe fd74 	bl	800561e <vListInsertEnd>
 8006b36:	e005      	b.n	8006b44 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006b38:	693b      	ldr	r3, [r7, #16]
 8006b3a:	3318      	adds	r3, #24
 8006b3c:	4619      	mov	r1, r3
 8006b3e:	480e      	ldr	r0, [pc, #56]	@ (8006b78 <xTaskRemoveFromEventList+0xbc>)
 8006b40:	f7fe fd6d 	bl	800561e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006b44:	693b      	ldr	r3, [r7, #16]
 8006b46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b48:	4b0c      	ldr	r3, [pc, #48]	@ (8006b7c <xTaskRemoveFromEventList+0xc0>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	d905      	bls.n	8006b5e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006b52:	2301      	movs	r3, #1
 8006b54:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006b56:	4b0a      	ldr	r3, [pc, #40]	@ (8006b80 <xTaskRemoveFromEventList+0xc4>)
 8006b58:	2201      	movs	r2, #1
 8006b5a:	601a      	str	r2, [r3, #0]
 8006b5c:	e001      	b.n	8006b62 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006b5e:	2300      	movs	r3, #0
 8006b60:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006b62:	697b      	ldr	r3, [r7, #20]
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	3718      	adds	r7, #24
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	bd80      	pop	{r7, pc}
 8006b6c:	20000ee0 	.word	0x20000ee0
 8006b70:	20000ec0 	.word	0x20000ec0
 8006b74:	200009e8 	.word	0x200009e8
 8006b78:	20000e78 	.word	0x20000e78
 8006b7c:	200009e4 	.word	0x200009e4
 8006b80:	20000ecc 	.word	0x20000ecc

08006b84 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006b84:	b480      	push	{r7}
 8006b86:	b083      	sub	sp, #12
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006b8c:	4b06      	ldr	r3, [pc, #24]	@ (8006ba8 <vTaskInternalSetTimeOutState+0x24>)
 8006b8e:	681a      	ldr	r2, [r3, #0]
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006b94:	4b05      	ldr	r3, [pc, #20]	@ (8006bac <vTaskInternalSetTimeOutState+0x28>)
 8006b96:	681a      	ldr	r2, [r3, #0]
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	605a      	str	r2, [r3, #4]
}
 8006b9c:	bf00      	nop
 8006b9e:	370c      	adds	r7, #12
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr
 8006ba8:	20000ed0 	.word	0x20000ed0
 8006bac:	20000ebc 	.word	0x20000ebc

08006bb0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b088      	sub	sp, #32
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
 8006bb8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d10b      	bne.n	8006bd8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bc4:	f383 8811 	msr	BASEPRI, r3
 8006bc8:	f3bf 8f6f 	isb	sy
 8006bcc:	f3bf 8f4f 	dsb	sy
 8006bd0:	613b      	str	r3, [r7, #16]
}
 8006bd2:	bf00      	nop
 8006bd4:	bf00      	nop
 8006bd6:	e7fd      	b.n	8006bd4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d10b      	bne.n	8006bf6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006be2:	f383 8811 	msr	BASEPRI, r3
 8006be6:	f3bf 8f6f 	isb	sy
 8006bea:	f3bf 8f4f 	dsb	sy
 8006bee:	60fb      	str	r3, [r7, #12]
}
 8006bf0:	bf00      	nop
 8006bf2:	bf00      	nop
 8006bf4:	e7fd      	b.n	8006bf2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006bf6:	f000 fe97 	bl	8007928 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006bfa:	4b1d      	ldr	r3, [pc, #116]	@ (8006c70 <xTaskCheckForTimeOut+0xc0>)
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	69ba      	ldr	r2, [r7, #24]
 8006c06:	1ad3      	subs	r3, r2, r3
 8006c08:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006c12:	d102      	bne.n	8006c1a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006c14:	2300      	movs	r3, #0
 8006c16:	61fb      	str	r3, [r7, #28]
 8006c18:	e023      	b.n	8006c62 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681a      	ldr	r2, [r3, #0]
 8006c1e:	4b15      	ldr	r3, [pc, #84]	@ (8006c74 <xTaskCheckForTimeOut+0xc4>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	429a      	cmp	r2, r3
 8006c24:	d007      	beq.n	8006c36 <xTaskCheckForTimeOut+0x86>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	69ba      	ldr	r2, [r7, #24]
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d302      	bcc.n	8006c36 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006c30:	2301      	movs	r3, #1
 8006c32:	61fb      	str	r3, [r7, #28]
 8006c34:	e015      	b.n	8006c62 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	697a      	ldr	r2, [r7, #20]
 8006c3c:	429a      	cmp	r2, r3
 8006c3e:	d20b      	bcs.n	8006c58 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	681a      	ldr	r2, [r3, #0]
 8006c44:	697b      	ldr	r3, [r7, #20]
 8006c46:	1ad2      	subs	r2, r2, r3
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f7ff ff99 	bl	8006b84 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006c52:	2300      	movs	r3, #0
 8006c54:	61fb      	str	r3, [r7, #28]
 8006c56:	e004      	b.n	8006c62 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006c5e:	2301      	movs	r3, #1
 8006c60:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006c62:	f000 fe93 	bl	800798c <vPortExitCritical>

	return xReturn;
 8006c66:	69fb      	ldr	r3, [r7, #28]
}
 8006c68:	4618      	mov	r0, r3
 8006c6a:	3720      	adds	r7, #32
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	bd80      	pop	{r7, pc}
 8006c70:	20000ebc 	.word	0x20000ebc
 8006c74:	20000ed0 	.word	0x20000ed0

08006c78 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006c78:	b480      	push	{r7}
 8006c7a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006c7c:	4b03      	ldr	r3, [pc, #12]	@ (8006c8c <vTaskMissedYield+0x14>)
 8006c7e:	2201      	movs	r2, #1
 8006c80:	601a      	str	r2, [r3, #0]
}
 8006c82:	bf00      	nop
 8006c84:	46bd      	mov	sp, r7
 8006c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8a:	4770      	bx	lr
 8006c8c:	20000ecc 	.word	0x20000ecc

08006c90 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b082      	sub	sp, #8
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006c98:	f000 f852 	bl	8006d40 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006c9c:	4b06      	ldr	r3, [pc, #24]	@ (8006cb8 <prvIdleTask+0x28>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	2b01      	cmp	r3, #1
 8006ca2:	d9f9      	bls.n	8006c98 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006ca4:	4b05      	ldr	r3, [pc, #20]	@ (8006cbc <prvIdleTask+0x2c>)
 8006ca6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006caa:	601a      	str	r2, [r3, #0]
 8006cac:	f3bf 8f4f 	dsb	sy
 8006cb0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006cb4:	e7f0      	b.n	8006c98 <prvIdleTask+0x8>
 8006cb6:	bf00      	nop
 8006cb8:	200009e8 	.word	0x200009e8
 8006cbc:	e000ed04 	.word	0xe000ed04

08006cc0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b082      	sub	sp, #8
 8006cc4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	607b      	str	r3, [r7, #4]
 8006cca:	e00c      	b.n	8006ce6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006ccc:	687a      	ldr	r2, [r7, #4]
 8006cce:	4613      	mov	r3, r2
 8006cd0:	009b      	lsls	r3, r3, #2
 8006cd2:	4413      	add	r3, r2
 8006cd4:	009b      	lsls	r3, r3, #2
 8006cd6:	4a12      	ldr	r2, [pc, #72]	@ (8006d20 <prvInitialiseTaskLists+0x60>)
 8006cd8:	4413      	add	r3, r2
 8006cda:	4618      	mov	r0, r3
 8006cdc:	f7fe fc72 	bl	80055c4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	3301      	adds	r3, #1
 8006ce4:	607b      	str	r3, [r7, #4]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2b37      	cmp	r3, #55	@ 0x37
 8006cea:	d9ef      	bls.n	8006ccc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006cec:	480d      	ldr	r0, [pc, #52]	@ (8006d24 <prvInitialiseTaskLists+0x64>)
 8006cee:	f7fe fc69 	bl	80055c4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006cf2:	480d      	ldr	r0, [pc, #52]	@ (8006d28 <prvInitialiseTaskLists+0x68>)
 8006cf4:	f7fe fc66 	bl	80055c4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006cf8:	480c      	ldr	r0, [pc, #48]	@ (8006d2c <prvInitialiseTaskLists+0x6c>)
 8006cfa:	f7fe fc63 	bl	80055c4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006cfe:	480c      	ldr	r0, [pc, #48]	@ (8006d30 <prvInitialiseTaskLists+0x70>)
 8006d00:	f7fe fc60 	bl	80055c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006d04:	480b      	ldr	r0, [pc, #44]	@ (8006d34 <prvInitialiseTaskLists+0x74>)
 8006d06:	f7fe fc5d 	bl	80055c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006d0a:	4b0b      	ldr	r3, [pc, #44]	@ (8006d38 <prvInitialiseTaskLists+0x78>)
 8006d0c:	4a05      	ldr	r2, [pc, #20]	@ (8006d24 <prvInitialiseTaskLists+0x64>)
 8006d0e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006d10:	4b0a      	ldr	r3, [pc, #40]	@ (8006d3c <prvInitialiseTaskLists+0x7c>)
 8006d12:	4a05      	ldr	r2, [pc, #20]	@ (8006d28 <prvInitialiseTaskLists+0x68>)
 8006d14:	601a      	str	r2, [r3, #0]
}
 8006d16:	bf00      	nop
 8006d18:	3708      	adds	r7, #8
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}
 8006d1e:	bf00      	nop
 8006d20:	200009e8 	.word	0x200009e8
 8006d24:	20000e48 	.word	0x20000e48
 8006d28:	20000e5c 	.word	0x20000e5c
 8006d2c:	20000e78 	.word	0x20000e78
 8006d30:	20000e8c 	.word	0x20000e8c
 8006d34:	20000ea4 	.word	0x20000ea4
 8006d38:	20000e70 	.word	0x20000e70
 8006d3c:	20000e74 	.word	0x20000e74

08006d40 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b082      	sub	sp, #8
 8006d44:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006d46:	e019      	b.n	8006d7c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006d48:	f000 fdee 	bl	8007928 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d4c:	4b10      	ldr	r3, [pc, #64]	@ (8006d90 <prvCheckTasksWaitingTermination+0x50>)
 8006d4e:	68db      	ldr	r3, [r3, #12]
 8006d50:	68db      	ldr	r3, [r3, #12]
 8006d52:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	3304      	adds	r3, #4
 8006d58:	4618      	mov	r0, r3
 8006d5a:	f7fe fcbd 	bl	80056d8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8006d94 <prvCheckTasksWaitingTermination+0x54>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	3b01      	subs	r3, #1
 8006d64:	4a0b      	ldr	r2, [pc, #44]	@ (8006d94 <prvCheckTasksWaitingTermination+0x54>)
 8006d66:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006d68:	4b0b      	ldr	r3, [pc, #44]	@ (8006d98 <prvCheckTasksWaitingTermination+0x58>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	3b01      	subs	r3, #1
 8006d6e:	4a0a      	ldr	r2, [pc, #40]	@ (8006d98 <prvCheckTasksWaitingTermination+0x58>)
 8006d70:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006d72:	f000 fe0b 	bl	800798c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006d76:	6878      	ldr	r0, [r7, #4]
 8006d78:	f000 f810 	bl	8006d9c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006d7c:	4b06      	ldr	r3, [pc, #24]	@ (8006d98 <prvCheckTasksWaitingTermination+0x58>)
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d1e1      	bne.n	8006d48 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006d84:	bf00      	nop
 8006d86:	bf00      	nop
 8006d88:	3708      	adds	r7, #8
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}
 8006d8e:	bf00      	nop
 8006d90:	20000e8c 	.word	0x20000e8c
 8006d94:	20000eb8 	.word	0x20000eb8
 8006d98:	20000ea0 	.word	0x20000ea0

08006d9c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b084      	sub	sp, #16
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	3354      	adds	r3, #84	@ 0x54
 8006da8:	4618      	mov	r0, r3
 8006daa:	f001 faef 	bl	800838c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d108      	bne.n	8006dca <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	f000 ffa3 	bl	8007d08 <vPortFree>
				vPortFree( pxTCB );
 8006dc2:	6878      	ldr	r0, [r7, #4]
 8006dc4:	f000 ffa0 	bl	8007d08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006dc8:	e019      	b.n	8006dfe <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006dd0:	2b01      	cmp	r3, #1
 8006dd2:	d103      	bne.n	8006ddc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006dd4:	6878      	ldr	r0, [r7, #4]
 8006dd6:	f000 ff97 	bl	8007d08 <vPortFree>
	}
 8006dda:	e010      	b.n	8006dfe <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006de2:	2b02      	cmp	r3, #2
 8006de4:	d00b      	beq.n	8006dfe <prvDeleteTCB+0x62>
	__asm volatile
 8006de6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dea:	f383 8811 	msr	BASEPRI, r3
 8006dee:	f3bf 8f6f 	isb	sy
 8006df2:	f3bf 8f4f 	dsb	sy
 8006df6:	60fb      	str	r3, [r7, #12]
}
 8006df8:	bf00      	nop
 8006dfa:	bf00      	nop
 8006dfc:	e7fd      	b.n	8006dfa <prvDeleteTCB+0x5e>
	}
 8006dfe:	bf00      	nop
 8006e00:	3710      	adds	r7, #16
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}
	...

08006e08 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b083      	sub	sp, #12
 8006e0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e0e:	4b0c      	ldr	r3, [pc, #48]	@ (8006e40 <prvResetNextTaskUnblockTime+0x38>)
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d104      	bne.n	8006e22 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006e18:	4b0a      	ldr	r3, [pc, #40]	@ (8006e44 <prvResetNextTaskUnblockTime+0x3c>)
 8006e1a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006e1e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006e20:	e008      	b.n	8006e34 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e22:	4b07      	ldr	r3, [pc, #28]	@ (8006e40 <prvResetNextTaskUnblockTime+0x38>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	68db      	ldr	r3, [r3, #12]
 8006e28:	68db      	ldr	r3, [r3, #12]
 8006e2a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	685b      	ldr	r3, [r3, #4]
 8006e30:	4a04      	ldr	r2, [pc, #16]	@ (8006e44 <prvResetNextTaskUnblockTime+0x3c>)
 8006e32:	6013      	str	r3, [r2, #0]
}
 8006e34:	bf00      	nop
 8006e36:	370c      	adds	r7, #12
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3e:	4770      	bx	lr
 8006e40:	20000e70 	.word	0x20000e70
 8006e44:	20000ed8 	.word	0x20000ed8

08006e48 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006e48:	b480      	push	{r7}
 8006e4a:	b083      	sub	sp, #12
 8006e4c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006e4e:	4b0b      	ldr	r3, [pc, #44]	@ (8006e7c <xTaskGetSchedulerState+0x34>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d102      	bne.n	8006e5c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006e56:	2301      	movs	r3, #1
 8006e58:	607b      	str	r3, [r7, #4]
 8006e5a:	e008      	b.n	8006e6e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e5c:	4b08      	ldr	r3, [pc, #32]	@ (8006e80 <xTaskGetSchedulerState+0x38>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d102      	bne.n	8006e6a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006e64:	2302      	movs	r3, #2
 8006e66:	607b      	str	r3, [r7, #4]
 8006e68:	e001      	b.n	8006e6e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006e6e:	687b      	ldr	r3, [r7, #4]
	}
 8006e70:	4618      	mov	r0, r3
 8006e72:	370c      	adds	r7, #12
 8006e74:	46bd      	mov	sp, r7
 8006e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7a:	4770      	bx	lr
 8006e7c:	20000ec4 	.word	0x20000ec4
 8006e80:	20000ee0 	.word	0x20000ee0

08006e84 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b086      	sub	sp, #24
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006e90:	2300      	movs	r3, #0
 8006e92:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d058      	beq.n	8006f4c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006e9a:	4b2f      	ldr	r3, [pc, #188]	@ (8006f58 <xTaskPriorityDisinherit+0xd4>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	693a      	ldr	r2, [r7, #16]
 8006ea0:	429a      	cmp	r2, r3
 8006ea2:	d00b      	beq.n	8006ebc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ea8:	f383 8811 	msr	BASEPRI, r3
 8006eac:	f3bf 8f6f 	isb	sy
 8006eb0:	f3bf 8f4f 	dsb	sy
 8006eb4:	60fb      	str	r3, [r7, #12]
}
 8006eb6:	bf00      	nop
 8006eb8:	bf00      	nop
 8006eba:	e7fd      	b.n	8006eb8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006ebc:	693b      	ldr	r3, [r7, #16]
 8006ebe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d10b      	bne.n	8006edc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006ec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec8:	f383 8811 	msr	BASEPRI, r3
 8006ecc:	f3bf 8f6f 	isb	sy
 8006ed0:	f3bf 8f4f 	dsb	sy
 8006ed4:	60bb      	str	r3, [r7, #8]
}
 8006ed6:	bf00      	nop
 8006ed8:	bf00      	nop
 8006eda:	e7fd      	b.n	8006ed8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006edc:	693b      	ldr	r3, [r7, #16]
 8006ede:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ee0:	1e5a      	subs	r2, r3, #1
 8006ee2:	693b      	ldr	r3, [r7, #16]
 8006ee4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006ee6:	693b      	ldr	r3, [r7, #16]
 8006ee8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006eea:	693b      	ldr	r3, [r7, #16]
 8006eec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006eee:	429a      	cmp	r2, r3
 8006ef0:	d02c      	beq.n	8006f4c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d128      	bne.n	8006f4c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006efa:	693b      	ldr	r3, [r7, #16]
 8006efc:	3304      	adds	r3, #4
 8006efe:	4618      	mov	r0, r3
 8006f00:	f7fe fbea 	bl	80056d8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006f04:	693b      	ldr	r3, [r7, #16]
 8006f06:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006f08:	693b      	ldr	r3, [r7, #16]
 8006f0a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f0c:	693b      	ldr	r3, [r7, #16]
 8006f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f10:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006f14:	693b      	ldr	r3, [r7, #16]
 8006f16:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f1c:	4b0f      	ldr	r3, [pc, #60]	@ (8006f5c <xTaskPriorityDisinherit+0xd8>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	429a      	cmp	r2, r3
 8006f22:	d903      	bls.n	8006f2c <xTaskPriorityDisinherit+0xa8>
 8006f24:	693b      	ldr	r3, [r7, #16]
 8006f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f28:	4a0c      	ldr	r2, [pc, #48]	@ (8006f5c <xTaskPriorityDisinherit+0xd8>)
 8006f2a:	6013      	str	r3, [r2, #0]
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f30:	4613      	mov	r3, r2
 8006f32:	009b      	lsls	r3, r3, #2
 8006f34:	4413      	add	r3, r2
 8006f36:	009b      	lsls	r3, r3, #2
 8006f38:	4a09      	ldr	r2, [pc, #36]	@ (8006f60 <xTaskPriorityDisinherit+0xdc>)
 8006f3a:	441a      	add	r2, r3
 8006f3c:	693b      	ldr	r3, [r7, #16]
 8006f3e:	3304      	adds	r3, #4
 8006f40:	4619      	mov	r1, r3
 8006f42:	4610      	mov	r0, r2
 8006f44:	f7fe fb6b 	bl	800561e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006f48:	2301      	movs	r3, #1
 8006f4a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006f4c:	697b      	ldr	r3, [r7, #20]
	}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3718      	adds	r7, #24
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}
 8006f56:	bf00      	nop
 8006f58:	200009e4 	.word	0x200009e4
 8006f5c:	20000ec0 	.word	0x20000ec0
 8006f60:	200009e8 	.word	0x200009e8

08006f64 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b084      	sub	sp, #16
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
 8006f6c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006f6e:	4b21      	ldr	r3, [pc, #132]	@ (8006ff4 <prvAddCurrentTaskToDelayedList+0x90>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006f74:	4b20      	ldr	r3, [pc, #128]	@ (8006ff8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	3304      	adds	r3, #4
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	f7fe fbac 	bl	80056d8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006f86:	d10a      	bne.n	8006f9e <prvAddCurrentTaskToDelayedList+0x3a>
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d007      	beq.n	8006f9e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006f8e:	4b1a      	ldr	r3, [pc, #104]	@ (8006ff8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	3304      	adds	r3, #4
 8006f94:	4619      	mov	r1, r3
 8006f96:	4819      	ldr	r0, [pc, #100]	@ (8006ffc <prvAddCurrentTaskToDelayedList+0x98>)
 8006f98:	f7fe fb41 	bl	800561e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006f9c:	e026      	b.n	8006fec <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006f9e:	68fa      	ldr	r2, [r7, #12]
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	4413      	add	r3, r2
 8006fa4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006fa6:	4b14      	ldr	r3, [pc, #80]	@ (8006ff8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	68ba      	ldr	r2, [r7, #8]
 8006fac:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006fae:	68ba      	ldr	r2, [r7, #8]
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	429a      	cmp	r2, r3
 8006fb4:	d209      	bcs.n	8006fca <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006fb6:	4b12      	ldr	r3, [pc, #72]	@ (8007000 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006fb8:	681a      	ldr	r2, [r3, #0]
 8006fba:	4b0f      	ldr	r3, [pc, #60]	@ (8006ff8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	3304      	adds	r3, #4
 8006fc0:	4619      	mov	r1, r3
 8006fc2:	4610      	mov	r0, r2
 8006fc4:	f7fe fb4f 	bl	8005666 <vListInsert>
}
 8006fc8:	e010      	b.n	8006fec <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006fca:	4b0e      	ldr	r3, [pc, #56]	@ (8007004 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006fcc:	681a      	ldr	r2, [r3, #0]
 8006fce:	4b0a      	ldr	r3, [pc, #40]	@ (8006ff8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	3304      	adds	r3, #4
 8006fd4:	4619      	mov	r1, r3
 8006fd6:	4610      	mov	r0, r2
 8006fd8:	f7fe fb45 	bl	8005666 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006fdc:	4b0a      	ldr	r3, [pc, #40]	@ (8007008 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	68ba      	ldr	r2, [r7, #8]
 8006fe2:	429a      	cmp	r2, r3
 8006fe4:	d202      	bcs.n	8006fec <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006fe6:	4a08      	ldr	r2, [pc, #32]	@ (8007008 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	6013      	str	r3, [r2, #0]
}
 8006fec:	bf00      	nop
 8006fee:	3710      	adds	r7, #16
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}
 8006ff4:	20000ebc 	.word	0x20000ebc
 8006ff8:	200009e4 	.word	0x200009e4
 8006ffc:	20000ea4 	.word	0x20000ea4
 8007000:	20000e74 	.word	0x20000e74
 8007004:	20000e70 	.word	0x20000e70
 8007008:	20000ed8 	.word	0x20000ed8

0800700c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b08a      	sub	sp, #40	@ 0x28
 8007010:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007012:	2300      	movs	r3, #0
 8007014:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007016:	f000 fb13 	bl	8007640 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800701a:	4b1d      	ldr	r3, [pc, #116]	@ (8007090 <xTimerCreateTimerTask+0x84>)
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d021      	beq.n	8007066 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007022:	2300      	movs	r3, #0
 8007024:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007026:	2300      	movs	r3, #0
 8007028:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800702a:	1d3a      	adds	r2, r7, #4
 800702c:	f107 0108 	add.w	r1, r7, #8
 8007030:	f107 030c 	add.w	r3, r7, #12
 8007034:	4618      	mov	r0, r3
 8007036:	f7fe faab 	bl	8005590 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800703a:	6879      	ldr	r1, [r7, #4]
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	68fa      	ldr	r2, [r7, #12]
 8007040:	9202      	str	r2, [sp, #8]
 8007042:	9301      	str	r3, [sp, #4]
 8007044:	2302      	movs	r3, #2
 8007046:	9300      	str	r3, [sp, #0]
 8007048:	2300      	movs	r3, #0
 800704a:	460a      	mov	r2, r1
 800704c:	4911      	ldr	r1, [pc, #68]	@ (8007094 <xTimerCreateTimerTask+0x88>)
 800704e:	4812      	ldr	r0, [pc, #72]	@ (8007098 <xTimerCreateTimerTask+0x8c>)
 8007050:	f7ff f8a2 	bl	8006198 <xTaskCreateStatic>
 8007054:	4603      	mov	r3, r0
 8007056:	4a11      	ldr	r2, [pc, #68]	@ (800709c <xTimerCreateTimerTask+0x90>)
 8007058:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800705a:	4b10      	ldr	r3, [pc, #64]	@ (800709c <xTimerCreateTimerTask+0x90>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d001      	beq.n	8007066 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007062:	2301      	movs	r3, #1
 8007064:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d10b      	bne.n	8007084 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800706c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007070:	f383 8811 	msr	BASEPRI, r3
 8007074:	f3bf 8f6f 	isb	sy
 8007078:	f3bf 8f4f 	dsb	sy
 800707c:	613b      	str	r3, [r7, #16]
}
 800707e:	bf00      	nop
 8007080:	bf00      	nop
 8007082:	e7fd      	b.n	8007080 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007084:	697b      	ldr	r3, [r7, #20]
}
 8007086:	4618      	mov	r0, r3
 8007088:	3718      	adds	r7, #24
 800708a:	46bd      	mov	sp, r7
 800708c:	bd80      	pop	{r7, pc}
 800708e:	bf00      	nop
 8007090:	20000f14 	.word	0x20000f14
 8007094:	08009118 	.word	0x08009118
 8007098:	080071d9 	.word	0x080071d9
 800709c:	20000f18 	.word	0x20000f18

080070a0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b08a      	sub	sp, #40	@ 0x28
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	60f8      	str	r0, [r7, #12]
 80070a8:	60b9      	str	r1, [r7, #8]
 80070aa:	607a      	str	r2, [r7, #4]
 80070ac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80070ae:	2300      	movs	r3, #0
 80070b0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d10b      	bne.n	80070d0 <xTimerGenericCommand+0x30>
	__asm volatile
 80070b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070bc:	f383 8811 	msr	BASEPRI, r3
 80070c0:	f3bf 8f6f 	isb	sy
 80070c4:	f3bf 8f4f 	dsb	sy
 80070c8:	623b      	str	r3, [r7, #32]
}
 80070ca:	bf00      	nop
 80070cc:	bf00      	nop
 80070ce:	e7fd      	b.n	80070cc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80070d0:	4b19      	ldr	r3, [pc, #100]	@ (8007138 <xTimerGenericCommand+0x98>)
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d02a      	beq.n	800712e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	2b05      	cmp	r3, #5
 80070e8:	dc18      	bgt.n	800711c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80070ea:	f7ff fead 	bl	8006e48 <xTaskGetSchedulerState>
 80070ee:	4603      	mov	r3, r0
 80070f0:	2b02      	cmp	r3, #2
 80070f2:	d109      	bne.n	8007108 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80070f4:	4b10      	ldr	r3, [pc, #64]	@ (8007138 <xTimerGenericCommand+0x98>)
 80070f6:	6818      	ldr	r0, [r3, #0]
 80070f8:	f107 0110 	add.w	r1, r7, #16
 80070fc:	2300      	movs	r3, #0
 80070fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007100:	f7fe fc5a 	bl	80059b8 <xQueueGenericSend>
 8007104:	6278      	str	r0, [r7, #36]	@ 0x24
 8007106:	e012      	b.n	800712e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007108:	4b0b      	ldr	r3, [pc, #44]	@ (8007138 <xTimerGenericCommand+0x98>)
 800710a:	6818      	ldr	r0, [r3, #0]
 800710c:	f107 0110 	add.w	r1, r7, #16
 8007110:	2300      	movs	r3, #0
 8007112:	2200      	movs	r2, #0
 8007114:	f7fe fc50 	bl	80059b8 <xQueueGenericSend>
 8007118:	6278      	str	r0, [r7, #36]	@ 0x24
 800711a:	e008      	b.n	800712e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800711c:	4b06      	ldr	r3, [pc, #24]	@ (8007138 <xTimerGenericCommand+0x98>)
 800711e:	6818      	ldr	r0, [r3, #0]
 8007120:	f107 0110 	add.w	r1, r7, #16
 8007124:	2300      	movs	r3, #0
 8007126:	683a      	ldr	r2, [r7, #0]
 8007128:	f7fe fd48 	bl	8005bbc <xQueueGenericSendFromISR>
 800712c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800712e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007130:	4618      	mov	r0, r3
 8007132:	3728      	adds	r7, #40	@ 0x28
 8007134:	46bd      	mov	sp, r7
 8007136:	bd80      	pop	{r7, pc}
 8007138:	20000f14 	.word	0x20000f14

0800713c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b088      	sub	sp, #32
 8007140:	af02      	add	r7, sp, #8
 8007142:	6078      	str	r0, [r7, #4]
 8007144:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007146:	4b23      	ldr	r3, [pc, #140]	@ (80071d4 <prvProcessExpiredTimer+0x98>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	68db      	ldr	r3, [r3, #12]
 800714c:	68db      	ldr	r3, [r3, #12]
 800714e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	3304      	adds	r3, #4
 8007154:	4618      	mov	r0, r3
 8007156:	f7fe fabf 	bl	80056d8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800715a:	697b      	ldr	r3, [r7, #20]
 800715c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007160:	f003 0304 	and.w	r3, r3, #4
 8007164:	2b00      	cmp	r3, #0
 8007166:	d023      	beq.n	80071b0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007168:	697b      	ldr	r3, [r7, #20]
 800716a:	699a      	ldr	r2, [r3, #24]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	18d1      	adds	r1, r2, r3
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	683a      	ldr	r2, [r7, #0]
 8007174:	6978      	ldr	r0, [r7, #20]
 8007176:	f000 f8d5 	bl	8007324 <prvInsertTimerInActiveList>
 800717a:	4603      	mov	r3, r0
 800717c:	2b00      	cmp	r3, #0
 800717e:	d020      	beq.n	80071c2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007180:	2300      	movs	r3, #0
 8007182:	9300      	str	r3, [sp, #0]
 8007184:	2300      	movs	r3, #0
 8007186:	687a      	ldr	r2, [r7, #4]
 8007188:	2100      	movs	r1, #0
 800718a:	6978      	ldr	r0, [r7, #20]
 800718c:	f7ff ff88 	bl	80070a0 <xTimerGenericCommand>
 8007190:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007192:	693b      	ldr	r3, [r7, #16]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d114      	bne.n	80071c2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007198:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800719c:	f383 8811 	msr	BASEPRI, r3
 80071a0:	f3bf 8f6f 	isb	sy
 80071a4:	f3bf 8f4f 	dsb	sy
 80071a8:	60fb      	str	r3, [r7, #12]
}
 80071aa:	bf00      	nop
 80071ac:	bf00      	nop
 80071ae:	e7fd      	b.n	80071ac <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80071b6:	f023 0301 	bic.w	r3, r3, #1
 80071ba:	b2da      	uxtb	r2, r3
 80071bc:	697b      	ldr	r3, [r7, #20]
 80071be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80071c2:	697b      	ldr	r3, [r7, #20]
 80071c4:	6a1b      	ldr	r3, [r3, #32]
 80071c6:	6978      	ldr	r0, [r7, #20]
 80071c8:	4798      	blx	r3
}
 80071ca:	bf00      	nop
 80071cc:	3718      	adds	r7, #24
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}
 80071d2:	bf00      	nop
 80071d4:	20000f0c 	.word	0x20000f0c

080071d8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b084      	sub	sp, #16
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80071e0:	f107 0308 	add.w	r3, r7, #8
 80071e4:	4618      	mov	r0, r3
 80071e6:	f000 f859 	bl	800729c <prvGetNextExpireTime>
 80071ea:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	4619      	mov	r1, r3
 80071f0:	68f8      	ldr	r0, [r7, #12]
 80071f2:	f000 f805 	bl	8007200 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80071f6:	f000 f8d7 	bl	80073a8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80071fa:	bf00      	nop
 80071fc:	e7f0      	b.n	80071e0 <prvTimerTask+0x8>
	...

08007200 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b084      	sub	sp, #16
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
 8007208:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800720a:	f7ff fa29 	bl	8006660 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800720e:	f107 0308 	add.w	r3, r7, #8
 8007212:	4618      	mov	r0, r3
 8007214:	f000 f866 	bl	80072e4 <prvSampleTimeNow>
 8007218:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800721a:	68bb      	ldr	r3, [r7, #8]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d130      	bne.n	8007282 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d10a      	bne.n	800723c <prvProcessTimerOrBlockTask+0x3c>
 8007226:	687a      	ldr	r2, [r7, #4]
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	429a      	cmp	r2, r3
 800722c:	d806      	bhi.n	800723c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800722e:	f7ff fa25 	bl	800667c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007232:	68f9      	ldr	r1, [r7, #12]
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f7ff ff81 	bl	800713c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800723a:	e024      	b.n	8007286 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d008      	beq.n	8007254 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007242:	4b13      	ldr	r3, [pc, #76]	@ (8007290 <prvProcessTimerOrBlockTask+0x90>)
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d101      	bne.n	8007250 <prvProcessTimerOrBlockTask+0x50>
 800724c:	2301      	movs	r3, #1
 800724e:	e000      	b.n	8007252 <prvProcessTimerOrBlockTask+0x52>
 8007250:	2300      	movs	r3, #0
 8007252:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007254:	4b0f      	ldr	r3, [pc, #60]	@ (8007294 <prvProcessTimerOrBlockTask+0x94>)
 8007256:	6818      	ldr	r0, [r3, #0]
 8007258:	687a      	ldr	r2, [r7, #4]
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	1ad3      	subs	r3, r2, r3
 800725e:	683a      	ldr	r2, [r7, #0]
 8007260:	4619      	mov	r1, r3
 8007262:	f7fe ff65 	bl	8006130 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007266:	f7ff fa09 	bl	800667c <xTaskResumeAll>
 800726a:	4603      	mov	r3, r0
 800726c:	2b00      	cmp	r3, #0
 800726e:	d10a      	bne.n	8007286 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007270:	4b09      	ldr	r3, [pc, #36]	@ (8007298 <prvProcessTimerOrBlockTask+0x98>)
 8007272:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007276:	601a      	str	r2, [r3, #0]
 8007278:	f3bf 8f4f 	dsb	sy
 800727c:	f3bf 8f6f 	isb	sy
}
 8007280:	e001      	b.n	8007286 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007282:	f7ff f9fb 	bl	800667c <xTaskResumeAll>
}
 8007286:	bf00      	nop
 8007288:	3710      	adds	r7, #16
 800728a:	46bd      	mov	sp, r7
 800728c:	bd80      	pop	{r7, pc}
 800728e:	bf00      	nop
 8007290:	20000f10 	.word	0x20000f10
 8007294:	20000f14 	.word	0x20000f14
 8007298:	e000ed04 	.word	0xe000ed04

0800729c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800729c:	b480      	push	{r7}
 800729e:	b085      	sub	sp, #20
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80072a4:	4b0e      	ldr	r3, [pc, #56]	@ (80072e0 <prvGetNextExpireTime+0x44>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d101      	bne.n	80072b2 <prvGetNextExpireTime+0x16>
 80072ae:	2201      	movs	r2, #1
 80072b0:	e000      	b.n	80072b4 <prvGetNextExpireTime+0x18>
 80072b2:	2200      	movs	r2, #0
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d105      	bne.n	80072cc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80072c0:	4b07      	ldr	r3, [pc, #28]	@ (80072e0 <prvGetNextExpireTime+0x44>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	68db      	ldr	r3, [r3, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	60fb      	str	r3, [r7, #12]
 80072ca:	e001      	b.n	80072d0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80072cc:	2300      	movs	r3, #0
 80072ce:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80072d0:	68fb      	ldr	r3, [r7, #12]
}
 80072d2:	4618      	mov	r0, r3
 80072d4:	3714      	adds	r7, #20
 80072d6:	46bd      	mov	sp, r7
 80072d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072dc:	4770      	bx	lr
 80072de:	bf00      	nop
 80072e0:	20000f0c 	.word	0x20000f0c

080072e4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b084      	sub	sp, #16
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80072ec:	f7ff fa64 	bl	80067b8 <xTaskGetTickCount>
 80072f0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80072f2:	4b0b      	ldr	r3, [pc, #44]	@ (8007320 <prvSampleTimeNow+0x3c>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	68fa      	ldr	r2, [r7, #12]
 80072f8:	429a      	cmp	r2, r3
 80072fa:	d205      	bcs.n	8007308 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80072fc:	f000 f93a 	bl	8007574 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2201      	movs	r2, #1
 8007304:	601a      	str	r2, [r3, #0]
 8007306:	e002      	b.n	800730e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2200      	movs	r2, #0
 800730c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800730e:	4a04      	ldr	r2, [pc, #16]	@ (8007320 <prvSampleTimeNow+0x3c>)
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007314:	68fb      	ldr	r3, [r7, #12]
}
 8007316:	4618      	mov	r0, r3
 8007318:	3710      	adds	r7, #16
 800731a:	46bd      	mov	sp, r7
 800731c:	bd80      	pop	{r7, pc}
 800731e:	bf00      	nop
 8007320:	20000f1c 	.word	0x20000f1c

08007324 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b086      	sub	sp, #24
 8007328:	af00      	add	r7, sp, #0
 800732a:	60f8      	str	r0, [r7, #12]
 800732c:	60b9      	str	r1, [r7, #8]
 800732e:	607a      	str	r2, [r7, #4]
 8007330:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007332:	2300      	movs	r3, #0
 8007334:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	68ba      	ldr	r2, [r7, #8]
 800733a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	68fa      	ldr	r2, [r7, #12]
 8007340:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007342:	68ba      	ldr	r2, [r7, #8]
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	429a      	cmp	r2, r3
 8007348:	d812      	bhi.n	8007370 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800734a:	687a      	ldr	r2, [r7, #4]
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	1ad2      	subs	r2, r2, r3
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	699b      	ldr	r3, [r3, #24]
 8007354:	429a      	cmp	r2, r3
 8007356:	d302      	bcc.n	800735e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007358:	2301      	movs	r3, #1
 800735a:	617b      	str	r3, [r7, #20]
 800735c:	e01b      	b.n	8007396 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800735e:	4b10      	ldr	r3, [pc, #64]	@ (80073a0 <prvInsertTimerInActiveList+0x7c>)
 8007360:	681a      	ldr	r2, [r3, #0]
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	3304      	adds	r3, #4
 8007366:	4619      	mov	r1, r3
 8007368:	4610      	mov	r0, r2
 800736a:	f7fe f97c 	bl	8005666 <vListInsert>
 800736e:	e012      	b.n	8007396 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007370:	687a      	ldr	r2, [r7, #4]
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	429a      	cmp	r2, r3
 8007376:	d206      	bcs.n	8007386 <prvInsertTimerInActiveList+0x62>
 8007378:	68ba      	ldr	r2, [r7, #8]
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	429a      	cmp	r2, r3
 800737e:	d302      	bcc.n	8007386 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007380:	2301      	movs	r3, #1
 8007382:	617b      	str	r3, [r7, #20]
 8007384:	e007      	b.n	8007396 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007386:	4b07      	ldr	r3, [pc, #28]	@ (80073a4 <prvInsertTimerInActiveList+0x80>)
 8007388:	681a      	ldr	r2, [r3, #0]
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	3304      	adds	r3, #4
 800738e:	4619      	mov	r1, r3
 8007390:	4610      	mov	r0, r2
 8007392:	f7fe f968 	bl	8005666 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007396:	697b      	ldr	r3, [r7, #20]
}
 8007398:	4618      	mov	r0, r3
 800739a:	3718      	adds	r7, #24
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}
 80073a0:	20000f10 	.word	0x20000f10
 80073a4:	20000f0c 	.word	0x20000f0c

080073a8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b08e      	sub	sp, #56	@ 0x38
 80073ac:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80073ae:	e0ce      	b.n	800754e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	da19      	bge.n	80073ea <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80073b6:	1d3b      	adds	r3, r7, #4
 80073b8:	3304      	adds	r3, #4
 80073ba:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80073bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d10b      	bne.n	80073da <prvProcessReceivedCommands+0x32>
	__asm volatile
 80073c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073c6:	f383 8811 	msr	BASEPRI, r3
 80073ca:	f3bf 8f6f 	isb	sy
 80073ce:	f3bf 8f4f 	dsb	sy
 80073d2:	61fb      	str	r3, [r7, #28]
}
 80073d4:	bf00      	nop
 80073d6:	bf00      	nop
 80073d8:	e7fd      	b.n	80073d6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80073da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80073e0:	6850      	ldr	r0, [r2, #4]
 80073e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80073e4:	6892      	ldr	r2, [r2, #8]
 80073e6:	4611      	mov	r1, r2
 80073e8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	f2c0 80ae 	blt.w	800754e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80073f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073f8:	695b      	ldr	r3, [r3, #20]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d004      	beq.n	8007408 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80073fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007400:	3304      	adds	r3, #4
 8007402:	4618      	mov	r0, r3
 8007404:	f7fe f968 	bl	80056d8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007408:	463b      	mov	r3, r7
 800740a:	4618      	mov	r0, r3
 800740c:	f7ff ff6a 	bl	80072e4 <prvSampleTimeNow>
 8007410:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2b09      	cmp	r3, #9
 8007416:	f200 8097 	bhi.w	8007548 <prvProcessReceivedCommands+0x1a0>
 800741a:	a201      	add	r2, pc, #4	@ (adr r2, 8007420 <prvProcessReceivedCommands+0x78>)
 800741c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007420:	08007449 	.word	0x08007449
 8007424:	08007449 	.word	0x08007449
 8007428:	08007449 	.word	0x08007449
 800742c:	080074bf 	.word	0x080074bf
 8007430:	080074d3 	.word	0x080074d3
 8007434:	0800751f 	.word	0x0800751f
 8007438:	08007449 	.word	0x08007449
 800743c:	08007449 	.word	0x08007449
 8007440:	080074bf 	.word	0x080074bf
 8007444:	080074d3 	.word	0x080074d3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800744a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800744e:	f043 0301 	orr.w	r3, r3, #1
 8007452:	b2da      	uxtb	r2, r3
 8007454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007456:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800745a:	68ba      	ldr	r2, [r7, #8]
 800745c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800745e:	699b      	ldr	r3, [r3, #24]
 8007460:	18d1      	adds	r1, r2, r3
 8007462:	68bb      	ldr	r3, [r7, #8]
 8007464:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007466:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007468:	f7ff ff5c 	bl	8007324 <prvInsertTimerInActiveList>
 800746c:	4603      	mov	r3, r0
 800746e:	2b00      	cmp	r3, #0
 8007470:	d06c      	beq.n	800754c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007474:	6a1b      	ldr	r3, [r3, #32]
 8007476:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007478:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800747a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800747c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007480:	f003 0304 	and.w	r3, r3, #4
 8007484:	2b00      	cmp	r3, #0
 8007486:	d061      	beq.n	800754c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007488:	68ba      	ldr	r2, [r7, #8]
 800748a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800748c:	699b      	ldr	r3, [r3, #24]
 800748e:	441a      	add	r2, r3
 8007490:	2300      	movs	r3, #0
 8007492:	9300      	str	r3, [sp, #0]
 8007494:	2300      	movs	r3, #0
 8007496:	2100      	movs	r1, #0
 8007498:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800749a:	f7ff fe01 	bl	80070a0 <xTimerGenericCommand>
 800749e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80074a0:	6a3b      	ldr	r3, [r7, #32]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d152      	bne.n	800754c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80074a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074aa:	f383 8811 	msr	BASEPRI, r3
 80074ae:	f3bf 8f6f 	isb	sy
 80074b2:	f3bf 8f4f 	dsb	sy
 80074b6:	61bb      	str	r3, [r7, #24]
}
 80074b8:	bf00      	nop
 80074ba:	bf00      	nop
 80074bc:	e7fd      	b.n	80074ba <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80074be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80074c4:	f023 0301 	bic.w	r3, r3, #1
 80074c8:	b2da      	uxtb	r2, r3
 80074ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074cc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80074d0:	e03d      	b.n	800754e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80074d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80074d8:	f043 0301 	orr.w	r3, r3, #1
 80074dc:	b2da      	uxtb	r2, r3
 80074de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074e0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80074e4:	68ba      	ldr	r2, [r7, #8]
 80074e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074e8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80074ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074ec:	699b      	ldr	r3, [r3, #24]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d10b      	bne.n	800750a <prvProcessReceivedCommands+0x162>
	__asm volatile
 80074f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074f6:	f383 8811 	msr	BASEPRI, r3
 80074fa:	f3bf 8f6f 	isb	sy
 80074fe:	f3bf 8f4f 	dsb	sy
 8007502:	617b      	str	r3, [r7, #20]
}
 8007504:	bf00      	nop
 8007506:	bf00      	nop
 8007508:	e7fd      	b.n	8007506 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800750a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800750c:	699a      	ldr	r2, [r3, #24]
 800750e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007510:	18d1      	adds	r1, r2, r3
 8007512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007514:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007516:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007518:	f7ff ff04 	bl	8007324 <prvInsertTimerInActiveList>
					break;
 800751c:	e017      	b.n	800754e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800751e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007520:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007524:	f003 0302 	and.w	r3, r3, #2
 8007528:	2b00      	cmp	r3, #0
 800752a:	d103      	bne.n	8007534 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800752c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800752e:	f000 fbeb 	bl	8007d08 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007532:	e00c      	b.n	800754e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007536:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800753a:	f023 0301 	bic.w	r3, r3, #1
 800753e:	b2da      	uxtb	r2, r3
 8007540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007542:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007546:	e002      	b.n	800754e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007548:	bf00      	nop
 800754a:	e000      	b.n	800754e <prvProcessReceivedCommands+0x1a6>
					break;
 800754c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800754e:	4b08      	ldr	r3, [pc, #32]	@ (8007570 <prvProcessReceivedCommands+0x1c8>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	1d39      	adds	r1, r7, #4
 8007554:	2200      	movs	r2, #0
 8007556:	4618      	mov	r0, r3
 8007558:	f7fe fbce 	bl	8005cf8 <xQueueReceive>
 800755c:	4603      	mov	r3, r0
 800755e:	2b00      	cmp	r3, #0
 8007560:	f47f af26 	bne.w	80073b0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007564:	bf00      	nop
 8007566:	bf00      	nop
 8007568:	3730      	adds	r7, #48	@ 0x30
 800756a:	46bd      	mov	sp, r7
 800756c:	bd80      	pop	{r7, pc}
 800756e:	bf00      	nop
 8007570:	20000f14 	.word	0x20000f14

08007574 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007574:	b580      	push	{r7, lr}
 8007576:	b088      	sub	sp, #32
 8007578:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800757a:	e049      	b.n	8007610 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800757c:	4b2e      	ldr	r3, [pc, #184]	@ (8007638 <prvSwitchTimerLists+0xc4>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	68db      	ldr	r3, [r3, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007586:	4b2c      	ldr	r3, [pc, #176]	@ (8007638 <prvSwitchTimerLists+0xc4>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	68db      	ldr	r3, [r3, #12]
 800758c:	68db      	ldr	r3, [r3, #12]
 800758e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	3304      	adds	r3, #4
 8007594:	4618      	mov	r0, r3
 8007596:	f7fe f89f 	bl	80056d8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	6a1b      	ldr	r3, [r3, #32]
 800759e:	68f8      	ldr	r0, [r7, #12]
 80075a0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80075a8:	f003 0304 	and.w	r3, r3, #4
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d02f      	beq.n	8007610 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	699b      	ldr	r3, [r3, #24]
 80075b4:	693a      	ldr	r2, [r7, #16]
 80075b6:	4413      	add	r3, r2
 80075b8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80075ba:	68ba      	ldr	r2, [r7, #8]
 80075bc:	693b      	ldr	r3, [r7, #16]
 80075be:	429a      	cmp	r2, r3
 80075c0:	d90e      	bls.n	80075e0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	68ba      	ldr	r2, [r7, #8]
 80075c6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	68fa      	ldr	r2, [r7, #12]
 80075cc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80075ce:	4b1a      	ldr	r3, [pc, #104]	@ (8007638 <prvSwitchTimerLists+0xc4>)
 80075d0:	681a      	ldr	r2, [r3, #0]
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	3304      	adds	r3, #4
 80075d6:	4619      	mov	r1, r3
 80075d8:	4610      	mov	r0, r2
 80075da:	f7fe f844 	bl	8005666 <vListInsert>
 80075de:	e017      	b.n	8007610 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80075e0:	2300      	movs	r3, #0
 80075e2:	9300      	str	r3, [sp, #0]
 80075e4:	2300      	movs	r3, #0
 80075e6:	693a      	ldr	r2, [r7, #16]
 80075e8:	2100      	movs	r1, #0
 80075ea:	68f8      	ldr	r0, [r7, #12]
 80075ec:	f7ff fd58 	bl	80070a0 <xTimerGenericCommand>
 80075f0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d10b      	bne.n	8007610 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80075f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075fc:	f383 8811 	msr	BASEPRI, r3
 8007600:	f3bf 8f6f 	isb	sy
 8007604:	f3bf 8f4f 	dsb	sy
 8007608:	603b      	str	r3, [r7, #0]
}
 800760a:	bf00      	nop
 800760c:	bf00      	nop
 800760e:	e7fd      	b.n	800760c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007610:	4b09      	ldr	r3, [pc, #36]	@ (8007638 <prvSwitchTimerLists+0xc4>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d1b0      	bne.n	800757c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800761a:	4b07      	ldr	r3, [pc, #28]	@ (8007638 <prvSwitchTimerLists+0xc4>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007620:	4b06      	ldr	r3, [pc, #24]	@ (800763c <prvSwitchTimerLists+0xc8>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4a04      	ldr	r2, [pc, #16]	@ (8007638 <prvSwitchTimerLists+0xc4>)
 8007626:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007628:	4a04      	ldr	r2, [pc, #16]	@ (800763c <prvSwitchTimerLists+0xc8>)
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	6013      	str	r3, [r2, #0]
}
 800762e:	bf00      	nop
 8007630:	3718      	adds	r7, #24
 8007632:	46bd      	mov	sp, r7
 8007634:	bd80      	pop	{r7, pc}
 8007636:	bf00      	nop
 8007638:	20000f0c 	.word	0x20000f0c
 800763c:	20000f10 	.word	0x20000f10

08007640 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b082      	sub	sp, #8
 8007644:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007646:	f000 f96f 	bl	8007928 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800764a:	4b15      	ldr	r3, [pc, #84]	@ (80076a0 <prvCheckForValidListAndQueue+0x60>)
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d120      	bne.n	8007694 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007652:	4814      	ldr	r0, [pc, #80]	@ (80076a4 <prvCheckForValidListAndQueue+0x64>)
 8007654:	f7fd ffb6 	bl	80055c4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007658:	4813      	ldr	r0, [pc, #76]	@ (80076a8 <prvCheckForValidListAndQueue+0x68>)
 800765a:	f7fd ffb3 	bl	80055c4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800765e:	4b13      	ldr	r3, [pc, #76]	@ (80076ac <prvCheckForValidListAndQueue+0x6c>)
 8007660:	4a10      	ldr	r2, [pc, #64]	@ (80076a4 <prvCheckForValidListAndQueue+0x64>)
 8007662:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007664:	4b12      	ldr	r3, [pc, #72]	@ (80076b0 <prvCheckForValidListAndQueue+0x70>)
 8007666:	4a10      	ldr	r2, [pc, #64]	@ (80076a8 <prvCheckForValidListAndQueue+0x68>)
 8007668:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800766a:	2300      	movs	r3, #0
 800766c:	9300      	str	r3, [sp, #0]
 800766e:	4b11      	ldr	r3, [pc, #68]	@ (80076b4 <prvCheckForValidListAndQueue+0x74>)
 8007670:	4a11      	ldr	r2, [pc, #68]	@ (80076b8 <prvCheckForValidListAndQueue+0x78>)
 8007672:	2110      	movs	r1, #16
 8007674:	200a      	movs	r0, #10
 8007676:	f7fe f8c3 	bl	8005800 <xQueueGenericCreateStatic>
 800767a:	4603      	mov	r3, r0
 800767c:	4a08      	ldr	r2, [pc, #32]	@ (80076a0 <prvCheckForValidListAndQueue+0x60>)
 800767e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007680:	4b07      	ldr	r3, [pc, #28]	@ (80076a0 <prvCheckForValidListAndQueue+0x60>)
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	2b00      	cmp	r3, #0
 8007686:	d005      	beq.n	8007694 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007688:	4b05      	ldr	r3, [pc, #20]	@ (80076a0 <prvCheckForValidListAndQueue+0x60>)
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	490b      	ldr	r1, [pc, #44]	@ (80076bc <prvCheckForValidListAndQueue+0x7c>)
 800768e:	4618      	mov	r0, r3
 8007690:	f7fe fd24 	bl	80060dc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007694:	f000 f97a 	bl	800798c <vPortExitCritical>
}
 8007698:	bf00      	nop
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}
 800769e:	bf00      	nop
 80076a0:	20000f14 	.word	0x20000f14
 80076a4:	20000ee4 	.word	0x20000ee4
 80076a8:	20000ef8 	.word	0x20000ef8
 80076ac:	20000f0c 	.word	0x20000f0c
 80076b0:	20000f10 	.word	0x20000f10
 80076b4:	20000fc0 	.word	0x20000fc0
 80076b8:	20000f20 	.word	0x20000f20
 80076bc:	08009120 	.word	0x08009120

080076c0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80076c0:	b480      	push	{r7}
 80076c2:	b085      	sub	sp, #20
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	60f8      	str	r0, [r7, #12]
 80076c8:	60b9      	str	r1, [r7, #8]
 80076ca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	3b04      	subs	r3, #4
 80076d0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80076d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	3b04      	subs	r3, #4
 80076de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	f023 0201 	bic.w	r2, r3, #1
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	3b04      	subs	r3, #4
 80076ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80076f0:	4a0c      	ldr	r2, [pc, #48]	@ (8007724 <pxPortInitialiseStack+0x64>)
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	3b14      	subs	r3, #20
 80076fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80076fc:	687a      	ldr	r2, [r7, #4]
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	3b04      	subs	r3, #4
 8007706:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	f06f 0202 	mvn.w	r2, #2
 800770e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	3b20      	subs	r3, #32
 8007714:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007716:	68fb      	ldr	r3, [r7, #12]
}
 8007718:	4618      	mov	r0, r3
 800771a:	3714      	adds	r7, #20
 800771c:	46bd      	mov	sp, r7
 800771e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007722:	4770      	bx	lr
 8007724:	08007729 	.word	0x08007729

08007728 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007728:	b480      	push	{r7}
 800772a:	b085      	sub	sp, #20
 800772c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800772e:	2300      	movs	r3, #0
 8007730:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007732:	4b13      	ldr	r3, [pc, #76]	@ (8007780 <prvTaskExitError+0x58>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800773a:	d00b      	beq.n	8007754 <prvTaskExitError+0x2c>
	__asm volatile
 800773c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007740:	f383 8811 	msr	BASEPRI, r3
 8007744:	f3bf 8f6f 	isb	sy
 8007748:	f3bf 8f4f 	dsb	sy
 800774c:	60fb      	str	r3, [r7, #12]
}
 800774e:	bf00      	nop
 8007750:	bf00      	nop
 8007752:	e7fd      	b.n	8007750 <prvTaskExitError+0x28>
	__asm volatile
 8007754:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007758:	f383 8811 	msr	BASEPRI, r3
 800775c:	f3bf 8f6f 	isb	sy
 8007760:	f3bf 8f4f 	dsb	sy
 8007764:	60bb      	str	r3, [r7, #8]
}
 8007766:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007768:	bf00      	nop
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d0fc      	beq.n	800776a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007770:	bf00      	nop
 8007772:	bf00      	nop
 8007774:	3714      	adds	r7, #20
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr
 800777e:	bf00      	nop
 8007780:	20000024 	.word	0x20000024
	...

08007790 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007790:	4b07      	ldr	r3, [pc, #28]	@ (80077b0 <pxCurrentTCBConst2>)
 8007792:	6819      	ldr	r1, [r3, #0]
 8007794:	6808      	ldr	r0, [r1, #0]
 8007796:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800779a:	f380 8809 	msr	PSP, r0
 800779e:	f3bf 8f6f 	isb	sy
 80077a2:	f04f 0000 	mov.w	r0, #0
 80077a6:	f380 8811 	msr	BASEPRI, r0
 80077aa:	4770      	bx	lr
 80077ac:	f3af 8000 	nop.w

080077b0 <pxCurrentTCBConst2>:
 80077b0:	200009e4 	.word	0x200009e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80077b4:	bf00      	nop
 80077b6:	bf00      	nop

080077b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80077b8:	4808      	ldr	r0, [pc, #32]	@ (80077dc <prvPortStartFirstTask+0x24>)
 80077ba:	6800      	ldr	r0, [r0, #0]
 80077bc:	6800      	ldr	r0, [r0, #0]
 80077be:	f380 8808 	msr	MSP, r0
 80077c2:	f04f 0000 	mov.w	r0, #0
 80077c6:	f380 8814 	msr	CONTROL, r0
 80077ca:	b662      	cpsie	i
 80077cc:	b661      	cpsie	f
 80077ce:	f3bf 8f4f 	dsb	sy
 80077d2:	f3bf 8f6f 	isb	sy
 80077d6:	df00      	svc	0
 80077d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80077da:	bf00      	nop
 80077dc:	e000ed08 	.word	0xe000ed08

080077e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b086      	sub	sp, #24
 80077e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80077e6:	4b47      	ldr	r3, [pc, #284]	@ (8007904 <xPortStartScheduler+0x124>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	4a47      	ldr	r2, [pc, #284]	@ (8007908 <xPortStartScheduler+0x128>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d10b      	bne.n	8007808 <xPortStartScheduler+0x28>
	__asm volatile
 80077f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077f4:	f383 8811 	msr	BASEPRI, r3
 80077f8:	f3bf 8f6f 	isb	sy
 80077fc:	f3bf 8f4f 	dsb	sy
 8007800:	60fb      	str	r3, [r7, #12]
}
 8007802:	bf00      	nop
 8007804:	bf00      	nop
 8007806:	e7fd      	b.n	8007804 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007808:	4b3e      	ldr	r3, [pc, #248]	@ (8007904 <xPortStartScheduler+0x124>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4a3f      	ldr	r2, [pc, #252]	@ (800790c <xPortStartScheduler+0x12c>)
 800780e:	4293      	cmp	r3, r2
 8007810:	d10b      	bne.n	800782a <xPortStartScheduler+0x4a>
	__asm volatile
 8007812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007816:	f383 8811 	msr	BASEPRI, r3
 800781a:	f3bf 8f6f 	isb	sy
 800781e:	f3bf 8f4f 	dsb	sy
 8007822:	613b      	str	r3, [r7, #16]
}
 8007824:	bf00      	nop
 8007826:	bf00      	nop
 8007828:	e7fd      	b.n	8007826 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800782a:	4b39      	ldr	r3, [pc, #228]	@ (8007910 <xPortStartScheduler+0x130>)
 800782c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	781b      	ldrb	r3, [r3, #0]
 8007832:	b2db      	uxtb	r3, r3
 8007834:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	22ff      	movs	r2, #255	@ 0xff
 800783a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	781b      	ldrb	r3, [r3, #0]
 8007840:	b2db      	uxtb	r3, r3
 8007842:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007844:	78fb      	ldrb	r3, [r7, #3]
 8007846:	b2db      	uxtb	r3, r3
 8007848:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800784c:	b2da      	uxtb	r2, r3
 800784e:	4b31      	ldr	r3, [pc, #196]	@ (8007914 <xPortStartScheduler+0x134>)
 8007850:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007852:	4b31      	ldr	r3, [pc, #196]	@ (8007918 <xPortStartScheduler+0x138>)
 8007854:	2207      	movs	r2, #7
 8007856:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007858:	e009      	b.n	800786e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800785a:	4b2f      	ldr	r3, [pc, #188]	@ (8007918 <xPortStartScheduler+0x138>)
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	3b01      	subs	r3, #1
 8007860:	4a2d      	ldr	r2, [pc, #180]	@ (8007918 <xPortStartScheduler+0x138>)
 8007862:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007864:	78fb      	ldrb	r3, [r7, #3]
 8007866:	b2db      	uxtb	r3, r3
 8007868:	005b      	lsls	r3, r3, #1
 800786a:	b2db      	uxtb	r3, r3
 800786c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800786e:	78fb      	ldrb	r3, [r7, #3]
 8007870:	b2db      	uxtb	r3, r3
 8007872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007876:	2b80      	cmp	r3, #128	@ 0x80
 8007878:	d0ef      	beq.n	800785a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800787a:	4b27      	ldr	r3, [pc, #156]	@ (8007918 <xPortStartScheduler+0x138>)
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f1c3 0307 	rsb	r3, r3, #7
 8007882:	2b04      	cmp	r3, #4
 8007884:	d00b      	beq.n	800789e <xPortStartScheduler+0xbe>
	__asm volatile
 8007886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800788a:	f383 8811 	msr	BASEPRI, r3
 800788e:	f3bf 8f6f 	isb	sy
 8007892:	f3bf 8f4f 	dsb	sy
 8007896:	60bb      	str	r3, [r7, #8]
}
 8007898:	bf00      	nop
 800789a:	bf00      	nop
 800789c:	e7fd      	b.n	800789a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800789e:	4b1e      	ldr	r3, [pc, #120]	@ (8007918 <xPortStartScheduler+0x138>)
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	021b      	lsls	r3, r3, #8
 80078a4:	4a1c      	ldr	r2, [pc, #112]	@ (8007918 <xPortStartScheduler+0x138>)
 80078a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80078a8:	4b1b      	ldr	r3, [pc, #108]	@ (8007918 <xPortStartScheduler+0x138>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80078b0:	4a19      	ldr	r2, [pc, #100]	@ (8007918 <xPortStartScheduler+0x138>)
 80078b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	b2da      	uxtb	r2, r3
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80078bc:	4b17      	ldr	r3, [pc, #92]	@ (800791c <xPortStartScheduler+0x13c>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	4a16      	ldr	r2, [pc, #88]	@ (800791c <xPortStartScheduler+0x13c>)
 80078c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80078c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80078c8:	4b14      	ldr	r3, [pc, #80]	@ (800791c <xPortStartScheduler+0x13c>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a13      	ldr	r2, [pc, #76]	@ (800791c <xPortStartScheduler+0x13c>)
 80078ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80078d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80078d4:	f000 f8da 	bl	8007a8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80078d8:	4b11      	ldr	r3, [pc, #68]	@ (8007920 <xPortStartScheduler+0x140>)
 80078da:	2200      	movs	r2, #0
 80078dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80078de:	f000 f8f9 	bl	8007ad4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80078e2:	4b10      	ldr	r3, [pc, #64]	@ (8007924 <xPortStartScheduler+0x144>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	4a0f      	ldr	r2, [pc, #60]	@ (8007924 <xPortStartScheduler+0x144>)
 80078e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80078ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80078ee:	f7ff ff63 	bl	80077b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80078f2:	f7ff f82b 	bl	800694c <vTaskSwitchContext>
	prvTaskExitError();
 80078f6:	f7ff ff17 	bl	8007728 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80078fa:	2300      	movs	r3, #0
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	3718      	adds	r7, #24
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}
 8007904:	e000ed00 	.word	0xe000ed00
 8007908:	410fc271 	.word	0x410fc271
 800790c:	410fc270 	.word	0x410fc270
 8007910:	e000e400 	.word	0xe000e400
 8007914:	20001010 	.word	0x20001010
 8007918:	20001014 	.word	0x20001014
 800791c:	e000ed20 	.word	0xe000ed20
 8007920:	20000024 	.word	0x20000024
 8007924:	e000ef34 	.word	0xe000ef34

08007928 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007928:	b480      	push	{r7}
 800792a:	b083      	sub	sp, #12
 800792c:	af00      	add	r7, sp, #0
	__asm volatile
 800792e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007932:	f383 8811 	msr	BASEPRI, r3
 8007936:	f3bf 8f6f 	isb	sy
 800793a:	f3bf 8f4f 	dsb	sy
 800793e:	607b      	str	r3, [r7, #4]
}
 8007940:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007942:	4b10      	ldr	r3, [pc, #64]	@ (8007984 <vPortEnterCritical+0x5c>)
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	3301      	adds	r3, #1
 8007948:	4a0e      	ldr	r2, [pc, #56]	@ (8007984 <vPortEnterCritical+0x5c>)
 800794a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800794c:	4b0d      	ldr	r3, [pc, #52]	@ (8007984 <vPortEnterCritical+0x5c>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	2b01      	cmp	r3, #1
 8007952:	d110      	bne.n	8007976 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007954:	4b0c      	ldr	r3, [pc, #48]	@ (8007988 <vPortEnterCritical+0x60>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	b2db      	uxtb	r3, r3
 800795a:	2b00      	cmp	r3, #0
 800795c:	d00b      	beq.n	8007976 <vPortEnterCritical+0x4e>
	__asm volatile
 800795e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007962:	f383 8811 	msr	BASEPRI, r3
 8007966:	f3bf 8f6f 	isb	sy
 800796a:	f3bf 8f4f 	dsb	sy
 800796e:	603b      	str	r3, [r7, #0]
}
 8007970:	bf00      	nop
 8007972:	bf00      	nop
 8007974:	e7fd      	b.n	8007972 <vPortEnterCritical+0x4a>
	}
}
 8007976:	bf00      	nop
 8007978:	370c      	adds	r7, #12
 800797a:	46bd      	mov	sp, r7
 800797c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007980:	4770      	bx	lr
 8007982:	bf00      	nop
 8007984:	20000024 	.word	0x20000024
 8007988:	e000ed04 	.word	0xe000ed04

0800798c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800798c:	b480      	push	{r7}
 800798e:	b083      	sub	sp, #12
 8007990:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007992:	4b12      	ldr	r3, [pc, #72]	@ (80079dc <vPortExitCritical+0x50>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d10b      	bne.n	80079b2 <vPortExitCritical+0x26>
	__asm volatile
 800799a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800799e:	f383 8811 	msr	BASEPRI, r3
 80079a2:	f3bf 8f6f 	isb	sy
 80079a6:	f3bf 8f4f 	dsb	sy
 80079aa:	607b      	str	r3, [r7, #4]
}
 80079ac:	bf00      	nop
 80079ae:	bf00      	nop
 80079b0:	e7fd      	b.n	80079ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80079b2:	4b0a      	ldr	r3, [pc, #40]	@ (80079dc <vPortExitCritical+0x50>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	3b01      	subs	r3, #1
 80079b8:	4a08      	ldr	r2, [pc, #32]	@ (80079dc <vPortExitCritical+0x50>)
 80079ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80079bc:	4b07      	ldr	r3, [pc, #28]	@ (80079dc <vPortExitCritical+0x50>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d105      	bne.n	80079d0 <vPortExitCritical+0x44>
 80079c4:	2300      	movs	r3, #0
 80079c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	f383 8811 	msr	BASEPRI, r3
}
 80079ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80079d0:	bf00      	nop
 80079d2:	370c      	adds	r7, #12
 80079d4:	46bd      	mov	sp, r7
 80079d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079da:	4770      	bx	lr
 80079dc:	20000024 	.word	0x20000024

080079e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80079e0:	f3ef 8009 	mrs	r0, PSP
 80079e4:	f3bf 8f6f 	isb	sy
 80079e8:	4b15      	ldr	r3, [pc, #84]	@ (8007a40 <pxCurrentTCBConst>)
 80079ea:	681a      	ldr	r2, [r3, #0]
 80079ec:	f01e 0f10 	tst.w	lr, #16
 80079f0:	bf08      	it	eq
 80079f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80079f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079fa:	6010      	str	r0, [r2, #0]
 80079fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007a00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007a04:	f380 8811 	msr	BASEPRI, r0
 8007a08:	f3bf 8f4f 	dsb	sy
 8007a0c:	f3bf 8f6f 	isb	sy
 8007a10:	f7fe ff9c 	bl	800694c <vTaskSwitchContext>
 8007a14:	f04f 0000 	mov.w	r0, #0
 8007a18:	f380 8811 	msr	BASEPRI, r0
 8007a1c:	bc09      	pop	{r0, r3}
 8007a1e:	6819      	ldr	r1, [r3, #0]
 8007a20:	6808      	ldr	r0, [r1, #0]
 8007a22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a26:	f01e 0f10 	tst.w	lr, #16
 8007a2a:	bf08      	it	eq
 8007a2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007a30:	f380 8809 	msr	PSP, r0
 8007a34:	f3bf 8f6f 	isb	sy
 8007a38:	4770      	bx	lr
 8007a3a:	bf00      	nop
 8007a3c:	f3af 8000 	nop.w

08007a40 <pxCurrentTCBConst>:
 8007a40:	200009e4 	.word	0x200009e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007a44:	bf00      	nop
 8007a46:	bf00      	nop

08007a48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b082      	sub	sp, #8
 8007a4c:	af00      	add	r7, sp, #0
	__asm volatile
 8007a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a52:	f383 8811 	msr	BASEPRI, r3
 8007a56:	f3bf 8f6f 	isb	sy
 8007a5a:	f3bf 8f4f 	dsb	sy
 8007a5e:	607b      	str	r3, [r7, #4]
}
 8007a60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007a62:	f7fe feb9 	bl	80067d8 <xTaskIncrementTick>
 8007a66:	4603      	mov	r3, r0
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d003      	beq.n	8007a74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007a6c:	4b06      	ldr	r3, [pc, #24]	@ (8007a88 <xPortSysTickHandler+0x40>)
 8007a6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a72:	601a      	str	r2, [r3, #0]
 8007a74:	2300      	movs	r3, #0
 8007a76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	f383 8811 	msr	BASEPRI, r3
}
 8007a7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007a80:	bf00      	nop
 8007a82:	3708      	adds	r7, #8
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}
 8007a88:	e000ed04 	.word	0xe000ed04

08007a8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007a8c:	b480      	push	{r7}
 8007a8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007a90:	4b0b      	ldr	r3, [pc, #44]	@ (8007ac0 <vPortSetupTimerInterrupt+0x34>)
 8007a92:	2200      	movs	r2, #0
 8007a94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007a96:	4b0b      	ldr	r3, [pc, #44]	@ (8007ac4 <vPortSetupTimerInterrupt+0x38>)
 8007a98:	2200      	movs	r2, #0
 8007a9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8007ac8 <vPortSetupTimerInterrupt+0x3c>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	4a0a      	ldr	r2, [pc, #40]	@ (8007acc <vPortSetupTimerInterrupt+0x40>)
 8007aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8007aa6:	099b      	lsrs	r3, r3, #6
 8007aa8:	4a09      	ldr	r2, [pc, #36]	@ (8007ad0 <vPortSetupTimerInterrupt+0x44>)
 8007aaa:	3b01      	subs	r3, #1
 8007aac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007aae:	4b04      	ldr	r3, [pc, #16]	@ (8007ac0 <vPortSetupTimerInterrupt+0x34>)
 8007ab0:	2207      	movs	r2, #7
 8007ab2:	601a      	str	r2, [r3, #0]
}
 8007ab4:	bf00      	nop
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abc:	4770      	bx	lr
 8007abe:	bf00      	nop
 8007ac0:	e000e010 	.word	0xe000e010
 8007ac4:	e000e018 	.word	0xe000e018
 8007ac8:	20000008 	.word	0x20000008
 8007acc:	10624dd3 	.word	0x10624dd3
 8007ad0:	e000e014 	.word	0xe000e014

08007ad4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007ad4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007ae4 <vPortEnableVFP+0x10>
 8007ad8:	6801      	ldr	r1, [r0, #0]
 8007ada:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007ade:	6001      	str	r1, [r0, #0]
 8007ae0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007ae2:	bf00      	nop
 8007ae4:	e000ed88 	.word	0xe000ed88

08007ae8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007ae8:	b480      	push	{r7}
 8007aea:	b085      	sub	sp, #20
 8007aec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007aee:	f3ef 8305 	mrs	r3, IPSR
 8007af2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2b0f      	cmp	r3, #15
 8007af8:	d915      	bls.n	8007b26 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007afa:	4a18      	ldr	r2, [pc, #96]	@ (8007b5c <vPortValidateInterruptPriority+0x74>)
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	4413      	add	r3, r2
 8007b00:	781b      	ldrb	r3, [r3, #0]
 8007b02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007b04:	4b16      	ldr	r3, [pc, #88]	@ (8007b60 <vPortValidateInterruptPriority+0x78>)
 8007b06:	781b      	ldrb	r3, [r3, #0]
 8007b08:	7afa      	ldrb	r2, [r7, #11]
 8007b0a:	429a      	cmp	r2, r3
 8007b0c:	d20b      	bcs.n	8007b26 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b12:	f383 8811 	msr	BASEPRI, r3
 8007b16:	f3bf 8f6f 	isb	sy
 8007b1a:	f3bf 8f4f 	dsb	sy
 8007b1e:	607b      	str	r3, [r7, #4]
}
 8007b20:	bf00      	nop
 8007b22:	bf00      	nop
 8007b24:	e7fd      	b.n	8007b22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007b26:	4b0f      	ldr	r3, [pc, #60]	@ (8007b64 <vPortValidateInterruptPriority+0x7c>)
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007b2e:	4b0e      	ldr	r3, [pc, #56]	@ (8007b68 <vPortValidateInterruptPriority+0x80>)
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	429a      	cmp	r2, r3
 8007b34:	d90b      	bls.n	8007b4e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b3a:	f383 8811 	msr	BASEPRI, r3
 8007b3e:	f3bf 8f6f 	isb	sy
 8007b42:	f3bf 8f4f 	dsb	sy
 8007b46:	603b      	str	r3, [r7, #0]
}
 8007b48:	bf00      	nop
 8007b4a:	bf00      	nop
 8007b4c:	e7fd      	b.n	8007b4a <vPortValidateInterruptPriority+0x62>
	}
 8007b4e:	bf00      	nop
 8007b50:	3714      	adds	r7, #20
 8007b52:	46bd      	mov	sp, r7
 8007b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b58:	4770      	bx	lr
 8007b5a:	bf00      	nop
 8007b5c:	e000e3f0 	.word	0xe000e3f0
 8007b60:	20001010 	.word	0x20001010
 8007b64:	e000ed0c 	.word	0xe000ed0c
 8007b68:	20001014 	.word	0x20001014

08007b6c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b08a      	sub	sp, #40	@ 0x28
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007b74:	2300      	movs	r3, #0
 8007b76:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007b78:	f7fe fd72 	bl	8006660 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007b7c:	4b5c      	ldr	r3, [pc, #368]	@ (8007cf0 <pvPortMalloc+0x184>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d101      	bne.n	8007b88 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007b84:	f000 f924 	bl	8007dd0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007b88:	4b5a      	ldr	r3, [pc, #360]	@ (8007cf4 <pvPortMalloc+0x188>)
 8007b8a:	681a      	ldr	r2, [r3, #0]
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	4013      	ands	r3, r2
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	f040 8095 	bne.w	8007cc0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d01e      	beq.n	8007bda <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007b9c:	2208      	movs	r2, #8
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	4413      	add	r3, r2
 8007ba2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f003 0307 	and.w	r3, r3, #7
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d015      	beq.n	8007bda <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	f023 0307 	bic.w	r3, r3, #7
 8007bb4:	3308      	adds	r3, #8
 8007bb6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	f003 0307 	and.w	r3, r3, #7
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d00b      	beq.n	8007bda <pvPortMalloc+0x6e>
	__asm volatile
 8007bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bc6:	f383 8811 	msr	BASEPRI, r3
 8007bca:	f3bf 8f6f 	isb	sy
 8007bce:	f3bf 8f4f 	dsb	sy
 8007bd2:	617b      	str	r3, [r7, #20]
}
 8007bd4:	bf00      	nop
 8007bd6:	bf00      	nop
 8007bd8:	e7fd      	b.n	8007bd6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d06f      	beq.n	8007cc0 <pvPortMalloc+0x154>
 8007be0:	4b45      	ldr	r3, [pc, #276]	@ (8007cf8 <pvPortMalloc+0x18c>)
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	687a      	ldr	r2, [r7, #4]
 8007be6:	429a      	cmp	r2, r3
 8007be8:	d86a      	bhi.n	8007cc0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007bea:	4b44      	ldr	r3, [pc, #272]	@ (8007cfc <pvPortMalloc+0x190>)
 8007bec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007bee:	4b43      	ldr	r3, [pc, #268]	@ (8007cfc <pvPortMalloc+0x190>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007bf4:	e004      	b.n	8007c00 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c02:	685b      	ldr	r3, [r3, #4]
 8007c04:	687a      	ldr	r2, [r7, #4]
 8007c06:	429a      	cmp	r2, r3
 8007c08:	d903      	bls.n	8007c12 <pvPortMalloc+0xa6>
 8007c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d1f1      	bne.n	8007bf6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007c12:	4b37      	ldr	r3, [pc, #220]	@ (8007cf0 <pvPortMalloc+0x184>)
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c18:	429a      	cmp	r2, r3
 8007c1a:	d051      	beq.n	8007cc0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007c1c:	6a3b      	ldr	r3, [r7, #32]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	2208      	movs	r2, #8
 8007c22:	4413      	add	r3, r2
 8007c24:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c28:	681a      	ldr	r2, [r3, #0]
 8007c2a:	6a3b      	ldr	r3, [r7, #32]
 8007c2c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c30:	685a      	ldr	r2, [r3, #4]
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	1ad2      	subs	r2, r2, r3
 8007c36:	2308      	movs	r3, #8
 8007c38:	005b      	lsls	r3, r3, #1
 8007c3a:	429a      	cmp	r2, r3
 8007c3c:	d920      	bls.n	8007c80 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007c3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	4413      	add	r3, r2
 8007c44:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007c46:	69bb      	ldr	r3, [r7, #24]
 8007c48:	f003 0307 	and.w	r3, r3, #7
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d00b      	beq.n	8007c68 <pvPortMalloc+0xfc>
	__asm volatile
 8007c50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c54:	f383 8811 	msr	BASEPRI, r3
 8007c58:	f3bf 8f6f 	isb	sy
 8007c5c:	f3bf 8f4f 	dsb	sy
 8007c60:	613b      	str	r3, [r7, #16]
}
 8007c62:	bf00      	nop
 8007c64:	bf00      	nop
 8007c66:	e7fd      	b.n	8007c64 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c6a:	685a      	ldr	r2, [r3, #4]
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	1ad2      	subs	r2, r2, r3
 8007c70:	69bb      	ldr	r3, [r7, #24]
 8007c72:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c76:	687a      	ldr	r2, [r7, #4]
 8007c78:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007c7a:	69b8      	ldr	r0, [r7, #24]
 8007c7c:	f000 f90a 	bl	8007e94 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007c80:	4b1d      	ldr	r3, [pc, #116]	@ (8007cf8 <pvPortMalloc+0x18c>)
 8007c82:	681a      	ldr	r2, [r3, #0]
 8007c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c86:	685b      	ldr	r3, [r3, #4]
 8007c88:	1ad3      	subs	r3, r2, r3
 8007c8a:	4a1b      	ldr	r2, [pc, #108]	@ (8007cf8 <pvPortMalloc+0x18c>)
 8007c8c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007c8e:	4b1a      	ldr	r3, [pc, #104]	@ (8007cf8 <pvPortMalloc+0x18c>)
 8007c90:	681a      	ldr	r2, [r3, #0]
 8007c92:	4b1b      	ldr	r3, [pc, #108]	@ (8007d00 <pvPortMalloc+0x194>)
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	429a      	cmp	r2, r3
 8007c98:	d203      	bcs.n	8007ca2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007c9a:	4b17      	ldr	r3, [pc, #92]	@ (8007cf8 <pvPortMalloc+0x18c>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	4a18      	ldr	r2, [pc, #96]	@ (8007d00 <pvPortMalloc+0x194>)
 8007ca0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ca4:	685a      	ldr	r2, [r3, #4]
 8007ca6:	4b13      	ldr	r3, [pc, #76]	@ (8007cf4 <pvPortMalloc+0x188>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	431a      	orrs	r2, r3
 8007cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007cb6:	4b13      	ldr	r3, [pc, #76]	@ (8007d04 <pvPortMalloc+0x198>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	3301      	adds	r3, #1
 8007cbc:	4a11      	ldr	r2, [pc, #68]	@ (8007d04 <pvPortMalloc+0x198>)
 8007cbe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007cc0:	f7fe fcdc 	bl	800667c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007cc4:	69fb      	ldr	r3, [r7, #28]
 8007cc6:	f003 0307 	and.w	r3, r3, #7
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d00b      	beq.n	8007ce6 <pvPortMalloc+0x17a>
	__asm volatile
 8007cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cd2:	f383 8811 	msr	BASEPRI, r3
 8007cd6:	f3bf 8f6f 	isb	sy
 8007cda:	f3bf 8f4f 	dsb	sy
 8007cde:	60fb      	str	r3, [r7, #12]
}
 8007ce0:	bf00      	nop
 8007ce2:	bf00      	nop
 8007ce4:	e7fd      	b.n	8007ce2 <pvPortMalloc+0x176>
	return pvReturn;
 8007ce6:	69fb      	ldr	r3, [r7, #28]
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	3728      	adds	r7, #40	@ 0x28
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}
 8007cf0:	20001c20 	.word	0x20001c20
 8007cf4:	20001c34 	.word	0x20001c34
 8007cf8:	20001c24 	.word	0x20001c24
 8007cfc:	20001c18 	.word	0x20001c18
 8007d00:	20001c28 	.word	0x20001c28
 8007d04:	20001c2c 	.word	0x20001c2c

08007d08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b086      	sub	sp, #24
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d04f      	beq.n	8007dba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007d1a:	2308      	movs	r3, #8
 8007d1c:	425b      	negs	r3, r3
 8007d1e:	697a      	ldr	r2, [r7, #20]
 8007d20:	4413      	add	r3, r2
 8007d22:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007d24:	697b      	ldr	r3, [r7, #20]
 8007d26:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007d28:	693b      	ldr	r3, [r7, #16]
 8007d2a:	685a      	ldr	r2, [r3, #4]
 8007d2c:	4b25      	ldr	r3, [pc, #148]	@ (8007dc4 <vPortFree+0xbc>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4013      	ands	r3, r2
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d10b      	bne.n	8007d4e <vPortFree+0x46>
	__asm volatile
 8007d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d3a:	f383 8811 	msr	BASEPRI, r3
 8007d3e:	f3bf 8f6f 	isb	sy
 8007d42:	f3bf 8f4f 	dsb	sy
 8007d46:	60fb      	str	r3, [r7, #12]
}
 8007d48:	bf00      	nop
 8007d4a:	bf00      	nop
 8007d4c:	e7fd      	b.n	8007d4a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007d4e:	693b      	ldr	r3, [r7, #16]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d00b      	beq.n	8007d6e <vPortFree+0x66>
	__asm volatile
 8007d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d5a:	f383 8811 	msr	BASEPRI, r3
 8007d5e:	f3bf 8f6f 	isb	sy
 8007d62:	f3bf 8f4f 	dsb	sy
 8007d66:	60bb      	str	r3, [r7, #8]
}
 8007d68:	bf00      	nop
 8007d6a:	bf00      	nop
 8007d6c:	e7fd      	b.n	8007d6a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	685a      	ldr	r2, [r3, #4]
 8007d72:	4b14      	ldr	r3, [pc, #80]	@ (8007dc4 <vPortFree+0xbc>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4013      	ands	r3, r2
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d01e      	beq.n	8007dba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007d7c:	693b      	ldr	r3, [r7, #16]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d11a      	bne.n	8007dba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007d84:	693b      	ldr	r3, [r7, #16]
 8007d86:	685a      	ldr	r2, [r3, #4]
 8007d88:	4b0e      	ldr	r3, [pc, #56]	@ (8007dc4 <vPortFree+0xbc>)
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	43db      	mvns	r3, r3
 8007d8e:	401a      	ands	r2, r3
 8007d90:	693b      	ldr	r3, [r7, #16]
 8007d92:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007d94:	f7fe fc64 	bl	8006660 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007d98:	693b      	ldr	r3, [r7, #16]
 8007d9a:	685a      	ldr	r2, [r3, #4]
 8007d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8007dc8 <vPortFree+0xc0>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	4413      	add	r3, r2
 8007da2:	4a09      	ldr	r2, [pc, #36]	@ (8007dc8 <vPortFree+0xc0>)
 8007da4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007da6:	6938      	ldr	r0, [r7, #16]
 8007da8:	f000 f874 	bl	8007e94 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007dac:	4b07      	ldr	r3, [pc, #28]	@ (8007dcc <vPortFree+0xc4>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	3301      	adds	r3, #1
 8007db2:	4a06      	ldr	r2, [pc, #24]	@ (8007dcc <vPortFree+0xc4>)
 8007db4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007db6:	f7fe fc61 	bl	800667c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007dba:	bf00      	nop
 8007dbc:	3718      	adds	r7, #24
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	bd80      	pop	{r7, pc}
 8007dc2:	bf00      	nop
 8007dc4:	20001c34 	.word	0x20001c34
 8007dc8:	20001c24 	.word	0x20001c24
 8007dcc:	20001c30 	.word	0x20001c30

08007dd0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007dd0:	b480      	push	{r7}
 8007dd2:	b085      	sub	sp, #20
 8007dd4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007dd6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8007dda:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007ddc:	4b27      	ldr	r3, [pc, #156]	@ (8007e7c <prvHeapInit+0xac>)
 8007dde:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	f003 0307 	and.w	r3, r3, #7
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d00c      	beq.n	8007e04 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	3307      	adds	r3, #7
 8007dee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	f023 0307 	bic.w	r3, r3, #7
 8007df6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007df8:	68ba      	ldr	r2, [r7, #8]
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	1ad3      	subs	r3, r2, r3
 8007dfe:	4a1f      	ldr	r2, [pc, #124]	@ (8007e7c <prvHeapInit+0xac>)
 8007e00:	4413      	add	r3, r2
 8007e02:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007e08:	4a1d      	ldr	r2, [pc, #116]	@ (8007e80 <prvHeapInit+0xb0>)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007e0e:	4b1c      	ldr	r3, [pc, #112]	@ (8007e80 <prvHeapInit+0xb0>)
 8007e10:	2200      	movs	r2, #0
 8007e12:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	68ba      	ldr	r2, [r7, #8]
 8007e18:	4413      	add	r3, r2
 8007e1a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007e1c:	2208      	movs	r2, #8
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	1a9b      	subs	r3, r3, r2
 8007e22:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	f023 0307 	bic.w	r3, r3, #7
 8007e2a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	4a15      	ldr	r2, [pc, #84]	@ (8007e84 <prvHeapInit+0xb4>)
 8007e30:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007e32:	4b14      	ldr	r3, [pc, #80]	@ (8007e84 <prvHeapInit+0xb4>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	2200      	movs	r2, #0
 8007e38:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007e3a:	4b12      	ldr	r3, [pc, #72]	@ (8007e84 <prvHeapInit+0xb4>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	2200      	movs	r2, #0
 8007e40:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	68fa      	ldr	r2, [r7, #12]
 8007e4a:	1ad2      	subs	r2, r2, r3
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007e50:	4b0c      	ldr	r3, [pc, #48]	@ (8007e84 <prvHeapInit+0xb4>)
 8007e52:	681a      	ldr	r2, [r3, #0]
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	685b      	ldr	r3, [r3, #4]
 8007e5c:	4a0a      	ldr	r2, [pc, #40]	@ (8007e88 <prvHeapInit+0xb8>)
 8007e5e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	685b      	ldr	r3, [r3, #4]
 8007e64:	4a09      	ldr	r2, [pc, #36]	@ (8007e8c <prvHeapInit+0xbc>)
 8007e66:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007e68:	4b09      	ldr	r3, [pc, #36]	@ (8007e90 <prvHeapInit+0xc0>)
 8007e6a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007e6e:	601a      	str	r2, [r3, #0]
}
 8007e70:	bf00      	nop
 8007e72:	3714      	adds	r7, #20
 8007e74:	46bd      	mov	sp, r7
 8007e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7a:	4770      	bx	lr
 8007e7c:	20001018 	.word	0x20001018
 8007e80:	20001c18 	.word	0x20001c18
 8007e84:	20001c20 	.word	0x20001c20
 8007e88:	20001c28 	.word	0x20001c28
 8007e8c:	20001c24 	.word	0x20001c24
 8007e90:	20001c34 	.word	0x20001c34

08007e94 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007e94:	b480      	push	{r7}
 8007e96:	b085      	sub	sp, #20
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007e9c:	4b28      	ldr	r3, [pc, #160]	@ (8007f40 <prvInsertBlockIntoFreeList+0xac>)
 8007e9e:	60fb      	str	r3, [r7, #12]
 8007ea0:	e002      	b.n	8007ea8 <prvInsertBlockIntoFreeList+0x14>
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	60fb      	str	r3, [r7, #12]
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	687a      	ldr	r2, [r7, #4]
 8007eae:	429a      	cmp	r2, r3
 8007eb0:	d8f7      	bhi.n	8007ea2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	685b      	ldr	r3, [r3, #4]
 8007eba:	68ba      	ldr	r2, [r7, #8]
 8007ebc:	4413      	add	r3, r2
 8007ebe:	687a      	ldr	r2, [r7, #4]
 8007ec0:	429a      	cmp	r2, r3
 8007ec2:	d108      	bne.n	8007ed6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	685a      	ldr	r2, [r3, #4]
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	441a      	add	r2, r3
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	685b      	ldr	r3, [r3, #4]
 8007ede:	68ba      	ldr	r2, [r7, #8]
 8007ee0:	441a      	add	r2, r3
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	429a      	cmp	r2, r3
 8007ee8:	d118      	bne.n	8007f1c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681a      	ldr	r2, [r3, #0]
 8007eee:	4b15      	ldr	r3, [pc, #84]	@ (8007f44 <prvInsertBlockIntoFreeList+0xb0>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	429a      	cmp	r2, r3
 8007ef4:	d00d      	beq.n	8007f12 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	685a      	ldr	r2, [r3, #4]
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	685b      	ldr	r3, [r3, #4]
 8007f00:	441a      	add	r2, r3
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	681a      	ldr	r2, [r3, #0]
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	601a      	str	r2, [r3, #0]
 8007f10:	e008      	b.n	8007f24 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007f12:	4b0c      	ldr	r3, [pc, #48]	@ (8007f44 <prvInsertBlockIntoFreeList+0xb0>)
 8007f14:	681a      	ldr	r2, [r3, #0]
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	601a      	str	r2, [r3, #0]
 8007f1a:	e003      	b.n	8007f24 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681a      	ldr	r2, [r3, #0]
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007f24:	68fa      	ldr	r2, [r7, #12]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	429a      	cmp	r2, r3
 8007f2a:	d002      	beq.n	8007f32 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	687a      	ldr	r2, [r7, #4]
 8007f30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007f32:	bf00      	nop
 8007f34:	3714      	adds	r7, #20
 8007f36:	46bd      	mov	sp, r7
 8007f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3c:	4770      	bx	lr
 8007f3e:	bf00      	nop
 8007f40:	20001c18 	.word	0x20001c18
 8007f44:	20001c20 	.word	0x20001c20

08007f48 <std>:
 8007f48:	2300      	movs	r3, #0
 8007f4a:	b510      	push	{r4, lr}
 8007f4c:	4604      	mov	r4, r0
 8007f4e:	e9c0 3300 	strd	r3, r3, [r0]
 8007f52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007f56:	6083      	str	r3, [r0, #8]
 8007f58:	8181      	strh	r1, [r0, #12]
 8007f5a:	6643      	str	r3, [r0, #100]	@ 0x64
 8007f5c:	81c2      	strh	r2, [r0, #14]
 8007f5e:	6183      	str	r3, [r0, #24]
 8007f60:	4619      	mov	r1, r3
 8007f62:	2208      	movs	r2, #8
 8007f64:	305c      	adds	r0, #92	@ 0x5c
 8007f66:	f000 f9f9 	bl	800835c <memset>
 8007f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8007fa0 <std+0x58>)
 8007f6c:	6263      	str	r3, [r4, #36]	@ 0x24
 8007f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8007fa4 <std+0x5c>)
 8007f70:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007f72:	4b0d      	ldr	r3, [pc, #52]	@ (8007fa8 <std+0x60>)
 8007f74:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007f76:	4b0d      	ldr	r3, [pc, #52]	@ (8007fac <std+0x64>)
 8007f78:	6323      	str	r3, [r4, #48]	@ 0x30
 8007f7a:	4b0d      	ldr	r3, [pc, #52]	@ (8007fb0 <std+0x68>)
 8007f7c:	6224      	str	r4, [r4, #32]
 8007f7e:	429c      	cmp	r4, r3
 8007f80:	d006      	beq.n	8007f90 <std+0x48>
 8007f82:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007f86:	4294      	cmp	r4, r2
 8007f88:	d002      	beq.n	8007f90 <std+0x48>
 8007f8a:	33d0      	adds	r3, #208	@ 0xd0
 8007f8c:	429c      	cmp	r4, r3
 8007f8e:	d105      	bne.n	8007f9c <std+0x54>
 8007f90:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007f94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f98:	f000 bab6 	b.w	8008508 <__retarget_lock_init_recursive>
 8007f9c:	bd10      	pop	{r4, pc}
 8007f9e:	bf00      	nop
 8007fa0:	080081ad 	.word	0x080081ad
 8007fa4:	080081cf 	.word	0x080081cf
 8007fa8:	08008207 	.word	0x08008207
 8007fac:	0800822b 	.word	0x0800822b
 8007fb0:	20001c38 	.word	0x20001c38

08007fb4 <stdio_exit_handler>:
 8007fb4:	4a02      	ldr	r2, [pc, #8]	@ (8007fc0 <stdio_exit_handler+0xc>)
 8007fb6:	4903      	ldr	r1, [pc, #12]	@ (8007fc4 <stdio_exit_handler+0x10>)
 8007fb8:	4803      	ldr	r0, [pc, #12]	@ (8007fc8 <stdio_exit_handler+0x14>)
 8007fba:	f000 b869 	b.w	8008090 <_fwalk_sglue>
 8007fbe:	bf00      	nop
 8007fc0:	20000028 	.word	0x20000028
 8007fc4:	08008dc1 	.word	0x08008dc1
 8007fc8:	20000038 	.word	0x20000038

08007fcc <cleanup_stdio>:
 8007fcc:	6841      	ldr	r1, [r0, #4]
 8007fce:	4b0c      	ldr	r3, [pc, #48]	@ (8008000 <cleanup_stdio+0x34>)
 8007fd0:	4299      	cmp	r1, r3
 8007fd2:	b510      	push	{r4, lr}
 8007fd4:	4604      	mov	r4, r0
 8007fd6:	d001      	beq.n	8007fdc <cleanup_stdio+0x10>
 8007fd8:	f000 fef2 	bl	8008dc0 <_fflush_r>
 8007fdc:	68a1      	ldr	r1, [r4, #8]
 8007fde:	4b09      	ldr	r3, [pc, #36]	@ (8008004 <cleanup_stdio+0x38>)
 8007fe0:	4299      	cmp	r1, r3
 8007fe2:	d002      	beq.n	8007fea <cleanup_stdio+0x1e>
 8007fe4:	4620      	mov	r0, r4
 8007fe6:	f000 feeb 	bl	8008dc0 <_fflush_r>
 8007fea:	68e1      	ldr	r1, [r4, #12]
 8007fec:	4b06      	ldr	r3, [pc, #24]	@ (8008008 <cleanup_stdio+0x3c>)
 8007fee:	4299      	cmp	r1, r3
 8007ff0:	d004      	beq.n	8007ffc <cleanup_stdio+0x30>
 8007ff2:	4620      	mov	r0, r4
 8007ff4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ff8:	f000 bee2 	b.w	8008dc0 <_fflush_r>
 8007ffc:	bd10      	pop	{r4, pc}
 8007ffe:	bf00      	nop
 8008000:	20001c38 	.word	0x20001c38
 8008004:	20001ca0 	.word	0x20001ca0
 8008008:	20001d08 	.word	0x20001d08

0800800c <global_stdio_init.part.0>:
 800800c:	b510      	push	{r4, lr}
 800800e:	4b0b      	ldr	r3, [pc, #44]	@ (800803c <global_stdio_init.part.0+0x30>)
 8008010:	4c0b      	ldr	r4, [pc, #44]	@ (8008040 <global_stdio_init.part.0+0x34>)
 8008012:	4a0c      	ldr	r2, [pc, #48]	@ (8008044 <global_stdio_init.part.0+0x38>)
 8008014:	601a      	str	r2, [r3, #0]
 8008016:	4620      	mov	r0, r4
 8008018:	2200      	movs	r2, #0
 800801a:	2104      	movs	r1, #4
 800801c:	f7ff ff94 	bl	8007f48 <std>
 8008020:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008024:	2201      	movs	r2, #1
 8008026:	2109      	movs	r1, #9
 8008028:	f7ff ff8e 	bl	8007f48 <std>
 800802c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008030:	2202      	movs	r2, #2
 8008032:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008036:	2112      	movs	r1, #18
 8008038:	f7ff bf86 	b.w	8007f48 <std>
 800803c:	20001d70 	.word	0x20001d70
 8008040:	20001c38 	.word	0x20001c38
 8008044:	08007fb5 	.word	0x08007fb5

08008048 <__sfp_lock_acquire>:
 8008048:	4801      	ldr	r0, [pc, #4]	@ (8008050 <__sfp_lock_acquire+0x8>)
 800804a:	f000 ba5e 	b.w	800850a <__retarget_lock_acquire_recursive>
 800804e:	bf00      	nop
 8008050:	20001d79 	.word	0x20001d79

08008054 <__sfp_lock_release>:
 8008054:	4801      	ldr	r0, [pc, #4]	@ (800805c <__sfp_lock_release+0x8>)
 8008056:	f000 ba59 	b.w	800850c <__retarget_lock_release_recursive>
 800805a:	bf00      	nop
 800805c:	20001d79 	.word	0x20001d79

08008060 <__sinit>:
 8008060:	b510      	push	{r4, lr}
 8008062:	4604      	mov	r4, r0
 8008064:	f7ff fff0 	bl	8008048 <__sfp_lock_acquire>
 8008068:	6a23      	ldr	r3, [r4, #32]
 800806a:	b11b      	cbz	r3, 8008074 <__sinit+0x14>
 800806c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008070:	f7ff bff0 	b.w	8008054 <__sfp_lock_release>
 8008074:	4b04      	ldr	r3, [pc, #16]	@ (8008088 <__sinit+0x28>)
 8008076:	6223      	str	r3, [r4, #32]
 8008078:	4b04      	ldr	r3, [pc, #16]	@ (800808c <__sinit+0x2c>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d1f5      	bne.n	800806c <__sinit+0xc>
 8008080:	f7ff ffc4 	bl	800800c <global_stdio_init.part.0>
 8008084:	e7f2      	b.n	800806c <__sinit+0xc>
 8008086:	bf00      	nop
 8008088:	08007fcd 	.word	0x08007fcd
 800808c:	20001d70 	.word	0x20001d70

08008090 <_fwalk_sglue>:
 8008090:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008094:	4607      	mov	r7, r0
 8008096:	4688      	mov	r8, r1
 8008098:	4614      	mov	r4, r2
 800809a:	2600      	movs	r6, #0
 800809c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80080a0:	f1b9 0901 	subs.w	r9, r9, #1
 80080a4:	d505      	bpl.n	80080b2 <_fwalk_sglue+0x22>
 80080a6:	6824      	ldr	r4, [r4, #0]
 80080a8:	2c00      	cmp	r4, #0
 80080aa:	d1f7      	bne.n	800809c <_fwalk_sglue+0xc>
 80080ac:	4630      	mov	r0, r6
 80080ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080b2:	89ab      	ldrh	r3, [r5, #12]
 80080b4:	2b01      	cmp	r3, #1
 80080b6:	d907      	bls.n	80080c8 <_fwalk_sglue+0x38>
 80080b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80080bc:	3301      	adds	r3, #1
 80080be:	d003      	beq.n	80080c8 <_fwalk_sglue+0x38>
 80080c0:	4629      	mov	r1, r5
 80080c2:	4638      	mov	r0, r7
 80080c4:	47c0      	blx	r8
 80080c6:	4306      	orrs	r6, r0
 80080c8:	3568      	adds	r5, #104	@ 0x68
 80080ca:	e7e9      	b.n	80080a0 <_fwalk_sglue+0x10>

080080cc <iprintf>:
 80080cc:	b40f      	push	{r0, r1, r2, r3}
 80080ce:	b507      	push	{r0, r1, r2, lr}
 80080d0:	4906      	ldr	r1, [pc, #24]	@ (80080ec <iprintf+0x20>)
 80080d2:	ab04      	add	r3, sp, #16
 80080d4:	6808      	ldr	r0, [r1, #0]
 80080d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80080da:	6881      	ldr	r1, [r0, #8]
 80080dc:	9301      	str	r3, [sp, #4]
 80080de:	f000 fb47 	bl	8008770 <_vfiprintf_r>
 80080e2:	b003      	add	sp, #12
 80080e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80080e8:	b004      	add	sp, #16
 80080ea:	4770      	bx	lr
 80080ec:	20000034 	.word	0x20000034

080080f0 <_puts_r>:
 80080f0:	6a03      	ldr	r3, [r0, #32]
 80080f2:	b570      	push	{r4, r5, r6, lr}
 80080f4:	6884      	ldr	r4, [r0, #8]
 80080f6:	4605      	mov	r5, r0
 80080f8:	460e      	mov	r6, r1
 80080fa:	b90b      	cbnz	r3, 8008100 <_puts_r+0x10>
 80080fc:	f7ff ffb0 	bl	8008060 <__sinit>
 8008100:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008102:	07db      	lsls	r3, r3, #31
 8008104:	d405      	bmi.n	8008112 <_puts_r+0x22>
 8008106:	89a3      	ldrh	r3, [r4, #12]
 8008108:	0598      	lsls	r0, r3, #22
 800810a:	d402      	bmi.n	8008112 <_puts_r+0x22>
 800810c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800810e:	f000 f9fc 	bl	800850a <__retarget_lock_acquire_recursive>
 8008112:	89a3      	ldrh	r3, [r4, #12]
 8008114:	0719      	lsls	r1, r3, #28
 8008116:	d502      	bpl.n	800811e <_puts_r+0x2e>
 8008118:	6923      	ldr	r3, [r4, #16]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d135      	bne.n	800818a <_puts_r+0x9a>
 800811e:	4621      	mov	r1, r4
 8008120:	4628      	mov	r0, r5
 8008122:	f000 f8c5 	bl	80082b0 <__swsetup_r>
 8008126:	b380      	cbz	r0, 800818a <_puts_r+0x9a>
 8008128:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800812c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800812e:	07da      	lsls	r2, r3, #31
 8008130:	d405      	bmi.n	800813e <_puts_r+0x4e>
 8008132:	89a3      	ldrh	r3, [r4, #12]
 8008134:	059b      	lsls	r3, r3, #22
 8008136:	d402      	bmi.n	800813e <_puts_r+0x4e>
 8008138:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800813a:	f000 f9e7 	bl	800850c <__retarget_lock_release_recursive>
 800813e:	4628      	mov	r0, r5
 8008140:	bd70      	pop	{r4, r5, r6, pc}
 8008142:	2b00      	cmp	r3, #0
 8008144:	da04      	bge.n	8008150 <_puts_r+0x60>
 8008146:	69a2      	ldr	r2, [r4, #24]
 8008148:	429a      	cmp	r2, r3
 800814a:	dc17      	bgt.n	800817c <_puts_r+0x8c>
 800814c:	290a      	cmp	r1, #10
 800814e:	d015      	beq.n	800817c <_puts_r+0x8c>
 8008150:	6823      	ldr	r3, [r4, #0]
 8008152:	1c5a      	adds	r2, r3, #1
 8008154:	6022      	str	r2, [r4, #0]
 8008156:	7019      	strb	r1, [r3, #0]
 8008158:	68a3      	ldr	r3, [r4, #8]
 800815a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800815e:	3b01      	subs	r3, #1
 8008160:	60a3      	str	r3, [r4, #8]
 8008162:	2900      	cmp	r1, #0
 8008164:	d1ed      	bne.n	8008142 <_puts_r+0x52>
 8008166:	2b00      	cmp	r3, #0
 8008168:	da11      	bge.n	800818e <_puts_r+0x9e>
 800816a:	4622      	mov	r2, r4
 800816c:	210a      	movs	r1, #10
 800816e:	4628      	mov	r0, r5
 8008170:	f000 f85f 	bl	8008232 <__swbuf_r>
 8008174:	3001      	adds	r0, #1
 8008176:	d0d7      	beq.n	8008128 <_puts_r+0x38>
 8008178:	250a      	movs	r5, #10
 800817a:	e7d7      	b.n	800812c <_puts_r+0x3c>
 800817c:	4622      	mov	r2, r4
 800817e:	4628      	mov	r0, r5
 8008180:	f000 f857 	bl	8008232 <__swbuf_r>
 8008184:	3001      	adds	r0, #1
 8008186:	d1e7      	bne.n	8008158 <_puts_r+0x68>
 8008188:	e7ce      	b.n	8008128 <_puts_r+0x38>
 800818a:	3e01      	subs	r6, #1
 800818c:	e7e4      	b.n	8008158 <_puts_r+0x68>
 800818e:	6823      	ldr	r3, [r4, #0]
 8008190:	1c5a      	adds	r2, r3, #1
 8008192:	6022      	str	r2, [r4, #0]
 8008194:	220a      	movs	r2, #10
 8008196:	701a      	strb	r2, [r3, #0]
 8008198:	e7ee      	b.n	8008178 <_puts_r+0x88>
	...

0800819c <puts>:
 800819c:	4b02      	ldr	r3, [pc, #8]	@ (80081a8 <puts+0xc>)
 800819e:	4601      	mov	r1, r0
 80081a0:	6818      	ldr	r0, [r3, #0]
 80081a2:	f7ff bfa5 	b.w	80080f0 <_puts_r>
 80081a6:	bf00      	nop
 80081a8:	20000034 	.word	0x20000034

080081ac <__sread>:
 80081ac:	b510      	push	{r4, lr}
 80081ae:	460c      	mov	r4, r1
 80081b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081b4:	f000 f95a 	bl	800846c <_read_r>
 80081b8:	2800      	cmp	r0, #0
 80081ba:	bfab      	itete	ge
 80081bc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80081be:	89a3      	ldrhlt	r3, [r4, #12]
 80081c0:	181b      	addge	r3, r3, r0
 80081c2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80081c6:	bfac      	ite	ge
 80081c8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80081ca:	81a3      	strhlt	r3, [r4, #12]
 80081cc:	bd10      	pop	{r4, pc}

080081ce <__swrite>:
 80081ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081d2:	461f      	mov	r7, r3
 80081d4:	898b      	ldrh	r3, [r1, #12]
 80081d6:	05db      	lsls	r3, r3, #23
 80081d8:	4605      	mov	r5, r0
 80081da:	460c      	mov	r4, r1
 80081dc:	4616      	mov	r6, r2
 80081de:	d505      	bpl.n	80081ec <__swrite+0x1e>
 80081e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081e4:	2302      	movs	r3, #2
 80081e6:	2200      	movs	r2, #0
 80081e8:	f000 f92e 	bl	8008448 <_lseek_r>
 80081ec:	89a3      	ldrh	r3, [r4, #12]
 80081ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80081f2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80081f6:	81a3      	strh	r3, [r4, #12]
 80081f8:	4632      	mov	r2, r6
 80081fa:	463b      	mov	r3, r7
 80081fc:	4628      	mov	r0, r5
 80081fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008202:	f000 b945 	b.w	8008490 <_write_r>

08008206 <__sseek>:
 8008206:	b510      	push	{r4, lr}
 8008208:	460c      	mov	r4, r1
 800820a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800820e:	f000 f91b 	bl	8008448 <_lseek_r>
 8008212:	1c43      	adds	r3, r0, #1
 8008214:	89a3      	ldrh	r3, [r4, #12]
 8008216:	bf15      	itete	ne
 8008218:	6560      	strne	r0, [r4, #84]	@ 0x54
 800821a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800821e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008222:	81a3      	strheq	r3, [r4, #12]
 8008224:	bf18      	it	ne
 8008226:	81a3      	strhne	r3, [r4, #12]
 8008228:	bd10      	pop	{r4, pc}

0800822a <__sclose>:
 800822a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800822e:	f000 b89d 	b.w	800836c <_close_r>

08008232 <__swbuf_r>:
 8008232:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008234:	460e      	mov	r6, r1
 8008236:	4614      	mov	r4, r2
 8008238:	4605      	mov	r5, r0
 800823a:	b118      	cbz	r0, 8008244 <__swbuf_r+0x12>
 800823c:	6a03      	ldr	r3, [r0, #32]
 800823e:	b90b      	cbnz	r3, 8008244 <__swbuf_r+0x12>
 8008240:	f7ff ff0e 	bl	8008060 <__sinit>
 8008244:	69a3      	ldr	r3, [r4, #24]
 8008246:	60a3      	str	r3, [r4, #8]
 8008248:	89a3      	ldrh	r3, [r4, #12]
 800824a:	071a      	lsls	r2, r3, #28
 800824c:	d501      	bpl.n	8008252 <__swbuf_r+0x20>
 800824e:	6923      	ldr	r3, [r4, #16]
 8008250:	b943      	cbnz	r3, 8008264 <__swbuf_r+0x32>
 8008252:	4621      	mov	r1, r4
 8008254:	4628      	mov	r0, r5
 8008256:	f000 f82b 	bl	80082b0 <__swsetup_r>
 800825a:	b118      	cbz	r0, 8008264 <__swbuf_r+0x32>
 800825c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008260:	4638      	mov	r0, r7
 8008262:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008264:	6823      	ldr	r3, [r4, #0]
 8008266:	6922      	ldr	r2, [r4, #16]
 8008268:	1a98      	subs	r0, r3, r2
 800826a:	6963      	ldr	r3, [r4, #20]
 800826c:	b2f6      	uxtb	r6, r6
 800826e:	4283      	cmp	r3, r0
 8008270:	4637      	mov	r7, r6
 8008272:	dc05      	bgt.n	8008280 <__swbuf_r+0x4e>
 8008274:	4621      	mov	r1, r4
 8008276:	4628      	mov	r0, r5
 8008278:	f000 fda2 	bl	8008dc0 <_fflush_r>
 800827c:	2800      	cmp	r0, #0
 800827e:	d1ed      	bne.n	800825c <__swbuf_r+0x2a>
 8008280:	68a3      	ldr	r3, [r4, #8]
 8008282:	3b01      	subs	r3, #1
 8008284:	60a3      	str	r3, [r4, #8]
 8008286:	6823      	ldr	r3, [r4, #0]
 8008288:	1c5a      	adds	r2, r3, #1
 800828a:	6022      	str	r2, [r4, #0]
 800828c:	701e      	strb	r6, [r3, #0]
 800828e:	6962      	ldr	r2, [r4, #20]
 8008290:	1c43      	adds	r3, r0, #1
 8008292:	429a      	cmp	r2, r3
 8008294:	d004      	beq.n	80082a0 <__swbuf_r+0x6e>
 8008296:	89a3      	ldrh	r3, [r4, #12]
 8008298:	07db      	lsls	r3, r3, #31
 800829a:	d5e1      	bpl.n	8008260 <__swbuf_r+0x2e>
 800829c:	2e0a      	cmp	r6, #10
 800829e:	d1df      	bne.n	8008260 <__swbuf_r+0x2e>
 80082a0:	4621      	mov	r1, r4
 80082a2:	4628      	mov	r0, r5
 80082a4:	f000 fd8c 	bl	8008dc0 <_fflush_r>
 80082a8:	2800      	cmp	r0, #0
 80082aa:	d0d9      	beq.n	8008260 <__swbuf_r+0x2e>
 80082ac:	e7d6      	b.n	800825c <__swbuf_r+0x2a>
	...

080082b0 <__swsetup_r>:
 80082b0:	b538      	push	{r3, r4, r5, lr}
 80082b2:	4b29      	ldr	r3, [pc, #164]	@ (8008358 <__swsetup_r+0xa8>)
 80082b4:	4605      	mov	r5, r0
 80082b6:	6818      	ldr	r0, [r3, #0]
 80082b8:	460c      	mov	r4, r1
 80082ba:	b118      	cbz	r0, 80082c4 <__swsetup_r+0x14>
 80082bc:	6a03      	ldr	r3, [r0, #32]
 80082be:	b90b      	cbnz	r3, 80082c4 <__swsetup_r+0x14>
 80082c0:	f7ff fece 	bl	8008060 <__sinit>
 80082c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082c8:	0719      	lsls	r1, r3, #28
 80082ca:	d422      	bmi.n	8008312 <__swsetup_r+0x62>
 80082cc:	06da      	lsls	r2, r3, #27
 80082ce:	d407      	bmi.n	80082e0 <__swsetup_r+0x30>
 80082d0:	2209      	movs	r2, #9
 80082d2:	602a      	str	r2, [r5, #0]
 80082d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082d8:	81a3      	strh	r3, [r4, #12]
 80082da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80082de:	e033      	b.n	8008348 <__swsetup_r+0x98>
 80082e0:	0758      	lsls	r0, r3, #29
 80082e2:	d512      	bpl.n	800830a <__swsetup_r+0x5a>
 80082e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80082e6:	b141      	cbz	r1, 80082fa <__swsetup_r+0x4a>
 80082e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80082ec:	4299      	cmp	r1, r3
 80082ee:	d002      	beq.n	80082f6 <__swsetup_r+0x46>
 80082f0:	4628      	mov	r0, r5
 80082f2:	f000 f91b 	bl	800852c <_free_r>
 80082f6:	2300      	movs	r3, #0
 80082f8:	6363      	str	r3, [r4, #52]	@ 0x34
 80082fa:	89a3      	ldrh	r3, [r4, #12]
 80082fc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008300:	81a3      	strh	r3, [r4, #12]
 8008302:	2300      	movs	r3, #0
 8008304:	6063      	str	r3, [r4, #4]
 8008306:	6923      	ldr	r3, [r4, #16]
 8008308:	6023      	str	r3, [r4, #0]
 800830a:	89a3      	ldrh	r3, [r4, #12]
 800830c:	f043 0308 	orr.w	r3, r3, #8
 8008310:	81a3      	strh	r3, [r4, #12]
 8008312:	6923      	ldr	r3, [r4, #16]
 8008314:	b94b      	cbnz	r3, 800832a <__swsetup_r+0x7a>
 8008316:	89a3      	ldrh	r3, [r4, #12]
 8008318:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800831c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008320:	d003      	beq.n	800832a <__swsetup_r+0x7a>
 8008322:	4621      	mov	r1, r4
 8008324:	4628      	mov	r0, r5
 8008326:	f000 fd99 	bl	8008e5c <__smakebuf_r>
 800832a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800832e:	f013 0201 	ands.w	r2, r3, #1
 8008332:	d00a      	beq.n	800834a <__swsetup_r+0x9a>
 8008334:	2200      	movs	r2, #0
 8008336:	60a2      	str	r2, [r4, #8]
 8008338:	6962      	ldr	r2, [r4, #20]
 800833a:	4252      	negs	r2, r2
 800833c:	61a2      	str	r2, [r4, #24]
 800833e:	6922      	ldr	r2, [r4, #16]
 8008340:	b942      	cbnz	r2, 8008354 <__swsetup_r+0xa4>
 8008342:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008346:	d1c5      	bne.n	80082d4 <__swsetup_r+0x24>
 8008348:	bd38      	pop	{r3, r4, r5, pc}
 800834a:	0799      	lsls	r1, r3, #30
 800834c:	bf58      	it	pl
 800834e:	6962      	ldrpl	r2, [r4, #20]
 8008350:	60a2      	str	r2, [r4, #8]
 8008352:	e7f4      	b.n	800833e <__swsetup_r+0x8e>
 8008354:	2000      	movs	r0, #0
 8008356:	e7f7      	b.n	8008348 <__swsetup_r+0x98>
 8008358:	20000034 	.word	0x20000034

0800835c <memset>:
 800835c:	4402      	add	r2, r0
 800835e:	4603      	mov	r3, r0
 8008360:	4293      	cmp	r3, r2
 8008362:	d100      	bne.n	8008366 <memset+0xa>
 8008364:	4770      	bx	lr
 8008366:	f803 1b01 	strb.w	r1, [r3], #1
 800836a:	e7f9      	b.n	8008360 <memset+0x4>

0800836c <_close_r>:
 800836c:	b538      	push	{r3, r4, r5, lr}
 800836e:	4d06      	ldr	r5, [pc, #24]	@ (8008388 <_close_r+0x1c>)
 8008370:	2300      	movs	r3, #0
 8008372:	4604      	mov	r4, r0
 8008374:	4608      	mov	r0, r1
 8008376:	602b      	str	r3, [r5, #0]
 8008378:	f7f8 fd89 	bl	8000e8e <_close>
 800837c:	1c43      	adds	r3, r0, #1
 800837e:	d102      	bne.n	8008386 <_close_r+0x1a>
 8008380:	682b      	ldr	r3, [r5, #0]
 8008382:	b103      	cbz	r3, 8008386 <_close_r+0x1a>
 8008384:	6023      	str	r3, [r4, #0]
 8008386:	bd38      	pop	{r3, r4, r5, pc}
 8008388:	20001d74 	.word	0x20001d74

0800838c <_reclaim_reent>:
 800838c:	4b2d      	ldr	r3, [pc, #180]	@ (8008444 <_reclaim_reent+0xb8>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	4283      	cmp	r3, r0
 8008392:	b570      	push	{r4, r5, r6, lr}
 8008394:	4604      	mov	r4, r0
 8008396:	d053      	beq.n	8008440 <_reclaim_reent+0xb4>
 8008398:	69c3      	ldr	r3, [r0, #28]
 800839a:	b31b      	cbz	r3, 80083e4 <_reclaim_reent+0x58>
 800839c:	68db      	ldr	r3, [r3, #12]
 800839e:	b163      	cbz	r3, 80083ba <_reclaim_reent+0x2e>
 80083a0:	2500      	movs	r5, #0
 80083a2:	69e3      	ldr	r3, [r4, #28]
 80083a4:	68db      	ldr	r3, [r3, #12]
 80083a6:	5959      	ldr	r1, [r3, r5]
 80083a8:	b9b1      	cbnz	r1, 80083d8 <_reclaim_reent+0x4c>
 80083aa:	3504      	adds	r5, #4
 80083ac:	2d80      	cmp	r5, #128	@ 0x80
 80083ae:	d1f8      	bne.n	80083a2 <_reclaim_reent+0x16>
 80083b0:	69e3      	ldr	r3, [r4, #28]
 80083b2:	4620      	mov	r0, r4
 80083b4:	68d9      	ldr	r1, [r3, #12]
 80083b6:	f000 f8b9 	bl	800852c <_free_r>
 80083ba:	69e3      	ldr	r3, [r4, #28]
 80083bc:	6819      	ldr	r1, [r3, #0]
 80083be:	b111      	cbz	r1, 80083c6 <_reclaim_reent+0x3a>
 80083c0:	4620      	mov	r0, r4
 80083c2:	f000 f8b3 	bl	800852c <_free_r>
 80083c6:	69e3      	ldr	r3, [r4, #28]
 80083c8:	689d      	ldr	r5, [r3, #8]
 80083ca:	b15d      	cbz	r5, 80083e4 <_reclaim_reent+0x58>
 80083cc:	4629      	mov	r1, r5
 80083ce:	4620      	mov	r0, r4
 80083d0:	682d      	ldr	r5, [r5, #0]
 80083d2:	f000 f8ab 	bl	800852c <_free_r>
 80083d6:	e7f8      	b.n	80083ca <_reclaim_reent+0x3e>
 80083d8:	680e      	ldr	r6, [r1, #0]
 80083da:	4620      	mov	r0, r4
 80083dc:	f000 f8a6 	bl	800852c <_free_r>
 80083e0:	4631      	mov	r1, r6
 80083e2:	e7e1      	b.n	80083a8 <_reclaim_reent+0x1c>
 80083e4:	6961      	ldr	r1, [r4, #20]
 80083e6:	b111      	cbz	r1, 80083ee <_reclaim_reent+0x62>
 80083e8:	4620      	mov	r0, r4
 80083ea:	f000 f89f 	bl	800852c <_free_r>
 80083ee:	69e1      	ldr	r1, [r4, #28]
 80083f0:	b111      	cbz	r1, 80083f8 <_reclaim_reent+0x6c>
 80083f2:	4620      	mov	r0, r4
 80083f4:	f000 f89a 	bl	800852c <_free_r>
 80083f8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80083fa:	b111      	cbz	r1, 8008402 <_reclaim_reent+0x76>
 80083fc:	4620      	mov	r0, r4
 80083fe:	f000 f895 	bl	800852c <_free_r>
 8008402:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008404:	b111      	cbz	r1, 800840c <_reclaim_reent+0x80>
 8008406:	4620      	mov	r0, r4
 8008408:	f000 f890 	bl	800852c <_free_r>
 800840c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800840e:	b111      	cbz	r1, 8008416 <_reclaim_reent+0x8a>
 8008410:	4620      	mov	r0, r4
 8008412:	f000 f88b 	bl	800852c <_free_r>
 8008416:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008418:	b111      	cbz	r1, 8008420 <_reclaim_reent+0x94>
 800841a:	4620      	mov	r0, r4
 800841c:	f000 f886 	bl	800852c <_free_r>
 8008420:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008422:	b111      	cbz	r1, 800842a <_reclaim_reent+0x9e>
 8008424:	4620      	mov	r0, r4
 8008426:	f000 f881 	bl	800852c <_free_r>
 800842a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800842c:	b111      	cbz	r1, 8008434 <_reclaim_reent+0xa8>
 800842e:	4620      	mov	r0, r4
 8008430:	f000 f87c 	bl	800852c <_free_r>
 8008434:	6a23      	ldr	r3, [r4, #32]
 8008436:	b11b      	cbz	r3, 8008440 <_reclaim_reent+0xb4>
 8008438:	4620      	mov	r0, r4
 800843a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800843e:	4718      	bx	r3
 8008440:	bd70      	pop	{r4, r5, r6, pc}
 8008442:	bf00      	nop
 8008444:	20000034 	.word	0x20000034

08008448 <_lseek_r>:
 8008448:	b538      	push	{r3, r4, r5, lr}
 800844a:	4d07      	ldr	r5, [pc, #28]	@ (8008468 <_lseek_r+0x20>)
 800844c:	4604      	mov	r4, r0
 800844e:	4608      	mov	r0, r1
 8008450:	4611      	mov	r1, r2
 8008452:	2200      	movs	r2, #0
 8008454:	602a      	str	r2, [r5, #0]
 8008456:	461a      	mov	r2, r3
 8008458:	f7f8 fd40 	bl	8000edc <_lseek>
 800845c:	1c43      	adds	r3, r0, #1
 800845e:	d102      	bne.n	8008466 <_lseek_r+0x1e>
 8008460:	682b      	ldr	r3, [r5, #0]
 8008462:	b103      	cbz	r3, 8008466 <_lseek_r+0x1e>
 8008464:	6023      	str	r3, [r4, #0]
 8008466:	bd38      	pop	{r3, r4, r5, pc}
 8008468:	20001d74 	.word	0x20001d74

0800846c <_read_r>:
 800846c:	b538      	push	{r3, r4, r5, lr}
 800846e:	4d07      	ldr	r5, [pc, #28]	@ (800848c <_read_r+0x20>)
 8008470:	4604      	mov	r4, r0
 8008472:	4608      	mov	r0, r1
 8008474:	4611      	mov	r1, r2
 8008476:	2200      	movs	r2, #0
 8008478:	602a      	str	r2, [r5, #0]
 800847a:	461a      	mov	r2, r3
 800847c:	f7f8 fcea 	bl	8000e54 <_read>
 8008480:	1c43      	adds	r3, r0, #1
 8008482:	d102      	bne.n	800848a <_read_r+0x1e>
 8008484:	682b      	ldr	r3, [r5, #0]
 8008486:	b103      	cbz	r3, 800848a <_read_r+0x1e>
 8008488:	6023      	str	r3, [r4, #0]
 800848a:	bd38      	pop	{r3, r4, r5, pc}
 800848c:	20001d74 	.word	0x20001d74

08008490 <_write_r>:
 8008490:	b538      	push	{r3, r4, r5, lr}
 8008492:	4d07      	ldr	r5, [pc, #28]	@ (80084b0 <_write_r+0x20>)
 8008494:	4604      	mov	r4, r0
 8008496:	4608      	mov	r0, r1
 8008498:	4611      	mov	r1, r2
 800849a:	2200      	movs	r2, #0
 800849c:	602a      	str	r2, [r5, #0]
 800849e:	461a      	mov	r2, r3
 80084a0:	f7f8 fa22 	bl	80008e8 <_write>
 80084a4:	1c43      	adds	r3, r0, #1
 80084a6:	d102      	bne.n	80084ae <_write_r+0x1e>
 80084a8:	682b      	ldr	r3, [r5, #0]
 80084aa:	b103      	cbz	r3, 80084ae <_write_r+0x1e>
 80084ac:	6023      	str	r3, [r4, #0]
 80084ae:	bd38      	pop	{r3, r4, r5, pc}
 80084b0:	20001d74 	.word	0x20001d74

080084b4 <__errno>:
 80084b4:	4b01      	ldr	r3, [pc, #4]	@ (80084bc <__errno+0x8>)
 80084b6:	6818      	ldr	r0, [r3, #0]
 80084b8:	4770      	bx	lr
 80084ba:	bf00      	nop
 80084bc:	20000034 	.word	0x20000034

080084c0 <__libc_init_array>:
 80084c0:	b570      	push	{r4, r5, r6, lr}
 80084c2:	4d0d      	ldr	r5, [pc, #52]	@ (80084f8 <__libc_init_array+0x38>)
 80084c4:	4c0d      	ldr	r4, [pc, #52]	@ (80084fc <__libc_init_array+0x3c>)
 80084c6:	1b64      	subs	r4, r4, r5
 80084c8:	10a4      	asrs	r4, r4, #2
 80084ca:	2600      	movs	r6, #0
 80084cc:	42a6      	cmp	r6, r4
 80084ce:	d109      	bne.n	80084e4 <__libc_init_array+0x24>
 80084d0:	4d0b      	ldr	r5, [pc, #44]	@ (8008500 <__libc_init_array+0x40>)
 80084d2:	4c0c      	ldr	r4, [pc, #48]	@ (8008504 <__libc_init_array+0x44>)
 80084d4:	f000 fd30 	bl	8008f38 <_init>
 80084d8:	1b64      	subs	r4, r4, r5
 80084da:	10a4      	asrs	r4, r4, #2
 80084dc:	2600      	movs	r6, #0
 80084de:	42a6      	cmp	r6, r4
 80084e0:	d105      	bne.n	80084ee <__libc_init_array+0x2e>
 80084e2:	bd70      	pop	{r4, r5, r6, pc}
 80084e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80084e8:	4798      	blx	r3
 80084ea:	3601      	adds	r6, #1
 80084ec:	e7ee      	b.n	80084cc <__libc_init_array+0xc>
 80084ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80084f2:	4798      	blx	r3
 80084f4:	3601      	adds	r6, #1
 80084f6:	e7f2      	b.n	80084de <__libc_init_array+0x1e>
 80084f8:	0800927c 	.word	0x0800927c
 80084fc:	0800927c 	.word	0x0800927c
 8008500:	0800927c 	.word	0x0800927c
 8008504:	08009280 	.word	0x08009280

08008508 <__retarget_lock_init_recursive>:
 8008508:	4770      	bx	lr

0800850a <__retarget_lock_acquire_recursive>:
 800850a:	4770      	bx	lr

0800850c <__retarget_lock_release_recursive>:
 800850c:	4770      	bx	lr

0800850e <memcpy>:
 800850e:	440a      	add	r2, r1
 8008510:	4291      	cmp	r1, r2
 8008512:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008516:	d100      	bne.n	800851a <memcpy+0xc>
 8008518:	4770      	bx	lr
 800851a:	b510      	push	{r4, lr}
 800851c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008520:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008524:	4291      	cmp	r1, r2
 8008526:	d1f9      	bne.n	800851c <memcpy+0xe>
 8008528:	bd10      	pop	{r4, pc}
	...

0800852c <_free_r>:
 800852c:	b538      	push	{r3, r4, r5, lr}
 800852e:	4605      	mov	r5, r0
 8008530:	2900      	cmp	r1, #0
 8008532:	d041      	beq.n	80085b8 <_free_r+0x8c>
 8008534:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008538:	1f0c      	subs	r4, r1, #4
 800853a:	2b00      	cmp	r3, #0
 800853c:	bfb8      	it	lt
 800853e:	18e4      	addlt	r4, r4, r3
 8008540:	f000 f8e0 	bl	8008704 <__malloc_lock>
 8008544:	4a1d      	ldr	r2, [pc, #116]	@ (80085bc <_free_r+0x90>)
 8008546:	6813      	ldr	r3, [r2, #0]
 8008548:	b933      	cbnz	r3, 8008558 <_free_r+0x2c>
 800854a:	6063      	str	r3, [r4, #4]
 800854c:	6014      	str	r4, [r2, #0]
 800854e:	4628      	mov	r0, r5
 8008550:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008554:	f000 b8dc 	b.w	8008710 <__malloc_unlock>
 8008558:	42a3      	cmp	r3, r4
 800855a:	d908      	bls.n	800856e <_free_r+0x42>
 800855c:	6820      	ldr	r0, [r4, #0]
 800855e:	1821      	adds	r1, r4, r0
 8008560:	428b      	cmp	r3, r1
 8008562:	bf01      	itttt	eq
 8008564:	6819      	ldreq	r1, [r3, #0]
 8008566:	685b      	ldreq	r3, [r3, #4]
 8008568:	1809      	addeq	r1, r1, r0
 800856a:	6021      	streq	r1, [r4, #0]
 800856c:	e7ed      	b.n	800854a <_free_r+0x1e>
 800856e:	461a      	mov	r2, r3
 8008570:	685b      	ldr	r3, [r3, #4]
 8008572:	b10b      	cbz	r3, 8008578 <_free_r+0x4c>
 8008574:	42a3      	cmp	r3, r4
 8008576:	d9fa      	bls.n	800856e <_free_r+0x42>
 8008578:	6811      	ldr	r1, [r2, #0]
 800857a:	1850      	adds	r0, r2, r1
 800857c:	42a0      	cmp	r0, r4
 800857e:	d10b      	bne.n	8008598 <_free_r+0x6c>
 8008580:	6820      	ldr	r0, [r4, #0]
 8008582:	4401      	add	r1, r0
 8008584:	1850      	adds	r0, r2, r1
 8008586:	4283      	cmp	r3, r0
 8008588:	6011      	str	r1, [r2, #0]
 800858a:	d1e0      	bne.n	800854e <_free_r+0x22>
 800858c:	6818      	ldr	r0, [r3, #0]
 800858e:	685b      	ldr	r3, [r3, #4]
 8008590:	6053      	str	r3, [r2, #4]
 8008592:	4408      	add	r0, r1
 8008594:	6010      	str	r0, [r2, #0]
 8008596:	e7da      	b.n	800854e <_free_r+0x22>
 8008598:	d902      	bls.n	80085a0 <_free_r+0x74>
 800859a:	230c      	movs	r3, #12
 800859c:	602b      	str	r3, [r5, #0]
 800859e:	e7d6      	b.n	800854e <_free_r+0x22>
 80085a0:	6820      	ldr	r0, [r4, #0]
 80085a2:	1821      	adds	r1, r4, r0
 80085a4:	428b      	cmp	r3, r1
 80085a6:	bf04      	itt	eq
 80085a8:	6819      	ldreq	r1, [r3, #0]
 80085aa:	685b      	ldreq	r3, [r3, #4]
 80085ac:	6063      	str	r3, [r4, #4]
 80085ae:	bf04      	itt	eq
 80085b0:	1809      	addeq	r1, r1, r0
 80085b2:	6021      	streq	r1, [r4, #0]
 80085b4:	6054      	str	r4, [r2, #4]
 80085b6:	e7ca      	b.n	800854e <_free_r+0x22>
 80085b8:	bd38      	pop	{r3, r4, r5, pc}
 80085ba:	bf00      	nop
 80085bc:	20001d80 	.word	0x20001d80

080085c0 <sbrk_aligned>:
 80085c0:	b570      	push	{r4, r5, r6, lr}
 80085c2:	4e0f      	ldr	r6, [pc, #60]	@ (8008600 <sbrk_aligned+0x40>)
 80085c4:	460c      	mov	r4, r1
 80085c6:	6831      	ldr	r1, [r6, #0]
 80085c8:	4605      	mov	r5, r0
 80085ca:	b911      	cbnz	r1, 80085d2 <sbrk_aligned+0x12>
 80085cc:	f000 fca4 	bl	8008f18 <_sbrk_r>
 80085d0:	6030      	str	r0, [r6, #0]
 80085d2:	4621      	mov	r1, r4
 80085d4:	4628      	mov	r0, r5
 80085d6:	f000 fc9f 	bl	8008f18 <_sbrk_r>
 80085da:	1c43      	adds	r3, r0, #1
 80085dc:	d103      	bne.n	80085e6 <sbrk_aligned+0x26>
 80085de:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80085e2:	4620      	mov	r0, r4
 80085e4:	bd70      	pop	{r4, r5, r6, pc}
 80085e6:	1cc4      	adds	r4, r0, #3
 80085e8:	f024 0403 	bic.w	r4, r4, #3
 80085ec:	42a0      	cmp	r0, r4
 80085ee:	d0f8      	beq.n	80085e2 <sbrk_aligned+0x22>
 80085f0:	1a21      	subs	r1, r4, r0
 80085f2:	4628      	mov	r0, r5
 80085f4:	f000 fc90 	bl	8008f18 <_sbrk_r>
 80085f8:	3001      	adds	r0, #1
 80085fa:	d1f2      	bne.n	80085e2 <sbrk_aligned+0x22>
 80085fc:	e7ef      	b.n	80085de <sbrk_aligned+0x1e>
 80085fe:	bf00      	nop
 8008600:	20001d7c 	.word	0x20001d7c

08008604 <_malloc_r>:
 8008604:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008608:	1ccd      	adds	r5, r1, #3
 800860a:	f025 0503 	bic.w	r5, r5, #3
 800860e:	3508      	adds	r5, #8
 8008610:	2d0c      	cmp	r5, #12
 8008612:	bf38      	it	cc
 8008614:	250c      	movcc	r5, #12
 8008616:	2d00      	cmp	r5, #0
 8008618:	4606      	mov	r6, r0
 800861a:	db01      	blt.n	8008620 <_malloc_r+0x1c>
 800861c:	42a9      	cmp	r1, r5
 800861e:	d904      	bls.n	800862a <_malloc_r+0x26>
 8008620:	230c      	movs	r3, #12
 8008622:	6033      	str	r3, [r6, #0]
 8008624:	2000      	movs	r0, #0
 8008626:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800862a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008700 <_malloc_r+0xfc>
 800862e:	f000 f869 	bl	8008704 <__malloc_lock>
 8008632:	f8d8 3000 	ldr.w	r3, [r8]
 8008636:	461c      	mov	r4, r3
 8008638:	bb44      	cbnz	r4, 800868c <_malloc_r+0x88>
 800863a:	4629      	mov	r1, r5
 800863c:	4630      	mov	r0, r6
 800863e:	f7ff ffbf 	bl	80085c0 <sbrk_aligned>
 8008642:	1c43      	adds	r3, r0, #1
 8008644:	4604      	mov	r4, r0
 8008646:	d158      	bne.n	80086fa <_malloc_r+0xf6>
 8008648:	f8d8 4000 	ldr.w	r4, [r8]
 800864c:	4627      	mov	r7, r4
 800864e:	2f00      	cmp	r7, #0
 8008650:	d143      	bne.n	80086da <_malloc_r+0xd6>
 8008652:	2c00      	cmp	r4, #0
 8008654:	d04b      	beq.n	80086ee <_malloc_r+0xea>
 8008656:	6823      	ldr	r3, [r4, #0]
 8008658:	4639      	mov	r1, r7
 800865a:	4630      	mov	r0, r6
 800865c:	eb04 0903 	add.w	r9, r4, r3
 8008660:	f000 fc5a 	bl	8008f18 <_sbrk_r>
 8008664:	4581      	cmp	r9, r0
 8008666:	d142      	bne.n	80086ee <_malloc_r+0xea>
 8008668:	6821      	ldr	r1, [r4, #0]
 800866a:	1a6d      	subs	r5, r5, r1
 800866c:	4629      	mov	r1, r5
 800866e:	4630      	mov	r0, r6
 8008670:	f7ff ffa6 	bl	80085c0 <sbrk_aligned>
 8008674:	3001      	adds	r0, #1
 8008676:	d03a      	beq.n	80086ee <_malloc_r+0xea>
 8008678:	6823      	ldr	r3, [r4, #0]
 800867a:	442b      	add	r3, r5
 800867c:	6023      	str	r3, [r4, #0]
 800867e:	f8d8 3000 	ldr.w	r3, [r8]
 8008682:	685a      	ldr	r2, [r3, #4]
 8008684:	bb62      	cbnz	r2, 80086e0 <_malloc_r+0xdc>
 8008686:	f8c8 7000 	str.w	r7, [r8]
 800868a:	e00f      	b.n	80086ac <_malloc_r+0xa8>
 800868c:	6822      	ldr	r2, [r4, #0]
 800868e:	1b52      	subs	r2, r2, r5
 8008690:	d420      	bmi.n	80086d4 <_malloc_r+0xd0>
 8008692:	2a0b      	cmp	r2, #11
 8008694:	d917      	bls.n	80086c6 <_malloc_r+0xc2>
 8008696:	1961      	adds	r1, r4, r5
 8008698:	42a3      	cmp	r3, r4
 800869a:	6025      	str	r5, [r4, #0]
 800869c:	bf18      	it	ne
 800869e:	6059      	strne	r1, [r3, #4]
 80086a0:	6863      	ldr	r3, [r4, #4]
 80086a2:	bf08      	it	eq
 80086a4:	f8c8 1000 	streq.w	r1, [r8]
 80086a8:	5162      	str	r2, [r4, r5]
 80086aa:	604b      	str	r3, [r1, #4]
 80086ac:	4630      	mov	r0, r6
 80086ae:	f000 f82f 	bl	8008710 <__malloc_unlock>
 80086b2:	f104 000b 	add.w	r0, r4, #11
 80086b6:	1d23      	adds	r3, r4, #4
 80086b8:	f020 0007 	bic.w	r0, r0, #7
 80086bc:	1ac2      	subs	r2, r0, r3
 80086be:	bf1c      	itt	ne
 80086c0:	1a1b      	subne	r3, r3, r0
 80086c2:	50a3      	strne	r3, [r4, r2]
 80086c4:	e7af      	b.n	8008626 <_malloc_r+0x22>
 80086c6:	6862      	ldr	r2, [r4, #4]
 80086c8:	42a3      	cmp	r3, r4
 80086ca:	bf0c      	ite	eq
 80086cc:	f8c8 2000 	streq.w	r2, [r8]
 80086d0:	605a      	strne	r2, [r3, #4]
 80086d2:	e7eb      	b.n	80086ac <_malloc_r+0xa8>
 80086d4:	4623      	mov	r3, r4
 80086d6:	6864      	ldr	r4, [r4, #4]
 80086d8:	e7ae      	b.n	8008638 <_malloc_r+0x34>
 80086da:	463c      	mov	r4, r7
 80086dc:	687f      	ldr	r7, [r7, #4]
 80086de:	e7b6      	b.n	800864e <_malloc_r+0x4a>
 80086e0:	461a      	mov	r2, r3
 80086e2:	685b      	ldr	r3, [r3, #4]
 80086e4:	42a3      	cmp	r3, r4
 80086e6:	d1fb      	bne.n	80086e0 <_malloc_r+0xdc>
 80086e8:	2300      	movs	r3, #0
 80086ea:	6053      	str	r3, [r2, #4]
 80086ec:	e7de      	b.n	80086ac <_malloc_r+0xa8>
 80086ee:	230c      	movs	r3, #12
 80086f0:	6033      	str	r3, [r6, #0]
 80086f2:	4630      	mov	r0, r6
 80086f4:	f000 f80c 	bl	8008710 <__malloc_unlock>
 80086f8:	e794      	b.n	8008624 <_malloc_r+0x20>
 80086fa:	6005      	str	r5, [r0, #0]
 80086fc:	e7d6      	b.n	80086ac <_malloc_r+0xa8>
 80086fe:	bf00      	nop
 8008700:	20001d80 	.word	0x20001d80

08008704 <__malloc_lock>:
 8008704:	4801      	ldr	r0, [pc, #4]	@ (800870c <__malloc_lock+0x8>)
 8008706:	f7ff bf00 	b.w	800850a <__retarget_lock_acquire_recursive>
 800870a:	bf00      	nop
 800870c:	20001d78 	.word	0x20001d78

08008710 <__malloc_unlock>:
 8008710:	4801      	ldr	r0, [pc, #4]	@ (8008718 <__malloc_unlock+0x8>)
 8008712:	f7ff befb 	b.w	800850c <__retarget_lock_release_recursive>
 8008716:	bf00      	nop
 8008718:	20001d78 	.word	0x20001d78

0800871c <__sfputc_r>:
 800871c:	6893      	ldr	r3, [r2, #8]
 800871e:	3b01      	subs	r3, #1
 8008720:	2b00      	cmp	r3, #0
 8008722:	b410      	push	{r4}
 8008724:	6093      	str	r3, [r2, #8]
 8008726:	da08      	bge.n	800873a <__sfputc_r+0x1e>
 8008728:	6994      	ldr	r4, [r2, #24]
 800872a:	42a3      	cmp	r3, r4
 800872c:	db01      	blt.n	8008732 <__sfputc_r+0x16>
 800872e:	290a      	cmp	r1, #10
 8008730:	d103      	bne.n	800873a <__sfputc_r+0x1e>
 8008732:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008736:	f7ff bd7c 	b.w	8008232 <__swbuf_r>
 800873a:	6813      	ldr	r3, [r2, #0]
 800873c:	1c58      	adds	r0, r3, #1
 800873e:	6010      	str	r0, [r2, #0]
 8008740:	7019      	strb	r1, [r3, #0]
 8008742:	4608      	mov	r0, r1
 8008744:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008748:	4770      	bx	lr

0800874a <__sfputs_r>:
 800874a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800874c:	4606      	mov	r6, r0
 800874e:	460f      	mov	r7, r1
 8008750:	4614      	mov	r4, r2
 8008752:	18d5      	adds	r5, r2, r3
 8008754:	42ac      	cmp	r4, r5
 8008756:	d101      	bne.n	800875c <__sfputs_r+0x12>
 8008758:	2000      	movs	r0, #0
 800875a:	e007      	b.n	800876c <__sfputs_r+0x22>
 800875c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008760:	463a      	mov	r2, r7
 8008762:	4630      	mov	r0, r6
 8008764:	f7ff ffda 	bl	800871c <__sfputc_r>
 8008768:	1c43      	adds	r3, r0, #1
 800876a:	d1f3      	bne.n	8008754 <__sfputs_r+0xa>
 800876c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008770 <_vfiprintf_r>:
 8008770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008774:	460d      	mov	r5, r1
 8008776:	b09d      	sub	sp, #116	@ 0x74
 8008778:	4614      	mov	r4, r2
 800877a:	4698      	mov	r8, r3
 800877c:	4606      	mov	r6, r0
 800877e:	b118      	cbz	r0, 8008788 <_vfiprintf_r+0x18>
 8008780:	6a03      	ldr	r3, [r0, #32]
 8008782:	b90b      	cbnz	r3, 8008788 <_vfiprintf_r+0x18>
 8008784:	f7ff fc6c 	bl	8008060 <__sinit>
 8008788:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800878a:	07d9      	lsls	r1, r3, #31
 800878c:	d405      	bmi.n	800879a <_vfiprintf_r+0x2a>
 800878e:	89ab      	ldrh	r3, [r5, #12]
 8008790:	059a      	lsls	r2, r3, #22
 8008792:	d402      	bmi.n	800879a <_vfiprintf_r+0x2a>
 8008794:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008796:	f7ff feb8 	bl	800850a <__retarget_lock_acquire_recursive>
 800879a:	89ab      	ldrh	r3, [r5, #12]
 800879c:	071b      	lsls	r3, r3, #28
 800879e:	d501      	bpl.n	80087a4 <_vfiprintf_r+0x34>
 80087a0:	692b      	ldr	r3, [r5, #16]
 80087a2:	b99b      	cbnz	r3, 80087cc <_vfiprintf_r+0x5c>
 80087a4:	4629      	mov	r1, r5
 80087a6:	4630      	mov	r0, r6
 80087a8:	f7ff fd82 	bl	80082b0 <__swsetup_r>
 80087ac:	b170      	cbz	r0, 80087cc <_vfiprintf_r+0x5c>
 80087ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80087b0:	07dc      	lsls	r4, r3, #31
 80087b2:	d504      	bpl.n	80087be <_vfiprintf_r+0x4e>
 80087b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80087b8:	b01d      	add	sp, #116	@ 0x74
 80087ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087be:	89ab      	ldrh	r3, [r5, #12]
 80087c0:	0598      	lsls	r0, r3, #22
 80087c2:	d4f7      	bmi.n	80087b4 <_vfiprintf_r+0x44>
 80087c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80087c6:	f7ff fea1 	bl	800850c <__retarget_lock_release_recursive>
 80087ca:	e7f3      	b.n	80087b4 <_vfiprintf_r+0x44>
 80087cc:	2300      	movs	r3, #0
 80087ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80087d0:	2320      	movs	r3, #32
 80087d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80087d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80087da:	2330      	movs	r3, #48	@ 0x30
 80087dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800898c <_vfiprintf_r+0x21c>
 80087e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80087e4:	f04f 0901 	mov.w	r9, #1
 80087e8:	4623      	mov	r3, r4
 80087ea:	469a      	mov	sl, r3
 80087ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087f0:	b10a      	cbz	r2, 80087f6 <_vfiprintf_r+0x86>
 80087f2:	2a25      	cmp	r2, #37	@ 0x25
 80087f4:	d1f9      	bne.n	80087ea <_vfiprintf_r+0x7a>
 80087f6:	ebba 0b04 	subs.w	fp, sl, r4
 80087fa:	d00b      	beq.n	8008814 <_vfiprintf_r+0xa4>
 80087fc:	465b      	mov	r3, fp
 80087fe:	4622      	mov	r2, r4
 8008800:	4629      	mov	r1, r5
 8008802:	4630      	mov	r0, r6
 8008804:	f7ff ffa1 	bl	800874a <__sfputs_r>
 8008808:	3001      	adds	r0, #1
 800880a:	f000 80a7 	beq.w	800895c <_vfiprintf_r+0x1ec>
 800880e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008810:	445a      	add	r2, fp
 8008812:	9209      	str	r2, [sp, #36]	@ 0x24
 8008814:	f89a 3000 	ldrb.w	r3, [sl]
 8008818:	2b00      	cmp	r3, #0
 800881a:	f000 809f 	beq.w	800895c <_vfiprintf_r+0x1ec>
 800881e:	2300      	movs	r3, #0
 8008820:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008824:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008828:	f10a 0a01 	add.w	sl, sl, #1
 800882c:	9304      	str	r3, [sp, #16]
 800882e:	9307      	str	r3, [sp, #28]
 8008830:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008834:	931a      	str	r3, [sp, #104]	@ 0x68
 8008836:	4654      	mov	r4, sl
 8008838:	2205      	movs	r2, #5
 800883a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800883e:	4853      	ldr	r0, [pc, #332]	@ (800898c <_vfiprintf_r+0x21c>)
 8008840:	f7f7 fc9e 	bl	8000180 <memchr>
 8008844:	9a04      	ldr	r2, [sp, #16]
 8008846:	b9d8      	cbnz	r0, 8008880 <_vfiprintf_r+0x110>
 8008848:	06d1      	lsls	r1, r2, #27
 800884a:	bf44      	itt	mi
 800884c:	2320      	movmi	r3, #32
 800884e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008852:	0713      	lsls	r3, r2, #28
 8008854:	bf44      	itt	mi
 8008856:	232b      	movmi	r3, #43	@ 0x2b
 8008858:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800885c:	f89a 3000 	ldrb.w	r3, [sl]
 8008860:	2b2a      	cmp	r3, #42	@ 0x2a
 8008862:	d015      	beq.n	8008890 <_vfiprintf_r+0x120>
 8008864:	9a07      	ldr	r2, [sp, #28]
 8008866:	4654      	mov	r4, sl
 8008868:	2000      	movs	r0, #0
 800886a:	f04f 0c0a 	mov.w	ip, #10
 800886e:	4621      	mov	r1, r4
 8008870:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008874:	3b30      	subs	r3, #48	@ 0x30
 8008876:	2b09      	cmp	r3, #9
 8008878:	d94b      	bls.n	8008912 <_vfiprintf_r+0x1a2>
 800887a:	b1b0      	cbz	r0, 80088aa <_vfiprintf_r+0x13a>
 800887c:	9207      	str	r2, [sp, #28]
 800887e:	e014      	b.n	80088aa <_vfiprintf_r+0x13a>
 8008880:	eba0 0308 	sub.w	r3, r0, r8
 8008884:	fa09 f303 	lsl.w	r3, r9, r3
 8008888:	4313      	orrs	r3, r2
 800888a:	9304      	str	r3, [sp, #16]
 800888c:	46a2      	mov	sl, r4
 800888e:	e7d2      	b.n	8008836 <_vfiprintf_r+0xc6>
 8008890:	9b03      	ldr	r3, [sp, #12]
 8008892:	1d19      	adds	r1, r3, #4
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	9103      	str	r1, [sp, #12]
 8008898:	2b00      	cmp	r3, #0
 800889a:	bfbb      	ittet	lt
 800889c:	425b      	neglt	r3, r3
 800889e:	f042 0202 	orrlt.w	r2, r2, #2
 80088a2:	9307      	strge	r3, [sp, #28]
 80088a4:	9307      	strlt	r3, [sp, #28]
 80088a6:	bfb8      	it	lt
 80088a8:	9204      	strlt	r2, [sp, #16]
 80088aa:	7823      	ldrb	r3, [r4, #0]
 80088ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80088ae:	d10a      	bne.n	80088c6 <_vfiprintf_r+0x156>
 80088b0:	7863      	ldrb	r3, [r4, #1]
 80088b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80088b4:	d132      	bne.n	800891c <_vfiprintf_r+0x1ac>
 80088b6:	9b03      	ldr	r3, [sp, #12]
 80088b8:	1d1a      	adds	r2, r3, #4
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	9203      	str	r2, [sp, #12]
 80088be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80088c2:	3402      	adds	r4, #2
 80088c4:	9305      	str	r3, [sp, #20]
 80088c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800899c <_vfiprintf_r+0x22c>
 80088ca:	7821      	ldrb	r1, [r4, #0]
 80088cc:	2203      	movs	r2, #3
 80088ce:	4650      	mov	r0, sl
 80088d0:	f7f7 fc56 	bl	8000180 <memchr>
 80088d4:	b138      	cbz	r0, 80088e6 <_vfiprintf_r+0x176>
 80088d6:	9b04      	ldr	r3, [sp, #16]
 80088d8:	eba0 000a 	sub.w	r0, r0, sl
 80088dc:	2240      	movs	r2, #64	@ 0x40
 80088de:	4082      	lsls	r2, r0
 80088e0:	4313      	orrs	r3, r2
 80088e2:	3401      	adds	r4, #1
 80088e4:	9304      	str	r3, [sp, #16]
 80088e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088ea:	4829      	ldr	r0, [pc, #164]	@ (8008990 <_vfiprintf_r+0x220>)
 80088ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80088f0:	2206      	movs	r2, #6
 80088f2:	f7f7 fc45 	bl	8000180 <memchr>
 80088f6:	2800      	cmp	r0, #0
 80088f8:	d03f      	beq.n	800897a <_vfiprintf_r+0x20a>
 80088fa:	4b26      	ldr	r3, [pc, #152]	@ (8008994 <_vfiprintf_r+0x224>)
 80088fc:	bb1b      	cbnz	r3, 8008946 <_vfiprintf_r+0x1d6>
 80088fe:	9b03      	ldr	r3, [sp, #12]
 8008900:	3307      	adds	r3, #7
 8008902:	f023 0307 	bic.w	r3, r3, #7
 8008906:	3308      	adds	r3, #8
 8008908:	9303      	str	r3, [sp, #12]
 800890a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800890c:	443b      	add	r3, r7
 800890e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008910:	e76a      	b.n	80087e8 <_vfiprintf_r+0x78>
 8008912:	fb0c 3202 	mla	r2, ip, r2, r3
 8008916:	460c      	mov	r4, r1
 8008918:	2001      	movs	r0, #1
 800891a:	e7a8      	b.n	800886e <_vfiprintf_r+0xfe>
 800891c:	2300      	movs	r3, #0
 800891e:	3401      	adds	r4, #1
 8008920:	9305      	str	r3, [sp, #20]
 8008922:	4619      	mov	r1, r3
 8008924:	f04f 0c0a 	mov.w	ip, #10
 8008928:	4620      	mov	r0, r4
 800892a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800892e:	3a30      	subs	r2, #48	@ 0x30
 8008930:	2a09      	cmp	r2, #9
 8008932:	d903      	bls.n	800893c <_vfiprintf_r+0x1cc>
 8008934:	2b00      	cmp	r3, #0
 8008936:	d0c6      	beq.n	80088c6 <_vfiprintf_r+0x156>
 8008938:	9105      	str	r1, [sp, #20]
 800893a:	e7c4      	b.n	80088c6 <_vfiprintf_r+0x156>
 800893c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008940:	4604      	mov	r4, r0
 8008942:	2301      	movs	r3, #1
 8008944:	e7f0      	b.n	8008928 <_vfiprintf_r+0x1b8>
 8008946:	ab03      	add	r3, sp, #12
 8008948:	9300      	str	r3, [sp, #0]
 800894a:	462a      	mov	r2, r5
 800894c:	4b12      	ldr	r3, [pc, #72]	@ (8008998 <_vfiprintf_r+0x228>)
 800894e:	a904      	add	r1, sp, #16
 8008950:	4630      	mov	r0, r6
 8008952:	f3af 8000 	nop.w
 8008956:	4607      	mov	r7, r0
 8008958:	1c78      	adds	r0, r7, #1
 800895a:	d1d6      	bne.n	800890a <_vfiprintf_r+0x19a>
 800895c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800895e:	07d9      	lsls	r1, r3, #31
 8008960:	d405      	bmi.n	800896e <_vfiprintf_r+0x1fe>
 8008962:	89ab      	ldrh	r3, [r5, #12]
 8008964:	059a      	lsls	r2, r3, #22
 8008966:	d402      	bmi.n	800896e <_vfiprintf_r+0x1fe>
 8008968:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800896a:	f7ff fdcf 	bl	800850c <__retarget_lock_release_recursive>
 800896e:	89ab      	ldrh	r3, [r5, #12]
 8008970:	065b      	lsls	r3, r3, #25
 8008972:	f53f af1f 	bmi.w	80087b4 <_vfiprintf_r+0x44>
 8008976:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008978:	e71e      	b.n	80087b8 <_vfiprintf_r+0x48>
 800897a:	ab03      	add	r3, sp, #12
 800897c:	9300      	str	r3, [sp, #0]
 800897e:	462a      	mov	r2, r5
 8008980:	4b05      	ldr	r3, [pc, #20]	@ (8008998 <_vfiprintf_r+0x228>)
 8008982:	a904      	add	r1, sp, #16
 8008984:	4630      	mov	r0, r6
 8008986:	f000 f879 	bl	8008a7c <_printf_i>
 800898a:	e7e4      	b.n	8008956 <_vfiprintf_r+0x1e6>
 800898c:	08009240 	.word	0x08009240
 8008990:	0800924a 	.word	0x0800924a
 8008994:	00000000 	.word	0x00000000
 8008998:	0800874b 	.word	0x0800874b
 800899c:	08009246 	.word	0x08009246

080089a0 <_printf_common>:
 80089a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089a4:	4616      	mov	r6, r2
 80089a6:	4698      	mov	r8, r3
 80089a8:	688a      	ldr	r2, [r1, #8]
 80089aa:	690b      	ldr	r3, [r1, #16]
 80089ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80089b0:	4293      	cmp	r3, r2
 80089b2:	bfb8      	it	lt
 80089b4:	4613      	movlt	r3, r2
 80089b6:	6033      	str	r3, [r6, #0]
 80089b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80089bc:	4607      	mov	r7, r0
 80089be:	460c      	mov	r4, r1
 80089c0:	b10a      	cbz	r2, 80089c6 <_printf_common+0x26>
 80089c2:	3301      	adds	r3, #1
 80089c4:	6033      	str	r3, [r6, #0]
 80089c6:	6823      	ldr	r3, [r4, #0]
 80089c8:	0699      	lsls	r1, r3, #26
 80089ca:	bf42      	ittt	mi
 80089cc:	6833      	ldrmi	r3, [r6, #0]
 80089ce:	3302      	addmi	r3, #2
 80089d0:	6033      	strmi	r3, [r6, #0]
 80089d2:	6825      	ldr	r5, [r4, #0]
 80089d4:	f015 0506 	ands.w	r5, r5, #6
 80089d8:	d106      	bne.n	80089e8 <_printf_common+0x48>
 80089da:	f104 0a19 	add.w	sl, r4, #25
 80089de:	68e3      	ldr	r3, [r4, #12]
 80089e0:	6832      	ldr	r2, [r6, #0]
 80089e2:	1a9b      	subs	r3, r3, r2
 80089e4:	42ab      	cmp	r3, r5
 80089e6:	dc26      	bgt.n	8008a36 <_printf_common+0x96>
 80089e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80089ec:	6822      	ldr	r2, [r4, #0]
 80089ee:	3b00      	subs	r3, #0
 80089f0:	bf18      	it	ne
 80089f2:	2301      	movne	r3, #1
 80089f4:	0692      	lsls	r2, r2, #26
 80089f6:	d42b      	bmi.n	8008a50 <_printf_common+0xb0>
 80089f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80089fc:	4641      	mov	r1, r8
 80089fe:	4638      	mov	r0, r7
 8008a00:	47c8      	blx	r9
 8008a02:	3001      	adds	r0, #1
 8008a04:	d01e      	beq.n	8008a44 <_printf_common+0xa4>
 8008a06:	6823      	ldr	r3, [r4, #0]
 8008a08:	6922      	ldr	r2, [r4, #16]
 8008a0a:	f003 0306 	and.w	r3, r3, #6
 8008a0e:	2b04      	cmp	r3, #4
 8008a10:	bf02      	ittt	eq
 8008a12:	68e5      	ldreq	r5, [r4, #12]
 8008a14:	6833      	ldreq	r3, [r6, #0]
 8008a16:	1aed      	subeq	r5, r5, r3
 8008a18:	68a3      	ldr	r3, [r4, #8]
 8008a1a:	bf0c      	ite	eq
 8008a1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a20:	2500      	movne	r5, #0
 8008a22:	4293      	cmp	r3, r2
 8008a24:	bfc4      	itt	gt
 8008a26:	1a9b      	subgt	r3, r3, r2
 8008a28:	18ed      	addgt	r5, r5, r3
 8008a2a:	2600      	movs	r6, #0
 8008a2c:	341a      	adds	r4, #26
 8008a2e:	42b5      	cmp	r5, r6
 8008a30:	d11a      	bne.n	8008a68 <_printf_common+0xc8>
 8008a32:	2000      	movs	r0, #0
 8008a34:	e008      	b.n	8008a48 <_printf_common+0xa8>
 8008a36:	2301      	movs	r3, #1
 8008a38:	4652      	mov	r2, sl
 8008a3a:	4641      	mov	r1, r8
 8008a3c:	4638      	mov	r0, r7
 8008a3e:	47c8      	blx	r9
 8008a40:	3001      	adds	r0, #1
 8008a42:	d103      	bne.n	8008a4c <_printf_common+0xac>
 8008a44:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008a48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a4c:	3501      	adds	r5, #1
 8008a4e:	e7c6      	b.n	80089de <_printf_common+0x3e>
 8008a50:	18e1      	adds	r1, r4, r3
 8008a52:	1c5a      	adds	r2, r3, #1
 8008a54:	2030      	movs	r0, #48	@ 0x30
 8008a56:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008a5a:	4422      	add	r2, r4
 8008a5c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008a60:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008a64:	3302      	adds	r3, #2
 8008a66:	e7c7      	b.n	80089f8 <_printf_common+0x58>
 8008a68:	2301      	movs	r3, #1
 8008a6a:	4622      	mov	r2, r4
 8008a6c:	4641      	mov	r1, r8
 8008a6e:	4638      	mov	r0, r7
 8008a70:	47c8      	blx	r9
 8008a72:	3001      	adds	r0, #1
 8008a74:	d0e6      	beq.n	8008a44 <_printf_common+0xa4>
 8008a76:	3601      	adds	r6, #1
 8008a78:	e7d9      	b.n	8008a2e <_printf_common+0x8e>
	...

08008a7c <_printf_i>:
 8008a7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a80:	7e0f      	ldrb	r7, [r1, #24]
 8008a82:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008a84:	2f78      	cmp	r7, #120	@ 0x78
 8008a86:	4691      	mov	r9, r2
 8008a88:	4680      	mov	r8, r0
 8008a8a:	460c      	mov	r4, r1
 8008a8c:	469a      	mov	sl, r3
 8008a8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008a92:	d807      	bhi.n	8008aa4 <_printf_i+0x28>
 8008a94:	2f62      	cmp	r7, #98	@ 0x62
 8008a96:	d80a      	bhi.n	8008aae <_printf_i+0x32>
 8008a98:	2f00      	cmp	r7, #0
 8008a9a:	f000 80d1 	beq.w	8008c40 <_printf_i+0x1c4>
 8008a9e:	2f58      	cmp	r7, #88	@ 0x58
 8008aa0:	f000 80b8 	beq.w	8008c14 <_printf_i+0x198>
 8008aa4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008aa8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008aac:	e03a      	b.n	8008b24 <_printf_i+0xa8>
 8008aae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008ab2:	2b15      	cmp	r3, #21
 8008ab4:	d8f6      	bhi.n	8008aa4 <_printf_i+0x28>
 8008ab6:	a101      	add	r1, pc, #4	@ (adr r1, 8008abc <_printf_i+0x40>)
 8008ab8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008abc:	08008b15 	.word	0x08008b15
 8008ac0:	08008b29 	.word	0x08008b29
 8008ac4:	08008aa5 	.word	0x08008aa5
 8008ac8:	08008aa5 	.word	0x08008aa5
 8008acc:	08008aa5 	.word	0x08008aa5
 8008ad0:	08008aa5 	.word	0x08008aa5
 8008ad4:	08008b29 	.word	0x08008b29
 8008ad8:	08008aa5 	.word	0x08008aa5
 8008adc:	08008aa5 	.word	0x08008aa5
 8008ae0:	08008aa5 	.word	0x08008aa5
 8008ae4:	08008aa5 	.word	0x08008aa5
 8008ae8:	08008c27 	.word	0x08008c27
 8008aec:	08008b53 	.word	0x08008b53
 8008af0:	08008be1 	.word	0x08008be1
 8008af4:	08008aa5 	.word	0x08008aa5
 8008af8:	08008aa5 	.word	0x08008aa5
 8008afc:	08008c49 	.word	0x08008c49
 8008b00:	08008aa5 	.word	0x08008aa5
 8008b04:	08008b53 	.word	0x08008b53
 8008b08:	08008aa5 	.word	0x08008aa5
 8008b0c:	08008aa5 	.word	0x08008aa5
 8008b10:	08008be9 	.word	0x08008be9
 8008b14:	6833      	ldr	r3, [r6, #0]
 8008b16:	1d1a      	adds	r2, r3, #4
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	6032      	str	r2, [r6, #0]
 8008b1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008b20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008b24:	2301      	movs	r3, #1
 8008b26:	e09c      	b.n	8008c62 <_printf_i+0x1e6>
 8008b28:	6833      	ldr	r3, [r6, #0]
 8008b2a:	6820      	ldr	r0, [r4, #0]
 8008b2c:	1d19      	adds	r1, r3, #4
 8008b2e:	6031      	str	r1, [r6, #0]
 8008b30:	0606      	lsls	r6, r0, #24
 8008b32:	d501      	bpl.n	8008b38 <_printf_i+0xbc>
 8008b34:	681d      	ldr	r5, [r3, #0]
 8008b36:	e003      	b.n	8008b40 <_printf_i+0xc4>
 8008b38:	0645      	lsls	r5, r0, #25
 8008b3a:	d5fb      	bpl.n	8008b34 <_printf_i+0xb8>
 8008b3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008b40:	2d00      	cmp	r5, #0
 8008b42:	da03      	bge.n	8008b4c <_printf_i+0xd0>
 8008b44:	232d      	movs	r3, #45	@ 0x2d
 8008b46:	426d      	negs	r5, r5
 8008b48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b4c:	4858      	ldr	r0, [pc, #352]	@ (8008cb0 <_printf_i+0x234>)
 8008b4e:	230a      	movs	r3, #10
 8008b50:	e011      	b.n	8008b76 <_printf_i+0xfa>
 8008b52:	6821      	ldr	r1, [r4, #0]
 8008b54:	6833      	ldr	r3, [r6, #0]
 8008b56:	0608      	lsls	r0, r1, #24
 8008b58:	f853 5b04 	ldr.w	r5, [r3], #4
 8008b5c:	d402      	bmi.n	8008b64 <_printf_i+0xe8>
 8008b5e:	0649      	lsls	r1, r1, #25
 8008b60:	bf48      	it	mi
 8008b62:	b2ad      	uxthmi	r5, r5
 8008b64:	2f6f      	cmp	r7, #111	@ 0x6f
 8008b66:	4852      	ldr	r0, [pc, #328]	@ (8008cb0 <_printf_i+0x234>)
 8008b68:	6033      	str	r3, [r6, #0]
 8008b6a:	bf14      	ite	ne
 8008b6c:	230a      	movne	r3, #10
 8008b6e:	2308      	moveq	r3, #8
 8008b70:	2100      	movs	r1, #0
 8008b72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008b76:	6866      	ldr	r6, [r4, #4]
 8008b78:	60a6      	str	r6, [r4, #8]
 8008b7a:	2e00      	cmp	r6, #0
 8008b7c:	db05      	blt.n	8008b8a <_printf_i+0x10e>
 8008b7e:	6821      	ldr	r1, [r4, #0]
 8008b80:	432e      	orrs	r6, r5
 8008b82:	f021 0104 	bic.w	r1, r1, #4
 8008b86:	6021      	str	r1, [r4, #0]
 8008b88:	d04b      	beq.n	8008c22 <_printf_i+0x1a6>
 8008b8a:	4616      	mov	r6, r2
 8008b8c:	fbb5 f1f3 	udiv	r1, r5, r3
 8008b90:	fb03 5711 	mls	r7, r3, r1, r5
 8008b94:	5dc7      	ldrb	r7, [r0, r7]
 8008b96:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008b9a:	462f      	mov	r7, r5
 8008b9c:	42bb      	cmp	r3, r7
 8008b9e:	460d      	mov	r5, r1
 8008ba0:	d9f4      	bls.n	8008b8c <_printf_i+0x110>
 8008ba2:	2b08      	cmp	r3, #8
 8008ba4:	d10b      	bne.n	8008bbe <_printf_i+0x142>
 8008ba6:	6823      	ldr	r3, [r4, #0]
 8008ba8:	07df      	lsls	r7, r3, #31
 8008baa:	d508      	bpl.n	8008bbe <_printf_i+0x142>
 8008bac:	6923      	ldr	r3, [r4, #16]
 8008bae:	6861      	ldr	r1, [r4, #4]
 8008bb0:	4299      	cmp	r1, r3
 8008bb2:	bfde      	ittt	le
 8008bb4:	2330      	movle	r3, #48	@ 0x30
 8008bb6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008bba:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8008bbe:	1b92      	subs	r2, r2, r6
 8008bc0:	6122      	str	r2, [r4, #16]
 8008bc2:	f8cd a000 	str.w	sl, [sp]
 8008bc6:	464b      	mov	r3, r9
 8008bc8:	aa03      	add	r2, sp, #12
 8008bca:	4621      	mov	r1, r4
 8008bcc:	4640      	mov	r0, r8
 8008bce:	f7ff fee7 	bl	80089a0 <_printf_common>
 8008bd2:	3001      	adds	r0, #1
 8008bd4:	d14a      	bne.n	8008c6c <_printf_i+0x1f0>
 8008bd6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008bda:	b004      	add	sp, #16
 8008bdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008be0:	6823      	ldr	r3, [r4, #0]
 8008be2:	f043 0320 	orr.w	r3, r3, #32
 8008be6:	6023      	str	r3, [r4, #0]
 8008be8:	4832      	ldr	r0, [pc, #200]	@ (8008cb4 <_printf_i+0x238>)
 8008bea:	2778      	movs	r7, #120	@ 0x78
 8008bec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008bf0:	6823      	ldr	r3, [r4, #0]
 8008bf2:	6831      	ldr	r1, [r6, #0]
 8008bf4:	061f      	lsls	r7, r3, #24
 8008bf6:	f851 5b04 	ldr.w	r5, [r1], #4
 8008bfa:	d402      	bmi.n	8008c02 <_printf_i+0x186>
 8008bfc:	065f      	lsls	r7, r3, #25
 8008bfe:	bf48      	it	mi
 8008c00:	b2ad      	uxthmi	r5, r5
 8008c02:	6031      	str	r1, [r6, #0]
 8008c04:	07d9      	lsls	r1, r3, #31
 8008c06:	bf44      	itt	mi
 8008c08:	f043 0320 	orrmi.w	r3, r3, #32
 8008c0c:	6023      	strmi	r3, [r4, #0]
 8008c0e:	b11d      	cbz	r5, 8008c18 <_printf_i+0x19c>
 8008c10:	2310      	movs	r3, #16
 8008c12:	e7ad      	b.n	8008b70 <_printf_i+0xf4>
 8008c14:	4826      	ldr	r0, [pc, #152]	@ (8008cb0 <_printf_i+0x234>)
 8008c16:	e7e9      	b.n	8008bec <_printf_i+0x170>
 8008c18:	6823      	ldr	r3, [r4, #0]
 8008c1a:	f023 0320 	bic.w	r3, r3, #32
 8008c1e:	6023      	str	r3, [r4, #0]
 8008c20:	e7f6      	b.n	8008c10 <_printf_i+0x194>
 8008c22:	4616      	mov	r6, r2
 8008c24:	e7bd      	b.n	8008ba2 <_printf_i+0x126>
 8008c26:	6833      	ldr	r3, [r6, #0]
 8008c28:	6825      	ldr	r5, [r4, #0]
 8008c2a:	6961      	ldr	r1, [r4, #20]
 8008c2c:	1d18      	adds	r0, r3, #4
 8008c2e:	6030      	str	r0, [r6, #0]
 8008c30:	062e      	lsls	r6, r5, #24
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	d501      	bpl.n	8008c3a <_printf_i+0x1be>
 8008c36:	6019      	str	r1, [r3, #0]
 8008c38:	e002      	b.n	8008c40 <_printf_i+0x1c4>
 8008c3a:	0668      	lsls	r0, r5, #25
 8008c3c:	d5fb      	bpl.n	8008c36 <_printf_i+0x1ba>
 8008c3e:	8019      	strh	r1, [r3, #0]
 8008c40:	2300      	movs	r3, #0
 8008c42:	6123      	str	r3, [r4, #16]
 8008c44:	4616      	mov	r6, r2
 8008c46:	e7bc      	b.n	8008bc2 <_printf_i+0x146>
 8008c48:	6833      	ldr	r3, [r6, #0]
 8008c4a:	1d1a      	adds	r2, r3, #4
 8008c4c:	6032      	str	r2, [r6, #0]
 8008c4e:	681e      	ldr	r6, [r3, #0]
 8008c50:	6862      	ldr	r2, [r4, #4]
 8008c52:	2100      	movs	r1, #0
 8008c54:	4630      	mov	r0, r6
 8008c56:	f7f7 fa93 	bl	8000180 <memchr>
 8008c5a:	b108      	cbz	r0, 8008c60 <_printf_i+0x1e4>
 8008c5c:	1b80      	subs	r0, r0, r6
 8008c5e:	6060      	str	r0, [r4, #4]
 8008c60:	6863      	ldr	r3, [r4, #4]
 8008c62:	6123      	str	r3, [r4, #16]
 8008c64:	2300      	movs	r3, #0
 8008c66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c6a:	e7aa      	b.n	8008bc2 <_printf_i+0x146>
 8008c6c:	6923      	ldr	r3, [r4, #16]
 8008c6e:	4632      	mov	r2, r6
 8008c70:	4649      	mov	r1, r9
 8008c72:	4640      	mov	r0, r8
 8008c74:	47d0      	blx	sl
 8008c76:	3001      	adds	r0, #1
 8008c78:	d0ad      	beq.n	8008bd6 <_printf_i+0x15a>
 8008c7a:	6823      	ldr	r3, [r4, #0]
 8008c7c:	079b      	lsls	r3, r3, #30
 8008c7e:	d413      	bmi.n	8008ca8 <_printf_i+0x22c>
 8008c80:	68e0      	ldr	r0, [r4, #12]
 8008c82:	9b03      	ldr	r3, [sp, #12]
 8008c84:	4298      	cmp	r0, r3
 8008c86:	bfb8      	it	lt
 8008c88:	4618      	movlt	r0, r3
 8008c8a:	e7a6      	b.n	8008bda <_printf_i+0x15e>
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	4632      	mov	r2, r6
 8008c90:	4649      	mov	r1, r9
 8008c92:	4640      	mov	r0, r8
 8008c94:	47d0      	blx	sl
 8008c96:	3001      	adds	r0, #1
 8008c98:	d09d      	beq.n	8008bd6 <_printf_i+0x15a>
 8008c9a:	3501      	adds	r5, #1
 8008c9c:	68e3      	ldr	r3, [r4, #12]
 8008c9e:	9903      	ldr	r1, [sp, #12]
 8008ca0:	1a5b      	subs	r3, r3, r1
 8008ca2:	42ab      	cmp	r3, r5
 8008ca4:	dcf2      	bgt.n	8008c8c <_printf_i+0x210>
 8008ca6:	e7eb      	b.n	8008c80 <_printf_i+0x204>
 8008ca8:	2500      	movs	r5, #0
 8008caa:	f104 0619 	add.w	r6, r4, #25
 8008cae:	e7f5      	b.n	8008c9c <_printf_i+0x220>
 8008cb0:	08009251 	.word	0x08009251
 8008cb4:	08009262 	.word	0x08009262

08008cb8 <__sflush_r>:
 8008cb8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008cbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cc0:	0716      	lsls	r6, r2, #28
 8008cc2:	4605      	mov	r5, r0
 8008cc4:	460c      	mov	r4, r1
 8008cc6:	d454      	bmi.n	8008d72 <__sflush_r+0xba>
 8008cc8:	684b      	ldr	r3, [r1, #4]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	dc02      	bgt.n	8008cd4 <__sflush_r+0x1c>
 8008cce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	dd48      	ble.n	8008d66 <__sflush_r+0xae>
 8008cd4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008cd6:	2e00      	cmp	r6, #0
 8008cd8:	d045      	beq.n	8008d66 <__sflush_r+0xae>
 8008cda:	2300      	movs	r3, #0
 8008cdc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008ce0:	682f      	ldr	r7, [r5, #0]
 8008ce2:	6a21      	ldr	r1, [r4, #32]
 8008ce4:	602b      	str	r3, [r5, #0]
 8008ce6:	d030      	beq.n	8008d4a <__sflush_r+0x92>
 8008ce8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008cea:	89a3      	ldrh	r3, [r4, #12]
 8008cec:	0759      	lsls	r1, r3, #29
 8008cee:	d505      	bpl.n	8008cfc <__sflush_r+0x44>
 8008cf0:	6863      	ldr	r3, [r4, #4]
 8008cf2:	1ad2      	subs	r2, r2, r3
 8008cf4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008cf6:	b10b      	cbz	r3, 8008cfc <__sflush_r+0x44>
 8008cf8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008cfa:	1ad2      	subs	r2, r2, r3
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008d00:	6a21      	ldr	r1, [r4, #32]
 8008d02:	4628      	mov	r0, r5
 8008d04:	47b0      	blx	r6
 8008d06:	1c43      	adds	r3, r0, #1
 8008d08:	89a3      	ldrh	r3, [r4, #12]
 8008d0a:	d106      	bne.n	8008d1a <__sflush_r+0x62>
 8008d0c:	6829      	ldr	r1, [r5, #0]
 8008d0e:	291d      	cmp	r1, #29
 8008d10:	d82b      	bhi.n	8008d6a <__sflush_r+0xb2>
 8008d12:	4a2a      	ldr	r2, [pc, #168]	@ (8008dbc <__sflush_r+0x104>)
 8008d14:	40ca      	lsrs	r2, r1
 8008d16:	07d6      	lsls	r6, r2, #31
 8008d18:	d527      	bpl.n	8008d6a <__sflush_r+0xb2>
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	6062      	str	r2, [r4, #4]
 8008d1e:	04d9      	lsls	r1, r3, #19
 8008d20:	6922      	ldr	r2, [r4, #16]
 8008d22:	6022      	str	r2, [r4, #0]
 8008d24:	d504      	bpl.n	8008d30 <__sflush_r+0x78>
 8008d26:	1c42      	adds	r2, r0, #1
 8008d28:	d101      	bne.n	8008d2e <__sflush_r+0x76>
 8008d2a:	682b      	ldr	r3, [r5, #0]
 8008d2c:	b903      	cbnz	r3, 8008d30 <__sflush_r+0x78>
 8008d2e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008d30:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008d32:	602f      	str	r7, [r5, #0]
 8008d34:	b1b9      	cbz	r1, 8008d66 <__sflush_r+0xae>
 8008d36:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008d3a:	4299      	cmp	r1, r3
 8008d3c:	d002      	beq.n	8008d44 <__sflush_r+0x8c>
 8008d3e:	4628      	mov	r0, r5
 8008d40:	f7ff fbf4 	bl	800852c <_free_r>
 8008d44:	2300      	movs	r3, #0
 8008d46:	6363      	str	r3, [r4, #52]	@ 0x34
 8008d48:	e00d      	b.n	8008d66 <__sflush_r+0xae>
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	4628      	mov	r0, r5
 8008d4e:	47b0      	blx	r6
 8008d50:	4602      	mov	r2, r0
 8008d52:	1c50      	adds	r0, r2, #1
 8008d54:	d1c9      	bne.n	8008cea <__sflush_r+0x32>
 8008d56:	682b      	ldr	r3, [r5, #0]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d0c6      	beq.n	8008cea <__sflush_r+0x32>
 8008d5c:	2b1d      	cmp	r3, #29
 8008d5e:	d001      	beq.n	8008d64 <__sflush_r+0xac>
 8008d60:	2b16      	cmp	r3, #22
 8008d62:	d11e      	bne.n	8008da2 <__sflush_r+0xea>
 8008d64:	602f      	str	r7, [r5, #0]
 8008d66:	2000      	movs	r0, #0
 8008d68:	e022      	b.n	8008db0 <__sflush_r+0xf8>
 8008d6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d6e:	b21b      	sxth	r3, r3
 8008d70:	e01b      	b.n	8008daa <__sflush_r+0xf2>
 8008d72:	690f      	ldr	r7, [r1, #16]
 8008d74:	2f00      	cmp	r7, #0
 8008d76:	d0f6      	beq.n	8008d66 <__sflush_r+0xae>
 8008d78:	0793      	lsls	r3, r2, #30
 8008d7a:	680e      	ldr	r6, [r1, #0]
 8008d7c:	bf08      	it	eq
 8008d7e:	694b      	ldreq	r3, [r1, #20]
 8008d80:	600f      	str	r7, [r1, #0]
 8008d82:	bf18      	it	ne
 8008d84:	2300      	movne	r3, #0
 8008d86:	eba6 0807 	sub.w	r8, r6, r7
 8008d8a:	608b      	str	r3, [r1, #8]
 8008d8c:	f1b8 0f00 	cmp.w	r8, #0
 8008d90:	dde9      	ble.n	8008d66 <__sflush_r+0xae>
 8008d92:	6a21      	ldr	r1, [r4, #32]
 8008d94:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008d96:	4643      	mov	r3, r8
 8008d98:	463a      	mov	r2, r7
 8008d9a:	4628      	mov	r0, r5
 8008d9c:	47b0      	blx	r6
 8008d9e:	2800      	cmp	r0, #0
 8008da0:	dc08      	bgt.n	8008db4 <__sflush_r+0xfc>
 8008da2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008da6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008daa:	81a3      	strh	r3, [r4, #12]
 8008dac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008db0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008db4:	4407      	add	r7, r0
 8008db6:	eba8 0800 	sub.w	r8, r8, r0
 8008dba:	e7e7      	b.n	8008d8c <__sflush_r+0xd4>
 8008dbc:	20400001 	.word	0x20400001

08008dc0 <_fflush_r>:
 8008dc0:	b538      	push	{r3, r4, r5, lr}
 8008dc2:	690b      	ldr	r3, [r1, #16]
 8008dc4:	4605      	mov	r5, r0
 8008dc6:	460c      	mov	r4, r1
 8008dc8:	b913      	cbnz	r3, 8008dd0 <_fflush_r+0x10>
 8008dca:	2500      	movs	r5, #0
 8008dcc:	4628      	mov	r0, r5
 8008dce:	bd38      	pop	{r3, r4, r5, pc}
 8008dd0:	b118      	cbz	r0, 8008dda <_fflush_r+0x1a>
 8008dd2:	6a03      	ldr	r3, [r0, #32]
 8008dd4:	b90b      	cbnz	r3, 8008dda <_fflush_r+0x1a>
 8008dd6:	f7ff f943 	bl	8008060 <__sinit>
 8008dda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d0f3      	beq.n	8008dca <_fflush_r+0xa>
 8008de2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008de4:	07d0      	lsls	r0, r2, #31
 8008de6:	d404      	bmi.n	8008df2 <_fflush_r+0x32>
 8008de8:	0599      	lsls	r1, r3, #22
 8008dea:	d402      	bmi.n	8008df2 <_fflush_r+0x32>
 8008dec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008dee:	f7ff fb8c 	bl	800850a <__retarget_lock_acquire_recursive>
 8008df2:	4628      	mov	r0, r5
 8008df4:	4621      	mov	r1, r4
 8008df6:	f7ff ff5f 	bl	8008cb8 <__sflush_r>
 8008dfa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008dfc:	07da      	lsls	r2, r3, #31
 8008dfe:	4605      	mov	r5, r0
 8008e00:	d4e4      	bmi.n	8008dcc <_fflush_r+0xc>
 8008e02:	89a3      	ldrh	r3, [r4, #12]
 8008e04:	059b      	lsls	r3, r3, #22
 8008e06:	d4e1      	bmi.n	8008dcc <_fflush_r+0xc>
 8008e08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e0a:	f7ff fb7f 	bl	800850c <__retarget_lock_release_recursive>
 8008e0e:	e7dd      	b.n	8008dcc <_fflush_r+0xc>

08008e10 <__swhatbuf_r>:
 8008e10:	b570      	push	{r4, r5, r6, lr}
 8008e12:	460c      	mov	r4, r1
 8008e14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e18:	2900      	cmp	r1, #0
 8008e1a:	b096      	sub	sp, #88	@ 0x58
 8008e1c:	4615      	mov	r5, r2
 8008e1e:	461e      	mov	r6, r3
 8008e20:	da0d      	bge.n	8008e3e <__swhatbuf_r+0x2e>
 8008e22:	89a3      	ldrh	r3, [r4, #12]
 8008e24:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008e28:	f04f 0100 	mov.w	r1, #0
 8008e2c:	bf14      	ite	ne
 8008e2e:	2340      	movne	r3, #64	@ 0x40
 8008e30:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008e34:	2000      	movs	r0, #0
 8008e36:	6031      	str	r1, [r6, #0]
 8008e38:	602b      	str	r3, [r5, #0]
 8008e3a:	b016      	add	sp, #88	@ 0x58
 8008e3c:	bd70      	pop	{r4, r5, r6, pc}
 8008e3e:	466a      	mov	r2, sp
 8008e40:	f000 f848 	bl	8008ed4 <_fstat_r>
 8008e44:	2800      	cmp	r0, #0
 8008e46:	dbec      	blt.n	8008e22 <__swhatbuf_r+0x12>
 8008e48:	9901      	ldr	r1, [sp, #4]
 8008e4a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008e4e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008e52:	4259      	negs	r1, r3
 8008e54:	4159      	adcs	r1, r3
 8008e56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008e5a:	e7eb      	b.n	8008e34 <__swhatbuf_r+0x24>

08008e5c <__smakebuf_r>:
 8008e5c:	898b      	ldrh	r3, [r1, #12]
 8008e5e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008e60:	079d      	lsls	r5, r3, #30
 8008e62:	4606      	mov	r6, r0
 8008e64:	460c      	mov	r4, r1
 8008e66:	d507      	bpl.n	8008e78 <__smakebuf_r+0x1c>
 8008e68:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008e6c:	6023      	str	r3, [r4, #0]
 8008e6e:	6123      	str	r3, [r4, #16]
 8008e70:	2301      	movs	r3, #1
 8008e72:	6163      	str	r3, [r4, #20]
 8008e74:	b003      	add	sp, #12
 8008e76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e78:	ab01      	add	r3, sp, #4
 8008e7a:	466a      	mov	r2, sp
 8008e7c:	f7ff ffc8 	bl	8008e10 <__swhatbuf_r>
 8008e80:	9f00      	ldr	r7, [sp, #0]
 8008e82:	4605      	mov	r5, r0
 8008e84:	4639      	mov	r1, r7
 8008e86:	4630      	mov	r0, r6
 8008e88:	f7ff fbbc 	bl	8008604 <_malloc_r>
 8008e8c:	b948      	cbnz	r0, 8008ea2 <__smakebuf_r+0x46>
 8008e8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e92:	059a      	lsls	r2, r3, #22
 8008e94:	d4ee      	bmi.n	8008e74 <__smakebuf_r+0x18>
 8008e96:	f023 0303 	bic.w	r3, r3, #3
 8008e9a:	f043 0302 	orr.w	r3, r3, #2
 8008e9e:	81a3      	strh	r3, [r4, #12]
 8008ea0:	e7e2      	b.n	8008e68 <__smakebuf_r+0xc>
 8008ea2:	89a3      	ldrh	r3, [r4, #12]
 8008ea4:	6020      	str	r0, [r4, #0]
 8008ea6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008eaa:	81a3      	strh	r3, [r4, #12]
 8008eac:	9b01      	ldr	r3, [sp, #4]
 8008eae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008eb2:	b15b      	cbz	r3, 8008ecc <__smakebuf_r+0x70>
 8008eb4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008eb8:	4630      	mov	r0, r6
 8008eba:	f000 f81d 	bl	8008ef8 <_isatty_r>
 8008ebe:	b128      	cbz	r0, 8008ecc <__smakebuf_r+0x70>
 8008ec0:	89a3      	ldrh	r3, [r4, #12]
 8008ec2:	f023 0303 	bic.w	r3, r3, #3
 8008ec6:	f043 0301 	orr.w	r3, r3, #1
 8008eca:	81a3      	strh	r3, [r4, #12]
 8008ecc:	89a3      	ldrh	r3, [r4, #12]
 8008ece:	431d      	orrs	r5, r3
 8008ed0:	81a5      	strh	r5, [r4, #12]
 8008ed2:	e7cf      	b.n	8008e74 <__smakebuf_r+0x18>

08008ed4 <_fstat_r>:
 8008ed4:	b538      	push	{r3, r4, r5, lr}
 8008ed6:	4d07      	ldr	r5, [pc, #28]	@ (8008ef4 <_fstat_r+0x20>)
 8008ed8:	2300      	movs	r3, #0
 8008eda:	4604      	mov	r4, r0
 8008edc:	4608      	mov	r0, r1
 8008ede:	4611      	mov	r1, r2
 8008ee0:	602b      	str	r3, [r5, #0]
 8008ee2:	f7f7 ffe0 	bl	8000ea6 <_fstat>
 8008ee6:	1c43      	adds	r3, r0, #1
 8008ee8:	d102      	bne.n	8008ef0 <_fstat_r+0x1c>
 8008eea:	682b      	ldr	r3, [r5, #0]
 8008eec:	b103      	cbz	r3, 8008ef0 <_fstat_r+0x1c>
 8008eee:	6023      	str	r3, [r4, #0]
 8008ef0:	bd38      	pop	{r3, r4, r5, pc}
 8008ef2:	bf00      	nop
 8008ef4:	20001d74 	.word	0x20001d74

08008ef8 <_isatty_r>:
 8008ef8:	b538      	push	{r3, r4, r5, lr}
 8008efa:	4d06      	ldr	r5, [pc, #24]	@ (8008f14 <_isatty_r+0x1c>)
 8008efc:	2300      	movs	r3, #0
 8008efe:	4604      	mov	r4, r0
 8008f00:	4608      	mov	r0, r1
 8008f02:	602b      	str	r3, [r5, #0]
 8008f04:	f7f7 ffdf 	bl	8000ec6 <_isatty>
 8008f08:	1c43      	adds	r3, r0, #1
 8008f0a:	d102      	bne.n	8008f12 <_isatty_r+0x1a>
 8008f0c:	682b      	ldr	r3, [r5, #0]
 8008f0e:	b103      	cbz	r3, 8008f12 <_isatty_r+0x1a>
 8008f10:	6023      	str	r3, [r4, #0]
 8008f12:	bd38      	pop	{r3, r4, r5, pc}
 8008f14:	20001d74 	.word	0x20001d74

08008f18 <_sbrk_r>:
 8008f18:	b538      	push	{r3, r4, r5, lr}
 8008f1a:	4d06      	ldr	r5, [pc, #24]	@ (8008f34 <_sbrk_r+0x1c>)
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	4604      	mov	r4, r0
 8008f20:	4608      	mov	r0, r1
 8008f22:	602b      	str	r3, [r5, #0]
 8008f24:	f7f7 ffe8 	bl	8000ef8 <_sbrk>
 8008f28:	1c43      	adds	r3, r0, #1
 8008f2a:	d102      	bne.n	8008f32 <_sbrk_r+0x1a>
 8008f2c:	682b      	ldr	r3, [r5, #0]
 8008f2e:	b103      	cbz	r3, 8008f32 <_sbrk_r+0x1a>
 8008f30:	6023      	str	r3, [r4, #0]
 8008f32:	bd38      	pop	{r3, r4, r5, pc}
 8008f34:	20001d74 	.word	0x20001d74

08008f38 <_init>:
 8008f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f3a:	bf00      	nop
 8008f3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f3e:	bc08      	pop	{r3}
 8008f40:	469e      	mov	lr, r3
 8008f42:	4770      	bx	lr

08008f44 <_fini>:
 8008f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f46:	bf00      	nop
 8008f48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f4a:	bc08      	pop	{r3}
 8008f4c:	469e      	mov	lr, r3
 8008f4e:	4770      	bx	lr
