INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/new_project_reti/new_project_reti.sim/sim_1/synth/func/xsim/project_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_reti_logiche
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ago19/OneDrive - Politecnico di Milano/PROGETTO RETI/project_tb_2324.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
