{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1516138910180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1516138910195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 16 21:41:50 2018 " "Processing started: Tue Jan 16 21:41:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1516138910195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516138910195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SANDBOX -c NEW " "Command: quartus_map --read_settings_files=on --write_settings_files=off SANDBOX -c NEW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516138910195 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1516138910492 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1516138910539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pmemory-SYN " "Found design unit 1: pmemory-SYN" {  } { { "PMemory.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PMemory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919624 ""} { "Info" "ISGN_ENTITY_NAME" "1 PMemory " "Found entity 1: PMemory" {  } { { "PMemory.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516138919624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sandbox.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sandbox.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SANDBOX " "Found entity 1: SANDBOX" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516138919624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r_block " "Found entity 1: r_block" {  } { { "r_block.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/r_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516138919624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vector_primitives.vhd 8 4 " "Found 8 design units, including 4 entities, in source file vector_primitives.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 array_or-behavioral " "Found design unit 1: array_or-behavioral" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919624 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vector_or-behavioral " "Found design unit 2: vector_or-behavioral" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919624 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 array_and-behavioral " "Found design unit 3: array_and-behavioral" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919624 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 vector_and-behavioral " "Found design unit 4: vector_and-behavioral" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919624 ""} { "Info" "ISGN_ENTITY_NAME" "1 array_or " "Found entity 1: array_or" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919624 ""} { "Info" "ISGN_ENTITY_NAME" "2 vector_or " "Found entity 2: vector_or" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919624 ""} { "Info" "ISGN_ENTITY_NAME" "3 array_and " "Found entity 3: array_and" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919624 ""} { "Info" "ISGN_ENTITY_NAME" "4 vector_and " "Found entity 4: vector_and" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516138919624 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux vector_muxes.vhd " "Entity \"mux\" obtained from \"vector_muxes.vhd\" instead of from Quartus Prime megafunction library" {  } { { "vector_muxes.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_muxes.vhd" 45 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1516138919639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vector_muxes.vhd 4 2 " "Found 4 design units, including 2 entities, in source file vector_muxes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-rtl " "Found design unit 1: demux-rtl" {  } { { "vector_muxes.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_muxes.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux-rtl " "Found design unit 2: mux-rtl" {  } { { "vector_muxes.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_muxes.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919639 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "vector_muxes.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_muxes.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919639 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux " "Found entity 2: mux" {  } { { "vector_muxes.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_muxes.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516138919639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_port_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_port_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R_P_control-behavioral " "Found design unit 1: R_P_control-behavioral" {  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919639 ""} { "Info" "ISGN_ENTITY_NAME" "1 R_P_control " "Found entity 1: R_P_control" {  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516138919639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_array.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_array.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-impl " "Found design unit 1: register_file-impl" {  } { { "register_array.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/register_array.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919639 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_array.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/register_array.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516138919639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 6 3 " "Found 6 design units, including 3 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_Rising-behavioral " "Found design unit 1: DFF_Rising-behavioral" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DFF_Falling-behavioral " "Found design unit 2: DFF_Falling-behavioral" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 DFFQ-behavioral " "Found design unit 3: DFFQ-behavioral" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919639 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_Rising " "Found entity 1: DFF_Rising" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919639 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFF_Falling " "Found entity 2: DFF_Falling" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919639 ""} { "Info" "ISGN_ENTITY_NAME" "3 DFFQ " "Found entity 3: DFFQ" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516138919639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcv1s1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcv1s1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCV1S1-impl " "Found design unit 1: PCV1S1-impl" {  } { { "PCV1S1.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PCV1S1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919639 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCV1S1 " "Found entity 1: PCV1S1" {  } { { "PCV1S1.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PCV1S1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516138919639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructiondecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID-behavioral " "Found design unit 1: ID-behavioral" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919639 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516138919639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "global.vhd 2 0 " "Found 2 design units, including 0 entities, in source file global.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 global " "Found design unit 1: global" {  } { { "global.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/global.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 global-body " "Found design unit 2: global-body" {  } { { "global.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/global.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516138919639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluv1s1_unsigned.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aluv1s1_unsigned.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUV1S1_unsigned-behavioral " "Found design unit 1: ALUV1S1_unsigned-behavioral" {  } { { "ALUV1S1_unsigned.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/ALUV1S1_unsigned.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919639 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUV1S1_unsigned " "Found entity 1: ALUV1S1_unsigned" {  } { { "ALUV1S1_unsigned.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/ALUV1S1_unsigned.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516138919639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expansionif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file expansionif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 expansionIF-func " "Found design unit 1: expansionIF-func" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919639 ""} { "Info" "ISGN_ENTITY_NAME" "1 expansionIF " "Found entity 1: expansionIF" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516138919639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516138919639 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SANDBOX " "Elaborating entity \"SANDBOX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1516138919702 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "OUT2\[7..0\] OUT " "Bus \"OUT2\[7..0\]\" found using same base name as \"OUT\", which might lead to a name conflict." {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 160 952 1128 320 "inst4" "" } { 160 952 1128 320 "inst4" "" } { 160 952 1128 320 "inst4" "" } { 160 952 1128 320 "inst4" "" } { 160 952 1128 320 "inst4" "" } { 160 952 1128 320 "inst4" "" } { 160 952 1128 320 "inst4" "" } { 160 952 1128 320 "inst4" "" } { 160 952 1128 320 "inst4" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1516138919718 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "OUT " "Converted elements in bus name \"OUT\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OUT\[7..0\] OUT7..0 " "Converted element name(s) from \"OUT\[7..0\]\" to \"OUT7..0\"" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 160 952 1128 320 "inst4" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1516138919718 ""}  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 160 952 1128 320 "inst4" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1516138919718 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "OUT2 " "Converted elements in bus name \"OUT2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OUT2\[7..0\] OUT27..0 " "Converted element name(s) from \"OUT2\[7..0\]\" to \"OUT27..0\"" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 160 952 1128 320 "inst4" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1516138919718 ""}  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 160 952 1128 320 "inst4" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1516138919718 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 376 448 1488 376 "" "" } { 216 1448 1521 233 "OV" "" } { 232 1448 1517 249 "ZE" "" } { 224 1488 1488 240 "" "" } { 240 1488 1488 256 "" "" } { 248 1448 1520 265 "EQ" "" } { 264 1448 1520 281 "GR" "" } { 256 1488 1488 272 "" "" } { 272 1488 1488 376 "" "" } { 200 448 473 217 "OV" "" } { 216 448 472 233 "ZE" "" } { 232 448 472 249 "EQ" "" } { 216 448 448 232 "" "" } { 232 448 448 248 "" "" } { 248 448 448 376 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1516138919718 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 456 432 1064 456 "" "" } { 264 432 432 280 "" "" } { 296 432 432 456 "" "" } { 280 432 432 296 "" "" } { 472 1064 1064 504 "" "" } { 456 1064 1064 472 "" "" } { 248 432 472 265 "AD" "" } { 264 432 472 281 "RW" "" } { 280 432 472 297 "EB" "" } { 440 1064 1096 457 "AD" "" } { 456 1064 1096 473 "RW" "" } { 488 1064 1096 505 "EB" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1516138919718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUV1S1_unsigned ALUV1S1_unsigned:inst1 " "Elaborating entity \"ALUV1S1_unsigned\" for hierarchy \"ALUV1S1_unsigned:inst1\"" {  } { { "SANDBOX.bdf" "inst1" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 168 1184 1448 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516138919749 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Greater ALUV1S1_unsigned.vhd(28) " "VHDL Signal Declaration warning at ALUV1S1_unsigned.vhd(28): used implicit default value for signal \"Greater\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALUV1S1_unsigned.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/ALUV1S1_unsigned.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1516138919749 "|SANDBOX|ALUV1S1_unsigned:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "overflow ALUV1S1_unsigned.vhd(109) " "VHDL Process Statement warning at ALUV1S1_unsigned.vhd(109): inferring latch(es) for signal or variable \"overflow\", which holds its previous value in one or more paths through the process" {  } { { "ALUV1S1_unsigned.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/ALUV1S1_unsigned.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1516138919749 "|SANDBOX|ALUV1S1_unsigned:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ALUV1S1_unsigned.vhd(109) " "Inferred latch for \"overflow\" at ALUV1S1_unsigned.vhd(109)" {  } { { "ALUV1S1_unsigned.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/ALUV1S1_unsigned.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516138919749 "|SANDBOX|ALUV1S1_unsigned:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ID:inst5 " "Elaborating entity \"ID\" for hierarchy \"ID:inst5\"" {  } { { "SANDBOX.bdf" "inst5" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 152 472 696 336 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516138919749 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z_LAT InstructionDecoder.vhd(24) " "Verilog HDL or VHDL warning at InstructionDecoder.vhd(24): object \"Z_LAT\" assigned a value but never read" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1516138919765 "|SANDBOX|ID:inst5"}
{ "Error" "EVRFX_VHDL_CHOICE_ALREADY_COVERED" "\"1110\" InstructionDecoder.vhd(267) " "VHDL error at InstructionDecoder.vhd(267): choice \"\"1110\"\" overlaps with a previous choice" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 267 0 0 } }  } 0 10321 "VHDL error at %2!s!: choice \"%1!s!\" overlaps with a previous choice" 0 0 "Analysis & Synthesis" 0 -1 1516138919767 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ID:inst5 " "Can't elaborate user hierarchy \"ID:inst5\"" {  } { { "SANDBOX.bdf" "inst5" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 152 472 696 336 "inst5" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516138919768 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "763 " "Peak virtual memory: 763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1516138919935 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 16 21:41:59 2018 " "Processing ended: Tue Jan 16 21:41:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1516138919935 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1516138919935 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1516138919935 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1516138919935 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1516138920566 ""}
