

================================================================
== Synthesis Summary Report of 'ban_interface'
================================================================
+ General Information: 
    * Date:           Wed Feb  9 15:34:50 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:        ban_s3
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------+--------+-------+---------+---------+----------+---------+------+----------+------+---------+------------+-------------+-----+
    |         Modules        |  Issue |       | Latency | Latency | Iteration|         | Trip |          |      |         |            |             |     |
    |         & Loops        |  Type  | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF     |     LUT     | URAM|
    +------------------------+--------+-------+---------+---------+----------+---------+------+----------+------+---------+------------+-------------+-----+
    |+ ban_interface         |  Timing|  -0.34|       62|  620.000|         -|       63|     -|        no|     -|  67 (3%)|  12033 (2%)|  23183 (10%)|    -|
    | + operator_2           |       -|   0.39|        5|   50.000|         -|        5|     -|        no|     -|  2 (~0%)|   651 (~0%)|   1620 (~0%)|    -|
    | + operator_div_assign  |  Timing|  -0.12|       59|  590.000|         -|       59|     -|        no|     -|  9 (~0%)|  1506 (~0%)|   1694 (~0%)|    -|
    | + operator_mul         |       -|   0.28|       12|  120.000|         -|       12|     -|        no|     -|  22 (1%)|  1699 (~0%)|   2251 (~0%)|    -|
    | + operator_3           |       -|   0.09|       12|  120.000|         -|       12|     -|        no|     -|  4 (~0%)|  1070 (~0%)|   1515 (~0%)|    -|
    | + operator_1           |       -|   0.41|       14|  140.000|         -|       14|     -|        no|     -|  6 (~0%)|  1714 (~0%)|   2105 (~0%)|    -|
    |  + p_sum               |       -|   0.41|        5|   50.000|         -|        5|     -|        no|     -|  6 (~0%)|  1106 (~0%)|   1416 (~0%)|    -|
    | + operator_ge          |       -|   1.65|        1|   10.000|         -|        1|     -|        no|     -|        -|    10 (~0%)|    309 (~0%)|    -|
    | + operator_div         |  Timing|  -0.12|       59|  590.000|         -|       59|     -|        no|     -|        -|  1023 (~0%)|   1127 (~0%)|    -|
    | + sqrt                 |  Timing|  -0.06|       36|  360.000|         -|       36|     -|        no|     -|        -|   780 (~0%)|    596 (~0%)|    -|
    +------------------------+--------+-------+---------+---------+----------+---------+------+----------+------+---------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| ap_return |         | 128      |
| b_op1_i   | ap_none | 128      |
| b_op1_o   | ap_none | 128      |
| b_op2     | ap_none | 128      |
| f_op      | ap_none | 32       |
| op        | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| b_op1    | inout     | Ban&        |
| b_op2    | in        | Ban const & |
| f_op     | in        | float       |
| op       | in        | op_type     |
| return   | out       | output      |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+----------------+---------+
| Argument | HW Interface   | HW Type |
+----------+----------------+---------+
| b_op1    | b_op1_i        | port    |
| b_op1    | b_op1_o        | port    |
| b_op1    | b_op1_o_ap_vld | port    |
| b_op2    | b_op2          | port    |
| f_op     | f_op           | port    |
| op       | op             | port    |
| return   | ap_return      | port    |
+----------+----------------+---------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+--------------+-------+---------+---------+
| Name                                   | DSP | Pragma | Variable     | Op    | Impl    | Latency |
+----------------------------------------+-----+--------+--------------+-------+---------+---------+
| + ban_interface                        | 67  |        |              |       |         |         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U104   | 3   |        | res_num_8    | fmul  | maxdsp  | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U105   | 3   |        | res_num_9    | fmul  | maxdsp  | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U106   | 3   |        | res_num_38   | fmul  | maxdsp  | 2       |
|   res_p_38_fu_4480_p2                  | -   |        | res_p_38     | add   | fabric  | 0       |
|   res_p_39_fu_4534_p2                  | -   |        | res_p_39     | add   | fabric  | 0       |
|   add_ln309_fu_4801_p2                 | -   |        | add_ln309    | add   | fabric  | 0       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U101  | 2   |        | add_i1       | fadd  | fulldsp | 3       |
|   res_p_29_fu_4948_p2                  | -   |        | res_p_29     | add   | fabric  | 0       |
|   res_p_30_fu_5001_p2                  | -   |        | res_p_30     | add   | fabric  | 0       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U110    | -   |        | res_num_6    | fdiv  | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U111    | -   |        | res_num_7    | fdiv  | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U112    | -   |        | res_num_31   | fdiv  | fabric  | 8       |
|   res_p_25_fu_5355_p2                  | -   |        | res_p_25     | add   | fabric  | 0       |
|   res_p_26_fu_5409_p2                  | -   |        | res_p_26     | add   | fabric  | 0       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U104   | 3   |        | res_num_4    | fmul  | maxdsp  | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U105   | 3   |        | res_num_5    | fmul  | maxdsp  | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U106   | 3   |        | res_num_24   | fmul  | maxdsp  | 2       |
|   res_p_21_fu_5657_p2                  | -   |        | res_p_21     | add   | fabric  | 0       |
|   res_p_22_fu_5711_p2                  | -   |        | res_p_22     | add   | fabric  | 0       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U110    | -   |        | res_num_2    | fdiv  | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U111    | -   |        | res_num_3    | fdiv  | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U112    | -   |        | res_num_17   | fdiv  | fabric  | 8       |
|   res_p_15_fu_6022_p2                  | -   |        | res_p_15     | add   | fabric  | 0       |
|   res_p_16_fu_6076_p2                  | -   |        | res_p_16     | add   | fabric  | 0       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U104   | 3   |        | res_num      | fmul  | maxdsp  | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U105   | 3   |        | res_num_1    | fmul  | maxdsp  | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U106   | 3   |        | res_num_10   | fmul  | maxdsp  | 2       |
|   res_p_9_fu_6316_p2                   | -   |        | res_p_9      | add   | fabric  | 0       |
|   res_p_10_fu_6370_p2                  | -   |        | res_p_10     | add   | fabric  | 0       |
|   c_p_fu_8427_p2                       | -   |        | c_p          | sub   | fabric  | 0       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U110    | -   |        | div_i        | fdiv  | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U110    | -   |        | div6_i       | fdiv  | fabric  | 8       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U104   | 3   |        | mul_i_i      | fmul  | maxdsp  | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U105   | 3   |        | mul5_i_i     | fmul  | maxdsp  | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U106   | 3   |        | mul8_i_i     | fmul  | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U101  | 2   |        | add_i_i      | fadd  | fulldsp | 3       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U104   | 3   |        | mul12_i_i    | fmul  | maxdsp  | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U105   | 3   |        | mul15_i_i    | fmul  | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U101  | 2   |        | add16_i_i    | fadd  | fulldsp | 3       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U104   | 3   |        | mul19_i_i    | fmul  | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U101  | 2   |        | add20_i_i    | fadd  | fulldsp | 3       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U101  | 2   |        | add_i        | fadd  | fulldsp | 3       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U101  | 2   |        | add6_i       | fadd  | fulldsp | 3       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U102  | 2   |        | add7_i       | fadd  | fulldsp | 3       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U104   | 3   |        | mul_i1_i     | fmul  | maxdsp  | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U104   | 3   |        | mul5_i3_i    | fmul  | maxdsp  | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U105   | 3   |        | mul8_i5_i    | fmul  | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U101  | 2   |        | add_i6_i     | fadd  | fulldsp | 3       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U104   | 3   |        | mul12_i9_i   | fmul  | maxdsp  | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U105   | 3   |        | mul15_i1_i   | fmul  | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U101  | 2   |        | add16_i1_i   | fadd  | fulldsp | 3       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U106   | 3   |        | mul19_i1_i   | fmul  | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U102  | 2   |        | add20_i1_i   | fadd  | fulldsp | 3       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U101  | 2   |        | add8_i       | fadd  | fulldsp | 3       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U101  | 2   |        | add9_i       | fadd  | fulldsp | 3       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U102  | 2   |        | add1_i       | fadd  | fulldsp | 3       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U104   | 3   |        | mul_i2_i     | fmul  | maxdsp  | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U105   | 3   |        | mul5_i1_i    | fmul  | maxdsp  | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U106   | 3   |        | mul8_i1_i    | fmul  | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U101  | 2   |        | add_i2_i     | fadd  | fulldsp | 3       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U107   | 3   |        | mul12_i1_i   | fmul  | maxdsp  | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U108   | 3   |        | mul15_i2_i   | fmul  | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U102  | 2   |        | add16_i2_i   | fadd  | fulldsp | 3       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U109   | 3   |        | mul19_i2_i   | fmul  | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U101  | 2   |        | add20_i2_i   | fadd  | fulldsp | 3       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U103  | 2   |        | add2_i       | fadd  | fulldsp | 3       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U102  | 2   |        | add3_i       | fadd  | fulldsp | 3       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U101  | 2   |        | add4_i       | fadd  | fulldsp | 3       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U110    | -   |        | c_num_0_3    | fdiv  | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U110    | -   |        | c_num_1_6    | fdiv  | fabric  | 8       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U111    | -   |        | c_num_0_13   | fdiv  | fabric  | 8       |
|   c_p_10_fu_8516_p2                    | -   |        | c_p_10       | add   | fabric  | 0       |
|   c_p_9_fu_8563_p2                     | -   |        | c_p_9        | add   | fabric  | 0       |
|  + operator_2                          | 2   |        |              |       |         |         |
|    add_ln309_fu_269_p2                 | -   |        | add_ln309    | add   | fabric  | 0       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U28  | 2   |        | add          | fadd  | fulldsp | 3       |
|    res_p_1_fu_413_p2                   | -   |        | res_p_1      | add   | fabric  | 0       |
|    res_p_2_fu_465_p2                   | -   |        | res_p_2      | add   | fabric  | 0       |
|  + operator_div_assign                 | 9   |        |              |       |         |         |
|    c_p_fu_472_p2                       | -   |        | c_p          | sub   | fabric  | 0       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U56    | -   |        | div_i        | fdiv  | fabric  | 8       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U57    | -   |        | div6_i       | fdiv  | fabric  | 8       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U53   | 3   |        | mul12_i1_i   | fmul  | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U54   | 3   |        | mul15_i2_i   | fmul  | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U55   | 3   |        | mul19_i2_i   | fmul  | maxdsp  | 2       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U56    | -   |        | c_num_0_1    | fdiv  | fabric  | 8       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U57    | -   |        | c_num_1_3    | fdiv  | fabric  | 8       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U58    | -   |        | c_num_2_2    | fdiv  | fabric  | 8       |
|    add_ln43_fu_722_p2                  | -   |        | add_ln43     | add   | fabric  | 0       |
|  + operator_mul                        | 22  |        |              |       |         |         |
|    fmul_32ns_32ns_32_3_max_dsp_1_U66   | 3   |        | num_res      | fmul  | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U67   | 3   |        | mul5_i_i     | fmul  | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U68   | 3   |        | mul8_i_i     | fmul  | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U64  | 2   |        | num_res_5    | fadd  | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U69   | 3   |        | mul12_i_i    | fmul  | maxdsp  | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U70   | 3   |        | mul15_i_i    | fmul  | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U65  | 2   |        | add16_i_i    | fadd  | fulldsp | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U71   | 3   |        | mul19_i_i    | fmul  | maxdsp  | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U64  | 2   |        | num_res_6    | fadd  | fulldsp | 3       |
|    p_fu_452_p2                         | -   |        | p            | add   | fabric  | 0       |
|    c_p_7_fu_693_p2                     | -   |        | c_p_7        | add   | fabric  | 0       |
|    c_p_8_fu_745_p2                     | -   |        | c_p_8        | add   | fabric  | 0       |
|  + operator_3                          | 4   |        |              |       |         |         |
|    diff_p_fu_571_p2                    | -   |        | diff_p       | sub   | fabric  | 0       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U80  | 2   |        | add12_i1     | fadd  | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U80  | 2   |        | add_i1       | fadd  | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U81  | 2   |        | add7_i1      | fadd  | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U80  | 2   |        | add17_i1     | fadd  | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U80  | 2   |        | add22_i1     | fadd  | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U80  | 2   |        | add27_i1     | fadd  | fulldsp | 3       |
|    c_p_5_fu_696_p2                     | -   |        | c_p_5        | add   | fabric  | 0       |
|    c_p_4_fu_742_p2                     | -   |        | c_p_4        | add   | fabric  | 0       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U80  | 2   |        | add_i        | fadd  | fulldsp | 3       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U80  | 2   |        | storemerge   | fadd  | fulldsp | 3       |
|  + operator_1                          | 6   |        |              |       |         |         |
|    diff_p_fu_528_p2                    | -   |        | diff_p       | sub   | fabric  | 0       |
|    sub_ln99_fu_556_p2                  | -   |        | sub_ln99     | sub   | fabric  | 0       |
|   + p_sum                              | 6   |        |              |       |         |         |
|     fadd_32ns_32ns_32_4_full_dsp_1_U89 | 2   |        | add2         | fadd  | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U90 | 2   |        | add3         | fadd  | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U91 | 2   |        | add4         | fadd  | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U89 | 2   |        | add          | fadd  | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U90 | 2   |        | add7         | fadd  | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U89 | 2   |        | add5         | fadd  | fulldsp | 3       |
|     add_ln58_fu_478_p2                 | -   |        | add_ln58     | add   | fabric  | 0       |
|  + operator_div                        | 0   |        |              |       |         |         |
|    c_p_fu_363_p2                       | -   |        | c_p          | sub   | fabric  | 0       |
|    c_p_2_fu_498_p2                     | -   |        | c_p_2        | sub   | fabric  | 0       |
|  + sqrt                                | 0   |        |              |       |         |         |
|    fsqrt_32ns_32ns_32_8_no_dsp_1_U44   | -   |        | normalizer_2 | fsqrt | fabric  | 7       |
+----------------------------------------+-----+--------+--------------+-------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
  No pragmas found

