#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar  8 10:52:37 2023
# Process ID: 21620
# Current directory: E:/ComputerOrnazation/lab1/Regs
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28936 E:\ComputerOrnazation\lab1\Regs\Regs.xpr
# Log file: E:/ComputerOrnazation/lab1/Regs/vivado.log
# Journal file: E:/ComputerOrnazation/lab1/Regs\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ComputerOrnazation/lab1/Regs/Regs.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/ComputerOrnazation/lab1/Regs/Regs.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
close_hw_manager
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k160tffg676-2L
Top: Regs
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1614.785 ; gain = 245.938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Regs' [E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sources_1/new/Regs.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Regs' (1#1) [E:/ComputerOrnazation/lab1/Regs/Regs.srcs/sources_1/new/Regs.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1669.949 ; gain = 301.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1669.949 ; gain = 301.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1669.949 ; gain = 301.102
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1669.949 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1784.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1943.211 ; gain = 574.363
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1943.211 ; gain = 833.793
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  8 11:04:21 2023...
