============ 0 ============
reg_write_e = 0
mem_to_reg_e = 0
mem_write_e = 0
alu_control_e = 00
alu_src_e = 0
reg_dst_e = 0
read_data_1_e = 00000000
read_data_2_e = 00000000
rs_e = 00
rt_e = 00
rd_e = 00
sign_imm_e = 00000000
============ 0 ============
reg_write_e = 0
mem_to_reg_e = 0
mem_write_e = 0
alu_control_e = 00
alu_src_e = 0
reg_dst_e = 0
read_data_1_e = 00000000
read_data_2_e = 00000000
rs_e = 00
rt_e = 00
rd_e = 00
sign_imm_e = 00000000
============ 1 ============
reg_write_e = 0
mem_to_reg_e = 0
mem_write_e = 0
alu_control_e = 00
alu_src_e = 0
reg_dst_e = 0
read_data_1_e = 00000000
read_data_2_e = 00000000
rs_e = 00
rt_e = 00
rd_e = 00
sign_imm_e = 00000000
============ 1 ============
reg_write_e = 1
mem_to_reg_e = 1
mem_write_e = 1
alu_control_e = 05
alu_src_e = 1
reg_dst_e = 1
read_data_1_e = 00000032
read_data_2_e = 00000032
rs_e = 01
rt_e = 01
rd_e = 01
sign_imm_e = 00000032
============ 2 ============
reg_write_e = 1
mem_to_reg_e = 1
mem_write_e = 1
alu_control_e = 05
alu_src_e = 1
reg_dst_e = 1
read_data_1_e = 00000032
read_data_2_e = 00000032
rs_e = 01
rt_e = 01
rd_e = 01
sign_imm_e = 00000032
============ 2 ============
reg_write_e = 0
mem_to_reg_e = 0
mem_write_e = 0
alu_control_e = 00
alu_src_e = 0
reg_dst_e = 0
read_data_1_e = 00000000
read_data_2_e = 00000000
rs_e = 00
rt_e = 00
rd_e = 00
sign_imm_e = 00000000
