// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module gaussian_filter_accel_xfGaussianFilter3x3_0_2160_3840_1_0_1_2_2_1_3840_Pipeline_Col_Loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_mat_data1_dout,
        in_mat_data1_num_data_valid,
        in_mat_data1_fifo_cap,
        in_mat_data1_empty_n,
        in_mat_data1_read,
        out_mat_data2_din,
        out_mat_data2_num_data_valid,
        out_mat_data2_fifo_cap,
        out_mat_data2_full_n,
        out_mat_data2_write,
        img_width,
        tp_V,
        mid_V,
        bottom_V,
        p_read,
        p_read1,
        buf_V_2_address0,
        buf_V_2_ce0,
        buf_V_2_q0,
        buf_V_2_address1,
        buf_V_2_ce1,
        buf_V_2_we1,
        buf_V_2_d1,
        buf_V_1_address0,
        buf_V_1_ce0,
        buf_V_1_q0,
        buf_V_1_address1,
        buf_V_1_ce1,
        buf_V_1_we1,
        buf_V_1_d1,
        buf_V_address0,
        buf_V_ce0,
        buf_V_q0,
        buf_V_address1,
        buf_V_ce1,
        buf_V_we1,
        buf_V_d1,
        cmp_i_i201_i,
        p_Val2_7_out,
        p_Val2_7_out_ap_vld,
        p_Val2_6_out,
        p_Val2_6_out_ap_vld,
        p_Val2_4_out,
        p_Val2_4_out_ap_vld,
        p_Val2_3_out,
        p_Val2_3_out_ap_vld,
        p_Val2_1_out,
        p_Val2_1_out_ap_vld,
        p_Val2_out,
        p_Val2_out_ap_vld,
        grp_xFapplygaussian3x3_0_s_fu_192_p_din1,
        grp_xFapplygaussian3x3_0_s_fu_192_p_din2,
        grp_xFapplygaussian3x3_0_s_fu_192_p_din3,
        grp_xFapplygaussian3x3_0_s_fu_192_p_din4,
        grp_xFapplygaussian3x3_0_s_fu_192_p_din5,
        grp_xFapplygaussian3x3_0_s_fu_192_p_din6,
        grp_xFapplygaussian3x3_0_s_fu_192_p_din7,
        grp_xFapplygaussian3x3_0_s_fu_192_p_din8,
        grp_xFapplygaussian3x3_0_s_fu_192_p_din9,
        grp_xFapplygaussian3x3_0_s_fu_192_p_din10,
        grp_xFapplygaussian3x3_0_s_fu_192_p_din11,
        grp_xFapplygaussian3x3_0_s_fu_192_p_dout0,
        grp_xFapplygaussian3x3_0_s_fu_192_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] in_mat_data1_dout;
input  [1:0] in_mat_data1_num_data_valid;
input  [1:0] in_mat_data1_fifo_cap;
input   in_mat_data1_empty_n;
output   in_mat_data1_read;
output  [7:0] out_mat_data2_din;
input  [1:0] out_mat_data2_num_data_valid;
input  [1:0] out_mat_data2_fifo_cap;
input   out_mat_data2_full_n;
output   out_mat_data2_write;
input  [15:0] img_width;
input  [1:0] tp_V;
input  [1:0] mid_V;
input  [1:0] bottom_V;
input  [7:0] p_read;
input  [7:0] p_read1;
output  [11:0] buf_V_2_address0;
output   buf_V_2_ce0;
input  [7:0] buf_V_2_q0;
output  [11:0] buf_V_2_address1;
output   buf_V_2_ce1;
output   buf_V_2_we1;
output  [7:0] buf_V_2_d1;
output  [11:0] buf_V_1_address0;
output   buf_V_1_ce0;
input  [7:0] buf_V_1_q0;
output  [11:0] buf_V_1_address1;
output   buf_V_1_ce1;
output   buf_V_1_we1;
output  [7:0] buf_V_1_d1;
output  [11:0] buf_V_address0;
output   buf_V_ce0;
input  [7:0] buf_V_q0;
output  [11:0] buf_V_address1;
output   buf_V_ce1;
output   buf_V_we1;
output  [7:0] buf_V_d1;
input  [0:0] cmp_i_i201_i;
output  [7:0] p_Val2_7_out;
output   p_Val2_7_out_ap_vld;
output  [7:0] p_Val2_6_out;
output   p_Val2_6_out_ap_vld;
output  [7:0] p_Val2_4_out;
output   p_Val2_4_out_ap_vld;
output  [7:0] p_Val2_3_out;
output   p_Val2_3_out_ap_vld;
output  [7:0] p_Val2_1_out;
output   p_Val2_1_out_ap_vld;
output  [7:0] p_Val2_out;
output   p_Val2_out_ap_vld;
output  [7:0] grp_xFapplygaussian3x3_0_s_fu_192_p_din1;
output  [7:0] grp_xFapplygaussian3x3_0_s_fu_192_p_din2;
output  [7:0] grp_xFapplygaussian3x3_0_s_fu_192_p_din3;
output  [7:0] grp_xFapplygaussian3x3_0_s_fu_192_p_din4;
output  [7:0] grp_xFapplygaussian3x3_0_s_fu_192_p_din5;
output  [7:0] grp_xFapplygaussian3x3_0_s_fu_192_p_din6;
output  [7:0] grp_xFapplygaussian3x3_0_s_fu_192_p_din7;
output  [7:0] grp_xFapplygaussian3x3_0_s_fu_192_p_din8;
output  [7:0] grp_xFapplygaussian3x3_0_s_fu_192_p_din9;
output  [7:0] grp_xFapplygaussian3x3_0_s_fu_192_p_din10;
output  [7:0] grp_xFapplygaussian3x3_0_s_fu_192_p_din11;
input  [7:0] grp_xFapplygaussian3x3_0_s_fu_192_p_dout0;
output   grp_xFapplygaussian3x3_0_s_fu_192_p_ce;

reg ap_idle;
reg in_mat_data1_read;
reg out_mat_data2_write;
reg buf_V_2_ce0;
reg buf_V_2_ce1;
reg buf_V_2_we1;
reg[7:0] buf_V_2_d1;
reg buf_V_1_ce0;
reg buf_V_1_ce1;
reg buf_V_1_we1;
reg[7:0] buf_V_1_d1;
reg buf_V_ce0;
reg buf_V_ce1;
reg buf_V_we1;
reg[7:0] buf_V_d1;
reg p_Val2_7_out_ap_vld;
reg p_Val2_6_out_ap_vld;
reg p_Val2_4_out_ap_vld;
reg p_Val2_3_out_ap_vld;
reg p_Val2_1_out_ap_vld;
reg p_Val2_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln1027_reg_544;
wire   [0:0] cmp_i_i201_i_read_reg_509;
reg    ap_predicate_op66_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
reg   [0:0] icmp_ln1019_reg_563;
reg   [0:0] icmp_ln1019_reg_563_pp0_iter11_reg;
reg    ap_block_state13_pp0_stage0_iter12;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1027_fu_336_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    in_mat_data1_blk_n;
wire    ap_block_pp0_stage0;
reg    out_mat_data2_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [1:0] bottom_V_read_reg_523;
reg   [12:0] col_V_reg_538;
reg   [0:0] icmp_ln1027_reg_544_pp0_iter1_reg;
reg   [0:0] icmp_ln1027_reg_544_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_reg_544_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_reg_544_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_reg_544_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_reg_544_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_reg_544_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_reg_544_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_reg_544_pp0_iter9_reg;
reg   [0:0] icmp_ln1027_reg_544_pp0_iter10_reg;
reg   [11:0] buf_V_addr_reg_548;
reg   [11:0] buf_V_1_addr_reg_553;
reg   [11:0] buf_V_2_addr_reg_558;
wire   [0:0] icmp_ln1019_fu_359_p2;
reg   [0:0] icmp_ln1019_reg_563_pp0_iter2_reg;
reg   [0:0] icmp_ln1019_reg_563_pp0_iter3_reg;
reg   [0:0] icmp_ln1019_reg_563_pp0_iter4_reg;
reg   [0:0] icmp_ln1019_reg_563_pp0_iter5_reg;
reg   [0:0] icmp_ln1019_reg_563_pp0_iter6_reg;
reg   [0:0] icmp_ln1019_reg_563_pp0_iter7_reg;
reg   [0:0] icmp_ln1019_reg_563_pp0_iter8_reg;
reg   [0:0] icmp_ln1019_reg_563_pp0_iter9_reg;
reg   [0:0] icmp_ln1019_reg_563_pp0_iter10_reg;
reg   [7:0] p_Val2_s_reg_567;
reg   [7:0] p_Val2_s_reg_567_pp0_iter4_reg;
reg   [7:0] p_Val2_s_reg_567_pp0_iter5_reg;
reg   [7:0] p_Val2_s_reg_567_pp0_iter6_reg;
reg   [7:0] p_Val2_s_reg_567_pp0_iter7_reg;
reg   [7:0] p_Val2_s_reg_567_pp0_iter8_reg;
reg   [7:0] p_Val2_s_reg_567_pp0_iter9_reg;
reg   [7:0] p_Val2_s_reg_567_pp0_iter10_reg;
reg   [7:0] p_Val2_2_reg_574;
reg   [7:0] p_Val2_2_reg_574_pp0_iter4_reg;
reg   [7:0] p_Val2_2_reg_574_pp0_iter5_reg;
reg   [7:0] p_Val2_2_reg_574_pp0_iter6_reg;
reg   [7:0] p_Val2_2_reg_574_pp0_iter7_reg;
reg   [7:0] p_Val2_2_reg_574_pp0_iter8_reg;
reg   [7:0] p_Val2_2_reg_574_pp0_iter9_reg;
reg   [7:0] p_Val2_2_reg_574_pp0_iter10_reg;
reg   [7:0] p_Val2_4_reg_581;
reg   [7:0] p_Val2_4_reg_581_pp0_iter4_reg;
reg   [7:0] p_Val2_4_reg_581_pp0_iter5_reg;
reg   [7:0] p_Val2_4_reg_581_pp0_iter6_reg;
reg   [7:0] p_Val2_4_reg_581_pp0_iter7_reg;
reg   [7:0] p_Val2_4_reg_581_pp0_iter8_reg;
reg   [7:0] p_Val2_4_reg_581_pp0_iter9_reg;
reg   [7:0] p_Val2_4_reg_581_pp0_iter10_reg;
wire   [7:0] p_Val2_1_fu_373_p5;
reg   [7:0] p_Val2_1_reg_588;
wire   [7:0] p_Val2_3_fu_384_p5;
reg   [7:0] p_Val2_3_reg_593;
wire   [7:0] p_Val2_5_fu_395_p5;
reg   [7:0] p_Val2_5_reg_598;
reg    ap_condition_exit_pp0_iter3_stage0;
reg    grp_xFapplygaussian3x3_0_s_fu_278_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call9;
reg    ap_block_state2_pp0_stage0_iter1_ignore_call9;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call9;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call9;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call9;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call9;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call9;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call9;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call9;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call9;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call9;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call9;
reg    ap_block_state13_pp0_stage0_iter12_ignore_call9;
reg    ap_block_pp0_stage0_11001_ignoreCallOp94;
wire   [63:0] zext_ln541_fu_353_p1;
reg   [12:0] col_V_2_fu_96;
wire   [12:0] col_V_3_fu_342_p2;
wire    ap_loop_init;
reg   [12:0] ap_sig_allocacmp_col_V;
reg   [7:0] ret_fu_100;
reg   [7:0] ret_1_fu_104;
reg   [7:0] ret_2_fu_108;
reg   [7:0] ret_3_fu_112;
reg   [7:0] ret_4_fu_116;
reg   [7:0] ret_5_fu_120;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] zext_ln1027_fu_332_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_649;
reg    ap_condition_653;
reg    ap_condition_656;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_done_reg = 1'b0;
end

gaussian_filter_accel_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U111(
    .din0(buf_V_q0),
    .din1(buf_V_1_q0),
    .din2(buf_V_2_q0),
    .din3(tp_V),
    .dout(p_Val2_1_fu_373_p5)
);

gaussian_filter_accel_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U112(
    .din0(buf_V_q0),
    .din1(buf_V_1_q0),
    .din2(buf_V_2_q0),
    .din3(mid_V),
    .dout(p_Val2_3_fu_384_p5)
);

gaussian_filter_accel_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U113(
    .din0(buf_V_q0),
    .din1(buf_V_1_q0),
    .din2(buf_V_2_q0),
    .din3(bottom_V),
    .dout(p_Val2_5_fu_395_p5)
);

gaussian_filter_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter11_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter3_stage0)) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1027_fu_336_p2 == 1'd1))) begin
            col_V_2_fu_96 <= col_V_3_fu_342_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            col_V_2_fu_96 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ret_1_fu_104 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            ret_1_fu_104 <= p_Val2_2_reg_574;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ret_2_fu_108 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            ret_2_fu_108 <= p_Val2_4_reg_581;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ret_3_fu_112 <= 8'd0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1027_reg_544_pp0_iter2_reg == 1'd1))) begin
            ret_3_fu_112 <= p_Val2_1_fu_373_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ret_4_fu_116 <= 8'd0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1027_reg_544_pp0_iter2_reg == 1'd1))) begin
            ret_4_fu_116 <= p_Val2_3_fu_384_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ret_5_fu_120 <= 8'd0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1027_reg_544_pp0_iter2_reg == 1'd1))) begin
            ret_5_fu_120 <= p_Val2_5_fu_395_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ret_fu_100 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            ret_fu_100 <= p_Val2_s_reg_567;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln1019_reg_563_pp0_iter10_reg <= icmp_ln1019_reg_563_pp0_iter9_reg;
        icmp_ln1019_reg_563_pp0_iter11_reg <= icmp_ln1019_reg_563_pp0_iter10_reg;
        icmp_ln1019_reg_563_pp0_iter2_reg <= icmp_ln1019_reg_563;
        icmp_ln1019_reg_563_pp0_iter3_reg <= icmp_ln1019_reg_563_pp0_iter2_reg;
        icmp_ln1019_reg_563_pp0_iter4_reg <= icmp_ln1019_reg_563_pp0_iter3_reg;
        icmp_ln1019_reg_563_pp0_iter5_reg <= icmp_ln1019_reg_563_pp0_iter4_reg;
        icmp_ln1019_reg_563_pp0_iter6_reg <= icmp_ln1019_reg_563_pp0_iter5_reg;
        icmp_ln1019_reg_563_pp0_iter7_reg <= icmp_ln1019_reg_563_pp0_iter6_reg;
        icmp_ln1019_reg_563_pp0_iter8_reg <= icmp_ln1019_reg_563_pp0_iter7_reg;
        icmp_ln1019_reg_563_pp0_iter9_reg <= icmp_ln1019_reg_563_pp0_iter8_reg;
        icmp_ln1027_reg_544_pp0_iter10_reg <= icmp_ln1027_reg_544_pp0_iter9_reg;
        icmp_ln1027_reg_544_pp0_iter2_reg <= icmp_ln1027_reg_544_pp0_iter1_reg;
        icmp_ln1027_reg_544_pp0_iter3_reg <= icmp_ln1027_reg_544_pp0_iter2_reg;
        icmp_ln1027_reg_544_pp0_iter4_reg <= icmp_ln1027_reg_544_pp0_iter3_reg;
        icmp_ln1027_reg_544_pp0_iter5_reg <= icmp_ln1027_reg_544_pp0_iter4_reg;
        icmp_ln1027_reg_544_pp0_iter6_reg <= icmp_ln1027_reg_544_pp0_iter5_reg;
        icmp_ln1027_reg_544_pp0_iter7_reg <= icmp_ln1027_reg_544_pp0_iter6_reg;
        icmp_ln1027_reg_544_pp0_iter8_reg <= icmp_ln1027_reg_544_pp0_iter7_reg;
        icmp_ln1027_reg_544_pp0_iter9_reg <= icmp_ln1027_reg_544_pp0_iter8_reg;
        p_Val2_2_reg_574_pp0_iter10_reg <= p_Val2_2_reg_574_pp0_iter9_reg;
        p_Val2_2_reg_574_pp0_iter4_reg <= p_Val2_2_reg_574;
        p_Val2_2_reg_574_pp0_iter5_reg <= p_Val2_2_reg_574_pp0_iter4_reg;
        p_Val2_2_reg_574_pp0_iter6_reg <= p_Val2_2_reg_574_pp0_iter5_reg;
        p_Val2_2_reg_574_pp0_iter7_reg <= p_Val2_2_reg_574_pp0_iter6_reg;
        p_Val2_2_reg_574_pp0_iter8_reg <= p_Val2_2_reg_574_pp0_iter7_reg;
        p_Val2_2_reg_574_pp0_iter9_reg <= p_Val2_2_reg_574_pp0_iter8_reg;
        p_Val2_4_reg_581_pp0_iter10_reg <= p_Val2_4_reg_581_pp0_iter9_reg;
        p_Val2_4_reg_581_pp0_iter4_reg <= p_Val2_4_reg_581;
        p_Val2_4_reg_581_pp0_iter5_reg <= p_Val2_4_reg_581_pp0_iter4_reg;
        p_Val2_4_reg_581_pp0_iter6_reg <= p_Val2_4_reg_581_pp0_iter5_reg;
        p_Val2_4_reg_581_pp0_iter7_reg <= p_Val2_4_reg_581_pp0_iter6_reg;
        p_Val2_4_reg_581_pp0_iter8_reg <= p_Val2_4_reg_581_pp0_iter7_reg;
        p_Val2_4_reg_581_pp0_iter9_reg <= p_Val2_4_reg_581_pp0_iter8_reg;
        p_Val2_s_reg_567_pp0_iter10_reg <= p_Val2_s_reg_567_pp0_iter9_reg;
        p_Val2_s_reg_567_pp0_iter4_reg <= p_Val2_s_reg_567;
        p_Val2_s_reg_567_pp0_iter5_reg <= p_Val2_s_reg_567_pp0_iter4_reg;
        p_Val2_s_reg_567_pp0_iter6_reg <= p_Val2_s_reg_567_pp0_iter5_reg;
        p_Val2_s_reg_567_pp0_iter7_reg <= p_Val2_s_reg_567_pp0_iter6_reg;
        p_Val2_s_reg_567_pp0_iter8_reg <= p_Val2_s_reg_567_pp0_iter7_reg;
        p_Val2_s_reg_567_pp0_iter9_reg <= p_Val2_s_reg_567_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        col_V_reg_538 <= ap_sig_allocacmp_col_V;
        icmp_ln1027_reg_544 <= icmp_ln1027_fu_336_p2;
        icmp_ln1027_reg_544_pp0_iter1_reg <= icmp_ln1027_reg_544;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_544 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_1_addr_reg_553 <= zext_ln541_fu_353_p1;
        buf_V_2_addr_reg_558 <= zext_ln541_fu_353_p1;
        buf_V_addr_reg_548 <= zext_ln541_fu_353_p1;
        icmp_ln1019_reg_563 <= icmp_ln1019_fu_359_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_544_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_1_reg_588 <= p_Val2_1_fu_373_p5;
        p_Val2_3_reg_593 <= p_Val2_3_fu_384_p5;
        p_Val2_5_reg_598 <= p_Val2_5_fu_395_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_2_reg_574 <= ret_4_fu_116;
        p_Val2_4_reg_581 <= ret_5_fu_120;
        p_Val2_s_reg_567 <= ret_3_fu_112;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_fu_336_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1027_reg_544_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter3_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter3_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter11_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_col_V = 13'd0;
    end else begin
        ap_sig_allocacmp_col_V = col_V_2_fu_96;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_1_ce0 = 1'b1;
    end else begin
        buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((cmp_i_i201_i == 1'd1) & (icmp_ln1027_reg_544 == 1'd1) & (bottom_V_read_reg_523 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp_i_i201_i_read_reg_509 == 1'd0) & (icmp_ln1027_reg_544 == 1'd1) & (bottom_V_read_reg_523 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_V_1_ce1 = 1'b1;
    end else begin
        buf_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_649)) begin
        if ((cmp_i_i201_i == 1'd1)) begin
            buf_V_1_d1 = in_mat_data1_dout;
        end else if ((cmp_i_i201_i_read_reg_509 == 1'd0)) begin
            buf_V_1_d1 = 8'd0;
        end else begin
            buf_V_1_d1 = 'bx;
        end
    end else begin
        buf_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((cmp_i_i201_i == 1'd1) & (icmp_ln1027_reg_544 == 1'd1) & (bottom_V_read_reg_523 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp_i_i201_i_read_reg_509 == 1'd0) & (icmp_ln1027_reg_544 == 1'd1) & (bottom_V_read_reg_523 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_V_1_we1 = 1'b1;
    end else begin
        buf_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_2_ce0 = 1'b1;
    end else begin
        buf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(bottom_V_read_reg_523 == 2'd0) & ~(bottom_V_read_reg_523 == 2'd1) & (cmp_i_i201_i == 1'd1) & (icmp_ln1027_reg_544 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(bottom_V_read_reg_523 == 2'd0) & ~(bottom_V_read_reg_523 == 2'd1) & (cmp_i_i201_i_read_reg_509 == 1'd0) & (icmp_ln1027_reg_544 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_V_2_ce1 = 1'b1;
    end else begin
        buf_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_653)) begin
        if ((cmp_i_i201_i == 1'd1)) begin
            buf_V_2_d1 = in_mat_data1_dout;
        end else if ((cmp_i_i201_i_read_reg_509 == 1'd0)) begin
            buf_V_2_d1 = 8'd0;
        end else begin
            buf_V_2_d1 = 'bx;
        end
    end else begin
        buf_V_2_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(bottom_V_read_reg_523 == 2'd0) & ~(bottom_V_read_reg_523 == 2'd1) & (cmp_i_i201_i == 1'd1) & (icmp_ln1027_reg_544 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(bottom_V_read_reg_523 == 2'd0) & ~(bottom_V_read_reg_523 == 2'd1) & (cmp_i_i201_i_read_reg_509 == 1'd0) & (icmp_ln1027_reg_544 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_V_2_we1 = 1'b1;
    end else begin
        buf_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_ce0 = 1'b1;
    end else begin
        buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((cmp_i_i201_i == 1'd1) & (icmp_ln1027_reg_544 == 1'd1) & (bottom_V_read_reg_523 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp_i_i201_i_read_reg_509 == 1'd0) & (icmp_ln1027_reg_544 == 1'd1) & (bottom_V_read_reg_523 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_V_ce1 = 1'b1;
    end else begin
        buf_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_656)) begin
        if ((cmp_i_i201_i == 1'd1)) begin
            buf_V_d1 = in_mat_data1_dout;
        end else if ((cmp_i_i201_i_read_reg_509 == 1'd0)) begin
            buf_V_d1 = 8'd0;
        end else begin
            buf_V_d1 = 'bx;
        end
    end else begin
        buf_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((cmp_i_i201_i == 1'd1) & (icmp_ln1027_reg_544 == 1'd1) & (bottom_V_read_reg_523 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp_i_i201_i_read_reg_509 == 1'd0) & (icmp_ln1027_reg_544 == 1'd1) & (bottom_V_read_reg_523 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_V_we1 = 1'b1;
    end else begin
        buf_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp94))) begin
        grp_xFapplygaussian3x3_0_s_fu_278_ap_ce = 1'b1;
    end else begin
        grp_xFapplygaussian3x3_0_s_fu_278_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op66_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        in_mat_data1_blk_n = in_mat_data1_empty_n;
    end else begin
        in_mat_data1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op66_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_mat_data1_read = 1'b1;
    end else begin
        in_mat_data1_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln1019_reg_563_pp0_iter11_reg == 1'd0))) begin
        out_mat_data2_blk_n = out_mat_data2_full_n;
    end else begin
        out_mat_data2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1019_reg_563_pp0_iter11_reg == 1'd0))) begin
        out_mat_data2_write = 1'b1;
    end else begin
        out_mat_data2_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_544_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_1_out_ap_vld = 1'b1;
    end else begin
        p_Val2_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_544_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_3_out_ap_vld = 1'b1;
    end else begin
        p_Val2_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_544_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_4_out_ap_vld = 1'b1;
    end else begin
        p_Val2_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_544_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_6_out_ap_vld = 1'b1;
    end else begin
        p_Val2_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_544_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_7_out_ap_vld = 1'b1;
    end else begin
        p_Val2_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_544_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_out_ap_vld = 1'b1;
    end else begin
        p_Val2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((out_mat_data2_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln1019_reg_563_pp0_iter11_reg == 1'd0)) | ((ap_predicate_op66_read_state2 == 1'b1) & (in_mat_data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((out_mat_data2_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln1019_reg_563_pp0_iter11_reg == 1'd0)) | ((ap_predicate_op66_read_state2 == 1'b1) & (in_mat_data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp94 = (((out_mat_data2_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln1019_reg_563_pp0_iter11_reg == 1'd0)) | ((ap_predicate_op66_read_state2 == 1'b1) & (in_mat_data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((out_mat_data2_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln1019_reg_563_pp0_iter11_reg == 1'd0)) | ((ap_predicate_op66_read_state2 == 1'b1) & (in_mat_data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp0_stage0_iter12 = ((out_mat_data2_full_n == 1'b0) & (icmp_ln1019_reg_563_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter12_ignore_call9 = ((out_mat_data2_full_n == 1'b0) & (icmp_ln1019_reg_563_pp0_iter11_reg == 1'd0));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op66_read_state2 == 1'b1) & (in_mat_data1_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_ignore_call9 = ((ap_predicate_op66_read_state2 == 1'b1) & (in_mat_data1_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_649 = ((icmp_ln1027_reg_544 == 1'd1) & (bottom_V_read_reg_523 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_653 = (~(bottom_V_read_reg_523 == 2'd0) & ~(bottom_V_read_reg_523 == 2'd1) & (icmp_ln1027_reg_544 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_656 = ((icmp_ln1027_reg_544 == 1'd1) & (bottom_V_read_reg_523 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op66_read_state2 = ((cmp_i_i201_i == 1'd1) & (icmp_ln1027_reg_544 == 1'd1));
end

assign bottom_V_read_reg_523 = bottom_V;

assign buf_V_1_address0 = buf_V_1_addr_reg_553;

assign buf_V_1_address1 = zext_ln541_fu_353_p1;

assign buf_V_2_address0 = buf_V_2_addr_reg_558;

assign buf_V_2_address1 = zext_ln541_fu_353_p1;

assign buf_V_address0 = buf_V_addr_reg_548;

assign buf_V_address1 = zext_ln541_fu_353_p1;

assign cmp_i_i201_i_read_reg_509 = cmp_i_i201_i;

assign col_V_3_fu_342_p2 = (ap_sig_allocacmp_col_V + 13'd1);

assign grp_xFapplygaussian3x3_0_s_fu_192_p_ce = grp_xFapplygaussian3x3_0_s_fu_278_ap_ce;

assign grp_xFapplygaussian3x3_0_s_fu_192_p_din1 = ret_fu_100;

assign grp_xFapplygaussian3x3_0_s_fu_192_p_din10 = p_read;

assign grp_xFapplygaussian3x3_0_s_fu_192_p_din11 = p_read1;

assign grp_xFapplygaussian3x3_0_s_fu_192_p_din2 = p_Val2_s_reg_567;

assign grp_xFapplygaussian3x3_0_s_fu_192_p_din3 = p_Val2_1_reg_588;

assign grp_xFapplygaussian3x3_0_s_fu_192_p_din4 = ret_1_fu_104;

assign grp_xFapplygaussian3x3_0_s_fu_192_p_din5 = p_Val2_2_reg_574;

assign grp_xFapplygaussian3x3_0_s_fu_192_p_din6 = p_Val2_3_reg_593;

assign grp_xFapplygaussian3x3_0_s_fu_192_p_din7 = ret_2_fu_108;

assign grp_xFapplygaussian3x3_0_s_fu_192_p_din8 = p_Val2_4_reg_581;

assign grp_xFapplygaussian3x3_0_s_fu_192_p_din9 = p_Val2_5_reg_598;

assign icmp_ln1019_fu_359_p2 = ((col_V_reg_538 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_336_p2 = ((zext_ln1027_fu_332_p1 < img_width) ? 1'b1 : 1'b0);

assign out_mat_data2_din = grp_xFapplygaussian3x3_0_s_fu_192_p_dout0;

assign p_Val2_1_out = p_Val2_s_reg_567_pp0_iter10_reg;

assign p_Val2_3_out = ret_1_fu_104;

assign p_Val2_4_out = p_Val2_2_reg_574_pp0_iter10_reg;

assign p_Val2_6_out = ret_2_fu_108;

assign p_Val2_7_out = p_Val2_4_reg_581_pp0_iter10_reg;

assign p_Val2_out = ret_fu_100;

assign zext_ln1027_fu_332_p1 = ap_sig_allocacmp_col_V;

assign zext_ln541_fu_353_p1 = col_V_reg_538;

endmodule //gaussian_filter_accel_xfGaussianFilter3x3_0_2160_3840_1_0_1_2_2_1_3840_Pipeline_Col_Loop
