<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - noise_suppression_Adaptive_Wiener_Filter_Sample_Based_Filtering.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../noise_suppression_Adaptive_Wiener_Filter_Sample_Based_Filtering.vhd" target="rtwreport_document_frame" id="linkToText_plain">noise_suppression_Adaptive_Wiener_Filter_Sample_Based_Filtering.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: C:\Users\conno\Documents\NIH-GitHub\simulink_models\models\noise_suppression\hdlsrc\noise_suppression\noise_suppression_Adaptive_Wiener_Filter_Sample_Based_Filtering.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- </span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- Generated by MATLAB 9.9 and HDL Coder 3.17</span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- </span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="8">    8   </a>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- </span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Module: noise_suppression_Adaptive_Wiener_Filter_Sample_Based_Filtering</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Source Path: noise_suppression/dataplane/Adaptive_Wiener_Filter Sample Based Filtering</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Hierarchy Level: 1</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="17">   17   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="18">   18   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> work.noise_suppression_dataplane_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">ENTITY</span> noise_suppression_Adaptive_Wiener_Filter_Sample_Based_Filtering <span class="KW">IS</span>
</span><span><a class="LN" id="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="24">   24   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        enb_1_2048_1                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        enb_1_2048_0                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="28">   28   </a>        Sink_Data                         :   <span class="KW">IN</span>    vector_of_std_logic_vector24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="29">   29   </a>        noise_variance                    :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En15</span>
</span><span><a class="LN" id="30">   30   </a>        enable                            :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="31">   31   </a>        data_out                          :   <span class="KW">OUT</span>   vector_of_std_logic_vector50(0 <span class="KW">TO</span> 1)  <span class="CT">-- sfix50_En46 [2]</span>
</span><span><a class="LN" id="32">   32   </a>        );
</span><span><a class="LN" id="33">   33   </a><span class="KW">END</span> noise_suppression_Adaptive_Wiener_Filter_Sample_Based_Filtering;
</span><span><a class="LN" id="34">   34   </a>
</span><span><a class="LN" id="35">   35   </a>
</span><span><a class="LN" id="36">   36   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> noise_suppression_Adaptive_Wiener_Filter_Sample_Based_Filtering <span class="KW">IS</span>
</span><span><a class="LN" id="37">   37   </a>
</span><span><a class="LN" id="38">   38   </a>  <span class="KW">ATTRIBUTE</span> multstyle : string;
</span><span><a class="LN" id="39">   39   </a>
</span><span><a class="LN" id="40">   40   </a>  <span class="KW">ATTRIBUTE</span> multstyle <span class="KW">OF</span> rtl : <span class="KW">ARCHITECTURE</span> <span class="KW">IS</span> <font color="#1122ff">&quot;dsp&quot;</font>;
</span><span><a class="LN" id="41">   41   </a>
</span><span><a class="LN" id="42">   42   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="43">   43   </a>  <span class="KW">COMPONENT</span> noise_suppression_SimpleDualPortRAM_generic
</span><span><a class="LN" id="44">   44   </a>    <span class="KW">GENERIC</span>( AddrWidth                    : integer;
</span><span><a class="LN" id="45">   45   </a>             DataWidth                    : integer
</span><span><a class="LN" id="46">   46   </a>             );
</span><span><a class="LN" id="47">   47   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="48">   48   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="49">   49   </a>          wr_din                          :   <span class="KW">IN</span>    std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="50">   50   </a>          wr_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="51">   51   </a>          wr_en                           :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="52">   52   </a>          rd_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="53">   53   </a>          rd_dout                         :   <span class="KW">OUT</span>   std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="54">   54   </a>          );
</span><span><a class="LN" id="55">   55   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="56">   56   </a>
</span><span><a class="LN" id="57">   57   </a>  <span class="KW">COMPONENT</span> noise_suppression_compute_statistics
</span><span><a class="LN" id="58">   58   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="59">   59   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="60">   60   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="61">   61   </a>          enb_1_2048_1                    :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="62">   62   </a>          enb_1_2048_0                    :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="63">   63   </a>          data                            :   <span class="KW">IN</span>    vector_of_std_logic_vector24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="64">   64   </a>          mean                            :   <span class="KW">OUT</span>   vector_of_std_logic_vector24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="65">   65   </a>          variance                        :   <span class="KW">OUT</span>   vector_of_std_logic_vector50(0 <span class="KW">TO</span> 1)  <span class="CT">-- sfix50_En47 [2]</span>
</span><span><a class="LN" id="66">   66   </a>          );
</span><span><a class="LN" id="67">   67   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="68">   68   </a>
</span><span><a class="LN" id="69">   69   </a>  <span class="KW">COMPONENT</span> noise_suppression_streaming_partition_streamed
</span><span><a class="LN" id="70">   70   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="71">   71   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="72">   72   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="73">   73   </a>          in0                             :   <span class="KW">IN</span>    vector_of_std_logic_vector24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="74">   74   </a>          in1                             :   <span class="KW">IN</span>    vector_of_std_logic_vector24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="75">   75   </a>          in2                             :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En15</span>
</span><span><a class="LN" id="76">   76   </a>          in3                             :   <span class="KW">IN</span>    vector_of_std_logic_vector50(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix50_En47 [2]</span>
</span><span><a class="LN" id="77">   77   </a>          globalSchedule                  :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="78">   78   </a>          out0                            :   <span class="KW">OUT</span>   vector_of_std_logic_vector25(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix25_En23 [2]</span>
</span><span><a class="LN" id="79">   79   </a>          out1                            :   <span class="KW">OUT</span>   vector_of_std_logic_vector24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En20 [2]</span>
</span><span><a class="LN" id="80">   80   </a>          out2                            :   <span class="KW">OUT</span>   vector_of_std_logic_vector27(0 <span class="KW">TO</span> 1)  <span class="CT">-- sfix27_En24 [2]</span>
</span><span><a class="LN" id="81">   81   </a>          );
</span><span><a class="LN" id="82">   82   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="83">   83   </a>
</span><span><a class="LN" id="84">   84   </a>  <span class="KW">COMPONENT</span> noise_suppression_Reciprocal1
</span><span><a class="LN" id="85">   85   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="86">   86   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="87">   87   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="88">   88   </a>          recip_in                        :   <span class="KW">IN</span>    std_logic_vector(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En20</span>
</span><span><a class="LN" id="89">   89   </a>          recip_out                       :   <span class="KW">OUT</span>   std_logic_vector(23 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix24_En2</span>
</span><span><a class="LN" id="90">   90   </a>          );
</span><span><a class="LN" id="91">   91   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="92">   92   </a>
</span><span><a class="LN" id="93">   93   </a>  <span class="KW">COMPONENT</span> noise_suppression_Reciprocal2
</span><span><a class="LN" id="94">   94   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="95">   95   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="96">   96   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="97">   97   </a>          recip_in                        :   <span class="KW">IN</span>    std_logic_vector(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En20</span>
</span><span><a class="LN" id="98">   98   </a>          recip_out                       :   <span class="KW">OUT</span>   std_logic_vector(23 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix24_En2</span>
</span><span><a class="LN" id="99">   99   </a>          );
</span><span><a class="LN" id="100">  100   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="101">  101   </a>
</span><span><a class="LN" id="102">  102   </a>  <span class="KW">COMPONENT</span> noise_suppression_streaming_partition_streamed_block
</span><span><a class="LN" id="103">  103   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="104">  104   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="105">  105   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="106">  106   </a>          in0                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="107">  107   </a>          in1                             :   <span class="KW">IN</span>    vector_of_std_logic_vector24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="108">  108   </a>          in2                             :   <span class="KW">IN</span>    vector_of_std_logic_vector27(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix27_En24 [2]</span>
</span><span><a class="LN" id="109">  109   </a>          in3                             :   <span class="KW">IN</span>    vector_of_std_logic_vector24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En2 [2]</span>
</span><span><a class="LN" id="110">  110   </a>          in4                             :   <span class="KW">IN</span>    vector_of_std_logic_vector24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="111">  111   </a>          in5                             :   <span class="KW">IN</span>    vector_of_std_logic_vector25(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix25_En23 [2]</span>
</span><span><a class="LN" id="112">  112   </a>          enb_counter                     :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="113">  113   </a>          globalSchedule                  :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="114">  114   </a>          out0                            :   <span class="KW">OUT</span>   vector_of_std_logic_vector50(0 <span class="KW">TO</span> 1)  <span class="CT">-- sfix50_En46 [2]</span>
</span><span><a class="LN" id="115">  115   </a>          );
</span><span><a class="LN" id="116">  116   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="117">  117   </a>
</span><span><a class="LN" id="118">  118   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="119">  119   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : noise_suppression_SimpleDualPortRAM_generic
</span><span><a class="LN" id="120">  120   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.noise_suppression_SimpleDualPortRAM_generic(rtl);
</span><span><a class="LN" id="121">  121   </a>
</span><span><a class="LN" id="122">  122   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : noise_suppression_compute_statistics
</span><span><a class="LN" id="123">  123   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.noise_suppression_compute_statistics(rtl);
</span><span><a class="LN" id="124">  124   </a>
</span><span><a class="LN" id="125">  125   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : noise_suppression_streaming_partition_streamed
</span><span><a class="LN" id="126">  126   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.noise_suppression_streaming_partition_streamed(rtl);
</span><span><a class="LN" id="127">  127   </a>
</span><span><a class="LN" id="128">  128   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : noise_suppression_Reciprocal1
</span><span><a class="LN" id="129">  129   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.noise_suppression_Reciprocal1(rtl);
</span><span><a class="LN" id="130">  130   </a>
</span><span><a class="LN" id="131">  131   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : noise_suppression_Reciprocal2
</span><span><a class="LN" id="132">  132   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.noise_suppression_Reciprocal2(rtl);
</span><span><a class="LN" id="133">  133   </a>
</span><span><a class="LN" id="134">  134   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : noise_suppression_streaming_partition_streamed_block
</span><span><a class="LN" id="135">  135   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.noise_suppression_streaming_partition_streamed_block(rtl);
</span><span><a class="LN" id="136">  136   </a>
</span><span><a class="LN" id="137">  137   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="138">  138   </a>  <span class="KW">SIGNAL</span> enable_1                         : std_logic;
</span><span><a class="LN" id="139">  139   </a>  <span class="KW">SIGNAL</span> Sink_Data_signed                 : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="140">  140   </a>  <span class="KW">SIGNAL</span> Sink_Data_1                      : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="141">  141   </a>  <span class="KW">SIGNAL</span> delayIn0                         : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En23</span>
</span><span><a class="LN" id="142">  142   </a>  <span class="KW">SIGNAL</span> delayIn1                         : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En23</span>
</span><span><a class="LN" id="143">  143   </a>  <span class="KW">SIGNAL</span> mergedInput                      : unsigned(47 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix48</span>
</span><span><a class="LN" id="144">  144   </a>  <span class="KW">SIGNAL</span> mergedDelay_regin                : unsigned(47 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix48</span>
</span><span><a class="LN" id="145">  145   </a>  <span class="KW">SIGNAL</span> mergedDelay_waddr                : unsigned(4 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix5</span>
</span><span><a class="LN" id="146">  146   </a>  <span class="KW">SIGNAL</span> mergedDelay_wrenb                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="147">  147   </a>  <span class="KW">SIGNAL</span> mergedDelay_raddr                : unsigned(4 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix5</span>
</span><span><a class="LN" id="148">  148   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout               : std_logic_vector(47 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix48</span>
</span><span><a class="LN" id="149">  149   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout_unsigned      : unsigned(47 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix48</span>
</span><span><a class="LN" id="150">  150   </a>  <span class="KW">SIGNAL</span> mergedOutput                     : unsigned(47 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix48</span>
</span><span><a class="LN" id="151">  151   </a>  <span class="KW">SIGNAL</span> Sink_Data_2                      : vector_of_std_logic_vector24(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix24 [2]</span>
</span><span><a class="LN" id="152">  152   </a>  <span class="KW">SIGNAL</span> mean                             : vector_of_std_logic_vector24(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix24 [2]</span>
</span><span><a class="LN" id="153">  153   </a>  <span class="KW">SIGNAL</span> compute_statistics_out2          : vector_of_std_logic_vector50(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix50 [2]</span>
</span><span><a class="LN" id="154">  154   </a>  <span class="KW">SIGNAL</span> noise_variance_1                 : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En15</span>
</span><span><a class="LN" id="155">  155   </a>  <span class="KW">SIGNAL</span> noise_variance_2                 : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En15</span>
</span><span><a class="LN" id="156">  156   </a>  <span class="KW">SIGNAL</span> ctr_2047_sig                     : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="157">  157   </a>  <span class="KW">SIGNAL</span> enb_counter_ge_1_1               : std_logic;
</span><span><a class="LN" id="158">  158   </a>  <span class="KW">SIGNAL</span> enb_counter_le_2_1               : std_logic;
</span><span><a class="LN" id="159">  159   </a>  <span class="KW">SIGNAL</span> streaming_partition_enb_phase_1_1 : std_logic;
</span><span><a class="LN" id="160">  160   </a>  <span class="KW">SIGNAL</span> Add2_out1_signed                 : vector_of_std_logic_vector25(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix25 [2]</span>
</span><span><a class="LN" id="161">  161   </a>  <span class="KW">SIGNAL</span> Data_Type_Conversion3_out1_signed : vector_of_std_logic_vector24(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix24 [2]</span>
</span><span><a class="LN" id="162">  162   </a>  <span class="KW">SIGNAL</span> variance_signed                  : vector_of_std_logic_vector27(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix27 [2]</span>
</span><span><a class="LN" id="163">  163   </a>  <span class="KW">SIGNAL</span> delayIn0_1                       : signed(26 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix27_En24</span>
</span><span><a class="LN" id="164">  164   </a>  <span class="KW">SIGNAL</span> delayIn1_1                       : signed(26 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix27_En24</span>
</span><span><a class="LN" id="165">  165   </a>  <span class="KW">SIGNAL</span> mergedInput_1                    : unsigned(53 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix54</span>
</span><span><a class="LN" id="166">  166   </a>  <span class="KW">SIGNAL</span> mergedDelay_regin_1              : unsigned(53 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix54</span>
</span><span><a class="LN" id="167">  167   </a>  <span class="KW">SIGNAL</span> mergedDelay_waddr_1              : unsigned(4 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix5</span>
</span><span><a class="LN" id="168">  168   </a>  <span class="KW">SIGNAL</span> mergedDelay_wrenb_1              : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="169">  169   </a>  <span class="KW">SIGNAL</span> mergedDelay_raddr_1              : unsigned(4 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix5</span>
</span><span><a class="LN" id="170">  170   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout_1             : std_logic_vector(53 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix54</span>
</span><span><a class="LN" id="171">  171   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout_unsigned_1    : unsigned(53 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix54</span>
</span><span><a class="LN" id="172">  172   </a>  <span class="KW">SIGNAL</span> mergedOutput_1                   : unsigned(53 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix54</span>
</span><span><a class="LN" id="173">  173   </a>  <span class="KW">SIGNAL</span> delayIn0_2                       : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En23</span>
</span><span><a class="LN" id="174">  174   </a>  <span class="KW">SIGNAL</span> delayIn1_2                       : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En23</span>
</span><span><a class="LN" id="175">  175   </a>  <span class="KW">SIGNAL</span> mergedInput_2                    : unsigned(47 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix48</span>
</span><span><a class="LN" id="176">  176   </a>  <span class="KW">SIGNAL</span> mergedDelay_regin_2              : unsigned(47 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix48</span>
</span><span><a class="LN" id="177">  177   </a>  <span class="KW">SIGNAL</span> mergedDelay_waddr_2              : unsigned(4 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix5</span>
</span><span><a class="LN" id="178">  178   </a>  <span class="KW">SIGNAL</span> mergedDelay_wrenb_2              : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="179">  179   </a>  <span class="KW">SIGNAL</span> mergedDelay_raddr_2              : unsigned(4 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix5</span>
</span><span><a class="LN" id="180">  180   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout_2             : std_logic_vector(47 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix48</span>
</span><span><a class="LN" id="181">  181   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout_unsigned_2    : unsigned(47 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix48</span>
</span><span><a class="LN" id="182">  182   </a>  <span class="KW">SIGNAL</span> mergedOutput_2                   : unsigned(47 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix48</span>
</span><span><a class="LN" id="183">  183   </a>  <span class="KW">SIGNAL</span> delayIn0_3                       : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En23</span>
</span><span><a class="LN" id="184">  184   </a>  <span class="KW">SIGNAL</span> delayIn1_3                       : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En23</span>
</span><span><a class="LN" id="185">  185   </a>  <span class="KW">SIGNAL</span> mergedInput_3                    : unsigned(49 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix50</span>
</span><span><a class="LN" id="186">  186   </a>  <span class="KW">SIGNAL</span> mergedDelay_regin_3              : unsigned(49 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix50</span>
</span><span><a class="LN" id="187">  187   </a>  <span class="KW">SIGNAL</span> mergedDelay_waddr_3              : unsigned(4 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix5</span>
</span><span><a class="LN" id="188">  188   </a>  <span class="KW">SIGNAL</span> mergedDelay_wrenb_3              : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="189">  189   </a>  <span class="KW">SIGNAL</span> mergedDelay_raddr_3              : unsigned(4 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix5</span>
</span><span><a class="LN" id="190">  190   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout_3             : std_logic_vector(49 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix50</span>
</span><span><a class="LN" id="191">  191   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout_unsigned_3    : unsigned(49 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix50</span>
</span><span><a class="LN" id="192">  192   </a>  <span class="KW">SIGNAL</span> mergedOutput_3                   : unsigned(49 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix50</span>
</span><span><a class="LN" id="193">  193   </a>  <span class="KW">SIGNAL</span> delayMatch_reg                   : std_logic_vector(0 <span class="KW">TO</span> 29);  <span class="CT">-- ufix1 [30]</span>
</span><span><a class="LN" id="194">  194   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_next              : std_logic_vector(0 <span class="KW">TO</span> 29);  <span class="CT">-- ufix1 [30]</span>
</span><span><a class="LN" id="195">  195   </a>  <span class="KW">SIGNAL</span> enable_2                         : std_logic;
</span><span><a class="LN" id="196">  196   </a>  <span class="KW">SIGNAL</span> slicedInput                      : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" id="197">  197   </a>  <span class="KW">SIGNAL</span> delayOut0                        : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En23</span>
</span><span><a class="LN" id="198">  198   </a>  <span class="KW">SIGNAL</span> slicedInput_1                    : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" id="199">  199   </a>  <span class="KW">SIGNAL</span> delayOut1                        : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En23</span>
</span><span><a class="LN" id="200">  200   </a>  <span class="KW">SIGNAL</span> Sink_Data_3                      : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="201">  201   </a>  <span class="KW">SIGNAL</span> Sink_Data_4                      : vector_of_std_logic_vector24(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix24 [2]</span>
</span><span><a class="LN" id="202">  202   </a>  <span class="KW">SIGNAL</span> slicedInput_2                    : unsigned(26 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix27</span>
</span><span><a class="LN" id="203">  203   </a>  <span class="KW">SIGNAL</span> delayOut0_1                      : signed(26 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix27_En24</span>
</span><span><a class="LN" id="204">  204   </a>  <span class="KW">SIGNAL</span> slicedInput_3                    : unsigned(26 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix27</span>
</span><span><a class="LN" id="205">  205   </a>  <span class="KW">SIGNAL</span> delayOut1_1                      : signed(26 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix27_En24</span>
</span><span><a class="LN" id="206">  206   </a>  <span class="KW">SIGNAL</span> variance                         : vector_of_signed27(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix27_En24 [2]</span>
</span><span><a class="LN" id="207">  207   </a>  <span class="KW">SIGNAL</span> variance_1                       : vector_of_std_logic_vector27(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix27 [2]</span>
</span><span><a class="LN" id="208">  208   </a>  <span class="KW">SIGNAL</span> Mux_out1                         : vector_of_std_logic_vector24(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix24 [2]</span>
</span><span><a class="LN" id="209">  209   </a>  <span class="KW">SIGNAL</span> slicedInput_4                    : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" id="210">  210   </a>  <span class="KW">SIGNAL</span> delayOut0_2                      : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En23</span>
</span><span><a class="LN" id="211">  211   </a>  <span class="KW">SIGNAL</span> slicedInput_5                    : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" id="212">  212   </a>  <span class="KW">SIGNAL</span> delayOut1_2                      : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En23</span>
</span><span><a class="LN" id="213">  213   </a>  <span class="KW">SIGNAL</span> mean_1                           : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="214">  214   </a>  <span class="KW">SIGNAL</span> mean_2                           : vector_of_std_logic_vector24(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix24 [2]</span>
</span><span><a class="LN" id="215">  215   </a>  <span class="KW">SIGNAL</span> slicedInput_6                    : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" id="216">  216   </a>  <span class="KW">SIGNAL</span> delayOut0_3                      : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En23</span>
</span><span><a class="LN" id="217">  217   </a>  <span class="KW">SIGNAL</span> slicedInput_7                    : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" id="218">  218   </a>  <span class="KW">SIGNAL</span> delayOut1_3                      : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En23</span>
</span><span><a class="LN" id="219">  219   </a>  <span class="KW">SIGNAL</span> Add2_out1                        : vector_of_signed25(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix25_En23 [2]</span>
</span><span><a class="LN" id="220">  220   </a>  <span class="KW">SIGNAL</span> Add2_out1_1                      : vector_of_std_logic_vector25(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix25 [2]</span>
</span><span><a class="LN" id="221">  221   </a>  <span class="KW">SIGNAL</span> enb_counter_ge_30_1              : std_logic;
</span><span><a class="LN" id="222">  222   </a>  <span class="KW">SIGNAL</span> enb_counter_le_35_1              : std_logic;
</span><span><a class="LN" id="223">  223   </a>  <span class="KW">SIGNAL</span> streaming_partition_enb_phase_30_5 : std_logic;
</span><span><a class="LN" id="224">  224   </a>  <span class="KW">SIGNAL</span> Switch_out1                      : vector_of_std_logic_vector50(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix50 [2]</span>
</span><span><a class="LN" id="225">  225   </a>
</span><span><a class="LN" id="226">  226   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="227">  227   </a>  u_ShiftRegisterRAM : noise_suppression_SimpleDualPortRAM_generic
</span><span><a class="LN" id="228">  228   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 5,
</span><span><a class="LN" id="229">  229   </a>                 DataWidth =&gt; 48
</span><span><a class="LN" id="230">  230   </a>                 )
</span><span><a class="LN" id="231">  231   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="232">  232   </a>              enb =&gt; enb,
</span><span><a class="LN" id="233">  233   </a>              wr_din =&gt; std_logic_vector(mergedDelay_regin),
</span><span><a class="LN" id="234">  234   </a>              wr_addr =&gt; std_logic_vector(mergedDelay_waddr),
</span><span><a class="LN" id="235">  235   </a>              wr_en =&gt; mergedDelay_wrenb,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="236">  236   </a>              rd_addr =&gt; std_logic_vector(mergedDelay_raddr),
</span><span><a class="LN" id="237">  237   </a>              rd_dout =&gt; mergedDelay_regout
</span><span><a class="LN" id="238">  238   </a>              );
</span><span><a class="LN" id="239">  239   </a>
</span><span><a class="LN" id="240" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1382')" name="code2model">  240   </a>  u_compute_statistics : noise_suppression_compute_statistics
</span><span><a class="LN" id="241" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1382')" name="code2model">  241   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="242" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1382')" name="code2model">  242   </a>              reset =&gt; reset,
</span><span><a class="LN" id="243" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1382')" name="code2model">  243   </a>              enb =&gt; enb,
</span><span><a class="LN" id="244" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1382')" name="code2model">  244   </a>              enb_1_2048_1 =&gt; enb_1_2048_1,
</span><span><a class="LN" id="245" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1382')" name="code2model">  245   </a>              enb_1_2048_0 =&gt; enb_1_2048_0,
</span><span><a class="LN" id="246" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1382')" name="code2model">  246   </a>              data =&gt; Sink_Data,  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="247" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1382')" name="code2model">  247   </a>              mean =&gt; mean,  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="248" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1382')" name="code2model">  248   </a>              variance =&gt; compute_statistics_out2  <span class="CT">-- sfix50_En47 [2]</span>
</span><span><a class="LN" id="249" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1382')" name="code2model">  249   </a>              );
</span><span><a class="LN" id="250">  250   </a>
</span><span><a class="LN" id="251">  251   </a>  u_streaming_partition_streamed : noise_suppression_streaming_partition_streamed
</span><span><a class="LN" id="252">  252   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="253">  253   </a>              reset =&gt; reset,
</span><span><a class="LN" id="254">  254   </a>              enb =&gt; enb,
</span><span><a class="LN" id="255">  255   </a>              in0 =&gt; Sink_Data_2,  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="256">  256   </a>              in1 =&gt; mean,  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="257">  257   </a>              in2 =&gt; std_logic_vector(noise_variance_2),  <span class="CT">-- ufix16_En15</span>
</span><span><a class="LN" id="258">  258   </a>              in3 =&gt; compute_statistics_out2,  <span class="CT">-- sfix50_En47 [2]</span>
</span><span><a class="LN" id="259">  259   </a>              globalSchedule =&gt; streaming_partition_enb_phase_1_1,
</span><span><a class="LN" id="260">  260   </a>              out0 =&gt; Add2_out1_signed,  <span class="CT">-- sfix25_En23 [2]</span>
</span><span><a class="LN" id="261">  261   </a>              out1 =&gt; Data_Type_Conversion3_out1_signed,  <span class="CT">-- sfix24_En20 [2]</span>
</span><span><a class="LN" id="262">  262   </a>              out2 =&gt; variance_signed  <span class="CT">-- sfix27_En24 [2]</span>
</span><span><a class="LN" id="263">  263   </a>              );
</span><span><a class="LN" id="264">  264   </a>
</span><span><a class="LN" id="265">  265   </a>  u_ShiftRegisterRAM_generic : noise_suppression_SimpleDualPortRAM_generic
</span><span><a class="LN" id="266">  266   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 5,
</span><span><a class="LN" id="267">  267   </a>                 DataWidth =&gt; 54
</span><span><a class="LN" id="268">  268   </a>                 )
</span><span><a class="LN" id="269">  269   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="270">  270   </a>              enb =&gt; enb,
</span><span><a class="LN" id="271">  271   </a>              wr_din =&gt; std_logic_vector(mergedDelay_regin_1),
</span><span><a class="LN" id="272">  272   </a>              wr_addr =&gt; std_logic_vector(mergedDelay_waddr_1),
</span><span><a class="LN" id="273">  273   </a>              wr_en =&gt; mergedDelay_wrenb_1,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="274">  274   </a>              rd_addr =&gt; std_logic_vector(mergedDelay_raddr_1),
</span><span><a class="LN" id="275">  275   </a>              rd_dout =&gt; mergedDelay_regout_1
</span><span><a class="LN" id="276">  276   </a>              );
</span><span><a class="LN" id="277">  277   </a>
</span><span><a class="LN" id="278" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model({'noise_suppression:1642','noise_suppression:1673'})" name="code2model">  278   </a>  u_Reciprocal : noise_suppression_Reciprocal1
</span><span><a class="LN" id="279" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model({'noise_suppression:1642','noise_suppression:1673'})" name="code2model">  279   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="280" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model({'noise_suppression:1642','noise_suppression:1673'})" name="code2model">  280   </a>              reset =&gt; reset,
</span><span><a class="LN" id="281" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model({'noise_suppression:1642','noise_suppression:1673'})" name="code2model">  281   </a>              enb =&gt; enb,
</span><span><a class="LN" id="282" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model({'noise_suppression:1642','noise_suppression:1673'})" name="code2model">  282   </a>              recip_in =&gt; Data_Type_Conversion3_out1_signed(0),  <span class="CT">-- sfix24_En20</span>
</span><span><a class="LN" id="283" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model({'noise_suppression:1642','noise_suppression:1673'})" name="code2model">  283   </a>              recip_out =&gt; Mux_out1(0)  <span class="CT">-- sfix24_En2</span>
</span><span><a class="LN" id="284" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model({'noise_suppression:1642','noise_suppression:1673'})" name="code2model">  284   </a>              );
</span><span><a class="LN" id="285">  285   </a>
</span><span><a class="LN" id="286">  286   </a>  u_ShiftRegisterRAM_1 : noise_suppression_SimpleDualPortRAM_generic
</span><span><a class="LN" id="287">  287   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 5,
</span><span><a class="LN" id="288">  288   </a>                 DataWidth =&gt; 48
</span><span><a class="LN" id="289">  289   </a>                 )
</span><span><a class="LN" id="290">  290   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="291">  291   </a>              enb =&gt; enb,
</span><span><a class="LN" id="292">  292   </a>              wr_din =&gt; std_logic_vector(mergedDelay_regin_2),
</span><span><a class="LN" id="293">  293   </a>              wr_addr =&gt; std_logic_vector(mergedDelay_waddr_2),
</span><span><a class="LN" id="294">  294   </a>              wr_en =&gt; mergedDelay_wrenb_2,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="295">  295   </a>              rd_addr =&gt; std_logic_vector(mergedDelay_raddr_2),
</span><span><a class="LN" id="296">  296   </a>              rd_dout =&gt; mergedDelay_regout_2
</span><span><a class="LN" id="297">  297   </a>              );
</span><span><a class="LN" id="298">  298   </a>
</span><span><a class="LN" id="299">  299   </a>  u_ShiftRegisterRAM_2 : noise_suppression_SimpleDualPortRAM_generic
</span><span><a class="LN" id="300">  300   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 5,
</span><span><a class="LN" id="301">  301   </a>                 DataWidth =&gt; 50
</span><span><a class="LN" id="302">  302   </a>                 )
</span><span><a class="LN" id="303">  303   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="304">  304   </a>              enb =&gt; enb,
</span><span><a class="LN" id="305">  305   </a>              wr_din =&gt; std_logic_vector(mergedDelay_regin_3),
</span><span><a class="LN" id="306">  306   </a>              wr_addr =&gt; std_logic_vector(mergedDelay_waddr_3),
</span><span><a class="LN" id="307">  307   </a>              wr_en =&gt; mergedDelay_wrenb_3,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="308">  308   </a>              rd_addr =&gt; std_logic_vector(mergedDelay_raddr_3),
</span><span><a class="LN" id="309">  309   </a>              rd_dout =&gt; mergedDelay_regout_3
</span><span><a class="LN" id="310">  310   </a>              );
</span><span><a class="LN" id="311">  311   </a>
</span><span><a class="LN" id="312" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1674')" name="code2model">  312   </a>  u_Reciprocal_1 : noise_suppression_Reciprocal2
</span><span><a class="LN" id="313" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1674')" name="code2model">  313   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="314" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1674')" name="code2model">  314   </a>              reset =&gt; reset,
</span><span><a class="LN" id="315" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1674')" name="code2model">  315   </a>              enb =&gt; enb,
</span><span><a class="LN" id="316" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1674')" name="code2model">  316   </a>              recip_in =&gt; Data_Type_Conversion3_out1_signed(1),  <span class="CT">-- sfix24_En20</span>
</span><span><a class="LN" id="317" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1674')" name="code2model">  317   </a>              recip_out =&gt; Mux_out1(1)  <span class="CT">-- sfix24_En2</span>
</span><span><a class="LN" id="318" href="matlab:set_param('noise_suppression','hiliteAncestors', 'none');coder.internal.code2model('noise_suppression:1674')" name="code2model">  318   </a>              );
</span><span><a class="LN" id="319">  319   </a>
</span><span><a class="LN" id="320">  320   </a>  u_streaming_partition_streamed1 : noise_suppression_streaming_partition_streamed_block
</span><span><a class="LN" id="321">  321   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="322">  322   </a>              reset =&gt; reset,
</span><span><a class="LN" id="323">  323   </a>              enb =&gt; enb,
</span><span><a class="LN" id="324">  324   </a>              in0 =&gt; enable_2,
</span><span><a class="LN" id="325">  325   </a>              in1 =&gt; Sink_Data_4,  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="326">  326   </a>              in2 =&gt; variance_1,  <span class="CT">-- sfix27_En24 [2]</span>
</span><span><a class="LN" id="327">  327   </a>              in3 =&gt; Mux_out1,  <span class="CT">-- sfix24_En2 [2]</span>
</span><span><a class="LN" id="328">  328   </a>              in4 =&gt; mean_2,  <span class="CT">-- sfix24_En23 [2]</span>
</span><span><a class="LN" id="329">  329   </a>              in5 =&gt; Add2_out1_1,  <span class="CT">-- sfix25_En23 [2]</span>
</span><span><a class="LN" id="330">  330   </a>              enb_counter =&gt; std_logic_vector(ctr_2047_sig),  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="331">  331   </a>              globalSchedule =&gt; streaming_partition_enb_phase_30_5,
</span><span><a class="LN" id="332">  332   </a>              out0 =&gt; Switch_out1  <span class="CT">-- sfix50_En46 [2]</span>
</span><span><a class="LN" id="333">  333   </a>              );
</span><span><a class="LN" id="334">  334   </a>
</span><span><a class="LN" id="335">  335   </a>  enable_1 &lt;= enable;
</span><span><a class="LN" id="336">  336   </a>
</span><span><a class="LN" id="337">  337   </a>  outputgen5: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 1 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="338">  338   </a>    Sink_Data_signed(k) &lt;= signed(Sink_Data(k));
</span><span><a class="LN" id="339">  339   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="340">  340   </a>
</span><span><a class="LN" id="341">  341   </a>  reduced_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="342">  342   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="343">  343   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="344">  344   </a>      Sink_Data_1(0) &lt;= to_signed(16#000000#, 24);
</span><span><a class="LN" id="345">  345   </a>      Sink_Data_1(1) &lt;= to_signed(16#000000#, 24);
</span><span><a class="LN" id="346">  346   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="347">  347   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="348">  348   </a>        Sink_Data_1(0) &lt;= Sink_Data_signed(0);
</span><span><a class="LN" id="349">  349   </a>        Sink_Data_1(1) &lt;= Sink_Data_signed(1);
</span><span><a class="LN" id="350">  350   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="351">  351   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="352">  352   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_process;
</span><span><a class="LN" id="353">  353   </a>
</span><span><a class="LN" id="354">  354   </a>
</span><span><a class="LN" id="355">  355   </a>  delayIn0 &lt;= Sink_Data_1(0);
</span><span><a class="LN" id="356">  356   </a>
</span><span><a class="LN" id="357">  357   </a>  delayIn1 &lt;= Sink_Data_1(1);
</span><span><a class="LN" id="358">  358   </a>
</span><span><a class="LN" id="359">  359   </a>  mergedInput &lt;= unsigned(delayIn0) &amp; unsigned(delayIn1);
</span><span><a class="LN" id="360">  360   </a>
</span><span><a class="LN" id="361">  361   </a>  <span class="CT">-- Input register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="362">  362   </a>  mergedDelay_reginc_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="363">  363   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="364">  364   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="365">  365   </a>      mergedDelay_regin &lt;= to_unsigned(0, 48);
</span><span><a class="LN" id="366">  366   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="367">  367   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="368">  368   </a>        mergedDelay_regin &lt;= mergedInput;
</span><span><a class="LN" id="369">  369   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="370">  370   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="371">  371   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_reginc_process;
</span><span><a class="LN" id="372">  372   </a>
</span><span><a class="LN" id="373">  373   </a>
</span><span><a class="LN" id="374">  374   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="375">  375   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="376">  376   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="377">  377   </a>  <span class="CT">--  count to value  = 26</span>
</span><span><a class="LN" id="378">  378   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="379">  379   </a>  <span class="CT">-- Write address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="380">  380   </a>  mergedDelay_wr_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="381">  381   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="382">  382   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="383">  383   </a>      mergedDelay_waddr &lt;= to_unsigned(16#00#, 5);
</span><span><a class="LN" id="384">  384   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="385">  385   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="386">  386   </a>        <span class="KW">IF</span> mergedDelay_waddr &gt;= to_unsigned(16#1A#, 5) <span class="KW">THEN</span>
</span><span><a class="LN" id="387">  387   </a>          mergedDelay_waddr &lt;= to_unsigned(16#00#, 5);
</span><span><a class="LN" id="388">  388   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="389">  389   </a>          mergedDelay_waddr &lt;= mergedDelay_waddr + to_unsigned(16#01#, 5);
</span><span><a class="LN" id="390">  390   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="391">  391   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="392">  392   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="393">  393   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_wr_process;
</span><span><a class="LN" id="394">  394   </a>
</span><span><a class="LN" id="395">  395   </a>
</span><span><a class="LN" id="396">  396   </a>  mergedDelay_wrenb &lt;= '1';
</span><span><a class="LN" id="397">  397   </a>
</span><span><a class="LN" id="398">  398   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="399">  399   </a>  <span class="CT">--  initial value   = 1</span>
</span><span><a class="LN" id="400">  400   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="401">  401   </a>  <span class="CT">--  count to value  = 26</span>
</span><span><a class="LN" id="402">  402   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="403">  403   </a>  <span class="CT">-- Read address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="404">  404   </a>  mergedDelay_rd_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="405">  405   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="406">  406   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="407">  407   </a>      mergedDelay_raddr &lt;= to_unsigned(16#01#, 5);
</span><span><a class="LN" id="408">  408   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="409">  409   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="410">  410   </a>        <span class="KW">IF</span> mergedDelay_raddr &gt;= to_unsigned(16#1A#, 5) <span class="KW">THEN</span>
</span><span><a class="LN" id="411">  411   </a>          mergedDelay_raddr &lt;= to_unsigned(16#00#, 5);
</span><span><a class="LN" id="412">  412   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="413">  413   </a>          mergedDelay_raddr &lt;= mergedDelay_raddr + to_unsigned(16#01#, 5);
</span><span><a class="LN" id="414">  414   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="415">  415   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="416">  416   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="417">  417   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_rd_process;
</span><span><a class="LN" id="418">  418   </a>
</span><span><a class="LN" id="419">  419   </a>
</span><span><a class="LN" id="420">  420   </a>  mergedDelay_regout_unsigned &lt;= unsigned(mergedDelay_regout);
</span><span><a class="LN" id="421">  421   </a>
</span><span><a class="LN" id="422">  422   </a>  <span class="CT">-- Output register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="423">  423   </a>  mergedDelay_regoutc_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="424">  424   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="425">  425   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="426">  426   </a>      mergedOutput &lt;= to_unsigned(0, 48);
</span><span><a class="LN" id="427">  427   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="428">  428   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="429">  429   </a>        mergedOutput &lt;= mergedDelay_regout_unsigned;
</span><span><a class="LN" id="430">  430   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="431">  431   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="432">  432   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_regoutc_process;
</span><span><a class="LN" id="433">  433   </a>
</span><span><a class="LN" id="434">  434   </a>
</span><span><a class="LN" id="435">  435   </a>  outputgen4: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 1 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="436">  436   </a>    Sink_Data_2(k) &lt;= std_logic_vector(Sink_Data_1(k));
</span><span><a class="LN" id="437">  437   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="438">  438   </a>
</span><span><a class="LN" id="439">  439   </a>  noise_variance_1 &lt;= unsigned(noise_variance);
</span><span><a class="LN" id="440">  440   </a>
</span><span><a class="LN" id="441">  441   </a>  delayMatch8_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="442">  442   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="443">  443   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="444">  444   </a>      noise_variance_2 &lt;= to_unsigned(16#0000#, 16);
</span><span><a class="LN" id="445">  445   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="446">  446   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="447">  447   </a>        noise_variance_2 &lt;= noise_variance_1;
</span><span><a class="LN" id="448">  448   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="449">  449   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="450">  450   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch8_process;
</span><span><a class="LN" id="451">  451   </a>
</span><span><a class="LN" id="452">  452   </a>
</span><span><a class="LN" id="453">  453   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="454">  454   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="455">  455   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="456">  456   </a>  <span class="CT">--  count to value  = 2047</span>
</span><span><a class="LN" id="457">  457   </a>  ctr_2047_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="458">  458   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="459">  459   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="460">  460   </a>      ctr_2047_sig &lt;= to_unsigned(16#0000#, 16);
</span><span><a class="LN" id="461">  461   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="462">  462   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="463">  463   </a>        <span class="KW">IF</span> ctr_2047_sig &gt;= to_unsigned(16#07FF#, 16) <span class="KW">THEN</span>
</span><span><a class="LN" id="464">  464   </a>          ctr_2047_sig &lt;= to_unsigned(16#0000#, 16);
</span><span><a class="LN" id="465">  465   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="466">  466   </a>          ctr_2047_sig &lt;= ctr_2047_sig + to_unsigned(16#0001#, 16);
</span><span><a class="LN" id="467">  467   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="468">  468   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="469">  469   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="470">  470   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> ctr_2047_process;
</span><span><a class="LN" id="471">  471   </a>
</span><span><a class="LN" id="472">  472   </a>
</span><span><a class="LN" id="473">  473   </a>
</span><span><a class="LN" id="474">  474   </a>  enb_counter_ge_1_1 &lt;= '1' <span class="KW">WHEN</span> ctr_2047_sig &gt;= to_unsigned(16#0001#, 16) <span class="KW">ELSE</span>
</span><span><a class="LN" id="475">  475   </a>      '0';
</span><span><a class="LN" id="476">  476   </a>
</span><span><a class="LN" id="477">  477   </a>
</span><span><a class="LN" id="478">  478   </a>  enb_counter_le_2_1 &lt;= '1' <span class="KW">WHEN</span> ctr_2047_sig &lt;= to_unsigned(16#0002#, 16) <span class="KW">ELSE</span>
</span><span><a class="LN" id="479">  479   </a>      '0';
</span><span><a class="LN" id="480">  480   </a>
</span><span><a class="LN" id="481">  481   </a>  streaming_partition_enb_phase_1_1 &lt;= enb_counter_ge_1_1 <span class="KW">AND</span> enb_counter_le_2_1;
</span><span><a class="LN" id="482">  482   </a>
</span><span><a class="LN" id="483">  483   </a>  delayIn0_1 &lt;= signed(variance_signed(0));
</span><span><a class="LN" id="484">  484   </a>
</span><span><a class="LN" id="485">  485   </a>  delayIn1_1 &lt;= signed(variance_signed(1));
</span><span><a class="LN" id="486">  486   </a>
</span><span><a class="LN" id="487">  487   </a>  mergedInput_1 &lt;= unsigned(delayIn0_1) &amp; unsigned(delayIn1_1);
</span><span><a class="LN" id="488">  488   </a>
</span><span><a class="LN" id="489">  489   </a>  <span class="CT">-- Input register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="490">  490   </a>  mergedDelay_reginc_1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="491">  491   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="492">  492   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="493">  493   </a>      mergedDelay_regin_1 &lt;= to_unsigned(0, 54);
</span><span><a class="LN" id="494">  494   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="495">  495   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="496">  496   </a>        mergedDelay_regin_1 &lt;= mergedInput_1;
</span><span><a class="LN" id="497">  497   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="498">  498   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="499">  499   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_reginc_1_process;
</span><span><a class="LN" id="500">  500   </a>
</span><span><a class="LN" id="501">  501   </a>
</span><span><a class="LN" id="502">  502   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="503">  503   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="504">  504   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="505">  505   </a>  <span class="CT">--  count to value  = 25</span>
</span><span><a class="LN" id="506">  506   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="507">  507   </a>  <span class="CT">-- Write address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="508">  508   </a>  mergedDelay_wr_1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="509">  509   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="510">  510   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="511">  511   </a>      mergedDelay_waddr_1 &lt;= to_unsigned(16#00#, 5);
</span><span><a class="LN" id="512">  512   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="513">  513   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="514">  514   </a>        <span class="KW">IF</span> mergedDelay_waddr_1 &gt;= to_unsigned(16#19#, 5) <span class="KW">THEN</span>
</span><span><a class="LN" id="515">  515   </a>          mergedDelay_waddr_1 &lt;= to_unsigned(16#00#, 5);
</span><span><a class="LN" id="516">  516   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="517">  517   </a>          mergedDelay_waddr_1 &lt;= mergedDelay_waddr_1 + to_unsigned(16#01#, 5);
</span><span><a class="LN" id="518">  518   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="519">  519   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="520">  520   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="521">  521   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_wr_1_process;
</span><span><a class="LN" id="522">  522   </a>
</span><span><a class="LN" id="523">  523   </a>
</span><span><a class="LN" id="524">  524   </a>  mergedDelay_wrenb_1 &lt;= '1';
</span><span><a class="LN" id="525">  525   </a>
</span><span><a class="LN" id="526">  526   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="527">  527   </a>  <span class="CT">--  initial value   = 1</span>
</span><span><a class="LN" id="528">  528   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="529">  529   </a>  <span class="CT">--  count to value  = 25</span>
</span><span><a class="LN" id="530">  530   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="531">  531   </a>  <span class="CT">-- Read address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="532">  532   </a>  mergedDelay_rd_1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="533">  533   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="534">  534   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="535">  535   </a>      mergedDelay_raddr_1 &lt;= to_unsigned(16#01#, 5);
</span><span><a class="LN" id="536">  536   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="537">  537   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="538">  538   </a>        <span class="KW">IF</span> mergedDelay_raddr_1 &gt;= to_unsigned(16#19#, 5) <span class="KW">THEN</span>
</span><span><a class="LN" id="539">  539   </a>          mergedDelay_raddr_1 &lt;= to_unsigned(16#00#, 5);
</span><span><a class="LN" id="540">  540   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="541">  541   </a>          mergedDelay_raddr_1 &lt;= mergedDelay_raddr_1 + to_unsigned(16#01#, 5);
</span><span><a class="LN" id="542">  542   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="543">  543   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="544">  544   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="545">  545   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_rd_1_process;
</span><span><a class="LN" id="546">  546   </a>
</span><span><a class="LN" id="547">  547   </a>
</span><span><a class="LN" id="548">  548   </a>  mergedDelay_regout_unsigned_1 &lt;= unsigned(mergedDelay_regout_1);
</span><span><a class="LN" id="549">  549   </a>
</span><span><a class="LN" id="550">  550   </a>  <span class="CT">-- Output register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="551">  551   </a>  mergedDelay_regoutc_1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="552">  552   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="553">  553   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="554">  554   </a>      mergedOutput_1 &lt;= to_unsigned(0, 54);
</span><span><a class="LN" id="555">  555   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="556">  556   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="557">  557   </a>        mergedOutput_1 &lt;= mergedDelay_regout_unsigned_1;
</span><span><a class="LN" id="558">  558   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="559">  559   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="560">  560   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_regoutc_1_process;
</span><span><a class="LN" id="561">  561   </a>
</span><span><a class="LN" id="562">  562   </a>
</span><span><a class="LN" id="563">  563   </a>  delayIn0_2 &lt;= signed(mean(0));
</span><span><a class="LN" id="564">  564   </a>
</span><span><a class="LN" id="565">  565   </a>  delayIn1_2 &lt;= signed(mean(1));
</span><span><a class="LN" id="566">  566   </a>
</span><span><a class="LN" id="567">  567   </a>  mergedInput_2 &lt;= unsigned(delayIn0_2) &amp; unsigned(delayIn1_2);
</span><span><a class="LN" id="568">  568   </a>
</span><span><a class="LN" id="569">  569   </a>  <span class="CT">-- Input register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="570">  570   </a>  mergedDelay_reginc_2_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="571">  571   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="572">  572   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="573">  573   </a>      mergedDelay_regin_2 &lt;= to_unsigned(0, 48);
</span><span><a class="LN" id="574">  574   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="575">  575   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="576">  576   </a>        mergedDelay_regin_2 &lt;= mergedInput_2;
</span><span><a class="LN" id="577">  577   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="578">  578   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="579">  579   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_reginc_2_process;
</span><span><a class="LN" id="580">  580   </a>
</span><span><a class="LN" id="581">  581   </a>
</span><span><a class="LN" id="582">  582   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="583">  583   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="584">  584   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="585">  585   </a>  <span class="CT">--  count to value  = 26</span>
</span><span><a class="LN" id="586">  586   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="587">  587   </a>  <span class="CT">-- Write address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="588">  588   </a>  mergedDelay_wr_2_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="589">  589   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="590">  590   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="591">  591   </a>      mergedDelay_waddr_2 &lt;= to_unsigned(16#00#, 5);
</span><span><a class="LN" id="592">  592   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="593">  593   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="594">  594   </a>        <span class="KW">IF</span> mergedDelay_waddr_2 &gt;= to_unsigned(16#1A#, 5) <span class="KW">THEN</span>
</span><span><a class="LN" id="595">  595   </a>          mergedDelay_waddr_2 &lt;= to_unsigned(16#00#, 5);
</span><span><a class="LN" id="596">  596   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="597">  597   </a>          mergedDelay_waddr_2 &lt;= mergedDelay_waddr_2 + to_unsigned(16#01#, 5);
</span><span><a class="LN" id="598">  598   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="599">  599   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="600">  600   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="601">  601   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_wr_2_process;
</span><span><a class="LN" id="602">  602   </a>
</span><span><a class="LN" id="603">  603   </a>
</span><span><a class="LN" id="604">  604   </a>  mergedDelay_wrenb_2 &lt;= '1';
</span><span><a class="LN" id="605">  605   </a>
</span><span><a class="LN" id="606">  606   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="607">  607   </a>  <span class="CT">--  initial value   = 1</span>
</span><span><a class="LN" id="608">  608   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="609">  609   </a>  <span class="CT">--  count to value  = 26</span>
</span><span><a class="LN" id="610">  610   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="611">  611   </a>  <span class="CT">-- Read address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="612">  612   </a>  mergedDelay_rd_2_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="613">  613   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="614">  614   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="615">  615   </a>      mergedDelay_raddr_2 &lt;= to_unsigned(16#01#, 5);
</span><span><a class="LN" id="616">  616   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="617">  617   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="618">  618   </a>        <span class="KW">IF</span> mergedDelay_raddr_2 &gt;= to_unsigned(16#1A#, 5) <span class="KW">THEN</span>
</span><span><a class="LN" id="619">  619   </a>          mergedDelay_raddr_2 &lt;= to_unsigned(16#00#, 5);
</span><span><a class="LN" id="620">  620   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="621">  621   </a>          mergedDelay_raddr_2 &lt;= mergedDelay_raddr_2 + to_unsigned(16#01#, 5);
</span><span><a class="LN" id="622">  622   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="623">  623   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="624">  624   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="625">  625   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_rd_2_process;
</span><span><a class="LN" id="626">  626   </a>
</span><span><a class="LN" id="627">  627   </a>
</span><span><a class="LN" id="628">  628   </a>  mergedDelay_regout_unsigned_2 &lt;= unsigned(mergedDelay_regout_2);
</span><span><a class="LN" id="629">  629   </a>
</span><span><a class="LN" id="630">  630   </a>  <span class="CT">-- Output register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="631">  631   </a>  mergedDelay_regoutc_2_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="632">  632   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="633">  633   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="634">  634   </a>      mergedOutput_2 &lt;= to_unsigned(0, 48);
</span><span><a class="LN" id="635">  635   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="636">  636   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="637">  637   </a>        mergedOutput_2 &lt;= mergedDelay_regout_unsigned_2;
</span><span><a class="LN" id="638">  638   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="639">  639   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="640">  640   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_regoutc_2_process;
</span><span><a class="LN" id="641">  641   </a>
</span><span><a class="LN" id="642">  642   </a>
</span><span><a class="LN" id="643">  643   </a>  delayIn0_3 &lt;= signed(Add2_out1_signed(0));
</span><span><a class="LN" id="644">  644   </a>
</span><span><a class="LN" id="645">  645   </a>  delayIn1_3 &lt;= signed(Add2_out1_signed(1));
</span><span><a class="LN" id="646">  646   </a>
</span><span><a class="LN" id="647">  647   </a>  mergedInput_3 &lt;= unsigned(delayIn0_3) &amp; unsigned(delayIn1_3);
</span><span><a class="LN" id="648">  648   </a>
</span><span><a class="LN" id="649">  649   </a>  <span class="CT">-- Input register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="650">  650   </a>  mergedDelay_reginc_3_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="651">  651   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="652">  652   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="653">  653   </a>      mergedDelay_regin_3 &lt;= to_unsigned(0, 50);
</span><span><a class="LN" id="654">  654   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="655">  655   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="656">  656   </a>        mergedDelay_regin_3 &lt;= mergedInput_3;
</span><span><a class="LN" id="657">  657   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="658">  658   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="659">  659   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_reginc_3_process;
</span><span><a class="LN" id="660">  660   </a>
</span><span><a class="LN" id="661">  661   </a>
</span><span><a class="LN" id="662">  662   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="663">  663   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="664">  664   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="665">  665   </a>  <span class="CT">--  count to value  = 25</span>
</span><span><a class="LN" id="666">  666   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="667">  667   </a>  <span class="CT">-- Write address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="668">  668   </a>  mergedDelay_wr_3_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="669">  669   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="670">  670   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="671">  671   </a>      mergedDelay_waddr_3 &lt;= to_unsigned(16#00#, 5);
</span><span><a class="LN" id="672">  672   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="673">  673   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="674">  674   </a>        <span class="KW">IF</span> mergedDelay_waddr_3 &gt;= to_unsigned(16#19#, 5) <span class="KW">THEN</span>
</span><span><a class="LN" id="675">  675   </a>          mergedDelay_waddr_3 &lt;= to_unsigned(16#00#, 5);
</span><span><a class="LN" id="676">  676   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="677">  677   </a>          mergedDelay_waddr_3 &lt;= mergedDelay_waddr_3 + to_unsigned(16#01#, 5);
</span><span><a class="LN" id="678">  678   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="679">  679   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="680">  680   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="681">  681   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_wr_3_process;
</span><span><a class="LN" id="682">  682   </a>
</span><span><a class="LN" id="683">  683   </a>
</span><span><a class="LN" id="684">  684   </a>  mergedDelay_wrenb_3 &lt;= '1';
</span><span><a class="LN" id="685">  685   </a>
</span><span><a class="LN" id="686">  686   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="687">  687   </a>  <span class="CT">--  initial value   = 1</span>
</span><span><a class="LN" id="688">  688   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="689">  689   </a>  <span class="CT">--  count to value  = 25</span>
</span><span><a class="LN" id="690">  690   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="691">  691   </a>  <span class="CT">-- Read address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="692">  692   </a>  mergedDelay_rd_3_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="693">  693   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="694">  694   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="695">  695   </a>      mergedDelay_raddr_3 &lt;= to_unsigned(16#01#, 5);
</span><span><a class="LN" id="696">  696   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="697">  697   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="698">  698   </a>        <span class="KW">IF</span> mergedDelay_raddr_3 &gt;= to_unsigned(16#19#, 5) <span class="KW">THEN</span>
</span><span><a class="LN" id="699">  699   </a>          mergedDelay_raddr_3 &lt;= to_unsigned(16#00#, 5);
</span><span><a class="LN" id="700">  700   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="701">  701   </a>          mergedDelay_raddr_3 &lt;= mergedDelay_raddr_3 + to_unsigned(16#01#, 5);
</span><span><a class="LN" id="702">  702   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="703">  703   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="704">  704   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="705">  705   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_rd_3_process;
</span><span><a class="LN" id="706">  706   </a>
</span><span><a class="LN" id="707">  707   </a>
</span><span><a class="LN" id="708">  708   </a>  mergedDelay_regout_unsigned_3 &lt;= unsigned(mergedDelay_regout_3);
</span><span><a class="LN" id="709">  709   </a>
</span><span><a class="LN" id="710">  710   </a>  <span class="CT">-- Output register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="711">  711   </a>  mergedDelay_regoutc_3_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="712">  712   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="713">  713   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="714">  714   </a>      mergedOutput_3 &lt;= to_unsigned(0, 50);
</span><span><a class="LN" id="715">  715   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="716">  716   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="717">  717   </a>        mergedOutput_3 &lt;= mergedDelay_regout_unsigned_3;
</span><span><a class="LN" id="718">  718   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="719">  719   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="720">  720   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_regoutc_3_process;
</span><span><a class="LN" id="721">  721   </a>
</span><span><a class="LN" id="722">  722   </a>
</span><span><a class="LN" id="723">  723   </a>  delayMatch_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="724">  724   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="725">  725   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="726">  726   </a>      delayMatch_reg(0) &lt;= '0';
</span><span><a class="LN" id="727">  727   </a>      delayMatch_reg(1) &lt;= '0';
</span><span><a class="LN" id="728">  728   </a>      delayMatch_reg(2) &lt;= '0';
</span><span><a class="LN" id="729">  729   </a>      delayMatch_reg(3) &lt;= '0';
</span><span><a class="LN" id="730">  730   </a>      delayMatch_reg(4) &lt;= '0';
</span><span><a class="LN" id="731">  731   </a>      delayMatch_reg(5) &lt;= '0';
</span><span><a class="LN" id="732">  732   </a>      delayMatch_reg(6) &lt;= '0';
</span><span><a class="LN" id="733">  733   </a>      delayMatch_reg(7) &lt;= '0';
</span><span><a class="LN" id="734">  734   </a>      delayMatch_reg(8) &lt;= '0';
</span><span><a class="LN" id="735">  735   </a>      delayMatch_reg(9) &lt;= '0';
</span><span><a class="LN" id="736">  736   </a>      delayMatch_reg(10) &lt;= '0';
</span><span><a class="LN" id="737">  737   </a>      delayMatch_reg(11) &lt;= '0';
</span><span><a class="LN" id="738">  738   </a>      delayMatch_reg(12) &lt;= '0';
</span><span><a class="LN" id="739">  739   </a>      delayMatch_reg(13) &lt;= '0';
</span><span><a class="LN" id="740">  740   </a>      delayMatch_reg(14) &lt;= '0';
</span><span><a class="LN" id="741">  741   </a>      delayMatch_reg(15) &lt;= '0';
</span><span><a class="LN" id="742">  742   </a>      delayMatch_reg(16) &lt;= '0';
</span><span><a class="LN" id="743">  743   </a>      delayMatch_reg(17) &lt;= '0';
</span><span><a class="LN" id="744">  744   </a>      delayMatch_reg(18) &lt;= '0';
</span><span><a class="LN" id="745">  745   </a>      delayMatch_reg(19) &lt;= '0';
</span><span><a class="LN" id="746">  746   </a>      delayMatch_reg(20) &lt;= '0';
</span><span><a class="LN" id="747">  747   </a>      delayMatch_reg(21) &lt;= '0';
</span><span><a class="LN" id="748">  748   </a>      delayMatch_reg(22) &lt;= '0';
</span><span><a class="LN" id="749">  749   </a>      delayMatch_reg(23) &lt;= '0';
</span><span><a class="LN" id="750">  750   </a>      delayMatch_reg(24) &lt;= '0';
</span><span><a class="LN" id="751">  751   </a>      delayMatch_reg(25) &lt;= '0';
</span><span><a class="LN" id="752">  752   </a>      delayMatch_reg(26) &lt;= '0';
</span><span><a class="LN" id="753">  753   </a>      delayMatch_reg(27) &lt;= '0';
</span><span><a class="LN" id="754">  754   </a>      delayMatch_reg(28) &lt;= '0';
</span><span><a class="LN" id="755">  755   </a>      delayMatch_reg(29) &lt;= '0';
</span><span><a class="LN" id="756">  756   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="757">  757   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="758">  758   </a>        delayMatch_reg(0) &lt;= delayMatch_reg_next(0);
</span><span><a class="LN" id="759">  759   </a>        delayMatch_reg(1) &lt;= delayMatch_reg_next(1);
</span><span><a class="LN" id="760">  760   </a>        delayMatch_reg(2) &lt;= delayMatch_reg_next(2);
</span><span><a class="LN" id="761">  761   </a>        delayMatch_reg(3) &lt;= delayMatch_reg_next(3);
</span><span><a class="LN" id="762">  762   </a>        delayMatch_reg(4) &lt;= delayMatch_reg_next(4);
</span><span><a class="LN" id="763">  763   </a>        delayMatch_reg(5) &lt;= delayMatch_reg_next(5);
</span><span><a class="LN" id="764">  764   </a>        delayMatch_reg(6) &lt;= delayMatch_reg_next(6);
</span><span><a class="LN" id="765">  765   </a>        delayMatch_reg(7) &lt;= delayMatch_reg_next(7);
</span><span><a class="LN" id="766">  766   </a>        delayMatch_reg(8) &lt;= delayMatch_reg_next(8);
</span><span><a class="LN" id="767">  767   </a>        delayMatch_reg(9) &lt;= delayMatch_reg_next(9);
</span><span><a class="LN" id="768">  768   </a>        delayMatch_reg(10) &lt;= delayMatch_reg_next(10);
</span><span><a class="LN" id="769">  769   </a>        delayMatch_reg(11) &lt;= delayMatch_reg_next(11);
</span><span><a class="LN" id="770">  770   </a>        delayMatch_reg(12) &lt;= delayMatch_reg_next(12);
</span><span><a class="LN" id="771">  771   </a>        delayMatch_reg(13) &lt;= delayMatch_reg_next(13);
</span><span><a class="LN" id="772">  772   </a>        delayMatch_reg(14) &lt;= delayMatch_reg_next(14);
</span><span><a class="LN" id="773">  773   </a>        delayMatch_reg(15) &lt;= delayMatch_reg_next(15);
</span><span><a class="LN" id="774">  774   </a>        delayMatch_reg(16) &lt;= delayMatch_reg_next(16);
</span><span><a class="LN" id="775">  775   </a>        delayMatch_reg(17) &lt;= delayMatch_reg_next(17);
</span><span><a class="LN" id="776">  776   </a>        delayMatch_reg(18) &lt;= delayMatch_reg_next(18);
</span><span><a class="LN" id="777">  777   </a>        delayMatch_reg(19) &lt;= delayMatch_reg_next(19);
</span><span><a class="LN" id="778">  778   </a>        delayMatch_reg(20) &lt;= delayMatch_reg_next(20);
</span><span><a class="LN" id="779">  779   </a>        delayMatch_reg(21) &lt;= delayMatch_reg_next(21);
</span><span><a class="LN" id="780">  780   </a>        delayMatch_reg(22) &lt;= delayMatch_reg_next(22);
</span><span><a class="LN" id="781">  781   </a>        delayMatch_reg(23) &lt;= delayMatch_reg_next(23);
</span><span><a class="LN" id="782">  782   </a>        delayMatch_reg(24) &lt;= delayMatch_reg_next(24);
</span><span><a class="LN" id="783">  783   </a>        delayMatch_reg(25) &lt;= delayMatch_reg_next(25);
</span><span><a class="LN" id="784">  784   </a>        delayMatch_reg(26) &lt;= delayMatch_reg_next(26);
</span><span><a class="LN" id="785">  785   </a>        delayMatch_reg(27) &lt;= delayMatch_reg_next(27);
</span><span><a class="LN" id="786">  786   </a>        delayMatch_reg(28) &lt;= delayMatch_reg_next(28);
</span><span><a class="LN" id="787">  787   </a>        delayMatch_reg(29) &lt;= delayMatch_reg_next(29);
</span><span><a class="LN" id="788">  788   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="789">  789   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="790">  790   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_process;
</span><span><a class="LN" id="791">  791   </a>
</span><span><a class="LN" id="792">  792   </a>  enable_2 &lt;= delayMatch_reg(29);
</span><span><a class="LN" id="793">  793   </a>  delayMatch_reg_next(0) &lt;= enable_1;
</span><span><a class="LN" id="794">  794   </a>  delayMatch_reg_next(1) &lt;= delayMatch_reg(0);
</span><span><a class="LN" id="795">  795   </a>  delayMatch_reg_next(2) &lt;= delayMatch_reg(1);
</span><span><a class="LN" id="796">  796   </a>  delayMatch_reg_next(3) &lt;= delayMatch_reg(2);
</span><span><a class="LN" id="797">  797   </a>  delayMatch_reg_next(4) &lt;= delayMatch_reg(3);
</span><span><a class="LN" id="798">  798   </a>  delayMatch_reg_next(5) &lt;= delayMatch_reg(4);
</span><span><a class="LN" id="799">  799   </a>  delayMatch_reg_next(6) &lt;= delayMatch_reg(5);
</span><span><a class="LN" id="800">  800   </a>  delayMatch_reg_next(7) &lt;= delayMatch_reg(6);
</span><span><a class="LN" id="801">  801   </a>  delayMatch_reg_next(8) &lt;= delayMatch_reg(7);
</span><span><a class="LN" id="802">  802   </a>  delayMatch_reg_next(9) &lt;= delayMatch_reg(8);
</span><span><a class="LN" id="803">  803   </a>  delayMatch_reg_next(10) &lt;= delayMatch_reg(9);
</span><span><a class="LN" id="804">  804   </a>  delayMatch_reg_next(11) &lt;= delayMatch_reg(10);
</span><span><a class="LN" id="805">  805   </a>  delayMatch_reg_next(12) &lt;= delayMatch_reg(11);
</span><span><a class="LN" id="806">  806   </a>  delayMatch_reg_next(13) &lt;= delayMatch_reg(12);
</span><span><a class="LN" id="807">  807   </a>  delayMatch_reg_next(14) &lt;= delayMatch_reg(13);
</span><span><a class="LN" id="808">  808   </a>  delayMatch_reg_next(15) &lt;= delayMatch_reg(14);
</span><span><a class="LN" id="809">  809   </a>  delayMatch_reg_next(16) &lt;= delayMatch_reg(15);
</span><span><a class="LN" id="810">  810   </a>  delayMatch_reg_next(17) &lt;= delayMatch_reg(16);
</span><span><a class="LN" id="811">  811   </a>  delayMatch_reg_next(18) &lt;= delayMatch_reg(17);
</span><span><a class="LN" id="812">  812   </a>  delayMatch_reg_next(19) &lt;= delayMatch_reg(18);
</span><span><a class="LN" id="813">  813   </a>  delayMatch_reg_next(20) &lt;= delayMatch_reg(19);
</span><span><a class="LN" id="814">  814   </a>  delayMatch_reg_next(21) &lt;= delayMatch_reg(20);
</span><span><a class="LN" id="815">  815   </a>  delayMatch_reg_next(22) &lt;= delayMatch_reg(21);
</span><span><a class="LN" id="816">  816   </a>  delayMatch_reg_next(23) &lt;= delayMatch_reg(22);
</span><span><a class="LN" id="817">  817   </a>  delayMatch_reg_next(24) &lt;= delayMatch_reg(23);
</span><span><a class="LN" id="818">  818   </a>  delayMatch_reg_next(25) &lt;= delayMatch_reg(24);
</span><span><a class="LN" id="819">  819   </a>  delayMatch_reg_next(26) &lt;= delayMatch_reg(25);
</span><span><a class="LN" id="820">  820   </a>  delayMatch_reg_next(27) &lt;= delayMatch_reg(26);
</span><span><a class="LN" id="821">  821   </a>  delayMatch_reg_next(28) &lt;= delayMatch_reg(27);
</span><span><a class="LN" id="822">  822   </a>  delayMatch_reg_next(29) &lt;= delayMatch_reg(28);
</span><span><a class="LN" id="823">  823   </a>
</span><span><a class="LN" id="824">  824   </a>  slicedInput &lt;= mergedOutput(47 <span class="KW">DOWNTO</span> 24);
</span><span><a class="LN" id="825">  825   </a>
</span><span><a class="LN" id="826">  826   </a>  delayOut0 &lt;= signed(slicedInput);
</span><span><a class="LN" id="827">  827   </a>
</span><span><a class="LN" id="828">  828   </a>  slicedInput_1 &lt;= mergedOutput(23 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="829">  829   </a>
</span><span><a class="LN" id="830">  830   </a>  delayOut1 &lt;= signed(slicedInput_1);
</span><span><a class="LN" id="831">  831   </a>
</span><span><a class="LN" id="832">  832   </a>  Sink_Data_3(0) &lt;= delayOut0;
</span><span><a class="LN" id="833">  833   </a>  Sink_Data_3(1) &lt;= delayOut1;
</span><span><a class="LN" id="834">  834   </a>
</span><span><a class="LN" id="835">  835   </a>  outputgen3: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 1 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="836">  836   </a>    Sink_Data_4(k) &lt;= std_logic_vector(Sink_Data_3(k));
</span><span><a class="LN" id="837">  837   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="838">  838   </a>
</span><span><a class="LN" id="839">  839   </a>  slicedInput_2 &lt;= mergedOutput_1(53 <span class="KW">DOWNTO</span> 27);
</span><span><a class="LN" id="840">  840   </a>
</span><span><a class="LN" id="841">  841   </a>  delayOut0_1 &lt;= signed(slicedInput_2);
</span><span><a class="LN" id="842">  842   </a>
</span><span><a class="LN" id="843">  843   </a>  slicedInput_3 &lt;= mergedOutput_1(26 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="844">  844   </a>
</span><span><a class="LN" id="845">  845   </a>  delayOut1_1 &lt;= signed(slicedInput_3);
</span><span><a class="LN" id="846">  846   </a>
</span><span><a class="LN" id="847">  847   </a>  variance(0) &lt;= delayOut0_1;
</span><span><a class="LN" id="848">  848   </a>  variance(1) &lt;= delayOut1_1;
</span><span><a class="LN" id="849">  849   </a>
</span><span><a class="LN" id="850">  850   </a>  outputgen2: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 1 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="851">  851   </a>    variance_1(k) &lt;= std_logic_vector(variance(k));
</span><span><a class="LN" id="852">  852   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="853">  853   </a>
</span><span><a class="LN" id="854">  854   </a>
</span><span><a class="LN" id="855">  855   </a>  slicedInput_4 &lt;= mergedOutput_2(47 <span class="KW">DOWNTO</span> 24);
</span><span><a class="LN" id="856">  856   </a>
</span><span><a class="LN" id="857">  857   </a>  delayOut0_2 &lt;= signed(slicedInput_4);
</span><span><a class="LN" id="858">  858   </a>
</span><span><a class="LN" id="859">  859   </a>  slicedInput_5 &lt;= mergedOutput_2(23 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="860">  860   </a>
</span><span><a class="LN" id="861">  861   </a>  delayOut1_2 &lt;= signed(slicedInput_5);
</span><span><a class="LN" id="862">  862   </a>
</span><span><a class="LN" id="863">  863   </a>  mean_1(0) &lt;= delayOut0_2;
</span><span><a class="LN" id="864">  864   </a>  mean_1(1) &lt;= delayOut1_2;
</span><span><a class="LN" id="865">  865   </a>
</span><span><a class="LN" id="866">  866   </a>  outputgen1: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 1 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="867">  867   </a>    mean_2(k) &lt;= std_logic_vector(mean_1(k));
</span><span><a class="LN" id="868">  868   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="869">  869   </a>
</span><span><a class="LN" id="870">  870   </a>  slicedInput_6 &lt;= mergedOutput_3(49 <span class="KW">DOWNTO</span> 25);
</span><span><a class="LN" id="871">  871   </a>
</span><span><a class="LN" id="872">  872   </a>  delayOut0_3 &lt;= signed(slicedInput_6);
</span><span><a class="LN" id="873">  873   </a>
</span><span><a class="LN" id="874">  874   </a>  slicedInput_7 &lt;= mergedOutput_3(24 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="875">  875   </a>
</span><span><a class="LN" id="876">  876   </a>  delayOut1_3 &lt;= signed(slicedInput_7);
</span><span><a class="LN" id="877">  877   </a>
</span><span><a class="LN" id="878">  878   </a>  Add2_out1(0) &lt;= delayOut0_3;
</span><span><a class="LN" id="879">  879   </a>  Add2_out1(1) &lt;= delayOut1_3;
</span><span><a class="LN" id="880">  880   </a>
</span><span><a class="LN" id="881">  881   </a>  outputgen: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 1 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="882">  882   </a>    Add2_out1_1(k) &lt;= std_logic_vector(Add2_out1(k));
</span><span><a class="LN" id="883">  883   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="884">  884   </a>
</span><span><a class="LN" id="885">  885   </a>
</span><span><a class="LN" id="886">  886   </a>  enb_counter_ge_30_1 &lt;= '1' <span class="KW">WHEN</span> ctr_2047_sig &gt;= to_unsigned(16#001E#, 16) <span class="KW">ELSE</span>
</span><span><a class="LN" id="887">  887   </a>      '0';
</span><span><a class="LN" id="888">  888   </a>
</span><span><a class="LN" id="889">  889   </a>
</span><span><a class="LN" id="890">  890   </a>  enb_counter_le_35_1 &lt;= '1' <span class="KW">WHEN</span> ctr_2047_sig &lt;= to_unsigned(16#0023#, 16) <span class="KW">ELSE</span>
</span><span><a class="LN" id="891">  891   </a>      '0';
</span><span><a class="LN" id="892">  892   </a>
</span><span><a class="LN" id="893">  893   </a>  streaming_partition_enb_phase_30_5 &lt;= enb_counter_ge_30_1 <span class="KW">AND</span> enb_counter_le_35_1;
</span><span><a class="LN" id="894">  894   </a>
</span><span><a class="LN" id="895">  895   </a>  data_out &lt;= Switch_out1;
</span><span><a class="LN" id="896">  896   </a>
</span><span><a class="LN" id="897">  897   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="898">  898   </a>
</span><span><a class="LN" id="899">  899   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
