# vsim -do {non_exist_address.ucdb; log -r /*;run -all; exit} -l non_exist_address.log -voptargs=+acc work.non_exist_address 
# ** Note: (vsim-3812) Design is being optimized...
# 
# //  Questa Sim-64
# //  Version 10.2c Unknown Platform Jul 19 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.non_exist_address(fast)
# Loading work.timer_tb(fast)
# Loading work.timer(fast)
# Loading work.registor_control(fast)
# Loading work.decoder(fast)
# Loading work.registor(fast)
# Loading work.encoder(fast)
# Loading work.timer_pready(fast)
# Loading work.select_clock(fast)
# Loading work.counter(fast)
# Loading work.overflow_detect(fast)
# Loading work.underflow_detect(fast)
# Loading work.CPU_model(fast)
# Loading work.system_signal(fast)
# non_exist_address.ucdb 
# invalid command name "non_exist_address.ucdb"
#  log -r /* 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: LENOVO  Hostname: DESKTOP-AN1R3ON  ProcessID: 24240
# 
#           Attempting to use alternate WLF file "./wlfti7c48j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfti7c48j
# 
# run -all 
# ==============================================================================
# ============================TCR_read_write_test_begin=========================
# ==============================================================================
# TEST NO .  1
# 
# at 190 start write data = 'h24 to address = 'h4
# at 200 acces phase of writing data
# at 225 write transfer has a error
# write random value to register at 225
# at 240 start to read data at address 'h4
# at 275 read transfer has a error
# at 275 wdata=36 rdata=x
# ====================================PASS=============================
# TEST NO .  2
# 
# at 290 start write data = 'h81 to address = 'h5
# at 300 acces phase of writing data
# at 325 write transfer has a error
# write random value to register at 325
# at 340 start to read data at address 'h5
# at 375 read transfer has a error
# at 375 wdata=129 rdata=x
# ====================================PASS=============================
# TEST NO .  3
# 
# at 390 start write data = 'h9 to address = 'h6
# at 400 acces phase of writing data
# at 425 write transfer has a error
# write random value to register at 425
# at 440 start to read data at address 'h6
# at 475 read transfer has a error
# at 475 wdata=9 rdata=x
# ====================================PASS=============================
# TEST NO .  4
# 
# at 490 start write data = 'h63 to address = 'h7
# at 500 acces phase of writing data
# at 525 write transfer has a error
# write random value to register at 525
# at 540 start to read data at address 'h7
# at 575 read transfer has a error
# at 575 wdata=99 rdata=x
# ====================================PASS=============================
# TEST NO .  5
# 
# at 590 start write data = 'hd to address = 'h8
# at 600 acces phase of writing data
# at 625 write transfer has a error
# write random value to register at 625
# at 640 start to read data at address 'h8
# at 675 read transfer has a error
# at 675 wdata=13 rdata=x
# ====================================PASS=============================
# TEST NO .  6
# 
# at 690 start write data = 'h8d to address = 'h9
# at 700 acces phase of writing data
# at 725 write transfer has a error
# write random value to register at 725
# at 740 start to read data at address 'h9
# at 775 read transfer has a error
# at 775 wdata=141 rdata=x
# ====================================PASS=============================
# TEST NO .  7
# 
# at 790 start write data = 'h65 to address = 'ha
# at 800 acces phase of writing data
# at 825 write transfer has a error
# write random value to register at 825
# at 840 start to read data at address 'ha
# at 875 read transfer has a error
# at 875 wdata=101 rdata=x
# ====================================PASS=============================
# TEST NO .  8
# 
# at 890 start write data = 'h12 to address = 'hb
# at 900 acces phase of writing data
# at 925 write transfer has a error
# write random value to register at 925
# at 940 start to read data at address 'hb
# at 975 read transfer has a error
# at 975 wdata=18 rdata=x
# ====================================PASS=============================
# ===================================
# ================PASS===============
# ===================================
