<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Contiki 2.5: /cygdrive/e/share/contiki/cpu/arm/stm32f103/stm32f10x_map.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.4 -->
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Contiki 2.5</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_8250ce792a7fa8cc4c5147b6b30e941a.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_70bbf9e159ca144bfc348c7aae25c8d6.html">arm</a>      </li>
      <li class="navelem"><a class="el" href="dir_ac4408dbc1526f7616365b3203eb114c.html">stm32f103</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">stm32f10x_map.h</div>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************</span>
<a name="l00002"></a>00002 <span class="comment">* File Name          : stm32f10x_map.h</span>
<a name="l00003"></a>00003 <span class="comment">* Author             : MCD Application Team</span>
<a name="l00004"></a>00004 <span class="comment">* Version            : V2.0.3</span>
<a name="l00005"></a>00005 <span class="comment">* Date               : 09/22/2008</span>
<a name="l00006"></a>00006 <span class="comment">* Description        : This file contains all the peripheral register&#39;s definitions,</span>
<a name="l00007"></a>00007 <span class="comment">*                      bits definitions and memory mapping.</span>
<a name="l00008"></a>00008 <span class="comment">********************************************************************************</span>
<a name="l00009"></a>00009 <span class="comment">* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS</span>
<a name="l00010"></a>00010 <span class="comment">* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.</span>
<a name="l00011"></a>00011 <span class="comment">* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,</span>
<a name="l00012"></a>00012 <span class="comment">* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE</span>
<a name="l00013"></a>00013 <span class="comment">* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING</span>
<a name="l00014"></a>00014 <span class="comment">* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.</span>
<a name="l00015"></a>00015 <span class="comment">*******************************************************************************/</span>
<a name="l00016"></a>00016 
<a name="l00017"></a>00017 <span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span>
<a name="l00018"></a>00018 <span class="preprocessor">#ifndef __STM32F10x_MAP_H</span>
<a name="l00019"></a>00019 <span class="preprocessor"></span><span class="preprocessor">#define __STM32F10x_MAP_H</span>
<a name="l00020"></a>00020 <span class="preprocessor"></span>
<a name="l00021"></a>00021 <span class="preprocessor">#define _FLASH</span>
<a name="l00022"></a>00022 <span class="preprocessor"></span>
<a name="l00023"></a>00023 <span class="preprocessor">#ifndef EXT</span>
<a name="l00024"></a>00024 <span class="preprocessor"></span><span class="preprocessor">  #define EXT extern</span>
<a name="l00025"></a>00025 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* EXT */</span>
<a name="l00026"></a>00026 
<a name="l00027"></a>00027 <span class="comment">/* Includes ------------------------------------------------------------------*/</span>
<a name="l00028"></a>00028 <span class="preprocessor">#include &quot;stm32f10x_conf.h&quot;</span>
<a name="l00029"></a>00029 <span class="preprocessor">#include &quot;stm32f10x_type.h&quot;</span>
<a name="l00030"></a>00030 <span class="preprocessor">#include &quot;cortexm3_macro.h&quot;</span>
<a name="l00031"></a>00031 
<a name="l00032"></a>00032 <span class="comment">/* Exported types ------------------------------------------------------------*/</span>
<a name="l00033"></a>00033 <span class="comment">/******************************************************************************/</span>
<a name="l00034"></a>00034 <span class="comment">/*                         Peripheral registers structures                    */</span>
<a name="l00035"></a>00035 <span class="comment">/******************************************************************************/</span>
<a name="l00036"></a>00036 
<a name="l00037"></a>00037 <span class="comment">/*------------------------ Analog to Digital Converter -----------------------*/</span>
<a name="l00038"></a>00038 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00039"></a>00039 {
<a name="l00040"></a>00040   vu32 SR;
<a name="l00041"></a>00041   vu32 CR1;
<a name="l00042"></a>00042   vu32 CR2;
<a name="l00043"></a>00043   vu32 SMPR1;
<a name="l00044"></a>00044   vu32 SMPR2;
<a name="l00045"></a>00045   vu32 JOFR1;
<a name="l00046"></a>00046   vu32 JOFR2;
<a name="l00047"></a>00047   vu32 JOFR3;
<a name="l00048"></a>00048   vu32 JOFR4;
<a name="l00049"></a>00049   vu32 HTR;
<a name="l00050"></a>00050   vu32 LTR;
<a name="l00051"></a>00051   vu32 SQR1;
<a name="l00052"></a>00052   vu32 SQR2;
<a name="l00053"></a>00053   vu32 SQR3;
<a name="l00054"></a>00054   vu32 JSQR;
<a name="l00055"></a>00055   vu32 JDR1;
<a name="l00056"></a>00056   vu32 JDR2;
<a name="l00057"></a>00057   vu32 JDR3;
<a name="l00058"></a>00058   vu32 JDR4;
<a name="l00059"></a>00059   vu32 DR;
<a name="l00060"></a>00060 } ADC_TypeDef;
<a name="l00061"></a>00061 
<a name="l00062"></a>00062 <span class="comment">/*------------------------ Backup Registers ----------------------------------*/</span>
<a name="l00063"></a>00063 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00064"></a>00064 {
<a name="l00065"></a>00065   u32  RESERVED0;
<a name="l00066"></a>00066   vu16 DR1;
<a name="l00067"></a>00067   u16  RESERVED1;
<a name="l00068"></a>00068   vu16 DR2;
<a name="l00069"></a>00069   u16  RESERVED2;
<a name="l00070"></a>00070   vu16 DR3;
<a name="l00071"></a>00071   u16  RESERVED3;
<a name="l00072"></a>00072   vu16 DR4;
<a name="l00073"></a>00073   u16  RESERVED4;
<a name="l00074"></a>00074   vu16 DR5;
<a name="l00075"></a>00075   u16  RESERVED5;
<a name="l00076"></a>00076   vu16 DR6;
<a name="l00077"></a>00077   u16  RESERVED6;
<a name="l00078"></a>00078   vu16 DR7;
<a name="l00079"></a>00079   u16  RESERVED7;
<a name="l00080"></a>00080   vu16 DR8;
<a name="l00081"></a>00081   u16  RESERVED8;
<a name="l00082"></a>00082   vu16 DR9;
<a name="l00083"></a>00083   u16  RESERVED9;
<a name="l00084"></a>00084   vu16 DR10;
<a name="l00085"></a>00085   u16  RESERVED10; 
<a name="l00086"></a>00086   vu16 RTCCR;
<a name="l00087"></a>00087   u16  RESERVED11;
<a name="l00088"></a>00088   vu16 CR;
<a name="l00089"></a>00089   u16  RESERVED12;
<a name="l00090"></a>00090   vu16 CSR;
<a name="l00091"></a>00091   u16  RESERVED13[5];
<a name="l00092"></a>00092   vu16 DR11;
<a name="l00093"></a>00093   u16  RESERVED14;
<a name="l00094"></a>00094   vu16 DR12;
<a name="l00095"></a>00095   u16  RESERVED15;
<a name="l00096"></a>00096   vu16 DR13;
<a name="l00097"></a>00097   u16  RESERVED16;
<a name="l00098"></a>00098   vu16 DR14;
<a name="l00099"></a>00099   u16  RESERVED17;
<a name="l00100"></a>00100   vu16 DR15;
<a name="l00101"></a>00101   u16  RESERVED18;
<a name="l00102"></a>00102   vu16 DR16;
<a name="l00103"></a>00103   u16  RESERVED19;
<a name="l00104"></a>00104   vu16 DR17;
<a name="l00105"></a>00105   u16  RESERVED20;
<a name="l00106"></a>00106   vu16 DR18;
<a name="l00107"></a>00107   u16  RESERVED21;
<a name="l00108"></a>00108   vu16 DR19;
<a name="l00109"></a>00109   u16  RESERVED22;
<a name="l00110"></a>00110   vu16 DR20;
<a name="l00111"></a>00111   u16  RESERVED23;
<a name="l00112"></a>00112   vu16 DR21;
<a name="l00113"></a>00113   u16  RESERVED24;
<a name="l00114"></a>00114   vu16 DR22;
<a name="l00115"></a>00115   u16  RESERVED25;
<a name="l00116"></a>00116   vu16 DR23;
<a name="l00117"></a>00117   u16  RESERVED26;
<a name="l00118"></a>00118   vu16 DR24;
<a name="l00119"></a>00119   u16  RESERVED27;
<a name="l00120"></a>00120   vu16 DR25;
<a name="l00121"></a>00121   u16  RESERVED28;
<a name="l00122"></a>00122   vu16 DR26;
<a name="l00123"></a>00123   u16  RESERVED29;
<a name="l00124"></a>00124   vu16 DR27;
<a name="l00125"></a>00125   u16  RESERVED30;
<a name="l00126"></a>00126   vu16 DR28;
<a name="l00127"></a>00127   u16  RESERVED31;
<a name="l00128"></a>00128   vu16 DR29;
<a name="l00129"></a>00129   u16  RESERVED32;
<a name="l00130"></a>00130   vu16 DR30;
<a name="l00131"></a>00131   u16  RESERVED33; 
<a name="l00132"></a>00132   vu16 DR31;
<a name="l00133"></a>00133   u16  RESERVED34;
<a name="l00134"></a>00134   vu16 DR32;
<a name="l00135"></a>00135   u16  RESERVED35;
<a name="l00136"></a>00136   vu16 DR33;
<a name="l00137"></a>00137   u16  RESERVED36;
<a name="l00138"></a>00138   vu16 DR34;
<a name="l00139"></a>00139   u16  RESERVED37;
<a name="l00140"></a>00140   vu16 DR35;
<a name="l00141"></a>00141   u16  RESERVED38;
<a name="l00142"></a>00142   vu16 DR36;
<a name="l00143"></a>00143   u16  RESERVED39;
<a name="l00144"></a>00144   vu16 DR37;
<a name="l00145"></a>00145   u16  RESERVED40;
<a name="l00146"></a>00146   vu16 DR38;
<a name="l00147"></a>00147   u16  RESERVED41;
<a name="l00148"></a>00148   vu16 DR39;
<a name="l00149"></a>00149   u16  RESERVED42;
<a name="l00150"></a>00150   vu16 DR40;
<a name="l00151"></a>00151   u16  RESERVED43;
<a name="l00152"></a>00152   vu16 DR41;
<a name="l00153"></a>00153   u16  RESERVED44;
<a name="l00154"></a>00154   vu16 DR42;
<a name="l00155"></a>00155   u16  RESERVED45;    
<a name="l00156"></a>00156 } BKP_TypeDef;
<a name="l00157"></a>00157 
<a name="l00158"></a>00158 <span class="comment">/*------------------------ Controller Area Network ---------------------------*/</span>
<a name="l00159"></a>00159 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00160"></a>00160 {
<a name="l00161"></a>00161   vu32 TIR;
<a name="l00162"></a>00162   vu32 TDTR;
<a name="l00163"></a>00163   vu32 TDLR;
<a name="l00164"></a>00164   vu32 TDHR;
<a name="l00165"></a>00165 } CAN_TxMailBox_TypeDef;
<a name="l00166"></a>00166 
<a name="l00167"></a>00167 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00168"></a>00168 {
<a name="l00169"></a>00169   vu32 RIR;
<a name="l00170"></a>00170   vu32 RDTR;
<a name="l00171"></a>00171   vu32 RDLR;
<a name="l00172"></a>00172   vu32 RDHR;
<a name="l00173"></a>00173 } CAN_FIFOMailBox_TypeDef;
<a name="l00174"></a>00174 
<a name="l00175"></a>00175 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00176"></a>00176 {
<a name="l00177"></a>00177   vu32 FR1;
<a name="l00178"></a>00178   vu32 FR2;
<a name="l00179"></a>00179 } CAN_FilterRegister_TypeDef;
<a name="l00180"></a>00180 
<a name="l00181"></a>00181 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00182"></a>00182 {
<a name="l00183"></a>00183   vu32 MCR;
<a name="l00184"></a>00184   vu32 MSR;
<a name="l00185"></a>00185   vu32 TSR;
<a name="l00186"></a>00186   vu32 RF0R;
<a name="l00187"></a>00187   vu32 RF1R;
<a name="l00188"></a>00188   vu32 IER;
<a name="l00189"></a>00189   vu32 ESR;
<a name="l00190"></a>00190   vu32 BTR;
<a name="l00191"></a>00191   u32  RESERVED0[88];
<a name="l00192"></a>00192   CAN_TxMailBox_TypeDef sTxMailBox[3];
<a name="l00193"></a>00193   CAN_FIFOMailBox_TypeDef sFIFOMailBox[2];
<a name="l00194"></a>00194   u32  RESERVED1[12];
<a name="l00195"></a>00195   vu32 FMR;
<a name="l00196"></a>00196   vu32 FM1R;
<a name="l00197"></a>00197   u32  RESERVED2;
<a name="l00198"></a>00198   vu32 FS1R;
<a name="l00199"></a>00199   u32  RESERVED3;
<a name="l00200"></a>00200   vu32 FFA1R;
<a name="l00201"></a>00201   u32  RESERVED4;
<a name="l00202"></a>00202   vu32 FA1R;
<a name="l00203"></a>00203   u32  RESERVED5[8];
<a name="l00204"></a>00204   CAN_FilterRegister_TypeDef sFilterRegister[14];
<a name="l00205"></a>00205 } CAN_TypeDef;
<a name="l00206"></a>00206 
<a name="l00207"></a>00207 <span class="comment">/*------------------------ CRC calculation unit ------------------------------*/</span>
<a name="l00208"></a>00208 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00209"></a>00209 {
<a name="l00210"></a>00210   vu32 DR;
<a name="l00211"></a>00211   vu8  IDR;
<a name="l00212"></a>00212   u8   RESERVED0;
<a name="l00213"></a>00213   u16  RESERVED1;
<a name="l00214"></a>00214   vu32 CR;
<a name="l00215"></a>00215 } CRC_TypeDef;
<a name="l00216"></a>00216 
<a name="l00217"></a>00217 
<a name="l00218"></a>00218 <span class="comment">/*------------------------ Digital to Analog Converter -----------------------*/</span>
<a name="l00219"></a>00219 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00220"></a>00220 {
<a name="l00221"></a>00221   vu32 CR;
<a name="l00222"></a>00222   vu32 SWTRIGR;
<a name="l00223"></a>00223   vu32 DHR12R1;
<a name="l00224"></a>00224   vu32 DHR12L1;
<a name="l00225"></a>00225   vu32 DHR8R1;
<a name="l00226"></a>00226   vu32 DHR12R2;
<a name="l00227"></a>00227   vu32 DHR12L2;
<a name="l00228"></a>00228   vu32 DHR8R2;
<a name="l00229"></a>00229   vu32 DHR12RD;
<a name="l00230"></a>00230   vu32 DHR12LD;
<a name="l00231"></a>00231   vu32 DHR8RD;
<a name="l00232"></a>00232   vu32 DOR1;
<a name="l00233"></a>00233   vu32 DOR2;
<a name="l00234"></a>00234 } DAC_TypeDef;
<a name="l00235"></a>00235 
<a name="l00236"></a>00236 <span class="comment">/*------------------------ Debug MCU -----------------------------------------*/</span>
<a name="l00237"></a>00237 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00238"></a>00238 {
<a name="l00239"></a>00239   vu32 IDCODE;
<a name="l00240"></a>00240   vu32 CR;      
<a name="l00241"></a>00241 }DBGMCU_TypeDef;
<a name="l00242"></a>00242 
<a name="l00243"></a>00243 <span class="comment">/*------------------------ DMA Controller ------------------------------------*/</span>
<a name="l00244"></a>00244 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00245"></a>00245 {
<a name="l00246"></a>00246   vu32 CCR;
<a name="l00247"></a>00247   vu32 CNDTR;
<a name="l00248"></a>00248   vu32 CPAR;
<a name="l00249"></a>00249   vu32 CMAR;
<a name="l00250"></a>00250 } DMA_Channel_TypeDef;
<a name="l00251"></a>00251 
<a name="l00252"></a>00252 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00253"></a>00253 {
<a name="l00254"></a>00254   vu32 <a class="code" href="a01703.html#ga28bf4c54d9527b4a20eb142b6cf3d66a" title="USB general interrupt subroutine.">ISR</a>;
<a name="l00255"></a>00255   vu32 IFCR;
<a name="l00256"></a>00256 } DMA_TypeDef;
<a name="l00257"></a>00257 
<a name="l00258"></a>00258 <span class="comment">/*------------------------ External Interrupt/Event Controller ---------------*/</span>
<a name="l00259"></a>00259 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00260"></a>00260 {
<a name="l00261"></a>00261   vu32 IMR;
<a name="l00262"></a>00262   vu32 EMR;
<a name="l00263"></a>00263   vu32 RTSR;
<a name="l00264"></a>00264   vu32 FTSR;
<a name="l00265"></a>00265   vu32 SWIER;
<a name="l00266"></a>00266   vu32 PR;
<a name="l00267"></a>00267 } EXTI_TypeDef;
<a name="l00268"></a>00268 
<a name="l00269"></a>00269 <span class="comment">/*------------------------ FLASH and Option Bytes Registers ------------------*/</span>
<a name="l00270"></a>00270 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00271"></a>00271 {
<a name="l00272"></a>00272   vu32 ACR;
<a name="l00273"></a>00273   vu32 KEYR;
<a name="l00274"></a>00274   vu32 OPTKEYR;
<a name="l00275"></a>00275   vu32 SR;
<a name="l00276"></a>00276   vu32 CR;
<a name="l00277"></a>00277   vu32 AR;
<a name="l00278"></a>00278   vu32 RESERVED;
<a name="l00279"></a>00279   vu32 OBR;
<a name="l00280"></a>00280   vu32 WRPR;
<a name="l00281"></a>00281 } FLASH_TypeDef;
<a name="l00282"></a>00282 
<a name="l00283"></a>00283 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00284"></a>00284 {
<a name="l00285"></a>00285   vu16 RDP;
<a name="l00286"></a>00286   vu16 USER;
<a name="l00287"></a>00287   vu16 Data0;
<a name="l00288"></a>00288   vu16 Data1;
<a name="l00289"></a>00289   vu16 WRP0;
<a name="l00290"></a>00290   vu16 WRP1;
<a name="l00291"></a>00291   vu16 WRP2;
<a name="l00292"></a>00292   vu16 WRP3;
<a name="l00293"></a>00293 } OB_TypeDef;
<a name="l00294"></a>00294 
<a name="l00295"></a>00295 <span class="comment">/*------------------------ Flexible Static Memory Controller -----------------*/</span>
<a name="l00296"></a>00296 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00297"></a>00297 {
<a name="l00298"></a>00298   vu32 BTCR[8];   
<a name="l00299"></a>00299 } FSMC_Bank1_TypeDef; 
<a name="l00300"></a>00300 
<a name="l00301"></a>00301 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00302"></a>00302 {
<a name="l00303"></a>00303   vu32 BWTR[7];
<a name="l00304"></a>00304 } FSMC_Bank1E_TypeDef;
<a name="l00305"></a>00305 
<a name="l00306"></a>00306 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00307"></a>00307 {
<a name="l00308"></a>00308   vu32 PCR2;
<a name="l00309"></a>00309   vu32 SR2;
<a name="l00310"></a>00310   vu32 PMEM2;
<a name="l00311"></a>00311   vu32 PATT2;
<a name="l00312"></a>00312   u32  RESERVED0;   
<a name="l00313"></a>00313   vu32 ECCR2; 
<a name="l00314"></a>00314 } FSMC_Bank2_TypeDef;  
<a name="l00315"></a>00315 
<a name="l00316"></a>00316 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00317"></a>00317 {
<a name="l00318"></a>00318   vu32 PCR3;
<a name="l00319"></a>00319   vu32 SR3;
<a name="l00320"></a>00320   vu32 PMEM3;
<a name="l00321"></a>00321   vu32 PATT3;
<a name="l00322"></a>00322   u32  RESERVED0;   
<a name="l00323"></a>00323   vu32 ECCR3; 
<a name="l00324"></a>00324 } FSMC_Bank3_TypeDef; 
<a name="l00325"></a>00325 
<a name="l00326"></a>00326 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00327"></a>00327 {
<a name="l00328"></a>00328   vu32 PCR4;
<a name="l00329"></a>00329   vu32 SR4;
<a name="l00330"></a>00330   vu32 PMEM4;
<a name="l00331"></a>00331   vu32 PATT4;
<a name="l00332"></a>00332   vu32 PIO4; 
<a name="l00333"></a>00333 } FSMC_Bank4_TypeDef; 
<a name="l00334"></a>00334 
<a name="l00335"></a>00335 <span class="comment">/*------------------------ General Purpose and Alternate Function IO ---------*/</span>
<a name="l00336"></a>00336 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00337"></a>00337 {
<a name="l00338"></a>00338   vu32 CRL;
<a name="l00339"></a>00339   vu32 CRH;
<a name="l00340"></a>00340   vu32 IDR;
<a name="l00341"></a>00341   vu32 ODR;
<a name="l00342"></a>00342   vu32 BSRR;
<a name="l00343"></a>00343   vu32 BRR;
<a name="l00344"></a>00344   vu32 LCKR;
<a name="l00345"></a>00345 } GPIO_TypeDef;
<a name="l00346"></a>00346 
<a name="l00347"></a>00347 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00348"></a>00348 {
<a name="l00349"></a>00349   vu32 EVCR;
<a name="l00350"></a>00350   vu32 MAPR;
<a name="l00351"></a>00351   vu32 EXTICR[4];
<a name="l00352"></a>00352 } AFIO_TypeDef;
<a name="l00353"></a>00353 
<a name="l00354"></a>00354 <span class="comment">/*------------------------ Inter-integrated Circuit Interface ----------------*/</span>
<a name="l00355"></a>00355 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00356"></a>00356 {
<a name="l00357"></a>00357   vu16 CR1;
<a name="l00358"></a>00358   u16  RESERVED0;
<a name="l00359"></a>00359   vu16 CR2;
<a name="l00360"></a>00360   u16  RESERVED1;
<a name="l00361"></a>00361   vu16 OAR1;
<a name="l00362"></a>00362   u16  RESERVED2;
<a name="l00363"></a>00363   vu16 OAR2;
<a name="l00364"></a>00364   u16  RESERVED3;
<a name="l00365"></a>00365   vu16 DR;
<a name="l00366"></a>00366   u16  RESERVED4;
<a name="l00367"></a>00367   vu16 SR1;
<a name="l00368"></a>00368   u16  RESERVED5;
<a name="l00369"></a>00369   vu16 SR2;
<a name="l00370"></a>00370   u16  RESERVED6;
<a name="l00371"></a>00371   vu16 CCR;
<a name="l00372"></a>00372   u16  RESERVED7;
<a name="l00373"></a>00373   vu16 TRISE;
<a name="l00374"></a>00374   u16  RESERVED8;
<a name="l00375"></a>00375 } I2C_TypeDef;
<a name="l00376"></a>00376 
<a name="l00377"></a>00377 <span class="comment">/*------------------------ Independent WATCHDOG ------------------------------*/</span>
<a name="l00378"></a>00378 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00379"></a>00379 {
<a name="l00380"></a>00380   vu32 KR;
<a name="l00381"></a>00381   vu32 PR;
<a name="l00382"></a>00382   vu32 RLR;
<a name="l00383"></a>00383   vu32 SR;
<a name="l00384"></a>00384 } IWDG_TypeDef;
<a name="l00385"></a>00385 
<a name="l00386"></a>00386 <span class="comment">/*------------------------ Nested Vectored Interrupt Controller --------------*/</span>
<a name="l00387"></a>00387 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00388"></a>00388 {
<a name="l00389"></a>00389   vu32 ISER[2];
<a name="l00390"></a>00390   u32  RESERVED0[30];
<a name="l00391"></a>00391   vu32 ICER[2];
<a name="l00392"></a>00392   u32  RSERVED1[30];
<a name="l00393"></a>00393   vu32 ISPR[2];
<a name="l00394"></a>00394   u32  RESERVED2[30];
<a name="l00395"></a>00395   vu32 ICPR[2];
<a name="l00396"></a>00396   u32  RESERVED3[30];
<a name="l00397"></a>00397   vu32 IABR[2];
<a name="l00398"></a>00398   u32  RESERVED4[62];
<a name="l00399"></a>00399   vu32 IPR[15];
<a name="l00400"></a>00400 } NVIC_TypeDef;
<a name="l00401"></a>00401 
<a name="l00402"></a>00402 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00403"></a>00403 {
<a name="l00404"></a>00404   vuc32 CPUID;
<a name="l00405"></a>00405   vu32 ICSR;
<a name="l00406"></a>00406   vu32 VTOR;
<a name="l00407"></a>00407   vu32 AIRCR;
<a name="l00408"></a>00408   vu32 SCR;
<a name="l00409"></a>00409   vu32 CCR;
<a name="l00410"></a>00410   vu32 SHPR[3];
<a name="l00411"></a>00411   vu32 SHCSR;
<a name="l00412"></a>00412   vu32 CFSR;
<a name="l00413"></a>00413   vu32 HFSR;
<a name="l00414"></a>00414   vu32 DFSR;
<a name="l00415"></a>00415   vu32 MMFAR;
<a name="l00416"></a>00416   vu32 BFAR;
<a name="l00417"></a>00417   vu32 AFSR;
<a name="l00418"></a>00418 } SCB_TypeDef;
<a name="l00419"></a>00419 
<a name="l00420"></a>00420 <span class="comment">/*------------------------ Power Control -------------------------------------*/</span>
<a name="l00421"></a>00421 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00422"></a>00422 {
<a name="l00423"></a>00423   vu32 CR;
<a name="l00424"></a>00424   vu32 CSR;
<a name="l00425"></a>00425 } PWR_TypeDef;
<a name="l00426"></a>00426 
<a name="l00427"></a>00427 <span class="comment">/*------------------------ Reset and Clock Control ---------------------------*/</span>
<a name="l00428"></a>00428 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00429"></a>00429 {
<a name="l00430"></a>00430   vu32 CR;
<a name="l00431"></a>00431   vu32 CFGR;
<a name="l00432"></a>00432   vu32 CIR;
<a name="l00433"></a>00433   vu32 APB2RSTR;
<a name="l00434"></a>00434   vu32 APB1RSTR;
<a name="l00435"></a>00435   vu32 AHBENR;
<a name="l00436"></a>00436   vu32 APB2ENR;
<a name="l00437"></a>00437   vu32 APB1ENR;
<a name="l00438"></a>00438   vu32 BDCR;
<a name="l00439"></a>00439   vu32 CSR;
<a name="l00440"></a>00440 } RCC_TypeDef;
<a name="l00441"></a>00441 
<a name="l00442"></a>00442 <span class="comment">/*------------------------ Real-Time Clock -----------------------------------*/</span>
<a name="l00443"></a>00443 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00444"></a>00444 {
<a name="l00445"></a>00445   vu16 CRH;
<a name="l00446"></a>00446   u16  RESERVED0;
<a name="l00447"></a>00447   vu16 CRL;
<a name="l00448"></a>00448   u16  RESERVED1;
<a name="l00449"></a>00449   vu16 PRLH;
<a name="l00450"></a>00450   u16  RESERVED2;
<a name="l00451"></a>00451   vu16 PRLL;
<a name="l00452"></a>00452   u16  RESERVED3;
<a name="l00453"></a>00453   vu16 DIVH;
<a name="l00454"></a>00454   u16  RESERVED4;
<a name="l00455"></a>00455   vu16 DIVL;
<a name="l00456"></a>00456   u16  RESERVED5;
<a name="l00457"></a>00457   vu16 CNTH;
<a name="l00458"></a>00458   u16  RESERVED6;
<a name="l00459"></a>00459   vu16 CNTL;
<a name="l00460"></a>00460   u16  RESERVED7;
<a name="l00461"></a>00461   vu16 ALRH;
<a name="l00462"></a>00462   u16  RESERVED8;
<a name="l00463"></a>00463   vu16 ALRL;
<a name="l00464"></a>00464   u16  RESERVED9;
<a name="l00465"></a>00465 } RTC_TypeDef;
<a name="l00466"></a>00466 
<a name="l00467"></a>00467 <span class="comment">/*------------------------ SD host Interface ---------------------------------*/</span>
<a name="l00468"></a>00468 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00469"></a>00469 {
<a name="l00470"></a>00470   vu32 POWER;
<a name="l00471"></a>00471   vu32 CLKCR;
<a name="l00472"></a>00472   vu32 ARG;
<a name="l00473"></a>00473   vu32 CMD;
<a name="l00474"></a>00474   vuc32 RESPCMD;
<a name="l00475"></a>00475   vuc32 RESP1;
<a name="l00476"></a>00476   vuc32 RESP2;
<a name="l00477"></a>00477   vuc32 RESP3;
<a name="l00478"></a>00478   vuc32 RESP4;
<a name="l00479"></a>00479   vu32 DTIMER;
<a name="l00480"></a>00480   vu32 DLEN;
<a name="l00481"></a>00481   vu32 DCTRL;
<a name="l00482"></a>00482   vuc32 DCOUNT;
<a name="l00483"></a>00483   vuc32 STA;
<a name="l00484"></a>00484   vu32 ICR;
<a name="l00485"></a>00485   vu32 MASK;
<a name="l00486"></a>00486   u32  RESERVED0[2];
<a name="l00487"></a>00487   vuc32 FIFOCNT;
<a name="l00488"></a>00488   u32  RESERVED1[13];
<a name="l00489"></a>00489   vu32 FIFO;
<a name="l00490"></a>00490 } SDIO_TypeDef;
<a name="l00491"></a>00491 
<a name="l00492"></a>00492 <span class="comment">/*------------------------ Serial Peripheral Interface -----------------------*/</span>
<a name="l00493"></a>00493 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00494"></a>00494 {
<a name="l00495"></a>00495   vu16 CR1;
<a name="l00496"></a>00496   u16  RESERVED0;
<a name="l00497"></a>00497   vu16 CR2;
<a name="l00498"></a>00498   u16  RESERVED1;
<a name="l00499"></a>00499   vu16 SR;
<a name="l00500"></a>00500   u16  RESERVED2;
<a name="l00501"></a>00501   vu16 DR;
<a name="l00502"></a>00502   u16  RESERVED3;
<a name="l00503"></a>00503   vu16 CRCPR;
<a name="l00504"></a>00504   u16  RESERVED4;
<a name="l00505"></a>00505   vu16 RXCRCR;
<a name="l00506"></a>00506   u16  RESERVED5;
<a name="l00507"></a>00507   vu16 TXCRCR;
<a name="l00508"></a>00508   u16  RESERVED6;
<a name="l00509"></a>00509   vu16 I2SCFGR;
<a name="l00510"></a>00510   u16  RESERVED7;
<a name="l00511"></a>00511   vu16 I2SPR;
<a name="l00512"></a>00512   u16  RESERVED8;  
<a name="l00513"></a>00513 } SPI_TypeDef;
<a name="l00514"></a>00514 
<a name="l00515"></a>00515 <span class="comment">/*------------------------ SystemTick ----------------------------------------*/</span>
<a name="l00516"></a>00516 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00517"></a>00517 {
<a name="l00518"></a>00518   vu32 CTRL;
<a name="l00519"></a>00519   vu32 LOAD;
<a name="l00520"></a>00520   vu32 VAL;
<a name="l00521"></a>00521   vuc32 CALIB;
<a name="l00522"></a>00522 } SysTick_TypeDef;
<a name="l00523"></a>00523 
<a name="l00524"></a>00524 <span class="comment">/*------------------------ TIM -----------------------------------------------*/</span>
<a name="l00525"></a>00525 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00526"></a>00526 {
<a name="l00527"></a>00527   vu16 CR1;
<a name="l00528"></a>00528   u16  RESERVED0;
<a name="l00529"></a>00529   vu16 CR2;
<a name="l00530"></a>00530   u16  RESERVED1;
<a name="l00531"></a>00531   vu16 SMCR;
<a name="l00532"></a>00532   u16  RESERVED2;
<a name="l00533"></a>00533   vu16 DIER;
<a name="l00534"></a>00534   u16  RESERVED3;
<a name="l00535"></a>00535   vu16 SR;
<a name="l00536"></a>00536   u16  RESERVED4;
<a name="l00537"></a>00537   vu16 EGR;
<a name="l00538"></a>00538   u16  RESERVED5;
<a name="l00539"></a>00539   vu16 CCMR1;
<a name="l00540"></a>00540   u16  RESERVED6;
<a name="l00541"></a>00541   vu16 CCMR2;
<a name="l00542"></a>00542   u16  RESERVED7;
<a name="l00543"></a>00543   vu16 CCER;
<a name="l00544"></a>00544   u16  RESERVED8;
<a name="l00545"></a>00545   vu16 CNT;
<a name="l00546"></a>00546   u16  RESERVED9;
<a name="l00547"></a>00547   vu16 PSC;
<a name="l00548"></a>00548   u16  RESERVED10;
<a name="l00549"></a>00549   vu16 ARR;
<a name="l00550"></a>00550   u16  RESERVED11;
<a name="l00551"></a>00551   vu16 RCR;
<a name="l00552"></a>00552   u16  RESERVED12;
<a name="l00553"></a>00553   vu16 CCR1;
<a name="l00554"></a>00554   u16  RESERVED13;
<a name="l00555"></a>00555   vu16 CCR2;
<a name="l00556"></a>00556   u16  RESERVED14;
<a name="l00557"></a>00557   vu16 CCR3;
<a name="l00558"></a>00558   u16  RESERVED15;
<a name="l00559"></a>00559   vu16 CCR4;
<a name="l00560"></a>00560   u16  RESERVED16;
<a name="l00561"></a>00561   vu16 BDTR;
<a name="l00562"></a>00562   u16  RESERVED17;
<a name="l00563"></a>00563   vu16 DCR;
<a name="l00564"></a>00564   u16  RESERVED18;
<a name="l00565"></a>00565   vu16 DMAR;
<a name="l00566"></a>00566   u16  RESERVED19;
<a name="l00567"></a>00567 } TIM_TypeDef;
<a name="l00568"></a>00568 
<a name="l00569"></a>00569 <span class="comment">/*----------------- Universal Synchronous Asynchronous Receiver Transmitter --*/</span>
<a name="l00570"></a>00570 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00571"></a>00571 {
<a name="l00572"></a>00572   vu16 SR;
<a name="l00573"></a>00573   u16  RESERVED0;
<a name="l00574"></a>00574   vu16 DR;
<a name="l00575"></a>00575   u16  RESERVED1;
<a name="l00576"></a>00576   vu16 BRR;
<a name="l00577"></a>00577   u16  RESERVED2;
<a name="l00578"></a>00578   vu16 CR1;
<a name="l00579"></a>00579   u16  RESERVED3;
<a name="l00580"></a>00580   vu16 CR2;
<a name="l00581"></a>00581   u16  RESERVED4;
<a name="l00582"></a>00582   vu16 CR3;
<a name="l00583"></a>00583   u16  RESERVED5;
<a name="l00584"></a>00584   vu16 GTPR;
<a name="l00585"></a>00585   u16  RESERVED6;
<a name="l00586"></a>00586 } USART_TypeDef;
<a name="l00587"></a>00587 
<a name="l00588"></a>00588 <span class="comment">/*------------------------ Window WATCHDOG -----------------------------------*/</span>
<a name="l00589"></a>00589 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00590"></a>00590 {
<a name="l00591"></a>00591   vu32 CR;
<a name="l00592"></a>00592   vu32 CFR;
<a name="l00593"></a>00593   vu32 SR;
<a name="l00594"></a>00594 } WWDG_TypeDef;
<a name="l00595"></a>00595 
<a name="l00596"></a>00596 <span class="comment">/******************************************************************************/</span>
<a name="l00597"></a>00597 <span class="comment">/*                         Peripheral memory map                              */</span>
<a name="l00598"></a>00598 <span class="comment">/******************************************************************************/</span>
<a name="l00599"></a>00599 <span class="comment">/* Peripheral and SRAM base address in the alias region */</span>
<a name="l00600"></a>00600 <span class="preprocessor">#define PERIPH_BB_BASE        ((u32)0x42000000)</span>
<a name="l00601"></a>00601 <span class="preprocessor"></span><span class="preprocessor">#define SRAM_BB_BASE          ((u32)0x22000000)</span>
<a name="l00602"></a>00602 <span class="preprocessor"></span>
<a name="l00603"></a>00603 <span class="comment">/* Peripheral and SRAM base address in the bit-band region */</span>
<a name="l00604"></a>00604 <span class="preprocessor">#define SRAM_BASE             ((u32)0x20000000)</span>
<a name="l00605"></a>00605 <span class="preprocessor"></span><span class="preprocessor">#define PERIPH_BASE           ((u32)0x40000000)</span>
<a name="l00606"></a>00606 <span class="preprocessor"></span>
<a name="l00607"></a>00607 <span class="comment">/* FSMC registers base address */</span>
<a name="l00608"></a>00608 <span class="preprocessor">#define FSMC_R_BASE           ((u32)0xA0000000)</span>
<a name="l00609"></a>00609 <span class="preprocessor"></span>
<a name="l00610"></a>00610 <span class="comment">/* Peripheral memory map */</span>
<a name="l00611"></a>00611 <span class="preprocessor">#define APB1PERIPH_BASE       PERIPH_BASE</span>
<a name="l00612"></a>00612 <span class="preprocessor"></span><span class="preprocessor">#define APB2PERIPH_BASE       (PERIPH_BASE + 0x10000)</span>
<a name="l00613"></a>00613 <span class="preprocessor"></span><span class="preprocessor">#define AHBPERIPH_BASE        (PERIPH_BASE + 0x20000)</span>
<a name="l00614"></a>00614 <span class="preprocessor"></span>
<a name="l00615"></a>00615 <span class="preprocessor">#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000)</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="preprocessor">#define TIM3_BASE             (APB1PERIPH_BASE + 0x0400)</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span><span class="preprocessor">#define TIM4_BASE             (APB1PERIPH_BASE + 0x0800)</span>
<a name="l00618"></a>00618 <span class="preprocessor"></span><span class="preprocessor">#define TIM5_BASE             (APB1PERIPH_BASE + 0x0C00)</span>
<a name="l00619"></a>00619 <span class="preprocessor"></span><span class="preprocessor">#define TIM6_BASE             (APB1PERIPH_BASE + 0x1000)</span>
<a name="l00620"></a>00620 <span class="preprocessor"></span><span class="preprocessor">#define TIM7_BASE             (APB1PERIPH_BASE + 0x1400)</span>
<a name="l00621"></a>00621 <span class="preprocessor"></span><span class="preprocessor">#define RTC_BASE              (APB1PERIPH_BASE + 0x2800)</span>
<a name="l00622"></a>00622 <span class="preprocessor"></span><span class="preprocessor">#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00)</span>
<a name="l00623"></a>00623 <span class="preprocessor"></span><span class="preprocessor">#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000)</span>
<a name="l00624"></a>00624 <span class="preprocessor"></span><span class="preprocessor">#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800)</span>
<a name="l00625"></a>00625 <span class="preprocessor"></span><span class="preprocessor">#define SPI3_BASE             (APB1PERIPH_BASE + 0x3C00)</span>
<a name="l00626"></a>00626 <span class="preprocessor"></span><span class="preprocessor">#define USART2_BASE           (APB1PERIPH_BASE + 0x4400)</span>
<a name="l00627"></a>00627 <span class="preprocessor"></span><span class="preprocessor">#define USART3_BASE           (APB1PERIPH_BASE + 0x4800)</span>
<a name="l00628"></a>00628 <span class="preprocessor"></span><span class="preprocessor">#define UART4_BASE            (APB1PERIPH_BASE + 0x4C00)</span>
<a name="l00629"></a>00629 <span class="preprocessor"></span><span class="preprocessor">#define UART5_BASE            (APB1PERIPH_BASE + 0x5000)</span>
<a name="l00630"></a>00630 <span class="preprocessor"></span><span class="preprocessor">#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400)</span>
<a name="l00631"></a>00631 <span class="preprocessor"></span><span class="preprocessor">#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800)</span>
<a name="l00632"></a>00632 <span class="preprocessor"></span><span class="preprocessor">#define CAN_BASE              (APB1PERIPH_BASE + 0x6400)</span>
<a name="l00633"></a>00633 <span class="preprocessor"></span><span class="preprocessor">#define BKP_BASE              (APB1PERIPH_BASE + 0x6C00)</span>
<a name="l00634"></a>00634 <span class="preprocessor"></span><span class="preprocessor">#define PWR_BASE              (APB1PERIPH_BASE + 0x7000)</span>
<a name="l00635"></a>00635 <span class="preprocessor"></span><span class="preprocessor">#define DAC_BASE              (APB1PERIPH_BASE + 0x7400)</span>
<a name="l00636"></a>00636 <span class="preprocessor"></span>
<a name="l00637"></a>00637 <span class="preprocessor">#define AFIO_BASE             (APB2PERIPH_BASE + 0x0000)</span>
<a name="l00638"></a>00638 <span class="preprocessor"></span><span class="preprocessor">#define EXTI_BASE             (APB2PERIPH_BASE + 0x0400)</span>
<a name="l00639"></a>00639 <span class="preprocessor"></span><span class="preprocessor">#define GPIOA_BASE            (APB2PERIPH_BASE + 0x0800)</span>
<a name="l00640"></a>00640 <span class="preprocessor"></span><span class="preprocessor">#define GPIOB_BASE            (APB2PERIPH_BASE + 0x0C00)</span>
<a name="l00641"></a>00641 <span class="preprocessor"></span><span class="preprocessor">#define GPIOC_BASE            (APB2PERIPH_BASE + 0x1000)</span>
<a name="l00642"></a>00642 <span class="preprocessor"></span><span class="preprocessor">#define GPIOD_BASE            (APB2PERIPH_BASE + 0x1400)</span>
<a name="l00643"></a>00643 <span class="preprocessor"></span><span class="preprocessor">#define GPIOE_BASE            (APB2PERIPH_BASE + 0x1800)</span>
<a name="l00644"></a>00644 <span class="preprocessor"></span><span class="preprocessor">#define GPIOF_BASE            (APB2PERIPH_BASE + 0x1C00)</span>
<a name="l00645"></a>00645 <span class="preprocessor"></span><span class="preprocessor">#define GPIOG_BASE            (APB2PERIPH_BASE + 0x2000)</span>
<a name="l00646"></a>00646 <span class="preprocessor"></span><span class="preprocessor">#define ADC1_BASE             (APB2PERIPH_BASE + 0x2400)</span>
<a name="l00647"></a>00647 <span class="preprocessor"></span><span class="preprocessor">#define ADC2_BASE             (APB2PERIPH_BASE + 0x2800)</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span><span class="preprocessor">#define TIM1_BASE             (APB2PERIPH_BASE + 0x2C00)</span>
<a name="l00649"></a>00649 <span class="preprocessor"></span><span class="preprocessor">#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000)</span>
<a name="l00650"></a>00650 <span class="preprocessor"></span><span class="preprocessor">#define TIM8_BASE             (APB2PERIPH_BASE + 0x3400)</span>
<a name="l00651"></a>00651 <span class="preprocessor"></span><span class="preprocessor">#define USART1_BASE           (APB2PERIPH_BASE + 0x3800)</span>
<a name="l00652"></a>00652 <span class="preprocessor"></span><span class="preprocessor">#define ADC3_BASE             (APB2PERIPH_BASE + 0x3C00)</span>
<a name="l00653"></a>00653 <span class="preprocessor"></span>
<a name="l00654"></a>00654 <span class="preprocessor">#define SDIO_BASE             (PERIPH_BASE + 0x18000)</span>
<a name="l00655"></a>00655 <span class="preprocessor"></span>
<a name="l00656"></a>00656 <span class="preprocessor">#define DMA1_BASE             (AHBPERIPH_BASE + 0x0000)</span>
<a name="l00657"></a>00657 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel1_BASE    (AHBPERIPH_BASE + 0x0008)</span>
<a name="l00658"></a>00658 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel2_BASE    (AHBPERIPH_BASE + 0x001C)</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel3_BASE    (AHBPERIPH_BASE + 0x0030)</span>
<a name="l00660"></a>00660 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel4_BASE    (AHBPERIPH_BASE + 0x0044)</span>
<a name="l00661"></a>00661 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel5_BASE    (AHBPERIPH_BASE + 0x0058)</span>
<a name="l00662"></a>00662 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel6_BASE    (AHBPERIPH_BASE + 0x006C)</span>
<a name="l00663"></a>00663 <span class="preprocessor"></span><span class="preprocessor">#define DMA1_Channel7_BASE    (AHBPERIPH_BASE + 0x0080)</span>
<a name="l00664"></a>00664 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_BASE             (AHBPERIPH_BASE + 0x0400)</span>
<a name="l00665"></a>00665 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel1_BASE    (AHBPERIPH_BASE + 0x0408)</span>
<a name="l00666"></a>00666 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel2_BASE    (AHBPERIPH_BASE + 0x041C)</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel3_BASE    (AHBPERIPH_BASE + 0x0430)</span>
<a name="l00668"></a>00668 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel4_BASE    (AHBPERIPH_BASE + 0x0444)</span>
<a name="l00669"></a>00669 <span class="preprocessor"></span><span class="preprocessor">#define DMA2_Channel5_BASE    (AHBPERIPH_BASE + 0x0458)</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span><span class="preprocessor">#define RCC_BASE              (AHBPERIPH_BASE + 0x1000)</span>
<a name="l00671"></a>00671 <span class="preprocessor"></span><span class="preprocessor">#define CRC_BASE              (AHBPERIPH_BASE + 0x3000)</span>
<a name="l00672"></a>00672 <span class="preprocessor"></span>
<a name="l00673"></a>00673 <span class="comment">/* Flash registers base address */</span>
<a name="l00674"></a>00674 <span class="preprocessor">#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x2000)</span>
<a name="l00675"></a>00675 <span class="preprocessor"></span><span class="comment">/* Flash Option Bytes base address */</span>
<a name="l00676"></a>00676 <span class="preprocessor">#define OB_BASE               ((u32)0x1FFFF800)</span>
<a name="l00677"></a>00677 <span class="preprocessor"></span>
<a name="l00678"></a>00678 <span class="comment">/* FSMC Bankx registers base address */</span>
<a name="l00679"></a>00679 <span class="preprocessor">#define FSMC_Bank1_R_BASE     (FSMC_R_BASE + 0x0000)</span>
<a name="l00680"></a>00680 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_Bank1E_R_BASE    (FSMC_R_BASE + 0x0104)</span>
<a name="l00681"></a>00681 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_Bank2_R_BASE     (FSMC_R_BASE + 0x0060)</span>
<a name="l00682"></a>00682 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_Bank3_R_BASE     (FSMC_R_BASE + 0x0080)</span>
<a name="l00683"></a>00683 <span class="preprocessor"></span><span class="preprocessor">#define FSMC_Bank4_R_BASE     (FSMC_R_BASE + 0x00A0)</span>
<a name="l00684"></a>00684 <span class="preprocessor"></span>
<a name="l00685"></a>00685 <span class="comment">/* Debug MCU registers base address */</span>
<a name="l00686"></a>00686 <span class="preprocessor">#define DBGMCU_BASE          ((u32)0xE0042000)</span>
<a name="l00687"></a>00687 <span class="preprocessor"></span>
<a name="l00688"></a>00688 <span class="comment">/* System Control Space memory map */</span>
<a name="l00689"></a>00689 <span class="preprocessor">#define SCS_BASE              ((u32)0xE000E000)</span>
<a name="l00690"></a>00690 <span class="preprocessor"></span>
<a name="l00691"></a>00691 <span class="preprocessor">#define SysTick_BASE          (SCS_BASE + 0x0010)</span>
<a name="l00692"></a>00692 <span class="preprocessor"></span><span class="preprocessor">#define NVIC_BASE             (SCS_BASE + 0x0100)</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span><span class="preprocessor">#define SCB_BASE              (SCS_BASE + 0x0D00)</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span>
<a name="l00695"></a>00695 <span class="comment">/******************************************************************************/</span>
<a name="l00696"></a>00696 <span class="comment">/*                         Peripheral declaration                             */</span>
<a name="l00697"></a>00697 <span class="comment">/******************************************************************************/</span>
<a name="l00698"></a>00698 
<a name="l00699"></a>00699 <span class="comment">/*------------------------ Non Debug Mode ------------------------------------*/</span>
<a name="l00700"></a>00700 <span class="preprocessor">#ifndef DEBUG</span>
<a name="l00701"></a>00701 <span class="preprocessor"></span><span class="preprocessor">#ifdef _TIM2</span>
<a name="l00702"></a>00702 <span class="preprocessor"></span><span class="preprocessor">  #define TIM2                ((TIM_TypeDef *) TIM2_BASE)</span>
<a name="l00703"></a>00703 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_TIM2 */</span>
<a name="l00704"></a>00704 
<a name="l00705"></a>00705 <span class="preprocessor">#ifdef _TIM3</span>
<a name="l00706"></a>00706 <span class="preprocessor"></span><span class="preprocessor">  #define TIM3                ((TIM_TypeDef *) TIM3_BASE)</span>
<a name="l00707"></a>00707 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_TIM3 */</span>
<a name="l00708"></a>00708 
<a name="l00709"></a>00709 <span class="preprocessor">#ifdef _TIM4</span>
<a name="l00710"></a>00710 <span class="preprocessor"></span><span class="preprocessor">  #define TIM4                ((TIM_TypeDef *) TIM4_BASE)</span>
<a name="l00711"></a>00711 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_TIM4 */</span>
<a name="l00712"></a>00712 
<a name="l00713"></a>00713 <span class="preprocessor">#ifdef _TIM5</span>
<a name="l00714"></a>00714 <span class="preprocessor"></span><span class="preprocessor">  #define TIM5                ((TIM_TypeDef *) TIM5_BASE)</span>
<a name="l00715"></a>00715 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_TIM5 */</span>
<a name="l00716"></a>00716 
<a name="l00717"></a>00717 <span class="preprocessor">#ifdef _TIM6</span>
<a name="l00718"></a>00718 <span class="preprocessor"></span><span class="preprocessor">  #define TIM6                ((TIM_TypeDef *) TIM6_BASE)</span>
<a name="l00719"></a>00719 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_TIM6 */</span>
<a name="l00720"></a>00720 
<a name="l00721"></a>00721 <span class="preprocessor">#ifdef _TIM7</span>
<a name="l00722"></a>00722 <span class="preprocessor"></span><span class="preprocessor">  #define TIM7                ((TIM_TypeDef *) TIM7_BASE)</span>
<a name="l00723"></a>00723 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_TIM7 */</span>
<a name="l00724"></a>00724 
<a name="l00725"></a>00725 <span class="preprocessor">#ifdef _RTC</span>
<a name="l00726"></a>00726 <span class="preprocessor"></span><span class="preprocessor">  #define RTC                 ((RTC_TypeDef *) RTC_BASE)</span>
<a name="l00727"></a>00727 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_RTC */</span>
<a name="l00728"></a>00728 
<a name="l00729"></a>00729 <span class="preprocessor">#ifdef _WWDG</span>
<a name="l00730"></a>00730 <span class="preprocessor"></span><span class="preprocessor">  #define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span>
<a name="l00731"></a>00731 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_WWDG */</span>
<a name="l00732"></a>00732 
<a name="l00733"></a>00733 <span class="preprocessor">#ifdef _IWDG</span>
<a name="l00734"></a>00734 <span class="preprocessor"></span><span class="preprocessor">  #define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span>
<a name="l00735"></a>00735 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_IWDG */</span>
<a name="l00736"></a>00736 
<a name="l00737"></a>00737 <span class="preprocessor">#ifdef _SPI2</span>
<a name="l00738"></a>00738 <span class="preprocessor"></span><span class="preprocessor">  #define SPI2                ((SPI_TypeDef *) SPI2_BASE)</span>
<a name="l00739"></a>00739 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_SPI2 */</span>
<a name="l00740"></a>00740 
<a name="l00741"></a>00741 <span class="preprocessor">#ifdef _SPI3</span>
<a name="l00742"></a>00742 <span class="preprocessor"></span><span class="preprocessor">  #define SPI3                ((SPI_TypeDef *) SPI3_BASE)</span>
<a name="l00743"></a>00743 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_SPI3 */</span>
<a name="l00744"></a>00744 
<a name="l00745"></a>00745 <span class="preprocessor">#ifdef _USART2</span>
<a name="l00746"></a>00746 <span class="preprocessor"></span><span class="preprocessor">  #define USART2              ((USART_TypeDef *) USART2_BASE)</span>
<a name="l00747"></a>00747 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_USART2 */</span>
<a name="l00748"></a>00748 
<a name="l00749"></a>00749 <span class="preprocessor">#ifdef _USART3</span>
<a name="l00750"></a>00750 <span class="preprocessor"></span><span class="preprocessor">  #define USART3              ((USART_TypeDef *) USART3_BASE)</span>
<a name="l00751"></a>00751 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_USART3 */</span>
<a name="l00752"></a>00752 
<a name="l00753"></a>00753 <span class="preprocessor">#ifdef _UART4</span>
<a name="l00754"></a>00754 <span class="preprocessor"></span><span class="preprocessor">  #define UART4              ((USART_TypeDef *) UART4_BASE)</span>
<a name="l00755"></a>00755 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_UART4 */</span>
<a name="l00756"></a>00756 
<a name="l00757"></a>00757 <span class="preprocessor">#ifdef _UART5</span>
<a name="l00758"></a>00758 <span class="preprocessor"></span><span class="preprocessor">  #define UART5              ((USART_TypeDef *) UART5_BASE)</span>
<a name="l00759"></a>00759 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_USART5 */</span>
<a name="l00760"></a>00760 
<a name="l00761"></a>00761 <span class="preprocessor">#ifdef _I2C1</span>
<a name="l00762"></a>00762 <span class="preprocessor"></span><span class="preprocessor">  #define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span>
<a name="l00763"></a>00763 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_I2C1 */</span>
<a name="l00764"></a>00764 
<a name="l00765"></a>00765 <span class="preprocessor">#ifdef _I2C2</span>
<a name="l00766"></a>00766 <span class="preprocessor"></span><span class="preprocessor">  #define I2C2                ((I2C_TypeDef *) I2C2_BASE)</span>
<a name="l00767"></a>00767 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_I2C2 */</span>
<a name="l00768"></a>00768 
<a name="l00769"></a>00769 <span class="preprocessor">#ifdef _CAN</span>
<a name="l00770"></a>00770 <span class="preprocessor"></span><span class="preprocessor">  #define CAN                 ((CAN_TypeDef *) CAN_BASE)</span>
<a name="l00771"></a>00771 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_CAN */</span>
<a name="l00772"></a>00772 
<a name="l00773"></a>00773 <span class="preprocessor">#ifdef _BKP</span>
<a name="l00774"></a>00774 <span class="preprocessor"></span><span class="preprocessor">  #define BKP                 ((BKP_TypeDef *) BKP_BASE)</span>
<a name="l00775"></a>00775 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_BKP */</span>
<a name="l00776"></a>00776 
<a name="l00777"></a>00777 <span class="preprocessor">#ifdef _PWR</span>
<a name="l00778"></a>00778 <span class="preprocessor"></span><span class="preprocessor">  #define PWR                 ((PWR_TypeDef *) PWR_BASE)</span>
<a name="l00779"></a>00779 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_PWR */</span>
<a name="l00780"></a>00780 
<a name="l00781"></a>00781 <span class="preprocessor">#ifdef _DAC</span>
<a name="l00782"></a>00782 <span class="preprocessor"></span><span class="preprocessor">  #define DAC                 ((DAC_TypeDef *) DAC_BASE)</span>
<a name="l00783"></a>00783 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DAC */</span>
<a name="l00784"></a>00784 
<a name="l00785"></a>00785 <span class="preprocessor">#ifdef _AFIO</span>
<a name="l00786"></a>00786 <span class="preprocessor"></span><span class="preprocessor">  #define AFIO                ((AFIO_TypeDef *) AFIO_BASE)</span>
<a name="l00787"></a>00787 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_AFIO */</span>
<a name="l00788"></a>00788 
<a name="l00789"></a>00789 <span class="preprocessor">#ifdef _EXTI</span>
<a name="l00790"></a>00790 <span class="preprocessor"></span><span class="preprocessor">  #define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span>
<a name="l00791"></a>00791 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_EXTI */</span>
<a name="l00792"></a>00792 
<a name="l00793"></a>00793 <span class="preprocessor">#ifdef _GPIOA</span>
<a name="l00794"></a>00794 <span class="preprocessor"></span><span class="preprocessor">  #define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span>
<a name="l00795"></a>00795 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_GPIOA */</span>
<a name="l00796"></a>00796 
<a name="l00797"></a>00797 <span class="preprocessor">#ifdef _GPIOB</span>
<a name="l00798"></a>00798 <span class="preprocessor"></span><span class="preprocessor">  #define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span>
<a name="l00799"></a>00799 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_GPIOB */</span>
<a name="l00800"></a>00800 
<a name="l00801"></a>00801 <span class="preprocessor">#ifdef _GPIOC</span>
<a name="l00802"></a>00802 <span class="preprocessor"></span><span class="preprocessor">  #define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span>
<a name="l00803"></a>00803 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_GPIOC */</span>
<a name="l00804"></a>00804 
<a name="l00805"></a>00805 <span class="preprocessor">#ifdef _GPIOD</span>
<a name="l00806"></a>00806 <span class="preprocessor"></span><span class="preprocessor">  #define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)</span>
<a name="l00807"></a>00807 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_GPIOD */</span>
<a name="l00808"></a>00808 
<a name="l00809"></a>00809 <span class="preprocessor">#ifdef _GPIOE</span>
<a name="l00810"></a>00810 <span class="preprocessor"></span><span class="preprocessor">  #define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)</span>
<a name="l00811"></a>00811 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_GPIOE */</span>
<a name="l00812"></a>00812 
<a name="l00813"></a>00813 <span class="preprocessor">#ifdef _GPIOF</span>
<a name="l00814"></a>00814 <span class="preprocessor"></span><span class="preprocessor">  #define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)</span>
<a name="l00815"></a>00815 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_GPIOF */</span>
<a name="l00816"></a>00816 
<a name="l00817"></a>00817 <span class="preprocessor">#ifdef _GPIOG</span>
<a name="l00818"></a>00818 <span class="preprocessor"></span><span class="preprocessor">  #define GPIOG               ((GPIO_TypeDef *) GPIOG_BASE)</span>
<a name="l00819"></a>00819 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_GPIOG */</span>
<a name="l00820"></a>00820 
<a name="l00821"></a>00821 <span class="preprocessor">#ifdef _ADC1</span>
<a name="l00822"></a>00822 <span class="preprocessor"></span><span class="preprocessor">  #define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span>
<a name="l00823"></a>00823 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_ADC1 */</span>
<a name="l00824"></a>00824 
<a name="l00825"></a>00825 <span class="preprocessor">#ifdef _ADC2</span>
<a name="l00826"></a>00826 <span class="preprocessor"></span><span class="preprocessor">  #define ADC2                ((ADC_TypeDef *) ADC2_BASE)</span>
<a name="l00827"></a>00827 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_ADC2 */</span>
<a name="l00828"></a>00828 
<a name="l00829"></a>00829 <span class="preprocessor">#ifdef _TIM1</span>
<a name="l00830"></a>00830 <span class="preprocessor"></span><span class="preprocessor">  #define TIM1                ((TIM_TypeDef *) TIM1_BASE)</span>
<a name="l00831"></a>00831 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_TIM1 */</span>
<a name="l00832"></a>00832 
<a name="l00833"></a>00833 <span class="preprocessor">#ifdef _SPI1</span>
<a name="l00834"></a>00834 <span class="preprocessor"></span><span class="preprocessor">  #define SPI1                ((SPI_TypeDef *) SPI1_BASE)</span>
<a name="l00835"></a>00835 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_SPI1 */</span>
<a name="l00836"></a>00836 
<a name="l00837"></a>00837 <span class="preprocessor">#ifdef _TIM8</span>
<a name="l00838"></a>00838 <span class="preprocessor"></span><span class="preprocessor">  #define TIM8                ((TIM_TypeDef *) TIM8_BASE)</span>
<a name="l00839"></a>00839 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_TIM8 */</span>
<a name="l00840"></a>00840 
<a name="l00841"></a>00841 <span class="preprocessor">#ifdef _USART1</span>
<a name="l00842"></a>00842 <span class="preprocessor"></span><span class="preprocessor">  #define USART1              ((USART_TypeDef *) USART1_BASE)</span>
<a name="l00843"></a>00843 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_USART1 */</span>
<a name="l00844"></a>00844 
<a name="l00845"></a>00845 <span class="preprocessor">#ifdef _ADC3</span>
<a name="l00846"></a>00846 <span class="preprocessor"></span><span class="preprocessor">  #define ADC3                ((ADC_TypeDef *) ADC3_BASE)</span>
<a name="l00847"></a>00847 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_ADC3 */</span>
<a name="l00848"></a>00848 
<a name="l00849"></a>00849 <span class="preprocessor">#ifdef _SDIO</span>
<a name="l00850"></a>00850 <span class="preprocessor"></span><span class="preprocessor">  #define SDIO                ((SDIO_TypeDef *) SDIO_BASE)</span>
<a name="l00851"></a>00851 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_SDIO */</span>
<a name="l00852"></a>00852 
<a name="l00853"></a>00853 <span class="preprocessor">#ifdef _DMA</span>
<a name="l00854"></a>00854 <span class="preprocessor"></span><span class="preprocessor">  #define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span>
<a name="l00855"></a>00855 <span class="preprocessor"></span><span class="preprocessor">  #define DMA2                ((DMA_TypeDef *) DMA2_BASE)</span>
<a name="l00856"></a>00856 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA */</span>
<a name="l00857"></a>00857 
<a name="l00858"></a>00858 <span class="preprocessor">#ifdef _DMA1_Channel1</span>
<a name="l00859"></a>00859 <span class="preprocessor"></span><span class="preprocessor">  #define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)</span>
<a name="l00860"></a>00860 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel1 */</span>
<a name="l00861"></a>00861 
<a name="l00862"></a>00862 <span class="preprocessor">#ifdef _DMA1_Channel2</span>
<a name="l00863"></a>00863 <span class="preprocessor"></span><span class="preprocessor">  #define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)</span>
<a name="l00864"></a>00864 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel2 */</span>
<a name="l00865"></a>00865 
<a name="l00866"></a>00866 <span class="preprocessor">#ifdef _DMA1_Channel3</span>
<a name="l00867"></a>00867 <span class="preprocessor"></span><span class="preprocessor">  #define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)</span>
<a name="l00868"></a>00868 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel3 */</span>
<a name="l00869"></a>00869 
<a name="l00870"></a>00870 <span class="preprocessor">#ifdef _DMA1_Channel4</span>
<a name="l00871"></a>00871 <span class="preprocessor"></span><span class="preprocessor">  #define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)</span>
<a name="l00872"></a>00872 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel4 */</span>
<a name="l00873"></a>00873 
<a name="l00874"></a>00874 <span class="preprocessor">#ifdef _DMA1_Channel5</span>
<a name="l00875"></a>00875 <span class="preprocessor"></span><span class="preprocessor">  #define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)</span>
<a name="l00876"></a>00876 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel5 */</span>
<a name="l00877"></a>00877 
<a name="l00878"></a>00878 <span class="preprocessor">#ifdef _DMA1_Channel6</span>
<a name="l00879"></a>00879 <span class="preprocessor"></span><span class="preprocessor">  #define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)</span>
<a name="l00880"></a>00880 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel6 */</span>
<a name="l00881"></a>00881 
<a name="l00882"></a>00882 <span class="preprocessor">#ifdef _DMA1_Channel7</span>
<a name="l00883"></a>00883 <span class="preprocessor"></span><span class="preprocessor">  #define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)</span>
<a name="l00884"></a>00884 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel7 */</span>
<a name="l00885"></a>00885 
<a name="l00886"></a>00886 <span class="preprocessor">#ifdef _DMA2_Channel1</span>
<a name="l00887"></a>00887 <span class="preprocessor"></span><span class="preprocessor">  #define DMA2_Channel1       ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)</span>
<a name="l00888"></a>00888 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA2_Channel1 */</span>
<a name="l00889"></a>00889 
<a name="l00890"></a>00890 <span class="preprocessor">#ifdef _DMA2_Channel2</span>
<a name="l00891"></a>00891 <span class="preprocessor"></span><span class="preprocessor">  #define DMA2_Channel2       ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)</span>
<a name="l00892"></a>00892 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA2_Channel2 */</span>
<a name="l00893"></a>00893 
<a name="l00894"></a>00894 <span class="preprocessor">#ifdef _DMA2_Channel3</span>
<a name="l00895"></a>00895 <span class="preprocessor"></span><span class="preprocessor">  #define DMA2_Channel3       ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)</span>
<a name="l00896"></a>00896 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA2_Channel3 */</span>
<a name="l00897"></a>00897 
<a name="l00898"></a>00898 <span class="preprocessor">#ifdef _DMA2_Channel4</span>
<a name="l00899"></a>00899 <span class="preprocessor"></span><span class="preprocessor">  #define DMA2_Channel4       ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)</span>
<a name="l00900"></a>00900 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA2_Channel4 */</span>
<a name="l00901"></a>00901 
<a name="l00902"></a>00902 <span class="preprocessor">#ifdef _DMA2_Channel5</span>
<a name="l00903"></a>00903 <span class="preprocessor"></span><span class="preprocessor">  #define DMA2_Channel5       ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)</span>
<a name="l00904"></a>00904 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DMA2_Channel5 */</span>
<a name="l00905"></a>00905 
<a name="l00906"></a>00906 <span class="preprocessor">#ifdef _RCC</span>
<a name="l00907"></a>00907 <span class="preprocessor"></span><span class="preprocessor">  #define RCC                 ((RCC_TypeDef *) RCC_BASE)</span>
<a name="l00908"></a>00908 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_RCC */</span>
<a name="l00909"></a>00909 
<a name="l00910"></a>00910 <span class="preprocessor">#ifdef _CRC</span>
<a name="l00911"></a>00911 <span class="preprocessor"></span><span class="preprocessor">  #define CRC                 ((CRC_TypeDef *) CRC_BASE)</span>
<a name="l00912"></a>00912 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_CRC */</span>
<a name="l00913"></a>00913 
<a name="l00914"></a>00914 <span class="preprocessor">#ifdef _FLASH</span>
<a name="l00915"></a>00915 <span class="preprocessor"></span><span class="preprocessor">  #define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span>
<a name="l00916"></a>00916 <span class="preprocessor"></span><span class="preprocessor">  #define OB                  ((OB_TypeDef *) OB_BASE) </span>
<a name="l00917"></a>00917 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_FLASH */</span>
<a name="l00918"></a>00918 
<a name="l00919"></a>00919 <span class="preprocessor">#ifdef _FSMC</span>
<a name="l00920"></a>00920 <span class="preprocessor"></span><span class="preprocessor">  #define FSMC_Bank1          ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)</span>
<a name="l00921"></a>00921 <span class="preprocessor"></span><span class="preprocessor">  #define FSMC_Bank1E         ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)</span>
<a name="l00922"></a>00922 <span class="preprocessor"></span><span class="preprocessor">  #define FSMC_Bank2          ((FSMC_Bank2_TypeDef *) FSMC_Bank2_R_BASE)</span>
<a name="l00923"></a>00923 <span class="preprocessor"></span><span class="preprocessor">  #define FSMC_Bank3          ((FSMC_Bank3_TypeDef *) FSMC_Bank3_R_BASE)</span>
<a name="l00924"></a>00924 <span class="preprocessor"></span><span class="preprocessor">  #define FSMC_Bank4          ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE)</span>
<a name="l00925"></a>00925 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_FSMC */</span>
<a name="l00926"></a>00926 
<a name="l00927"></a>00927 <span class="preprocessor">#ifdef _DBGMCU</span>
<a name="l00928"></a>00928 <span class="preprocessor"></span><span class="preprocessor">  #define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span>
<a name="l00929"></a>00929 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_DBGMCU */</span>
<a name="l00930"></a>00930 
<a name="l00931"></a>00931 <span class="preprocessor">#ifdef _SysTick</span>
<a name="l00932"></a>00932 <span class="preprocessor"></span><span class="preprocessor">  #define SysTick             ((SysTick_TypeDef *) SysTick_BASE)</span>
<a name="l00933"></a>00933 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_SysTick */</span>
<a name="l00934"></a>00934 
<a name="l00935"></a>00935 <span class="preprocessor">#ifdef _NVIC</span>
<a name="l00936"></a>00936 <span class="preprocessor"></span><span class="preprocessor">  #define NVIC                ((NVIC_TypeDef *) NVIC_BASE)</span>
<a name="l00937"></a>00937 <span class="preprocessor"></span><span class="preprocessor">  #define SCB                 ((SCB_TypeDef *) SCB_BASE)  </span>
<a name="l00938"></a>00938 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/*_NVIC */</span>
<a name="l00939"></a>00939 
<a name="l00940"></a>00940 <span class="comment">/*------------------------ Debug Mode ----------------------------------------*/</span>
<a name="l00941"></a>00941 <span class="preprocessor">#else   </span><span class="comment">/* DEBUG */</span>
<a name="l00942"></a>00942 <span class="preprocessor">#ifdef _TIM2</span>
<a name="l00943"></a>00943 <span class="preprocessor"></span>  EXT TIM_TypeDef             *TIM2;
<a name="l00944"></a>00944 <span class="preprocessor">#endif </span><span class="comment">/*_TIM2 */</span>
<a name="l00945"></a>00945 
<a name="l00946"></a>00946 <span class="preprocessor">#ifdef _TIM3</span>
<a name="l00947"></a>00947 <span class="preprocessor"></span>  EXT TIM_TypeDef             *TIM3;
<a name="l00948"></a>00948 <span class="preprocessor">#endif </span><span class="comment">/*_TIM3 */</span>
<a name="l00949"></a>00949 
<a name="l00950"></a>00950 <span class="preprocessor">#ifdef _TIM4</span>
<a name="l00951"></a>00951 <span class="preprocessor"></span>  EXT TIM_TypeDef             *TIM4;
<a name="l00952"></a>00952 <span class="preprocessor">#endif </span><span class="comment">/*_TIM4 */</span>
<a name="l00953"></a>00953 
<a name="l00954"></a>00954 <span class="preprocessor">#ifdef _TIM5</span>
<a name="l00955"></a>00955 <span class="preprocessor"></span>  EXT TIM_TypeDef             *TIM5;
<a name="l00956"></a>00956 <span class="preprocessor">#endif </span><span class="comment">/*_TIM5 */</span>
<a name="l00957"></a>00957 
<a name="l00958"></a>00958 <span class="preprocessor">#ifdef _TIM6</span>
<a name="l00959"></a>00959 <span class="preprocessor"></span>  EXT TIM_TypeDef             *TIM6;
<a name="l00960"></a>00960 <span class="preprocessor">#endif </span><span class="comment">/*_TIM6 */</span>
<a name="l00961"></a>00961 
<a name="l00962"></a>00962 <span class="preprocessor">#ifdef _TIM7</span>
<a name="l00963"></a>00963 <span class="preprocessor"></span>  EXT TIM_TypeDef             *TIM7;
<a name="l00964"></a>00964 <span class="preprocessor">#endif </span><span class="comment">/*_TIM7 */</span>
<a name="l00965"></a>00965 
<a name="l00966"></a>00966 <span class="preprocessor">#ifdef _RTC</span>
<a name="l00967"></a>00967 <span class="preprocessor"></span>  EXT RTC_TypeDef             *RTC;
<a name="l00968"></a>00968 <span class="preprocessor">#endif </span><span class="comment">/*_RTC */</span>
<a name="l00969"></a>00969 
<a name="l00970"></a>00970 <span class="preprocessor">#ifdef _WWDG</span>
<a name="l00971"></a>00971 <span class="preprocessor"></span>  EXT WWDG_TypeDef            *WWDG;
<a name="l00972"></a>00972 <span class="preprocessor">#endif </span><span class="comment">/*_WWDG */</span>
<a name="l00973"></a>00973 
<a name="l00974"></a>00974 <span class="preprocessor">#ifdef _IWDG</span>
<a name="l00975"></a>00975 <span class="preprocessor"></span>  EXT IWDG_TypeDef            *IWDG;
<a name="l00976"></a>00976 <span class="preprocessor">#endif </span><span class="comment">/*_IWDG */</span>
<a name="l00977"></a>00977 
<a name="l00978"></a>00978 <span class="preprocessor">#ifdef _SPI2</span>
<a name="l00979"></a>00979 <span class="preprocessor"></span>  EXT SPI_TypeDef             *SPI2;
<a name="l00980"></a>00980 <span class="preprocessor">#endif </span><span class="comment">/*_SPI2 */</span>
<a name="l00981"></a>00981 
<a name="l00982"></a>00982 <span class="preprocessor">#ifdef _SPI3</span>
<a name="l00983"></a>00983 <span class="preprocessor"></span>  EXT SPI_TypeDef             *SPI3;
<a name="l00984"></a>00984 <span class="preprocessor">#endif </span><span class="comment">/*_SPI3 */</span>
<a name="l00985"></a>00985 
<a name="l00986"></a>00986 <span class="preprocessor">#ifdef _USART2</span>
<a name="l00987"></a>00987 <span class="preprocessor"></span>  EXT USART_TypeDef           *USART2;
<a name="l00988"></a>00988 <span class="preprocessor">#endif </span><span class="comment">/*_USART2 */</span>
<a name="l00989"></a>00989 
<a name="l00990"></a>00990 <span class="preprocessor">#ifdef _USART3</span>
<a name="l00991"></a>00991 <span class="preprocessor"></span>  EXT USART_TypeDef           *USART3;
<a name="l00992"></a>00992 <span class="preprocessor">#endif </span><span class="comment">/*_USART3 */</span>
<a name="l00993"></a>00993 
<a name="l00994"></a>00994 <span class="preprocessor">#ifdef _UART4</span>
<a name="l00995"></a>00995 <span class="preprocessor"></span>  EXT USART_TypeDef           *UART4;
<a name="l00996"></a>00996 <span class="preprocessor">#endif </span><span class="comment">/*_UART4 */</span>
<a name="l00997"></a>00997 
<a name="l00998"></a>00998 <span class="preprocessor">#ifdef _UART5</span>
<a name="l00999"></a>00999 <span class="preprocessor"></span>  EXT USART_TypeDef           *UART5;
<a name="l01000"></a>01000 <span class="preprocessor">#endif </span><span class="comment">/*_UART5 */</span>
<a name="l01001"></a>01001 
<a name="l01002"></a>01002 <span class="preprocessor">#ifdef _I2C1</span>
<a name="l01003"></a>01003 <span class="preprocessor"></span>  EXT I2C_TypeDef             *I2C1;
<a name="l01004"></a>01004 <span class="preprocessor">#endif </span><span class="comment">/*_I2C1 */</span>
<a name="l01005"></a>01005 
<a name="l01006"></a>01006 <span class="preprocessor">#ifdef _I2C2</span>
<a name="l01007"></a>01007 <span class="preprocessor"></span>  EXT I2C_TypeDef             *I2C2;
<a name="l01008"></a>01008 <span class="preprocessor">#endif </span><span class="comment">/*_I2C2 */</span>
<a name="l01009"></a>01009 
<a name="l01010"></a>01010 <span class="preprocessor">#ifdef _CAN</span>
<a name="l01011"></a>01011 <span class="preprocessor"></span>  EXT CAN_TypeDef             *CAN;
<a name="l01012"></a>01012 <span class="preprocessor">#endif </span><span class="comment">/*_CAN */</span>
<a name="l01013"></a>01013 
<a name="l01014"></a>01014 <span class="preprocessor">#ifdef _BKP</span>
<a name="l01015"></a>01015 <span class="preprocessor"></span>  EXT BKP_TypeDef             *BKP;
<a name="l01016"></a>01016 <span class="preprocessor">#endif </span><span class="comment">/*_BKP */</span>
<a name="l01017"></a>01017 
<a name="l01018"></a>01018 <span class="preprocessor">#ifdef _PWR</span>
<a name="l01019"></a>01019 <span class="preprocessor"></span>  EXT PWR_TypeDef             *PWR;
<a name="l01020"></a>01020 <span class="preprocessor">#endif </span><span class="comment">/*_PWR */</span>
<a name="l01021"></a>01021 
<a name="l01022"></a>01022 <span class="preprocessor">#ifdef _DAC</span>
<a name="l01023"></a>01023 <span class="preprocessor"></span>  EXT DAC_TypeDef             *DAC;
<a name="l01024"></a>01024 <span class="preprocessor">#endif </span><span class="comment">/*_DAC */</span>
<a name="l01025"></a>01025 
<a name="l01026"></a>01026 <span class="preprocessor">#ifdef _AFIO</span>
<a name="l01027"></a>01027 <span class="preprocessor"></span>  EXT AFIO_TypeDef            *AFIO;
<a name="l01028"></a>01028 <span class="preprocessor">#endif </span><span class="comment">/*_AFIO */</span>
<a name="l01029"></a>01029 
<a name="l01030"></a>01030 <span class="preprocessor">#ifdef _EXTI</span>
<a name="l01031"></a>01031 <span class="preprocessor"></span>  EXT EXTI_TypeDef            *EXTI;
<a name="l01032"></a>01032 <span class="preprocessor">#endif </span><span class="comment">/*_EXTI */</span>
<a name="l01033"></a>01033 
<a name="l01034"></a>01034 <span class="preprocessor">#ifdef _GPIOA</span>
<a name="l01035"></a>01035 <span class="preprocessor"></span>  EXT GPIO_TypeDef            *GPIOA;
<a name="l01036"></a>01036 <span class="preprocessor">#endif </span><span class="comment">/*_GPIOA */</span>
<a name="l01037"></a>01037 
<a name="l01038"></a>01038 <span class="preprocessor">#ifdef _GPIOB</span>
<a name="l01039"></a>01039 <span class="preprocessor"></span>  EXT GPIO_TypeDef            *GPIOB;
<a name="l01040"></a>01040 <span class="preprocessor">#endif </span><span class="comment">/*_GPIOB */</span>
<a name="l01041"></a>01041 
<a name="l01042"></a>01042 <span class="preprocessor">#ifdef _GPIOC</span>
<a name="l01043"></a>01043 <span class="preprocessor"></span>  EXT GPIO_TypeDef            *GPIOC;
<a name="l01044"></a>01044 <span class="preprocessor">#endif </span><span class="comment">/*_GPIOC */</span>
<a name="l01045"></a>01045 
<a name="l01046"></a>01046 <span class="preprocessor">#ifdef _GPIOD</span>
<a name="l01047"></a>01047 <span class="preprocessor"></span>  EXT GPIO_TypeDef            *GPIOD;
<a name="l01048"></a>01048 <span class="preprocessor">#endif </span><span class="comment">/*_GPIOD */</span>
<a name="l01049"></a>01049 
<a name="l01050"></a>01050 <span class="preprocessor">#ifdef _GPIOE</span>
<a name="l01051"></a>01051 <span class="preprocessor"></span>  EXT GPIO_TypeDef            *GPIOE;
<a name="l01052"></a>01052 <span class="preprocessor">#endif </span><span class="comment">/*_GPIOE */</span>
<a name="l01053"></a>01053 
<a name="l01054"></a>01054 <span class="preprocessor">#ifdef _GPIOF</span>
<a name="l01055"></a>01055 <span class="preprocessor"></span>  EXT GPIO_TypeDef            *GPIOF;
<a name="l01056"></a>01056 <span class="preprocessor">#endif </span><span class="comment">/*_GPIOF */</span>
<a name="l01057"></a>01057 
<a name="l01058"></a>01058 <span class="preprocessor">#ifdef _GPIOG</span>
<a name="l01059"></a>01059 <span class="preprocessor"></span>  EXT GPIO_TypeDef            *GPIOG;
<a name="l01060"></a>01060 <span class="preprocessor">#endif </span><span class="comment">/*_GPIOG */</span>
<a name="l01061"></a>01061 
<a name="l01062"></a>01062 <span class="preprocessor">#ifdef _ADC1</span>
<a name="l01063"></a>01063 <span class="preprocessor"></span>  EXT ADC_TypeDef             *ADC1;
<a name="l01064"></a>01064 <span class="preprocessor">#endif </span><span class="comment">/*_ADC1 */</span>
<a name="l01065"></a>01065 
<a name="l01066"></a>01066 <span class="preprocessor">#ifdef _ADC2</span>
<a name="l01067"></a>01067 <span class="preprocessor"></span>  EXT ADC_TypeDef             *ADC2;
<a name="l01068"></a>01068 <span class="preprocessor">#endif </span><span class="comment">/*_ADC2 */</span>
<a name="l01069"></a>01069 
<a name="l01070"></a>01070 <span class="preprocessor">#ifdef _TIM1</span>
<a name="l01071"></a>01071 <span class="preprocessor"></span>  EXT TIM_TypeDef             *TIM1;
<a name="l01072"></a>01072 <span class="preprocessor">#endif </span><span class="comment">/*_TIM1 */</span>
<a name="l01073"></a>01073 
<a name="l01074"></a>01074 <span class="preprocessor">#ifdef _SPI1</span>
<a name="l01075"></a>01075 <span class="preprocessor"></span>  EXT SPI_TypeDef             *SPI1;
<a name="l01076"></a>01076 <span class="preprocessor">#endif </span><span class="comment">/*_SPI1 */</span>
<a name="l01077"></a>01077 
<a name="l01078"></a>01078 <span class="preprocessor">#ifdef _TIM8</span>
<a name="l01079"></a>01079 <span class="preprocessor"></span>  EXT TIM_TypeDef             *TIM8;
<a name="l01080"></a>01080 <span class="preprocessor">#endif </span><span class="comment">/*_TIM8 */</span>
<a name="l01081"></a>01081 
<a name="l01082"></a>01082 <span class="preprocessor">#ifdef _USART1</span>
<a name="l01083"></a>01083 <span class="preprocessor"></span>  EXT USART_TypeDef           *USART1;
<a name="l01084"></a>01084 <span class="preprocessor">#endif </span><span class="comment">/*_USART1 */</span>
<a name="l01085"></a>01085 
<a name="l01086"></a>01086 <span class="preprocessor">#ifdef _ADC3</span>
<a name="l01087"></a>01087 <span class="preprocessor"></span>  EXT ADC_TypeDef             *ADC3;
<a name="l01088"></a>01088 <span class="preprocessor">#endif </span><span class="comment">/*_ADC3 */</span>
<a name="l01089"></a>01089 
<a name="l01090"></a>01090 <span class="preprocessor">#ifdef _SDIO</span>
<a name="l01091"></a>01091 <span class="preprocessor"></span>  EXT SDIO_TypeDef            *SDIO;
<a name="l01092"></a>01092 <span class="preprocessor">#endif </span><span class="comment">/*_SDIO */</span>
<a name="l01093"></a>01093 
<a name="l01094"></a>01094 <span class="preprocessor">#ifdef _DMA</span>
<a name="l01095"></a>01095 <span class="preprocessor"></span>  EXT DMA_TypeDef             *DMA1;
<a name="l01096"></a>01096   EXT DMA_TypeDef             *DMA2;
<a name="l01097"></a>01097 <span class="preprocessor">#endif </span><span class="comment">/*_DMA */</span>
<a name="l01098"></a>01098 
<a name="l01099"></a>01099 <span class="preprocessor">#ifdef _DMA1_Channel1</span>
<a name="l01100"></a>01100 <span class="preprocessor"></span>  EXT DMA_Channel_TypeDef     *DMA1_Channel1;
<a name="l01101"></a>01101 <span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel1 */</span>
<a name="l01102"></a>01102 
<a name="l01103"></a>01103 <span class="preprocessor">#ifdef _DMA1_Channel2</span>
<a name="l01104"></a>01104 <span class="preprocessor"></span>  EXT DMA_Channel_TypeDef     *DMA1_Channel2;
<a name="l01105"></a>01105 <span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel2 */</span>
<a name="l01106"></a>01106 
<a name="l01107"></a>01107 <span class="preprocessor">#ifdef _DMA1_Channel3</span>
<a name="l01108"></a>01108 <span class="preprocessor"></span>  EXT DMA_Channel_TypeDef     *DMA1_Channel3;
<a name="l01109"></a>01109 <span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel3 */</span>
<a name="l01110"></a>01110 
<a name="l01111"></a>01111 <span class="preprocessor">#ifdef _DMA1_Channel4</span>
<a name="l01112"></a>01112 <span class="preprocessor"></span>  EXT DMA_Channel_TypeDef     *DMA1_Channel4;
<a name="l01113"></a>01113 <span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel4 */</span>
<a name="l01114"></a>01114 
<a name="l01115"></a>01115 <span class="preprocessor">#ifdef _DMA1_Channel5</span>
<a name="l01116"></a>01116 <span class="preprocessor"></span>  EXT DMA_Channel_TypeDef     *DMA1_Channel5;
<a name="l01117"></a>01117 <span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel5 */</span>
<a name="l01118"></a>01118 
<a name="l01119"></a>01119 <span class="preprocessor">#ifdef _DMA1_Channel6</span>
<a name="l01120"></a>01120 <span class="preprocessor"></span>  EXT DMA_Channel_TypeDef     *DMA1_Channel6;
<a name="l01121"></a>01121 <span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel6 */</span>
<a name="l01122"></a>01122 
<a name="l01123"></a>01123 <span class="preprocessor">#ifdef _DMA1_Channel7</span>
<a name="l01124"></a>01124 <span class="preprocessor"></span>  EXT DMA_Channel_TypeDef     *DMA1_Channel7;
<a name="l01125"></a>01125 <span class="preprocessor">#endif </span><span class="comment">/*_DMA1_Channel7 */</span>
<a name="l01126"></a>01126 
<a name="l01127"></a>01127 <span class="preprocessor">#ifdef _DMA2_Channel1</span>
<a name="l01128"></a>01128 <span class="preprocessor"></span>  EXT DMA_Channel_TypeDef     *DMA2_Channel1;
<a name="l01129"></a>01129 <span class="preprocessor">#endif </span><span class="comment">/*_DMA2_Channel1 */</span>
<a name="l01130"></a>01130 
<a name="l01131"></a>01131 <span class="preprocessor">#ifdef _DMA2_Channel2</span>
<a name="l01132"></a>01132 <span class="preprocessor"></span>  EXT DMA_Channel_TypeDef     *DMA2_Channel2;
<a name="l01133"></a>01133 <span class="preprocessor">#endif </span><span class="comment">/*_DMA2_Channel2 */</span>
<a name="l01134"></a>01134 
<a name="l01135"></a>01135 <span class="preprocessor">#ifdef _DMA2_Channel3</span>
<a name="l01136"></a>01136 <span class="preprocessor"></span>  EXT DMA_Channel_TypeDef     *DMA2_Channel3;
<a name="l01137"></a>01137 <span class="preprocessor">#endif </span><span class="comment">/*_DMA2_Channel3 */</span>
<a name="l01138"></a>01138 
<a name="l01139"></a>01139 <span class="preprocessor">#ifdef _DMA2_Channel4</span>
<a name="l01140"></a>01140 <span class="preprocessor"></span>  EXT DMA_Channel_TypeDef     *DMA2_Channel4;
<a name="l01141"></a>01141 <span class="preprocessor">#endif </span><span class="comment">/*_DMA2_Channel4 */</span>
<a name="l01142"></a>01142 
<a name="l01143"></a>01143 <span class="preprocessor">#ifdef _DMA2_Channel5</span>
<a name="l01144"></a>01144 <span class="preprocessor"></span>  EXT DMA_Channel_TypeDef     *DMA2_Channel5;
<a name="l01145"></a>01145 <span class="preprocessor">#endif </span><span class="comment">/*_DMA2_Channel5 */</span>
<a name="l01146"></a>01146 
<a name="l01147"></a>01147 <span class="preprocessor">#ifdef _RCC</span>
<a name="l01148"></a>01148 <span class="preprocessor"></span>  EXT RCC_TypeDef             *RCC;
<a name="l01149"></a>01149 <span class="preprocessor">#endif </span><span class="comment">/*_RCC */</span>
<a name="l01150"></a>01150 
<a name="l01151"></a>01151 <span class="preprocessor">#ifdef _CRC</span>
<a name="l01152"></a>01152 <span class="preprocessor"></span>  EXT CRC_TypeDef             *CRC;
<a name="l01153"></a>01153 <span class="preprocessor">#endif </span><span class="comment">/*_CRC */</span>
<a name="l01154"></a>01154 
<a name="l01155"></a>01155 <span class="preprocessor">#ifdef _FLASH</span>
<a name="l01156"></a>01156 <span class="preprocessor"></span>  EXT FLASH_TypeDef            *FLASH;
<a name="l01157"></a>01157   EXT OB_TypeDef               *OB;  
<a name="l01158"></a>01158 <span class="preprocessor">#endif </span><span class="comment">/*_FLASH */</span>
<a name="l01159"></a>01159 
<a name="l01160"></a>01160 <span class="preprocessor">#ifdef _FSMC</span>
<a name="l01161"></a>01161 <span class="preprocessor"></span>  EXT FSMC_Bank1_TypeDef      *FSMC_Bank1;
<a name="l01162"></a>01162   EXT FSMC_Bank1E_TypeDef     *FSMC_Bank1E;
<a name="l01163"></a>01163   EXT FSMC_Bank2_TypeDef      *FSMC_Bank2;
<a name="l01164"></a>01164   EXT FSMC_Bank3_TypeDef      *FSMC_Bank3;
<a name="l01165"></a>01165   EXT FSMC_Bank4_TypeDef      *FSMC_Bank4;
<a name="l01166"></a>01166 <span class="preprocessor">#endif </span><span class="comment">/*_FSMC */</span>
<a name="l01167"></a>01167 
<a name="l01168"></a>01168 <span class="preprocessor">#ifdef _DBGMCU</span>
<a name="l01169"></a>01169 <span class="preprocessor"></span>  EXT DBGMCU_TypeDef          *DBGMCU;
<a name="l01170"></a>01170 <span class="preprocessor">#endif </span><span class="comment">/*_DBGMCU */</span>
<a name="l01171"></a>01171 
<a name="l01172"></a>01172 <span class="preprocessor">#ifdef _SysTick</span>
<a name="l01173"></a>01173 <span class="preprocessor"></span>  EXT SysTick_TypeDef         *SysTick;
<a name="l01174"></a>01174 <span class="preprocessor">#endif </span><span class="comment">/*_SysTick */</span>
<a name="l01175"></a>01175 
<a name="l01176"></a>01176 <span class="preprocessor">#ifdef _NVIC</span>
<a name="l01177"></a>01177 <span class="preprocessor"></span>  EXT NVIC_TypeDef            *NVIC;
<a name="l01178"></a>01178   EXT SCB_TypeDef             *SCB;
<a name="l01179"></a>01179 <span class="preprocessor">#endif </span><span class="comment">/*_NVIC */</span>
<a name="l01180"></a>01180 
<a name="l01181"></a>01181 <span class="preprocessor">#endif  </span><span class="comment">/* DEBUG */</span>
<a name="l01182"></a>01182 
<a name="l01183"></a>01183 <span class="comment">/* Exported constants --------------------------------------------------------*/</span>
<a name="l01184"></a>01184 <span class="comment">/******************************************************************************/</span>
<a name="l01185"></a>01185 <span class="comment">/*                                                                            */</span>
<a name="l01186"></a>01186 <span class="comment">/*                          CRC calculation unit                              */</span>
<a name="l01187"></a>01187 <span class="comment">/*                                                                            */</span>
<a name="l01188"></a>01188 <span class="comment">/******************************************************************************/</span>
<a name="l01189"></a>01189 
<a name="l01190"></a>01190 <span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span>
<a name="l01191"></a>01191 <span class="preprocessor">#define  CRC_DR_DR                           ((u32)0xFFFFFFFF) </span><span class="comment">/* Data register bits */</span>
<a name="l01192"></a>01192 
<a name="l01193"></a>01193 
<a name="l01194"></a>01194 <span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span>
<a name="l01195"></a>01195 <span class="preprocessor">#define  CRC_IDR_IDR                         ((u8)0xFF)        </span><span class="comment">/* General-purpose 8-bit data register bits */</span>
<a name="l01196"></a>01196 
<a name="l01197"></a>01197 
<a name="l01198"></a>01198 <span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span>
<a name="l01199"></a>01199 <span class="preprocessor">#define  CRC_CR_RESET                        ((u8)0x01)        </span><span class="comment">/* RESET bit */</span>
<a name="l01200"></a>01200 
<a name="l01201"></a>01201 
<a name="l01202"></a>01202 
<a name="l01203"></a>01203 <span class="comment">/******************************************************************************/</span>
<a name="l01204"></a>01204 <span class="comment">/*                                                                            */</span>
<a name="l01205"></a>01205 <span class="comment">/*                             Power Control                                  */</span>
<a name="l01206"></a>01206 <span class="comment">/*                                                                            */</span>
<a name="l01207"></a>01207 <span class="comment">/******************************************************************************/</span>
<a name="l01208"></a>01208 
<a name="l01209"></a>01209 <span class="comment">/********************  Bit definition for PWR_CR register  ********************/</span>
<a name="l01210"></a>01210 <span class="preprocessor">#define  PWR_CR_LPDS                         ((u16)0x0001)     </span><span class="comment">/* Low-Power Deepsleep */</span>
<a name="l01211"></a>01211 <span class="preprocessor">#define  PWR_CR_PDDS                         ((u16)0x0002)     </span><span class="comment">/* Power Down Deepsleep */</span>
<a name="l01212"></a>01212 <span class="preprocessor">#define  PWR_CR_CWUF                         ((u16)0x0004)     </span><span class="comment">/* Clear Wakeup Flag */</span>
<a name="l01213"></a>01213 <span class="preprocessor">#define  PWR_CR_CSBF                         ((u16)0x0008)     </span><span class="comment">/* Clear Standby Flag */</span>
<a name="l01214"></a>01214 <span class="preprocessor">#define  PWR_CR_PVDE                         ((u16)0x0010)     </span><span class="comment">/* Power Voltage Detector Enable */</span>
<a name="l01215"></a>01215 
<a name="l01216"></a>01216 <span class="preprocessor">#define  PWR_CR_PLS                          ((u16)0x00E0)     </span><span class="comment">/* PLS[2:0] bits (PVD Level Selection) */</span>
<a name="l01217"></a>01217 <span class="preprocessor">#define  PWR_CR_PLS_0                        ((u16)0x0020)     </span><span class="comment">/* Bit 0 */</span>
<a name="l01218"></a>01218 <span class="preprocessor">#define  PWR_CR_PLS_1                        ((u16)0x0040)     </span><span class="comment">/* Bit 1 */</span>
<a name="l01219"></a>01219 <span class="preprocessor">#define  PWR_CR_PLS_2                        ((u16)0x0080)     </span><span class="comment">/* Bit 2 */</span>
<a name="l01220"></a>01220 
<a name="l01221"></a>01221 <span class="comment">/* PVD level configuration */</span>
<a name="l01222"></a>01222 <span class="preprocessor">#define  PWR_CR_PLS_2V2                      ((u16)0x0000)     </span><span class="comment">/* PVD level 2.2V */</span>
<a name="l01223"></a>01223 <span class="preprocessor">#define  PWR_CR_PLS_2V3                      ((u16)0x0020)     </span><span class="comment">/* PVD level 2.3V */</span>
<a name="l01224"></a>01224 <span class="preprocessor">#define  PWR_CR_PLS_2V4                      ((u16)0x0040)     </span><span class="comment">/* PVD level 2.4V */</span>
<a name="l01225"></a>01225 <span class="preprocessor">#define  PWR_CR_PLS_2V5                      ((u16)0x0060)     </span><span class="comment">/* PVD level 2.5V */</span>
<a name="l01226"></a>01226 <span class="preprocessor">#define  PWR_CR_PLS_2V6                      ((u16)0x0080)     </span><span class="comment">/* PVD level 2.6V */</span>
<a name="l01227"></a>01227 <span class="preprocessor">#define  PWR_CR_PLS_2V7                      ((u16)0x00A0)     </span><span class="comment">/* PVD level 2.7V */</span>
<a name="l01228"></a>01228 <span class="preprocessor">#define  PWR_CR_PLS_2V8                      ((u16)0x00C0)     </span><span class="comment">/* PVD level 2.8V */</span>
<a name="l01229"></a>01229 <span class="preprocessor">#define  PWR_CR_PLS_2V9                      ((u16)0x00E0)     </span><span class="comment">/* PVD level 2.9V */</span>
<a name="l01230"></a>01230 
<a name="l01231"></a>01231 <span class="preprocessor">#define  PWR_CR_DBP                          ((u16)0x0100)     </span><span class="comment">/* Disable Backup Domain write protection */</span>
<a name="l01232"></a>01232 
<a name="l01233"></a>01233 
<a name="l01234"></a>01234 <span class="comment">/*******************  Bit definition for PWR_CSR register  ********************/</span>
<a name="l01235"></a>01235 <span class="preprocessor">#define  PWR_CSR_WUF                         ((u16)0x0001)     </span><span class="comment">/* Wakeup Flag */</span>
<a name="l01236"></a>01236 <span class="preprocessor">#define  PWR_CSR_SBF                         ((u16)0x0002)     </span><span class="comment">/* Standby Flag */</span>
<a name="l01237"></a>01237 <span class="preprocessor">#define  PWR_CSR_PVDO                        ((u16)0x0004)     </span><span class="comment">/* PVD Output */</span>
<a name="l01238"></a>01238 <span class="preprocessor">#define  PWR_CSR_EWUP                        ((u16)0x0100)     </span><span class="comment">/* Enable WKUP pin */</span>
<a name="l01239"></a>01239 
<a name="l01240"></a>01240 
<a name="l01241"></a>01241 
<a name="l01242"></a>01242 <span class="comment">/******************************************************************************/</span>
<a name="l01243"></a>01243 <span class="comment">/*                                                                            */</span>
<a name="l01244"></a>01244 <span class="comment">/*                            Backup registers                                */</span>
<a name="l01245"></a>01245 <span class="comment">/*                                                                            */</span>
<a name="l01246"></a>01246 <span class="comment">/******************************************************************************/</span>
<a name="l01247"></a>01247 
<a name="l01248"></a>01248 <span class="comment">/*******************  Bit definition for BKP_DR1 register  ********************/</span>
<a name="l01249"></a>01249 <span class="preprocessor">#define  BKP_DR1_D                           ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01250"></a>01250 
<a name="l01251"></a>01251 
<a name="l01252"></a>01252 <span class="comment">/*******************  Bit definition for BKP_DR2 register  ********************/</span>
<a name="l01253"></a>01253 <span class="preprocessor">#define  BKP_DR2_D                           ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01254"></a>01254 
<a name="l01255"></a>01255 
<a name="l01256"></a>01256 <span class="comment">/*******************  Bit definition for BKP_DR3 register  ********************/</span>
<a name="l01257"></a>01257 <span class="preprocessor">#define  BKP_DR3_D                           ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01258"></a>01258 
<a name="l01259"></a>01259 
<a name="l01260"></a>01260 <span class="comment">/*******************  Bit definition for BKP_DR4 register  ********************/</span>
<a name="l01261"></a>01261 <span class="preprocessor">#define  BKP_DR4_D                           ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01262"></a>01262 
<a name="l01263"></a>01263 
<a name="l01264"></a>01264 <span class="comment">/*******************  Bit definition for BKP_DR5 register  ********************/</span>
<a name="l01265"></a>01265 <span class="preprocessor">#define  BKP_DR5_D                           ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01266"></a>01266 
<a name="l01267"></a>01267 
<a name="l01268"></a>01268 <span class="comment">/*******************  Bit definition for BKP_DR6 register  ********************/</span>
<a name="l01269"></a>01269 <span class="preprocessor">#define  BKP_DR6_D                           ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01270"></a>01270 
<a name="l01271"></a>01271 
<a name="l01272"></a>01272 <span class="comment">/*******************  Bit definition for BKP_DR7 register  ********************/</span>
<a name="l01273"></a>01273 <span class="preprocessor">#define  BKP_DR7_D                           ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01274"></a>01274 
<a name="l01275"></a>01275 
<a name="l01276"></a>01276 <span class="comment">/*******************  Bit definition for BKP_DR8 register  ********************/</span>
<a name="l01277"></a>01277 <span class="preprocessor">#define  BKP_DR8_D                           ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01278"></a>01278 
<a name="l01279"></a>01279 
<a name="l01280"></a>01280 <span class="comment">/*******************  Bit definition for BKP_DR9 register  ********************/</span>
<a name="l01281"></a>01281 <span class="preprocessor">#define  BKP_DR9_D                           ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01282"></a>01282 
<a name="l01283"></a>01283 
<a name="l01284"></a>01284 <span class="comment">/*******************  Bit definition for BKP_DR10 register  *******************/</span>
<a name="l01285"></a>01285 <span class="preprocessor">#define  BKP_DR10_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01286"></a>01286 
<a name="l01287"></a>01287 
<a name="l01288"></a>01288 <span class="comment">/*******************  Bit definition for BKP_DR11 register  *******************/</span>
<a name="l01289"></a>01289 <span class="preprocessor">#define  BKP_DR11_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01290"></a>01290 
<a name="l01291"></a>01291 
<a name="l01292"></a>01292 <span class="comment">/*******************  Bit definition for BKP_DR12 register  *******************/</span>
<a name="l01293"></a>01293 <span class="preprocessor">#define  BKP_DR12_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01294"></a>01294 
<a name="l01295"></a>01295 
<a name="l01296"></a>01296 <span class="comment">/*******************  Bit definition for BKP_DR13 register  *******************/</span>
<a name="l01297"></a>01297 <span class="preprocessor">#define  BKP_DR13_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01298"></a>01298 
<a name="l01299"></a>01299 
<a name="l01300"></a>01300 <span class="comment">/*******************  Bit definition for BKP_DR14 register  *******************/</span>
<a name="l01301"></a>01301 <span class="preprocessor">#define  BKP_DR14_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01302"></a>01302 
<a name="l01303"></a>01303 
<a name="l01304"></a>01304 <span class="comment">/*******************  Bit definition for BKP_DR15 register  *******************/</span>
<a name="l01305"></a>01305 <span class="preprocessor">#define  BKP_DR15_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01306"></a>01306 
<a name="l01307"></a>01307 
<a name="l01308"></a>01308 <span class="comment">/*******************  Bit definition for BKP_DR16 register  *******************/</span>
<a name="l01309"></a>01309 <span class="preprocessor">#define  BKP_DR16_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01310"></a>01310 
<a name="l01311"></a>01311 
<a name="l01312"></a>01312 <span class="comment">/*******************  Bit definition for BKP_DR17 register  *******************/</span>
<a name="l01313"></a>01313 <span class="preprocessor">#define  BKP_DR17_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01314"></a>01314 
<a name="l01315"></a>01315 
<a name="l01316"></a>01316 <span class="comment">/******************  Bit definition for BKP_DR18 register  ********************/</span>
<a name="l01317"></a>01317 <span class="preprocessor">#define  BKP_DR18_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01318"></a>01318 
<a name="l01319"></a>01319 
<a name="l01320"></a>01320 <span class="comment">/*******************  Bit definition for BKP_DR19 register  *******************/</span>
<a name="l01321"></a>01321 <span class="preprocessor">#define  BKP_DR19_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01322"></a>01322 
<a name="l01323"></a>01323 
<a name="l01324"></a>01324 <span class="comment">/*******************  Bit definition for BKP_DR20 register  *******************/</span>
<a name="l01325"></a>01325 <span class="preprocessor">#define  BKP_DR20_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01326"></a>01326 
<a name="l01327"></a>01327 
<a name="l01328"></a>01328 <span class="comment">/*******************  Bit definition for BKP_DR21 register  *******************/</span>
<a name="l01329"></a>01329 <span class="preprocessor">#define  BKP_DR21_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01330"></a>01330 
<a name="l01331"></a>01331 
<a name="l01332"></a>01332 <span class="comment">/*******************  Bit definition for BKP_DR22 register  *******************/</span>
<a name="l01333"></a>01333 <span class="preprocessor">#define  BKP_DR22_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01334"></a>01334 
<a name="l01335"></a>01335 
<a name="l01336"></a>01336 <span class="comment">/*******************  Bit definition for BKP_DR23 register  *******************/</span>
<a name="l01337"></a>01337 <span class="preprocessor">#define  BKP_DR23_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01338"></a>01338 
<a name="l01339"></a>01339 
<a name="l01340"></a>01340 <span class="comment">/*******************  Bit definition for BKP_DR24 register  *******************/</span>
<a name="l01341"></a>01341 <span class="preprocessor">#define  BKP_DR24_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01342"></a>01342 
<a name="l01343"></a>01343 
<a name="l01344"></a>01344 <span class="comment">/*******************  Bit definition for BKP_DR25 register  *******************/</span>
<a name="l01345"></a>01345 <span class="preprocessor">#define  BKP_DR25_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01346"></a>01346 
<a name="l01347"></a>01347 
<a name="l01348"></a>01348 <span class="comment">/*******************  Bit definition for BKP_DR26 register  *******************/</span>
<a name="l01349"></a>01349 <span class="preprocessor">#define  BKP_DR26_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01350"></a>01350 
<a name="l01351"></a>01351 
<a name="l01352"></a>01352 <span class="comment">/*******************  Bit definition for BKP_DR27 register  *******************/</span>
<a name="l01353"></a>01353 <span class="preprocessor">#define  BKP_DR27_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01354"></a>01354 
<a name="l01355"></a>01355 
<a name="l01356"></a>01356 <span class="comment">/*******************  Bit definition for BKP_DR28 register  *******************/</span>
<a name="l01357"></a>01357 <span class="preprocessor">#define  BKP_DR28_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01358"></a>01358 
<a name="l01359"></a>01359 
<a name="l01360"></a>01360 <span class="comment">/*******************  Bit definition for BKP_DR29 register  *******************/</span>
<a name="l01361"></a>01361 <span class="preprocessor">#define  BKP_DR29_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01362"></a>01362 
<a name="l01363"></a>01363 
<a name="l01364"></a>01364 <span class="comment">/*******************  Bit definition for BKP_DR30 register  *******************/</span>
<a name="l01365"></a>01365 <span class="preprocessor">#define  BKP_DR30_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01366"></a>01366 
<a name="l01367"></a>01367 
<a name="l01368"></a>01368 <span class="comment">/*******************  Bit definition for BKP_DR31 register  *******************/</span>
<a name="l01369"></a>01369 <span class="preprocessor">#define  BKP_DR31_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01370"></a>01370 
<a name="l01371"></a>01371 
<a name="l01372"></a>01372 <span class="comment">/*******************  Bit definition for BKP_DR32 register  *******************/</span>
<a name="l01373"></a>01373 <span class="preprocessor">#define  BKP_DR32_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01374"></a>01374 
<a name="l01375"></a>01375 
<a name="l01376"></a>01376 <span class="comment">/*******************  Bit definition for BKP_DR33 register  *******************/</span>
<a name="l01377"></a>01377 <span class="preprocessor">#define  BKP_DR33_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01378"></a>01378 
<a name="l01379"></a>01379 
<a name="l01380"></a>01380 <span class="comment">/*******************  Bit definition for BKP_DR34 register  *******************/</span>
<a name="l01381"></a>01381 <span class="preprocessor">#define  BKP_DR34_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01382"></a>01382 
<a name="l01383"></a>01383 
<a name="l01384"></a>01384 <span class="comment">/*******************  Bit definition for BKP_DR35 register  *******************/</span>
<a name="l01385"></a>01385 <span class="preprocessor">#define  BKP_DR35_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01386"></a>01386 
<a name="l01387"></a>01387 
<a name="l01388"></a>01388 <span class="comment">/*******************  Bit definition for BKP_DR36 register  *******************/</span>
<a name="l01389"></a>01389 <span class="preprocessor">#define  BKP_DR36_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01390"></a>01390 
<a name="l01391"></a>01391 
<a name="l01392"></a>01392 <span class="comment">/*******************  Bit definition for BKP_DR37 register  *******************/</span>
<a name="l01393"></a>01393 <span class="preprocessor">#define  BKP_DR37_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01394"></a>01394 
<a name="l01395"></a>01395 
<a name="l01396"></a>01396 <span class="comment">/*******************  Bit definition for BKP_DR38 register  *******************/</span>
<a name="l01397"></a>01397 <span class="preprocessor">#define  BKP_DR38_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01398"></a>01398 
<a name="l01399"></a>01399 
<a name="l01400"></a>01400 <span class="comment">/*******************  Bit definition for BKP_DR39 register  *******************/</span>
<a name="l01401"></a>01401 <span class="preprocessor">#define  BKP_DR39_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01402"></a>01402 
<a name="l01403"></a>01403 
<a name="l01404"></a>01404 <span class="comment">/*******************  Bit definition for BKP_DR40 register  *******************/</span>
<a name="l01405"></a>01405 <span class="preprocessor">#define  BKP_DR40_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01406"></a>01406 
<a name="l01407"></a>01407 
<a name="l01408"></a>01408 <span class="comment">/*******************  Bit definition for BKP_DR41 register  *******************/</span>
<a name="l01409"></a>01409 <span class="preprocessor">#define  BKP_DR41_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01410"></a>01410 
<a name="l01411"></a>01411 
<a name="l01412"></a>01412 <span class="comment">/*******************  Bit definition for BKP_DR42 register  *******************/</span>
<a name="l01413"></a>01413 <span class="preprocessor">#define  BKP_DR42_D                          ((u16)0xFFFF)     </span><span class="comment">/* Backup data */</span>
<a name="l01414"></a>01414 
<a name="l01415"></a>01415 
<a name="l01416"></a>01416 <span class="comment">/******************  Bit definition for BKP_RTCCR register  *******************/</span>
<a name="l01417"></a>01417 <span class="preprocessor">#define  BKP_RTCCR_CAL                       ((u16)0x007F)     </span><span class="comment">/* Calibration value */</span>
<a name="l01418"></a>01418 <span class="preprocessor">#define  BKP_RTCCR_CCO                       ((u16)0x0080)     </span><span class="comment">/* Calibration Clock Output */</span>
<a name="l01419"></a>01419 <span class="preprocessor">#define  BKP_RTCCR_ASOE                      ((u16)0x0100)     </span><span class="comment">/* Alarm or Second Output Enable */</span>
<a name="l01420"></a>01420 <span class="preprocessor">#define  BKP_RTCCR_ASOS                      ((u16)0x0200)     </span><span class="comment">/* Alarm or Second Output Selection */</span>
<a name="l01421"></a>01421 
<a name="l01422"></a>01422 
<a name="l01423"></a>01423 <span class="comment">/********************  Bit definition for BKP_CR register  ********************/</span>
<a name="l01424"></a>01424 <span class="preprocessor">#define  BKP_CR_TPE                          ((u8)0x01)        </span><span class="comment">/* TAMPER pin enable */</span>
<a name="l01425"></a>01425 <span class="preprocessor">#define  BKP_CR_TPAL                         ((u8)0x02)        </span><span class="comment">/* TAMPER pin active level */</span>
<a name="l01426"></a>01426 
<a name="l01427"></a>01427 
<a name="l01428"></a>01428 <span class="comment">/*******************  Bit definition for BKP_CSR register  ********************/</span>
<a name="l01429"></a>01429 <span class="preprocessor">#define  BKP_CSR_CTE                         ((u16)0x0001)     </span><span class="comment">/* Clear Tamper event */</span>
<a name="l01430"></a>01430 <span class="preprocessor">#define  BKP_CSR_CTI                         ((u16)0x0002)     </span><span class="comment">/* Clear Tamper Interrupt */</span>
<a name="l01431"></a>01431 <span class="preprocessor">#define  BKP_CSR_TPIE                        ((u16)0x0004)     </span><span class="comment">/* TAMPER Pin interrupt enable */</span>
<a name="l01432"></a>01432 <span class="preprocessor">#define  BKP_CSR_TEF                         ((u16)0x0100)     </span><span class="comment">/* Tamper Event Flag */</span>
<a name="l01433"></a>01433 <span class="preprocessor">#define  BKP_CSR_TIF                         ((u16)0x0200)     </span><span class="comment">/* Tamper Interrupt Flag */</span>
<a name="l01434"></a>01434 
<a name="l01435"></a>01435 
<a name="l01436"></a>01436 
<a name="l01437"></a>01437 <span class="comment">/******************************************************************************/</span>
<a name="l01438"></a>01438 <span class="comment">/*                                                                            */</span>
<a name="l01439"></a>01439 <span class="comment">/*                         Reset and Clock Control                            */</span>
<a name="l01440"></a>01440 <span class="comment">/*                                                                            */</span>
<a name="l01441"></a>01441 <span class="comment">/******************************************************************************/</span>
<a name="l01442"></a>01442 
<a name="l01443"></a>01443 
<a name="l01444"></a>01444 <span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span>
<a name="l01445"></a>01445 <span class="preprocessor">#define  RCC_CR_HSION                        ((u32)0x00000001)        </span><span class="comment">/* Internal High Speed clock enable */</span>
<a name="l01446"></a>01446 <span class="preprocessor">#define  RCC_CR_HSIRDY                       ((u32)0x00000002)        </span><span class="comment">/* Internal High Speed clock ready flag */</span>
<a name="l01447"></a>01447 <span class="preprocessor">#define  RCC_CR_HSITRIM                      ((u32)0x000000F8)        </span><span class="comment">/* Internal High Speed clock trimming */</span>
<a name="l01448"></a>01448 <span class="preprocessor">#define  RCC_CR_HSICAL                       ((u32)0x0000FF00)        </span><span class="comment">/* Internal High Speed clock Calibration */</span>
<a name="l01449"></a>01449 <span class="preprocessor">#define  RCC_CR_HSEON                        ((u32)0x00010000)        </span><span class="comment">/* External High Speed clock enable */</span>
<a name="l01450"></a>01450 <span class="preprocessor">#define  RCC_CR_HSERDY                       ((u32)0x00020000)        </span><span class="comment">/* External High Speed clock ready flag */</span>
<a name="l01451"></a>01451 <span class="preprocessor">#define  RCC_CR_HSEBYP                       ((u32)0x00040000)        </span><span class="comment">/* External High Speed clock Bypass */</span>
<a name="l01452"></a>01452 <span class="preprocessor">#define  RCC_CR_CSSON                        ((u32)0x00080000)        </span><span class="comment">/* Clock Security System enable */</span>
<a name="l01453"></a>01453 <span class="preprocessor">#define  RCC_CR_PLLON                        ((u32)0x01000000)        </span><span class="comment">/* PLL enable */</span>
<a name="l01454"></a>01454 <span class="preprocessor">#define  RCC_CR_PLLRDY                       ((u32)0x02000000)        </span><span class="comment">/* PLL clock ready flag */</span>
<a name="l01455"></a>01455 
<a name="l01456"></a>01456 
<a name="l01457"></a>01457 <span class="comment">/*******************  Bit definition for RCC_CFGR register  *******************/</span>
<a name="l01458"></a>01458 <span class="preprocessor">#define  RCC_CFGR_SW                         ((u32)0x00000003)        </span><span class="comment">/* SW[1:0] bits (System clock Switch) */</span>
<a name="l01459"></a>01459 <span class="preprocessor">#define  RCC_CFGR_SW_0                       ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01460"></a>01460 <span class="preprocessor">#define  RCC_CFGR_SW_1                       ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01461"></a>01461 
<a name="l01462"></a>01462 <span class="comment">/* SW configuration */</span>
<a name="l01463"></a>01463 <span class="preprocessor">#define  RCC_CFGR_SW_HSI                     ((u32)0x00000000)        </span><span class="comment">/* HSI selected as system clock */</span>
<a name="l01464"></a>01464 <span class="preprocessor">#define  RCC_CFGR_SW_HSE                     ((u32)0x00000001)        </span><span class="comment">/* HSE selected as system clock */</span>
<a name="l01465"></a>01465 <span class="preprocessor">#define  RCC_CFGR_SW_PLL                     ((u32)0x00000002)        </span><span class="comment">/* PLL selected as system clock */</span>
<a name="l01466"></a>01466 
<a name="l01467"></a>01467 <span class="preprocessor">#define  RCC_CFGR_SWS                        ((u32)0x0000000C)        </span><span class="comment">/* SWS[1:0] bits (System Clock Switch Status) */</span>
<a name="l01468"></a>01468 <span class="preprocessor">#define  RCC_CFGR_SWS_0                      ((u32)0x00000004)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01469"></a>01469 <span class="preprocessor">#define  RCC_CFGR_SWS_1                      ((u32)0x00000008)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01470"></a>01470 
<a name="l01471"></a>01471 <span class="comment">/* SWS configuration */</span>
<a name="l01472"></a>01472 <span class="preprocessor">#define  RCC_CFGR_SWS_HSI                    ((u32)0x00000000)        </span><span class="comment">/* HSI oscillator used as system clock */</span>
<a name="l01473"></a>01473 <span class="preprocessor">#define  RCC_CFGR_SWS_HSE                    ((u32)0x00000004)        </span><span class="comment">/* HSE oscillator used as system clock */</span>
<a name="l01474"></a>01474 <span class="preprocessor">#define  RCC_CFGR_SWS_PLL                    ((u32)0x00000008)        </span><span class="comment">/* PLL used as system clock */</span>
<a name="l01475"></a>01475 
<a name="l01476"></a>01476 <span class="preprocessor">#define  RCC_CFGR_HPRE                       ((u32)0x000000F0)        </span><span class="comment">/* HPRE[3:0] bits (AHB prescaler) */</span>
<a name="l01477"></a>01477 <span class="preprocessor">#define  RCC_CFGR_HPRE_0                     ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01478"></a>01478 <span class="preprocessor">#define  RCC_CFGR_HPRE_1                     ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01479"></a>01479 <span class="preprocessor">#define  RCC_CFGR_HPRE_2                     ((u32)0x00000040)        </span><span class="comment">/* Bit 2 */</span>
<a name="l01480"></a>01480 <span class="preprocessor">#define  RCC_CFGR_HPRE_3                     ((u32)0x00000080)        </span><span class="comment">/* Bit 3 */</span>
<a name="l01481"></a>01481 
<a name="l01482"></a>01482 <span class="comment">/* HPRE configuration */</span>
<a name="l01483"></a>01483 <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV1                  ((u32)0x00000000)        </span><span class="comment">/* SYSCLK not divided */</span>
<a name="l01484"></a>01484 <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV2                  ((u32)0x00000080)        </span><span class="comment">/* SYSCLK divided by 2 */</span>
<a name="l01485"></a>01485 <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV4                  ((u32)0x00000090)        </span><span class="comment">/* SYSCLK divided by 4 */</span>
<a name="l01486"></a>01486 <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV8                  ((u32)0x000000A0)        </span><span class="comment">/* SYSCLK divided by 8 */</span>
<a name="l01487"></a>01487 <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV16                 ((u32)0x000000B0)        </span><span class="comment">/* SYSCLK divided by 16 */</span>
<a name="l01488"></a>01488 <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV64                 ((u32)0x000000C0)        </span><span class="comment">/* SYSCLK divided by 64 */</span>
<a name="l01489"></a>01489 <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV128                ((u32)0x000000D0)        </span><span class="comment">/* SYSCLK divided by 128 */</span>
<a name="l01490"></a>01490 <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV256                ((u32)0x000000E0)        </span><span class="comment">/* SYSCLK divided by 256 */</span>
<a name="l01491"></a>01491 <span class="preprocessor">#define  RCC_CFGR_HPRE_DIV512                ((u32)0x000000F0)        </span><span class="comment">/* SYSCLK divided by 512 */</span>
<a name="l01492"></a>01492 
<a name="l01493"></a>01493 <span class="preprocessor">#define  RCC_CFGR_PPRE1                      ((u32)0x00000700)        </span><span class="comment">/* PRE1[2:0] bits (APB1 prescaler) */</span>
<a name="l01494"></a>01494 <span class="preprocessor">#define  RCC_CFGR_PPRE1_0                    ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01495"></a>01495 <span class="preprocessor">#define  RCC_CFGR_PPRE1_1                    ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01496"></a>01496 <span class="preprocessor">#define  RCC_CFGR_PPRE1_2                    ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span>
<a name="l01497"></a>01497 
<a name="l01498"></a>01498 <span class="comment">/* PPRE1 configuration */</span>
<a name="l01499"></a>01499 <span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV1                 ((u32)0x00000000)        </span><span class="comment">/* HCLK not divided */</span>
<a name="l01500"></a>01500 <span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV2                 ((u32)0x00000400)        </span><span class="comment">/* HCLK divided by 2 */</span>
<a name="l01501"></a>01501 <span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV4                 ((u32)0x00000500)        </span><span class="comment">/* HCLK divided by 4 */</span>
<a name="l01502"></a>01502 <span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV8                 ((u32)0x00000600)        </span><span class="comment">/* HCLK divided by 8 */</span>
<a name="l01503"></a>01503 <span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV16                ((u32)0x00000700)        </span><span class="comment">/* HCLK divided by 16 */</span>
<a name="l01504"></a>01504 
<a name="l01505"></a>01505 <span class="preprocessor">#define  RCC_CFGR_PPRE2                      ((u32)0x00003800)        </span><span class="comment">/* PRE2[2:0] bits (APB2 prescaler) */</span>
<a name="l01506"></a>01506 <span class="preprocessor">#define  RCC_CFGR_PPRE2_0                    ((u32)0x00000800)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01507"></a>01507 <span class="preprocessor">#define  RCC_CFGR_PPRE2_1                    ((u32)0x00001000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01508"></a>01508 <span class="preprocessor">#define  RCC_CFGR_PPRE2_2                    ((u32)0x00002000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l01509"></a>01509 
<a name="l01510"></a>01510 <span class="comment">/* PPRE2 configuration */</span>
<a name="l01511"></a>01511 <span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV1                 ((u32)0x00000000)        </span><span class="comment">/* HCLK not divided */</span>
<a name="l01512"></a>01512 <span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV2                 ((u32)0x00002000)        </span><span class="comment">/* HCLK divided by 2 */</span>
<a name="l01513"></a>01513 <span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV4                 ((u32)0x00002800)        </span><span class="comment">/* HCLK divided by 4 */</span>
<a name="l01514"></a>01514 <span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV8                 ((u32)0x00003000)        </span><span class="comment">/* HCLK divided by 8 */</span>
<a name="l01515"></a>01515 <span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV16                ((u32)0x00003800)        </span><span class="comment">/* HCLK divided by 16 */</span>
<a name="l01516"></a>01516 
<a name="l01517"></a>01517 <span class="preprocessor">#define  RCC_CFGR_ADCPRE                     ((u32)0x0000C000)        </span><span class="comment">/* ADCPRE[1:0] bits (ADC prescaler) */</span>
<a name="l01518"></a>01518 <span class="preprocessor">#define  RCC_CFGR_ADCPRE_0                   ((u32)0x00004000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01519"></a>01519 <span class="preprocessor">#define  RCC_CFGR_ADCPRE_1                   ((u32)0x00008000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01520"></a>01520 
<a name="l01521"></a>01521 <span class="comment">/* ADCPPRE configuration */</span>
<a name="l01522"></a>01522 <span class="preprocessor">#define  RCC_CFGR_ADCPRE_DIV2                ((u32)0x00000000)        </span><span class="comment">/* PCLK2 divided by 2 */</span>
<a name="l01523"></a>01523 <span class="preprocessor">#define  RCC_CFGR_ADCPRE_DIV4                ((u32)0x00004000)        </span><span class="comment">/* PCLK2 divided by 4 */</span>
<a name="l01524"></a>01524 <span class="preprocessor">#define  RCC_CFGR_ADCPRE_DIV6                ((u32)0x00008000)        </span><span class="comment">/* PCLK2 divided by 6 */</span>
<a name="l01525"></a>01525 <span class="preprocessor">#define  RCC_CFGR_ADCPRE_DIV8                ((u32)0x0000C000)        </span><span class="comment">/* PCLK2 divided by 8 */</span>
<a name="l01526"></a>01526 
<a name="l01527"></a>01527 <span class="preprocessor">#define  RCC_CFGR_PLLSRC                     ((u32)0x00010000)        </span><span class="comment">/* PLL entry clock source */</span>
<a name="l01528"></a>01528 <span class="preprocessor">#define  RCC_CFGR_PLLXTPRE                   ((u32)0x00020000)        </span><span class="comment">/* HSE divider for PLL entry */</span>
<a name="l01529"></a>01529 
<a name="l01530"></a>01530 <span class="preprocessor">#define  RCC_CFGR_PLLMULL                    ((u32)0x003C0000)        </span><span class="comment">/* PLLMUL[3:0] bits (PLL multiplication factor) */</span>
<a name="l01531"></a>01531 <span class="preprocessor">#define  RCC_CFGR_PLLMULL_0                  ((u32)0x00040000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01532"></a>01532 <span class="preprocessor">#define  RCC_CFGR_PLLMULL_1                  ((u32)0x00080000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01533"></a>01533 <span class="preprocessor">#define  RCC_CFGR_PLLMULL_2                  ((u32)0x00100000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l01534"></a>01534 <span class="preprocessor">#define  RCC_CFGR_PLLMULL_3                  ((u32)0x00200000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l01535"></a>01535 
<a name="l01536"></a>01536 <span class="comment">/* PLLMUL configuration */</span>
<a name="l01537"></a>01537 <span class="preprocessor">#define  RCC_CFGR_PLLMULL2                   ((u32)0x00000000)        </span><span class="comment">/* PLL input clock*2 */</span>
<a name="l01538"></a>01538 <span class="preprocessor">#define  RCC_CFGR_PLLMULL3                   ((u32)0x00040000)        </span><span class="comment">/* PLL input clock*3 */</span>
<a name="l01539"></a>01539 <span class="preprocessor">#define  RCC_CFGR_PLLMULL4                   ((u32)0x00080000)        </span><span class="comment">/* PLL input clock*4 */</span>
<a name="l01540"></a>01540 <span class="preprocessor">#define  RCC_CFGR_PLLMULL5                   ((u32)0x000C0000)        </span><span class="comment">/* PLL input clock*5 */</span>
<a name="l01541"></a>01541 <span class="preprocessor">#define  RCC_CFGR_PLLMULL6                   ((u32)0x00100000)        </span><span class="comment">/* PLL input clock*6 */</span>
<a name="l01542"></a>01542 <span class="preprocessor">#define  RCC_CFGR_PLLMULL7                   ((u32)0x00140000)        </span><span class="comment">/* PLL input clock*7 */</span>
<a name="l01543"></a>01543 <span class="preprocessor">#define  RCC_CFGR_PLLMULL8                   ((u32)0x00180000)        </span><span class="comment">/* PLL input clock*8 */</span>
<a name="l01544"></a>01544 <span class="preprocessor">#define  RCC_CFGR_PLLMULL9                   ((u32)0x001C0000)        </span><span class="comment">/* PLL input clock*9 */</span>
<a name="l01545"></a>01545 <span class="preprocessor">#define  RCC_CFGR_PLLMULL10                  ((u32)0x00200000)        </span><span class="comment">/* PLL input clock10 */</span>
<a name="l01546"></a>01546 <span class="preprocessor">#define  RCC_CFGR_PLLMULL11                  ((u32)0x00240000)        </span><span class="comment">/* PLL input clock*11 */</span>
<a name="l01547"></a>01547 <span class="preprocessor">#define  RCC_CFGR_PLLMULL12                  ((u32)0x00280000)        </span><span class="comment">/* PLL input clock*12 */</span>
<a name="l01548"></a>01548 <span class="preprocessor">#define  RCC_CFGR_PLLMULL13                  ((u32)0x002C0000)        </span><span class="comment">/* PLL input clock*13 */</span>
<a name="l01549"></a>01549 <span class="preprocessor">#define  RCC_CFGR_PLLMULL14                  ((u32)0x00300000)        </span><span class="comment">/* PLL input clock*14 */</span>
<a name="l01550"></a>01550 <span class="preprocessor">#define  RCC_CFGR_PLLMULL15                  ((u32)0x00340000)        </span><span class="comment">/* PLL input clock*15 */</span>
<a name="l01551"></a>01551 <span class="preprocessor">#define  RCC_CFGR_PLLMULL16                  ((u32)0x00380000)        </span><span class="comment">/* PLL input clock*16 */</span>
<a name="l01552"></a>01552 
<a name="l01553"></a>01553 <span class="preprocessor">#define  RCC_CFGR_USBPRE                     ((u32)0x00400000)        </span><span class="comment">/* USB prescaler */</span>
<a name="l01554"></a>01554 
<a name="l01555"></a>01555 <span class="preprocessor">#define  RCC_CFGR_MCO                        ((u32)0x07000000)        </span><span class="comment">/* MCO[2:0] bits (Microcontroller Clock Output) */</span>
<a name="l01556"></a>01556 <span class="preprocessor">#define  RCC_CFGR_MCO_0                      ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01557"></a>01557 <span class="preprocessor">#define  RCC_CFGR_MCO_1                      ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01558"></a>01558 <span class="preprocessor">#define  RCC_CFGR_MCO_2                      ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l01559"></a>01559 
<a name="l01560"></a>01560 <span class="comment">/* MCO configuration */</span>
<a name="l01561"></a>01561 <span class="preprocessor">#define  RCC_CFGR_MCO_NOCLOCK                ((u32)0x00000000)        </span><span class="comment">/* No clock */</span>
<a name="l01562"></a>01562 <span class="preprocessor">#define  RCC_CFGR_MCO_SYSCLK                 ((u32)0x04000000)        </span><span class="comment">/* System clock selected */</span>
<a name="l01563"></a>01563 <span class="preprocessor">#define  RCC_CFGR_MCO_HSI                    ((u32)0x05000000)        </span><span class="comment">/* Internal 8 MHz RC oscillator clock selected */</span>
<a name="l01564"></a>01564 <span class="preprocessor">#define  RCC_CFGR_MCO_HSE                    ((u32)0x06000000)        </span><span class="comment">/* External 1-25 MHz oscillator clock selected */</span>
<a name="l01565"></a>01565 <span class="preprocessor">#define  RCC_CFGR_MCO_PLL                    ((u32)0x07000000)        </span><span class="comment">/* PLL clock divided by 2 selected*/</span>
<a name="l01566"></a>01566 
<a name="l01567"></a>01567 
<a name="l01568"></a>01568 <span class="comment">/*******************  Bit definition for RCC_CIR register  ********************/</span>
<a name="l01569"></a>01569 <span class="preprocessor">#define  RCC_CIR_LSIRDYF                     ((u32)0x00000001)        </span><span class="comment">/* LSI Ready Interrupt flag */</span>
<a name="l01570"></a>01570 <span class="preprocessor">#define  RCC_CIR_LSERDYF                     ((u32)0x00000002)        </span><span class="comment">/* LSE Ready Interrupt flag */</span>
<a name="l01571"></a>01571 <span class="preprocessor">#define  RCC_CIR_HSIRDYF                     ((u32)0x00000004)        </span><span class="comment">/* HSI Ready Interrupt flag */</span>
<a name="l01572"></a>01572 <span class="preprocessor">#define  RCC_CIR_HSERDYF                     ((u32)0x00000008)        </span><span class="comment">/* HSE Ready Interrupt flag */</span>
<a name="l01573"></a>01573 <span class="preprocessor">#define  RCC_CIR_PLLRDYF                     ((u32)0x00000010)        </span><span class="comment">/* PLL Ready Interrupt flag */</span>
<a name="l01574"></a>01574 <span class="preprocessor">#define  RCC_CIR_CSSF                        ((u32)0x00000080)        </span><span class="comment">/* Clock Security System Interrupt flag */</span>
<a name="l01575"></a>01575 <span class="preprocessor">#define  RCC_CIR_LSIRDYIE                    ((u32)0x00000100)        </span><span class="comment">/* LSI Ready Interrupt Enable */</span>
<a name="l01576"></a>01576 <span class="preprocessor">#define  RCC_CIR_LSERDYIE                    ((u32)0x00000200)        </span><span class="comment">/* LSE Ready Interrupt Enable */</span>
<a name="l01577"></a>01577 <span class="preprocessor">#define  RCC_CIR_HSIRDYIE                    ((u32)0x00000400)        </span><span class="comment">/* HSI Ready Interrupt Enable */</span>
<a name="l01578"></a>01578 <span class="preprocessor">#define  RCC_CIR_HSERDYIE                    ((u32)0x00000800)        </span><span class="comment">/* HSE Ready Interrupt Enable */</span>
<a name="l01579"></a>01579 <span class="preprocessor">#define  RCC_CIR_PLLRDYIE                    ((u32)0x00001000)        </span><span class="comment">/* PLL Ready Interrupt Enable */</span>
<a name="l01580"></a>01580 <span class="preprocessor">#define  RCC_CIR_LSIRDYC                     ((u32)0x00010000)        </span><span class="comment">/* LSI Ready Interrupt Clear */</span>
<a name="l01581"></a>01581 <span class="preprocessor">#define  RCC_CIR_LSERDYC                     ((u32)0x00020000)        </span><span class="comment">/* LSE Ready Interrupt Clear */</span>
<a name="l01582"></a>01582 <span class="preprocessor">#define  RCC_CIR_HSIRDYC                     ((u32)0x00040000)        </span><span class="comment">/* HSI Ready Interrupt Clear */</span>
<a name="l01583"></a>01583 <span class="preprocessor">#define  RCC_CIR_HSERDYC                     ((u32)0x00080000)        </span><span class="comment">/* HSE Ready Interrupt Clear */</span>
<a name="l01584"></a>01584 <span class="preprocessor">#define  RCC_CIR_PLLRDYC                     ((u32)0x00100000)        </span><span class="comment">/* PLL Ready Interrupt Clear */</span>
<a name="l01585"></a>01585 <span class="preprocessor">#define  RCC_CIR_CSSC                        ((u32)0x00800000)        </span><span class="comment">/* Clock Security System Interrupt Clear */</span>
<a name="l01586"></a>01586 
<a name="l01587"></a>01587 
<a name="l01588"></a>01588 <span class="comment">/*****************  Bit definition for RCC_APB2RSTR register  *****************/</span>
<a name="l01589"></a>01589 <span class="preprocessor">#define  RCC_APB2RSTR_AFIORST                ((u16)0x0001)            </span><span class="comment">/* Alternate Function I/O reset */</span>
<a name="l01590"></a>01590 <span class="preprocessor">#define  RCC_APB2RSTR_IOPARST                ((u16)0x0004)            </span><span class="comment">/* I/O port A reset */</span>
<a name="l01591"></a>01591 <span class="preprocessor">#define  RCC_APB2RSTR_IOPBRST                ((u16)0x0008)            </span><span class="comment">/* IO port B reset */</span>
<a name="l01592"></a>01592 <span class="preprocessor">#define  RCC_APB2RSTR_IOPCRST                ((u16)0x0010)            </span><span class="comment">/* IO port C reset */</span>
<a name="l01593"></a>01593 <span class="preprocessor">#define  RCC_APB2RSTR_IOPDRST                ((u16)0x0020)            </span><span class="comment">/* IO port D reset */</span>
<a name="l01594"></a>01594 <span class="preprocessor">#define  RCC_APB2RSTR_IOPERST                ((u16)0x0040)            </span><span class="comment">/* IO port E reset */</span>
<a name="l01595"></a>01595 <span class="preprocessor">#define  RCC_APB2RSTR_IOPFRST                ((u16)0x0080)            </span><span class="comment">/* IO port F reset */</span>
<a name="l01596"></a>01596 <span class="preprocessor">#define  RCC_APB2RSTR_IOPGRST                ((u16)0x0100)            </span><span class="comment">/* IO port G reset */</span>
<a name="l01597"></a>01597 <span class="preprocessor">#define  RCC_APB2RSTR_ADC1RST                ((u16)0x0200)            </span><span class="comment">/* ADC 1 interface reset */</span>
<a name="l01598"></a>01598 <span class="preprocessor">#define  RCC_APB2RSTR_ADC2RST                ((u16)0x0400)            </span><span class="comment">/* ADC 2 interface reset */</span>
<a name="l01599"></a>01599 <span class="preprocessor">#define  RCC_APB2RSTR_TIM1RST                ((u16)0x0800)            </span><span class="comment">/* TIM1 Timer reset */</span>
<a name="l01600"></a>01600 <span class="preprocessor">#define  RCC_APB2RSTR_SPI1RST                ((u16)0x1000)            </span><span class="comment">/* SPI 1 reset */</span>
<a name="l01601"></a>01601 <span class="preprocessor">#define  RCC_APB2RSTR_TIM8RST                ((u16)0x2000)            </span><span class="comment">/* TIM8 Timer reset */</span>
<a name="l01602"></a>01602 <span class="preprocessor">#define  RCC_APB2RSTR_USART1RST              ((u16)0x4000)            </span><span class="comment">/* USART1 reset */</span>
<a name="l01603"></a>01603 <span class="preprocessor">#define  RCC_APB2RSTR_ADC3RST                ((u16)0x8000)            </span><span class="comment">/* ADC3 interface reset */</span>
<a name="l01604"></a>01604 
<a name="l01605"></a>01605 
<a name="l01606"></a>01606 <span class="comment">/*****************  Bit definition for RCC_APB1RSTR register  *****************/</span>
<a name="l01607"></a>01607 <span class="preprocessor">#define  RCC_APB1RSTR_TIM2RST                ((u32)0x00000001)        </span><span class="comment">/* Timer 2 reset */</span>
<a name="l01608"></a>01608 <span class="preprocessor">#define  RCC_APB1RSTR_TIM3RST                ((u32)0x00000002)        </span><span class="comment">/* Timer 3 reset */</span>
<a name="l01609"></a>01609 <span class="preprocessor">#define  RCC_APB1RSTR_TIM4RST                ((u32)0x00000004)        </span><span class="comment">/* Timer 4 reset */</span>
<a name="l01610"></a>01610 <span class="preprocessor">#define  RCC_APB1RSTR_TIM5RST                ((u32)0x00000008)        </span><span class="comment">/* Timer 5 reset */</span>
<a name="l01611"></a>01611 <span class="preprocessor">#define  RCC_APB1RSTR_TIM6RST                ((u32)0x00000010)        </span><span class="comment">/* Timer 6 reset */</span>
<a name="l01612"></a>01612 <span class="preprocessor">#define  RCC_APB1RSTR_TIM7RST                ((u32)0x00000020)        </span><span class="comment">/* Timer 7 reset */</span>
<a name="l01613"></a>01613 <span class="preprocessor">#define  RCC_APB1RSTR_WWDGRST                ((u32)0x00000800)        </span><span class="comment">/* Window Watchdog reset */</span>
<a name="l01614"></a>01614 <span class="preprocessor">#define  RCC_APB1RSTR_SPI2RST                ((u32)0x00004000)        </span><span class="comment">/* SPI 2 reset */</span>
<a name="l01615"></a>01615 <span class="preprocessor">#define  RCC_APB1RSTR_SPI3RST                ((u32)0x00008000)        </span><span class="comment">/* SPI 3 reset */</span>
<a name="l01616"></a>01616 <span class="preprocessor">#define  RCC_APB1RSTR_USART2RST              ((u32)0x00020000)        </span><span class="comment">/* USART 2 reset */</span>
<a name="l01617"></a>01617 <span class="preprocessor">#define  RCC_APB1RSTR_USART3RST              ((u32)0x00040000)        </span><span class="comment">/* RUSART 3 reset */</span>
<a name="l01618"></a>01618 <span class="preprocessor">#define  RCC_APB1RSTR_UART4RST               ((u32)0x00080000)        </span><span class="comment">/* USART 4 reset */</span>
<a name="l01619"></a>01619 <span class="preprocessor">#define  RCC_APB1RSTR_UART5RST               ((u32)0x00100000)        </span><span class="comment">/* USART 5 reset */</span>
<a name="l01620"></a>01620 <span class="preprocessor">#define  RCC_APB1RSTR_I2C1RST                ((u32)0x00200000)        </span><span class="comment">/* I2C 1 reset */</span>
<a name="l01621"></a>01621 <span class="preprocessor">#define  RCC_APB1RSTR_I2C2RST                ((u32)0x00400000)        </span><span class="comment">/* I2C 2 reset */</span>
<a name="l01622"></a>01622 <span class="preprocessor">#define  RCC_APB1RSTR_USBRST                 ((u32)0x00800000)        </span><span class="comment">/* USB reset */</span>
<a name="l01623"></a>01623 <span class="preprocessor">#define  RCC_APB1RSTR_CANRST                 ((u32)0x02000000)        </span><span class="comment">/* CAN reset */</span>
<a name="l01624"></a>01624 <span class="preprocessor">#define  RCC_APB1RSTR_BKPRST                 ((u32)0x08000000)        </span><span class="comment">/* Backup interface reset */</span>
<a name="l01625"></a>01625 <span class="preprocessor">#define  RCC_APB1RSTR_PWRRST                 ((u32)0x10000000)        </span><span class="comment">/* Power interface reset */</span>
<a name="l01626"></a>01626 <span class="preprocessor">#define  RCC_APB1RSTR_DACRST                 ((u32)0x20000000)        </span><span class="comment">/* DAC interface reset */</span>
<a name="l01627"></a>01627 
<a name="l01628"></a>01628 
<a name="l01629"></a>01629 <span class="comment">/******************  Bit definition for RCC_AHBENR register  ******************/</span>
<a name="l01630"></a>01630 <span class="preprocessor">#define  RCC_AHBENR_DMA1EN                   ((u16)0x0001)            </span><span class="comment">/* DMA1 clock enable */</span>
<a name="l01631"></a>01631 <span class="preprocessor">#define  RCC_AHBENR_DMA2EN                   ((u16)0x0002)            </span><span class="comment">/* DMA2 clock enable */</span>
<a name="l01632"></a>01632 <span class="preprocessor">#define  RCC_AHBENR_SRAMEN                   ((u16)0x0004)            </span><span class="comment">/* SRAM interface clock enable */</span>
<a name="l01633"></a>01633 <span class="preprocessor">#define  RCC_AHBENR_FLITFEN                  ((u16)0x0010)            </span><span class="comment">/* FLITF clock enable */</span>
<a name="l01634"></a>01634 <span class="preprocessor">#define  RCC_AHBENR_CRCEN                    ((u16)0x0040)            </span><span class="comment">/* CRC clock enable */</span>
<a name="l01635"></a>01635 <span class="preprocessor">#define  RCC_AHBENR_FSMCEN                   ((u16)0x0100)            </span><span class="comment">/* FSMC clock enable */</span>
<a name="l01636"></a>01636 <span class="preprocessor">#define  RCC_AHBENR_SDIOEN                   ((u16)0x0400)            </span><span class="comment">/* SDIO clock enable */</span>
<a name="l01637"></a>01637 
<a name="l01638"></a>01638 
<a name="l01639"></a>01639 <span class="comment">/******************  Bit definition for RCC_APB2ENR register  *****************/</span>
<a name="l01640"></a>01640 <span class="preprocessor">#define  RCC_APB2ENR_AFIOEN                  ((u16)0x0001)            </span><span class="comment">/* Alternate Function I/O clock enable */</span>
<a name="l01641"></a>01641 <span class="preprocessor">#define  RCC_APB2ENR_IOPAEN                  ((u16)0x0004)            </span><span class="comment">/* I/O port A clock enable */</span>
<a name="l01642"></a>01642 <span class="preprocessor">#define  RCC_APB2ENR_IOPBEN                  ((u16)0x0008)            </span><span class="comment">/* I/O port B clock enable */</span>
<a name="l01643"></a>01643 <span class="preprocessor">#define  RCC_APB2ENR_IOPCEN                  ((u16)0x0010)            </span><span class="comment">/* I/O port C clock enable */</span>
<a name="l01644"></a>01644 <span class="preprocessor">#define  RCC_APB2ENR_IOPDEN                  ((u16)0x0020)            </span><span class="comment">/* I/O port D clock enable */</span>
<a name="l01645"></a>01645 <span class="preprocessor">#define  RCC_APB2ENR_IOPEEN                  ((u16)0x0040)            </span><span class="comment">/* I/O port E clock enable */</span>
<a name="l01646"></a>01646 <span class="preprocessor">#define  RCC_APB2ENR_IOPFEN                  ((u16)0x0080)            </span><span class="comment">/* I/O port F clock enable */</span>
<a name="l01647"></a>01647 <span class="preprocessor">#define  RCC_APB2ENR_IOPGEN                  ((u16)0x0100)            </span><span class="comment">/* I/O port G clock enable */</span>
<a name="l01648"></a>01648 <span class="preprocessor">#define  RCC_APB2ENR_ADC1EN                  ((u16)0x0200)            </span><span class="comment">/* ADC 1 interface clock enable */</span>
<a name="l01649"></a>01649 <span class="preprocessor">#define  RCC_APB2ENR_ADC2EN                  ((u16)0x0400)            </span><span class="comment">/* ADC 2 interface clock enable */</span>
<a name="l01650"></a>01650 <span class="preprocessor">#define  RCC_APB2ENR_TIM1EN                  ((u16)0x0800)            </span><span class="comment">/* TIM1 Timer clock enable */</span>
<a name="l01651"></a>01651 <span class="preprocessor">#define  RCC_APB2ENR_SPI1EN                  ((u16)0x1000)            </span><span class="comment">/* SPI 1 clock enable */</span>
<a name="l01652"></a>01652 <span class="preprocessor">#define  RCC_APB2ENR_TIM8EN                  ((u16)0x2000)            </span><span class="comment">/* TIM8 Timer clock enable */</span>
<a name="l01653"></a>01653 <span class="preprocessor">#define  RCC_APB2ENR_USART1EN                ((u16)0x4000)            </span><span class="comment">/* USART1 clock enable */</span>
<a name="l01654"></a>01654 <span class="preprocessor">#define  RCC_APB2ENR_ADC3EN                  ((u16)0x8000)            </span><span class="comment">/* DMA1 clock enable */</span>
<a name="l01655"></a>01655 
<a name="l01656"></a>01656 
<a name="l01657"></a>01657 <span class="comment">/*****************  Bit definition for RCC_APB1ENR register  ******************/</span>
<a name="l01658"></a>01658 <span class="preprocessor">#define  RCC_APB1ENR_TIM2EN                  ((u32)0x00000001)        </span><span class="comment">/* Timer 2 clock enabled*/</span>
<a name="l01659"></a>01659 <span class="preprocessor">#define  RCC_APB1ENR_TIM3EN                  ((u32)0x00000002)        </span><span class="comment">/* Timer 3 clock enable */</span>
<a name="l01660"></a>01660 <span class="preprocessor">#define  RCC_APB1ENR_TIM4EN                  ((u32)0x00000004)        </span><span class="comment">/* Timer 4 clock enable */</span>
<a name="l01661"></a>01661 <span class="preprocessor">#define  RCC_APB1ENR_TIM5EN                  ((u32)0x00000008)        </span><span class="comment">/* Timer 5 clock enable */</span>
<a name="l01662"></a>01662 <span class="preprocessor">#define  RCC_APB1ENR_TIM6EN                  ((u32)0x00000010)        </span><span class="comment">/* Timer 6 clock enable */</span>
<a name="l01663"></a>01663 <span class="preprocessor">#define  RCC_APB1ENR_TIM7EN                  ((u32)0x00000020)        </span><span class="comment">/* Timer 7 clock enable */</span>
<a name="l01664"></a>01664 <span class="preprocessor">#define  RCC_APB1ENR_WWDGEN                  ((u32)0x00000800)        </span><span class="comment">/* Window Watchdog clock enable */</span>
<a name="l01665"></a>01665 <span class="preprocessor">#define  RCC_APB1ENR_SPI2EN                  ((u32)0x00004000)        </span><span class="comment">/* SPI 2 clock enable */</span>
<a name="l01666"></a>01666 <span class="preprocessor">#define  RCC_APB1ENR_SPI3EN                  ((u32)0x00008000)        </span><span class="comment">/* SPI 3 clock enable */</span>
<a name="l01667"></a>01667 <span class="preprocessor">#define  RCC_APB1ENR_USART2EN                ((u32)0x00020000)        </span><span class="comment">/* USART 2 clock enable */</span>
<a name="l01668"></a>01668 <span class="preprocessor">#define  RCC_APB1ENR_USART3EN                ((u32)0x00040000)        </span><span class="comment">/* USART 3 clock enable */</span>
<a name="l01669"></a>01669 <span class="preprocessor">#define  RCC_APB1ENR_UART4EN                 ((u32)0x00080000)        </span><span class="comment">/* USART 4 clock enable */</span>
<a name="l01670"></a>01670 <span class="preprocessor">#define  RCC_APB1ENR_UART5EN                 ((u32)0x00100000)        </span><span class="comment">/* USART 5 clock enable */</span>
<a name="l01671"></a>01671 <span class="preprocessor">#define  RCC_APB1ENR_I2C1EN                  ((u32)0x00200000)        </span><span class="comment">/* I2C 1 clock enable */</span>
<a name="l01672"></a>01672 <span class="preprocessor">#define  RCC_APB1ENR_I2C2EN                  ((u32)0x00400000)        </span><span class="comment">/* I2C 2 clock enable */</span>
<a name="l01673"></a>01673 <span class="preprocessor">#define  RCC_APB1ENR_USBEN                   ((u32)0x00800000)        </span><span class="comment">/* USB clock enable */</span>
<a name="l01674"></a>01674 <span class="preprocessor">#define  RCC_APB1ENR_CANEN                   ((u32)0x02000000)        </span><span class="comment">/* CAN clock enable */</span>
<a name="l01675"></a>01675 <span class="preprocessor">#define  RCC_APB1ENR_BKPEN                   ((u32)0x08000000)        </span><span class="comment">/* Backup interface clock enable */</span>
<a name="l01676"></a>01676 <span class="preprocessor">#define  RCC_APB1ENR_PWREN                   ((u32)0x10000000)        </span><span class="comment">/* Power interface clock enable */</span>
<a name="l01677"></a>01677 <span class="preprocessor">#define  RCC_APB1ENR_DACEN                   ((u32)0x20000000)        </span><span class="comment">/* DAC interface clock enable */</span>
<a name="l01678"></a>01678 
<a name="l01679"></a>01679 
<a name="l01680"></a>01680 <span class="comment">/*******************  Bit definition for RCC_BDCR register  *******************/</span>
<a name="l01681"></a>01681 <span class="preprocessor">#define  RCC_BDCR_LSEON                      ((u32)0x00000001)        </span><span class="comment">/* External Low Speed oscillator enable */</span>
<a name="l01682"></a>01682 <span class="preprocessor">#define  RCC_BDCR_LSERDY                     ((u32)0x00000002)        </span><span class="comment">/* External Low Speed oscillator Ready */</span>
<a name="l01683"></a>01683 <span class="preprocessor">#define  RCC_BDCR_LSEBYP                     ((u32)0x00000004)        </span><span class="comment">/* External Low Speed oscillator Bypass */</span>
<a name="l01684"></a>01684 
<a name="l01685"></a>01685 <span class="preprocessor">#define  RCC_BDCR_RTCSEL                     ((u32)0x00000300)        </span><span class="comment">/* RTCSEL[1:0] bits (RTC clock source selection) */</span>
<a name="l01686"></a>01686 <span class="preprocessor">#define  RCC_BDCR_RTCSEL_0                   ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01687"></a>01687 <span class="preprocessor">#define  RCC_BDCR_RTCSEL_1                   ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01688"></a>01688 <span class="comment">/* RTC congiguration */</span>
<a name="l01689"></a>01689 <span class="preprocessor">#define  RCC_BDCR_RTCSEL_NOCLOCK             ((u32)0x00000000)        </span><span class="comment">/* No clock */</span>
<a name="l01690"></a>01690 <span class="preprocessor">#define  RCC_BDCR_RTCSEL_LSE                 ((u32)0x00000100)        </span><span class="comment">/* LSE oscillator clock used as RTC clock */</span>
<a name="l01691"></a>01691 <span class="preprocessor">#define  RCC_BDCR_RTCSEL_LSI                 ((u32)0x00000200)        </span><span class="comment">/* LSI oscillator clock used as RTC clock */</span>
<a name="l01692"></a>01692 <span class="preprocessor">#define  RCC_BDCR_RTCSEL_HSE                 ((u32)0x00000300)        </span><span class="comment">/* HSE oscillator clock divided by 128 used as RTC clock */</span>
<a name="l01693"></a>01693 
<a name="l01694"></a>01694 <span class="preprocessor">#define  RCC_BDCR_RTCEN                      ((u32)0x00008000)        </span><span class="comment">/* RTC clock enable */</span>
<a name="l01695"></a>01695 <span class="preprocessor">#define  RCC_BDCR_BDRST                      ((u32)0x00010000)        </span><span class="comment">/* Backup domain software reset  */</span>
<a name="l01696"></a>01696 
<a name="l01697"></a>01697 
<a name="l01698"></a>01698 <span class="comment">/*******************  Bit definition for RCC_CSR register  ********************/</span>  
<a name="l01699"></a>01699 <span class="preprocessor">#define  RCC_CSR_LSION                       ((u32)0x00000001)        </span><span class="comment">/* Internal Low Speed oscillator enable */</span>
<a name="l01700"></a>01700 <span class="preprocessor">#define  RCC_CSR_LSIRDY                      ((u32)0x00000002)        </span><span class="comment">/* Internal Low Speed oscillator Ready */</span>
<a name="l01701"></a>01701 <span class="preprocessor">#define  RCC_CSR_RMVF                        ((u32)0x01000000)        </span><span class="comment">/* Remove reset flag */</span>
<a name="l01702"></a>01702 <span class="preprocessor">#define  RCC_CSR_PINRSTF                     ((u32)0x04000000)        </span><span class="comment">/* PIN reset flag */</span>
<a name="l01703"></a>01703 <span class="preprocessor">#define  RCC_CSR_PORRSTF                     ((u32)0x08000000)        </span><span class="comment">/* POR/PDR reset flag */</span>
<a name="l01704"></a>01704 <span class="preprocessor">#define  RCC_CSR_SFTRSTF                     ((u32)0x10000000)        </span><span class="comment">/* Software Reset flag */</span>
<a name="l01705"></a>01705 <span class="preprocessor">#define  RCC_CSR_IWDGRSTF                    ((u32)0x20000000)        </span><span class="comment">/* Independent Watchdog reset flag */</span>
<a name="l01706"></a>01706 <span class="preprocessor">#define  RCC_CSR_WWDGRSTF                    ((u32)0x40000000)        </span><span class="comment">/* Window watchdog reset flag */</span>
<a name="l01707"></a>01707 <span class="preprocessor">#define  RCC_CSR_LPWRRSTF                    ((u32)0x80000000)        </span><span class="comment">/* Low-Power reset flag */</span>
<a name="l01708"></a>01708 
<a name="l01709"></a>01709 
<a name="l01710"></a>01710 
<a name="l01711"></a>01711 <span class="comment">/******************************************************************************/</span>
<a name="l01712"></a>01712 <span class="comment">/*                                                                            */</span>
<a name="l01713"></a>01713 <span class="comment">/*                General Purpose and Alternate Function IO                   */</span>
<a name="l01714"></a>01714 <span class="comment">/*                                                                            */</span>
<a name="l01715"></a>01715 <span class="comment">/******************************************************************************/</span>
<a name="l01716"></a>01716 
<a name="l01717"></a>01717 <span class="comment">/*******************  Bit definition for GPIO_CRL register  *******************/</span>
<a name="l01718"></a>01718 <span class="preprocessor">#define  GPIO_CRL_MODE                       ((u32)0x33333333)        </span><span class="comment">/* Port x mode bits */</span>
<a name="l01719"></a>01719 
<a name="l01720"></a>01720 <span class="preprocessor">#define  GPIO_CRL_MODE0                      ((u32)0x00000003)        </span><span class="comment">/* MODE0[1:0] bits (Port x mode bits, pin 0) */</span>
<a name="l01721"></a>01721 <span class="preprocessor">#define  GPIO_CRL_MODE0_0                    ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01722"></a>01722 <span class="preprocessor">#define  GPIO_CRL_MODE0_1                    ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01723"></a>01723 
<a name="l01724"></a>01724 <span class="preprocessor">#define  GPIO_CRL_MODE1                      ((u32)0x00000030)        </span><span class="comment">/* MODE1[1:0] bits (Port x mode bits, pin 1) */</span>
<a name="l01725"></a>01725 <span class="preprocessor">#define  GPIO_CRL_MODE1_0                    ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01726"></a>01726 <span class="preprocessor">#define  GPIO_CRL_MODE1_1                    ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01727"></a>01727 
<a name="l01728"></a>01728 <span class="preprocessor">#define  GPIO_CRL_MODE2                      ((u32)0x00000300)        </span><span class="comment">/* MODE2[1:0] bits (Port x mode bits, pin 2) */</span>
<a name="l01729"></a>01729 <span class="preprocessor">#define  GPIO_CRL_MODE2_0                    ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01730"></a>01730 <span class="preprocessor">#define  GPIO_CRL_MODE2_1                    ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01731"></a>01731 
<a name="l01732"></a>01732 <span class="preprocessor">#define  GPIO_CRL_MODE3                      ((u32)0x00003000)        </span><span class="comment">/* MODE3[1:0] bits (Port x mode bits, pin 3) */</span>
<a name="l01733"></a>01733 <span class="preprocessor">#define  GPIO_CRL_MODE3_0                    ((u32)0x00001000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01734"></a>01734 <span class="preprocessor">#define  GPIO_CRL_MODE3_1                    ((u32)0x00002000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01735"></a>01735 
<a name="l01736"></a>01736 <span class="preprocessor">#define  GPIO_CRL_MODE4                      ((u32)0x00030000)        </span><span class="comment">/* MODE4[1:0] bits (Port x mode bits, pin 4) */</span>
<a name="l01737"></a>01737 <span class="preprocessor">#define  GPIO_CRL_MODE4_0                    ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01738"></a>01738 <span class="preprocessor">#define  GPIO_CRL_MODE4_1                    ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01739"></a>01739 
<a name="l01740"></a>01740 <span class="preprocessor">#define  GPIO_CRL_MODE5                      ((u32)0x00300000)        </span><span class="comment">/* MODE5[1:0] bits (Port x mode bits, pin 5) */</span>
<a name="l01741"></a>01741 <span class="preprocessor">#define  GPIO_CRL_MODE5_0                    ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01742"></a>01742 <span class="preprocessor">#define  GPIO_CRL_MODE5_1                    ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01743"></a>01743 
<a name="l01744"></a>01744 <span class="preprocessor">#define  GPIO_CRL_MODE6                      ((u32)0x03000000)        </span><span class="comment">/* MODE6[1:0] bits (Port x mode bits, pin 6) */</span>
<a name="l01745"></a>01745 <span class="preprocessor">#define  GPIO_CRL_MODE6_0                    ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01746"></a>01746 <span class="preprocessor">#define  GPIO_CRL_MODE6_1                    ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01747"></a>01747 
<a name="l01748"></a>01748 <span class="preprocessor">#define  GPIO_CRL_MODE7                      ((u32)0x30000000)        </span><span class="comment">/* MODE7[1:0] bits (Port x mode bits, pin 7) */</span>
<a name="l01749"></a>01749 <span class="preprocessor">#define  GPIO_CRL_MODE7_0                    ((u32)0x10000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01750"></a>01750 <span class="preprocessor">#define  GPIO_CRL_MODE7_1                    ((u32)0x20000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01751"></a>01751 
<a name="l01752"></a>01752 
<a name="l01753"></a>01753 <span class="preprocessor">#define  GPIO_CRL_CNF                        ((u32)0xCCCCCCCC)        </span><span class="comment">/* Port x configuration bits */</span>
<a name="l01754"></a>01754 
<a name="l01755"></a>01755 <span class="preprocessor">#define  GPIO_CRL_CNF0                       ((u32)0x0000000C)        </span><span class="comment">/* CNF0[1:0] bits (Port x configuration bits, pin 0) */</span>
<a name="l01756"></a>01756 <span class="preprocessor">#define  GPIO_CRL_CNF0_0                     ((u32)0x00000004)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01757"></a>01757 <span class="preprocessor">#define  GPIO_CRL_CNF0_1                     ((u32)0x00000008)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01758"></a>01758 
<a name="l01759"></a>01759 <span class="preprocessor">#define  GPIO_CRL_CNF1                       ((u32)0x000000C0)        </span><span class="comment">/* CNF1[1:0] bits (Port x configuration bits, pin 1) */</span>
<a name="l01760"></a>01760 <span class="preprocessor">#define  GPIO_CRL_CNF1_0                     ((u32)0x00000040)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01761"></a>01761 <span class="preprocessor">#define  GPIO_CRL_CNF1_1                     ((u32)0x00000080)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01762"></a>01762 
<a name="l01763"></a>01763 <span class="preprocessor">#define  GPIO_CRL_CNF2                       ((u32)0x00000C00)        </span><span class="comment">/* CNF2[1:0] bits (Port x configuration bits, pin 2) */</span>
<a name="l01764"></a>01764 <span class="preprocessor">#define  GPIO_CRL_CNF2_0                     ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01765"></a>01765 <span class="preprocessor">#define  GPIO_CRL_CNF2_1                     ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01766"></a>01766 
<a name="l01767"></a>01767 <span class="preprocessor">#define  GPIO_CRL_CNF3                       ((u32)0x0000C000)        </span><span class="comment">/* CNF3[1:0] bits (Port x configuration bits, pin 3) */</span>
<a name="l01768"></a>01768 <span class="preprocessor">#define  GPIO_CRL_CNF3_0                     ((u32)0x00004000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01769"></a>01769 <span class="preprocessor">#define  GPIO_CRL_CNF3_1                     ((u32)0x00008000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01770"></a>01770 
<a name="l01771"></a>01771 <span class="preprocessor">#define  GPIO_CRL_CNF4                       ((u32)0x000C0000)        </span><span class="comment">/* CNF4[1:0] bits (Port x configuration bits, pin 4) */</span>
<a name="l01772"></a>01772 <span class="preprocessor">#define  GPIO_CRL_CNF4_0                     ((u32)0x00040000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01773"></a>01773 <span class="preprocessor">#define  GPIO_CRL_CNF4_1                     ((u32)0x00080000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01774"></a>01774 
<a name="l01775"></a>01775 <span class="preprocessor">#define  GPIO_CRL_CNF5                       ((u32)0x00C00000)        </span><span class="comment">/* CNF5[1:0] bits (Port x configuration bits, pin 5) */</span>
<a name="l01776"></a>01776 <span class="preprocessor">#define  GPIO_CRL_CNF5_0                     ((u32)0x00400000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01777"></a>01777 <span class="preprocessor">#define  GPIO_CRL_CNF5_1                     ((u32)0x00800000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01778"></a>01778 
<a name="l01779"></a>01779 <span class="preprocessor">#define  GPIO_CRL_CNF6                       ((u32)0x0C000000)        </span><span class="comment">/* CNF6[1:0] bits (Port x configuration bits, pin 6) */</span>
<a name="l01780"></a>01780 <span class="preprocessor">#define  GPIO_CRL_CNF6_0                     ((u32)0x04000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01781"></a>01781 <span class="preprocessor">#define  GPIO_CRL_CNF6_1                     ((u32)0x08000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01782"></a>01782 
<a name="l01783"></a>01783 <span class="preprocessor">#define  GPIO_CRL_CNF7                       ((u32)0xC0000000)        </span><span class="comment">/* CNF7[1:0] bits (Port x configuration bits, pin 7) */</span>
<a name="l01784"></a>01784 <span class="preprocessor">#define  GPIO_CRL_CNF7_0                     ((u32)0x40000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01785"></a>01785 <span class="preprocessor">#define  GPIO_CRL_CNF7_1                     ((u32)0x80000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01786"></a>01786 
<a name="l01787"></a>01787 
<a name="l01788"></a>01788 <span class="comment">/*******************  Bit definition for GPIO_CRH register  *******************/</span>
<a name="l01789"></a>01789 <span class="preprocessor">#define  GPIO_CRH_MODE                       ((u32)0x33333333)        </span><span class="comment">/* Port x mode bits */</span>
<a name="l01790"></a>01790 
<a name="l01791"></a>01791 <span class="preprocessor">#define  GPIO_CRH_MODE8                      ((u32)0x00000003)        </span><span class="comment">/* MODE8[1:0] bits (Port x mode bits, pin 8) */</span>
<a name="l01792"></a>01792 <span class="preprocessor">#define  GPIO_CRH_MODE8_0                    ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01793"></a>01793 <span class="preprocessor">#define  GPIO_CRH_MODE8_1                    ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01794"></a>01794 
<a name="l01795"></a>01795 <span class="preprocessor">#define  GPIO_CRH_MODE9                      ((u32)0x00000030)        </span><span class="comment">/* MODE9[1:0] bits (Port x mode bits, pin 9) */</span>
<a name="l01796"></a>01796 <span class="preprocessor">#define  GPIO_CRH_MODE9_0                    ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01797"></a>01797 <span class="preprocessor">#define  GPIO_CRH_MODE9_1                    ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01798"></a>01798 
<a name="l01799"></a>01799 <span class="preprocessor">#define  GPIO_CRH_MODE10                     ((u32)0x00000300)        </span><span class="comment">/* MODE10[1:0] bits (Port x mode bits, pin 10) */</span>
<a name="l01800"></a>01800 <span class="preprocessor">#define  GPIO_CRH_MODE10_0                   ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01801"></a>01801 <span class="preprocessor">#define  GPIO_CRH_MODE10_1                   ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01802"></a>01802 
<a name="l01803"></a>01803 <span class="preprocessor">#define  GPIO_CRH_MODE11                     ((u32)0x00003000)        </span><span class="comment">/* MODE11[1:0] bits (Port x mode bits, pin 11) */</span>
<a name="l01804"></a>01804 <span class="preprocessor">#define  GPIO_CRH_MODE11_0                   ((u32)0x00001000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01805"></a>01805 <span class="preprocessor">#define  GPIO_CRH_MODE11_1                   ((u32)0x00002000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01806"></a>01806 
<a name="l01807"></a>01807 <span class="preprocessor">#define  GPIO_CRH_MODE12                     ((u32)0x00030000)        </span><span class="comment">/* MODE12[1:0] bits (Port x mode bits, pin 12) */</span>
<a name="l01808"></a>01808 <span class="preprocessor">#define  GPIO_CRH_MODE12_0                   ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01809"></a>01809 <span class="preprocessor">#define  GPIO_CRH_MODE12_1                   ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01810"></a>01810 
<a name="l01811"></a>01811 <span class="preprocessor">#define  GPIO_CRH_MODE13                     ((u32)0x00300000)        </span><span class="comment">/* MODE13[1:0] bits (Port x mode bits, pin 13) */</span>
<a name="l01812"></a>01812 <span class="preprocessor">#define  GPIO_CRH_MODE13_0                   ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01813"></a>01813 <span class="preprocessor">#define  GPIO_CRH_MODE13_1                   ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01814"></a>01814 
<a name="l01815"></a>01815 <span class="preprocessor">#define  GPIO_CRH_MODE14                     ((u32)0x03000000)        </span><span class="comment">/* MODE14[1:0] bits (Port x mode bits, pin 14) */</span>
<a name="l01816"></a>01816 <span class="preprocessor">#define  GPIO_CRH_MODE14_0                   ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01817"></a>01817 <span class="preprocessor">#define  GPIO_CRH_MODE14_1                   ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01818"></a>01818 
<a name="l01819"></a>01819 <span class="preprocessor">#define  GPIO_CRH_MODE15                     ((u32)0x30000000)        </span><span class="comment">/* MODE15[1:0] bits (Port x mode bits, pin 15) */</span>
<a name="l01820"></a>01820 <span class="preprocessor">#define  GPIO_CRH_MODE15_0                   ((u32)0x10000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01821"></a>01821 <span class="preprocessor">#define  GPIO_CRH_MODE15_1                   ((u32)0x20000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01822"></a>01822 
<a name="l01823"></a>01823 
<a name="l01824"></a>01824 <span class="preprocessor">#define  GPIO_CRH_CNF                        ((u32)0xCCCCCCCC)        </span><span class="comment">/* Port x configuration bits */</span>
<a name="l01825"></a>01825 
<a name="l01826"></a>01826 <span class="preprocessor">#define  GPIO_CRH_CNF8                       ((u32)0x0000000C)        </span><span class="comment">/* CNF8[1:0] bits (Port x configuration bits, pin 8) */</span>
<a name="l01827"></a>01827 <span class="preprocessor">#define  GPIO_CRH_CNF8_0                     ((u32)0x00000004)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01828"></a>01828 <span class="preprocessor">#define  GPIO_CRH_CNF8_1                     ((u32)0x00000008)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01829"></a>01829 
<a name="l01830"></a>01830 <span class="preprocessor">#define  GPIO_CRH_CNF9                       ((u32)0x000000C0)        </span><span class="comment">/* CNF9[1:0] bits (Port x configuration bits, pin 9) */</span>
<a name="l01831"></a>01831 <span class="preprocessor">#define  GPIO_CRH_CNF9_0                     ((u32)0x00000040)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01832"></a>01832 <span class="preprocessor">#define  GPIO_CRH_CNF9_1                     ((u32)0x00000080)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01833"></a>01833 
<a name="l01834"></a>01834 <span class="preprocessor">#define  GPIO_CRH_CNF10                      ((u32)0x00000C00)        </span><span class="comment">/* CNF10[1:0] bits (Port x configuration bits, pin 10) */</span>
<a name="l01835"></a>01835 <span class="preprocessor">#define  GPIO_CRH_CNF10_0                    ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01836"></a>01836 <span class="preprocessor">#define  GPIO_CRH_CNF10_1                    ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01837"></a>01837 
<a name="l01838"></a>01838 <span class="preprocessor">#define  GPIO_CRH_CNF11                      ((u32)0x0000C000)        </span><span class="comment">/* CNF11[1:0] bits (Port x configuration bits, pin 11) */</span>
<a name="l01839"></a>01839 <span class="preprocessor">#define  GPIO_CRH_CNF11_0                    ((u32)0x00004000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01840"></a>01840 <span class="preprocessor">#define  GPIO_CRH_CNF11_1                    ((u32)0x00008000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01841"></a>01841 
<a name="l01842"></a>01842 <span class="preprocessor">#define  GPIO_CRH_CNF12                      ((u32)0x000C0000)        </span><span class="comment">/* CNF12[1:0] bits (Port x configuration bits, pin 12) */</span>
<a name="l01843"></a>01843 <span class="preprocessor">#define  GPIO_CRH_CNF12_0                    ((u32)0x00040000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01844"></a>01844 <span class="preprocessor">#define  GPIO_CRH_CNF12_1                    ((u32)0x00080000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01845"></a>01845 
<a name="l01846"></a>01846 <span class="preprocessor">#define  GPIO_CRH_CNF13                      ((u32)0x00C00000)        </span><span class="comment">/* CNF13[1:0] bits (Port x configuration bits, pin 13) */</span>
<a name="l01847"></a>01847 <span class="preprocessor">#define  GPIO_CRH_CNF13_0                    ((u32)0x00400000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01848"></a>01848 <span class="preprocessor">#define  GPIO_CRH_CNF13_1                    ((u32)0x00800000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01849"></a>01849 
<a name="l01850"></a>01850 <span class="preprocessor">#define  GPIO_CRH_CNF14                      ((u32)0x0C000000)        </span><span class="comment">/* CNF14[1:0] bits (Port x configuration bits, pin 14) */</span>
<a name="l01851"></a>01851 <span class="preprocessor">#define  GPIO_CRH_CNF14_0                    ((u32)0x04000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01852"></a>01852 <span class="preprocessor">#define  GPIO_CRH_CNF14_1                    ((u32)0x08000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01853"></a>01853 
<a name="l01854"></a>01854 <span class="preprocessor">#define  GPIO_CRH_CNF15                      ((u32)0xC0000000)        </span><span class="comment">/* CNF15[1:0] bits (Port x configuration bits, pin 15) */</span>
<a name="l01855"></a>01855 <span class="preprocessor">#define  GPIO_CRH_CNF15_0                    ((u32)0x40000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l01856"></a>01856 <span class="preprocessor">#define  GPIO_CRH_CNF15_1                    ((u32)0x80000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l01857"></a>01857 
<a name="l01858"></a>01858 
<a name="l01859"></a>01859 <span class="comment">/*******************  Bit definition for GPIO_IDR register  *******************/</span>
<a name="l01860"></a>01860 <span class="preprocessor">#define GPIO_IDR_IDR0                        ((u16)0x0001)            </span><span class="comment">/* Port input data, bit 0 */</span>
<a name="l01861"></a>01861 <span class="preprocessor">#define GPIO_IDR_IDR1                        ((u16)0x0002)            </span><span class="comment">/* Port input data, bit 1 */</span>
<a name="l01862"></a>01862 <span class="preprocessor">#define GPIO_IDR_IDR2                        ((u16)0x0004)            </span><span class="comment">/* Port input data, bit 2 */</span>
<a name="l01863"></a>01863 <span class="preprocessor">#define GPIO_IDR_IDR3                        ((u16)0x0008)            </span><span class="comment">/* Port input data, bit 3 */</span>
<a name="l01864"></a>01864 <span class="preprocessor">#define GPIO_IDR_IDR4                        ((u16)0x0010)            </span><span class="comment">/* Port input data, bit 4 */</span>
<a name="l01865"></a>01865 <span class="preprocessor">#define GPIO_IDR_IDR5                        ((u16)0x0020)            </span><span class="comment">/* Port input data, bit 5 */</span>
<a name="l01866"></a>01866 <span class="preprocessor">#define GPIO_IDR_IDR6                        ((u16)0x0040)            </span><span class="comment">/* Port input data, bit 6 */</span>
<a name="l01867"></a>01867 <span class="preprocessor">#define GPIO_IDR_IDR7                        ((u16)0x0080)            </span><span class="comment">/* Port input data, bit 7 */</span>
<a name="l01868"></a>01868 <span class="preprocessor">#define GPIO_IDR_IDR8                        ((u16)0x0100)            </span><span class="comment">/* Port input data, bit 8 */</span>
<a name="l01869"></a>01869 <span class="preprocessor">#define GPIO_IDR_IDR9                        ((u16)0x0200)            </span><span class="comment">/* Port input data, bit 9 */</span>
<a name="l01870"></a>01870 <span class="preprocessor">#define GPIO_IDR_IDR10                       ((u16)0x0400)            </span><span class="comment">/* Port input data, bit 10 */</span>
<a name="l01871"></a>01871 <span class="preprocessor">#define GPIO_IDR_IDR11                       ((u16)0x0800)            </span><span class="comment">/* Port input data, bit 11 */</span>
<a name="l01872"></a>01872 <span class="preprocessor">#define GPIO_IDR_IDR12                       ((u16)0x1000)            </span><span class="comment">/* Port input data, bit 12 */</span>
<a name="l01873"></a>01873 <span class="preprocessor">#define GPIO_IDR_IDR13                       ((u16)0x2000)            </span><span class="comment">/* Port input data, bit 13 */</span>
<a name="l01874"></a>01874 <span class="preprocessor">#define GPIO_IDR_IDR14                       ((u16)0x4000)            </span><span class="comment">/* Port input data, bit 14 */</span>
<a name="l01875"></a>01875 <span class="preprocessor">#define GPIO_IDR_IDR15                       ((u16)0x8000)            </span><span class="comment">/* Port input data, bit 15 */</span>
<a name="l01876"></a>01876 
<a name="l01877"></a>01877 
<a name="l01878"></a>01878 <span class="comment">/*******************  Bit definition for GPIO_ODR register  *******************/</span>
<a name="l01879"></a>01879 <span class="preprocessor">#define GPIO_ODR_ODR0                        ((u16)0x0001)            </span><span class="comment">/* Port output data, bit 0 */</span>
<a name="l01880"></a>01880 <span class="preprocessor">#define GPIO_ODR_ODR1                        ((u16)0x0002)            </span><span class="comment">/* Port output data, bit 1 */</span>
<a name="l01881"></a>01881 <span class="preprocessor">#define GPIO_ODR_ODR2                        ((u16)0x0004)            </span><span class="comment">/* Port output data, bit 2 */</span>
<a name="l01882"></a>01882 <span class="preprocessor">#define GPIO_ODR_ODR3                        ((u16)0x0008)            </span><span class="comment">/* Port output data, bit 3 */</span>
<a name="l01883"></a>01883 <span class="preprocessor">#define GPIO_ODR_ODR4                        ((u16)0x0010)            </span><span class="comment">/* Port output data, bit 4 */</span>
<a name="l01884"></a>01884 <span class="preprocessor">#define GPIO_ODR_ODR5                        ((u16)0x0020)            </span><span class="comment">/* Port output data, bit 5 */</span>
<a name="l01885"></a>01885 <span class="preprocessor">#define GPIO_ODR_ODR6                        ((u16)0x0040)            </span><span class="comment">/* Port output data, bit 6 */</span>
<a name="l01886"></a>01886 <span class="preprocessor">#define GPIO_ODR_ODR7                        ((u16)0x0080)            </span><span class="comment">/* Port output data, bit 7 */</span>
<a name="l01887"></a>01887 <span class="preprocessor">#define GPIO_ODR_ODR8                        ((u16)0x0100)            </span><span class="comment">/* Port output data, bit 8 */</span>
<a name="l01888"></a>01888 <span class="preprocessor">#define GPIO_ODR_ODR9                        ((u16)0x0200)            </span><span class="comment">/* Port output data, bit 9 */</span>
<a name="l01889"></a>01889 <span class="preprocessor">#define GPIO_ODR_ODR10                       ((u16)0x0400)            </span><span class="comment">/* Port output data, bit 10 */</span>
<a name="l01890"></a>01890 <span class="preprocessor">#define GPIO_ODR_ODR11                       ((u16)0x0800)            </span><span class="comment">/* Port output data, bit 11 */</span>
<a name="l01891"></a>01891 <span class="preprocessor">#define GPIO_ODR_ODR12                       ((u16)0x1000)            </span><span class="comment">/* Port output data, bit 12 */</span>
<a name="l01892"></a>01892 <span class="preprocessor">#define GPIO_ODR_ODR13                       ((u16)0x2000)            </span><span class="comment">/* Port output data, bit 13 */</span>
<a name="l01893"></a>01893 <span class="preprocessor">#define GPIO_ODR_ODR14                       ((u16)0x4000)            </span><span class="comment">/* Port output data, bit 14 */</span>
<a name="l01894"></a>01894 <span class="preprocessor">#define GPIO_ODR_ODR15                       ((u16)0x8000)            </span><span class="comment">/* Port output data, bit 15 */</span>
<a name="l01895"></a>01895 
<a name="l01896"></a>01896 
<a name="l01897"></a>01897 <span class="comment">/******************  Bit definition for GPIO_BSRR register  *******************/</span>
<a name="l01898"></a>01898 <span class="preprocessor">#define GPIO_BSRR_BS0                        ((u32)0x00000001)        </span><span class="comment">/* Port x Set bit 0 */</span>
<a name="l01899"></a>01899 <span class="preprocessor">#define GPIO_BSRR_BS1                        ((u32)0x00000002)        </span><span class="comment">/* Port x Set bit 1 */</span>
<a name="l01900"></a>01900 <span class="preprocessor">#define GPIO_BSRR_BS2                        ((u32)0x00000004)        </span><span class="comment">/* Port x Set bit 2 */</span>
<a name="l01901"></a>01901 <span class="preprocessor">#define GPIO_BSRR_BS3                        ((u32)0x00000008)        </span><span class="comment">/* Port x Set bit 3 */</span>
<a name="l01902"></a>01902 <span class="preprocessor">#define GPIO_BSRR_BS4                        ((u32)0x00000010)        </span><span class="comment">/* Port x Set bit 4 */</span>
<a name="l01903"></a>01903 <span class="preprocessor">#define GPIO_BSRR_BS5                        ((u32)0x00000020)        </span><span class="comment">/* Port x Set bit 5 */</span>
<a name="l01904"></a>01904 <span class="preprocessor">#define GPIO_BSRR_BS6                        ((u32)0x00000040)        </span><span class="comment">/* Port x Set bit 6 */</span>
<a name="l01905"></a>01905 <span class="preprocessor">#define GPIO_BSRR_BS7                        ((u32)0x00000080)        </span><span class="comment">/* Port x Set bit 7 */</span>
<a name="l01906"></a>01906 <span class="preprocessor">#define GPIO_BSRR_BS8                        ((u32)0x00000100)        </span><span class="comment">/* Port x Set bit 8 */</span>
<a name="l01907"></a>01907 <span class="preprocessor">#define GPIO_BSRR_BS9                        ((u32)0x00000200)        </span><span class="comment">/* Port x Set bit 9 */</span>
<a name="l01908"></a>01908 <span class="preprocessor">#define GPIO_BSRR_BS10                       ((u32)0x00000400)        </span><span class="comment">/* Port x Set bit 10 */</span>
<a name="l01909"></a>01909 <span class="preprocessor">#define GPIO_BSRR_BS11                       ((u32)0x00000800)        </span><span class="comment">/* Port x Set bit 11 */</span>
<a name="l01910"></a>01910 <span class="preprocessor">#define GPIO_BSRR_BS12                       ((u32)0x00001000)        </span><span class="comment">/* Port x Set bit 12 */</span>
<a name="l01911"></a>01911 <span class="preprocessor">#define GPIO_BSRR_BS13                       ((u32)0x00002000)        </span><span class="comment">/* Port x Set bit 13 */</span>
<a name="l01912"></a>01912 <span class="preprocessor">#define GPIO_BSRR_BS14                       ((u32)0x00004000)        </span><span class="comment">/* Port x Set bit 14 */</span>
<a name="l01913"></a>01913 <span class="preprocessor">#define GPIO_BSRR_BS15                       ((u32)0x00008000)        </span><span class="comment">/* Port x Set bit 15 */</span>
<a name="l01914"></a>01914 
<a name="l01915"></a>01915 <span class="preprocessor">#define GPIO_BSRR_BR0                        ((u32)0x00010000)        </span><span class="comment">/* Port x Reset bit 0 */</span>
<a name="l01916"></a>01916 <span class="preprocessor">#define GPIO_BSRR_BR1                        ((u32)0x00020000)        </span><span class="comment">/* Port x Reset bit 1 */</span>
<a name="l01917"></a>01917 <span class="preprocessor">#define GPIO_BSRR_BR2                        ((u32)0x00040000)        </span><span class="comment">/* Port x Reset bit 2 */</span>
<a name="l01918"></a>01918 <span class="preprocessor">#define GPIO_BSRR_BR3                        ((u32)0x00080000)        </span><span class="comment">/* Port x Reset bit 3 */</span>
<a name="l01919"></a>01919 <span class="preprocessor">#define GPIO_BSRR_BR4                        ((u32)0x00100000)        </span><span class="comment">/* Port x Reset bit 4 */</span>
<a name="l01920"></a>01920 <span class="preprocessor">#define GPIO_BSRR_BR5                        ((u32)0x00200000)        </span><span class="comment">/* Port x Reset bit 5 */</span>
<a name="l01921"></a>01921 <span class="preprocessor">#define GPIO_BSRR_BR6                        ((u32)0x00400000)        </span><span class="comment">/* Port x Reset bit 6 */</span>
<a name="l01922"></a>01922 <span class="preprocessor">#define GPIO_BSRR_BR7                        ((u32)0x00800000)        </span><span class="comment">/* Port x Reset bit 7 */</span>
<a name="l01923"></a>01923 <span class="preprocessor">#define GPIO_BSRR_BR8                        ((u32)0x01000000)        </span><span class="comment">/* Port x Reset bit 8 */</span>
<a name="l01924"></a>01924 <span class="preprocessor">#define GPIO_BSRR_BR9                        ((u32)0x02000000)        </span><span class="comment">/* Port x Reset bit 9 */</span>
<a name="l01925"></a>01925 <span class="preprocessor">#define GPIO_BSRR_BR10                       ((u32)0x04000000)        </span><span class="comment">/* Port x Reset bit 10 */</span>
<a name="l01926"></a>01926 <span class="preprocessor">#define GPIO_BSRR_BR11                       ((u32)0x08000000)        </span><span class="comment">/* Port x Reset bit 11 */</span>
<a name="l01927"></a>01927 <span class="preprocessor">#define GPIO_BSRR_BR12                       ((u32)0x10000000)        </span><span class="comment">/* Port x Reset bit 12 */</span>
<a name="l01928"></a>01928 <span class="preprocessor">#define GPIO_BSRR_BR13                       ((u32)0x20000000)        </span><span class="comment">/* Port x Reset bit 13 */</span>
<a name="l01929"></a>01929 <span class="preprocessor">#define GPIO_BSRR_BR14                       ((u32)0x40000000)        </span><span class="comment">/* Port x Reset bit 14 */</span>
<a name="l01930"></a>01930 <span class="preprocessor">#define GPIO_BSRR_BR15                       ((u32)0x80000000)        </span><span class="comment">/* Port x Reset bit 15 */</span>
<a name="l01931"></a>01931 
<a name="l01932"></a>01932 
<a name="l01933"></a>01933 <span class="comment">/*******************  Bit definition for GPIO_BRR register  *******************/</span>
<a name="l01934"></a>01934 <span class="preprocessor">#define GPIO_BRR_BR0                         ((u16)0x0001)            </span><span class="comment">/* Port x Reset bit 0 */</span>
<a name="l01935"></a>01935 <span class="preprocessor">#define GPIO_BRR_BR1                         ((u16)0x0002)            </span><span class="comment">/* Port x Reset bit 1 */</span>
<a name="l01936"></a>01936 <span class="preprocessor">#define GPIO_BRR_BR2                         ((u16)0x0004)            </span><span class="comment">/* Port x Reset bit 2 */</span>
<a name="l01937"></a>01937 <span class="preprocessor">#define GPIO_BRR_BR3                         ((u16)0x0008)            </span><span class="comment">/* Port x Reset bit 3 */</span>
<a name="l01938"></a>01938 <span class="preprocessor">#define GPIO_BRR_BR4                         ((u16)0x0010)            </span><span class="comment">/* Port x Reset bit 4 */</span>
<a name="l01939"></a>01939 <span class="preprocessor">#define GPIO_BRR_BR5                         ((u16)0x0020)            </span><span class="comment">/* Port x Reset bit 5 */</span>
<a name="l01940"></a>01940 <span class="preprocessor">#define GPIO_BRR_BR6                         ((u16)0x0040)            </span><span class="comment">/* Port x Reset bit 6 */</span>
<a name="l01941"></a>01941 <span class="preprocessor">#define GPIO_BRR_BR7                         ((u16)0x0080)            </span><span class="comment">/* Port x Reset bit 7 */</span>
<a name="l01942"></a>01942 <span class="preprocessor">#define GPIO_BRR_BR8                         ((u16)0x0100)            </span><span class="comment">/* Port x Reset bit 8 */</span>
<a name="l01943"></a>01943 <span class="preprocessor">#define GPIO_BRR_BR9                         ((u16)0x0200)            </span><span class="comment">/* Port x Reset bit 9 */</span>
<a name="l01944"></a>01944 <span class="preprocessor">#define GPIO_BRR_BR10                        ((u16)0x0400)            </span><span class="comment">/* Port x Reset bit 10 */</span>
<a name="l01945"></a>01945 <span class="preprocessor">#define GPIO_BRR_BR11                        ((u16)0x0800)            </span><span class="comment">/* Port x Reset bit 11 */</span>
<a name="l01946"></a>01946 <span class="preprocessor">#define GPIO_BRR_BR12                        ((u16)0x1000)            </span><span class="comment">/* Port x Reset bit 12 */</span>
<a name="l01947"></a>01947 <span class="preprocessor">#define GPIO_BRR_BR13                        ((u16)0x2000)            </span><span class="comment">/* Port x Reset bit 13 */</span>
<a name="l01948"></a>01948 <span class="preprocessor">#define GPIO_BRR_BR14                        ((u16)0x4000)            </span><span class="comment">/* Port x Reset bit 14 */</span>
<a name="l01949"></a>01949 <span class="preprocessor">#define GPIO_BRR_BR15                        ((u16)0x8000)            </span><span class="comment">/* Port x Reset bit 15 */</span>
<a name="l01950"></a>01950 
<a name="l01951"></a>01951 
<a name="l01952"></a>01952 <span class="comment">/******************  Bit definition for GPIO_LCKR register  *******************/</span>
<a name="l01953"></a>01953 <span class="preprocessor">#define GPIO_LCKR_LCK0                       ((u32)0x00000001)        </span><span class="comment">/* Port x Lock bit 0 */</span>
<a name="l01954"></a>01954 <span class="preprocessor">#define GPIO_LCKR_LCK1                       ((u32)0x00000002)        </span><span class="comment">/* Port x Lock bit 1 */</span>
<a name="l01955"></a>01955 <span class="preprocessor">#define GPIO_LCKR_LCK2                       ((u32)0x00000004)        </span><span class="comment">/* Port x Lock bit 2 */</span>
<a name="l01956"></a>01956 <span class="preprocessor">#define GPIO_LCKR_LCK3                       ((u32)0x00000008)        </span><span class="comment">/* Port x Lock bit 3 */</span>
<a name="l01957"></a>01957 <span class="preprocessor">#define GPIO_LCKR_LCK4                       ((u32)0x00000010)        </span><span class="comment">/* Port x Lock bit 4 */</span>
<a name="l01958"></a>01958 <span class="preprocessor">#define GPIO_LCKR_LCK5                       ((u32)0x00000020)        </span><span class="comment">/* Port x Lock bit 5 */</span>
<a name="l01959"></a>01959 <span class="preprocessor">#define GPIO_LCKR_LCK6                       ((u32)0x00000040)        </span><span class="comment">/* Port x Lock bit 6 */</span>
<a name="l01960"></a>01960 <span class="preprocessor">#define GPIO_LCKR_LCK7                       ((u32)0x00000080)        </span><span class="comment">/* Port x Lock bit 7 */</span>
<a name="l01961"></a>01961 <span class="preprocessor">#define GPIO_LCKR_LCK8                       ((u32)0x00000100)        </span><span class="comment">/* Port x Lock bit 8 */</span>
<a name="l01962"></a>01962 <span class="preprocessor">#define GPIO_LCKR_LCK9                       ((u32)0x00000200)        </span><span class="comment">/* Port x Lock bit 9 */</span>
<a name="l01963"></a>01963 <span class="preprocessor">#define GPIO_LCKR_LCK10                      ((u32)0x00000400)        </span><span class="comment">/* Port x Lock bit 10 */</span>
<a name="l01964"></a>01964 <span class="preprocessor">#define GPIO_LCKR_LCK11                      ((u32)0x00000800)        </span><span class="comment">/* Port x Lock bit 11 */</span>
<a name="l01965"></a>01965 <span class="preprocessor">#define GPIO_LCKR_LCK12                      ((u32)0x00001000)        </span><span class="comment">/* Port x Lock bit 12 */</span>
<a name="l01966"></a>01966 <span class="preprocessor">#define GPIO_LCKR_LCK13                      ((u32)0x00002000)        </span><span class="comment">/* Port x Lock bit 13 */</span>
<a name="l01967"></a>01967 <span class="preprocessor">#define GPIO_LCKR_LCK14                      ((u32)0x00004000)        </span><span class="comment">/* Port x Lock bit 14 */</span>
<a name="l01968"></a>01968 <span class="preprocessor">#define GPIO_LCKR_LCK15                      ((u32)0x00008000)        </span><span class="comment">/* Port x Lock bit 15 */</span>
<a name="l01969"></a>01969 <span class="preprocessor">#define GPIO_LCKR_LCKK                       ((u32)0x00010000)        </span><span class="comment">/* Lock key */</span>
<a name="l01970"></a>01970 
<a name="l01971"></a>01971 
<a name="l01972"></a>01972 <span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l01973"></a>01973 
<a name="l01974"></a>01974 
<a name="l01975"></a>01975 <span class="comment">/******************  Bit definition for AFIO_EVCR register  *******************/</span>
<a name="l01976"></a>01976 <span class="preprocessor">#define AFIO_EVCR_PIN                        ((u8)0x0F)               </span><span class="comment">/* PIN[3:0] bits (Pin selection) */</span>
<a name="l01977"></a>01977 <span class="preprocessor">#define AFIO_EVCR_PIN_0                      ((u8)0x01)               </span><span class="comment">/* Bit 0 */</span>
<a name="l01978"></a>01978 <span class="preprocessor">#define AFIO_EVCR_PIN_1                      ((u8)0x02)               </span><span class="comment">/* Bit 1 */</span>
<a name="l01979"></a>01979 <span class="preprocessor">#define AFIO_EVCR_PIN_2                      ((u8)0x04)               </span><span class="comment">/* Bit 2 */</span>
<a name="l01980"></a>01980 <span class="preprocessor">#define AFIO_EVCR_PIN_3                      ((u8)0x08)               </span><span class="comment">/* Bit 3 */</span>
<a name="l01981"></a>01981 
<a name="l01982"></a>01982 <span class="comment">/* PIN configuration */</span>
<a name="l01983"></a>01983 <span class="preprocessor">#define AFIO_EVCR_PIN_PX0                    ((u8)0x00)               </span><span class="comment">/* Pin 0 selected */</span>
<a name="l01984"></a>01984 <span class="preprocessor">#define AFIO_EVCR_PIN_PX1                    ((u8)0x01)               </span><span class="comment">/* Pin 1 selected */</span>
<a name="l01985"></a>01985 <span class="preprocessor">#define AFIO_EVCR_PIN_PX2                    ((u8)0x02)               </span><span class="comment">/* Pin 2 selected */</span>
<a name="l01986"></a>01986 <span class="preprocessor">#define AFIO_EVCR_PIN_PX3                    ((u8)0x03)               </span><span class="comment">/* Pin 3 selected */</span>
<a name="l01987"></a>01987 <span class="preprocessor">#define AFIO_EVCR_PIN_PX4                    ((u8)0x04)               </span><span class="comment">/* Pin 4 selected */</span>
<a name="l01988"></a>01988 <span class="preprocessor">#define AFIO_EVCR_PIN_PX5                    ((u8)0x05)               </span><span class="comment">/* Pin 5 selected */</span>
<a name="l01989"></a>01989 <span class="preprocessor">#define AFIO_EVCR_PIN_PX6                    ((u8)0x06)               </span><span class="comment">/* Pin 6 selected */</span>
<a name="l01990"></a>01990 <span class="preprocessor">#define AFIO_EVCR_PIN_PX7                    ((u8)0x07)               </span><span class="comment">/* Pin 7 selected */</span>
<a name="l01991"></a>01991 <span class="preprocessor">#define AFIO_EVCR_PIN_PX8                    ((u8)0x08)               </span><span class="comment">/* Pin 8 selected */</span>
<a name="l01992"></a>01992 <span class="preprocessor">#define AFIO_EVCR_PIN_PX9                    ((u8)0x09)               </span><span class="comment">/* Pin 9 selected */</span>
<a name="l01993"></a>01993 <span class="preprocessor">#define AFIO_EVCR_PIN_PX10                   ((u8)0x0A)               </span><span class="comment">/* Pin 10 selected */</span>
<a name="l01994"></a>01994 <span class="preprocessor">#define AFIO_EVCR_PIN_PX11                   ((u8)0x0B)               </span><span class="comment">/* Pin 11 selected */</span>
<a name="l01995"></a>01995 <span class="preprocessor">#define AFIO_EVCR_PIN_PX12                   ((u8)0x0C)               </span><span class="comment">/* Pin 12 selected */</span>
<a name="l01996"></a>01996 <span class="preprocessor">#define AFIO_EVCR_PIN_PX13                   ((u8)0x0D)               </span><span class="comment">/* Pin 13 selected */</span>
<a name="l01997"></a>01997 <span class="preprocessor">#define AFIO_EVCR_PIN_PX14                   ((u8)0x0E)               </span><span class="comment">/* Pin 14 selected */</span>
<a name="l01998"></a>01998 <span class="preprocessor">#define AFIO_EVCR_PIN_PX15                   ((u8)0x0F)               </span><span class="comment">/* Pin 15 selected */</span>
<a name="l01999"></a>01999 
<a name="l02000"></a>02000 <span class="preprocessor">#define AFIO_EVCR_PORT                       ((u8)0x70)               </span><span class="comment">/* PORT[2:0] bits (Port selection) */</span>
<a name="l02001"></a>02001 <span class="preprocessor">#define AFIO_EVCR_PORT_0                     ((u8)0x10)               </span><span class="comment">/* Bit 0 */</span>
<a name="l02002"></a>02002 <span class="preprocessor">#define AFIO_EVCR_PORT_1                     ((u8)0x20)               </span><span class="comment">/* Bit 1 */</span>
<a name="l02003"></a>02003 <span class="preprocessor">#define AFIO_EVCR_PORT_2                     ((u8)0x40)               </span><span class="comment">/* Bit 2 */</span>
<a name="l02004"></a>02004 
<a name="l02005"></a>02005 <span class="comment">/* PORT configuration */</span>
<a name="l02006"></a>02006 <span class="preprocessor">#define AFIO_EVCR_PORT_PA                    ((u8)0x00)               </span><span class="comment">/* Port A selected */</span>
<a name="l02007"></a>02007 <span class="preprocessor">#define AFIO_EVCR_PORT_PB                    ((u8)0x10)               </span><span class="comment">/* Port B selected */</span>
<a name="l02008"></a>02008 <span class="preprocessor">#define AFIO_EVCR_PORT_PC                    ((u8)0x20)               </span><span class="comment">/* Port C selected */</span>
<a name="l02009"></a>02009 <span class="preprocessor">#define AFIO_EVCR_PORT_PD                    ((u8)0x30)               </span><span class="comment">/* Port D selected */</span>
<a name="l02010"></a>02010 <span class="preprocessor">#define AFIO_EVCR_PORT_PE                    ((u8)0x40)               </span><span class="comment">/* Port E selected */</span>
<a name="l02011"></a>02011 
<a name="l02012"></a>02012 <span class="preprocessor">#define AFIO_EVCR_EVOE                       ((u8)0x80)               </span><span class="comment">/* Event Output Enable */</span>
<a name="l02013"></a>02013 
<a name="l02014"></a>02014 
<a name="l02015"></a>02015 <span class="comment">/******************  Bit definition for AFIO_MAPR register  *******************/</span>
<a name="l02016"></a>02016 <span class="preprocessor">#define AFIO_MAPR_SPI1 _REMAP                ((u32)0x00000001)        </span><span class="comment">/* SPI1 remapping */</span>
<a name="l02017"></a>02017 <span class="preprocessor">#define AFIO_MAPR_I2C1_REMAP                 ((u32)0x00000002)        </span><span class="comment">/* I2C1 remapping */</span>
<a name="l02018"></a>02018 <span class="preprocessor">#define AFIO_MAPR_USART1_REMAP               ((u32)0x00000004)        </span><span class="comment">/* USART1 remapping */</span>
<a name="l02019"></a>02019 <span class="preprocessor">#define AFIO_MAPR_USART2_REMAP               ((u32)0x00000008)        </span><span class="comment">/* USART2 remapping */</span>
<a name="l02020"></a>02020 
<a name="l02021"></a>02021 <span class="preprocessor">#define AFIO_MAPR_USART3_REMAP               ((u32)0x00000030)        </span><span class="comment">/* USART3_REMAP[1:0] bits (USART3 remapping) */</span>
<a name="l02022"></a>02022 <span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_0             ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span>
<a name="l02023"></a>02023 <span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_1             ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span>
<a name="l02024"></a>02024 
<a name="l02025"></a>02025 <span class="comment">/* USART3_REMAP configuration */</span>
<a name="l02026"></a>02026 <span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_NOREMAP       ((u32)0x00000000)        </span><span class="comment">/* No remap (TX/PB10, RX/PB11, CK/PB12, CTS/PB13, RTS/PB14) */</span>
<a name="l02027"></a>02027 <span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP  ((u32)0x00000010)        </span><span class="comment">/* Partial remap (TX/PC10, RX/PC11, CK/PC12, CTS/PB13, RTS/PB14) */</span>
<a name="l02028"></a>02028 <span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_FULLREMAP     ((u32)0x00000030)        </span><span class="comment">/* Full remap (TX/PD8, RX/PD9, CK/PD10, CTS/PD11, RTS/PD12) */</span>
<a name="l02029"></a>02029 
<a name="l02030"></a>02030 <span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP                 ((u32)0x000000C0)        </span><span class="comment">/* TIM1_REMAP[1:0] bits (TIM1 remapping) */</span>
<a name="l02031"></a>02031 <span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_0               ((u32)0x00000040)        </span><span class="comment">/* Bit 0 */</span>
<a name="l02032"></a>02032 <span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_1               ((u32)0x00000080)        </span><span class="comment">/* Bit 1 */</span>
<a name="l02033"></a>02033 
<a name="l02034"></a>02034 <span class="comment">/* TIM1_REMAP configuration */</span>
<a name="l02035"></a>02035 <span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_NOREMAP         ((u32)0x00000000)        </span><span class="comment">/* No remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PB12, CH1N/PB13, CH2N/PB14, CH3N/PB15) */</span>
<a name="l02036"></a>02036 <span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP    ((u32)0x00000040)        </span><span class="comment">/* Partial remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PA6, CH1N/PA7, CH2N/PB0, CH3N/PB1) */</span>
<a name="l02037"></a>02037 <span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_FULLREMAP       ((u32)0x000000C0)        </span><span class="comment">/* Full remap (ETR/PE7, CH1/PE9, CH2/PE11, CH3/PE13, CH4/PE14, BKIN/PE15, CH1N/PE8, CH2N/PE10, CH3N/PE12) */</span>
<a name="l02038"></a>02038 
<a name="l02039"></a>02039 <span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP                 ((u32)0x00000300)        </span><span class="comment">/* TIM2_REMAP[1:0] bits (TIM2 remapping) */</span>
<a name="l02040"></a>02040 <span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_0               ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span>
<a name="l02041"></a>02041 <span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_1               ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span>
<a name="l02042"></a>02042 
<a name="l02043"></a>02043 <span class="comment">/* TIM2_REMAP configuration */</span>
<a name="l02044"></a>02044 <span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_NOREMAP         ((u32)0x00000000)        </span><span class="comment">/* No remap (CH1/ETR/PA0, CH2/PA1, CH3/PA2, CH4/PA3) */</span>
<a name="l02045"></a>02045 <span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1   ((u32)0x00000100)        </span><span class="comment">/* Partial remap (CH1/ETR/PA15, CH2/PB3, CH3/PA2, CH4/PA3) */</span>
<a name="l02046"></a>02046 <span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2   ((u32)0x00000200)        </span><span class="comment">/* Partial remap (CH1/ETR/PA0, CH2/PA1, CH3/PB10, CH4/PB11) */</span>
<a name="l02047"></a>02047 <span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_FULLREMAP       ((u32)0x00000300)        </span><span class="comment">/* Full remap (CH1/ETR/PA15, CH2/PB3, CH3/PB10, CH4/PB11) */</span>
<a name="l02048"></a>02048 
<a name="l02049"></a>02049 <span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP                 ((u32)0x00000C00)        </span><span class="comment">/* TIM3_REMAP[1:0] bits (TIM3 remapping) */</span>
<a name="l02050"></a>02050 <span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_0               ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span>
<a name="l02051"></a>02051 <span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_1               ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span>
<a name="l02052"></a>02052 
<a name="l02053"></a>02053 <span class="comment">/* TIM3_REMAP configuration */</span>
<a name="l02054"></a>02054 <span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_NOREMAP         ((u32)0x00000000)        </span><span class="comment">/* No remap (CH1/PA6, CH2/PA7, CH3/PB0, CH4/PB1) */</span>
<a name="l02055"></a>02055 <span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP    ((u32)0x00000800)        </span><span class="comment">/* Partial remap (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1) */</span>
<a name="l02056"></a>02056 <span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_FULLREMAP       ((u32)0x00000C00)        </span><span class="comment">/* Full remap (CH1/PC6, CH2/PC7, CH3/PC8, CH4/PC9) */</span>
<a name="l02057"></a>02057 
<a name="l02058"></a>02058 <span class="preprocessor">#define AFIO_MAPR_TIM4_REMAP                 ((u32)0x00001000)        </span><span class="comment">/* Port D0/Port D1 mapping on OSC_IN/OSC_OUT */</span>
<a name="l02059"></a>02059 
<a name="l02060"></a>02060 <span class="preprocessor">#define AFIO_MAPR_CAN_REMAP                  ((u32)0x00006000)        </span><span class="comment">/* CAN_REMAP[1:0] bits (CAN Alternate function remapping) */</span>
<a name="l02061"></a>02061 <span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_0                ((u32)0x00002000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l02062"></a>02062 <span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_1                ((u32)0x00004000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l02063"></a>02063 
<a name="l02064"></a>02064 <span class="comment">/* CAN_REMAP configuration */</span>
<a name="l02065"></a>02065 <span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_REMAP1           ((u32)0x00000000)        </span><span class="comment">/* CANRX mapped to PA11, CANTX mapped to PA12 */</span>
<a name="l02066"></a>02066 <span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_REMAP2           ((u32)0x00004000)        </span><span class="comment">/* CANRX mapped to PB8, CANTX mapped to PB9 */</span>
<a name="l02067"></a>02067 <span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_REMAP3           ((u32)0x00006000)        </span><span class="comment">/* CANRX mapped to PD0, CANTX mapped to PD1 */</span>
<a name="l02068"></a>02068 
<a name="l02069"></a>02069 <span class="preprocessor">#define AFIO_MAPR_PD01_REMAP                 ((u32)0x00008000)        </span><span class="comment">/* Port D0/Port D1 mapping on OSC_IN/OSC_OUT */</span>
<a name="l02070"></a>02070 <span class="preprocessor">#define AFIO_MAPR_TIM5CH4_IREMAP             ((u32)0x00010000)        </span><span class="comment">/* TIM5 Channel4 Internal Remap */</span>
<a name="l02071"></a>02071 <span class="preprocessor">#define AFIO_MAPR_ADC1_ETRGINJ_REMAP         ((u32)0x00020000)        </span><span class="comment">/* ADC 1 External Trigger Injected Conversion remapping */</span>
<a name="l02072"></a>02072 <span class="preprocessor">#define AFIO_MAPR_ADC1_ETRGREG_REMAP         ((u32)0x00040000)        </span><span class="comment">/* ADC 1 External Trigger Regular Conversion remapping */</span>
<a name="l02073"></a>02073 <span class="preprocessor">#define AFIO_MAPR_ADC2_ETRGINJ_REMAP         ((u32)0x00080000)        </span><span class="comment">/* ADC 2 External Trigger Injected Conversion remapping */</span>
<a name="l02074"></a>02074 <span class="preprocessor">#define AFIO_MAPR_ADC2_ETRGREG_REMAP         ((u32)0x00100000)        </span><span class="comment">/* ADC 2 External Trigger Regular Conversion remapping */</span>
<a name="l02075"></a>02075 
<a name="l02076"></a>02076 <span class="preprocessor">#define AFIO_MAPR_SWJ_CFG                    ((u32)0x07000000)        </span><span class="comment">/* SWJ_CFG[2:0] bits (Serial Wire JTAG configuration) */</span>
<a name="l02077"></a>02077 <span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_0                  ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l02078"></a>02078 <span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_1                  ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l02079"></a>02079 <span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_2                  ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l02080"></a>02080 
<a name="l02081"></a>02081 <span class="comment">/* SWJ_CFG configuration */</span>
<a name="l02082"></a>02082 <span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_RESET              ((u32)0x00000000)        </span><span class="comment">/* Full SWJ (JTAG-DP + SW-DP) : Reset State */</span>
<a name="l02083"></a>02083 <span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_NOJNTRST           ((u32)0x01000000)        </span><span class="comment">/* Full SWJ (JTAG-DP + SW-DP) but without JNTRST */</span>
<a name="l02084"></a>02084 <span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE        ((u32)0x02000000)        </span><span class="comment">/* JTAG-DP Disabled and SW-DP Enabled */</span>
<a name="l02085"></a>02085 <span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_DISABLE            ((u32)0x04000000)        </span><span class="comment">/* JTAG-DP Disabled and SW-DP Disabled */</span>
<a name="l02086"></a>02086 
<a name="l02087"></a>02087 
<a name="l02088"></a>02088 <span class="comment">/*****************  Bit definition for AFIO_EXTICR1 register  *****************/</span>
<a name="l02089"></a>02089 <span class="preprocessor">#define AFIO_EXTICR1_EXTI0                   ((u16)0x000F)            </span><span class="comment">/* EXTI 0 configuration */</span>
<a name="l02090"></a>02090 <span class="preprocessor">#define AFIO_EXTICR1_EXTI1                   ((u16)0x00F0)            </span><span class="comment">/* EXTI 1 configuration */</span>
<a name="l02091"></a>02091 <span class="preprocessor">#define AFIO_EXTICR1_EXTI2                   ((u16)0x0F00)            </span><span class="comment">/* EXTI 2 configuration */</span>
<a name="l02092"></a>02092 <span class="preprocessor">#define AFIO_EXTICR1_EXTI3                   ((u16)0xF000)            </span><span class="comment">/* EXTI 3 configuration */</span>
<a name="l02093"></a>02093 
<a name="l02094"></a>02094 <span class="comment">/* EXTI0 configuration */</span>
<a name="l02095"></a>02095 <span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PA                ((u16)0x0000)            </span><span class="comment">/* PA[0] pin */</span>
<a name="l02096"></a>02096 <span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PB                ((u16)0x0001)            </span><span class="comment">/* PB[0] pin */</span>
<a name="l02097"></a>02097 <span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PC                ((u16)0x0002)            </span><span class="comment">/* PC[0] pin */</span>
<a name="l02098"></a>02098 <span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PD                ((u16)0x0003)            </span><span class="comment">/* PD[0] pin */</span>
<a name="l02099"></a>02099 <span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PE                ((u16)0x0004)            </span><span class="comment">/* PE[0] pin */</span>
<a name="l02100"></a>02100 <span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PF                ((u16)0x0005)            </span><span class="comment">/* PF[0] pin */</span>
<a name="l02101"></a>02101 <span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PG                ((u16)0x0006)            </span><span class="comment">/* PG[0] pin */</span>
<a name="l02102"></a>02102 
<a name="l02103"></a>02103 <span class="comment">/* EXTI1 configuration */</span>
<a name="l02104"></a>02104 <span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PA                ((u16)0x0000)            </span><span class="comment">/* PA[1] pin */</span>
<a name="l02105"></a>02105 <span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PB                ((u16)0x0010)            </span><span class="comment">/* PB[1] pin */</span>
<a name="l02106"></a>02106 <span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PC                ((u16)0x0020)            </span><span class="comment">/* PC[1] pin */</span>
<a name="l02107"></a>02107 <span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PD                ((u16)0x0030)            </span><span class="comment">/* PD[1] pin */</span>
<a name="l02108"></a>02108 <span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PE                ((u16)0x0040)            </span><span class="comment">/* PE[1] pin */</span>
<a name="l02109"></a>02109 <span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PF                ((u16)0x0050)            </span><span class="comment">/* PF[1] pin */</span>
<a name="l02110"></a>02110 <span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PG                ((u16)0x0060)            </span><span class="comment">/* PG[1] pin */</span>
<a name="l02111"></a>02111 
<a name="l02112"></a>02112 <span class="comment">/* EXTI2 configuration */</span>  
<a name="l02113"></a>02113 <span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PA                ((u16)0x0000)            </span><span class="comment">/* PA[2] pin */</span>
<a name="l02114"></a>02114 <span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PB                ((u16)0x0100)            </span><span class="comment">/* PB[2] pin */</span>
<a name="l02115"></a>02115 <span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PC                ((u16)0x0200)            </span><span class="comment">/* PC[2] pin */</span>
<a name="l02116"></a>02116 <span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PD                ((u16)0x0300)            </span><span class="comment">/* PD[2] pin */</span>
<a name="l02117"></a>02117 <span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PE                ((u16)0x0400)            </span><span class="comment">/* PE[2] pin */</span>
<a name="l02118"></a>02118 <span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PF                ((u16)0x0500)            </span><span class="comment">/* PF[2] pin */</span>
<a name="l02119"></a>02119 <span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PG                ((u16)0x0600)            </span><span class="comment">/* PG[2] pin */</span>
<a name="l02120"></a>02120 
<a name="l02121"></a>02121 <span class="comment">/* EXTI3 configuration */</span>
<a name="l02122"></a>02122 <span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PA                ((u16)0x0000)            </span><span class="comment">/* PA[3] pin */</span>
<a name="l02123"></a>02123 <span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PB                ((u16)0x1000)            </span><span class="comment">/* PB[3] pin */</span>
<a name="l02124"></a>02124 <span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PC                ((u16)0x2000)            </span><span class="comment">/* PC[3] pin */</span>
<a name="l02125"></a>02125 <span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PD                ((u16)0x3000)            </span><span class="comment">/* PD[3] pin */</span>
<a name="l02126"></a>02126 <span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PE                ((u16)0x4000)            </span><span class="comment">/* PE[3] pin */</span>
<a name="l02127"></a>02127 <span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PF                ((u16)0x5000)            </span><span class="comment">/* PF[3] pin */</span>
<a name="l02128"></a>02128 <span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PG                ((u16)0x6000)            </span><span class="comment">/* PG[3] pin */</span>
<a name="l02129"></a>02129 
<a name="l02130"></a>02130 
<a name="l02131"></a>02131 <span class="comment">/*****************  Bit definition for AFIO_EXTICR2 register  *****************/</span>
<a name="l02132"></a>02132 <span class="preprocessor">#define AFIO_EXTICR2_EXTI4                   ((u16)0x000F)            </span><span class="comment">/* EXTI 4 configuration */</span>
<a name="l02133"></a>02133 <span class="preprocessor">#define AFIO_EXTICR2_EXTI5                   ((u16)0x00F0)            </span><span class="comment">/* EXTI 5 configuration */</span>
<a name="l02134"></a>02134 <span class="preprocessor">#define AFIO_EXTICR2_EXTI6                   ((u16)0x0F00)            </span><span class="comment">/* EXTI 6 configuration */</span>
<a name="l02135"></a>02135 <span class="preprocessor">#define AFIO_EXTICR2_EXTI7                   ((u16)0xF000)            </span><span class="comment">/* EXTI 7 configuration */</span>
<a name="l02136"></a>02136 
<a name="l02137"></a>02137 <span class="comment">/* EXTI4 configuration */</span>
<a name="l02138"></a>02138 <span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PA                ((u16)0x0000)            </span><span class="comment">/* PA[4] pin */</span>
<a name="l02139"></a>02139 <span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PB                ((u16)0x0001)            </span><span class="comment">/* PB[4] pin */</span>
<a name="l02140"></a>02140 <span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PC                ((u16)0x0002)            </span><span class="comment">/* PC[4] pin */</span>
<a name="l02141"></a>02141 <span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PD                ((u16)0x0003)            </span><span class="comment">/* PD[4] pin */</span>
<a name="l02142"></a>02142 <span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PE                ((u16)0x0004)            </span><span class="comment">/* PE[4] pin */</span>
<a name="l02143"></a>02143 <span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PF                ((u16)0x0005)            </span><span class="comment">/* PF[4] pin */</span>
<a name="l02144"></a>02144 <span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PG                ((u16)0x0006)            </span><span class="comment">/* PG[4] pin */</span>
<a name="l02145"></a>02145 
<a name="l02146"></a>02146 <span class="comment">/* EXTI5 configuration */</span>
<a name="l02147"></a>02147 <span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PA                ((u16)0x0000)            </span><span class="comment">/* PA[5] pin */</span>
<a name="l02148"></a>02148 <span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PB                ((u16)0x0010)            </span><span class="comment">/* PB[5] pin */</span>
<a name="l02149"></a>02149 <span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PC                ((u16)0x0020)            </span><span class="comment">/* PC[5] pin */</span>
<a name="l02150"></a>02150 <span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PD                ((u16)0x0030)            </span><span class="comment">/* PD[5] pin */</span>
<a name="l02151"></a>02151 <span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PE                ((u16)0x0040)            </span><span class="comment">/* PE[5] pin */</span>
<a name="l02152"></a>02152 <span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PF                ((u16)0x0050)            </span><span class="comment">/* PF[5] pin */</span>
<a name="l02153"></a>02153 <span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PG                ((u16)0x0060)            </span><span class="comment">/* PG[5] pin */</span>
<a name="l02154"></a>02154 
<a name="l02155"></a>02155 <span class="comment">/* EXTI6 configuration */</span>  
<a name="l02156"></a>02156 <span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PA                ((u16)0x0000)            </span><span class="comment">/* PA[6] pin */</span>
<a name="l02157"></a>02157 <span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PB                ((u16)0x0100)            </span><span class="comment">/* PB[6] pin */</span>
<a name="l02158"></a>02158 <span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PC                ((u16)0x0200)            </span><span class="comment">/* PC[6] pin */</span>
<a name="l02159"></a>02159 <span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PD                ((u16)0x0300)            </span><span class="comment">/* PD[6] pin */</span>
<a name="l02160"></a>02160 <span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PE                ((u16)0x0400)            </span><span class="comment">/* PE[6] pin */</span>
<a name="l02161"></a>02161 <span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PF                ((u16)0x0500)            </span><span class="comment">/* PF[6] pin */</span>
<a name="l02162"></a>02162 <span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PG                ((u16)0x0600)            </span><span class="comment">/* PG[6] pin */</span>
<a name="l02163"></a>02163 
<a name="l02164"></a>02164 <span class="comment">/* EXTI7 configuration */</span>
<a name="l02165"></a>02165 <span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PA                ((u16)0x0000)            </span><span class="comment">/* PA[7] pin */</span>
<a name="l02166"></a>02166 <span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PB                ((u16)0x1000)            </span><span class="comment">/* PB[7] pin */</span>
<a name="l02167"></a>02167 <span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PC                ((u16)0x2000)            </span><span class="comment">/* PC[7] pin */</span>
<a name="l02168"></a>02168 <span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PD                ((u16)0x3000)            </span><span class="comment">/* PD[7] pin */</span>
<a name="l02169"></a>02169 <span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PE                ((u16)0x4000)            </span><span class="comment">/* PE[7] pin */</span>
<a name="l02170"></a>02170 <span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PF                ((u16)0x5000)            </span><span class="comment">/* PF[7] pin */</span>
<a name="l02171"></a>02171 <span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PG                ((u16)0x6000)            </span><span class="comment">/* PG[7] pin */</span>
<a name="l02172"></a>02172 
<a name="l02173"></a>02173 
<a name="l02174"></a>02174 <span class="comment">/*****************  Bit definition for AFIO_EXTICR3 register  *****************/</span>
<a name="l02175"></a>02175 <span class="preprocessor">#define AFIO_EXTICR3_EXTI8                   ((u16)0x000F)            </span><span class="comment">/* EXTI 8 configuration */</span>
<a name="l02176"></a>02176 <span class="preprocessor">#define AFIO_EXTICR3_EXTI9                   ((u16)0x00F0)            </span><span class="comment">/* EXTI 9 configuration */</span>
<a name="l02177"></a>02177 <span class="preprocessor">#define AFIO_EXTICR3_EXTI10                  ((u16)0x0F00)            </span><span class="comment">/* EXTI 10 configuration */</span>
<a name="l02178"></a>02178 <span class="preprocessor">#define AFIO_EXTICR3_EXTI11                  ((u16)0xF000)            </span><span class="comment">/* EXTI 11 configuration */</span>
<a name="l02179"></a>02179 
<a name="l02180"></a>02180 <span class="comment">/* EXTI8 configuration */</span>
<a name="l02181"></a>02181 <span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PA                ((u16)0x0000)            </span><span class="comment">/* PA[8] pin */</span>
<a name="l02182"></a>02182 <span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PB                ((u16)0x0001)            </span><span class="comment">/* PB[8] pin */</span>
<a name="l02183"></a>02183 <span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PC                ((u16)0x0002)            </span><span class="comment">/* PC[8] pin */</span>
<a name="l02184"></a>02184 <span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PD                ((u16)0x0003)            </span><span class="comment">/* PD[8] pin */</span>
<a name="l02185"></a>02185 <span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PE                ((u16)0x0004)            </span><span class="comment">/* PE[8] pin */</span>
<a name="l02186"></a>02186 <span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PF                ((u16)0x0005)            </span><span class="comment">/* PF[8] pin */</span>
<a name="l02187"></a>02187 <span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PG                ((u16)0x0006)            </span><span class="comment">/* PG[8] pin */</span>
<a name="l02188"></a>02188 
<a name="l02189"></a>02189 <span class="comment">/* EXTI9 configuration */</span>
<a name="l02190"></a>02190 <span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PA                ((u16)0x0000)            </span><span class="comment">/* PA[9] pin */</span>
<a name="l02191"></a>02191 <span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PB                ((u16)0x0010)            </span><span class="comment">/* PB[9] pin */</span>
<a name="l02192"></a>02192 <span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PC                ((u16)0x0020)            </span><span class="comment">/* PC[9] pin */</span>
<a name="l02193"></a>02193 <span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PD                ((u16)0x0030)            </span><span class="comment">/* PD[9] pin */</span>
<a name="l02194"></a>02194 <span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PE                ((u16)0x0040)            </span><span class="comment">/* PE[9] pin */</span>
<a name="l02195"></a>02195 <span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PF                ((u16)0x0050)            </span><span class="comment">/* PF[9] pin */</span>
<a name="l02196"></a>02196 <span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PG                ((u16)0x0060)            </span><span class="comment">/* PG[9] pin */</span>
<a name="l02197"></a>02197 
<a name="l02198"></a>02198 <span class="comment">/* EXTI10 configuration */</span>  
<a name="l02199"></a>02199 <span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PA               ((u16)0x0000)            </span><span class="comment">/* PA[10] pin */</span>
<a name="l02200"></a>02200 <span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PB               ((u16)0x0100)            </span><span class="comment">/* PB[10] pin */</span>
<a name="l02201"></a>02201 <span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PC               ((u16)0x0200)            </span><span class="comment">/* PC[10] pin */</span>
<a name="l02202"></a>02202 <span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PD               ((u16)0x0300)            </span><span class="comment">/* PD[10] pin */</span>
<a name="l02203"></a>02203 <span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PE               ((u16)0x0400)            </span><span class="comment">/* PE[10] pin */</span>
<a name="l02204"></a>02204 <span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PF               ((u16)0x0500)            </span><span class="comment">/* PF[10] pin */</span>
<a name="l02205"></a>02205 <span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PG               ((u16)0x0600)            </span><span class="comment">/* PG[10] pin */</span>
<a name="l02206"></a>02206 
<a name="l02207"></a>02207 <span class="comment">/* EXTI11 configuration */</span>
<a name="l02208"></a>02208 <span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PA               ((u16)0x0000)            </span><span class="comment">/* PA[11] pin */</span>
<a name="l02209"></a>02209 <span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PB               ((u16)0x1000)            </span><span class="comment">/* PB[11] pin */</span>
<a name="l02210"></a>02210 <span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PC               ((u16)0x2000)            </span><span class="comment">/* PC[11] pin */</span>
<a name="l02211"></a>02211 <span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PD               ((u16)0x3000)            </span><span class="comment">/* PD[11] pin */</span>
<a name="l02212"></a>02212 <span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PE               ((u16)0x4000)            </span><span class="comment">/* PE[11] pin */</span>
<a name="l02213"></a>02213 <span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PF               ((u16)0x5000)            </span><span class="comment">/* PF[11] pin */</span>
<a name="l02214"></a>02214 <span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PG               ((u16)0x6000)            </span><span class="comment">/* PG[11] pin */</span>
<a name="l02215"></a>02215 
<a name="l02216"></a>02216 
<a name="l02217"></a>02217 <span class="comment">/*****************  Bit definition for AFIO_EXTICR4 register  *****************/</span>
<a name="l02218"></a>02218 <span class="preprocessor">#define AFIO_EXTICR4_EXTI12                  ((u16)0x000F)            </span><span class="comment">/* EXTI 12 configuration */</span>
<a name="l02219"></a>02219 <span class="preprocessor">#define AFIO_EXTICR4_EXTI13                  ((u16)0x00F0)            </span><span class="comment">/* EXTI 13 configuration */</span>
<a name="l02220"></a>02220 <span class="preprocessor">#define AFIO_EXTICR4_EXTI14                  ((u16)0x0F00)            </span><span class="comment">/* EXTI 14 configuration */</span>
<a name="l02221"></a>02221 <span class="preprocessor">#define AFIO_EXTICR4_EXTI15                  ((u16)0xF000)            </span><span class="comment">/* EXTI 15 configuration */</span>
<a name="l02222"></a>02222 
<a name="l02223"></a>02223 <span class="comment">/* EXTI12 configuration */</span>
<a name="l02224"></a>02224 <span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PA               ((u16)0x0000)            </span><span class="comment">/* PA[12] pin */</span>
<a name="l02225"></a>02225 <span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PB               ((u16)0x0001)            </span><span class="comment">/* PB[12] pin */</span>
<a name="l02226"></a>02226 <span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PC               ((u16)0x0002)            </span><span class="comment">/* PC[12] pin */</span>
<a name="l02227"></a>02227 <span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PD               ((u16)0x0003)            </span><span class="comment">/* PD[12] pin */</span>
<a name="l02228"></a>02228 <span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PE               ((u16)0x0004)            </span><span class="comment">/* PE[12] pin */</span>
<a name="l02229"></a>02229 <span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PF               ((u16)0x0005)            </span><span class="comment">/* PF[12] pin */</span>
<a name="l02230"></a>02230 <span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PG               ((u16)0x0006)            </span><span class="comment">/* PG[12] pin */</span>
<a name="l02231"></a>02231 
<a name="l02232"></a>02232 <span class="comment">/* EXTI13 configuration */</span>
<a name="l02233"></a>02233 <span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PA               ((u16)0x0000)            </span><span class="comment">/* PA[13] pin */</span>
<a name="l02234"></a>02234 <span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PB               ((u16)0x0010)            </span><span class="comment">/* PB[13] pin */</span>
<a name="l02235"></a>02235 <span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PC               ((u16)0x0020)            </span><span class="comment">/* PC[13] pin */</span>
<a name="l02236"></a>02236 <span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PD               ((u16)0x0030)            </span><span class="comment">/* PD[13] pin */</span>
<a name="l02237"></a>02237 <span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PE               ((u16)0x0040)            </span><span class="comment">/* PE[13] pin */</span>
<a name="l02238"></a>02238 <span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PF               ((u16)0x0050)            </span><span class="comment">/* PF[13] pin */</span>
<a name="l02239"></a>02239 <span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PG               ((u16)0x0060)            </span><span class="comment">/* PG[13] pin */</span>
<a name="l02240"></a>02240 
<a name="l02241"></a>02241 <span class="comment">/* EXTI14 configuration */</span>  
<a name="l02242"></a>02242 <span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PA               ((u16)0x0000)            </span><span class="comment">/* PA[14] pin */</span>
<a name="l02243"></a>02243 <span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PB               ((u16)0x0100)            </span><span class="comment">/* PB[14] pin */</span>
<a name="l02244"></a>02244 <span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PC               ((u16)0x0200)            </span><span class="comment">/* PC[14] pin */</span>
<a name="l02245"></a>02245 <span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PD               ((u16)0x0300)            </span><span class="comment">/* PD[14] pin */</span>
<a name="l02246"></a>02246 <span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PE               ((u16)0x0400)            </span><span class="comment">/* PE[14] pin */</span>
<a name="l02247"></a>02247 <span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PF               ((u16)0x0500)            </span><span class="comment">/* PF[14] pin */</span>
<a name="l02248"></a>02248 <span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PG               ((u16)0x0600)            </span><span class="comment">/* PG[14] pin */</span>
<a name="l02249"></a>02249 
<a name="l02250"></a>02250 <span class="comment">/* EXTI15 configuration */</span>
<a name="l02251"></a>02251 <span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PA               ((u16)0x0000)            </span><span class="comment">/* PA[15] pin */</span>
<a name="l02252"></a>02252 <span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PB               ((u16)0x1000)            </span><span class="comment">/* PB[15] pin */</span>
<a name="l02253"></a>02253 <span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PC               ((u16)0x2000)            </span><span class="comment">/* PC[15] pin */</span>
<a name="l02254"></a>02254 <span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PD               ((u16)0x3000)            </span><span class="comment">/* PD[15] pin */</span>
<a name="l02255"></a>02255 <span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PE               ((u16)0x4000)            </span><span class="comment">/* PE[15] pin */</span>
<a name="l02256"></a>02256 <span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PF               ((u16)0x5000)            </span><span class="comment">/* PF[15] pin */</span>
<a name="l02257"></a>02257 <span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PG               ((u16)0x6000)            </span><span class="comment">/* PG[15] pin */</span>
<a name="l02258"></a>02258 
<a name="l02259"></a>02259 
<a name="l02260"></a>02260 
<a name="l02261"></a>02261 <span class="comment">/******************************************************************************/</span>
<a name="l02262"></a>02262 <span class="comment">/*                                                                            */</span>
<a name="l02263"></a>02263 <span class="comment">/*                               SystemTick                                   */</span>
<a name="l02264"></a>02264 <span class="comment">/*                                                                            */</span>
<a name="l02265"></a>02265 <span class="comment">/******************************************************************************/</span>
<a name="l02266"></a>02266 
<a name="l02267"></a>02267 <span class="comment">/*****************  Bit definition for SysTick_CTRL register  *****************/</span>
<a name="l02268"></a>02268 <span class="preprocessor">#define  SysTick_CTRL_ENABLE                 ((u32)0x00000001)        </span><span class="comment">/* Counter enable */</span>
<a name="l02269"></a>02269 <span class="preprocessor">#define  SysTick_CTRL_TICKINT                ((u32)0x00000002)        </span><span class="comment">/* Counting down to 0 pends the SysTick handler */</span>
<a name="l02270"></a>02270 <span class="preprocessor">#define  SysTick_CTRL_CLKSOURCE              ((u32)0x00000004)        </span><span class="comment">/* Clock source */</span>
<a name="l02271"></a>02271 <span class="preprocessor">#define  SysTick_CTRL_COUNTFLAG              ((u32)0x00010000)        </span><span class="comment">/* Count Flag */</span>
<a name="l02272"></a>02272 
<a name="l02273"></a>02273 
<a name="l02274"></a>02274 <span class="comment">/*****************  Bit definition for SysTick_LOAD register  *****************/</span>
<a name="l02275"></a>02275 <span class="preprocessor">#define  SysTick_LOAD_RELOAD                 ((u32)0x00FFFFFF)        </span><span class="comment">/* Value to load into the SysTick Current Value Register when the counter reaches 0 */</span>
<a name="l02276"></a>02276 
<a name="l02277"></a>02277 
<a name="l02278"></a>02278 <span class="comment">/*****************  Bit definition for SysTick_VAL register  ******************/</span>
<a name="l02279"></a>02279 <span class="preprocessor">#define  SysTick_VAL_CURRENT                 ((u32)0x00FFFFFF)        </span><span class="comment">/* Current value at the time the register is accessed */</span>
<a name="l02280"></a>02280 
<a name="l02281"></a>02281 
<a name="l02282"></a>02282 <span class="comment">/*****************  Bit definition for SysTick_CALIB register  ****************/</span>
<a name="l02283"></a>02283 <span class="preprocessor">#define  SysTick_CALIB_TENMS                 ((u32)0x00FFFFFF)        </span><span class="comment">/* Reload value to use for 10ms timing */</span>
<a name="l02284"></a>02284 <span class="preprocessor">#define  SysTick_CALIB_SKEW                  ((u32)0x40000000)        </span><span class="comment">/* Calibration value is not exactly 10 ms */</span>
<a name="l02285"></a>02285 <span class="preprocessor">#define  SysTick_CALIB_NOREF                 ((u32)0x80000000)        </span><span class="comment">/* The reference clock is not provided */</span>
<a name="l02286"></a>02286 
<a name="l02287"></a>02287 
<a name="l02288"></a>02288 
<a name="l02289"></a>02289 <span class="comment">/******************************************************************************/</span>
<a name="l02290"></a>02290 <span class="comment">/*                                                                            */</span>
<a name="l02291"></a>02291 <span class="comment">/*                  Nested Vectored Interrupt Controller                      */</span>
<a name="l02292"></a>02292 <span class="comment">/*                                                                            */</span>
<a name="l02293"></a>02293 <span class="comment">/******************************************************************************/</span>
<a name="l02294"></a>02294 
<a name="l02295"></a>02295 <span class="comment">/******************  Bit definition for NVIC_ISER register  *******************/</span>
<a name="l02296"></a>02296 <span class="preprocessor">#define  NVIC_ISER_SETENA                    ((u32)0xFFFFFFFF)        </span><span class="comment">/* Interrupt set enable bits */</span>
<a name="l02297"></a>02297 <span class="preprocessor">#define  NVIC_ISER_SETENA_0                  ((u32)0x00000001)        </span><span class="comment">/* bit 0 */</span>
<a name="l02298"></a>02298 <span class="preprocessor">#define  NVIC_ISER_SETENA_1                  ((u32)0x00000002)        </span><span class="comment">/* bit 1 */</span>
<a name="l02299"></a>02299 <span class="preprocessor">#define  NVIC_ISER_SETENA_2                  ((u32)0x00000004)        </span><span class="comment">/* bit 2 */</span>
<a name="l02300"></a>02300 <span class="preprocessor">#define  NVIC_ISER_SETENA_3                  ((u32)0x00000008)        </span><span class="comment">/* bit 3 */</span>
<a name="l02301"></a>02301 <span class="preprocessor">#define  NVIC_ISER_SETENA_4                  ((u32)0x00000010)        </span><span class="comment">/* bit 4 */</span>
<a name="l02302"></a>02302 <span class="preprocessor">#define  NVIC_ISER_SETENA_5                  ((u32)0x00000020)        </span><span class="comment">/* bit 5 */</span>
<a name="l02303"></a>02303 <span class="preprocessor">#define  NVIC_ISER_SETENA_6                  ((u32)0x00000040)        </span><span class="comment">/* bit 6 */</span>
<a name="l02304"></a>02304 <span class="preprocessor">#define  NVIC_ISER_SETENA_7                  ((u32)0x00000080)        </span><span class="comment">/* bit 7 */</span>
<a name="l02305"></a>02305 <span class="preprocessor">#define  NVIC_ISER_SETENA_8                  ((u32)0x00000100)        </span><span class="comment">/* bit 8 */</span>
<a name="l02306"></a>02306 <span class="preprocessor">#define  NVIC_ISER_SETENA_9                  ((u32)0x00000200)        </span><span class="comment">/* bit 9 */</span>
<a name="l02307"></a>02307 <span class="preprocessor">#define  NVIC_ISER_SETENA_10                 ((u32)0x00000400)        </span><span class="comment">/* bit 10 */</span>
<a name="l02308"></a>02308 <span class="preprocessor">#define  NVIC_ISER_SETENA_11                 ((u32)0x00000800)        </span><span class="comment">/* bit 11 */</span>
<a name="l02309"></a>02309 <span class="preprocessor">#define  NVIC_ISER_SETENA_12                 ((u32)0x00001000)        </span><span class="comment">/* bit 12 */</span>
<a name="l02310"></a>02310 <span class="preprocessor">#define  NVIC_ISER_SETENA_13                 ((u32)0x00002000)        </span><span class="comment">/* bit 13 */</span>
<a name="l02311"></a>02311 <span class="preprocessor">#define  NVIC_ISER_SETENA_14                 ((u32)0x00004000)        </span><span class="comment">/* bit 14 */</span>
<a name="l02312"></a>02312 <span class="preprocessor">#define  NVIC_ISER_SETENA_15                 ((u32)0x00008000)        </span><span class="comment">/* bit 15 */</span>
<a name="l02313"></a>02313 <span class="preprocessor">#define  NVIC_ISER_SETENA_16                 ((u32)0x00010000)        </span><span class="comment">/* bit 16 */</span>
<a name="l02314"></a>02314 <span class="preprocessor">#define  NVIC_ISER_SETENA_17                 ((u32)0x00020000)        </span><span class="comment">/* bit 17 */</span>
<a name="l02315"></a>02315 <span class="preprocessor">#define  NVIC_ISER_SETENA_18                 ((u32)0x00040000)        </span><span class="comment">/* bit 18 */</span>
<a name="l02316"></a>02316 <span class="preprocessor">#define  NVIC_ISER_SETENA_19                 ((u32)0x00080000)        </span><span class="comment">/* bit 19 */</span>
<a name="l02317"></a>02317 <span class="preprocessor">#define  NVIC_ISER_SETENA_20                 ((u32)0x00100000)        </span><span class="comment">/* bit 20 */</span>
<a name="l02318"></a>02318 <span class="preprocessor">#define  NVIC_ISER_SETENA_21                 ((u32)0x00200000)        </span><span class="comment">/* bit 21 */</span>
<a name="l02319"></a>02319 <span class="preprocessor">#define  NVIC_ISER_SETENA_22                 ((u32)0x00400000)        </span><span class="comment">/* bit 22 */</span>
<a name="l02320"></a>02320 <span class="preprocessor">#define  NVIC_ISER_SETENA_23                 ((u32)0x00800000)        </span><span class="comment">/* bit 23 */</span>
<a name="l02321"></a>02321 <span class="preprocessor">#define  NVIC_ISER_SETENA_24                 ((u32)0x01000000)        </span><span class="comment">/* bit 24 */</span>
<a name="l02322"></a>02322 <span class="preprocessor">#define  NVIC_ISER_SETENA_25                 ((u32)0x02000000)        </span><span class="comment">/* bit 25 */</span>
<a name="l02323"></a>02323 <span class="preprocessor">#define  NVIC_ISER_SETENA_26                 ((u32)0x04000000)        </span><span class="comment">/* bit 26 */</span>
<a name="l02324"></a>02324 <span class="preprocessor">#define  NVIC_ISER_SETENA_27                 ((u32)0x08000000)        </span><span class="comment">/* bit 27 */</span>
<a name="l02325"></a>02325 <span class="preprocessor">#define  NVIC_ISER_SETENA_28                 ((u32)0x10000000)        </span><span class="comment">/* bit 28 */</span>
<a name="l02326"></a>02326 <span class="preprocessor">#define  NVIC_ISER_SETENA_29                 ((u32)0x20000000)        </span><span class="comment">/* bit 29 */</span>
<a name="l02327"></a>02327 <span class="preprocessor">#define  NVIC_ISER_SETENA_30                 ((u32)0x40000000)        </span><span class="comment">/* bit 30 */</span>
<a name="l02328"></a>02328 <span class="preprocessor">#define  NVIC_ISER_SETENA_31                 ((u32)0x80000000)        </span><span class="comment">/* bit 31 */</span>
<a name="l02329"></a>02329 
<a name="l02330"></a>02330 
<a name="l02331"></a>02331 
<a name="l02332"></a>02332 <span class="comment">/******************  Bit definition for NVIC_ICER register  *******************/</span>
<a name="l02333"></a>02333 <span class="preprocessor">#define  NVIC_ICER_CLRENA                   ((u32)0xFFFFFFFF)        </span><span class="comment">/* Interrupt clear-enable bits */</span>
<a name="l02334"></a>02334 <span class="preprocessor">#define  NVIC_ICER_CLRENA_0                  ((u32)0x00000001)        </span><span class="comment">/* bit 0 */</span>
<a name="l02335"></a>02335 <span class="preprocessor">#define  NVIC_ICER_CLRENA_1                  ((u32)0x00000002)        </span><span class="comment">/* bit 1 */</span>
<a name="l02336"></a>02336 <span class="preprocessor">#define  NVIC_ICER_CLRENA_2                  ((u32)0x00000004)        </span><span class="comment">/* bit 2 */</span>
<a name="l02337"></a>02337 <span class="preprocessor">#define  NVIC_ICER_CLRENA_3                  ((u32)0x00000008)        </span><span class="comment">/* bit 3 */</span>
<a name="l02338"></a>02338 <span class="preprocessor">#define  NVIC_ICER_CLRENA_4                  ((u32)0x00000010)        </span><span class="comment">/* bit 4 */</span>
<a name="l02339"></a>02339 <span class="preprocessor">#define  NVIC_ICER_CLRENA_5                  ((u32)0x00000020)        </span><span class="comment">/* bit 5 */</span>
<a name="l02340"></a>02340 <span class="preprocessor">#define  NVIC_ICER_CLRENA_6                  ((u32)0x00000040)        </span><span class="comment">/* bit 6 */</span>
<a name="l02341"></a>02341 <span class="preprocessor">#define  NVIC_ICER_CLRENA_7                  ((u32)0x00000080)        </span><span class="comment">/* bit 7 */</span>
<a name="l02342"></a>02342 <span class="preprocessor">#define  NVIC_ICER_CLRENA_8                  ((u32)0x00000100)        </span><span class="comment">/* bit 8 */</span>
<a name="l02343"></a>02343 <span class="preprocessor">#define  NVIC_ICER_CLRENA_9                  ((u32)0x00000200)        </span><span class="comment">/* bit 9 */</span>
<a name="l02344"></a>02344 <span class="preprocessor">#define  NVIC_ICER_CLRENA_10                 ((u32)0x00000400)        </span><span class="comment">/* bit 10 */</span>
<a name="l02345"></a>02345 <span class="preprocessor">#define  NVIC_ICER_CLRENA_11                 ((u32)0x00000800)        </span><span class="comment">/* bit 11 */</span>
<a name="l02346"></a>02346 <span class="preprocessor">#define  NVIC_ICER_CLRENA_12                 ((u32)0x00001000)        </span><span class="comment">/* bit 12 */</span>
<a name="l02347"></a>02347 <span class="preprocessor">#define  NVIC_ICER_CLRENA_13                 ((u32)0x00002000)        </span><span class="comment">/* bit 13 */</span>
<a name="l02348"></a>02348 <span class="preprocessor">#define  NVIC_ICER_CLRENA_14                 ((u32)0x00004000)        </span><span class="comment">/* bit 14 */</span>
<a name="l02349"></a>02349 <span class="preprocessor">#define  NVIC_ICER_CLRENA_15                 ((u32)0x00008000)        </span><span class="comment">/* bit 15 */</span>
<a name="l02350"></a>02350 <span class="preprocessor">#define  NVIC_ICER_CLRENA_16                 ((u32)0x00010000)        </span><span class="comment">/* bit 16 */</span>
<a name="l02351"></a>02351 <span class="preprocessor">#define  NVIC_ICER_CLRENA_17                 ((u32)0x00020000)        </span><span class="comment">/* bit 17 */</span>
<a name="l02352"></a>02352 <span class="preprocessor">#define  NVIC_ICER_CLRENA_18                 ((u32)0x00040000)        </span><span class="comment">/* bit 18 */</span>
<a name="l02353"></a>02353 <span class="preprocessor">#define  NVIC_ICER_CLRENA_19                 ((u32)0x00080000)        </span><span class="comment">/* bit 19 */</span>
<a name="l02354"></a>02354 <span class="preprocessor">#define  NVIC_ICER_CLRENA_20                 ((u32)0x00100000)        </span><span class="comment">/* bit 20 */</span>
<a name="l02355"></a>02355 <span class="preprocessor">#define  NVIC_ICER_CLRENA_21                 ((u32)0x00200000)        </span><span class="comment">/* bit 21 */</span>
<a name="l02356"></a>02356 <span class="preprocessor">#define  NVIC_ICER_CLRENA_22                 ((u32)0x00400000)        </span><span class="comment">/* bit 22 */</span>
<a name="l02357"></a>02357 <span class="preprocessor">#define  NVIC_ICER_CLRENA_23                 ((u32)0x00800000)        </span><span class="comment">/* bit 23 */</span>
<a name="l02358"></a>02358 <span class="preprocessor">#define  NVIC_ICER_CLRENA_24                 ((u32)0x01000000)        </span><span class="comment">/* bit 24 */</span>
<a name="l02359"></a>02359 <span class="preprocessor">#define  NVIC_ICER_CLRENA_25                 ((u32)0x02000000)        </span><span class="comment">/* bit 25 */</span>
<a name="l02360"></a>02360 <span class="preprocessor">#define  NVIC_ICER_CLRENA_26                 ((u32)0x04000000)        </span><span class="comment">/* bit 26 */</span>
<a name="l02361"></a>02361 <span class="preprocessor">#define  NVIC_ICER_CLRENA_27                 ((u32)0x08000000)        </span><span class="comment">/* bit 27 */</span>
<a name="l02362"></a>02362 <span class="preprocessor">#define  NVIC_ICER_CLRENA_28                 ((u32)0x10000000)        </span><span class="comment">/* bit 28 */</span>
<a name="l02363"></a>02363 <span class="preprocessor">#define  NVIC_ICER_CLRENA_29                 ((u32)0x20000000)        </span><span class="comment">/* bit 29 */</span>
<a name="l02364"></a>02364 <span class="preprocessor">#define  NVIC_ICER_CLRENA_30                 ((u32)0x40000000)        </span><span class="comment">/* bit 30 */</span>
<a name="l02365"></a>02365 <span class="preprocessor">#define  NVIC_ICER_CLRENA_31                 ((u32)0x80000000)        </span><span class="comment">/* bit 31 */</span>
<a name="l02366"></a>02366 
<a name="l02367"></a>02367 
<a name="l02368"></a>02368 <span class="comment">/******************  Bit definition for NVIC_ISPR register  *******************/</span>
<a name="l02369"></a>02369 <span class="preprocessor">#define  NVIC_ISPR_SETPEND                   ((u32)0xFFFFFFFF)        </span><span class="comment">/* Interrupt set-pending bits */</span>
<a name="l02370"></a>02370 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_0                 ((u32)0x00000001)        </span><span class="comment">/* bit 0 */</span>
<a name="l02371"></a>02371 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_1                 ((u32)0x00000002)        </span><span class="comment">/* bit 1 */</span>
<a name="l02372"></a>02372 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_2                 ((u32)0x00000004)        </span><span class="comment">/* bit 2 */</span>
<a name="l02373"></a>02373 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_3                 ((u32)0x00000008)        </span><span class="comment">/* bit 3 */</span>
<a name="l02374"></a>02374 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_4                 ((u32)0x00000010)        </span><span class="comment">/* bit 4 */</span>
<a name="l02375"></a>02375 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_5                 ((u32)0x00000020)        </span><span class="comment">/* bit 5 */</span>
<a name="l02376"></a>02376 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_6                 ((u32)0x00000040)        </span><span class="comment">/* bit 6 */</span>
<a name="l02377"></a>02377 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_7                 ((u32)0x00000080)        </span><span class="comment">/* bit 7 */</span>
<a name="l02378"></a>02378 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_8                 ((u32)0x00000100)        </span><span class="comment">/* bit 8 */</span>
<a name="l02379"></a>02379 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_9                 ((u32)0x00000200)        </span><span class="comment">/* bit 9 */</span>
<a name="l02380"></a>02380 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_10                ((u32)0x00000400)        </span><span class="comment">/* bit 10 */</span>
<a name="l02381"></a>02381 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_11                ((u32)0x00000800)        </span><span class="comment">/* bit 11 */</span>
<a name="l02382"></a>02382 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_12                ((u32)0x00001000)        </span><span class="comment">/* bit 12 */</span>
<a name="l02383"></a>02383 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_13                ((u32)0x00002000)        </span><span class="comment">/* bit 13 */</span>
<a name="l02384"></a>02384 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_14                ((u32)0x00004000)        </span><span class="comment">/* bit 14 */</span>
<a name="l02385"></a>02385 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_15                ((u32)0x00008000)        </span><span class="comment">/* bit 15 */</span>
<a name="l02386"></a>02386 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_16                ((u32)0x00010000)        </span><span class="comment">/* bit 16 */</span>
<a name="l02387"></a>02387 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_17                ((u32)0x00020000)        </span><span class="comment">/* bit 17 */</span>
<a name="l02388"></a>02388 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_18                ((u32)0x00040000)        </span><span class="comment">/* bit 18 */</span>
<a name="l02389"></a>02389 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_19                ((u32)0x00080000)        </span><span class="comment">/* bit 19 */</span>
<a name="l02390"></a>02390 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_20                ((u32)0x00100000)        </span><span class="comment">/* bit 20 */</span>
<a name="l02391"></a>02391 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_21                ((u32)0x00200000)        </span><span class="comment">/* bit 21 */</span>
<a name="l02392"></a>02392 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_22                ((u32)0x00400000)        </span><span class="comment">/* bit 22 */</span>
<a name="l02393"></a>02393 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_23                ((u32)0x00800000)        </span><span class="comment">/* bit 23 */</span>
<a name="l02394"></a>02394 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_24                ((u32)0x01000000)        </span><span class="comment">/* bit 24 */</span>
<a name="l02395"></a>02395 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_25                ((u32)0x02000000)        </span><span class="comment">/* bit 25 */</span>
<a name="l02396"></a>02396 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_26                ((u32)0x04000000)        </span><span class="comment">/* bit 26 */</span>
<a name="l02397"></a>02397 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_27                ((u32)0x08000000)        </span><span class="comment">/* bit 27 */</span>
<a name="l02398"></a>02398 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_28                ((u32)0x10000000)        </span><span class="comment">/* bit 28 */</span>
<a name="l02399"></a>02399 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_29                ((u32)0x20000000)        </span><span class="comment">/* bit 29 */</span>
<a name="l02400"></a>02400 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_30                ((u32)0x40000000)        </span><span class="comment">/* bit 30 */</span>
<a name="l02401"></a>02401 <span class="preprocessor">#define  NVIC_ISPR_SETPEND_31                ((u32)0x80000000)        </span><span class="comment">/* bit 31 */</span>
<a name="l02402"></a>02402 
<a name="l02403"></a>02403 
<a name="l02404"></a>02404 <span class="comment">/******************  Bit definition for NVIC_ICPR register  *******************/</span>
<a name="l02405"></a>02405 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND                   ((u32)0xFFFFFFFF)        </span><span class="comment">/* Interrupt clear-pending bits */</span>
<a name="l02406"></a>02406 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_0                 ((u32)0x00000001)        </span><span class="comment">/* bit 0 */</span>
<a name="l02407"></a>02407 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_1                 ((u32)0x00000002)        </span><span class="comment">/* bit 1 */</span>
<a name="l02408"></a>02408 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_2                 ((u32)0x00000004)        </span><span class="comment">/* bit 2 */</span>
<a name="l02409"></a>02409 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_3                 ((u32)0x00000008)        </span><span class="comment">/* bit 3 */</span>
<a name="l02410"></a>02410 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_4                 ((u32)0x00000010)        </span><span class="comment">/* bit 4 */</span>
<a name="l02411"></a>02411 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_5                 ((u32)0x00000020)        </span><span class="comment">/* bit 5 */</span>
<a name="l02412"></a>02412 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_6                 ((u32)0x00000040)        </span><span class="comment">/* bit 6 */</span>
<a name="l02413"></a>02413 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_7                 ((u32)0x00000080)        </span><span class="comment">/* bit 7 */</span>
<a name="l02414"></a>02414 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_8                 ((u32)0x00000100)        </span><span class="comment">/* bit 8 */</span>
<a name="l02415"></a>02415 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_9                 ((u32)0x00000200)        </span><span class="comment">/* bit 9 */</span>
<a name="l02416"></a>02416 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_10                ((u32)0x00000400)        </span><span class="comment">/* bit 10 */</span>
<a name="l02417"></a>02417 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_11                ((u32)0x00000800)        </span><span class="comment">/* bit 11 */</span>
<a name="l02418"></a>02418 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_12                ((u32)0x00001000)        </span><span class="comment">/* bit 12 */</span>
<a name="l02419"></a>02419 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_13                ((u32)0x00002000)        </span><span class="comment">/* bit 13 */</span>
<a name="l02420"></a>02420 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_14                ((u32)0x00004000)        </span><span class="comment">/* bit 14 */</span>
<a name="l02421"></a>02421 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_15                ((u32)0x00008000)        </span><span class="comment">/* bit 15 */</span>
<a name="l02422"></a>02422 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_16                ((u32)0x00010000)        </span><span class="comment">/* bit 16 */</span>
<a name="l02423"></a>02423 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_17                ((u32)0x00020000)        </span><span class="comment">/* bit 17 */</span>
<a name="l02424"></a>02424 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_18                ((u32)0x00040000)        </span><span class="comment">/* bit 18 */</span>
<a name="l02425"></a>02425 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_19                ((u32)0x00080000)        </span><span class="comment">/* bit 19 */</span>
<a name="l02426"></a>02426 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_20                ((u32)0x00100000)        </span><span class="comment">/* bit 20 */</span>
<a name="l02427"></a>02427 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_21                ((u32)0x00200000)        </span><span class="comment">/* bit 21 */</span>
<a name="l02428"></a>02428 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_22                ((u32)0x00400000)        </span><span class="comment">/* bit 22 */</span>
<a name="l02429"></a>02429 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_23                ((u32)0x00800000)        </span><span class="comment">/* bit 23 */</span>
<a name="l02430"></a>02430 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_24                ((u32)0x01000000)        </span><span class="comment">/* bit 24 */</span>
<a name="l02431"></a>02431 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_25                ((u32)0x02000000)        </span><span class="comment">/* bit 25 */</span>
<a name="l02432"></a>02432 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_26                ((u32)0x04000000)        </span><span class="comment">/* bit 26 */</span>
<a name="l02433"></a>02433 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_27                ((u32)0x08000000)        </span><span class="comment">/* bit 27 */</span>
<a name="l02434"></a>02434 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_28                ((u32)0x10000000)        </span><span class="comment">/* bit 28 */</span>
<a name="l02435"></a>02435 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_29                ((u32)0x20000000)        </span><span class="comment">/* bit 29 */</span>
<a name="l02436"></a>02436 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_30                ((u32)0x40000000)        </span><span class="comment">/* bit 30 */</span>
<a name="l02437"></a>02437 <span class="preprocessor">#define  NVIC_ICPR_CLRPEND_31                ((u32)0x80000000)        </span><span class="comment">/* bit 31 */</span>
<a name="l02438"></a>02438 
<a name="l02439"></a>02439 
<a name="l02440"></a>02440 <span class="comment">/******************  Bit definition for NVIC_IABR register  *******************/</span>
<a name="l02441"></a>02441 <span class="preprocessor">#define  NVIC_IABR_ACTIVE                    ((u32)0xFFFFFFFF)        </span><span class="comment">/* Interrupt active flags */</span>
<a name="l02442"></a>02442 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_0                  ((u32)0x00000001)        </span><span class="comment">/* bit 0 */</span>
<a name="l02443"></a>02443 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_1                  ((u32)0x00000002)        </span><span class="comment">/* bit 1 */</span>
<a name="l02444"></a>02444 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_2                  ((u32)0x00000004)        </span><span class="comment">/* bit 2 */</span>
<a name="l02445"></a>02445 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_3                  ((u32)0x00000008)        </span><span class="comment">/* bit 3 */</span>
<a name="l02446"></a>02446 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_4                  ((u32)0x00000010)        </span><span class="comment">/* bit 4 */</span>
<a name="l02447"></a>02447 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_5                  ((u32)0x00000020)        </span><span class="comment">/* bit 5 */</span>
<a name="l02448"></a>02448 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_6                  ((u32)0x00000040)        </span><span class="comment">/* bit 6 */</span>
<a name="l02449"></a>02449 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_7                  ((u32)0x00000080)        </span><span class="comment">/* bit 7 */</span>
<a name="l02450"></a>02450 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_8                  ((u32)0x00000100)        </span><span class="comment">/* bit 8 */</span>
<a name="l02451"></a>02451 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_9                  ((u32)0x00000200)        </span><span class="comment">/* bit 9 */</span>
<a name="l02452"></a>02452 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_10                 ((u32)0x00000400)        </span><span class="comment">/* bit 10 */</span>
<a name="l02453"></a>02453 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_11                 ((u32)0x00000800)        </span><span class="comment">/* bit 11 */</span>
<a name="l02454"></a>02454 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_12                 ((u32)0x00001000)        </span><span class="comment">/* bit 12 */</span>
<a name="l02455"></a>02455 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_13                 ((u32)0x00002000)        </span><span class="comment">/* bit 13 */</span>
<a name="l02456"></a>02456 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_14                 ((u32)0x00004000)        </span><span class="comment">/* bit 14 */</span>
<a name="l02457"></a>02457 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_15                 ((u32)0x00008000)        </span><span class="comment">/* bit 15 */</span>
<a name="l02458"></a>02458 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_16                 ((u32)0x00010000)        </span><span class="comment">/* bit 16 */</span>
<a name="l02459"></a>02459 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_17                 ((u32)0x00020000)        </span><span class="comment">/* bit 17 */</span>
<a name="l02460"></a>02460 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_18                 ((u32)0x00040000)        </span><span class="comment">/* bit 18 */</span>
<a name="l02461"></a>02461 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_19                 ((u32)0x00080000)        </span><span class="comment">/* bit 19 */</span>
<a name="l02462"></a>02462 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_20                 ((u32)0x00100000)        </span><span class="comment">/* bit 20 */</span>
<a name="l02463"></a>02463 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_21                 ((u32)0x00200000)        </span><span class="comment">/* bit 21 */</span>
<a name="l02464"></a>02464 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_22                 ((u32)0x00400000)        </span><span class="comment">/* bit 22 */</span>
<a name="l02465"></a>02465 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_23                 ((u32)0x00800000)        </span><span class="comment">/* bit 23 */</span>
<a name="l02466"></a>02466 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_24                 ((u32)0x01000000)        </span><span class="comment">/* bit 24 */</span>
<a name="l02467"></a>02467 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_25                 ((u32)0x02000000)        </span><span class="comment">/* bit 25 */</span>
<a name="l02468"></a>02468 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_26                 ((u32)0x04000000)        </span><span class="comment">/* bit 26 */</span>
<a name="l02469"></a>02469 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_27                 ((u32)0x08000000)        </span><span class="comment">/* bit 27 */</span>
<a name="l02470"></a>02470 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_28                 ((u32)0x10000000)        </span><span class="comment">/* bit 28 */</span>
<a name="l02471"></a>02471 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_29                 ((u32)0x20000000)        </span><span class="comment">/* bit 29 */</span>
<a name="l02472"></a>02472 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_30                 ((u32)0x40000000)        </span><span class="comment">/* bit 30 */</span>
<a name="l02473"></a>02473 <span class="preprocessor">#define  NVIC_IABR_ACTIVE_31                 ((u32)0x80000000)        </span><span class="comment">/* bit 31 */</span>
<a name="l02474"></a>02474 
<a name="l02475"></a>02475 
<a name="l02476"></a>02476 <span class="comment">/******************  Bit definition for NVIC_PRI0 register  *******************/</span>
<a name="l02477"></a>02477 <span class="preprocessor">#define  NVIC_IPR0_PRI_0                     ((u32)0x000000FF)        </span><span class="comment">/* Priority of interrupt 0 */</span>
<a name="l02478"></a>02478 <span class="preprocessor">#define  NVIC_IPR0_PRI_1                     ((u32)0x0000FF00)        </span><span class="comment">/* Priority of interrupt 1 */</span>
<a name="l02479"></a>02479 <span class="preprocessor">#define  NVIC_IPR0_PRI_2                     ((u32)0x00FF0000)        </span><span class="comment">/* Priority of interrupt 2 */</span>
<a name="l02480"></a>02480 <span class="preprocessor">#define  NVIC_IPR0_PRI_3                     ((u32)0xFF000000)        </span><span class="comment">/* Priority of interrupt 3 */</span>
<a name="l02481"></a>02481 
<a name="l02482"></a>02482 
<a name="l02483"></a>02483 <span class="comment">/******************  Bit definition for NVIC_PRI1 register  *******************/</span>
<a name="l02484"></a>02484 <span class="preprocessor">#define  NVIC_IPR1_PRI_4                     ((u32)0x000000FF)        </span><span class="comment">/* Priority of interrupt 4 */</span>
<a name="l02485"></a>02485 <span class="preprocessor">#define  NVIC_IPR1_PRI_5                     ((u32)0x0000FF00)        </span><span class="comment">/* Priority of interrupt 5 */</span>
<a name="l02486"></a>02486 <span class="preprocessor">#define  NVIC_IPR1_PRI_6                     ((u32)0x00FF0000)        </span><span class="comment">/* Priority of interrupt 6 */</span>
<a name="l02487"></a>02487 <span class="preprocessor">#define  NVIC_IPR1_PRI_7                     ((u32)0xFF000000)        </span><span class="comment">/* Priority of interrupt 7 */</span>
<a name="l02488"></a>02488 
<a name="l02489"></a>02489 
<a name="l02490"></a>02490 <span class="comment">/******************  Bit definition for NVIC_PRI2 register  *******************/</span>
<a name="l02491"></a>02491 <span class="preprocessor">#define  NVIC_IPR2_PRI_8                     ((u32)0x000000FF)        </span><span class="comment">/* Priority of interrupt 8 */</span>
<a name="l02492"></a>02492 <span class="preprocessor">#define  NVIC_IPR2_PRI_9                     ((u32)0x0000FF00)        </span><span class="comment">/* Priority of interrupt 9 */</span>
<a name="l02493"></a>02493 <span class="preprocessor">#define  NVIC_IPR2_PRI_10                    ((u32)0x00FF0000)        </span><span class="comment">/* Priority of interrupt 10 */</span>
<a name="l02494"></a>02494 <span class="preprocessor">#define  NVIC_IPR2_PRI_11                    ((u32)0xFF000000)        </span><span class="comment">/* Priority of interrupt 11 */</span>
<a name="l02495"></a>02495 
<a name="l02496"></a>02496 
<a name="l02497"></a>02497 <span class="comment">/******************  Bit definition for NVIC_PRI3 register  *******************/</span>
<a name="l02498"></a>02498 <span class="preprocessor">#define  NVIC_IPR3_PRI_12                    ((u32)0x000000FF)        </span><span class="comment">/* Priority of interrupt 12 */</span>
<a name="l02499"></a>02499 <span class="preprocessor">#define  NVIC_IPR3_PRI_13                    ((u32)0x0000FF00)        </span><span class="comment">/* Priority of interrupt 13 */</span>
<a name="l02500"></a>02500 <span class="preprocessor">#define  NVIC_IPR3_PRI_14                    ((u32)0x00FF0000)        </span><span class="comment">/* Priority of interrupt 14 */</span>
<a name="l02501"></a>02501 <span class="preprocessor">#define  NVIC_IPR3_PRI_15                    ((u32)0xFF000000)        </span><span class="comment">/* Priority of interrupt 15 */</span>
<a name="l02502"></a>02502 
<a name="l02503"></a>02503 
<a name="l02504"></a>02504 <span class="comment">/******************  Bit definition for NVIC_PRI4 register  *******************/</span>
<a name="l02505"></a>02505 <span class="preprocessor">#define  NVIC_IPR4_PRI_16                    ((u32)0x000000FF)        </span><span class="comment">/* Priority of interrupt 16 */</span>
<a name="l02506"></a>02506 <span class="preprocessor">#define  NVIC_IPR4_PRI_17                    ((u32)0x0000FF00)        </span><span class="comment">/* Priority of interrupt 17 */</span>
<a name="l02507"></a>02507 <span class="preprocessor">#define  NVIC_IPR4_PRI_18                    ((u32)0x00FF0000)        </span><span class="comment">/* Priority of interrupt 18 */</span>
<a name="l02508"></a>02508 <span class="preprocessor">#define  NVIC_IPR4_PRI_19                    ((u32)0xFF000000)        </span><span class="comment">/* Priority of interrupt 19 */</span>
<a name="l02509"></a>02509 
<a name="l02510"></a>02510 
<a name="l02511"></a>02511 <span class="comment">/******************  Bit definition for NVIC_PRI5 register  *******************/</span>
<a name="l02512"></a>02512 <span class="preprocessor">#define  NVIC_IPR5_PRI_20                    ((u32)0x000000FF)        </span><span class="comment">/* Priority of interrupt 20 */</span>
<a name="l02513"></a>02513 <span class="preprocessor">#define  NVIC_IPR5_PRI_21                    ((u32)0x0000FF00)        </span><span class="comment">/* Priority of interrupt 21 */</span>
<a name="l02514"></a>02514 <span class="preprocessor">#define  NVIC_IPR5_PRI_22                    ((u32)0x00FF0000)        </span><span class="comment">/* Priority of interrupt 22 */</span>
<a name="l02515"></a>02515 <span class="preprocessor">#define  NVIC_IPR5_PRI_23                    ((u32)0xFF000000)        </span><span class="comment">/* Priority of interrupt 23 */</span>
<a name="l02516"></a>02516 
<a name="l02517"></a>02517 
<a name="l02518"></a>02518 <span class="comment">/******************  Bit definition for NVIC_PRI6 register  *******************/</span>
<a name="l02519"></a>02519 <span class="preprocessor">#define  NVIC_IPR6_PRI_24                    ((u32)0x000000FF)        </span><span class="comment">/* Priority of interrupt 24 */</span>
<a name="l02520"></a>02520 <span class="preprocessor">#define  NVIC_IPR6_PRI_25                    ((u32)0x0000FF00)        </span><span class="comment">/* Priority of interrupt 25 */</span>
<a name="l02521"></a>02521 <span class="preprocessor">#define  NVIC_IPR6_PRI_26                    ((u32)0x00FF0000)        </span><span class="comment">/* Priority of interrupt 26 */</span>
<a name="l02522"></a>02522 <span class="preprocessor">#define  NVIC_IPR6_PRI_27                    ((u32)0xFF000000)        </span><span class="comment">/* Priority of interrupt 27 */</span>
<a name="l02523"></a>02523 
<a name="l02524"></a>02524 
<a name="l02525"></a>02525 <span class="comment">/******************  Bit definition for NVIC_PRI7 register  *******************/</span>
<a name="l02526"></a>02526 <span class="preprocessor">#define  NVIC_IPR7_PRI_28                    ((u32)0x000000FF)        </span><span class="comment">/* Priority of interrupt 28 */</span>
<a name="l02527"></a>02527 <span class="preprocessor">#define  NVIC_IPR7_PRI_29                    ((u32)0x0000FF00)        </span><span class="comment">/* Priority of interrupt 29 */</span>
<a name="l02528"></a>02528 <span class="preprocessor">#define  NVIC_IPR7_PRI_30                    ((u32)0x00FF0000)        </span><span class="comment">/* Priority of interrupt 30 */</span>
<a name="l02529"></a>02529 <span class="preprocessor">#define  NVIC_IPR7_PRI_31                    ((u32)0xFF000000)        </span><span class="comment">/* Priority of interrupt 31 */</span>
<a name="l02530"></a>02530 
<a name="l02531"></a>02531 
<a name="l02532"></a>02532 <span class="comment">/******************  Bit definition for SCB_CPUID register  *******************/</span>
<a name="l02533"></a>02533 <span class="preprocessor">#define  SCB_CPUID_REVISION                  ((u32)0x0000000F)        </span><span class="comment">/* Implementation defined revision number */</span>
<a name="l02534"></a>02534 <span class="preprocessor">#define  SCB_CPUID_PARTNO                    ((u32)0x0000FFF0)        </span><span class="comment">/* Number of processor within family */</span>
<a name="l02535"></a>02535 <span class="preprocessor">#define  SCB_CPUID_Constant                  ((u32)0x000F0000)        </span><span class="comment">/* Reads as 0x0F */</span>
<a name="l02536"></a>02536 <span class="preprocessor">#define  SCB_CPUID_VARIANT                   ((u32)0x00F00000)        </span><span class="comment">/* Implementation defined variant number */</span>
<a name="l02537"></a>02537 <span class="preprocessor">#define  SCB_CPUID_IMPLEMENTER               ((u32)0xFF000000)        </span><span class="comment">/* Implementer code. ARM is 0x41 */</span>
<a name="l02538"></a>02538 
<a name="l02539"></a>02539 
<a name="l02540"></a>02540 <span class="comment">/*******************  Bit definition for SCB_ICSR register  *******************/</span>
<a name="l02541"></a>02541 <span class="preprocessor">#define  SCB_ICSR_VECTACTIVE                 ((u32)0x000001FF)        </span><span class="comment">/* Active ISR number field */</span>
<a name="l02542"></a>02542 <span class="preprocessor">#define  SCB_ICSR_RETTOBASE                  ((u32)0x00000800)        </span><span class="comment">/* All active exceptions minus the IPSR_current_exception yields the empty set */</span>
<a name="l02543"></a>02543 <span class="preprocessor">#define  SCB_ICSR_VECTPENDING                ((u32)0x003FF000)        </span><span class="comment">/* Pending ISR number field */</span>
<a name="l02544"></a>02544 <span class="preprocessor">#define  SCB_ICSR_ISRPENDING                 ((u32)0x00400000)        </span><span class="comment">/* Interrupt pending flag */</span>
<a name="l02545"></a>02545 <span class="preprocessor">#define  SCB_ICSR_ISRPREEMPT                 ((u32)0x00800000)        </span><span class="comment">/* It indicates that a pending interrupt becomes active in the next running cycle */</span>
<a name="l02546"></a>02546 <span class="preprocessor">#define  SCB_ICSR_PENDSTCLR                  ((u32)0x02000000)        </span><span class="comment">/* Clear pending SysTick bit */</span>
<a name="l02547"></a>02547 <span class="preprocessor">#define  SCB_ICSR_PENDSTSET                  ((u32)0x04000000)        </span><span class="comment">/* Set pending SysTick bit */</span>
<a name="l02548"></a>02548 <span class="preprocessor">#define  SCB_ICSR_PENDSVCLR                  ((u32)0x08000000)        </span><span class="comment">/* Clear pending pendSV bit */</span>
<a name="l02549"></a>02549 <span class="preprocessor">#define  SCB_ICSR_PENDSVSET                  ((u32)0x10000000)        </span><span class="comment">/* Set pending pendSV bit */</span>
<a name="l02550"></a>02550 <span class="preprocessor">#define  SCB_ICSR_NMIPENDSET                 ((u32)0x80000000)        </span><span class="comment">/* Set pending NMI bit */</span>
<a name="l02551"></a>02551 
<a name="l02552"></a>02552 
<a name="l02553"></a>02553 <span class="comment">/*******************  Bit definition for SCB_VTOR register  *******************/</span>
<a name="l02554"></a>02554 <span class="preprocessor">#define  SCB_VTOR_TBLOFF                     ((u32)0x1FFFFF80)        </span><span class="comment">/* Vector table base offset field */</span>
<a name="l02555"></a>02555 <span class="preprocessor">#define  SCB_VTOR_TBLBASE                    ((u32)0x20000000)        </span><span class="comment">/* Table base in code(0) or RAM(1) */</span>
<a name="l02556"></a>02556 
<a name="l02557"></a>02557 
<a name="l02558"></a>02558 <span class="comment">/******************  Bit definition for SCB_AIRCR register  *******************/</span>
<a name="l02559"></a>02559 <span class="preprocessor">#define  SCB_AIRCR_VECTRESET                 ((u32)0x00000001)        </span><span class="comment">/* System Reset bit */</span>
<a name="l02560"></a>02560 <span class="preprocessor">#define  SCB_AIRCR_VECTCLRACTIVE             ((u32)0x00000002)        </span><span class="comment">/* Clear active vector bit */</span>
<a name="l02561"></a>02561 <span class="preprocessor">#define  SCB_AIRCR_SYSRESETREQ               ((u32)0x00000004)        </span><span class="comment">/* Requests chip control logic to generate a reset */</span>
<a name="l02562"></a>02562 
<a name="l02563"></a>02563 <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP                  ((u32)0x00000700)        </span><span class="comment">/* PRIGROUP[2:0] bits (Priority group) */</span>
<a name="l02564"></a>02564 <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP_0                ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span>
<a name="l02565"></a>02565 <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP_1                ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span>
<a name="l02566"></a>02566 <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP_2                ((u32)0x00000400)        </span><span class="comment">/* Bit 2  */</span>
<a name="l02567"></a>02567 
<a name="l02568"></a>02568 <span class="comment">/* prority group configuration */</span>
<a name="l02569"></a>02569 <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP0                 ((u32)0x00000000)        </span><span class="comment">/* Priority group=0 (7 bits of pre-emption priority, 1 bit of subpriority) */</span>
<a name="l02570"></a>02570 <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP1                 ((u32)0x00000100)        </span><span class="comment">/* Priority group=1 (6 bits of pre-emption priority, 2 bits of subpriority) */</span>
<a name="l02571"></a>02571 <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP2                 ((u32)0x00000200)        </span><span class="comment">/* Priority group=2 (5 bits of pre-emption priority, 3 bits of subpriority) */</span>
<a name="l02572"></a>02572 <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP3                 ((u32)0x00000300)        </span><span class="comment">/* Priority group=3 (4 bits of pre-emption priority, 4 bits of subpriority) */</span>
<a name="l02573"></a>02573 <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP4                 ((u32)0x00000400)        </span><span class="comment">/* Priority group=4 (3 bits of pre-emption priority, 5 bits of subpriority) */</span>
<a name="l02574"></a>02574 <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP5                 ((u32)0x00000500)        </span><span class="comment">/* Priority group=5 (2 bits of pre-emption priority, 6 bits of subpriority) */</span>
<a name="l02575"></a>02575 <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP6                 ((u32)0x00000600)        </span><span class="comment">/* Priority group=6 (1 bit of pre-emption priority, 7 bits of subpriority) */</span>
<a name="l02576"></a>02576 <span class="preprocessor">#define  SCB_AIRCR_PRIGROUP7                 ((u32)0x00000700)        </span><span class="comment">/* Priority group=7 (no pre-emption priority, 8 bits of subpriority) */</span>
<a name="l02577"></a>02577 
<a name="l02578"></a>02578 <span class="preprocessor">#define  SCB_AIRCR_ENDIANESS                 ((u32)0x00008000)        </span><span class="comment">/* Data endianness bit */</span>
<a name="l02579"></a>02579 <span class="preprocessor">#define  SCB_AIRCR_VECTKEY                   ((u32)0xFFFF0000)        </span><span class="comment">/* Register key (VECTKEY) - Reads as 0xFA05 (VECTKEYSTAT) */</span>
<a name="l02580"></a>02580 
<a name="l02581"></a>02581 
<a name="l02582"></a>02582 <span class="comment">/*******************  Bit definition for SCB_SCR register  ********************/</span>
<a name="l02583"></a>02583 <span class="preprocessor">#define  SCB_SCR_SLEEPONEXIT                 ((u8)0x02)               </span><span class="comment">/* Sleep on exit bit */</span>
<a name="l02584"></a>02584 <span class="preprocessor">#define  SCB_SCR_SLEEPDEEP                   ((u8)0x04)               </span><span class="comment">/* Sleep deep bit */</span>
<a name="l02585"></a>02585 <span class="preprocessor">#define  SCB_SCR_SEVONPEND                   ((u8)0x10)               </span><span class="comment">/* Wake up from WFE */</span>
<a name="l02586"></a>02586 
<a name="l02587"></a>02587 
<a name="l02588"></a>02588 <span class="comment">/********************  Bit definition for SCB_CCR register  *******************/</span>
<a name="l02589"></a>02589 <span class="preprocessor">#define  SCB_CCR_NONBASETHRDENA              ((u16)0x0001)            </span><span class="comment">/* Thread mode can be entered from any level in Handler mode by controlled return value */</span>
<a name="l02590"></a>02590 <span class="preprocessor">#define  SCB_CCR_USERSETMPEND                ((u16)0x0002)            </span><span class="comment">/* Enables user code to write the Software Trigger Interrupt register to trigger (pend) a Main exception */</span>
<a name="l02591"></a>02591 <span class="preprocessor">#define  SCB_CCR_UNALIGN_TRP                 ((u16)0x0008)            </span><span class="comment">/* Trap for unaligned access */</span>
<a name="l02592"></a>02592 <span class="preprocessor">#define  SCB_CCR_DIV_0_TRP                   ((u16)0x0010)            </span><span class="comment">/* Trap on Divide by 0 */</span>
<a name="l02593"></a>02593 <span class="preprocessor">#define  SCB_CCR_BFHFNMIGN                   ((u16)0x0100)            </span><span class="comment">/* Handlers running at priority -1 and -2 */</span>
<a name="l02594"></a>02594 <span class="preprocessor">#define  SCB_CCR_STKALIGN                    ((u16)0x0200)            </span><span class="comment">/* On exception entry, the SP used prior to the exception is adjusted to be 8-byte aligned */</span>
<a name="l02595"></a>02595 
<a name="l02596"></a>02596 
<a name="l02597"></a>02597 <span class="comment">/*******************  Bit definition for SCB_SHPR register ********************/</span>
<a name="l02598"></a>02598 <span class="preprocessor">#define  SCB_SHPR_PRI_N                      ((u32)0x000000FF)        </span><span class="comment">/* Priority of system handler 4,8, and 12. Mem Manage, reserved and Debug Monitor */</span>
<a name="l02599"></a>02599 <span class="preprocessor">#define  SCB_SHPR_PRI_N1                     ((u32)0x0000FF00)        </span><span class="comment">/* Priority of system handler 5,9, and 13. Bus Fault, reserved and reserved */</span>
<a name="l02600"></a>02600 <span class="preprocessor">#define  SCB_SHPR_PRI_N2                     ((u32)0x00FF0000)        </span><span class="comment">/* Priority of system handler 6,10, and 14. Usage Fault, reserved and PendSV */</span>
<a name="l02601"></a>02601 <span class="preprocessor">#define  SCB_SHPR_PRI_N3                     ((u32)0xFF000000)        </span><span class="comment">/* Priority of system handler 7,11, and 15. Reserved, SVCall and SysTick */</span>
<a name="l02602"></a>02602 
<a name="l02603"></a>02603 
<a name="l02604"></a>02604 <span class="comment">/******************  Bit definition for SCB_SHCSR register  *******************/</span>
<a name="l02605"></a>02605 <span class="preprocessor">#define  SCB_SHCSR_MEMFAULTACT               ((u32)0x00000001)        </span><span class="comment">/* MemManage is active */</span>
<a name="l02606"></a>02606 <span class="preprocessor">#define  SCB_SHCSR_BUSFAULTACT               ((u32)0x00000002)        </span><span class="comment">/* BusFault is active */</span>
<a name="l02607"></a>02607 <span class="preprocessor">#define  SCB_SHCSR_USGFAULTACT               ((u32)0x00000008)        </span><span class="comment">/* UsageFault is active */</span>
<a name="l02608"></a>02608 <span class="preprocessor">#define  SCB_SHCSR_SVCALLACT                 ((u32)0x00000080)        </span><span class="comment">/* SVCall is active */</span>
<a name="l02609"></a>02609 <span class="preprocessor">#define  SCB_SHCSR_MONITORACT                ((u32)0x00000100)        </span><span class="comment">/* Monitor is active */</span>
<a name="l02610"></a>02610 <span class="preprocessor">#define  SCB_SHCSR_PENDSVACT                 ((u32)0x00000400)        </span><span class="comment">/* PendSV is active */</span>
<a name="l02611"></a>02611 <span class="preprocessor">#define  SCB_SHCSR_SYSTICKACT                ((u32)0x00000800)        </span><span class="comment">/* SysTick is active */</span>
<a name="l02612"></a>02612 <span class="preprocessor">#define  SCB_SHCSR_USGFAULTPENDED            ((u32)0x00001000)        </span><span class="comment">/* Usage Fault is pended */</span>
<a name="l02613"></a>02613 <span class="preprocessor">#define  SCB_SHCSR_MEMFAULTPENDED            ((u32)0x00002000)        </span><span class="comment">/* MemManage is pended */</span>
<a name="l02614"></a>02614 <span class="preprocessor">#define  SCB_SHCSR_BUSFAULTPENDED            ((u32)0x00004000)        </span><span class="comment">/* Bus Fault is pended */</span>
<a name="l02615"></a>02615 <span class="preprocessor">#define  SCB_SHCSR_SVCALLPENDED              ((u32)0x00008000)        </span><span class="comment">/* SVCall is pended */</span>
<a name="l02616"></a>02616 <span class="preprocessor">#define  SCB_SHCSR_MEMFAULTENA               ((u32)0x00010000)        </span><span class="comment">/* MemManage enable */</span>
<a name="l02617"></a>02617 <span class="preprocessor">#define  SCB_SHCSR_BUSFAULTENA               ((u32)0x00020000)        </span><span class="comment">/* Bus Fault enable */</span>
<a name="l02618"></a>02618 <span class="preprocessor">#define  SCB_SHCSR_USGFAULTENA               ((u32)0x00040000)        </span><span class="comment">/* UsageFault enable */</span>
<a name="l02619"></a>02619 
<a name="l02620"></a>02620 
<a name="l02621"></a>02621 <span class="comment">/*******************  Bit definition for SCB_CFSR register  *******************/</span>
<a name="l02622"></a>02622 <span class="comment">/* MFSR */</span>
<a name="l02623"></a>02623 <span class="preprocessor">#define  SCB_CFSR_IACCVIOL                   ((u32)0x00000001)        </span><span class="comment">/* Instruction access violation */</span>
<a name="l02624"></a>02624 <span class="preprocessor">#define  SCB_CFSR_DACCVIOL                   ((u32)0x00000002)        </span><span class="comment">/* Data access violation */</span>
<a name="l02625"></a>02625 <span class="preprocessor">#define  SCB_CFSR_MUNSTKERR                  ((u32)0x00000008)        </span><span class="comment">/* Unstacking error */</span>
<a name="l02626"></a>02626 <span class="preprocessor">#define  SCB_CFSR_MSTKERR                    ((u32)0x00000010)        </span><span class="comment">/* Stacking error */</span>
<a name="l02627"></a>02627 <span class="preprocessor">#define  SCB_CFSR_MMARVALID                  ((u32)0x00000080)        </span><span class="comment">/* Memory Manage Address Register address valid flag */</span>
<a name="l02628"></a>02628 <span class="comment">/* BFSR */</span>
<a name="l02629"></a>02629 <span class="preprocessor">#define  SCB_CFSR_IBUSERR                    ((u32)0x00000100)        </span><span class="comment">/* Instruction bus error flag */</span>
<a name="l02630"></a>02630 <span class="preprocessor">#define  SCB_CFSR_PRECISERR                  ((u32)0x00000200)        </span><span class="comment">/* Precise data bus error */</span>
<a name="l02631"></a>02631 <span class="preprocessor">#define  SCB_CFSR_IMPRECISERR                ((u32)0x00000400)        </span><span class="comment">/* Imprecise data bus error */</span>
<a name="l02632"></a>02632 <span class="preprocessor">#define  SCB_CFSR_UNSTKERR                   ((u32)0x00000800)        </span><span class="comment">/* Unstacking error */</span>
<a name="l02633"></a>02633 <span class="preprocessor">#define  SCB_CFSR_STKERR                     ((u32)0x00001000)        </span><span class="comment">/* Stacking error */</span>
<a name="l02634"></a>02634 <span class="preprocessor">#define  SCB_CFSR_BFARVALID                  ((u32)0x00008000)        </span><span class="comment">/* Bus Fault Address Register address valid flag */</span>
<a name="l02635"></a>02635 <span class="comment">/* UFSR */</span>
<a name="l02636"></a>02636 <span class="preprocessor">#define  SCB_CFSR_UNDEFINSTR                 ((u32)0x00010000)        </span><span class="comment">/* The processor attempt to excecute an undefined instruction */</span>
<a name="l02637"></a>02637 <span class="preprocessor">#define  SCB_CFSR_INVSTATE                   ((u32)0x00020000)        </span><span class="comment">/* Invalid combination of EPSR and instruction */</span>
<a name="l02638"></a>02638 <span class="preprocessor">#define  SCB_CFSR_INVPC                      ((u32)0x00040000)        </span><span class="comment">/* Attempt to load EXC_RETURN into pc illegally */</span>
<a name="l02639"></a>02639 <span class="preprocessor">#define  SCB_CFSR_NOCP                       ((u32)0x00080000)        </span><span class="comment">/* Attempt to use a coprocessor instruction */</span>
<a name="l02640"></a>02640 <span class="preprocessor">#define  SCB_CFSR_UNALIGNED                  ((u32)0x01000000)        </span><span class="comment">/* Fault occurs when there is an attempt to make an unaligned memory access */</span>
<a name="l02641"></a>02641 <span class="preprocessor">#define  SCB_CFSR_DIVBYZERO                  ((u32)0x02000000)        </span><span class="comment">/* Fault occurs when SDIV or DIV instruction is used with a divisor of 0 */</span>
<a name="l02642"></a>02642 
<a name="l02643"></a>02643 
<a name="l02644"></a>02644 <span class="comment">/*******************  Bit definition for SCB_HFSR register  *******************/</span>
<a name="l02645"></a>02645 <span class="preprocessor">#define  SCB_HFSR_VECTTBL                    ((u32)0x00000002)        </span><span class="comment">/* Fault occures because of vector table read on exception processing */</span>
<a name="l02646"></a>02646 <span class="preprocessor">#define  SCB_HFSR_FORCED                     ((u32)0x40000000)        </span><span class="comment">/* Hard Fault activated when a configurable Fault was received and cannot activate */</span>
<a name="l02647"></a>02647 <span class="preprocessor">#define  SCB_HFSR_DEBUGEVT                   ((u32)0x80000000)        </span><span class="comment">/* Fault related to debug */</span>
<a name="l02648"></a>02648 
<a name="l02649"></a>02649 
<a name="l02650"></a>02650 <span class="comment">/*******************  Bit definition for SCB_DFSR register  *******************/</span>
<a name="l02651"></a>02651 <span class="preprocessor">#define  SCB_DFSR_HALTED                     ((u8)0x01)               </span><span class="comment">/* Halt request flag */</span>
<a name="l02652"></a>02652 <span class="preprocessor">#define  SCB_DFSR_BKPT                       ((u8)0x02)               </span><span class="comment">/* BKPT flag */</span>
<a name="l02653"></a>02653 <span class="preprocessor">#define  SCB_DFSR_DWTTRAP                    ((u8)0x04)               </span><span class="comment">/* Data Watchpoint and Trace (DWT) flag */</span>
<a name="l02654"></a>02654 <span class="preprocessor">#define  SCB_DFSR_VCATCH                     ((u8)0x08)               </span><span class="comment">/* Vector catch flag */</span>
<a name="l02655"></a>02655 <span class="preprocessor">#define  SCB_DFSR_EXTERNAL                   ((u8)0x10)               </span><span class="comment">/* External debug request flag */</span>
<a name="l02656"></a>02656 
<a name="l02657"></a>02657 
<a name="l02658"></a>02658 <span class="comment">/*******************  Bit definition for SCB_MMFAR register  ******************/</span>
<a name="l02659"></a>02659 <span class="preprocessor">#define  SCB_MMFAR_ADDRESS                   ((u32)0xFFFFFFFF)        </span><span class="comment">/* Mem Manage fault address field */</span>
<a name="l02660"></a>02660 
<a name="l02661"></a>02661 
<a name="l02662"></a>02662 <span class="comment">/*******************  Bit definition for SCB_BFAR register  *******************/</span>
<a name="l02663"></a>02663 <span class="preprocessor">#define  SCB_BFAR_ADDRESS                    ((u32)0xFFFFFFFF)        </span><span class="comment">/* Bus fault address field */</span>
<a name="l02664"></a>02664 
<a name="l02665"></a>02665 
<a name="l02666"></a>02666 <span class="comment">/*******************  Bit definition for SCB_afsr register  *******************/</span>
<a name="l02667"></a>02667 <span class="preprocessor">#define  SCB_AFSR_IMPDEF                     ((u32)0xFFFFFFFF)        </span><span class="comment">/* Implementation defined */</span>
<a name="l02668"></a>02668 
<a name="l02669"></a>02669 
<a name="l02670"></a>02670 
<a name="l02671"></a>02671 <span class="comment">/******************************************************************************/</span>
<a name="l02672"></a>02672 <span class="comment">/*                                                                            */</span>
<a name="l02673"></a>02673 <span class="comment">/*                    External Interrupt/Event Controller                     */</span>
<a name="l02674"></a>02674 <span class="comment">/*                                                                            */</span>
<a name="l02675"></a>02675 <span class="comment">/******************************************************************************/</span>
<a name="l02676"></a>02676 
<a name="l02677"></a>02677 <span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span>
<a name="l02678"></a>02678 <span class="preprocessor">#define  EXTI_IMR_MR0                        ((u32)0x00000001)        </span><span class="comment">/* Interrupt Mask on line 0 */</span>
<a name="l02679"></a>02679 <span class="preprocessor">#define  EXTI_IMR_MR1                        ((u32)0x00000002)        </span><span class="comment">/* Interrupt Mask on line 1 */</span>
<a name="l02680"></a>02680 <span class="preprocessor">#define  EXTI_IMR_MR2                        ((u32)0x00000004)        </span><span class="comment">/* Interrupt Mask on line 2 */</span>
<a name="l02681"></a>02681 <span class="preprocessor">#define  EXTI_IMR_MR3                        ((u32)0x00000008)        </span><span class="comment">/* Interrupt Mask on line 3 */</span>
<a name="l02682"></a>02682 <span class="preprocessor">#define  EXTI_IMR_MR4                        ((u32)0x00000010)        </span><span class="comment">/* Interrupt Mask on line 4 */</span>
<a name="l02683"></a>02683 <span class="preprocessor">#define  EXTI_IMR_MR5                        ((u32)0x00000020)        </span><span class="comment">/* Interrupt Mask on line 5 */</span>
<a name="l02684"></a>02684 <span class="preprocessor">#define  EXTI_IMR_MR6                        ((u32)0x00000040)        </span><span class="comment">/* Interrupt Mask on line 6 */</span>
<a name="l02685"></a>02685 <span class="preprocessor">#define  EXTI_IMR_MR7                        ((u32)0x00000080)        </span><span class="comment">/* Interrupt Mask on line 7 */</span>
<a name="l02686"></a>02686 <span class="preprocessor">#define  EXTI_IMR_MR8                        ((u32)0x00000100)        </span><span class="comment">/* Interrupt Mask on line 8 */</span>
<a name="l02687"></a>02687 <span class="preprocessor">#define  EXTI_IMR_MR9                        ((u32)0x00000200)        </span><span class="comment">/* Interrupt Mask on line 9 */</span>
<a name="l02688"></a>02688 <span class="preprocessor">#define  EXTI_IMR_MR10                       ((u32)0x00000400)        </span><span class="comment">/* Interrupt Mask on line 10 */</span>
<a name="l02689"></a>02689 <span class="preprocessor">#define  EXTI_IMR_MR11                       ((u32)0x00000800)        </span><span class="comment">/* Interrupt Mask on line 11 */</span>
<a name="l02690"></a>02690 <span class="preprocessor">#define  EXTI_IMR_MR12                       ((u32)0x00001000)        </span><span class="comment">/* Interrupt Mask on line 12 */</span>
<a name="l02691"></a>02691 <span class="preprocessor">#define  EXTI_IMR_MR13                       ((u32)0x00002000)        </span><span class="comment">/* Interrupt Mask on line 13 */</span>
<a name="l02692"></a>02692 <span class="preprocessor">#define  EXTI_IMR_MR14                       ((u32)0x00004000)        </span><span class="comment">/* Interrupt Mask on line 14 */</span>
<a name="l02693"></a>02693 <span class="preprocessor">#define  EXTI_IMR_MR15                       ((u32)0x00008000)        </span><span class="comment">/* Interrupt Mask on line 15 */</span>
<a name="l02694"></a>02694 <span class="preprocessor">#define  EXTI_IMR_MR16                       ((u32)0x00010000)        </span><span class="comment">/* Interrupt Mask on line 16 */</span>
<a name="l02695"></a>02695 <span class="preprocessor">#define  EXTI_IMR_MR17                       ((u32)0x00020000)        </span><span class="comment">/* Interrupt Mask on line 17 */</span>
<a name="l02696"></a>02696 <span class="preprocessor">#define  EXTI_IMR_MR18                       ((u32)0x00040000)        </span><span class="comment">/* Interrupt Mask on line 18 */</span>
<a name="l02697"></a>02697 
<a name="l02698"></a>02698 
<a name="l02699"></a>02699 <span class="comment">/*******************  Bit definition for EXTI_EMR register  *******************/</span>
<a name="l02700"></a>02700 <span class="preprocessor">#define  EXTI_EMR_MR0                        ((u32)0x00000001)        </span><span class="comment">/* Event Mask on line 0 */</span>
<a name="l02701"></a>02701 <span class="preprocessor">#define  EXTI_EMR_MR1                        ((u32)0x00000002)        </span><span class="comment">/* Event Mask on line 1 */</span>
<a name="l02702"></a>02702 <span class="preprocessor">#define  EXTI_EMR_MR2                        ((u32)0x00000004)        </span><span class="comment">/* Event Mask on line 2 */</span>
<a name="l02703"></a>02703 <span class="preprocessor">#define  EXTI_EMR_MR3                        ((u32)0x00000008)        </span><span class="comment">/* Event Mask on line 3 */</span>
<a name="l02704"></a>02704 <span class="preprocessor">#define  EXTI_EMR_MR4                        ((u32)0x00000010)        </span><span class="comment">/* Event Mask on line 4 */</span>
<a name="l02705"></a>02705 <span class="preprocessor">#define  EXTI_EMR_MR5                        ((u32)0x00000020)        </span><span class="comment">/* Event Mask on line 5 */</span>
<a name="l02706"></a>02706 <span class="preprocessor">#define  EXTI_EMR_MR6                        ((u32)0x00000040)        </span><span class="comment">/* Event Mask on line 6 */</span>
<a name="l02707"></a>02707 <span class="preprocessor">#define  EXTI_EMR_MR7                        ((u32)0x00000080)        </span><span class="comment">/* Event Mask on line 7 */</span>
<a name="l02708"></a>02708 <span class="preprocessor">#define  EXTI_EMR_MR8                        ((u32)0x00000100)        </span><span class="comment">/* Event Mask on line 8 */</span>
<a name="l02709"></a>02709 <span class="preprocessor">#define  EXTI_EMR_MR9                        ((u32)0x00000200)        </span><span class="comment">/* Event Mask on line 9 */</span>
<a name="l02710"></a>02710 <span class="preprocessor">#define  EXTI_EMR_MR10                       ((u32)0x00000400)        </span><span class="comment">/* Event Mask on line 10 */</span>
<a name="l02711"></a>02711 <span class="preprocessor">#define  EXTI_EMR_MR11                       ((u32)0x00000800)        </span><span class="comment">/* Event Mask on line 11 */</span>
<a name="l02712"></a>02712 <span class="preprocessor">#define  EXTI_EMR_MR12                       ((u32)0x00001000)        </span><span class="comment">/* Event Mask on line 12 */</span>
<a name="l02713"></a>02713 <span class="preprocessor">#define  EXTI_EMR_MR13                       ((u32)0x00002000)        </span><span class="comment">/* Event Mask on line 13 */</span>
<a name="l02714"></a>02714 <span class="preprocessor">#define  EXTI_EMR_MR14                       ((u32)0x00004000)        </span><span class="comment">/* Event Mask on line 14 */</span>
<a name="l02715"></a>02715 <span class="preprocessor">#define  EXTI_EMR_MR15                       ((u32)0x00008000)        </span><span class="comment">/* Event Mask on line 15 */</span>
<a name="l02716"></a>02716 <span class="preprocessor">#define  EXTI_EMR_MR16                       ((u32)0x00010000)        </span><span class="comment">/* Event Mask on line 16 */</span>
<a name="l02717"></a>02717 <span class="preprocessor">#define  EXTI_EMR_MR17                       ((u32)0x00020000)        </span><span class="comment">/* Event Mask on line 17 */</span>
<a name="l02718"></a>02718 <span class="preprocessor">#define  EXTI_EMR_MR18                       ((u32)0x00040000)        </span><span class="comment">/* Event Mask on line 18 */</span>
<a name="l02719"></a>02719 
<a name="l02720"></a>02720 
<a name="l02721"></a>02721 <span class="comment">/******************  Bit definition for EXTI_RTSR register  *******************/</span>
<a name="l02722"></a>02722 <span class="preprocessor">#define  EXTI_RTSR_TR0                       ((u32)0x00000001)        </span><span class="comment">/* Rising trigger event configuration bit of line 0 */</span>
<a name="l02723"></a>02723 <span class="preprocessor">#define  EXTI_RTSR_TR1                       ((u32)0x00000002)        </span><span class="comment">/* Rising trigger event configuration bit of line 1 */</span>
<a name="l02724"></a>02724 <span class="preprocessor">#define  EXTI_RTSR_TR2                       ((u32)0x00000004)        </span><span class="comment">/* Rising trigger event configuration bit of line 2 */</span>
<a name="l02725"></a>02725 <span class="preprocessor">#define  EXTI_RTSR_TR3                       ((u32)0x00000008)        </span><span class="comment">/* Rising trigger event configuration bit of line 3 */</span>
<a name="l02726"></a>02726 <span class="preprocessor">#define  EXTI_RTSR_TR4                       ((u32)0x00000010)        </span><span class="comment">/* Rising trigger event configuration bit of line 4 */</span>
<a name="l02727"></a>02727 <span class="preprocessor">#define  EXTI_RTSR_TR5                       ((u32)0x00000020)        </span><span class="comment">/* Rising trigger event configuration bit of line 5 */</span>
<a name="l02728"></a>02728 <span class="preprocessor">#define  EXTI_RTSR_TR6                       ((u32)0x00000040)        </span><span class="comment">/* Rising trigger event configuration bit of line 6 */</span>
<a name="l02729"></a>02729 <span class="preprocessor">#define  EXTI_RTSR_TR7                       ((u32)0x00000080)        </span><span class="comment">/* Rising trigger event configuration bit of line 7 */</span>
<a name="l02730"></a>02730 <span class="preprocessor">#define  EXTI_RTSR_TR8                       ((u32)0x00000100)        </span><span class="comment">/* Rising trigger event configuration bit of line 8 */</span>
<a name="l02731"></a>02731 <span class="preprocessor">#define  EXTI_RTSR_TR9                       ((u32)0x00000200)        </span><span class="comment">/* Rising trigger event configuration bit of line 9 */</span>
<a name="l02732"></a>02732 <span class="preprocessor">#define  EXTI_RTSR_TR10                      ((u32)0x00000400)        </span><span class="comment">/* Rising trigger event configuration bit of line 10 */</span>
<a name="l02733"></a>02733 <span class="preprocessor">#define  EXTI_RTSR_TR11                      ((u32)0x00000800)        </span><span class="comment">/* Rising trigger event configuration bit of line 11 */</span>
<a name="l02734"></a>02734 <span class="preprocessor">#define  EXTI_RTSR_TR12                      ((u32)0x00001000)        </span><span class="comment">/* Rising trigger event configuration bit of line 12 */</span>
<a name="l02735"></a>02735 <span class="preprocessor">#define  EXTI_RTSR_TR13                      ((u32)0x00002000)        </span><span class="comment">/* Rising trigger event configuration bit of line 13 */</span>
<a name="l02736"></a>02736 <span class="preprocessor">#define  EXTI_RTSR_TR14                      ((u32)0x00004000)        </span><span class="comment">/* Rising trigger event configuration bit of line 14 */</span>
<a name="l02737"></a>02737 <span class="preprocessor">#define  EXTI_RTSR_TR15                      ((u32)0x00008000)        </span><span class="comment">/* Rising trigger event configuration bit of line 15 */</span>
<a name="l02738"></a>02738 <span class="preprocessor">#define  EXTI_RTSR_TR16                      ((u32)0x00010000)        </span><span class="comment">/* Rising trigger event configuration bit of line 16 */</span>
<a name="l02739"></a>02739 <span class="preprocessor">#define  EXTI_RTSR_TR17                      ((u32)0x00020000)        </span><span class="comment">/* Rising trigger event configuration bit of line 17 */</span>
<a name="l02740"></a>02740 <span class="preprocessor">#define  EXTI_RTSR_TR18                      ((u32)0x00040000)        </span><span class="comment">/* Rising trigger event configuration bit of line 18 */</span>
<a name="l02741"></a>02741 
<a name="l02742"></a>02742 
<a name="l02743"></a>02743 <span class="comment">/******************  Bit definition for EXTI_FTSR register  *******************/</span>
<a name="l02744"></a>02744 <span class="preprocessor">#define  EXTI_FTSR_TR0                       ((u32)0x00000001)        </span><span class="comment">/* Falling trigger event configuration bit of line 0 */</span>
<a name="l02745"></a>02745 <span class="preprocessor">#define  EXTI_FTSR_TR1                       ((u32)0x00000002)        </span><span class="comment">/* Falling trigger event configuration bit of line 1 */</span>
<a name="l02746"></a>02746 <span class="preprocessor">#define  EXTI_FTSR_TR2                       ((u32)0x00000004)        </span><span class="comment">/* Falling trigger event configuration bit of line 2 */</span>
<a name="l02747"></a>02747 <span class="preprocessor">#define  EXTI_FTSR_TR3                       ((u32)0x00000008)        </span><span class="comment">/* Falling trigger event configuration bit of line 3 */</span>
<a name="l02748"></a>02748 <span class="preprocessor">#define  EXTI_FTSR_TR4                       ((u32)0x00000010)        </span><span class="comment">/* Falling trigger event configuration bit of line 4 */</span>
<a name="l02749"></a>02749 <span class="preprocessor">#define  EXTI_FTSR_TR5                       ((u32)0x00000020)        </span><span class="comment">/* Falling trigger event configuration bit of line 5 */</span>
<a name="l02750"></a>02750 <span class="preprocessor">#define  EXTI_FTSR_TR6                       ((u32)0x00000040)        </span><span class="comment">/* Falling trigger event configuration bit of line 6 */</span>
<a name="l02751"></a>02751 <span class="preprocessor">#define  EXTI_FTSR_TR7                       ((u32)0x00000080)        </span><span class="comment">/* Falling trigger event configuration bit of line 7 */</span>
<a name="l02752"></a>02752 <span class="preprocessor">#define  EXTI_FTSR_TR8                       ((u32)0x00000100)        </span><span class="comment">/* Falling trigger event configuration bit of line 8 */</span>
<a name="l02753"></a>02753 <span class="preprocessor">#define  EXTI_FTSR_TR9                       ((u32)0x00000200)        </span><span class="comment">/* Falling trigger event configuration bit of line 9 */</span>
<a name="l02754"></a>02754 <span class="preprocessor">#define  EXTI_FTSR_TR10                      ((u32)0x00000400)        </span><span class="comment">/* Falling trigger event configuration bit of line 10 */</span>
<a name="l02755"></a>02755 <span class="preprocessor">#define  EXTI_FTSR_TR11                      ((u32)0x00000800)        </span><span class="comment">/* Falling trigger event configuration bit of line 11 */</span>
<a name="l02756"></a>02756 <span class="preprocessor">#define  EXTI_FTSR_TR12                      ((u32)0x00001000)        </span><span class="comment">/* Falling trigger event configuration bit of line 12 */</span>
<a name="l02757"></a>02757 <span class="preprocessor">#define  EXTI_FTSR_TR13                      ((u32)0x00002000)        </span><span class="comment">/* Falling trigger event configuration bit of line 13 */</span>
<a name="l02758"></a>02758 <span class="preprocessor">#define  EXTI_FTSR_TR14                      ((u32)0x00004000)        </span><span class="comment">/* Falling trigger event configuration bit of line 14 */</span>
<a name="l02759"></a>02759 <span class="preprocessor">#define  EXTI_FTSR_TR15                      ((u32)0x00008000)        </span><span class="comment">/* Falling trigger event configuration bit of line 15 */</span>
<a name="l02760"></a>02760 <span class="preprocessor">#define  EXTI_FTSR_TR16                      ((u32)0x00010000)        </span><span class="comment">/* Falling trigger event configuration bit of line 16 */</span>
<a name="l02761"></a>02761 <span class="preprocessor">#define  EXTI_FTSR_TR17                      ((u32)0x00020000)        </span><span class="comment">/* Falling trigger event configuration bit of line 17 */</span>
<a name="l02762"></a>02762 <span class="preprocessor">#define  EXTI_FTSR_TR18                      ((u32)0x00040000)        </span><span class="comment">/* Falling trigger event configuration bit of line 18 */</span>
<a name="l02763"></a>02763 
<a name="l02764"></a>02764 
<a name="l02765"></a>02765 <span class="comment">/******************  Bit definition for EXTI_SWIER register  ******************/</span>
<a name="l02766"></a>02766 <span class="preprocessor">#define  EXTI_SWIER_SWIER0                   ((u32)0x00000001)        </span><span class="comment">/* Software Interrupt on line 0 */</span>
<a name="l02767"></a>02767 <span class="preprocessor">#define  EXTI_SWIER_SWIER1                   ((u32)0x00000002)        </span><span class="comment">/* Software Interrupt on line 1 */</span>
<a name="l02768"></a>02768 <span class="preprocessor">#define  EXTI_SWIER_SWIER2                   ((u32)0x00000004)        </span><span class="comment">/* Software Interrupt on line 2 */</span>
<a name="l02769"></a>02769 <span class="preprocessor">#define  EXTI_SWIER_SWIER3                   ((u32)0x00000008)        </span><span class="comment">/* Software Interrupt on line 3 */</span>
<a name="l02770"></a>02770 <span class="preprocessor">#define  EXTI_SWIER_SWIER4                   ((u32)0x00000010)        </span><span class="comment">/* Software Interrupt on line 4 */</span>
<a name="l02771"></a>02771 <span class="preprocessor">#define  EXTI_SWIER_SWIER5                   ((u32)0x00000020)        </span><span class="comment">/* Software Interrupt on line 5 */</span>
<a name="l02772"></a>02772 <span class="preprocessor">#define  EXTI_SWIER_SWIER6                   ((u32)0x00000040)        </span><span class="comment">/* Software Interrupt on line 6 */</span>
<a name="l02773"></a>02773 <span class="preprocessor">#define  EXTI_SWIER_SWIER7                   ((u32)0x00000080)        </span><span class="comment">/* Software Interrupt on line 7 */</span>
<a name="l02774"></a>02774 <span class="preprocessor">#define  EXTI_SWIER_SWIER8                   ((u32)0x00000100)        </span><span class="comment">/* Software Interrupt on line 8 */</span>
<a name="l02775"></a>02775 <span class="preprocessor">#define  EXTI_SWIER_SWIER9                   ((u32)0x00000200)        </span><span class="comment">/* Software Interrupt on line 9 */</span>
<a name="l02776"></a>02776 <span class="preprocessor">#define  EXTI_SWIER_SWIER10                  ((u32)0x00000400)        </span><span class="comment">/* Software Interrupt on line 10 */</span>
<a name="l02777"></a>02777 <span class="preprocessor">#define  EXTI_SWIER_SWIER11                  ((u32)0x00000800)        </span><span class="comment">/* Software Interrupt on line 11 */</span>
<a name="l02778"></a>02778 <span class="preprocessor">#define  EXTI_SWIER_SWIER12                  ((u32)0x00001000)        </span><span class="comment">/* Software Interrupt on line 12 */</span>
<a name="l02779"></a>02779 <span class="preprocessor">#define  EXTI_SWIER_SWIER13                  ((u32)0x00002000)        </span><span class="comment">/* Software Interrupt on line 13 */</span>
<a name="l02780"></a>02780 <span class="preprocessor">#define  EXTI_SWIER_SWIER14                  ((u32)0x00004000)        </span><span class="comment">/* Software Interrupt on line 14 */</span>
<a name="l02781"></a>02781 <span class="preprocessor">#define  EXTI_SWIER_SWIER15                  ((u32)0x00008000)        </span><span class="comment">/* Software Interrupt on line 15 */</span>
<a name="l02782"></a>02782 <span class="preprocessor">#define  EXTI_SWIER_SWIER16                  ((u32)0x00010000)        </span><span class="comment">/* Software Interrupt on line 16 */</span>
<a name="l02783"></a>02783 <span class="preprocessor">#define  EXTI_SWIER_SWIER17                  ((u32)0x00020000)        </span><span class="comment">/* Software Interrupt on line 17 */</span>
<a name="l02784"></a>02784 <span class="preprocessor">#define  EXTI_SWIER_SWIER18                  ((u32)0x00040000)        </span><span class="comment">/* Software Interrupt on line 18 */</span>
<a name="l02785"></a>02785 
<a name="l02786"></a>02786 
<a name="l02787"></a>02787 <span class="comment">/*******************  Bit definition for EXTI_PR register  ********************/</span>
<a name="l02788"></a>02788 <span class="preprocessor">#define  EXTI_PR_PR0                         ((u32)0x00000001)        </span><span class="comment">/* Pending bit 0 */</span>
<a name="l02789"></a>02789 <span class="preprocessor">#define  EXTI_PR_PR1                         ((u32)0x00000002)        </span><span class="comment">/* Pending bit 1 */</span>
<a name="l02790"></a>02790 <span class="preprocessor">#define  EXTI_PR_PR2                         ((u32)0x00000004)        </span><span class="comment">/* Pending bit 2 */</span>
<a name="l02791"></a>02791 <span class="preprocessor">#define  EXTI_PR_PR3                         ((u32)0x00000008)        </span><span class="comment">/* Pending bit 3 */</span>
<a name="l02792"></a>02792 <span class="preprocessor">#define  EXTI_PR_PR4                         ((u32)0x00000010)        </span><span class="comment">/* Pending bit 4 */</span>
<a name="l02793"></a>02793 <span class="preprocessor">#define  EXTI_PR_PR5                         ((u32)0x00000020)        </span><span class="comment">/* Pending bit 5 */</span>
<a name="l02794"></a>02794 <span class="preprocessor">#define  EXTI_PR_PR6                         ((u32)0x00000040)        </span><span class="comment">/* Pending bit 6 */</span>
<a name="l02795"></a>02795 <span class="preprocessor">#define  EXTI_PR_PR7                         ((u32)0x00000080)        </span><span class="comment">/* Pending bit 7 */</span>
<a name="l02796"></a>02796 <span class="preprocessor">#define  EXTI_PR_PR8                         ((u32)0x00000100)        </span><span class="comment">/* Pending bit 8 */</span>
<a name="l02797"></a>02797 <span class="preprocessor">#define  EXTI_PR_PR9                         ((u32)0x00000200)        </span><span class="comment">/* Pending bit 9 */</span>
<a name="l02798"></a>02798 <span class="preprocessor">#define  EXTI_PR_PR10                        ((u32)0x00000400)        </span><span class="comment">/* Pending bit 10 */</span>
<a name="l02799"></a>02799 <span class="preprocessor">#define  EXTI_PR_PR11                        ((u32)0x00000800)        </span><span class="comment">/* Pending bit 11 */</span>
<a name="l02800"></a>02800 <span class="preprocessor">#define  EXTI_PR_PR12                        ((u32)0x00001000)        </span><span class="comment">/* Pending bit 12 */</span>
<a name="l02801"></a>02801 <span class="preprocessor">#define  EXTI_PR_PR13                        ((u32)0x00002000)        </span><span class="comment">/* Pending bit 13 */</span>
<a name="l02802"></a>02802 <span class="preprocessor">#define  EXTI_PR_PR14                        ((u32)0x00004000)        </span><span class="comment">/* Pending bit 14 */</span>
<a name="l02803"></a>02803 <span class="preprocessor">#define  EXTI_PR_PR15                        ((u32)0x00008000)        </span><span class="comment">/* Pending bit 15 */</span>
<a name="l02804"></a>02804 <span class="preprocessor">#define  EXTI_PR_PR16                        ((u32)0x00010000)        </span><span class="comment">/* Pending bit 16 */</span>
<a name="l02805"></a>02805 <span class="preprocessor">#define  EXTI_PR_PR17                        ((u32)0x00020000)        </span><span class="comment">/* Pending bit 17 */</span>
<a name="l02806"></a>02806 <span class="preprocessor">#define  EXTI_PR_PR18                        ((u32)0x00040000)        </span><span class="comment">/* Trigger request occurred on the external interrupt line 18 */</span>
<a name="l02807"></a>02807 
<a name="l02808"></a>02808 
<a name="l02809"></a>02809 
<a name="l02810"></a>02810 <span class="comment">/******************************************************************************/</span>
<a name="l02811"></a>02811 <span class="comment">/*                                                                            */</span>
<a name="l02812"></a>02812 <span class="comment">/*                             DMA Controller                                 */</span>
<a name="l02813"></a>02813 <span class="comment">/*                                                                            */</span>
<a name="l02814"></a>02814 <span class="comment">/******************************************************************************/</span>
<a name="l02815"></a>02815 
<a name="l02816"></a>02816 <span class="comment">/*******************  Bit definition for DMA_ISR register  ********************/</span>
<a name="l02817"></a>02817 <span class="preprocessor">#define  DMA_ISR_GIF1                        ((u32)0x00000001)        </span><span class="comment">/* Channel 1 Global interrupt flag */</span>
<a name="l02818"></a>02818 <span class="preprocessor">#define  DMA_ISR_TCIF1                       ((u32)0x00000002)        </span><span class="comment">/* Channel 1 Transfer Complete flag */</span>
<a name="l02819"></a>02819 <span class="preprocessor">#define  DMA_ISR_HTIF1                       ((u32)0x00000004)        </span><span class="comment">/* Channel 1 Half Transfer flag */</span>
<a name="l02820"></a>02820 <span class="preprocessor">#define  DMA_ISR_TEIF1                       ((u32)0x00000008)        </span><span class="comment">/* Channel 1 Transfer Error flag */</span>
<a name="l02821"></a>02821 <span class="preprocessor">#define  DMA_ISR_GIF2                        ((u32)0x00000010)        </span><span class="comment">/* Channel 2 Global interrupt flag */</span>
<a name="l02822"></a>02822 <span class="preprocessor">#define  DMA_ISR_TCIF2                       ((u32)0x00000020)        </span><span class="comment">/* Channel 2 Transfer Complete flag */</span>
<a name="l02823"></a>02823 <span class="preprocessor">#define  DMA_ISR_HTIF2                       ((u32)0x00000040)        </span><span class="comment">/* Channel 2 Half Transfer flag */</span>
<a name="l02824"></a>02824 <span class="preprocessor">#define  DMA_ISR_TEIF2                       ((u32)0x00000080)        </span><span class="comment">/* Channel 2 Transfer Error flag */</span>
<a name="l02825"></a>02825 <span class="preprocessor">#define  DMA_ISR_GIF3                        ((u32)0x00000100)        </span><span class="comment">/* Channel 3 Global interrupt flag */</span>
<a name="l02826"></a>02826 <span class="preprocessor">#define  DMA_ISR_TCIF3                       ((u32)0x00000200)        </span><span class="comment">/* Channel 3 Transfer Complete flag */</span>
<a name="l02827"></a>02827 <span class="preprocessor">#define  DMA_ISR_HTIF3                       ((u32)0x00000400)        </span><span class="comment">/* Channel 3 Half Transfer flag */</span>
<a name="l02828"></a>02828 <span class="preprocessor">#define  DMA_ISR_TEIF3                       ((u32)0x00000800)        </span><span class="comment">/* Channel 3 Transfer Error flag */</span>
<a name="l02829"></a>02829 <span class="preprocessor">#define  DMA_ISR_GIF4                        ((u32)0x00001000)        </span><span class="comment">/* Channel 4 Global interrupt flag */</span>
<a name="l02830"></a>02830 <span class="preprocessor">#define  DMA_ISR_TCIF4                       ((u32)0x00002000)        </span><span class="comment">/* Channel 4 Transfer Complete flag */</span>
<a name="l02831"></a>02831 <span class="preprocessor">#define  DMA_ISR_HTIF4                       ((u32)0x00004000)        </span><span class="comment">/* Channel 4 Half Transfer flag */</span>
<a name="l02832"></a>02832 <span class="preprocessor">#define  DMA_ISR_TEIF4                       ((u32)0x00008000)        </span><span class="comment">/* Channel 4 Transfer Error flag */</span>
<a name="l02833"></a>02833 <span class="preprocessor">#define  DMA_ISR_GIF5                        ((u32)0x00010000)        </span><span class="comment">/* Channel 5 Global interrupt flag */</span>
<a name="l02834"></a>02834 <span class="preprocessor">#define  DMA_ISR_TCIF5                       ((u32)0x00020000)        </span><span class="comment">/* Channel 5 Transfer Complete flag */</span>
<a name="l02835"></a>02835 <span class="preprocessor">#define  DMA_ISR_HTIF5                       ((u32)0x00040000)        </span><span class="comment">/* Channel 5 Half Transfer flag */</span>
<a name="l02836"></a>02836 <span class="preprocessor">#define  DMA_ISR_TEIF5                       ((u32)0x00080000)        </span><span class="comment">/* Channel 5 Transfer Error flag */</span>
<a name="l02837"></a>02837 <span class="preprocessor">#define  DMA_ISR_GIF6                        ((u32)0x00100000)        </span><span class="comment">/* Channel 6 Global interrupt flag */</span>
<a name="l02838"></a>02838 <span class="preprocessor">#define  DMA_ISR_TCIF6                       ((u32)0x00200000)        </span><span class="comment">/* Channel 6 Transfer Complete flag */</span>
<a name="l02839"></a>02839 <span class="preprocessor">#define  DMA_ISR_HTIF6                       ((u32)0x00400000)        </span><span class="comment">/* Channel 6 Half Transfer flag */</span>
<a name="l02840"></a>02840 <span class="preprocessor">#define  DMA_ISR_TEIF6                       ((u32)0x00800000)        </span><span class="comment">/* Channel 6 Transfer Error flag */</span>
<a name="l02841"></a>02841 <span class="preprocessor">#define  DMA_ISR_GIF7                        ((u32)0x01000000)        </span><span class="comment">/* Channel 7 Global interrupt flag */</span>
<a name="l02842"></a>02842 <span class="preprocessor">#define  DMA_ISR_TCIF7                       ((u32)0x02000000)        </span><span class="comment">/* Channel 7 Transfer Complete flag */</span>
<a name="l02843"></a>02843 <span class="preprocessor">#define  DMA_ISR_HTIF7                       ((u32)0x04000000)        </span><span class="comment">/* Channel 7 Half Transfer flag */</span>
<a name="l02844"></a>02844 <span class="preprocessor">#define  DMA_ISR_TEIF7                       ((u32)0x08000000)        </span><span class="comment">/* Channel 7 Transfer Error flag */</span>
<a name="l02845"></a>02845 
<a name="l02846"></a>02846 
<a name="l02847"></a>02847 <span class="comment">/*******************  Bit definition for DMA_IFCR register  *******************/</span>
<a name="l02848"></a>02848 <span class="preprocessor">#define  DMA_IFCR_CGIF1                      ((u32)0x00000001)        </span><span class="comment">/* Channel 1 Global interrupt clearr */</span>
<a name="l02849"></a>02849 <span class="preprocessor">#define  DMA_IFCR_CTCIF1                     ((u32)0x00000002)        </span><span class="comment">/* Channel 1 Transfer Complete clear */</span>
<a name="l02850"></a>02850 <span class="preprocessor">#define  DMA_IFCR_CHTIF1                     ((u32)0x00000004)        </span><span class="comment">/* Channel 1 Half Transfer clear */</span>
<a name="l02851"></a>02851 <span class="preprocessor">#define  DMA_IFCR_CTEIF1                     ((u32)0x00000008)        </span><span class="comment">/* Channel 1 Transfer Error clear */</span>
<a name="l02852"></a>02852 <span class="preprocessor">#define  DMA_IFCR_CGIF2                      ((u32)0x00000010)        </span><span class="comment">/* Channel 2 Global interrupt clear */</span>
<a name="l02853"></a>02853 <span class="preprocessor">#define  DMA_IFCR_CTCIF2                     ((u32)0x00000020)        </span><span class="comment">/* Channel 2 Transfer Complete clear */</span>
<a name="l02854"></a>02854 <span class="preprocessor">#define  DMA_IFCR_CHTIF2                     ((u32)0x00000040)        </span><span class="comment">/* Channel 2 Half Transfer clear */</span>
<a name="l02855"></a>02855 <span class="preprocessor">#define  DMA_IFCR_CTEIF2                     ((u32)0x00000080)        </span><span class="comment">/* Channel 2 Transfer Error clear */</span>
<a name="l02856"></a>02856 <span class="preprocessor">#define  DMA_IFCR_CGIF3                      ((u32)0x00000100)        </span><span class="comment">/* Channel 3 Global interrupt clear */</span>
<a name="l02857"></a>02857 <span class="preprocessor">#define  DMA_IFCR_CTCIF3                     ((u32)0x00000200)        </span><span class="comment">/* Channel 3 Transfer Complete clear */</span>
<a name="l02858"></a>02858 <span class="preprocessor">#define  DMA_IFCR_CHTIF3                     ((u32)0x00000400)        </span><span class="comment">/* Channel 3 Half Transfer clear */</span>
<a name="l02859"></a>02859 <span class="preprocessor">#define  DMA_IFCR_CTEIF3                     ((u32)0x00000800)        </span><span class="comment">/* Channel 3 Transfer Error clear */</span>
<a name="l02860"></a>02860 <span class="preprocessor">#define  DMA_IFCR_CGIF4                      ((u32)0x00001000)        </span><span class="comment">/* Channel 4 Global interrupt clear */</span>
<a name="l02861"></a>02861 <span class="preprocessor">#define  DMA_IFCR_CTCIF4                     ((u32)0x00002000)        </span><span class="comment">/* Channel 4 Transfer Complete clear */</span>
<a name="l02862"></a>02862 <span class="preprocessor">#define  DMA_IFCR_CHTIF4                     ((u32)0x00004000)        </span><span class="comment">/* Channel 4 Half Transfer clear */</span>
<a name="l02863"></a>02863 <span class="preprocessor">#define  DMA_IFCR_CTEIF4                     ((u32)0x00008000)        </span><span class="comment">/* Channel 4 Transfer Error clear */</span>
<a name="l02864"></a>02864 <span class="preprocessor">#define  DMA_IFCR_CGIF5                      ((u32)0x00010000)        </span><span class="comment">/* Channel 5 Global interrupt clear */</span>
<a name="l02865"></a>02865 <span class="preprocessor">#define  DMA_IFCR_CTCIF5                     ((u32)0x00020000)        </span><span class="comment">/* Channel 5 Transfer Complete clear */</span>
<a name="l02866"></a>02866 <span class="preprocessor">#define  DMA_IFCR_CHTIF5                     ((u32)0x00040000)        </span><span class="comment">/* Channel 5 Half Transfer clear */</span>
<a name="l02867"></a>02867 <span class="preprocessor">#define  DMA_IFCR_CTEIF5                     ((u32)0x00080000)        </span><span class="comment">/* Channel 5 Transfer Error clear */</span>
<a name="l02868"></a>02868 <span class="preprocessor">#define  DMA_IFCR_CGIF6                      ((u32)0x00100000)        </span><span class="comment">/* Channel 6 Global interrupt clear */</span>
<a name="l02869"></a>02869 <span class="preprocessor">#define  DMA_IFCR_CTCIF6                     ((u32)0x00200000)        </span><span class="comment">/* Channel 6 Transfer Complete clear */</span>
<a name="l02870"></a>02870 <span class="preprocessor">#define  DMA_IFCR_CHTIF6                     ((u32)0x00400000)        </span><span class="comment">/* Channel 6 Half Transfer clear */</span>
<a name="l02871"></a>02871 <span class="preprocessor">#define  DMA_IFCR_CTEIF6                     ((u32)0x00800000)        </span><span class="comment">/* Channel 6 Transfer Error clear */</span>
<a name="l02872"></a>02872 <span class="preprocessor">#define  DMA_IFCR_CGIF7                      ((u32)0x01000000)        </span><span class="comment">/* Channel 7 Global interrupt clear */</span>
<a name="l02873"></a>02873 <span class="preprocessor">#define  DMA_IFCR_CTCIF7                     ((u32)0x02000000)        </span><span class="comment">/* Channel 7 Transfer Complete clear */</span>
<a name="l02874"></a>02874 <span class="preprocessor">#define  DMA_IFCR_CHTIF7                     ((u32)0x04000000)        </span><span class="comment">/* Channel 7 Half Transfer clear */</span>
<a name="l02875"></a>02875 <span class="preprocessor">#define  DMA_IFCR_CTEIF7                     ((u32)0x08000000)        </span><span class="comment">/* Channel 7 Transfer Error clear */</span>
<a name="l02876"></a>02876 
<a name="l02877"></a>02877 
<a name="l02878"></a>02878 <span class="comment">/*******************  Bit definition for DMA_CCR1 register  *******************/</span>
<a name="l02879"></a>02879 <span class="preprocessor">#define  DMA_CCR1_EN                         ((u16)0x0001)            </span><span class="comment">/* Channel enable*/</span>
<a name="l02880"></a>02880 <span class="preprocessor">#define  DMA_CCR1_TCIE                       ((u16)0x0002)            </span><span class="comment">/* Transfer complete interrupt enable */</span>
<a name="l02881"></a>02881 <span class="preprocessor">#define  DMA_CCR1_HTIE                       ((u16)0x0004)            </span><span class="comment">/* Half Transfer interrupt enable */</span>
<a name="l02882"></a>02882 <span class="preprocessor">#define  DMA_CCR1_TEIE                       ((u16)0x0008)            </span><span class="comment">/* Transfer error interrupt enable */</span>
<a name="l02883"></a>02883 <span class="preprocessor">#define  DMA_CCR1_DIR                        ((u16)0x0010)            </span><span class="comment">/* Data transfer direction */</span>
<a name="l02884"></a>02884 <span class="preprocessor">#define  DMA_CCR1_CIRC                       ((u16)0x0020)            </span><span class="comment">/* Circular mode */</span>
<a name="l02885"></a>02885 <span class="preprocessor">#define  DMA_CCR1_PINC                       ((u16)0x0040)            </span><span class="comment">/* Peripheral increment mode */</span>
<a name="l02886"></a>02886 <span class="preprocessor">#define  DMA_CCR1_MINC                       ((u16)0x0080)            </span><span class="comment">/* Memory increment mode */</span>
<a name="l02887"></a>02887 
<a name="l02888"></a>02888 <span class="preprocessor">#define  DMA_CCR1_PSIZE                      ((u16)0x0300)            </span><span class="comment">/* PSIZE[1:0] bits (Peripheral size) */</span>
<a name="l02889"></a>02889 <span class="preprocessor">#define  DMA_CCR1_PSIZE_0                    ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span>
<a name="l02890"></a>02890 <span class="preprocessor">#define  DMA_CCR1_PSIZE_1                    ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span>
<a name="l02891"></a>02891 
<a name="l02892"></a>02892 <span class="preprocessor">#define  DMA_CCR1_MSIZE                      ((u16)0x0C00)            </span><span class="comment">/* MSIZE[1:0] bits (Memory size) */</span>
<a name="l02893"></a>02893 <span class="preprocessor">#define  DMA_CCR1_MSIZE_0                    ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span>
<a name="l02894"></a>02894 <span class="preprocessor">#define  DMA_CCR1_MSIZE_1                    ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span>
<a name="l02895"></a>02895 
<a name="l02896"></a>02896 <span class="preprocessor">#define  DMA_CCR1_PL                         ((u16)0x3000)            </span><span class="comment">/* PL[1:0] bits(Channel Priority level) */</span>
<a name="l02897"></a>02897 <span class="preprocessor">#define  DMA_CCR1_PL_0                       ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span>
<a name="l02898"></a>02898 <span class="preprocessor">#define  DMA_CCR1_PL_1                       ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span>
<a name="l02899"></a>02899 
<a name="l02900"></a>02900 <span class="preprocessor">#define  DMA_CCR1_MEM2MEM                    ((u16)0x4000)            </span><span class="comment">/* Memory to memory mode */</span>
<a name="l02901"></a>02901 
<a name="l02902"></a>02902 
<a name="l02903"></a>02903 <span class="comment">/*******************  Bit definition for DMA_CCR2 register  *******************/</span>
<a name="l02904"></a>02904 <span class="preprocessor">#define  DMA_CCR2_EN                         ((u16)0x0001)            </span><span class="comment">/* Channel enable */</span>
<a name="l02905"></a>02905 <span class="preprocessor">#define  DMA_CCR2_TCIE                       ((u16)0x0002)            </span><span class="comment">/* ransfer complete interrupt enable */</span>
<a name="l02906"></a>02906 <span class="preprocessor">#define  DMA_CCR2_HTIE                       ((u16)0x0004)            </span><span class="comment">/* Half Transfer interrupt enable */</span>
<a name="l02907"></a>02907 <span class="preprocessor">#define  DMA_CCR2_TEIE                       ((u16)0x0008)            </span><span class="comment">/* Transfer error interrupt enable */</span>
<a name="l02908"></a>02908 <span class="preprocessor">#define  DMA_CCR2_DIR                        ((u16)0x0010)            </span><span class="comment">/* Data transfer direction */</span>
<a name="l02909"></a>02909 <span class="preprocessor">#define  DMA_CCR2_CIRC                       ((u16)0x0020)            </span><span class="comment">/* Circular mode */</span>
<a name="l02910"></a>02910 <span class="preprocessor">#define  DMA_CCR2_PINC                       ((u16)0x0040)            </span><span class="comment">/* Peripheral increment mode */</span>
<a name="l02911"></a>02911 <span class="preprocessor">#define  DMA_CCR2_MINC                       ((u16)0x0080)            </span><span class="comment">/* Memory increment mode */</span>
<a name="l02912"></a>02912 
<a name="l02913"></a>02913 <span class="preprocessor">#define  DMA_CCR2_PSIZE                      ((u16)0x0300)            </span><span class="comment">/* PSIZE[1:0] bits (Peripheral size) */</span>
<a name="l02914"></a>02914 <span class="preprocessor">#define  DMA_CCR2_PSIZE_0                    ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span>
<a name="l02915"></a>02915 <span class="preprocessor">#define  DMA_CCR2_PSIZE_1                    ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span>
<a name="l02916"></a>02916 
<a name="l02917"></a>02917 <span class="preprocessor">#define  DMA_CCR2_MSIZE                      ((u16)0x0C00)            </span><span class="comment">/* MSIZE[1:0] bits (Memory size) */</span>
<a name="l02918"></a>02918 <span class="preprocessor">#define  DMA_CCR2_MSIZE_0                    ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span>
<a name="l02919"></a>02919 <span class="preprocessor">#define  DMA_CCR2_MSIZE_1                    ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span>
<a name="l02920"></a>02920 
<a name="l02921"></a>02921 <span class="preprocessor">#define  DMA_CCR2_PL                         ((u16)0x3000)            </span><span class="comment">/* PL[1:0] bits (Channel Priority level) */</span>
<a name="l02922"></a>02922 <span class="preprocessor">#define  DMA_CCR2_PL_0                       ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span>
<a name="l02923"></a>02923 <span class="preprocessor">#define  DMA_CCR2_PL_1                       ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span>
<a name="l02924"></a>02924 
<a name="l02925"></a>02925 <span class="preprocessor">#define  DMA_CCR2_MEM2MEM                    ((u16)0x4000)            </span><span class="comment">/* Memory to memory mode */</span>
<a name="l02926"></a>02926 
<a name="l02927"></a>02927 
<a name="l02928"></a>02928 <span class="comment">/*******************  Bit definition for DMA_CCR3 register  *******************/</span>
<a name="l02929"></a>02929 <span class="preprocessor">#define  DMA_CCR3_EN                         ((u16)0x0001)            </span><span class="comment">/* Channel enable */</span>
<a name="l02930"></a>02930 <span class="preprocessor">#define  DMA_CCR3_TCIE                       ((u16)0x0002)            </span><span class="comment">/* Transfer complete interrupt enable */</span>
<a name="l02931"></a>02931 <span class="preprocessor">#define  DMA_CCR3_HTIE                       ((u16)0x0004)            </span><span class="comment">/* Half Transfer interrupt enable */</span>
<a name="l02932"></a>02932 <span class="preprocessor">#define  DMA_CCR3_TEIE                       ((u16)0x0008)            </span><span class="comment">/* Transfer error interrupt enable */</span>
<a name="l02933"></a>02933 <span class="preprocessor">#define  DMA_CCR3_DIR                        ((u16)0x0010)            </span><span class="comment">/* Data transfer direction */</span>
<a name="l02934"></a>02934 <span class="preprocessor">#define  DMA_CCR3_CIRC                       ((u16)0x0020)            </span><span class="comment">/* Circular mode */</span>
<a name="l02935"></a>02935 <span class="preprocessor">#define  DMA_CCR3_PINC                       ((u16)0x0040)            </span><span class="comment">/* Peripheral increment mode */</span>
<a name="l02936"></a>02936 <span class="preprocessor">#define  DMA_CCR3_MINC                       ((u16)0x0080)            </span><span class="comment">/* Memory increment mode */</span>
<a name="l02937"></a>02937 
<a name="l02938"></a>02938 <span class="preprocessor">#define  DMA_CCR3_PSIZE                      ((u16)0x0300)            </span><span class="comment">/* PSIZE[1:0] bits (Peripheral size) */</span>
<a name="l02939"></a>02939 <span class="preprocessor">#define  DMA_CCR3_PSIZE_0                    ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span>
<a name="l02940"></a>02940 <span class="preprocessor">#define  DMA_CCR3_PSIZE_1                    ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span>
<a name="l02941"></a>02941 
<a name="l02942"></a>02942 <span class="preprocessor">#define  DMA_CCR3_MSIZE                      ((u16)0x0C00)            </span><span class="comment">/* MSIZE[1:0] bits (Memory size) */</span>
<a name="l02943"></a>02943 <span class="preprocessor">#define  DMA_CCR3_MSIZE_0                    ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span>
<a name="l02944"></a>02944 <span class="preprocessor">#define  DMA_CCR3_MSIZE_1                    ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span>
<a name="l02945"></a>02945 
<a name="l02946"></a>02946 <span class="preprocessor">#define  DMA_CCR3_PL                         ((u16)0x3000)            </span><span class="comment">/* PL[1:0] bits (Channel Priority level) */</span>
<a name="l02947"></a>02947 <span class="preprocessor">#define  DMA_CCR3_PL_0                       ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span>
<a name="l02948"></a>02948 <span class="preprocessor">#define  DMA_CCR3_PL_1                       ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span>
<a name="l02949"></a>02949 
<a name="l02950"></a>02950 <span class="preprocessor">#define  DMA_CCR3_MEM2MEM                    ((u16)0x4000)            </span><span class="comment">/* Memory to memory mode */</span>
<a name="l02951"></a>02951 
<a name="l02952"></a>02952 
<a name="l02953"></a>02953 <span class="comment">/*******************  Bit definition for DMA_CCR4 register  *******************/</span>
<a name="l02954"></a>02954 <span class="preprocessor">#define  DMA_CCR4_EN                         ((u16)0x0001)            </span><span class="comment">/* Channel enable */</span>
<a name="l02955"></a>02955 <span class="preprocessor">#define  DMA_CCR4_TCIE                       ((u16)0x0002)            </span><span class="comment">/* Transfer complete interrupt enable */</span>
<a name="l02956"></a>02956 <span class="preprocessor">#define  DMA_CCR4_HTIE                       ((u16)0x0004)            </span><span class="comment">/* Half Transfer interrupt enable */</span>
<a name="l02957"></a>02957 <span class="preprocessor">#define  DMA_CCR4_TEIE                       ((u16)0x0008)            </span><span class="comment">/* Transfer error interrupt enable */</span>
<a name="l02958"></a>02958 <span class="preprocessor">#define  DMA_CCR4_DIR                        ((u16)0x0010)            </span><span class="comment">/* Data transfer direction */</span>
<a name="l02959"></a>02959 <span class="preprocessor">#define  DMA_CCR4_CIRC                       ((u16)0x0020)            </span><span class="comment">/* Circular mode */</span>
<a name="l02960"></a>02960 <span class="preprocessor">#define  DMA_CCR4_PINC                       ((u16)0x0040)            </span><span class="comment">/* Peripheral increment mode */</span>
<a name="l02961"></a>02961 <span class="preprocessor">#define  DMA_CCR4_MINC                       ((u16)0x0080)            </span><span class="comment">/* Memory increment mode */</span>
<a name="l02962"></a>02962 
<a name="l02963"></a>02963 <span class="preprocessor">#define  DMA_CCR4_PSIZE                      ((u16)0x0300)            </span><span class="comment">/* PSIZE[1:0] bits (Peripheral size) */</span>
<a name="l02964"></a>02964 <span class="preprocessor">#define  DMA_CCR4_PSIZE_0                    ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span>
<a name="l02965"></a>02965 <span class="preprocessor">#define  DMA_CCR4_PSIZE_1                    ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span>
<a name="l02966"></a>02966 
<a name="l02967"></a>02967 <span class="preprocessor">#define  DMA_CCR4_MSIZE                      ((u16)0x0C00)            </span><span class="comment">/* MSIZE[1:0] bits (Memory size) */</span>
<a name="l02968"></a>02968 <span class="preprocessor">#define  DMA_CCR4_MSIZE_0                    ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span>
<a name="l02969"></a>02969 <span class="preprocessor">#define  DMA_CCR4_MSIZE_1                    ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span>
<a name="l02970"></a>02970 
<a name="l02971"></a>02971 <span class="preprocessor">#define  DMA_CCR4_PL                         ((u16)0x3000)            </span><span class="comment">/* PL[1:0] bits (Channel Priority level) */</span>
<a name="l02972"></a>02972 <span class="preprocessor">#define  DMA_CCR4_PL_0                       ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span>
<a name="l02973"></a>02973 <span class="preprocessor">#define  DMA_CCR4_PL_1                       ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span>
<a name="l02974"></a>02974 
<a name="l02975"></a>02975 <span class="preprocessor">#define  DMA_CCR4_MEM2MEM                    ((u16)0x4000)            </span><span class="comment">/* Memory to memory mode */</span>
<a name="l02976"></a>02976 
<a name="l02977"></a>02977 
<a name="l02978"></a>02978 <span class="comment">/******************  Bit definition for DMA_CCR5 register  *******************/</span>
<a name="l02979"></a>02979 <span class="preprocessor">#define  DMA_CCR5_EN                         ((u16)0x0001)            </span><span class="comment">/* Channel enable */</span>
<a name="l02980"></a>02980 <span class="preprocessor">#define  DMA_CCR5_TCIE                       ((u16)0x0002)            </span><span class="comment">/* Transfer complete interrupt enable */</span>
<a name="l02981"></a>02981 <span class="preprocessor">#define  DMA_CCR5_HTIE                       ((u16)0x0004)            </span><span class="comment">/* Half Transfer interrupt enable */</span>
<a name="l02982"></a>02982 <span class="preprocessor">#define  DMA_CCR5_TEIE                       ((u16)0x0008)            </span><span class="comment">/* Transfer error interrupt enable */</span>
<a name="l02983"></a>02983 <span class="preprocessor">#define  DMA_CCR5_DIR                        ((u16)0x0010)            </span><span class="comment">/* Data transfer direction */</span>
<a name="l02984"></a>02984 <span class="preprocessor">#define  DMA_CCR5_CIRC                       ((u16)0x0020)            </span><span class="comment">/* Circular mode */</span>
<a name="l02985"></a>02985 <span class="preprocessor">#define  DMA_CCR5_PINC                       ((u16)0x0040)            </span><span class="comment">/* Peripheral increment mode */</span>
<a name="l02986"></a>02986 <span class="preprocessor">#define  DMA_CCR5_MINC                       ((u16)0x0080)            </span><span class="comment">/* Memory increment mode */</span>
<a name="l02987"></a>02987 
<a name="l02988"></a>02988 <span class="preprocessor">#define  DMA_CCR5_PSIZE                      ((u16)0x0300)            </span><span class="comment">/* PSIZE[1:0] bits (Peripheral size) */</span>
<a name="l02989"></a>02989 <span class="preprocessor">#define  DMA_CCR5_PSIZE_0                    ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span>
<a name="l02990"></a>02990 <span class="preprocessor">#define  DMA_CCR5_PSIZE_1                    ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span>
<a name="l02991"></a>02991 
<a name="l02992"></a>02992 <span class="preprocessor">#define  DMA_CCR5_MSIZE                      ((u16)0x0C00)            </span><span class="comment">/* MSIZE[1:0] bits (Memory size) */</span>
<a name="l02993"></a>02993 <span class="preprocessor">#define  DMA_CCR5_MSIZE_0                    ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span>
<a name="l02994"></a>02994 <span class="preprocessor">#define  DMA_CCR5_MSIZE_1                    ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span>
<a name="l02995"></a>02995 
<a name="l02996"></a>02996 <span class="preprocessor">#define  DMA_CCR5_PL                         ((u16)0x3000)            </span><span class="comment">/* PL[1:0] bits (Channel Priority level) */</span>
<a name="l02997"></a>02997 <span class="preprocessor">#define  DMA_CCR5_PL_0                       ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span>
<a name="l02998"></a>02998 <span class="preprocessor">#define  DMA_CCR5_PL_1                       ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span>
<a name="l02999"></a>02999 
<a name="l03000"></a>03000 <span class="preprocessor">#define  DMA_CCR5_MEM2MEM                    ((u16)0x4000)            </span><span class="comment">/* Memory to memory mode enable */</span>
<a name="l03001"></a>03001 
<a name="l03002"></a>03002 
<a name="l03003"></a>03003 <span class="comment">/*******************  Bit definition for DMA_CCR6 register  *******************/</span>
<a name="l03004"></a>03004 <span class="preprocessor">#define  DMA_CCR6_EN                         ((u16)0x0001)            </span><span class="comment">/* Channel enable */</span>
<a name="l03005"></a>03005 <span class="preprocessor">#define  DMA_CCR6_TCIE                       ((u16)0x0002)            </span><span class="comment">/* Transfer complete interrupt enable */</span>
<a name="l03006"></a>03006 <span class="preprocessor">#define  DMA_CCR6_HTIE                       ((u16)0x0004)            </span><span class="comment">/* Half Transfer interrupt enable */</span>
<a name="l03007"></a>03007 <span class="preprocessor">#define  DMA_CCR6_TEIE                       ((u16)0x0008)            </span><span class="comment">/* Transfer error interrupt enable */</span>
<a name="l03008"></a>03008 <span class="preprocessor">#define  DMA_CCR6_DIR                        ((u16)0x0010)            </span><span class="comment">/* Data transfer direction */</span>
<a name="l03009"></a>03009 <span class="preprocessor">#define  DMA_CCR6_CIRC                       ((u16)0x0020)            </span><span class="comment">/* Circular mode */</span>
<a name="l03010"></a>03010 <span class="preprocessor">#define  DMA_CCR6_PINC                       ((u16)0x0040)            </span><span class="comment">/* Peripheral increment mode */</span>
<a name="l03011"></a>03011 <span class="preprocessor">#define  DMA_CCR6_MINC                       ((u16)0x0080)            </span><span class="comment">/* Memory increment mode */</span>
<a name="l03012"></a>03012 
<a name="l03013"></a>03013 <span class="preprocessor">#define  DMA_CCR6_PSIZE                      ((u16)0x0300)            </span><span class="comment">/* PSIZE[1:0] bits (Peripheral size) */</span>
<a name="l03014"></a>03014 <span class="preprocessor">#define  DMA_CCR6_PSIZE_0                    ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03015"></a>03015 <span class="preprocessor">#define  DMA_CCR6_PSIZE_1                    ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03016"></a>03016 
<a name="l03017"></a>03017 <span class="preprocessor">#define  DMA_CCR6_MSIZE                      ((u16)0x0C00)            </span><span class="comment">/* MSIZE[1:0] bits (Memory size) */</span>
<a name="l03018"></a>03018 <span class="preprocessor">#define  DMA_CCR6_MSIZE_0                    ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03019"></a>03019 <span class="preprocessor">#define  DMA_CCR6_MSIZE_1                    ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03020"></a>03020 
<a name="l03021"></a>03021 <span class="preprocessor">#define  DMA_CCR6_PL                         ((u16)0x3000)            </span><span class="comment">/* PL[1:0] bits (Channel Priority level) */</span>
<a name="l03022"></a>03022 <span class="preprocessor">#define  DMA_CCR6_PL_0                       ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03023"></a>03023 <span class="preprocessor">#define  DMA_CCR6_PL_1                       ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03024"></a>03024 
<a name="l03025"></a>03025 <span class="preprocessor">#define  DMA_CCR6_MEM2MEM                    ((u16)0x4000)            </span><span class="comment">/* Memory to memory mode */</span>
<a name="l03026"></a>03026 
<a name="l03027"></a>03027 
<a name="l03028"></a>03028 <span class="comment">/*******************  Bit definition for DMA_CCR7 register  *******************/</span>
<a name="l03029"></a>03029 <span class="preprocessor">#define  DMA_CCR7_EN                         ((u16)0x0001)            </span><span class="comment">/* Channel enable */</span>
<a name="l03030"></a>03030 <span class="preprocessor">#define  DMA_CCR7_TCIE                       ((u16)0x0002)            </span><span class="comment">/* Transfer complete interrupt enable */</span>
<a name="l03031"></a>03031 <span class="preprocessor">#define  DMA_CCR7_HTIE                       ((u16)0x0004)            </span><span class="comment">/* Half Transfer interrupt enable */</span>
<a name="l03032"></a>03032 <span class="preprocessor">#define  DMA_CCR7_TEIE                       ((u16)0x0008)            </span><span class="comment">/* Transfer error interrupt enable */</span>
<a name="l03033"></a>03033 <span class="preprocessor">#define  DMA_CCR7_DIR                        ((u16)0x0010)            </span><span class="comment">/* Data transfer direction */</span>
<a name="l03034"></a>03034 <span class="preprocessor">#define  DMA_CCR7_CIRC                       ((u16)0x0020)            </span><span class="comment">/* Circular mode */</span>
<a name="l03035"></a>03035 <span class="preprocessor">#define  DMA_CCR7_PINC                       ((u16)0x0040)            </span><span class="comment">/* Peripheral increment mode */</span>
<a name="l03036"></a>03036 <span class="preprocessor">#define  DMA_CCR7_MINC                       ((u16)0x0080)            </span><span class="comment">/* Memory increment mode */</span>
<a name="l03037"></a>03037 
<a name="l03038"></a>03038 <span class="preprocessor">#define  DMA_CCR7_PSIZE            ,         ((u16)0x0300)            </span><span class="comment">/* PSIZE[1:0] bits (Peripheral size) */</span>
<a name="l03039"></a>03039 <span class="preprocessor">#define  DMA_CCR7_PSIZE_0                    ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03040"></a>03040 <span class="preprocessor">#define  DMA_CCR7_PSIZE_1                    ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03041"></a>03041 
<a name="l03042"></a>03042 <span class="preprocessor">#define  DMA_CCR7_MSIZE                      ((u16)0x0C00)            </span><span class="comment">/* MSIZE[1:0] bits (Memory size) */</span>
<a name="l03043"></a>03043 <span class="preprocessor">#define  DMA_CCR7_MSIZE_0                    ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03044"></a>03044 <span class="preprocessor">#define  DMA_CCR7_MSIZE_1                    ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03045"></a>03045 
<a name="l03046"></a>03046 <span class="preprocessor">#define  DMA_CCR7_PL                         ((u16)0x3000)            </span><span class="comment">/* PL[1:0] bits (Channel Priority level) */</span>
<a name="l03047"></a>03047 <span class="preprocessor">#define  DMA_CCR7_PL_0                       ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03048"></a>03048 <span class="preprocessor">#define  DMA_CCR7_PL_1                       ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03049"></a>03049 
<a name="l03050"></a>03050 <span class="preprocessor">#define  DMA_CCR7_MEM2MEM                    ((u16)0x4000)            </span><span class="comment">/* Memory to memory mode enable */</span>
<a name="l03051"></a>03051 
<a name="l03052"></a>03052 
<a name="l03053"></a>03053 <span class="comment">/******************  Bit definition for DMA_CNDTR1 register  ******************/</span>
<a name="l03054"></a>03054 <span class="preprocessor">#define  DMA_CNDTR1_NDT                      ((u16)0xFFFF)            </span><span class="comment">/* Number of data to Transfer */</span>
<a name="l03055"></a>03055 
<a name="l03056"></a>03056 
<a name="l03057"></a>03057 <span class="comment">/******************  Bit definition for DMA_CNDTR2 register  ******************/</span>
<a name="l03058"></a>03058 <span class="preprocessor">#define  DMA_CNDTR2_NDT                      ((u16)0xFFFF)            </span><span class="comment">/* Number of data to Transfer */</span>
<a name="l03059"></a>03059 
<a name="l03060"></a>03060 
<a name="l03061"></a>03061 <span class="comment">/******************  Bit definition for DMA_CNDTR3 register  ******************/</span>
<a name="l03062"></a>03062 <span class="preprocessor">#define  DMA_CNDTR3_NDT                      ((u16)0xFFFF)            </span><span class="comment">/* Number of data to Transfer */</span>
<a name="l03063"></a>03063 
<a name="l03064"></a>03064 
<a name="l03065"></a>03065 <span class="comment">/******************  Bit definition for DMA_CNDTR4 register  ******************/</span>
<a name="l03066"></a>03066 <span class="preprocessor">#define  DMA_CNDTR4_NDT                      ((u16)0xFFFF)            </span><span class="comment">/* Number of data to Transfer */</span>
<a name="l03067"></a>03067 
<a name="l03068"></a>03068 
<a name="l03069"></a>03069 <span class="comment">/******************  Bit definition for DMA_CNDTR5 register  ******************/</span>
<a name="l03070"></a>03070 <span class="preprocessor">#define  DMA_CNDTR5_NDT                      ((u16)0xFFFF)            </span><span class="comment">/* Number of data to Transfer */</span>
<a name="l03071"></a>03071 
<a name="l03072"></a>03072 
<a name="l03073"></a>03073 <span class="comment">/******************  Bit definition for DMA_CNDTR6 register  ******************/</span>
<a name="l03074"></a>03074 <span class="preprocessor">#define  DMA_CNDTR6_NDT                      ((u16)0xFFFF)            </span><span class="comment">/* Number of data to Transfer */</span>
<a name="l03075"></a>03075 
<a name="l03076"></a>03076 
<a name="l03077"></a>03077 <span class="comment">/******************  Bit definition for DMA_CNDTR7 register  ******************/</span>
<a name="l03078"></a>03078 <span class="preprocessor">#define  DMA_CNDTR7_NDT                      ((u16)0xFFFF)            </span><span class="comment">/* Number of data to Transfer */</span>
<a name="l03079"></a>03079 
<a name="l03080"></a>03080 
<a name="l03081"></a>03081 <span class="comment">/******************  Bit definition for DMA_CPAR1 register  *******************/</span>
<a name="l03082"></a>03082 <span class="preprocessor">#define  DMA_CPAR1_PA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Peripheral Address */</span>
<a name="l03083"></a>03083 
<a name="l03084"></a>03084 
<a name="l03085"></a>03085 <span class="comment">/******************  Bit definition for DMA_CPAR2 register  *******************/</span>
<a name="l03086"></a>03086 <span class="preprocessor">#define  DMA_CPAR2_PA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Peripheral Address */</span>
<a name="l03087"></a>03087 
<a name="l03088"></a>03088 
<a name="l03089"></a>03089 <span class="comment">/******************  Bit definition for DMA_CPAR3 register  *******************/</span>
<a name="l03090"></a>03090 <span class="preprocessor">#define  DMA_CPAR3_PA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Peripheral Address */</span>
<a name="l03091"></a>03091 
<a name="l03092"></a>03092 
<a name="l03093"></a>03093 <span class="comment">/******************  Bit definition for DMA_CPAR4 register  *******************/</span>
<a name="l03094"></a>03094 <span class="preprocessor">#define  DMA_CPAR4_PA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Peripheral Address */</span>
<a name="l03095"></a>03095 
<a name="l03096"></a>03096 
<a name="l03097"></a>03097 <span class="comment">/******************  Bit definition for DMA_CPAR5 register  *******************/</span>
<a name="l03098"></a>03098 <span class="preprocessor">#define  DMA_CPAR5_PA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Peripheral Address */</span>
<a name="l03099"></a>03099 
<a name="l03100"></a>03100 
<a name="l03101"></a>03101 <span class="comment">/******************  Bit definition for DMA_CPAR6 register  *******************/</span>
<a name="l03102"></a>03102 <span class="preprocessor">#define  DMA_CPAR6_PA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Peripheral Address */</span>
<a name="l03103"></a>03103 
<a name="l03104"></a>03104 
<a name="l03105"></a>03105 <span class="comment">/******************  Bit definition for DMA_CPAR7 register  *******************/</span>
<a name="l03106"></a>03106 <span class="preprocessor">#define  DMA_CPAR7_PA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Peripheral Address */</span>
<a name="l03107"></a>03107 
<a name="l03108"></a>03108 
<a name="l03109"></a>03109 <span class="comment">/******************  Bit definition for DMA_CMAR1 register  *******************/</span>
<a name="l03110"></a>03110 <span class="preprocessor">#define  DMA_CMAR1_MA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Memory Address */</span>
<a name="l03111"></a>03111 
<a name="l03112"></a>03112 
<a name="l03113"></a>03113 <span class="comment">/******************  Bit definition for DMA_CMAR2 register  *******************/</span>
<a name="l03114"></a>03114 <span class="preprocessor">#define  DMA_CMAR2_MA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Memory Address */</span>
<a name="l03115"></a>03115 
<a name="l03116"></a>03116 
<a name="l03117"></a>03117 <span class="comment">/******************  Bit definition for DMA_CMAR3 register  *******************/</span>
<a name="l03118"></a>03118 <span class="preprocessor">#define  DMA_CMAR3_MA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Memory Address */</span>
<a name="l03119"></a>03119 
<a name="l03120"></a>03120 
<a name="l03121"></a>03121 <span class="comment">/******************  Bit definition for DMA_CMAR4 register  *******************/</span>
<a name="l03122"></a>03122 <span class="preprocessor">#define  DMA_CMAR4_MA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Memory Address */</span>
<a name="l03123"></a>03123 
<a name="l03124"></a>03124 
<a name="l03125"></a>03125 <span class="comment">/******************  Bit definition for DMA_CMAR5 register  *******************/</span>
<a name="l03126"></a>03126 <span class="preprocessor">#define  DMA_CMAR5_MA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Memory Address */</span>
<a name="l03127"></a>03127 
<a name="l03128"></a>03128 
<a name="l03129"></a>03129 <span class="comment">/******************  Bit definition for DMA_CMAR6 register  *******************/</span>
<a name="l03130"></a>03130 <span class="preprocessor">#define  DMA_CMAR6_MA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Memory Address */</span>
<a name="l03131"></a>03131 
<a name="l03132"></a>03132 
<a name="l03133"></a>03133 <span class="comment">/******************  Bit definition for DMA_CMAR7 register  *******************/</span>
<a name="l03134"></a>03134 <span class="preprocessor">#define  DMA_CMAR7_MA                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Memory Address */</span>
<a name="l03135"></a>03135 
<a name="l03136"></a>03136 
<a name="l03137"></a>03137 
<a name="l03138"></a>03138 <span class="comment">/******************************************************************************/</span>
<a name="l03139"></a>03139 <span class="comment">/*                                                                            */</span>
<a name="l03140"></a>03140 <span class="comment">/*                        Analog to Digital Converter                         */</span>
<a name="l03141"></a>03141 <span class="comment">/*                                                                            */</span>
<a name="l03142"></a>03142 <span class="comment">/******************************************************************************/</span>
<a name="l03143"></a>03143 
<a name="l03144"></a>03144 <span class="comment">/********************  Bit definition for ADC_SR register  ********************/</span>
<a name="l03145"></a>03145 <span class="preprocessor">#define  ADC_SR_AWD                          ((u8)0x01)               </span><span class="comment">/* Analog watchdog flag */</span>
<a name="l03146"></a>03146 <span class="preprocessor">#define  ADC_SR_EOC                          ((u8)0x02)               </span><span class="comment">/* End of conversion */</span>
<a name="l03147"></a>03147 <span class="preprocessor">#define  ADC_SR_JEOC                         ((u8)0x04)               </span><span class="comment">/* Injected channel end of conversion */</span>
<a name="l03148"></a>03148 <span class="preprocessor">#define  ADC_SR_JSTRT                        ((u8)0x08)               </span><span class="comment">/* Injected channel Start flag */</span>
<a name="l03149"></a>03149 <span class="preprocessor">#define  ADC_SR_STRT                         ((u8)0x10)               </span><span class="comment">/* Regular channel Start flag */</span>
<a name="l03150"></a>03150 
<a name="l03151"></a>03151 
<a name="l03152"></a>03152 <span class="comment">/*******************  Bit definition for ADC_CR1 register  ********************/</span>
<a name="l03153"></a>03153 <span class="preprocessor">#define  ADC_CR1_AWDCH                       ((u32)0x0000001F)        </span><span class="comment">/* AWDCH[4:0] bits (Analog watchdog channel select bits) */</span>
<a name="l03154"></a>03154 <span class="preprocessor">#define  ADC_CR1_AWDCH_0                     ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03155"></a>03155 <span class="preprocessor">#define  ADC_CR1_AWDCH_1                     ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03156"></a>03156 <span class="preprocessor">#define  ADC_CR1_AWDCH_2                     ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03157"></a>03157 <span class="preprocessor">#define  ADC_CR1_AWDCH_3                     ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span>
<a name="l03158"></a>03158 <span class="preprocessor">#define  ADC_CR1_AWDCH_4                     ((u32)0x00000010)        </span><span class="comment">/* Bit 4 */</span>
<a name="l03159"></a>03159 
<a name="l03160"></a>03160 <span class="preprocessor">#define  ADC_CR1_EOCIE                       ((u32)0x00000020)        </span><span class="comment">/* Interrupt enable for EOC */</span>
<a name="l03161"></a>03161 <span class="preprocessor">#define  ADC_CR1_AWDIE                       ((u32)0x00000040)        </span><span class="comment">/* AAnalog Watchdog interrupt enable */</span>
<a name="l03162"></a>03162 <span class="preprocessor">#define  ADC_CR1_JEOCIE                      ((u32)0x00000080)        </span><span class="comment">/* Interrupt enable for injected channels */</span>
<a name="l03163"></a>03163 <span class="preprocessor">#define  ADC_CR1_SCAN                        ((u32)0x00000100)        </span><span class="comment">/* Scan mode */</span>
<a name="l03164"></a>03164 <span class="preprocessor">#define  ADC_CR1_AWDSGL                      ((u32)0x00000200)        </span><span class="comment">/* Enable the watchdog on a single channel in scan mode */</span>
<a name="l03165"></a>03165 <span class="preprocessor">#define  ADC_CR1_JAUTO                       ((u32)0x00000400)        </span><span class="comment">/* Automatic injected group conversion */</span>
<a name="l03166"></a>03166 <span class="preprocessor">#define  ADC_CR1_DISCEN                      ((u32)0x00000800)        </span><span class="comment">/* Discontinuous mode on regular channels */</span>
<a name="l03167"></a>03167 <span class="preprocessor">#define  ADC_CR1_JDISCEN                     ((u32)0x00001000)        </span><span class="comment">/* Discontinuous mode on injected channels */</span>
<a name="l03168"></a>03168 
<a name="l03169"></a>03169 <span class="preprocessor">#define  ADC_CR1_DISCNUM                     ((u32)0x0000E000)        </span><span class="comment">/* DISCNUM[2:0] bits (Discontinuous mode channel count) */</span>
<a name="l03170"></a>03170 <span class="preprocessor">#define  ADC_CR1_DISCNUM_0                   ((u32)0x00002000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03171"></a>03171 <span class="preprocessor">#define  ADC_CR1_DISCNUM_1                   ((u32)0x00004000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03172"></a>03172 <span class="preprocessor">#define  ADC_CR1_DISCNUM_2                   ((u32)0x00008000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03173"></a>03173 
<a name="l03174"></a>03174 <span class="preprocessor">#define  ADC_CR1_DUALMOD                     ((u32)0x000F0000)        </span><span class="comment">/* DUALMOD[3:0] bits (Dual mode selection) */</span>
<a name="l03175"></a>03175 <span class="preprocessor">#define  ADC_CR1_DUALMOD_0                   ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03176"></a>03176 <span class="preprocessor">#define  ADC_CR1_DUALMOD_1                   ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03177"></a>03177 <span class="preprocessor">#define  ADC_CR1_DUALMOD_2                   ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03178"></a>03178 <span class="preprocessor">#define  ADC_CR1_DUALMOD_3                   ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l03179"></a>03179 
<a name="l03180"></a>03180 <span class="preprocessor">#define  ADC_CR1_JAWDEN                      ((u32)0x00400000)        </span><span class="comment">/* Analog watchdog enable on injected channels */</span>
<a name="l03181"></a>03181 <span class="preprocessor">#define  ADC_CR1_AWDEN                       ((u32)0x00800000)        </span><span class="comment">/* Analog watchdog enable on regular channels */</span>
<a name="l03182"></a>03182 
<a name="l03183"></a>03183   
<a name="l03184"></a>03184 <span class="comment">/*******************  Bit definition for ADC_CR2 register  ********************/</span>
<a name="l03185"></a>03185 <span class="preprocessor">#define  ADC_CR2_ADON                        ((u32)0x00000001)        </span><span class="comment">/* A/D Converter ON / OFF */</span>
<a name="l03186"></a>03186 <span class="preprocessor">#define  ADC_CR2_CONT                        ((u32)0x00000002)        </span><span class="comment">/* Continuous Conversion */</span>
<a name="l03187"></a>03187 <span class="preprocessor">#define  ADC_CR2_CAL                         ((u32)0x00000004)        </span><span class="comment">/* A/D Calibration */</span>
<a name="l03188"></a>03188 <span class="preprocessor">#define  ADC_CR2_RSTCAL                      ((u32)0x00000008)        </span><span class="comment">/* Reset Calibration */</span>
<a name="l03189"></a>03189 <span class="preprocessor">#define  ADC_CR2_DMA                         ((u32)0x00000100)        </span><span class="comment">/* Direct Memory access mode */</span>
<a name="l03190"></a>03190 <span class="preprocessor">#define  ADC_CR2_ALIGN                       ((u32)0x00000800)        </span><span class="comment">/* Data Alignment */</span>
<a name="l03191"></a>03191 
<a name="l03192"></a>03192 <span class="preprocessor">#define  ADC_CR2_JEXTSEL                     ((u32)0x00007000)        </span><span class="comment">/* JEXTSEL[2:0] bits (External event select for injected group) */</span>
<a name="l03193"></a>03193 <span class="preprocessor">#define  ADC_CR2_JEXTSEL_0                   ((u32)0x00001000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03194"></a>03194 <span class="preprocessor">#define  ADC_CR2_JEXTSEL_1                   ((u32)0x00002000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03195"></a>03195 <span class="preprocessor">#define  ADC_CR2_JEXTSEL_2                   ((u32)0x00004000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03196"></a>03196 
<a name="l03197"></a>03197 <span class="preprocessor">#define  ADC_CR2_JEXTTRIG                    ((u32)0x00008000)        </span><span class="comment">/* External Trigger Conversion mode for injected channels */</span>
<a name="l03198"></a>03198 
<a name="l03199"></a>03199 <span class="preprocessor">#define  ADC_CR2_EXTSEL                      ((u32)0x000E0000)        </span><span class="comment">/* EXTSEL[2:0] bits (External Event Select for regular group) */</span>
<a name="l03200"></a>03200 <span class="preprocessor">#define  ADC_CR2_EXTSEL_0                    ((u32)0x00020000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03201"></a>03201 <span class="preprocessor">#define  ADC_CR2_EXTSEL_1                    ((u32)0x00040000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03202"></a>03202 <span class="preprocessor">#define  ADC_CR2_EXTSEL_2                    ((u32)0x00080000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03203"></a>03203 
<a name="l03204"></a>03204 <span class="preprocessor">#define  ADC_CR2_EXTTRIG                     ((u32)0x00100000)        </span><span class="comment">/* External Trigger Conversion mode for regular channels */</span>
<a name="l03205"></a>03205 <span class="preprocessor">#define  ADC_CR2_JSWSTART                    ((u32)0x00200000)        </span><span class="comment">/* Start Conversion of injected channels */</span>
<a name="l03206"></a>03206 <span class="preprocessor">#define  ADC_CR2_SWSTART                     ((u32)0x00400000)        </span><span class="comment">/* Start Conversion of regular channels */</span>
<a name="l03207"></a>03207 <span class="preprocessor">#define  ADC_CR2_TSVREFE                     ((u32)0x00800000)        </span><span class="comment">/* Temperature Sensor and VREFINT Enable */</span>
<a name="l03208"></a>03208 
<a name="l03209"></a>03209 
<a name="l03210"></a>03210 <span class="comment">/******************  Bit definition for ADC_SMPR1 register  *******************/</span>
<a name="l03211"></a>03211 <span class="preprocessor">#define  ADC_SMPR1_SMP10                     ((u32)0x00000007)        </span><span class="comment">/* SMP10[2:0] bits (Channel 10 Sample time selection) */</span>
<a name="l03212"></a>03212 <span class="preprocessor">#define  ADC_SMPR1_SMP10_0                   ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03213"></a>03213 <span class="preprocessor">#define  ADC_SMPR1_SMP10_1                   ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03214"></a>03214 <span class="preprocessor">#define  ADC_SMPR1_SMP10_2                   ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03215"></a>03215 
<a name="l03216"></a>03216 <span class="preprocessor">#define  ADC_SMPR1_SMP11                     ((u32)0x00000038)        </span><span class="comment">/* SMP11[2:0] bits (Channel 11 Sample time selection) */</span>
<a name="l03217"></a>03217 <span class="preprocessor">#define  ADC_SMPR1_SMP11_0                   ((u32)0x00000008)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03218"></a>03218 <span class="preprocessor">#define  ADC_SMPR1_SMP11_1                   ((u32)0x00000010)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03219"></a>03219 <span class="preprocessor">#define  ADC_SMPR1_SMP11_2                   ((u32)0x00000020)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03220"></a>03220 
<a name="l03221"></a>03221 <span class="preprocessor">#define  ADC_SMPR1_SMP12                     ((u32)0x000001C0)        </span><span class="comment">/* SMP12[2:0] bits (Channel 12 Sample time selection) */</span>
<a name="l03222"></a>03222 <span class="preprocessor">#define  ADC_SMPR1_SMP12_0                   ((u32)0x00000040)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03223"></a>03223 <span class="preprocessor">#define  ADC_SMPR1_SMP12_1                   ((u32)0x00000080)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03224"></a>03224 <span class="preprocessor">#define  ADC_SMPR1_SMP12_2                   ((u32)0x00000100)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03225"></a>03225 
<a name="l03226"></a>03226 <span class="preprocessor">#define  ADC_SMPR1_SMP13                     ((u32)0x00000E00)        </span><span class="comment">/* SMP13[2:0] bits (Channel 13 Sample time selection) */</span>
<a name="l03227"></a>03227 <span class="preprocessor">#define  ADC_SMPR1_SMP13_0                   ((u32)0x00000200)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03228"></a>03228 <span class="preprocessor">#define  ADC_SMPR1_SMP13_1                   ((u32)0x00000400)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03229"></a>03229 <span class="preprocessor">#define  ADC_SMPR1_SMP13_2                   ((u32)0x00000800)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03230"></a>03230 
<a name="l03231"></a>03231 <span class="preprocessor">#define  ADC_SMPR1_SMP14                     ((u32)0x00007000)        </span><span class="comment">/* SMP14[2:0] bits (Channel 14 Sample time selection) */</span>
<a name="l03232"></a>03232 <span class="preprocessor">#define  ADC_SMPR1_SMP14_0                   ((u32)0x00001000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03233"></a>03233 <span class="preprocessor">#define  ADC_SMPR1_SMP14_1                   ((u32)0x00002000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03234"></a>03234 <span class="preprocessor">#define  ADC_SMPR1_SMP14_2                   ((u32)0x00004000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03235"></a>03235 
<a name="l03236"></a>03236 <span class="preprocessor">#define  ADC_SMPR1_SMP15                     ((u32)0x00038000)        </span><span class="comment">/* SMP15[2:0] bits (Channel 15 Sample time selection) */</span>
<a name="l03237"></a>03237 <span class="preprocessor">#define  ADC_SMPR1_SMP15_0                   ((u32)0x00008000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03238"></a>03238 <span class="preprocessor">#define  ADC_SMPR1_SMP15_1                   ((u32)0x00010000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03239"></a>03239 <span class="preprocessor">#define  ADC_SMPR1_SMP15_2                   ((u32)0x00020000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03240"></a>03240 
<a name="l03241"></a>03241 <span class="preprocessor">#define  ADC_SMPR1_SMP16                     ((u32)0x001C0000)        </span><span class="comment">/* SMP16[2:0] bits (Channel 16 Sample time selection) */</span>
<a name="l03242"></a>03242 <span class="preprocessor">#define  ADC_SMPR1_SMP16_0                   ((u32)0x00040000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03243"></a>03243 <span class="preprocessor">#define  ADC_SMPR1_SMP16_1                   ((u32)0x00080000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03244"></a>03244 <span class="preprocessor">#define  ADC_SMPR1_SMP16_2                   ((u32)0x00100000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03245"></a>03245 
<a name="l03246"></a>03246 <span class="preprocessor">#define  ADC_SMPR1_SMP17                     ((u32)0x00E00000)        </span><span class="comment">/* SMP17[2:0] bits (Channel 17 Sample time selection) */</span>
<a name="l03247"></a>03247 <span class="preprocessor">#define  ADC_SMPR1_SMP17_0                   ((u32)0x00200000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03248"></a>03248 <span class="preprocessor">#define  ADC_SMPR1_SMP17_1                   ((u32)0x00400000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03249"></a>03249 <span class="preprocessor">#define  ADC_SMPR1_SMP17_2                   ((u32)0x00800000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03250"></a>03250 
<a name="l03251"></a>03251 
<a name="l03252"></a>03252 <span class="comment">/******************  Bit definition for ADC_SMPR2 register  *******************/</span>
<a name="l03253"></a>03253 <span class="preprocessor">#define  ADC_SMPR2_SMP0                      ((u32)0x00000007)        </span><span class="comment">/* SMP0[2:0] bits (Channel 0 Sample time selection) */</span>
<a name="l03254"></a>03254 <span class="preprocessor">#define  ADC_SMPR2_SMP0_0                    ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03255"></a>03255 <span class="preprocessor">#define  ADC_SMPR2_SMP0_1                    ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03256"></a>03256 <span class="preprocessor">#define  ADC_SMPR2_SMP0_2                    ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03257"></a>03257 
<a name="l03258"></a>03258 <span class="preprocessor">#define  ADC_SMPR2_SMP1                      ((u32)0x00000038)        </span><span class="comment">/* SMP1[2:0] bits (Channel 1 Sample time selection) */</span>
<a name="l03259"></a>03259 <span class="preprocessor">#define  ADC_SMPR2_SMP1_0                    ((u32)0x00000008)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03260"></a>03260 <span class="preprocessor">#define  ADC_SMPR2_SMP1_1                    ((u32)0x00000010)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03261"></a>03261 <span class="preprocessor">#define  ADC_SMPR2_SMP1_2                    ((u32)0x00000020)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03262"></a>03262 
<a name="l03263"></a>03263 <span class="preprocessor">#define  ADC_SMPR2_SMP2                      ((u32)0x000001C0)        </span><span class="comment">/* SMP2[2:0] bits (Channel 2 Sample time selection) */</span>
<a name="l03264"></a>03264 <span class="preprocessor">#define  ADC_SMPR2_SMP2_0                    ((u32)0x00000040)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03265"></a>03265 <span class="preprocessor">#define  ADC_SMPR2_SMP2_1                    ((u32)0x00000080)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03266"></a>03266 <span class="preprocessor">#define  ADC_SMPR2_SMP2_2                    ((u32)0x00000100)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03267"></a>03267 
<a name="l03268"></a>03268 <span class="preprocessor">#define  ADC_SMPR2_SMP3                      ((u32)0x00000E00)        </span><span class="comment">/* SMP3[2:0] bits (Channel 3 Sample time selection) */</span>
<a name="l03269"></a>03269 <span class="preprocessor">#define  ADC_SMPR2_SMP3_0                    ((u32)0x00000200)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03270"></a>03270 <span class="preprocessor">#define  ADC_SMPR2_SMP3_1                    ((u32)0x00000400)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03271"></a>03271 <span class="preprocessor">#define  ADC_SMPR2_SMP3_2                    ((u32)0x00000800)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03272"></a>03272 
<a name="l03273"></a>03273 <span class="preprocessor">#define  ADC_SMPR2_SMP4                      ((u32)0x00007000)        </span><span class="comment">/* SMP4[2:0] bits (Channel 4 Sample time selection) */</span>
<a name="l03274"></a>03274 <span class="preprocessor">#define  ADC_SMPR2_SMP4_0                    ((u32)0x00001000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03275"></a>03275 <span class="preprocessor">#define  ADC_SMPR2_SMP4_1                    ((u32)0x00002000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03276"></a>03276 <span class="preprocessor">#define  ADC_SMPR2_SMP4_2                    ((u32)0x00004000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03277"></a>03277 
<a name="l03278"></a>03278 <span class="preprocessor">#define  ADC_SMPR2_SMP5                      ((u32)0x00038000)        </span><span class="comment">/* SMP5[2:0] bits (Channel 5 Sample time selection) */</span>
<a name="l03279"></a>03279 <span class="preprocessor">#define  ADC_SMPR2_SMP5_0                    ((u32)0x00008000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03280"></a>03280 <span class="preprocessor">#define  ADC_SMPR2_SMP5_1                    ((u32)0x00010000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03281"></a>03281 <span class="preprocessor">#define  ADC_SMPR2_SMP5_2                    ((u32)0x00020000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03282"></a>03282 
<a name="l03283"></a>03283 <span class="preprocessor">#define  ADC_SMPR2_SMP6                      ((u32)0x001C0000)        </span><span class="comment">/* SMP6[2:0] bits (Channel 6 Sample time selection) */</span>
<a name="l03284"></a>03284 <span class="preprocessor">#define  ADC_SMPR2_SMP6_0                    ((u32)0x00040000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03285"></a>03285 <span class="preprocessor">#define  ADC_SMPR2_SMP6_1                    ((u32)0x00080000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03286"></a>03286 <span class="preprocessor">#define  ADC_SMPR2_SMP6_2                    ((u32)0x00100000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03287"></a>03287 
<a name="l03288"></a>03288 <span class="preprocessor">#define  ADC_SMPR2_SMP7                      ((u32)0x00E00000)        </span><span class="comment">/* SMP7[2:0] bits (Channel 7 Sample time selection) */</span>
<a name="l03289"></a>03289 <span class="preprocessor">#define  ADC_SMPR2_SMP7_0                    ((u32)0x00200000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03290"></a>03290 <span class="preprocessor">#define  ADC_SMPR2_SMP7_1                    ((u32)0x00400000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03291"></a>03291 <span class="preprocessor">#define  ADC_SMPR2_SMP7_2                    ((u32)0x00800000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03292"></a>03292 
<a name="l03293"></a>03293 <span class="preprocessor">#define  ADC_SMPR2_SMP8                      ((u32)0x07000000)        </span><span class="comment">/* SMP8[2:0] bits (Channel 8 Sample time selection) */</span>
<a name="l03294"></a>03294 <span class="preprocessor">#define  ADC_SMPR2_SMP8_0                    ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03295"></a>03295 <span class="preprocessor">#define  ADC_SMPR2_SMP8_1                    ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03296"></a>03296 <span class="preprocessor">#define  ADC_SMPR2_SMP8_2                    ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03297"></a>03297 
<a name="l03298"></a>03298 <span class="preprocessor">#define  ADC_SMPR2_SMP9                      ((u32)0x38000000)        </span><span class="comment">/* SMP9[2:0] bits (Channel 9 Sample time selection) */</span>
<a name="l03299"></a>03299 <span class="preprocessor">#define  ADC_SMPR2_SMP9_0                    ((u32)0x08000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03300"></a>03300 <span class="preprocessor">#define  ADC_SMPR2_SMP9_1                    ((u32)0x10000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03301"></a>03301 <span class="preprocessor">#define  ADC_SMPR2_SMP9_2                    ((u32)0x20000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03302"></a>03302 
<a name="l03303"></a>03303 
<a name="l03304"></a>03304 <span class="comment">/******************  Bit definition for ADC_JOFR1 register  *******************/</span>
<a name="l03305"></a>03305 <span class="preprocessor">#define  ADC_JOFR1_JOFFSET1                  ((u16)0x0FFF)            </span><span class="comment">/* Data offset for injected channel 1 */</span>
<a name="l03306"></a>03306 
<a name="l03307"></a>03307 
<a name="l03308"></a>03308 <span class="comment">/******************  Bit definition for ADC_JOFR2 register  *******************/</span>
<a name="l03309"></a>03309 <span class="preprocessor">#define  ADC_JOFR2_JOFFSET2                  ((u16)0x0FFF)            </span><span class="comment">/* Data offset for injected channel 2 */</span>
<a name="l03310"></a>03310 
<a name="l03311"></a>03311 
<a name="l03312"></a>03312 <span class="comment">/******************  Bit definition for ADC_JOFR3 register  *******************/</span>
<a name="l03313"></a>03313 <span class="preprocessor">#define  ADC_JOFR3_JOFFSET3                  ((u16)0x0FFF)            </span><span class="comment">/* Data offset for injected channel 3 */</span>
<a name="l03314"></a>03314 
<a name="l03315"></a>03315 
<a name="l03316"></a>03316 <span class="comment">/******************  Bit definition for ADC_JOFR4 register  *******************/</span>
<a name="l03317"></a>03317 <span class="preprocessor">#define  ADC_JOFR4_JOFFSET4                  ((u16)0x0FFF)            </span><span class="comment">/* Data offset for injected channel 4 */</span>
<a name="l03318"></a>03318 
<a name="l03319"></a>03319 
<a name="l03320"></a>03320 <span class="comment">/*******************  Bit definition for ADC_HTR register  ********************/</span>
<a name="l03321"></a>03321 <span class="preprocessor">#define  ADC_HTR_HT                          ((u16)0x0FFF)            </span><span class="comment">/* Analog watchdog high threshold */</span>
<a name="l03322"></a>03322 
<a name="l03323"></a>03323 
<a name="l03324"></a>03324 <span class="comment">/*******************  Bit definition for ADC_LTR register  ********************/</span>
<a name="l03325"></a>03325 <span class="preprocessor">#define  ADC_LTR_LT                          ((u16)0x0FFF)            </span><span class="comment">/* Analog watchdog low threshold */</span>
<a name="l03326"></a>03326 
<a name="l03327"></a>03327 
<a name="l03328"></a>03328 <span class="comment">/*******************  Bit definition for ADC_SQR1 register  *******************/</span>
<a name="l03329"></a>03329 <span class="preprocessor">#define  ADC_SQR1_SQ13                       ((u32)0x0000001F)        </span><span class="comment">/* SQ13[4:0] bits (13th conversion in regular sequence) */</span>
<a name="l03330"></a>03330 <span class="preprocessor">#define  ADC_SQR1_SQ13_0                     ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03331"></a>03331 <span class="preprocessor">#define  ADC_SQR1_SQ13_1                     ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03332"></a>03332 <span class="preprocessor">#define  ADC_SQR1_SQ13_2                     ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03333"></a>03333 <span class="preprocessor">#define  ADC_SQR1_SQ13_3                     ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span>
<a name="l03334"></a>03334 <span class="preprocessor">#define  ADC_SQR1_SQ13_4                     ((u32)0x00000010)        </span><span class="comment">/* Bit 4 */</span>
<a name="l03335"></a>03335 
<a name="l03336"></a>03336 <span class="preprocessor">#define  ADC_SQR1_SQ14                       ((u32)0x000003E0)        </span><span class="comment">/* SQ14[4:0] bits (14th conversion in regular sequence) */</span>
<a name="l03337"></a>03337 <span class="preprocessor">#define  ADC_SQR1_SQ14_0                     ((u32)0x00000020)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03338"></a>03338 <span class="preprocessor">#define  ADC_SQR1_SQ14_1                     ((u32)0x00000040)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03339"></a>03339 <span class="preprocessor">#define  ADC_SQR1_SQ14_2                     ((u32)0x00000080)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03340"></a>03340 <span class="preprocessor">#define  ADC_SQR1_SQ14_3                     ((u32)0x00000100)        </span><span class="comment">/* Bit 3 */</span>
<a name="l03341"></a>03341 <span class="preprocessor">#define  ADC_SQR1_SQ14_4                     ((u32)0x00000200)        </span><span class="comment">/* Bit 4 */</span>
<a name="l03342"></a>03342 
<a name="l03343"></a>03343 <span class="preprocessor">#define  ADC_SQR1_SQ15                       ((u32)0x00007C00)        </span><span class="comment">/* SQ15[4:0] bits (15th conversion in regular sequence) */</span>
<a name="l03344"></a>03344 <span class="preprocessor">#define  ADC_SQR1_SQ15_0                     ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03345"></a>03345 <span class="preprocessor">#define  ADC_SQR1_SQ15_1                     ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03346"></a>03346 <span class="preprocessor">#define  ADC_SQR1_SQ15_2                     ((u32)0x00001000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03347"></a>03347 <span class="preprocessor">#define  ADC_SQR1_SQ15_3                     ((u32)0x00002000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l03348"></a>03348 <span class="preprocessor">#define  ADC_SQR1_SQ15_4                     ((u32)0x00004000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l03349"></a>03349 
<a name="l03350"></a>03350 <span class="preprocessor">#define  ADC_SQR1_SQ16                       ((u32)0x000F8000)        </span><span class="comment">/* SQ16[4:0] bits (16th conversion in regular sequence) */</span>
<a name="l03351"></a>03351 <span class="preprocessor">#define  ADC_SQR1_SQ16_0                     ((u32)0x00008000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03352"></a>03352 <span class="preprocessor">#define  ADC_SQR1_SQ16_1                     ((u32)0x00010000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03353"></a>03353 <span class="preprocessor">#define  ADC_SQR1_SQ16_2                     ((u32)0x00020000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03354"></a>03354 <span class="preprocessor">#define  ADC_SQR1_SQ16_3                     ((u32)0x00040000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l03355"></a>03355 <span class="preprocessor">#define  ADC_SQR1_SQ16_4                     ((u32)0x00080000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l03356"></a>03356 
<a name="l03357"></a>03357 <span class="preprocessor">#define  ADC_SQR1_L                          ((u32)0x00F00000)        </span><span class="comment">/* L[3:0] bits (Regular channel sequence length) */</span>
<a name="l03358"></a>03358 <span class="preprocessor">#define  ADC_SQR1_L_0                        ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03359"></a>03359 <span class="preprocessor">#define  ADC_SQR1_L_1                        ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03360"></a>03360 <span class="preprocessor">#define  ADC_SQR1_L_2                        ((u32)0x00400000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03361"></a>03361 <span class="preprocessor">#define  ADC_SQR1_L_3                        ((u32)0x00800000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l03362"></a>03362 
<a name="l03363"></a>03363 
<a name="l03364"></a>03364 <span class="comment">/*******************  Bit definition for ADC_SQR2 register  *******************/</span>
<a name="l03365"></a>03365 <span class="preprocessor">#define  ADC_SQR2_SQ7                        ((u32)0x0000001F)        </span><span class="comment">/* SQ7[4:0] bits (7th conversion in regular sequence) */</span>
<a name="l03366"></a>03366 <span class="preprocessor">#define  ADC_SQR2_SQ7_0                      ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03367"></a>03367 <span class="preprocessor">#define  ADC_SQR2_SQ7_1                      ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03368"></a>03368 <span class="preprocessor">#define  ADC_SQR2_SQ7_2                      ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03369"></a>03369 <span class="preprocessor">#define  ADC_SQR2_SQ7_3                      ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span>
<a name="l03370"></a>03370 <span class="preprocessor">#define  ADC_SQR2_SQ7_4                      ((u32)0x00000010)        </span><span class="comment">/* Bit 4 */</span>
<a name="l03371"></a>03371 
<a name="l03372"></a>03372 <span class="preprocessor">#define  ADC_SQR2_SQ8                        ((u32)0x000003E0)        </span><span class="comment">/* SQ8[4:0] bits (8th conversion in regular sequence) */</span>
<a name="l03373"></a>03373 <span class="preprocessor">#define  ADC_SQR2_SQ8_0                      ((u32)0x00000020)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03374"></a>03374 <span class="preprocessor">#define  ADC_SQR2_SQ8_1                      ((u32)0x00000040)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03375"></a>03375 <span class="preprocessor">#define  ADC_SQR2_SQ8_2                      ((u32)0x00000080)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03376"></a>03376 <span class="preprocessor">#define  ADC_SQR2_SQ8_3                      ((u32)0x00000100)        </span><span class="comment">/* Bit 3 */</span>
<a name="l03377"></a>03377 <span class="preprocessor">#define  ADC_SQR2_SQ8_4                      ((u32)0x00000200)        </span><span class="comment">/* Bit 4 */</span>
<a name="l03378"></a>03378 
<a name="l03379"></a>03379 <span class="preprocessor">#define  ADC_SQR2_SQ9                        ((u32)0x00007C00)        </span><span class="comment">/* SQ9[4:0] bits (9th conversion in regular sequence) */</span>
<a name="l03380"></a>03380 <span class="preprocessor">#define  ADC_SQR2_SQ9_0                      ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03381"></a>03381 <span class="preprocessor">#define  ADC_SQR2_SQ9_1                      ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03382"></a>03382 <span class="preprocessor">#define  ADC_SQR2_SQ9_2                      ((u32)0x00001000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03383"></a>03383 <span class="preprocessor">#define  ADC_SQR2_SQ9_3                      ((u32)0x00002000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l03384"></a>03384 <span class="preprocessor">#define  ADC_SQR2_SQ9_4                      ((u32)0x00004000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l03385"></a>03385 
<a name="l03386"></a>03386 <span class="preprocessor">#define  ADC_SQR2_SQ10                       ((u32)0x000F8000)        </span><span class="comment">/* SQ10[4:0] bits (10th conversion in regular sequence) */</span>
<a name="l03387"></a>03387 <span class="preprocessor">#define  ADC_SQR2_SQ10_0                     ((u32)0x00008000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03388"></a>03388 <span class="preprocessor">#define  ADC_SQR2_SQ10_1                     ((u32)0x00010000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03389"></a>03389 <span class="preprocessor">#define  ADC_SQR2_SQ10_2                     ((u32)0x00020000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03390"></a>03390 <span class="preprocessor">#define  ADC_SQR2_SQ10_3                     ((u32)0x00040000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l03391"></a>03391 <span class="preprocessor">#define  ADC_SQR2_SQ10_4                     ((u32)0x00080000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l03392"></a>03392 
<a name="l03393"></a>03393 <span class="preprocessor">#define  ADC_SQR2_SQ11                       ((u32)0x01F00000)        </span><span class="comment">/* SQ11[4:0] bits (11th conversion in regular sequence) */</span>
<a name="l03394"></a>03394 <span class="preprocessor">#define  ADC_SQR2_SQ11_0                     ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03395"></a>03395 <span class="preprocessor">#define  ADC_SQR2_SQ11_1                     ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03396"></a>03396 <span class="preprocessor">#define  ADC_SQR2_SQ11_2                     ((u32)0x00400000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03397"></a>03397 <span class="preprocessor">#define  ADC_SQR2_SQ11_3                     ((u32)0x00800000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l03398"></a>03398 <span class="preprocessor">#define  ADC_SQR2_SQ11_4                     ((u32)0x01000000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l03399"></a>03399 
<a name="l03400"></a>03400 <span class="preprocessor">#define  ADC_SQR2_SQ12                       ((u32)0x3E000000)        </span><span class="comment">/* SQ12[4:0] bits (12th conversion in regular sequence) */</span>
<a name="l03401"></a>03401 <span class="preprocessor">#define  ADC_SQR2_SQ12_0                     ((u32)0x02000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03402"></a>03402 <span class="preprocessor">#define  ADC_SQR2_SQ12_1                     ((u32)0x04000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03403"></a>03403 <span class="preprocessor">#define  ADC_SQR2_SQ12_2                     ((u32)0x08000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03404"></a>03404 <span class="preprocessor">#define  ADC_SQR2_SQ12_3                     ((u32)0x10000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l03405"></a>03405 <span class="preprocessor">#define  ADC_SQR2_SQ12_4                     ((u32)0x20000000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l03406"></a>03406 
<a name="l03407"></a>03407 
<a name="l03408"></a>03408 <span class="comment">/*******************  Bit definition for ADC_SQR3 register  *******************/</span>
<a name="l03409"></a>03409 <span class="preprocessor">#define  ADC_SQR3_SQ1                        ((u32)0x0000001F)        </span><span class="comment">/* SQ1[4:0] bits (1st conversion in regular sequence) */</span>
<a name="l03410"></a>03410 <span class="preprocessor">#define  ADC_SQR3_SQ1_0                      ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03411"></a>03411 <span class="preprocessor">#define  ADC_SQR3_SQ1_1                      ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03412"></a>03412 <span class="preprocessor">#define  ADC_SQR3_SQ1_2                      ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03413"></a>03413 <span class="preprocessor">#define  ADC_SQR3_SQ1_3                      ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span>
<a name="l03414"></a>03414 <span class="preprocessor">#define  ADC_SQR3_SQ1_4                      ((u32)0x00000010)        </span><span class="comment">/* Bit 4 */</span>
<a name="l03415"></a>03415 
<a name="l03416"></a>03416 <span class="preprocessor">#define  ADC_SQR3_SQ2                        ((u32)0x000003E0)        </span><span class="comment">/* SQ2[4:0] bits (2nd conversion in regular sequence) */</span>
<a name="l03417"></a>03417 <span class="preprocessor">#define  ADC_SQR3_SQ2_0                      ((u32)0x00000020)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03418"></a>03418 <span class="preprocessor">#define  ADC_SQR3_SQ2_1                      ((u32)0x00000040)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03419"></a>03419 <span class="preprocessor">#define  ADC_SQR3_SQ2_2                      ((u32)0x00000080)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03420"></a>03420 <span class="preprocessor">#define  ADC_SQR3_SQ2_3                      ((u32)0x00000100)        </span><span class="comment">/* Bit 3 */</span>
<a name="l03421"></a>03421 <span class="preprocessor">#define  ADC_SQR3_SQ2_4                      ((u32)0x00000200)        </span><span class="comment">/* Bit 4 */</span>
<a name="l03422"></a>03422 
<a name="l03423"></a>03423 <span class="preprocessor">#define  ADC_SQR3_SQ3                        ((u32)0x00007C00)        </span><span class="comment">/* SQ3[4:0] bits (3rd conversion in regular sequence) */</span>
<a name="l03424"></a>03424 <span class="preprocessor">#define  ADC_SQR3_SQ3_0                      ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03425"></a>03425 <span class="preprocessor">#define  ADC_SQR3_SQ3_1                      ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03426"></a>03426 <span class="preprocessor">#define  ADC_SQR3_SQ3_2                      ((u32)0x00001000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03427"></a>03427 <span class="preprocessor">#define  ADC_SQR3_SQ3_3                      ((u32)0x00002000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l03428"></a>03428 <span class="preprocessor">#define  ADC_SQR3_SQ3_4                      ((u32)0x00004000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l03429"></a>03429 
<a name="l03430"></a>03430 <span class="preprocessor">#define  ADC_SQR3_SQ4                        ((u32)0x000F8000)        </span><span class="comment">/* SQ4[4:0] bits (4th conversion in regular sequence) */</span>
<a name="l03431"></a>03431 <span class="preprocessor">#define  ADC_SQR3_SQ4_0                      ((u32)0x00008000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03432"></a>03432 <span class="preprocessor">#define  ADC_SQR3_SQ4_1                      ((u32)0x00010000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03433"></a>03433 <span class="preprocessor">#define  ADC_SQR3_SQ4_2                      ((u32)0x00020000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03434"></a>03434 <span class="preprocessor">#define  ADC_SQR3_SQ4_3                      ((u32)0x00040000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l03435"></a>03435 <span class="preprocessor">#define  ADC_SQR3_SQ4_4                      ((u32)0x00080000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l03436"></a>03436 
<a name="l03437"></a>03437 <span class="preprocessor">#define  ADC_SQR3_SQ5                        ((u32)0x01F00000)        </span><span class="comment">/* SQ5[4:0] bits (5th conversion in regular sequence) */</span>
<a name="l03438"></a>03438 <span class="preprocessor">#define  ADC_SQR3_SQ5_0                      ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03439"></a>03439 <span class="preprocessor">#define  ADC_SQR3_SQ5_1                      ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03440"></a>03440 <span class="preprocessor">#define  ADC_SQR3_SQ5_2                      ((u32)0x00400000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03441"></a>03441 <span class="preprocessor">#define  ADC_SQR3_SQ5_3                      ((u32)0x00800000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l03442"></a>03442 <span class="preprocessor">#define  ADC_SQR3_SQ5_4                      ((u32)0x01000000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l03443"></a>03443 
<a name="l03444"></a>03444 <span class="preprocessor">#define  ADC_SQR3_SQ6                        ((u32)0x3E000000)        </span><span class="comment">/* SQ6[4:0] bits (6th conversion in regular sequence) */</span>
<a name="l03445"></a>03445 <span class="preprocessor">#define  ADC_SQR3_SQ6_0                      ((u32)0x02000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03446"></a>03446 <span class="preprocessor">#define  ADC_SQR3_SQ6_1                      ((u32)0x04000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03447"></a>03447 <span class="preprocessor">#define  ADC_SQR3_SQ6_2                      ((u32)0x08000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03448"></a>03448 <span class="preprocessor">#define  ADC_SQR3_SQ6_3                      ((u32)0x10000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l03449"></a>03449 <span class="preprocessor">#define  ADC_SQR3_SQ6_4                      ((u32)0x20000000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l03450"></a>03450 
<a name="l03451"></a>03451 
<a name="l03452"></a>03452 <span class="comment">/*******************  Bit definition for ADC_JSQR register  *******************/</span>
<a name="l03453"></a>03453 <span class="preprocessor">#define  ADC_JSQR_JSQ1                       ((u32)0x0000001F)        </span><span class="comment">/* JSQ1[4:0] bits (1st conversion in injected sequence) */</span>  
<a name="l03454"></a>03454 <span class="preprocessor">#define  ADC_JSQR_JSQ1_0                     ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03455"></a>03455 <span class="preprocessor">#define  ADC_JSQR_JSQ1_1                     ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03456"></a>03456 <span class="preprocessor">#define  ADC_JSQR_JSQ1_2                     ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03457"></a>03457 <span class="preprocessor">#define  ADC_JSQR_JSQ1_3                     ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span>
<a name="l03458"></a>03458 <span class="preprocessor">#define  ADC_JSQR_JSQ1_4                     ((u32)0x00000010)        </span><span class="comment">/* Bit 4 */</span>
<a name="l03459"></a>03459 
<a name="l03460"></a>03460 <span class="preprocessor">#define  ADC_JSQR_JSQ2                       ((u32)0x000003E0)        </span><span class="comment">/* JSQ2[4:0] bits (2nd conversion in injected sequence) */</span>
<a name="l03461"></a>03461 <span class="preprocessor">#define  ADC_JSQR_JSQ2_0                     ((u32)0x00000020)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03462"></a>03462 <span class="preprocessor">#define  ADC_JSQR_JSQ2_1                     ((u32)0x00000040)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03463"></a>03463 <span class="preprocessor">#define  ADC_JSQR_JSQ2_2                     ((u32)0x00000080)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03464"></a>03464 <span class="preprocessor">#define  ADC_JSQR_JSQ2_3                     ((u32)0x00000100)        </span><span class="comment">/* Bit 3 */</span>
<a name="l03465"></a>03465 <span class="preprocessor">#define  ADC_JSQR_JSQ2_4                     ((u32)0x00000200)        </span><span class="comment">/* Bit 4 */</span>
<a name="l03466"></a>03466 
<a name="l03467"></a>03467 <span class="preprocessor">#define  ADC_JSQR_JSQ3                       ((u32)0x00007C00)        </span><span class="comment">/* JSQ3[4:0] bits (3rd conversion in injected sequence) */</span>
<a name="l03468"></a>03468 <span class="preprocessor">#define  ADC_JSQR_JSQ3_0                     ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03469"></a>03469 <span class="preprocessor">#define  ADC_JSQR_JSQ3_1                     ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03470"></a>03470 <span class="preprocessor">#define  ADC_JSQR_JSQ3_2                     ((u32)0x00001000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03471"></a>03471 <span class="preprocessor">#define  ADC_JSQR_JSQ3_3                     ((u32)0x00002000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l03472"></a>03472 <span class="preprocessor">#define  ADC_JSQR_JSQ3_4                     ((u32)0x00004000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l03473"></a>03473 
<a name="l03474"></a>03474 <span class="preprocessor">#define  ADC_JSQR_JSQ4                       ((u32)0x000F8000)        </span><span class="comment">/* JSQ4[4:0] bits (4th conversion in injected sequence) */</span>
<a name="l03475"></a>03475 <span class="preprocessor">#define  ADC_JSQR_JSQ4_0                     ((u32)0x00008000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03476"></a>03476 <span class="preprocessor">#define  ADC_JSQR_JSQ4_1                     ((u32)0x00010000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03477"></a>03477 <span class="preprocessor">#define  ADC_JSQR_JSQ4_2                     ((u32)0x00020000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03478"></a>03478 <span class="preprocessor">#define  ADC_JSQR_JSQ4_3                     ((u32)0x00040000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l03479"></a>03479 <span class="preprocessor">#define  ADC_JSQR_JSQ4_4                     ((u32)0x00080000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l03480"></a>03480 
<a name="l03481"></a>03481 <span class="preprocessor">#define  ADC_JSQR_JL                         ((u32)0x00300000)        </span><span class="comment">/* JL[1:0] bits (Injected Sequence length) */</span>
<a name="l03482"></a>03482 <span class="preprocessor">#define  ADC_JSQR_JL_0                       ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03483"></a>03483 <span class="preprocessor">#define  ADC_JSQR_JL_1                       ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03484"></a>03484 
<a name="l03485"></a>03485 
<a name="l03486"></a>03486 <span class="comment">/*******************  Bit definition for ADC_JDR1 register  *******************/</span>
<a name="l03487"></a>03487 <span class="preprocessor">#define  ADC_JDR1_JDATA                      ((u16)0xFFFF)            </span><span class="comment">/* Injected data */</span>
<a name="l03488"></a>03488 
<a name="l03489"></a>03489 
<a name="l03490"></a>03490 <span class="comment">/*******************  Bit definition for ADC_JDR2 register  *******************/</span>
<a name="l03491"></a>03491 <span class="preprocessor">#define  ADC_JDR2_JDATA                      ((u16)0xFFFF)            </span><span class="comment">/* Injected data */</span>
<a name="l03492"></a>03492 
<a name="l03493"></a>03493 
<a name="l03494"></a>03494 <span class="comment">/*******************  Bit definition for ADC_JDR3 register  *******************/</span>
<a name="l03495"></a>03495 <span class="preprocessor">#define  ADC_JDR3_JDATA                      ((u16)0xFFFF)            </span><span class="comment">/* Injected data */</span>
<a name="l03496"></a>03496 
<a name="l03497"></a>03497 
<a name="l03498"></a>03498 <span class="comment">/*******************  Bit definition for ADC_JDR4 register  *******************/</span>
<a name="l03499"></a>03499 <span class="preprocessor">#define  ADC_JDR4_JDATA                      ((u16)0xFFFF)            </span><span class="comment">/* Injected data */</span>
<a name="l03500"></a>03500 
<a name="l03501"></a>03501 
<a name="l03502"></a>03502 <span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span>
<a name="l03503"></a>03503 <span class="preprocessor">#define  ADC_DR_DATA                         ((u32)0x0000FFFF)        </span><span class="comment">/* Regular data */</span>
<a name="l03504"></a>03504 <span class="preprocessor">#define  ADC_DR_ADC2DATA                     ((u32)0xFFFF0000)        </span><span class="comment">/* ADC2 data */</span>
<a name="l03505"></a>03505 
<a name="l03506"></a>03506 
<a name="l03507"></a>03507 
<a name="l03508"></a>03508 <span class="comment">/******************************************************************************/</span>
<a name="l03509"></a>03509 <span class="comment">/*                                                                            */</span>
<a name="l03510"></a>03510 <span class="comment">/*                      Digital to Analog Converter                           */</span>
<a name="l03511"></a>03511 <span class="comment">/*                                                                            */</span>
<a name="l03512"></a>03512 <span class="comment">/******************************************************************************/</span>
<a name="l03513"></a>03513 
<a name="l03514"></a>03514 <span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span>
<a name="l03515"></a>03515 <span class="preprocessor">#define  DAC_CR_EN1                          ((u32)0x00000001)        </span><span class="comment">/* DAC channel1 enable */</span>
<a name="l03516"></a>03516 <span class="preprocessor">#define  DAC_CR_BOFF1                        ((u32)0x00000002)        </span><span class="comment">/* DAC channel1 output buffer disable */</span>
<a name="l03517"></a>03517 <span class="preprocessor">#define  DAC_CR_TEN1                         ((u32)0x00000004)        </span><span class="comment">/* DAC channel1 Trigger enable */</span>
<a name="l03518"></a>03518 
<a name="l03519"></a>03519 <span class="preprocessor">#define  DAC_CR_TSEL1                        ((u32)0x00000038)        </span><span class="comment">/* TSEL1[2:0] (DAC channel1 Trigger selection) */</span>
<a name="l03520"></a>03520 <span class="preprocessor">#define  DAC_CR_TSEL1_0                      ((u32)0x00000008)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03521"></a>03521 <span class="preprocessor">#define  DAC_CR_TSEL1_1                      ((u32)0x00000010)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03522"></a>03522 <span class="preprocessor">#define  DAC_CR_TSEL1_2                      ((u32)0x00000020)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03523"></a>03523 
<a name="l03524"></a>03524 <span class="preprocessor">#define  DAC_CR_WAVE1                        ((u32)0x000000C0)        </span><span class="comment">/* WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */</span>
<a name="l03525"></a>03525 <span class="preprocessor">#define  DAC_CR_WAVE1_0                      ((u32)0x00000040)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03526"></a>03526 <span class="preprocessor">#define  DAC_CR_WAVE1_1                      ((u32)0x00000080)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03527"></a>03527 
<a name="l03528"></a>03528 <span class="preprocessor">#define  DAC_CR_MAMP1                        ((u32)0x00000F00)        </span><span class="comment">/* MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */</span>
<a name="l03529"></a>03529 <span class="preprocessor">#define  DAC_CR_MAMP1_0                      ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03530"></a>03530 <span class="preprocessor">#define  DAC_CR_MAMP1_1                      ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03531"></a>03531 <span class="preprocessor">#define  DAC_CR_MAMP1_2                      ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03532"></a>03532 <span class="preprocessor">#define  DAC_CR_MAMP1_3                      ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span>
<a name="l03533"></a>03533 
<a name="l03534"></a>03534 <span class="preprocessor">#define  DAC_CR_DMAEN1                       ((u32)0x00001000)        </span><span class="comment">/* DAC channel1 DMA enable */</span>
<a name="l03535"></a>03535 <span class="preprocessor">#define  DAC_CR_EN2                          ((u32)0x00010000)        </span><span class="comment">/* DAC channel2 enable */</span>
<a name="l03536"></a>03536 <span class="preprocessor">#define  DAC_CR_BOFF2                        ((u32)0x00020000)        </span><span class="comment">/* DAC channel2 output buffer disable */</span>
<a name="l03537"></a>03537 <span class="preprocessor">#define  DAC_CR_TEN2                         ((u32)0x00040000)        </span><span class="comment">/* DAC channel2 Trigger enable */</span>
<a name="l03538"></a>03538 
<a name="l03539"></a>03539 <span class="preprocessor">#define  DAC_CR_TSEL2                        ((u32)0x00380000)        </span><span class="comment">/* TSEL2[2:0] (DAC channel2 Trigger selection) */</span>
<a name="l03540"></a>03540 <span class="preprocessor">#define  DAC_CR_TSEL2_0                      ((u32)0x00080000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03541"></a>03541 <span class="preprocessor">#define  DAC_CR_TSEL2_1                      ((u32)0x00100000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03542"></a>03542 <span class="preprocessor">#define  DAC_CR_TSEL2_2                      ((u32)0x00200000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03543"></a>03543 
<a name="l03544"></a>03544 <span class="preprocessor">#define  DAC_CR_WAVE2                        ((u32)0x00C00000)        </span><span class="comment">/* WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */</span>
<a name="l03545"></a>03545 <span class="preprocessor">#define  DAC_CR_WAVE2_0                      ((u32)0x00400000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03546"></a>03546 <span class="preprocessor">#define  DAC_CR_WAVE2_1                      ((u32)0x00800000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03547"></a>03547 
<a name="l03548"></a>03548 <span class="preprocessor">#define  DAC_CR_MAMP2                        ((u32)0x0F000000)        </span><span class="comment">/* MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */</span>
<a name="l03549"></a>03549 <span class="preprocessor">#define  DAC_CR_MAMP2_0                      ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l03550"></a>03550 <span class="preprocessor">#define  DAC_CR_MAMP2_1                      ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l03551"></a>03551 <span class="preprocessor">#define  DAC_CR_MAMP2_2                      ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l03552"></a>03552 <span class="preprocessor">#define  DAC_CR_MAMP2_3                      ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l03553"></a>03553 
<a name="l03554"></a>03554 <span class="preprocessor">#define  DAC_CR_DMAEN2                       ((u32)0x10000000)        </span><span class="comment">/* DAC channel2 DMA enabled */</span>
<a name="l03555"></a>03555 
<a name="l03556"></a>03556 
<a name="l03557"></a>03557 <span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span>
<a name="l03558"></a>03558 <span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG1                 ((u8)0x01)               </span><span class="comment">/* DAC channel1 software trigger */</span>
<a name="l03559"></a>03559 <span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG2                 ((u8)0x02)               </span><span class="comment">/* DAC channel2 software trigger */</span>
<a name="l03560"></a>03560 
<a name="l03561"></a>03561 
<a name="l03562"></a>03562 <span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span>
<a name="l03563"></a>03563 <span class="preprocessor">#define  DAC_DHR12R1_DACC1DHR                ((u16)0x0FFF)            </span><span class="comment">/* DAC channel1 12-bit Right aligned data */</span>
<a name="l03564"></a>03564 
<a name="l03565"></a>03565 
<a name="l03566"></a>03566 <span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span>
<a name="l03567"></a>03567 <span class="preprocessor">#define  DAC_DHR12L1_DACC1DHR                ((u16)0xFFF0)            </span><span class="comment">/* DAC channel1 12-bit Left aligned data */</span>
<a name="l03568"></a>03568 
<a name="l03569"></a>03569 
<a name="l03570"></a>03570 <span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span>
<a name="l03571"></a>03571 <span class="preprocessor">#define  DAC_DHR8R1_DACC1DHR                 ((u8)0xFF)               </span><span class="comment">/* DAC channel1 8-bit Right aligned data */</span>
<a name="l03572"></a>03572 
<a name="l03573"></a>03573 
<a name="l03574"></a>03574 <span class="comment">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span>
<a name="l03575"></a>03575 <span class="preprocessor">#define  DAC_DHR12R2_DACC2DHR                ((u16)0x0FFF)            </span><span class="comment">/* DAC channel2 12-bit Right aligned data */</span>
<a name="l03576"></a>03576 
<a name="l03577"></a>03577 
<a name="l03578"></a>03578 <span class="comment">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span>
<a name="l03579"></a>03579 <span class="preprocessor">#define  DAC_DHR12L2_DACC2DHR                ((u16)0xFFF0)            </span><span class="comment">/* DAC channel2 12-bit Left aligned data */</span>
<a name="l03580"></a>03580 
<a name="l03581"></a>03581 
<a name="l03582"></a>03582 <span class="comment">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span>
<a name="l03583"></a>03583 <span class="preprocessor">#define  DAC_DHR8R2_DACC2DHR                 ((u8)0xFF)               </span><span class="comment">/* DAC channel2 8-bit Right aligned data */</span>
<a name="l03584"></a>03584 
<a name="l03585"></a>03585 
<a name="l03586"></a>03586 <span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span>
<a name="l03587"></a>03587 <span class="preprocessor">#define  DAC_DHR12RD_DACC1DHR                ((u32)0x00000FFF)        </span><span class="comment">/* DAC channel1 12-bit Right aligned data */</span>
<a name="l03588"></a>03588 <span class="preprocessor">#define  DAC_DHR12RD_DACC2DHR                ((u32)0x0FFF0000)        </span><span class="comment">/* DAC channel2 12-bit Right aligned data */</span>
<a name="l03589"></a>03589 
<a name="l03590"></a>03590 
<a name="l03591"></a>03591 <span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span>
<a name="l03592"></a>03592 <span class="preprocessor">#define  DAC_DHR12LD_DACC1DHR                ((u32)0x0000FFF0)        </span><span class="comment">/* DAC channel1 12-bit Left aligned data */</span>
<a name="l03593"></a>03593 <span class="preprocessor">#define  DAC_DHR12LD_DACC2DHR                ((u32)0xFFF00000)        </span><span class="comment">/* DAC channel2 12-bit Left aligned data */</span>
<a name="l03594"></a>03594 
<a name="l03595"></a>03595 
<a name="l03596"></a>03596 <span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span>
<a name="l03597"></a>03597 <span class="preprocessor">#define  DAC_DHR8RD_DACC1DHR                 ((u16)0x00FF)            </span><span class="comment">/* DAC channel1 8-bit Right aligned data */</span>
<a name="l03598"></a>03598 <span class="preprocessor">#define  DAC_DHR8RD_DACC2DHR                 ((u16)0xFF00)            </span><span class="comment">/* DAC channel2 8-bit Right aligned data */</span>
<a name="l03599"></a>03599 
<a name="l03600"></a>03600 
<a name="l03601"></a>03601 <span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span>
<a name="l03602"></a>03602 <span class="preprocessor">#define  DAC_DOR1_DACC1DOR                   ((u16)0x0FFF)            </span><span class="comment">/* DAC channel1 data output */</span>
<a name="l03603"></a>03603 
<a name="l03604"></a>03604 
<a name="l03605"></a>03605 <span class="comment">/*******************  Bit definition for DAC_DOR2 register  *******************/</span>
<a name="l03606"></a>03606 <span class="preprocessor">#define  DAC_DOR2_DACC2DOR                   ((u16)0x0FFF)            </span><span class="comment">/* DAC channel2 data output */</span>
<a name="l03607"></a>03607 
<a name="l03608"></a>03608 
<a name="l03609"></a>03609 
<a name="l03610"></a>03610 <span class="comment">/******************************************************************************/</span>
<a name="l03611"></a>03611 <span class="comment">/*                                                                            */</span>
<a name="l03612"></a>03612 <span class="comment">/*                                    TIM                                     */</span>
<a name="l03613"></a>03613 <span class="comment">/*                                                                            */</span>
<a name="l03614"></a>03614 <span class="comment">/******************************************************************************/</span>
<a name="l03615"></a>03615 
<a name="l03616"></a>03616 <span class="comment">/*******************  Bit definition for TIM_CR1 register  ********************/</span>
<a name="l03617"></a>03617 <span class="preprocessor">#define  TIM_CR1_CEN                         ((u16)0x0001)            </span><span class="comment">/* Counter enable */</span>
<a name="l03618"></a>03618 <span class="preprocessor">#define  TIM_CR1_UDIS                        ((u16)0x0002)            </span><span class="comment">/* Update disable */</span>
<a name="l03619"></a>03619 <span class="preprocessor">#define  TIM_CR1_URS                         ((u16)0x0004)            </span><span class="comment">/* Update request source */</span>
<a name="l03620"></a>03620 <span class="preprocessor">#define  TIM_CR1_OPM                         ((u16)0x0008)            </span><span class="comment">/* One pulse mode */</span>
<a name="l03621"></a>03621 <span class="preprocessor">#define  TIM_CR1_DIR                         ((u16)0x0010)            </span><span class="comment">/* Direction */</span>
<a name="l03622"></a>03622 
<a name="l03623"></a>03623 <span class="preprocessor">#define  TIM_CR1_CMS                         ((u16)0x0060)            </span><span class="comment">/* CMS[1:0] bits (Center-aligned mode selection) */</span>
<a name="l03624"></a>03624 <span class="preprocessor">#define  TIM_CR1_CMS_0                       ((u16)0x0020)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03625"></a>03625 <span class="preprocessor">#define  TIM_CR1_CMS_1                       ((u16)0x0040)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03626"></a>03626 
<a name="l03627"></a>03627 <span class="preprocessor">#define  TIM_CR1_ARPE                        ((u16)0x0080)            </span><span class="comment">/* Auto-reload preload enable */</span>
<a name="l03628"></a>03628 
<a name="l03629"></a>03629 <span class="preprocessor">#define  TIM_CR1_CKD                         ((u16)0x0300)            </span><span class="comment">/* CKD[1:0] bits (clock division) */</span>
<a name="l03630"></a>03630 <span class="preprocessor">#define  TIM_CR1_CKD_0                       ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03631"></a>03631 <span class="preprocessor">#define  TIM_CR1_CKD_1                       ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03632"></a>03632 
<a name="l03633"></a>03633 
<a name="l03634"></a>03634 <span class="comment">/*******************  Bit definition for TIM_CR2 register  ********************/</span>
<a name="l03635"></a>03635 <span class="preprocessor">#define  TIM_CR2_CCPC                        ((u16)0x0001)            </span><span class="comment">/* Capture/Compare Preloaded Control */</span>
<a name="l03636"></a>03636 <span class="preprocessor">#define  TIM_CR2_CCUS                        ((u16)0x0004)            </span><span class="comment">/* Capture/Compare Control Update Selection */</span>
<a name="l03637"></a>03637 <span class="preprocessor">#define  TIM_CR2_CCDS                        ((u16)0x0008)            </span><span class="comment">/* Capture/Compare DMA Selection */</span>
<a name="l03638"></a>03638 
<a name="l03639"></a>03639 <span class="preprocessor">#define  TIM_CR2_MMS                         ((u16)0x0070)            </span><span class="comment">/* MMS[2:0] bits (Master Mode Selection) */</span>
<a name="l03640"></a>03640 <span class="preprocessor">#define  TIM_CR2_MMS_0                       ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03641"></a>03641 <span class="preprocessor">#define  TIM_CR2_MMS_1                       ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03642"></a>03642 <span class="preprocessor">#define  TIM_CR2_MMS_2                       ((u16)0x0040)            </span><span class="comment">/* Bit 2 */</span>
<a name="l03643"></a>03643 
<a name="l03644"></a>03644 <span class="preprocessor">#define  TIM_CR2_TI1S                        ((u16)0x0080)            </span><span class="comment">/* TI1 Selection */</span>
<a name="l03645"></a>03645 <span class="preprocessor">#define  TIM_CR2_OIS1                        ((u16)0x0100)            </span><span class="comment">/* Output Idle state 1 (OC1 output) */</span>
<a name="l03646"></a>03646 <span class="preprocessor">#define  TIM_CR2_OIS1N                       ((u16)0x0200)            </span><span class="comment">/* Output Idle state 1 (OC1N output) */</span>
<a name="l03647"></a>03647 <span class="preprocessor">#define  TIM_CR2_OIS2                        ((u16)0x0400)            </span><span class="comment">/* Output Idle state 2 (OC2 output) */</span>
<a name="l03648"></a>03648 <span class="preprocessor">#define  TIM_CR2_OIS2N                       ((u16)0x0800)            </span><span class="comment">/* Output Idle state 2 (OC2N output) */</span>
<a name="l03649"></a>03649 <span class="preprocessor">#define  TIM_CR2_OIS3                        ((u16)0x1000)            </span><span class="comment">/* Output Idle state 3 (OC3 output) */</span>
<a name="l03650"></a>03650 <span class="preprocessor">#define  TIM_CR2_OIS3N                       ((u16)0x2000)            </span><span class="comment">/* Output Idle state 3 (OC3N output) */</span>
<a name="l03651"></a>03651 <span class="preprocessor">#define  TIM_CR2_OIS4                        ((u16)0x4000)            </span><span class="comment">/* Output Idle state 4 (OC4 output) */</span>
<a name="l03652"></a>03652 
<a name="l03653"></a>03653 
<a name="l03654"></a>03654 <span class="comment">/*******************  Bit definition for TIM_SMCR register  *******************/</span>
<a name="l03655"></a>03655 <span class="preprocessor">#define  TIM_SMCR_SMS                        ((u16)0x0007)            </span><span class="comment">/* SMS[2:0] bits (Slave mode selection) */</span>
<a name="l03656"></a>03656 <span class="preprocessor">#define  TIM_SMCR_SMS_0                      ((u16)0x0001)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03657"></a>03657 <span class="preprocessor">#define  TIM_SMCR_SMS_1                      ((u16)0x0002)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03658"></a>03658 <span class="preprocessor">#define  TIM_SMCR_SMS_2                      ((u16)0x0004)            </span><span class="comment">/* Bit 2 */</span>
<a name="l03659"></a>03659 
<a name="l03660"></a>03660 <span class="preprocessor">#define  TIM_SMCR_TS                         ((u16)0x0070)            </span><span class="comment">/* TS[2:0] bits (Trigger selection) */</span>
<a name="l03661"></a>03661 <span class="preprocessor">#define  TIM_SMCR_TS_0                       ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03662"></a>03662 <span class="preprocessor">#define  TIM_SMCR_TS_1                       ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03663"></a>03663 <span class="preprocessor">#define  TIM_SMCR_TS_2                       ((u16)0x0040)            </span><span class="comment">/* Bit 2 */</span>
<a name="l03664"></a>03664 
<a name="l03665"></a>03665 <span class="preprocessor">#define  TIM_SMCR_MSM                        ((u16)0x0080)            </span><span class="comment">/* Master/slave mode */</span>
<a name="l03666"></a>03666 
<a name="l03667"></a>03667 <span class="preprocessor">#define  TIM_SMCR_ETF                        ((u16)0x0F00)            </span><span class="comment">/* ETF[3:0] bits (External trigger filter) */</span>
<a name="l03668"></a>03668 <span class="preprocessor">#define  TIM_SMCR_ETF_0                      ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03669"></a>03669 <span class="preprocessor">#define  TIM_SMCR_ETF_1                      ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03670"></a>03670 <span class="preprocessor">#define  TIM_SMCR_ETF_2                      ((u16)0x0400)            </span><span class="comment">/* Bit 2 */</span>
<a name="l03671"></a>03671 <span class="preprocessor">#define  TIM_SMCR_ETF_3                      ((u16)0x0800)            </span><span class="comment">/* Bit 3 */</span>
<a name="l03672"></a>03672 
<a name="l03673"></a>03673 <span class="preprocessor">#define  TIM_SMCR_ETPS                       ((u16)0x3000)            </span><span class="comment">/* ETPS[1:0] bits (External trigger prescaler) */</span>
<a name="l03674"></a>03674 <span class="preprocessor">#define  TIM_SMCR_ETPS_0                     ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03675"></a>03675 <span class="preprocessor">#define  TIM_SMCR_ETPS_1                     ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03676"></a>03676 
<a name="l03677"></a>03677 <span class="preprocessor">#define  TIM_SMCR_ECE                        ((u16)0x4000)            </span><span class="comment">/* External clock enable */</span>
<a name="l03678"></a>03678 <span class="preprocessor">#define  TIM_SMCR_ETP                        ((u16)0x8000)            </span><span class="comment">/* External trigger polarity */</span>
<a name="l03679"></a>03679 
<a name="l03680"></a>03680 
<a name="l03681"></a>03681 <span class="comment">/*******************  Bit definition for TIM_DIER register  *******************/</span>
<a name="l03682"></a>03682 <span class="preprocessor">#define  TIM_DIER_UIE                        ((u16)0x0001)            </span><span class="comment">/* Update interrupt enable */</span>
<a name="l03683"></a>03683 <span class="preprocessor">#define  TIM_DIER_CC1IE                      ((u16)0x0002)            </span><span class="comment">/* Capture/Compare 1 interrupt enable */</span>
<a name="l03684"></a>03684 <span class="preprocessor">#define  TIM_DIER_CC2IE                      ((u16)0x0004)            </span><span class="comment">/* Capture/Compare 2 interrupt enable */</span>
<a name="l03685"></a>03685 <span class="preprocessor">#define  TIM_DIER_CC3IE                      ((u16)0x0008)            </span><span class="comment">/* Capture/Compare 3 interrupt enable */</span>
<a name="l03686"></a>03686 <span class="preprocessor">#define  TIM_DIER_CC4IE                      ((u16)0x0010)            </span><span class="comment">/* Capture/Compare 4 interrupt enable */</span>
<a name="l03687"></a>03687 <span class="preprocessor">#define  TIM_DIER_COMIE                      ((u16)0x0020)            </span><span class="comment">/* COM interrupt enable */</span>
<a name="l03688"></a>03688 <span class="preprocessor">#define  TIM_DIER_TIE                        ((u16)0x0040)            </span><span class="comment">/* Trigger interrupt enable */</span>
<a name="l03689"></a>03689 <span class="preprocessor">#define  TIM_DIER_BIE                        ((u16)0x0080)            </span><span class="comment">/* Break interrupt enable */</span>
<a name="l03690"></a>03690 <span class="preprocessor">#define  TIM_DIER_UDE                        ((u16)0x0100)            </span><span class="comment">/* Update DMA request enable */</span>
<a name="l03691"></a>03691 <span class="preprocessor">#define  TIM_DIER_CC1DE                      ((u16)0x0200)            </span><span class="comment">/* Capture/Compare 1 DMA request enable */</span>
<a name="l03692"></a>03692 <span class="preprocessor">#define  TIM_DIER_CC2DE                      ((u16)0x0400)            </span><span class="comment">/* Capture/Compare 2 DMA request enable */</span>
<a name="l03693"></a>03693 <span class="preprocessor">#define  TIM_DIER_CC3DE                      ((u16)0x0800)            </span><span class="comment">/* Capture/Compare 3 DMA request enable */</span>
<a name="l03694"></a>03694 <span class="preprocessor">#define  TIM_DIER_CC4DE                      ((u16)0x1000)            </span><span class="comment">/* Capture/Compare 4 DMA request enable */</span>
<a name="l03695"></a>03695 <span class="preprocessor">#define  TIM_DIER_COMDE                      ((u16)0x2000)            </span><span class="comment">/* COM DMA request enable */</span>
<a name="l03696"></a>03696 <span class="preprocessor">#define  TIM_DIER_TDE                        ((u16)0x4000)            </span><span class="comment">/* Trigger DMA request enable */</span>
<a name="l03697"></a>03697 
<a name="l03698"></a>03698 
<a name="l03699"></a>03699 <span class="comment">/********************  Bit definition for TIM_SR register  ********************/</span>
<a name="l03700"></a>03700 <span class="preprocessor">#define  TIM_SR_UIF                          ((u16)0x0001)            </span><span class="comment">/* Update interrupt Flag */</span>
<a name="l03701"></a>03701 <span class="preprocessor">#define  TIM_SR_CC1IF                        ((u16)0x0002)            </span><span class="comment">/* Capture/Compare 1 interrupt Flag */</span>
<a name="l03702"></a>03702 <span class="preprocessor">#define  TIM_SR_CC2IF                        ((u16)0x0004)            </span><span class="comment">/* Capture/Compare 2 interrupt Flag */</span>
<a name="l03703"></a>03703 <span class="preprocessor">#define  TIM_SR_CC3IF                        ((u16)0x0008)            </span><span class="comment">/* Capture/Compare 3 interrupt Flag */</span>
<a name="l03704"></a>03704 <span class="preprocessor">#define  TIM_SR_CC4IF                        ((u16)0x0010)            </span><span class="comment">/* Capture/Compare 4 interrupt Flag */</span>
<a name="l03705"></a>03705 <span class="preprocessor">#define  TIM_SR_COMIF                        ((u16)0x0020)            </span><span class="comment">/* COM interrupt Flag */</span>
<a name="l03706"></a>03706 <span class="preprocessor">#define  TIM_SR_TIF                          ((u16)0x0040)            </span><span class="comment">/* Trigger interrupt Flag */</span>
<a name="l03707"></a>03707 <span class="preprocessor">#define  TIM_SR_BIF                          ((u16)0x0080)            </span><span class="comment">/* Break interrupt Flag */</span>
<a name="l03708"></a>03708 <span class="preprocessor">#define  TIM_SR_CC1OF                        ((u16)0x0200)            </span><span class="comment">/* Capture/Compare 1 Overcapture Flag */</span>
<a name="l03709"></a>03709 <span class="preprocessor">#define  TIM_SR_CC2OF                        ((u16)0x0400)            </span><span class="comment">/* Capture/Compare 2 Overcapture Flag */</span>
<a name="l03710"></a>03710 <span class="preprocessor">#define  TIM_SR_CC3OF                        ((u16)0x0800)            </span><span class="comment">/* Capture/Compare 3 Overcapture Flag */</span>
<a name="l03711"></a>03711 <span class="preprocessor">#define  TIM_SR_CC4OF                        ((u16)0x1000)            </span><span class="comment">/* Capture/Compare 4 Overcapture Flag */</span>
<a name="l03712"></a>03712 
<a name="l03713"></a>03713 
<a name="l03714"></a>03714 <span class="comment">/*******************  Bit definition for TIM_EGR register  ********************/</span>
<a name="l03715"></a>03715 <span class="preprocessor">#define  TIM_EGR_UG                          ((u8)0x01)               </span><span class="comment">/* Update Generation */</span>
<a name="l03716"></a>03716 <span class="preprocessor">#define  TIM_EGR_CC1G                        ((u8)0x02)               </span><span class="comment">/* Capture/Compare 1 Generation */</span>
<a name="l03717"></a>03717 <span class="preprocessor">#define  TIM_EGR_CC2G                        ((u8)0x04)               </span><span class="comment">/* Capture/Compare 2 Generation */</span>
<a name="l03718"></a>03718 <span class="preprocessor">#define  TIM_EGR_CC3G                        ((u8)0x08)               </span><span class="comment">/* Capture/Compare 3 Generation */</span>
<a name="l03719"></a>03719 <span class="preprocessor">#define  TIM_EGR_CC4G                        ((u8)0x10)               </span><span class="comment">/* Capture/Compare 4 Generation */</span>
<a name="l03720"></a>03720 <span class="preprocessor">#define  TIM_EGR_COMG                        ((u8)0x20)               </span><span class="comment">/* Capture/Compare Control Update Generation */</span>
<a name="l03721"></a>03721 <span class="preprocessor">#define  TIM_EGR_TG                          ((u8)0x40)               </span><span class="comment">/* Trigger Generation */</span>
<a name="l03722"></a>03722 <span class="preprocessor">#define  TIM_EGR_BG                          ((u8)0x80)               </span><span class="comment">/* Break Generation */</span>
<a name="l03723"></a>03723 
<a name="l03724"></a>03724 
<a name="l03725"></a>03725 <span class="comment">/******************  Bit definition for TIM_CCMR1 register  *******************/</span>
<a name="l03726"></a>03726 <span class="preprocessor">#define  TIM_CCMR1_CC1S                      ((u16)0x0003)            </span><span class="comment">/* CC1S[1:0] bits (Capture/Compare 1 Selection) */</span>
<a name="l03727"></a>03727 <span class="preprocessor">#define  TIM_CCMR1_CC1S_0                    ((u16)0x0001)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03728"></a>03728 <span class="preprocessor">#define  TIM_CCMR1_CC1S_1                    ((u16)0x0002)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03729"></a>03729 
<a name="l03730"></a>03730 <span class="preprocessor">#define  TIM_CCMR1_OC1FE                     ((u16)0x0004)            </span><span class="comment">/* Output Compare 1 Fast enable */</span>
<a name="l03731"></a>03731 <span class="preprocessor">#define  TIM_CCMR1_OC1PE                     ((u16)0x0008)            </span><span class="comment">/* Output Compare 1 Preload enable */</span>
<a name="l03732"></a>03732 
<a name="l03733"></a>03733 <span class="preprocessor">#define  TIM_CCMR1_OC1M                      ((u16)0x0070)            </span><span class="comment">/* OC1M[2:0] bits (Output Compare 1 Mode) */</span>
<a name="l03734"></a>03734 <span class="preprocessor">#define  TIM_CCMR1_OC1M_0                    ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03735"></a>03735 <span class="preprocessor">#define  TIM_CCMR1_OC1M_1                    ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03736"></a>03736 <span class="preprocessor">#define  TIM_CCMR1_OC1M_2                    ((u16)0x0040)            </span><span class="comment">/* Bit 2 */</span>
<a name="l03737"></a>03737 
<a name="l03738"></a>03738 <span class="preprocessor">#define  TIM_CCMR1_OC1CE                     ((u16)0x0080)            </span><span class="comment">/* Output Compare 1Clear Enable */</span>
<a name="l03739"></a>03739 
<a name="l03740"></a>03740 <span class="preprocessor">#define  TIM_CCMR1_CC2S                      ((u16)0x0300)            </span><span class="comment">/* CC2S[1:0] bits (Capture/Compare 2 Selection) */</span>
<a name="l03741"></a>03741 <span class="preprocessor">#define  TIM_CCMR1_CC2S_0                    ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03742"></a>03742 <span class="preprocessor">#define  TIM_CCMR1_CC2S_1                    ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03743"></a>03743 
<a name="l03744"></a>03744 <span class="preprocessor">#define  TIM_CCMR1_OC2FE                     ((u16)0x0400)            </span><span class="comment">/* Output Compare 2 Fast enable */</span>
<a name="l03745"></a>03745 <span class="preprocessor">#define  TIM_CCMR1_OC2PE                     ((u16)0x0800)            </span><span class="comment">/* Output Compare 2 Preload enable */</span>
<a name="l03746"></a>03746 
<a name="l03747"></a>03747 <span class="preprocessor">#define  TIM_CCMR1_OC2M                      ((u16)0x7000)            </span><span class="comment">/* OC2M[2:0] bits (Output Compare 2 Mode) */</span>
<a name="l03748"></a>03748 <span class="preprocessor">#define  TIM_CCMR1_OC2M_0                    ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03749"></a>03749 <span class="preprocessor">#define  TIM_CCMR1_OC2M_1                    ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03750"></a>03750 <span class="preprocessor">#define  TIM_CCMR1_OC2M_2                    ((u16)0x4000)            </span><span class="comment">/* Bit 2 */</span>
<a name="l03751"></a>03751 
<a name="l03752"></a>03752 <span class="preprocessor">#define  TIM_CCMR1_OC2CE                     ((u16)0x8000)            </span><span class="comment">/* Output Compare 2 Clear Enable */</span>
<a name="l03753"></a>03753 
<a name="l03754"></a>03754 <span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l03755"></a>03755 
<a name="l03756"></a>03756 <span class="preprocessor">#define  TIM_CCMR1_IC1PSC                    ((u16)0x000C)            </span><span class="comment">/* IC1PSC[1:0] bits (Input Capture 1 Prescaler) */</span>
<a name="l03757"></a>03757 <span class="preprocessor">#define  TIM_CCMR1_IC1PSC_0                  ((u16)0x0004)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03758"></a>03758 <span class="preprocessor">#define  TIM_CCMR1_IC1PSC_1                  ((u16)0x0008)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03759"></a>03759 
<a name="l03760"></a>03760 <span class="preprocessor">#define  TIM_CCMR1_IC1F                      ((u16)0x00F0)            </span><span class="comment">/* IC1F[3:0] bits (Input Capture 1 Filter) */</span>
<a name="l03761"></a>03761 <span class="preprocessor">#define  TIM_CCMR1_IC1F_0                    ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03762"></a>03762 <span class="preprocessor">#define  TIM_CCMR1_IC1F_1                    ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03763"></a>03763 <span class="preprocessor">#define  TIM_CCMR1_IC1F_2                    ((u16)0x0040)            </span><span class="comment">/* Bit 2 */</span>
<a name="l03764"></a>03764 <span class="preprocessor">#define  TIM_CCMR1_IC1F_3                    ((u16)0x0080)            </span><span class="comment">/* Bit 3 */</span>
<a name="l03765"></a>03765 
<a name="l03766"></a>03766 <span class="preprocessor">#define  TIM_CCMR1_IC2PSC                    ((u16)0x0C00)            </span><span class="comment">/* IC2PSC[1:0] bits (Input Capture 2 Prescaler) */</span>
<a name="l03767"></a>03767 <span class="preprocessor">#define  TIM_CCMR1_IC2PSC_0                  ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03768"></a>03768 <span class="preprocessor">#define  TIM_CCMR1_IC2PSC_1                  ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03769"></a>03769 
<a name="l03770"></a>03770 <span class="preprocessor">#define  TIM_CCMR1_IC2F                      ((u16)0xF000)            </span><span class="comment">/* IC2F[3:0] bits (Input Capture 2 Filter) */</span>
<a name="l03771"></a>03771 <span class="preprocessor">#define  TIM_CCMR1_IC2F_0                    ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03772"></a>03772 <span class="preprocessor">#define  TIM_CCMR1_IC2F_1                    ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03773"></a>03773 <span class="preprocessor">#define  TIM_CCMR1_IC2F_2                    ((u16)0x4000)            </span><span class="comment">/* Bit 2 */</span>
<a name="l03774"></a>03774 <span class="preprocessor">#define  TIM_CCMR1_IC2F_3                    ((u16)0x8000)            </span><span class="comment">/* Bit 3 */</span>
<a name="l03775"></a>03775 
<a name="l03776"></a>03776 
<a name="l03777"></a>03777 <span class="comment">/******************  Bit definition for TIM_CCMR2 register  *******************/</span>
<a name="l03778"></a>03778 <span class="preprocessor">#define  TIM_CCMR2_CC3S                      ((u16)0x0003)            </span><span class="comment">/* CC3S[1:0] bits (Capture/Compare 3 Selection) */</span>
<a name="l03779"></a>03779 <span class="preprocessor">#define  TIM_CCMR2_CC3S_0                    ((u16)0x0001)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03780"></a>03780 <span class="preprocessor">#define  TIM_CCMR2_CC3S_1                    ((u16)0x0002)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03781"></a>03781 
<a name="l03782"></a>03782 <span class="preprocessor">#define  TIM_CCMR2_OC3FE                     ((u16)0x0004)            </span><span class="comment">/* Output Compare 3 Fast enable */</span>
<a name="l03783"></a>03783 <span class="preprocessor">#define  TIM_CCMR2_OC3PE                     ((u16)0x0008)            </span><span class="comment">/* Output Compare 3 Preload enable */</span>
<a name="l03784"></a>03784 
<a name="l03785"></a>03785 <span class="preprocessor">#define  TIM_CCMR2_OC3M                      ((u16)0x0070)            </span><span class="comment">/* OC3M[2:0] bits (Output Compare 3 Mode) */</span>
<a name="l03786"></a>03786 <span class="preprocessor">#define  TIM_CCMR2_OC3M_0                    ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03787"></a>03787 <span class="preprocessor">#define  TIM_CCMR2_OC3M_1                    ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03788"></a>03788 <span class="preprocessor">#define  TIM_CCMR2_OC3M_2                    ((u16)0x0040)            </span><span class="comment">/* Bit 2 */</span>
<a name="l03789"></a>03789 
<a name="l03790"></a>03790 <span class="preprocessor">#define  TIM_CCMR2_OC3CE                     ((u16)0x0080)            </span><span class="comment">/* Output Compare 3 Clear Enable */</span>
<a name="l03791"></a>03791 
<a name="l03792"></a>03792 <span class="preprocessor">#define  TIM_CCMR2_CC4S                      ((u16)0x0300)            </span><span class="comment">/* CC4S[1:0] bits (Capture/Compare 4 Selection) */</span>
<a name="l03793"></a>03793 <span class="preprocessor">#define  TIM_CCMR2_CC4S_0                    ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03794"></a>03794 <span class="preprocessor">#define  TIM_CCMR2_CC4S_1                    ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03795"></a>03795 
<a name="l03796"></a>03796 <span class="preprocessor">#define  TIM_CCMR2_OC4FE                     ((u16)0x0400)            </span><span class="comment">/* Output Compare 4 Fast enable */</span>
<a name="l03797"></a>03797 <span class="preprocessor">#define  TIM_CCMR2_OC4PE                     ((u16)0x0800)            </span><span class="comment">/* Output Compare 4 Preload enable */</span>
<a name="l03798"></a>03798 
<a name="l03799"></a>03799 <span class="preprocessor">#define  TIM_CCMR2_OC4M                      ((u16)0x7000)            </span><span class="comment">/* OC4M[2:0] bits (Output Compare 4 Mode) */</span>
<a name="l03800"></a>03800 <span class="preprocessor">#define  TIM_CCMR2_OC4M_0                    ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03801"></a>03801 <span class="preprocessor">#define  TIM_CCMR2_OC4M_1                    ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03802"></a>03802 <span class="preprocessor">#define  TIM_CCMR2_OC4M_2                    ((u16)0x4000)            </span><span class="comment">/* Bit 2 */</span>
<a name="l03803"></a>03803 
<a name="l03804"></a>03804 <span class="preprocessor">#define  TIM_CCMR2_OC4CE                     ((u16)0x8000)            </span><span class="comment">/* Output Compare 4 Clear Enable */</span>
<a name="l03805"></a>03805 
<a name="l03806"></a>03806 <span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l03807"></a>03807 
<a name="l03808"></a>03808 <span class="preprocessor">#define  TIM_CCMR2_IC3PSC                    ((u16)0x000C)            </span><span class="comment">/* IC3PSC[1:0] bits (Input Capture 3 Prescaler) */</span>
<a name="l03809"></a>03809 <span class="preprocessor">#define  TIM_CCMR2_IC3PSC_0                  ((u16)0x0004)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03810"></a>03810 <span class="preprocessor">#define  TIM_CCMR2_IC3PSC_1                  ((u16)0x0008)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03811"></a>03811 
<a name="l03812"></a>03812 <span class="preprocessor">#define  TIM_CCMR2_IC3F                      ((u16)0x00F0)            </span><span class="comment">/* IC3F[3:0] bits (Input Capture 3 Filter) */</span>
<a name="l03813"></a>03813 <span class="preprocessor">#define  TIM_CCMR2_IC3F_0                    ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03814"></a>03814 <span class="preprocessor">#define  TIM_CCMR2_IC3F_1                    ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03815"></a>03815 <span class="preprocessor">#define  TIM_CCMR2_IC3F_2                    ((u16)0x0040)            </span><span class="comment">/* Bit 2 */</span>
<a name="l03816"></a>03816 <span class="preprocessor">#define  TIM_CCMR2_IC3F_3                    ((u16)0x0080)            </span><span class="comment">/* Bit 3 */</span>
<a name="l03817"></a>03817 
<a name="l03818"></a>03818 <span class="preprocessor">#define  TIM_CCMR2_IC4PSC                    ((u16)0x0C00)            </span><span class="comment">/* IC4PSC[1:0] bits (Input Capture 4 Prescaler) */</span>
<a name="l03819"></a>03819 <span class="preprocessor">#define  TIM_CCMR2_IC4PSC_0                  ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03820"></a>03820 <span class="preprocessor">#define  TIM_CCMR2_IC4PSC_1                  ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03821"></a>03821 
<a name="l03822"></a>03822 <span class="preprocessor">#define  TIM_CCMR2_IC4F                      ((u16)0xF000)            </span><span class="comment">/* IC4F[3:0] bits (Input Capture 4 Filter) */</span>
<a name="l03823"></a>03823 <span class="preprocessor">#define  TIM_CCMR2_IC4F_0                    ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03824"></a>03824 <span class="preprocessor">#define  TIM_CCMR2_IC4F_1                    ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03825"></a>03825 <span class="preprocessor">#define  TIM_CCMR2_IC4F_2                    ((u16)0x4000)            </span><span class="comment">/* Bit 2 */</span>
<a name="l03826"></a>03826 <span class="preprocessor">#define  TIM_CCMR2_IC4F_3                    ((u16)0x8000)            </span><span class="comment">/* Bit 3 */</span>
<a name="l03827"></a>03827 
<a name="l03828"></a>03828 
<a name="l03829"></a>03829 <span class="comment">/*******************  Bit definition for TIM_CCER register  *******************/</span>
<a name="l03830"></a>03830 <span class="preprocessor">#define  TIM_CCER_CC1E                       ((u16)0x0001)            </span><span class="comment">/* Capture/Compare 1 output enable */</span>
<a name="l03831"></a>03831 <span class="preprocessor">#define  TIM_CCER_CC1P                       ((u16)0x0002)            </span><span class="comment">/* Capture/Compare 1 output Polarity */</span>
<a name="l03832"></a>03832 <span class="preprocessor">#define  TIM_CCER_CC1NE                      ((u16)0x0004)            </span><span class="comment">/* Capture/Compare 1 Complementary output enable */</span>
<a name="l03833"></a>03833 <span class="preprocessor">#define  TIM_CCER_CC1NP                      ((u16)0x0008)            </span><span class="comment">/* Capture/Compare 1 Complementary output Polarity */</span>
<a name="l03834"></a>03834 <span class="preprocessor">#define  TIM_CCER_CC2E                       ((u16)0x0010)            </span><span class="comment">/* Capture/Compare 2 output enable */</span>
<a name="l03835"></a>03835 <span class="preprocessor">#define  TIM_CCER_CC2P                       ((u16)0x0020)            </span><span class="comment">/* Capture/Compare 2 output Polarity */</span>
<a name="l03836"></a>03836 <span class="preprocessor">#define  TIM_CCER_CC2NE                      ((u16)0x0040)            </span><span class="comment">/* Capture/Compare 2 Complementary output enable */</span>
<a name="l03837"></a>03837 <span class="preprocessor">#define  TIM_CCER_CC2NP                      ((u16)0x0080)            </span><span class="comment">/* Capture/Compare 2 Complementary output Polarity */</span>
<a name="l03838"></a>03838 <span class="preprocessor">#define  TIM_CCER_CC3E                       ((u16)0x0100)            </span><span class="comment">/* Capture/Compare 3 output enable */</span>
<a name="l03839"></a>03839 <span class="preprocessor">#define  TIM_CCER_CC3P                       ((u16)0x0200)            </span><span class="comment">/* Capture/Compare 3 output Polarity */</span>
<a name="l03840"></a>03840 <span class="preprocessor">#define  TIM_CCER_CC3NE                      ((u16)0x0400)            </span><span class="comment">/* Capture/Compare 3 Complementary output enable */</span>
<a name="l03841"></a>03841 <span class="preprocessor">#define  TIM_CCER_CC3NP                      ((u16)0x0800)            </span><span class="comment">/* Capture/Compare 3 Complementary output Polarity */</span>
<a name="l03842"></a>03842 <span class="preprocessor">#define  TIM_CCER_CC4E                       ((u16)0x1000)            </span><span class="comment">/* Capture/Compare 4 output enable */</span>
<a name="l03843"></a>03843 <span class="preprocessor">#define  TIM_CCER_CC4P                       ((u16)0x2000)            </span><span class="comment">/* Capture/Compare 4 output Polarity */</span>
<a name="l03844"></a>03844 
<a name="l03845"></a>03845 
<a name="l03846"></a>03846 <span class="comment">/*******************  Bit definition for TIM_CNT register  ********************/</span>
<a name="l03847"></a>03847 <span class="preprocessor">#define  TIM_CNT_CNT                         ((u16)0xFFFF)            </span><span class="comment">/* Counter Value */</span>
<a name="l03848"></a>03848 
<a name="l03849"></a>03849 
<a name="l03850"></a>03850 <span class="comment">/*******************  Bit definition for TIM_PSC register  ********************/</span>
<a name="l03851"></a>03851 <span class="preprocessor">#define  TIM_PSC_PSC                         ((u16)0xFFFF)            </span><span class="comment">/* Prescaler Value */</span>
<a name="l03852"></a>03852 
<a name="l03853"></a>03853 
<a name="l03854"></a>03854 <span class="comment">/*******************  Bit definition for TIM_ARR register  ********************/</span>
<a name="l03855"></a>03855 <span class="preprocessor">#define  TIM_ARR_ARR                         ((u16)0xFFFF)            </span><span class="comment">/* actual auto-reload Value */</span>
<a name="l03856"></a>03856 
<a name="l03857"></a>03857 
<a name="l03858"></a>03858 <span class="comment">/*******************  Bit definition for TIM_RCR register  ********************/</span>
<a name="l03859"></a>03859 <span class="preprocessor">#define  TIM_RCR_REP                         ((u8)0xFF)               </span><span class="comment">/* Repetition Counter Value */</span>
<a name="l03860"></a>03860 
<a name="l03861"></a>03861 
<a name="l03862"></a>03862 <span class="comment">/*******************  Bit definition for TIM_CCR1 register  *******************/</span>
<a name="l03863"></a>03863 <span class="preprocessor">#define  TIM_CCR1_CCR1                       ((u16)0xFFFF)            </span><span class="comment">/* Capture/Compare 1 Value */</span>
<a name="l03864"></a>03864 
<a name="l03865"></a>03865 
<a name="l03866"></a>03866 <span class="comment">/*******************  Bit definition for TIM_CCR2 register  *******************/</span>
<a name="l03867"></a>03867 <span class="preprocessor">#define  TIM_CCR2_CCR2                       ((u16)0xFFFF)            </span><span class="comment">/* Capture/Compare 2 Value */</span>
<a name="l03868"></a>03868 
<a name="l03869"></a>03869 
<a name="l03870"></a>03870 <span class="comment">/*******************  Bit definition for TIM_CCR3 register  *******************/</span>
<a name="l03871"></a>03871 <span class="preprocessor">#define  TIM_CCR3_CCR3                       ((u16)0xFFFF)            </span><span class="comment">/* Capture/Compare 3 Value */</span>
<a name="l03872"></a>03872 
<a name="l03873"></a>03873 
<a name="l03874"></a>03874 <span class="comment">/*******************  Bit definition for TIM_CCR4 register  *******************/</span>
<a name="l03875"></a>03875 <span class="preprocessor">#define  TIM_CCR4_CCR4                       ((u16)0xFFFF)            </span><span class="comment">/* Capture/Compare 4 Value */</span>
<a name="l03876"></a>03876 
<a name="l03877"></a>03877 
<a name="l03878"></a>03878 <span class="comment">/*******************  Bit definition for TIM_BDTR register  *******************/</span>
<a name="l03879"></a>03879 <span class="preprocessor">#define  TIM_BDTR_DTG                        ((u16)0x00FF)            </span><span class="comment">/* DTG[0:7] bits (Dead-Time Generator set-up) */</span>
<a name="l03880"></a>03880 <span class="preprocessor">#define  TIM_BDTR_DTG_0                      ((u16)0x0001)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03881"></a>03881 <span class="preprocessor">#define  TIM_BDTR_DTG_1                      ((u16)0x0002)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03882"></a>03882 <span class="preprocessor">#define  TIM_BDTR_DTG_2                      ((u16)0x0004)            </span><span class="comment">/* Bit 2 */</span>
<a name="l03883"></a>03883 <span class="preprocessor">#define  TIM_BDTR_DTG_3                      ((u16)0x0008)            </span><span class="comment">/* Bit 3 */</span>
<a name="l03884"></a>03884 <span class="preprocessor">#define  TIM_BDTR_DTG_4                      ((u16)0x0010)            </span><span class="comment">/* Bit 4 */</span>
<a name="l03885"></a>03885 <span class="preprocessor">#define  TIM_BDTR_DTG_5                      ((u16)0x0020)            </span><span class="comment">/* Bit 5 */</span>
<a name="l03886"></a>03886 <span class="preprocessor">#define  TIM_BDTR_DTG_6                      ((u16)0x0040)            </span><span class="comment">/* Bit 6 */</span>
<a name="l03887"></a>03887 <span class="preprocessor">#define  TIM_BDTR_DTG_7                      ((u16)0x0080)            </span><span class="comment">/* Bit 7 */</span>
<a name="l03888"></a>03888 
<a name="l03889"></a>03889 <span class="preprocessor">#define  TIM_BDTR_LOCK                       ((u16)0x0300)            </span><span class="comment">/* LOCK[1:0] bits (Lock Configuration) */</span>
<a name="l03890"></a>03890 <span class="preprocessor">#define  TIM_BDTR_LOCK_0                     ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03891"></a>03891 <span class="preprocessor">#define  TIM_BDTR_LOCK_1                     ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03892"></a>03892 
<a name="l03893"></a>03893 <span class="preprocessor">#define  TIM_BDTR_OSSI                       ((u16)0x0400)            </span><span class="comment">/* Off-State Selection for Idle mode */</span>
<a name="l03894"></a>03894 <span class="preprocessor">#define  TIM_BDTR_OSSR                       ((u16)0x0800)            </span><span class="comment">/* Off-State Selection for Run mode */</span>
<a name="l03895"></a>03895 <span class="preprocessor">#define  TIM_BDTR_BKE                        ((u16)0x1000)            </span><span class="comment">/* Break enable */</span>
<a name="l03896"></a>03896 <span class="preprocessor">#define  TIM_BDTR_BKP                        ((u16)0x2000)            </span><span class="comment">/* Break Polarity */</span>
<a name="l03897"></a>03897 <span class="preprocessor">#define  TIM_BDTR_AOE                        ((u16)0x4000)            </span><span class="comment">/* Automatic Output enable */</span>
<a name="l03898"></a>03898 <span class="preprocessor">#define  TIM_BDTR_MOE                        ((u16)0x8000)            </span><span class="comment">/* Main Output enable */</span>
<a name="l03899"></a>03899 
<a name="l03900"></a>03900 
<a name="l03901"></a>03901 <span class="comment">/*******************  Bit definition for TIM_DCR register  ********************/</span>
<a name="l03902"></a>03902 <span class="preprocessor">#define  TIM_DCR_DBA                         ((u16)0x001F)            </span><span class="comment">/* DBA[4:0] bits (DMA Base Address) */</span>
<a name="l03903"></a>03903 <span class="preprocessor">#define  TIM_DCR_DBA_0                       ((u16)0x0001)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03904"></a>03904 <span class="preprocessor">#define  TIM_DCR_DBA_1                       ((u16)0x0002)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03905"></a>03905 <span class="preprocessor">#define  TIM_DCR_DBA_2                       ((u16)0x0004)            </span><span class="comment">/* Bit 2 */</span>
<a name="l03906"></a>03906 <span class="preprocessor">#define  TIM_DCR_DBA_3                       ((u16)0x0008)            </span><span class="comment">/* Bit 3 */</span>
<a name="l03907"></a>03907 <span class="preprocessor">#define  TIM_DCR_DBA_4                       ((u16)0x0010)            </span><span class="comment">/* Bit 4 */</span>
<a name="l03908"></a>03908 
<a name="l03909"></a>03909 <span class="preprocessor">#define  TIM_DCR_DBL                         ((u16)0x1F00)            </span><span class="comment">/* DBL[4:0] bits (DMA Burst Length) */</span>
<a name="l03910"></a>03910 <span class="preprocessor">#define  TIM_DCR_DBL_0                       ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span>
<a name="l03911"></a>03911 <span class="preprocessor">#define  TIM_DCR_DBL_1                       ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span>
<a name="l03912"></a>03912 <span class="preprocessor">#define  TIM_DCR_DBL_2                       ((u16)0x0400)            </span><span class="comment">/* Bit 2 */</span>
<a name="l03913"></a>03913 <span class="preprocessor">#define  TIM_DCR_DBL_3                       ((u16)0x0800)            </span><span class="comment">/* Bit 3 */</span>
<a name="l03914"></a>03914 <span class="preprocessor">#define  TIM_DCR_DBL_4                       ((u16)0x1000)            </span><span class="comment">/* Bit 4 */</span>
<a name="l03915"></a>03915 
<a name="l03916"></a>03916 
<a name="l03917"></a>03917 <span class="comment">/*******************  Bit definition for TIM_DMAR register  *******************/</span>
<a name="l03918"></a>03918 <span class="preprocessor">#define  TIM_DMAR_DMAB                       ((u16)0xFFFF)            </span><span class="comment">/* DMA register for burst accesses */</span>
<a name="l03919"></a>03919 
<a name="l03920"></a>03920 
<a name="l03921"></a>03921 
<a name="l03922"></a>03922 <span class="comment">/******************************************************************************/</span>
<a name="l03923"></a>03923 <span class="comment">/*                                                                            */</span>
<a name="l03924"></a>03924 <span class="comment">/*                             Real-Time Clock                                */</span>
<a name="l03925"></a>03925 <span class="comment">/*                                                                            */</span>
<a name="l03926"></a>03926 <span class="comment">/******************************************************************************/</span>
<a name="l03927"></a>03927 
<a name="l03928"></a>03928 <span class="comment">/*******************  Bit definition for RTC_CRH register  ********************/</span>
<a name="l03929"></a>03929 <span class="preprocessor">#define  RTC_CRH_SECIE                       ((u8)0x01)               </span><span class="comment">/* Second Interrupt Enable */</span>
<a name="l03930"></a>03930 <span class="preprocessor">#define  RTC_CRH_ALRIE                       ((u8)0x02)               </span><span class="comment">/* Alarm Interrupt Enable */</span>
<a name="l03931"></a>03931 <span class="preprocessor">#define  RTC_CRH_OWIE                        ((u8)0x04)               </span><span class="comment">/* OverfloW Interrupt Enable */</span>
<a name="l03932"></a>03932 
<a name="l03933"></a>03933 
<a name="l03934"></a>03934 <span class="comment">/*******************  Bit definition for RTC_CRL register  ********************/</span>
<a name="l03935"></a>03935 <span class="preprocessor">#define  RTC_CRL_SECF                        ((u8)0x01)               </span><span class="comment">/* Second Flag */</span>
<a name="l03936"></a>03936 <span class="preprocessor">#define  RTC_CRL_ALRF                        ((u8)0x02)               </span><span class="comment">/* Alarm Flag */</span>
<a name="l03937"></a>03937 <span class="preprocessor">#define  RTC_CRL_OWF                         ((u8)0x04)               </span><span class="comment">/* OverfloW Flag */</span>
<a name="l03938"></a>03938 <span class="preprocessor">#define  RTC_CRL_RSF                         ((u8)0x08)               </span><span class="comment">/* Registers Synchronized Flag */</span>
<a name="l03939"></a>03939 <span class="preprocessor">#define  RTC_CRL_CNF                         ((u8)0x10)               </span><span class="comment">/* Configuration Flag */</span>
<a name="l03940"></a>03940 <span class="preprocessor">#define  RTC_CRL_RTOFF                       ((u8)0x20)               </span><span class="comment">/* RTC operation OFF */</span>
<a name="l03941"></a>03941 
<a name="l03942"></a>03942 
<a name="l03943"></a>03943 <span class="comment">/*******************  Bit definition for RTC_PRLH register  *******************/</span>
<a name="l03944"></a>03944 <span class="preprocessor">#define  RTC_PRLH_PRL                        ((u16)0x000F)            </span><span class="comment">/* RTC Prescaler Reload Value High */</span>
<a name="l03945"></a>03945 
<a name="l03946"></a>03946 
<a name="l03947"></a>03947 <span class="comment">/*******************  Bit definition for RTC_PRLL register  *******************/</span>
<a name="l03948"></a>03948 <span class="preprocessor">#define  RTC_PRLL_PRL                        ((u16)0xFFFF)            </span><span class="comment">/* RTC Prescaler Reload Value Low */</span>
<a name="l03949"></a>03949 
<a name="l03950"></a>03950 
<a name="l03951"></a>03951 <span class="comment">/*******************  Bit definition for RTC_DIVH register  *******************/</span>
<a name="l03952"></a>03952 <span class="preprocessor">#define  RTC_DIVH_RTC_DIV                    ((u16)0x000F)            </span><span class="comment">/* RTC Clock Divider High */</span>
<a name="l03953"></a>03953 
<a name="l03954"></a>03954 
<a name="l03955"></a>03955 <span class="comment">/*******************  Bit definition for RTC_DIVL register  *******************/</span>
<a name="l03956"></a>03956 <span class="preprocessor">#define  RTC_DIVL_RTC_DIV                    ((u16)0xFFFF)            </span><span class="comment">/* RTC Clock Divider Low */</span>
<a name="l03957"></a>03957 
<a name="l03958"></a>03958 
<a name="l03959"></a>03959 <span class="comment">/*******************  Bit definition for RTC_CNTH register  *******************/</span>
<a name="l03960"></a>03960 <span class="preprocessor">#define  RTC_CNTH_RTC_CNT                    ((u16)0xFFFF)            </span><span class="comment">/* RTC Counter High */</span>
<a name="l03961"></a>03961 
<a name="l03962"></a>03962 
<a name="l03963"></a>03963 <span class="comment">/*******************  Bit definition for RTC_CNTL register  *******************/</span>
<a name="l03964"></a>03964 <span class="preprocessor">#define  RTC_CNTL_RTC_CNT                    ((u16)0xFFFF)            </span><span class="comment">/* RTC Counter Low */</span>
<a name="l03965"></a>03965 
<a name="l03966"></a>03966 
<a name="l03967"></a>03967 <span class="comment">/*******************  Bit definition for RTC_ALRH register  *******************/</span>
<a name="l03968"></a>03968 <span class="preprocessor">#define  RTC_ALRH_RTC_ALR                    ((u16)0xFFFF)            </span><span class="comment">/* RTC Alarm High */</span>
<a name="l03969"></a>03969 
<a name="l03970"></a>03970 
<a name="l03971"></a>03971 <span class="comment">/*******************  Bit definition for RTC_ALRL register  *******************/</span>
<a name="l03972"></a>03972 <span class="preprocessor">#define  RTC_ALRL_RTC_ALR                    ((u16)0xFFFF)            </span><span class="comment">/* RTC Alarm Low */</span>
<a name="l03973"></a>03973 
<a name="l03974"></a>03974 
<a name="l03975"></a>03975 
<a name="l03976"></a>03976 <span class="comment">/******************************************************************************/</span>
<a name="l03977"></a>03977 <span class="comment">/*                                                                            */</span>
<a name="l03978"></a>03978 <span class="comment">/*                           Independent WATCHDOG                             */</span>
<a name="l03979"></a>03979 <span class="comment">/*                                                                            */</span>
<a name="l03980"></a>03980 <span class="comment">/******************************************************************************/</span>
<a name="l03981"></a>03981 
<a name="l03982"></a>03982 <span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span>
<a name="l03983"></a>03983 <span class="preprocessor">#define  IWDG_KR_KEY                         ((u16)0xFFFF)            </span><span class="comment">/* Key value (write only, read 0000h) */</span>
<a name="l03984"></a>03984 
<a name="l03985"></a>03985 
<a name="l03986"></a>03986 <span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span>
<a name="l03987"></a>03987 <span class="preprocessor">#define  IWDG_PR_PR                          ((u8)0x07)               </span><span class="comment">/* PR[2:0] (Prescaler divider) */</span>
<a name="l03988"></a>03988 <span class="preprocessor">#define  IWDG_PR_PR_0                        ((u8)0x01)               </span><span class="comment">/* Bit 0 */</span>
<a name="l03989"></a>03989 <span class="preprocessor">#define  IWDG_PR_PR_1                        ((u8)0x02)               </span><span class="comment">/* Bit 1 */</span>
<a name="l03990"></a>03990 <span class="preprocessor">#define  IWDG_PR_PR_2                        ((u8)0x04)               </span><span class="comment">/* Bit 2 */</span>
<a name="l03991"></a>03991 
<a name="l03992"></a>03992 
<a name="l03993"></a>03993 <span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span>
<a name="l03994"></a>03994 <span class="preprocessor">#define  IWDG_RLR_RL                         ((u16)0x0FFF)            </span><span class="comment">/* Watchdog counter reload value */</span>
<a name="l03995"></a>03995 
<a name="l03996"></a>03996 
<a name="l03997"></a>03997 <span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span>
<a name="l03998"></a>03998 <span class="preprocessor">#define  IWDG_SR_PVU                         ((u8)0x01)               </span><span class="comment">/* Watchdog prescaler value update */</span>
<a name="l03999"></a>03999 <span class="preprocessor">#define  IWDG_SR_RVU                         ((u8)0x02)               </span><span class="comment">/* Watchdog counter reload value update */</span>
<a name="l04000"></a>04000 
<a name="l04001"></a>04001 
<a name="l04002"></a>04002 
<a name="l04003"></a>04003 <span class="comment">/******************************************************************************/</span>
<a name="l04004"></a>04004 <span class="comment">/*                                                                            */</span>
<a name="l04005"></a>04005 <span class="comment">/*                            Window WATCHDOG                                 */</span>
<a name="l04006"></a>04006 <span class="comment">/*                                                                            */</span>
<a name="l04007"></a>04007 <span class="comment">/******************************************************************************/</span>
<a name="l04008"></a>04008 
<a name="l04009"></a>04009 <span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span>
<a name="l04010"></a>04010 <span class="preprocessor">#define  WWDG_CR_T                           ((u8)0x7F)               </span><span class="comment">/* T[6:0] bits (7-Bit counter (MSB to LSB)) */</span>
<a name="l04011"></a>04011 <span class="preprocessor">#define  WWDG_CR_T0                          ((u8)0x01)               </span><span class="comment">/* Bit 0 */</span>
<a name="l04012"></a>04012 <span class="preprocessor">#define  WWDG_CR_T1                          ((u8)0x02)               </span><span class="comment">/* Bit 1 */</span>
<a name="l04013"></a>04013 <span class="preprocessor">#define  WWDG_CR_T2                          ((u8)0x04)               </span><span class="comment">/* Bit 2 */</span>
<a name="l04014"></a>04014 <span class="preprocessor">#define  WWDG_CR_T3                          ((u8)0x08)               </span><span class="comment">/* Bit 3 */</span>
<a name="l04015"></a>04015 <span class="preprocessor">#define  WWDG_CR_T4                          ((u8)0x10)               </span><span class="comment">/* Bit 4 */</span>
<a name="l04016"></a>04016 <span class="preprocessor">#define  WWDG_CR_T5                          ((u8)0x20)               </span><span class="comment">/* Bit 5 */</span>
<a name="l04017"></a>04017 <span class="preprocessor">#define  WWDG_CR_T6                          ((u8)0x40)               </span><span class="comment">/* Bit 6 */</span>
<a name="l04018"></a>04018 
<a name="l04019"></a>04019 <span class="preprocessor">#define  WWDG_CR_WDGA                        ((u8)0x80)               </span><span class="comment">/* Activation bit */</span>
<a name="l04020"></a>04020 
<a name="l04021"></a>04021 
<a name="l04022"></a>04022 <span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span>
<a name="l04023"></a>04023 <span class="preprocessor">#define  WWDG_CFR_W                          ((u16)0x007F)            </span><span class="comment">/* W[6:0] bits (7-bit window value) */</span>
<a name="l04024"></a>04024 <span class="preprocessor">#define  WWDG_CFR_W0                         ((u16)0x0001)            </span><span class="comment">/* Bit 0 */</span>
<a name="l04025"></a>04025 <span class="preprocessor">#define  WWDG_CFR_W1                         ((u16)0x0002)            </span><span class="comment">/* Bit 1 */</span>
<a name="l04026"></a>04026 <span class="preprocessor">#define  WWDG_CFR_W2                         ((u16)0x0004)            </span><span class="comment">/* Bit 2 */</span>
<a name="l04027"></a>04027 <span class="preprocessor">#define  WWDG_CFR_W3                         ((u16)0x0008)            </span><span class="comment">/* Bit 3 */</span>
<a name="l04028"></a>04028 <span class="preprocessor">#define  WWDG_CFR_W4                         ((u16)0x0010)            </span><span class="comment">/* Bit 4 */</span>
<a name="l04029"></a>04029 <span class="preprocessor">#define  WWDG_CFR_W5                         ((u16)0x0020)            </span><span class="comment">/* Bit 5 */</span>
<a name="l04030"></a>04030 <span class="preprocessor">#define  WWDG_CFR_W6                         ((u16)0x0040)            </span><span class="comment">/* Bit 6 */</span>
<a name="l04031"></a>04031 
<a name="l04032"></a>04032 <span class="preprocessor">#define  WWDG_CFR_WDGTB                      ((u16)0x0180)            </span><span class="comment">/* WDGTB[1:0] bits (Timer Base) */</span>
<a name="l04033"></a>04033 <span class="preprocessor">#define  WWDG_CFR_WDGTB0                     ((u16)0x0080)            </span><span class="comment">/* Bit 0 */</span>
<a name="l04034"></a>04034 <span class="preprocessor">#define  WWDG_CFR_WDGTB1                     ((u16)0x0100)            </span><span class="comment">/* Bit 1 */</span>
<a name="l04035"></a>04035 
<a name="l04036"></a>04036 <span class="preprocessor">#define  WWDG_CFR_EWI                        ((u16)0x0200)            </span><span class="comment">/* Early Wakeup Interrupt */</span>
<a name="l04037"></a>04037 
<a name="l04038"></a>04038 
<a name="l04039"></a>04039 <span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span>
<a name="l04040"></a>04040 <span class="preprocessor">#define  WWDG_SR_EWIF                        ((u8)0x01)               </span><span class="comment">/* Early Wakeup Interrupt Flag */</span>
<a name="l04041"></a>04041 
<a name="l04042"></a>04042 
<a name="l04043"></a>04043 
<a name="l04044"></a>04044 <span class="comment">/******************************************************************************/</span>
<a name="l04045"></a>04045 <span class="comment">/*                                                                            */</span>
<a name="l04046"></a>04046 <span class="comment">/*                       Flexible Static Memory Controller                    */</span>
<a name="l04047"></a>04047 <span class="comment">/*                                                                            */</span>
<a name="l04048"></a>04048 <span class="comment">/******************************************************************************/</span>
<a name="l04049"></a>04049 
<a name="l04050"></a>04050 <span class="comment">/******************  Bit definition for FSMC_BCR1 register  *******************/</span>
<a name="l04051"></a>04051 <span class="preprocessor">#define  FSMC_BCR1_MBKEN                     ((u32)0x00000001)        </span><span class="comment">/* Memory bank enable bit */</span>
<a name="l04052"></a>04052 <span class="preprocessor">#define  FSMC_BCR1_MUXEN                     ((u32)0x00000002)        </span><span class="comment">/* Address/data multiplexing enable bit */</span>
<a name="l04053"></a>04053 
<a name="l04054"></a>04054 <span class="preprocessor">#define  FSMC_BCR1_MTYP                      ((u32)0x0000000C)        </span><span class="comment">/* MTYP[1:0] bits (Memory type) */</span>
<a name="l04055"></a>04055 <span class="preprocessor">#define  FSMC_BCR1_MTYP_0                    ((u32)0x00000004)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04056"></a>04056 <span class="preprocessor">#define  FSMC_BCR1_MTYP_1                    ((u32)0x00000008)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04057"></a>04057 
<a name="l04058"></a>04058 <span class="preprocessor">#define  FSMC_BCR1_MWID                      ((u32)0x00000030)        </span><span class="comment">/* MWID[1:0] bits (Memory data bus width) */</span>
<a name="l04059"></a>04059 <span class="preprocessor">#define  FSMC_BCR1_MWID_0                    ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04060"></a>04060 <span class="preprocessor">#define  FSMC_BCR1_MWID_1                    ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04061"></a>04061 
<a name="l04062"></a>04062 <span class="preprocessor">#define  FSMC_BCR1_FACCEN                    ((u32)0x00000040)        </span><span class="comment">/* Flash access enable */</span>
<a name="l04063"></a>04063 <span class="preprocessor">#define  FSMC_BCR1_BURSTEN                   ((u32)0x00000100)        </span><span class="comment">/* Burst enable bit */</span>
<a name="l04064"></a>04064 <span class="preprocessor">#define  FSMC_BCR1_WAITPOL                   ((u32)0x00000200)        </span><span class="comment">/* Wait signal polarity bit */</span>
<a name="l04065"></a>04065 <span class="preprocessor">#define  FSMC_BCR1_WRAPMOD                   ((u32)0x00000400)        </span><span class="comment">/* Wrapped burst mode support */</span>
<a name="l04066"></a>04066 <span class="preprocessor">#define  FSMC_BCR1_WAITCFG                   ((u32)0x00000800)        </span><span class="comment">/* Wait timing configuration */</span>
<a name="l04067"></a>04067 <span class="preprocessor">#define  FSMC_BCR1_WREN                      ((u32)0x00001000)        </span><span class="comment">/* Write enable bit */</span>
<a name="l04068"></a>04068 <span class="preprocessor">#define  FSMC_BCR1_WAITEN                    ((u32)0x00002000)        </span><span class="comment">/* Wait enable bit */</span>
<a name="l04069"></a>04069 <span class="preprocessor">#define  FSMC_BCR1_EXTMOD                    ((u32)0x00004000)        </span><span class="comment">/* Extended mode enable */</span>
<a name="l04070"></a>04070 <span class="preprocessor">#define  FSMC_BCR1_CBURSTRW                  ((u32)0x00080000)        </span><span class="comment">/* Write burst enable */</span>
<a name="l04071"></a>04071 
<a name="l04072"></a>04072 
<a name="l04073"></a>04073 <span class="comment">/******************  Bit definition for FSMC_BCR2 register  *******************/</span>
<a name="l04074"></a>04074 <span class="preprocessor">#define  FSMC_BCR2_MBKEN                     ((u32)0x00000001)        </span><span class="comment">/* Memory bank enable bit */</span>
<a name="l04075"></a>04075 <span class="preprocessor">#define  FSMC_BCR2_MUXEN                     ((u32)0x00000002)        </span><span class="comment">/* Address/data multiplexing enable bit */</span>
<a name="l04076"></a>04076 
<a name="l04077"></a>04077 <span class="preprocessor">#define  FSMC_BCR2_MTYP                      ((u32)0x0000000C)        </span><span class="comment">/* MTYP[1:0] bits (Memory type) */</span>
<a name="l04078"></a>04078 <span class="preprocessor">#define  FSMC_BCR2_MTYP_0                    ((u32)0x00000004)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04079"></a>04079 <span class="preprocessor">#define  FSMC_BCR2_MTYP_1                    ((u32)0x00000008)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04080"></a>04080 
<a name="l04081"></a>04081 <span class="preprocessor">#define  FSMC_BCR2_MWID                      ((u32)0x00000030)        </span><span class="comment">/* MWID[1:0] bits (Memory data bus width) */</span>
<a name="l04082"></a>04082 <span class="preprocessor">#define  FSMC_BCR2_MWID_0                    ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04083"></a>04083 <span class="preprocessor">#define  FSMC_BCR2_MWID_1                    ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04084"></a>04084 
<a name="l04085"></a>04085 <span class="preprocessor">#define  FSMC_BCR2_FACCEN                    ((u32)0x00000040)        </span><span class="comment">/* Flash access enable */</span>
<a name="l04086"></a>04086 <span class="preprocessor">#define  FSMC_BCR2_BURSTEN                   ((u32)0x00000100)        </span><span class="comment">/* Burst enable bit */</span>
<a name="l04087"></a>04087 <span class="preprocessor">#define  FSMC_BCR2_WAITPOL                   ((u32)0x00000200)        </span><span class="comment">/* Wait signal polarity bit */</span>
<a name="l04088"></a>04088 <span class="preprocessor">#define  FSMC_BCR2_WRAPMOD                   ((u32)0x00000400)        </span><span class="comment">/* Wrapped burst mode support */</span>
<a name="l04089"></a>04089 <span class="preprocessor">#define  FSMC_BCR2_WAITCFG                   ((u32)0x00000800)        </span><span class="comment">/* Wait timing configuration */</span>
<a name="l04090"></a>04090 <span class="preprocessor">#define  FSMC_BCR2_WREN                      ((u32)0x00001000)        </span><span class="comment">/* Write enable bit */</span>
<a name="l04091"></a>04091 <span class="preprocessor">#define  FSMC_BCR2_WAITEN                    ((u32)0x00002000)        </span><span class="comment">/* Wait enable bit */</span>
<a name="l04092"></a>04092 <span class="preprocessor">#define  FSMC_BCR2_EXTMOD                    ((u32)0x00004000)        </span><span class="comment">/* Extended mode enable */</span>
<a name="l04093"></a>04093 <span class="preprocessor">#define  FSMC_BCR2_CBURSTRW                  ((u32)0x00080000)        </span><span class="comment">/* Write burst enable */</span>
<a name="l04094"></a>04094 
<a name="l04095"></a>04095 
<a name="l04096"></a>04096 <span class="comment">/******************  Bit definition for FSMC_BCR3 register  *******************/</span>
<a name="l04097"></a>04097 <span class="preprocessor">#define  FSMC_BCR3_MBKEN                     ((u32)0x00000001)        </span><span class="comment">/* Memory bank enable bit */</span>
<a name="l04098"></a>04098 <span class="preprocessor">#define  FSMC_BCR3_MUXEN                     ((u32)0x00000002)        </span><span class="comment">/* Address/data multiplexing enable bit */</span>
<a name="l04099"></a>04099 
<a name="l04100"></a>04100 <span class="preprocessor">#define  FSMC_BCR3_MTYP                      ((u32)0x0000000C)        </span><span class="comment">/* MTYP[1:0] bits (Memory type) */</span>
<a name="l04101"></a>04101 <span class="preprocessor">#define  FSMC_BCR3_MTYP_0                    ((u32)0x00000004)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04102"></a>04102 <span class="preprocessor">#define  FSMC_BCR3_MTYP_1                    ((u32)0x00000008)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04103"></a>04103 
<a name="l04104"></a>04104 <span class="preprocessor">#define  FSMC_BCR3_MWID                      ((u32)0x00000030)        </span><span class="comment">/* MWID[1:0] bits (Memory data bus width) */</span>
<a name="l04105"></a>04105 <span class="preprocessor">#define  FSMC_BCR3_MWID_0                    ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04106"></a>04106 <span class="preprocessor">#define  FSMC_BCR3_MWID_1                    ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04107"></a>04107 
<a name="l04108"></a>04108 <span class="preprocessor">#define  FSMC_BCR3_FACCEN                    ((u32)0x00000040)        </span><span class="comment">/* Flash access enable */</span>
<a name="l04109"></a>04109 <span class="preprocessor">#define  FSMC_BCR3_BURSTEN                   ((u32)0x00000100)        </span><span class="comment">/* Burst enable bit */</span>
<a name="l04110"></a>04110 <span class="preprocessor">#define  FSMC_BCR3_WAITPOL                   ((u32)0x00000200)        </span><span class="comment">/* Wait signal polarity bit. */</span>
<a name="l04111"></a>04111 <span class="preprocessor">#define  FSMC_BCR3_WRAPMOD                   ((u32)0x00000400)        </span><span class="comment">/* Wrapped burst mode support */</span>
<a name="l04112"></a>04112 <span class="preprocessor">#define  FSMC_BCR3_WAITCFG                   ((u32)0x00000800)        </span><span class="comment">/* Wait timing configuration */</span>
<a name="l04113"></a>04113 <span class="preprocessor">#define  FSMC_BCR3_WREN                      ((u32)0x00001000)        </span><span class="comment">/* Write enable bit */</span>
<a name="l04114"></a>04114 <span class="preprocessor">#define  FSMC_BCR3_WAITEN                    ((u32)0x00002000)        </span><span class="comment">/* Wait enable bit */</span>
<a name="l04115"></a>04115 <span class="preprocessor">#define  FSMC_BCR3_EXTMOD                    ((u32)0x00004000)        </span><span class="comment">/* Extended mode enable */</span>
<a name="l04116"></a>04116 <span class="preprocessor">#define  FSMC_BCR3_CBURSTRW                  ((u32)0x00080000)        </span><span class="comment">/* Write burst enable */</span>
<a name="l04117"></a>04117 
<a name="l04118"></a>04118 
<a name="l04119"></a>04119 <span class="comment">/******************  Bit definition for FSMC_BCR4 register  *******************/</span>
<a name="l04120"></a>04120 <span class="preprocessor">#define  FSMC_BCR4_MBKEN                     ((u32)0x00000001)        </span><span class="comment">/* Memory bank enable bit */</span>
<a name="l04121"></a>04121 <span class="preprocessor">#define  FSMC_BCR4_MUXEN                     ((u32)0x00000002)        </span><span class="comment">/* Address/data multiplexing enable bit */</span>
<a name="l04122"></a>04122 
<a name="l04123"></a>04123 <span class="preprocessor">#define  FSMC_BCR4_MTYP                      ((u32)0x0000000C)        </span><span class="comment">/* MTYP[1:0] bits (Memory type) */</span>
<a name="l04124"></a>04124 <span class="preprocessor">#define  FSMC_BCR4_MTYP_0                    ((u32)0x00000004)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04125"></a>04125 <span class="preprocessor">#define  FSMC_BCR4_MTYP_1                    ((u32)0x00000008)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04126"></a>04126 
<a name="l04127"></a>04127 <span class="preprocessor">#define  FSMC_BCR4_MWID                      ((u32)0x00000030)        </span><span class="comment">/* MWID[1:0] bits (Memory data bus width) */</span>
<a name="l04128"></a>04128 <span class="preprocessor">#define  FSMC_BCR4_MWID_0                    ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04129"></a>04129 <span class="preprocessor">#define  FSMC_BCR4_MWID_1                    ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04130"></a>04130 
<a name="l04131"></a>04131 <span class="preprocessor">#define  FSMC_BCR4_FACCEN                    ((u32)0x00000040)        </span><span class="comment">/* Flash access enable */</span>
<a name="l04132"></a>04132 <span class="preprocessor">#define  FSMC_BCR4_BURSTEN                   ((u32)0x00000100)        </span><span class="comment">/* Burst enable bit */</span>
<a name="l04133"></a>04133 <span class="preprocessor">#define  FSMC_BCR4_WAITPOL                   ((u32)0x00000200)        </span><span class="comment">/* Wait signal polarity bit */</span>
<a name="l04134"></a>04134 <span class="preprocessor">#define  FSMC_BCR4_WRAPMOD                   ((u32)0x00000400)        </span><span class="comment">/* Wrapped burst mode support */</span>
<a name="l04135"></a>04135 <span class="preprocessor">#define  FSMC_BCR4_WAITCFG                   ((u32)0x00000800)        </span><span class="comment">/* Wait timing configuration */</span>
<a name="l04136"></a>04136 <span class="preprocessor">#define  FSMC_BCR4_WREN                      ((u32)0x00001000)        </span><span class="comment">/* Write enable bit */</span>
<a name="l04137"></a>04137 <span class="preprocessor">#define  FSMC_BCR4_WAITEN                    ((u32)0x00002000)        </span><span class="comment">/* Wait enable bit */</span>
<a name="l04138"></a>04138 <span class="preprocessor">#define  FSMC_BCR4_EXTMOD                    ((u32)0x00004000)        </span><span class="comment">/* Extended mode enable */</span>
<a name="l04139"></a>04139 <span class="preprocessor">#define  FSMC_BCR4_CBURSTRW                  ((u32)0x00080000)        </span><span class="comment">/* Write burst enable */</span>
<a name="l04140"></a>04140 
<a name="l04141"></a>04141 
<a name="l04142"></a>04142 <span class="comment">/******************  Bit definition for FSMC_BTR1 register  ******************/</span>
<a name="l04143"></a>04143 <span class="preprocessor">#define  FSMC_BTR1_ADDSET                    ((u32)0x0000000F)        </span><span class="comment">/* ADDSET[3:0] bits (Address setup phase duration) */</span>
<a name="l04144"></a>04144 <span class="preprocessor">#define  FSMC_BTR1_ADDSET_0                  ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04145"></a>04145 <span class="preprocessor">#define  FSMC_BTR1_ADDSET_1                  ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04146"></a>04146 <span class="preprocessor">#define  FSMC_BTR1_ADDSET_2                  ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04147"></a>04147 <span class="preprocessor">#define  FSMC_BTR1_ADDSET_3                  ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04148"></a>04148 
<a name="l04149"></a>04149 <span class="preprocessor">#define  FSMC_BTR1_ADDHLD                    ((u32)0x000000F0)        </span><span class="comment">/* ADDHLD[3:0] bits (Address-hold phase duration) */</span>
<a name="l04150"></a>04150 <span class="preprocessor">#define  FSMC_BTR1_ADDHLD_0                  ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04151"></a>04151 <span class="preprocessor">#define  FSMC_BTR1_ADDHLD_1                  ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04152"></a>04152 <span class="preprocessor">#define  FSMC_BTR1_ADDHLD_2                  ((u32)0x00000040)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04153"></a>04153 <span class="preprocessor">#define  FSMC_BTR1_ADDHLD_3                  ((u32)0x00000080)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04154"></a>04154 
<a name="l04155"></a>04155 <span class="preprocessor">#define  FSMC_BTR1_DATAST                    ((u32)0x0000FF00)        </span><span class="comment">/* DATAST [3:0] bits (Data-phase duration) */</span>
<a name="l04156"></a>04156 <span class="preprocessor">#define  FSMC_BTR1_DATAST_0                  ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04157"></a>04157 <span class="preprocessor">#define  FSMC_BTR1_DATAST_1                  ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04158"></a>04158 <span class="preprocessor">#define  FSMC_BTR1_DATAST_2                  ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04159"></a>04159 <span class="preprocessor">#define  FSMC_BTR1_DATAST_3                  ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04160"></a>04160 
<a name="l04161"></a>04161 <span class="preprocessor">#define  FSMC_BTR1_BUSTURN                   ((u32)0x000F0000)        </span><span class="comment">/* BUSTURN[3:0] bits (Bus turnaround phase duration) */</span>
<a name="l04162"></a>04162 <span class="preprocessor">#define  FSMC_BTR1_BUSTURN_0                 ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04163"></a>04163 <span class="preprocessor">#define  FSMC_BTR1_BUSTURN_1                 ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04164"></a>04164 <span class="preprocessor">#define  FSMC_BTR1_BUSTURN_2                 ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04165"></a>04165 <span class="preprocessor">#define  FSMC_BTR1_BUSTURN_3                 ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04166"></a>04166 
<a name="l04167"></a>04167 <span class="preprocessor">#define  FSMC_BTR1_CLKDIV                    ((u32)0x00F00000)        </span><span class="comment">/* CLKDIV[3:0] bits (Clock divide ratio) */</span>
<a name="l04168"></a>04168 <span class="preprocessor">#define  FSMC_BTR1_CLKDIV_0                  ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04169"></a>04169 <span class="preprocessor">#define  FSMC_BTR1_CLKDIV_1                  ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04170"></a>04170 <span class="preprocessor">#define  FSMC_BTR1_CLKDIV_2                  ((u32)0x00400000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04171"></a>04171 <span class="preprocessor">#define  FSMC_BTR1_CLKDIV_3                  ((u32)0x00800000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04172"></a>04172 
<a name="l04173"></a>04173 <span class="preprocessor">#define  FSMC_BTR1_DATLAT                    ((u32)0x0F000000)        </span><span class="comment">/* DATLA[3:0] bits (Data latency) */</span>
<a name="l04174"></a>04174 <span class="preprocessor">#define  FSMC_BTR1_DATLAT_0                  ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04175"></a>04175 <span class="preprocessor">#define  FSMC_BTR1_DATLAT_1                  ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04176"></a>04176 <span class="preprocessor">#define  FSMC_BTR1_DATLAT_2                  ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04177"></a>04177 <span class="preprocessor">#define  FSMC_BTR1_DATLAT_3                  ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04178"></a>04178 
<a name="l04179"></a>04179 <span class="preprocessor">#define  FSMC_BTR1_ACCMOD                    ((u32)0x30000000)        </span><span class="comment">/* ACCMOD[1:0] bits (Access mode) */</span>
<a name="l04180"></a>04180 <span class="preprocessor">#define  FSMC_BTR1_ACCMOD_0                  ((u32)0x10000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04181"></a>04181 <span class="preprocessor">#define  FSMC_BTR1_ACCMOD_1                  ((u32)0x20000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04182"></a>04182 
<a name="l04183"></a>04183 
<a name="l04184"></a>04184 <span class="comment">/******************  Bit definition for FSMC_BTR2 register  *******************/</span>
<a name="l04185"></a>04185 <span class="preprocessor">#define  FSMC_BTR2_ADDSET                    ((u32)0x0000000F)        </span><span class="comment">/* ADDSET[3:0] bits (Address setup phase duration) */</span>
<a name="l04186"></a>04186 <span class="preprocessor">#define  FSMC_BTR2_ADDSET_0                  ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04187"></a>04187 <span class="preprocessor">#define  FSMC_BTR2_ADDSET_1                  ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04188"></a>04188 <span class="preprocessor">#define  FSMC_BTR2_ADDSET_2                  ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04189"></a>04189 <span class="preprocessor">#define  FSMC_BTR2_ADDSET_3                  ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04190"></a>04190 
<a name="l04191"></a>04191 <span class="preprocessor">#define  FSMC_BTR2_ADDHLD                    ((u32)0x000000F0)        </span><span class="comment">/* ADDHLD[3:0] bits (Address-hold phase duration) */</span>
<a name="l04192"></a>04192 <span class="preprocessor">#define  FSMC_BTR2_ADDHLD_0                  ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04193"></a>04193 <span class="preprocessor">#define  FSMC_BTR2_ADDHLD_1                  ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04194"></a>04194 <span class="preprocessor">#define  FSMC_BTR2_ADDHLD_2                  ((u32)0x00000040)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04195"></a>04195 <span class="preprocessor">#define  FSMC_BTR2_ADDHLD_3                  ((u32)0x00000080)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04196"></a>04196 
<a name="l04197"></a>04197 <span class="preprocessor">#define  FSMC_BTR2_DATAST                    ((u32)0x0000FF00)        </span><span class="comment">/* DATAST [3:0] bits (Data-phase duration) */</span>
<a name="l04198"></a>04198 <span class="preprocessor">#define  FSMC_BTR2_DATAST_0                  ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04199"></a>04199 <span class="preprocessor">#define  FSMC_BTR2_DATAST_1                  ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04200"></a>04200 <span class="preprocessor">#define  FSMC_BTR2_DATAST_2                  ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04201"></a>04201 <span class="preprocessor">#define  FSMC_BTR2_DATAST_3                  ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04202"></a>04202 
<a name="l04203"></a>04203 <span class="preprocessor">#define  FSMC_BTR2_BUSTURN                   ((u32)0x000F0000)        </span><span class="comment">/* BUSTURN[3:0] bits (Bus turnaround phase duration) */</span>
<a name="l04204"></a>04204 <span class="preprocessor">#define  FSMC_BTR2_BUSTURN_0                 ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04205"></a>04205 <span class="preprocessor">#define  FSMC_BTR2_BUSTURN_1                 ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04206"></a>04206 <span class="preprocessor">#define  FSMC_BTR2_BUSTURN_2                 ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04207"></a>04207 <span class="preprocessor">#define  FSMC_BTR2_BUSTURN_3                 ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04208"></a>04208 
<a name="l04209"></a>04209 <span class="preprocessor">#define  FSMC_BTR2_CLKDIV                    ((u32)0x00F00000)        </span><span class="comment">/* CLKDIV[3:0] bits (Clock divide ratio) */</span>
<a name="l04210"></a>04210 <span class="preprocessor">#define  FSMC_BTR2_CLKDIV_0                  ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04211"></a>04211 <span class="preprocessor">#define  FSMC_BTR2_CLKDIV_1                  ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04212"></a>04212 <span class="preprocessor">#define  FSMC_BTR2_CLKDIV_2                  ((u32)0x00400000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04213"></a>04213 <span class="preprocessor">#define  FSMC_BTR2_CLKDIV_3                  ((u32)0x00800000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04214"></a>04214 
<a name="l04215"></a>04215 <span class="preprocessor">#define  FSMC_BTR2_DATLAT                    ((u32)0x0F000000)        </span><span class="comment">/* DATLA[3:0] bits (Data latency) */</span>
<a name="l04216"></a>04216 <span class="preprocessor">#define  FSMC_BTR2_DATLAT_0                  ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04217"></a>04217 <span class="preprocessor">#define  FSMC_BTR2_DATLAT_1                  ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04218"></a>04218 <span class="preprocessor">#define  FSMC_BTR2_DATLAT_2                  ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04219"></a>04219 <span class="preprocessor">#define  FSMC_BTR2_DATLAT_3                  ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04220"></a>04220 
<a name="l04221"></a>04221 <span class="preprocessor">#define  FSMC_BTR2_ACCMOD                    ((u32)0x30000000)        </span><span class="comment">/* ACCMOD[1:0] bits (Access mode) */</span>
<a name="l04222"></a>04222 <span class="preprocessor">#define  FSMC_BTR2_ACCMOD_0                  ((u32)0x10000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04223"></a>04223 <span class="preprocessor">#define  FSMC_BTR2_ACCMOD_1                  ((u32)0x20000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04224"></a>04224 
<a name="l04225"></a>04225 
<a name="l04226"></a>04226 <span class="comment">/*******************  Bit definition for FSMC_BTR3 register  *******************/</span>
<a name="l04227"></a>04227 <span class="preprocessor">#define  FSMC_BTR3_ADDSET                    ((u32)0x0000000F)        </span><span class="comment">/* ADDSET[3:0] bits (Address setup phase duration) */</span>
<a name="l04228"></a>04228 <span class="preprocessor">#define  FSMC_BTR3_ADDSET_0                  ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04229"></a>04229 <span class="preprocessor">#define  FSMC_BTR3_ADDSET_1                  ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04230"></a>04230 <span class="preprocessor">#define  FSMC_BTR3_ADDSET_2                  ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04231"></a>04231 <span class="preprocessor">#define  FSMC_BTR3_ADDSET_3                  ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04232"></a>04232 
<a name="l04233"></a>04233 <span class="preprocessor">#define  FSMC_BTR3_ADDHLD                    ((u32)0x000000F0)        </span><span class="comment">/* ADDHLD[3:0] bits (Address-hold phase duration) */</span>
<a name="l04234"></a>04234 <span class="preprocessor">#define  FSMC_BTR3_ADDHLD_0                  ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04235"></a>04235 <span class="preprocessor">#define  FSMC_BTR3_ADDHLD_1                  ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04236"></a>04236 <span class="preprocessor">#define  FSMC_BTR3_ADDHLD_2                  ((u32)0x00000040)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04237"></a>04237 <span class="preprocessor">#define  FSMC_BTR3_ADDHLD_3                  ((u32)0x00000080)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04238"></a>04238 
<a name="l04239"></a>04239 <span class="preprocessor">#define  FSMC_BTR3_DATAST                    ((u32)0x0000FF00)        </span><span class="comment">/* DATAST [3:0] bits (Data-phase duration) */</span>
<a name="l04240"></a>04240 <span class="preprocessor">#define  FSMC_BTR3_DATAST_0                  ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04241"></a>04241 <span class="preprocessor">#define  FSMC_BTR3_DATAST_1                  ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04242"></a>04242 <span class="preprocessor">#define  FSMC_BTR3_DATAST_2                  ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04243"></a>04243 <span class="preprocessor">#define  FSMC_BTR3_DATAST_3                  ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04244"></a>04244 
<a name="l04245"></a>04245 <span class="preprocessor">#define  FSMC_BTR3_BUSTURN                   ((u32)0x000F0000)        </span><span class="comment">/* BUSTURN[3:0] bits (Bus turnaround phase duration) */</span>
<a name="l04246"></a>04246 <span class="preprocessor">#define  FSMC_BTR3_BUSTURN_0                 ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04247"></a>04247 <span class="preprocessor">#define  FSMC_BTR3_BUSTURN_1                 ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04248"></a>04248 <span class="preprocessor">#define  FSMC_BTR3_BUSTURN_2                 ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04249"></a>04249 <span class="preprocessor">#define  FSMC_BTR3_BUSTURN_3                 ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04250"></a>04250 
<a name="l04251"></a>04251 <span class="preprocessor">#define  FSMC_BTR3_CLKDIV                    ((u32)0x00F00000)        </span><span class="comment">/* CLKDIV[3:0] bits (Clock divide ratio) */</span>
<a name="l04252"></a>04252 <span class="preprocessor">#define  FSMC_BTR3_CLKDIV_0                  ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04253"></a>04253 <span class="preprocessor">#define  FSMC_BTR3_CLKDIV_1                  ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04254"></a>04254 <span class="preprocessor">#define  FSMC_BTR3_CLKDIV_2                  ((u32)0x00400000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04255"></a>04255 <span class="preprocessor">#define  FSMC_BTR3_CLKDIV_3                  ((u32)0x00800000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04256"></a>04256 
<a name="l04257"></a>04257 <span class="preprocessor">#define  FSMC_BTR3_DATLAT                    ((u32)0x0F000000)        </span><span class="comment">/* DATLA[3:0] bits (Data latency) */</span>
<a name="l04258"></a>04258 <span class="preprocessor">#define  FSMC_BTR3_DATLAT_0                  ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04259"></a>04259 <span class="preprocessor">#define  FSMC_BTR3_DATLAT_1                  ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04260"></a>04260 <span class="preprocessor">#define  FSMC_BTR3_DATLAT_2                  ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04261"></a>04261 <span class="preprocessor">#define  FSMC_BTR3_DATLAT_3                  ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04262"></a>04262 
<a name="l04263"></a>04263 <span class="preprocessor">#define  FSMC_BTR3_ACCMOD                    ((u32)0x30000000)        </span><span class="comment">/* ACCMOD[1:0] bits (Access mode) */</span>
<a name="l04264"></a>04264 <span class="preprocessor">#define  FSMC_BTR3_ACCMOD_0                  ((u32)0x10000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04265"></a>04265 <span class="preprocessor">#define  FSMC_BTR3_ACCMOD_1                  ((u32)0x20000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04266"></a>04266 
<a name="l04267"></a>04267 
<a name="l04268"></a>04268 <span class="comment">/******************  Bit definition for FSMC_BTR4 register  *******************/</span>
<a name="l04269"></a>04269 <span class="preprocessor">#define  FSMC_BTR4_ADDSET                    ((u32)0x0000000F)        </span><span class="comment">/* ADDSET[3:0] bits (Address setup phase duration) */</span>
<a name="l04270"></a>04270 <span class="preprocessor">#define  FSMC_BTR4_ADDSET_0                  ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04271"></a>04271 <span class="preprocessor">#define  FSMC_BTR4_ADDSET_1                  ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04272"></a>04272 <span class="preprocessor">#define  FSMC_BTR4_ADDSET_2                  ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04273"></a>04273 <span class="preprocessor">#define  FSMC_BTR4_ADDSET_3                  ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04274"></a>04274 
<a name="l04275"></a>04275 <span class="preprocessor">#define  FSMC_BTR4_ADDHLD                    ((u32)0x000000F0)        </span><span class="comment">/* ADDHLD[3:0] bits (Address-hold phase duration) */</span>
<a name="l04276"></a>04276 <span class="preprocessor">#define  FSMC_BTR4_ADDHLD_0                  ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04277"></a>04277 <span class="preprocessor">#define  FSMC_BTR4_ADDHLD_1                  ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04278"></a>04278 <span class="preprocessor">#define  FSMC_BTR4_ADDHLD_2                  ((u32)0x00000040)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04279"></a>04279 <span class="preprocessor">#define  FSMC_BTR4_ADDHLD_3                  ((u32)0x00000080)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04280"></a>04280 
<a name="l04281"></a>04281 <span class="preprocessor">#define  FSMC_BTR4_DATAST                    ((u32)0x0000FF00)        </span><span class="comment">/* DATAST [3:0] bits (Data-phase duration) */</span>
<a name="l04282"></a>04282 <span class="preprocessor">#define  FSMC_BTR4_DATAST_0                  ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04283"></a>04283 <span class="preprocessor">#define  FSMC_BTR4_DATAST_1                  ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04284"></a>04284 <span class="preprocessor">#define  FSMC_BTR4_DATAST_2                  ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04285"></a>04285 <span class="preprocessor">#define  FSMC_BTR4_DATAST_3                  ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04286"></a>04286 
<a name="l04287"></a>04287 <span class="preprocessor">#define  FSMC_BTR4_BUSTURN                   ((u32)0x000F0000)        </span><span class="comment">/* BUSTURN[3:0] bits (Bus turnaround phase duration) */</span>
<a name="l04288"></a>04288 <span class="preprocessor">#define  FSMC_BTR4_BUSTURN_0                 ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04289"></a>04289 <span class="preprocessor">#define  FSMC_BTR4_BUSTURN_1                 ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04290"></a>04290 <span class="preprocessor">#define  FSMC_BTR4_BUSTURN_2                 ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04291"></a>04291 <span class="preprocessor">#define  FSMC_BTR4_BUSTURN_3                 ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04292"></a>04292 
<a name="l04293"></a>04293 <span class="preprocessor">#define  FSMC_BTR4_CLKDIV                    ((u32)0x00F00000)        </span><span class="comment">/* CLKDIV[3:0] bits (Clock divide ratio) */</span>
<a name="l04294"></a>04294 <span class="preprocessor">#define  FSMC_BTR4_CLKDIV_0                  ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04295"></a>04295 <span class="preprocessor">#define  FSMC_BTR4_CLKDIV_1                  ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04296"></a>04296 <span class="preprocessor">#define  FSMC_BTR4_CLKDIV_2                  ((u32)0x00400000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04297"></a>04297 <span class="preprocessor">#define  FSMC_BTR4_CLKDIV_3                  ((u32)0x00800000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04298"></a>04298 
<a name="l04299"></a>04299 <span class="preprocessor">#define  FSMC_BTR4_DATLAT                    ((u32)0x0F000000)        </span><span class="comment">/* DATLA[3:0] bits (Data latency) */</span>
<a name="l04300"></a>04300 <span class="preprocessor">#define  FSMC_BTR4_DATLAT_0                  ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04301"></a>04301 <span class="preprocessor">#define  FSMC_BTR4_DATLAT_1                  ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04302"></a>04302 <span class="preprocessor">#define  FSMC_BTR4_DATLAT_2                  ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04303"></a>04303 <span class="preprocessor">#define  FSMC_BTR4_DATLAT_3                  ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04304"></a>04304 
<a name="l04305"></a>04305 <span class="preprocessor">#define  FSMC_BTR4_ACCMOD                    ((u32)0x30000000)        </span><span class="comment">/* ACCMOD[1:0] bits (Access mode) */</span>
<a name="l04306"></a>04306 <span class="preprocessor">#define  FSMC_BTR4_ACCMOD_0                  ((u32)0x10000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04307"></a>04307 <span class="preprocessor">#define  FSMC_BTR4_ACCMOD_1                  ((u32)0x20000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04308"></a>04308 
<a name="l04309"></a>04309 
<a name="l04310"></a>04310 <span class="comment">/******************  Bit definition for FSMC_BWTR1 register  ******************/</span>
<a name="l04311"></a>04311 <span class="preprocessor">#define  FSMC_BWTR1_ADDSET                   ((u32)0x0000000F)        </span><span class="comment">/* ADDSET[3:0] bits (Address setup phase duration) */</span>
<a name="l04312"></a>04312 <span class="preprocessor">#define  FSMC_BWTR1_ADDSET_0                 ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04313"></a>04313 <span class="preprocessor">#define  FSMC_BWTR1_ADDSET_1                 ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04314"></a>04314 <span class="preprocessor">#define  FSMC_BWTR1_ADDSET_2                 ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04315"></a>04315 <span class="preprocessor">#define  FSMC_BWTR1_ADDSET_3                 ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04316"></a>04316 
<a name="l04317"></a>04317 <span class="preprocessor">#define  FSMC_BWTR1_ADDHLD                   ((u32)0x000000F0)        </span><span class="comment">/* ADDHLD[3:0] bits (Address-hold phase duration) */</span>
<a name="l04318"></a>04318 <span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_0                 ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04319"></a>04319 <span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_1                 ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04320"></a>04320 <span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_2                 ((u32)0x00000040)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04321"></a>04321 <span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_3                 ((u32)0x00000080)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04322"></a>04322 
<a name="l04323"></a>04323 <span class="preprocessor">#define  FSMC_BWTR1_DATAST                   ((u32)0x0000FF00)        </span><span class="comment">/* DATAST [3:0] bits (Data-phase duration) */</span>
<a name="l04324"></a>04324 <span class="preprocessor">#define  FSMC_BWTR1_DATAST_0                 ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04325"></a>04325 <span class="preprocessor">#define  FSMC_BWTR1_DATAST_1                 ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04326"></a>04326 <span class="preprocessor">#define  FSMC_BWTR1_DATAST_2                 ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04327"></a>04327 <span class="preprocessor">#define  FSMC_BWTR1_DATAST_3                 ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04328"></a>04328 
<a name="l04329"></a>04329 <span class="preprocessor">#define  FSMC_BWTR1_BUSTURN                  ((u32)0x000F0000)        </span><span class="comment">/* BUSTURN[3:0] bits (Bus turnaround phase duration) */</span>
<a name="l04330"></a>04330 <span class="preprocessor">#define  FSMC_BWTR1_BUSTURN_0                ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04331"></a>04331 <span class="preprocessor">#define  FSMC_BWTR1_BUSTURN_1                ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04332"></a>04332 <span class="preprocessor">#define  FSMC_BWTR1_BUSTURN_2                ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04333"></a>04333 <span class="preprocessor">#define  FSMC_BWTR1_BUSTURN_3                ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04334"></a>04334 
<a name="l04335"></a>04335 <span class="preprocessor">#define  FSMC_BWTR1_CLKDIV                   ((u32)0x00F00000)        </span><span class="comment">/* CLKDIV[3:0] bits (Clock divide ratio) */</span>
<a name="l04336"></a>04336 <span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_0                 ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04337"></a>04337 <span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_1                 ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04338"></a>04338 <span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_2                 ((u32)0x00400000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04339"></a>04339 <span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_3                 ((u32)0x00800000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04340"></a>04340 
<a name="l04341"></a>04341 <span class="preprocessor">#define  FSMC_BWTR1_DATLAT                   ((u32)0x0F000000)        </span><span class="comment">/* DATLA[3:0] bits (Data latency) */</span>
<a name="l04342"></a>04342 <span class="preprocessor">#define  FSMC_BWTR1_DATLAT_0                 ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04343"></a>04343 <span class="preprocessor">#define  FSMC_BWTR1_DATLAT_1                 ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04344"></a>04344 <span class="preprocessor">#define  FSMC_BWTR1_DATLAT_2                 ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04345"></a>04345 <span class="preprocessor">#define  FSMC_BWTR1_DATLAT_3                 ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04346"></a>04346 
<a name="l04347"></a>04347 <span class="preprocessor">#define  FSMC_BWTR1_ACCMOD                   ((u32)0x30000000)        </span><span class="comment">/* ACCMOD[1:0] bits (Access mode) */</span>
<a name="l04348"></a>04348 <span class="preprocessor">#define  FSMC_BWTR1_ACCMOD_0                 ((u32)0x10000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04349"></a>04349 <span class="preprocessor">#define  FSMC_BWTR1_ACCMOD_1                 ((u32)0x20000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04350"></a>04350 
<a name="l04351"></a>04351 
<a name="l04352"></a>04352 <span class="comment">/******************  Bit definition for FSMC_BWTR2 register  ******************/</span>
<a name="l04353"></a>04353 <span class="preprocessor">#define  FSMC_BWTR2_ADDSET                   ((u32)0x0000000F)        </span><span class="comment">/* ADDSET[3:0] bits (Address setup phase duration) */</span>
<a name="l04354"></a>04354 <span class="preprocessor">#define  FSMC_BWTR2_ADDSET_0                 ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04355"></a>04355 <span class="preprocessor">#define  FSMC_BWTR2_ADDSET_1                 ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04356"></a>04356 <span class="preprocessor">#define  FSMC_BWTR2_ADDSET_2                 ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04357"></a>04357 <span class="preprocessor">#define  FSMC_BWTR2_ADDSET_3                 ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04358"></a>04358 
<a name="l04359"></a>04359 <span class="preprocessor">#define  FSMC_BWTR2_ADDHLD                   ((u32)0x000000F0)        </span><span class="comment">/* ADDHLD[3:0] bits (Address-hold phase duration) */</span>
<a name="l04360"></a>04360 <span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_0                 ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04361"></a>04361 <span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_1                 ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04362"></a>04362 <span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_2                 ((u32)0x00000040)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04363"></a>04363 <span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_3                 ((u32)0x00000080)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04364"></a>04364 
<a name="l04365"></a>04365 <span class="preprocessor">#define  FSMC_BWTR2_DATAST                   ((u32)0x0000FF00)        </span><span class="comment">/* DATAST [3:0] bits (Data-phase duration) */</span>
<a name="l04366"></a>04366 <span class="preprocessor">#define  FSMC_BWTR2_DATAST_0                 ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04367"></a>04367 <span class="preprocessor">#define  FSMC_BWTR2_DATAST_1                 ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04368"></a>04368 <span class="preprocessor">#define  FSMC_BWTR2_DATAST_2                 ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04369"></a>04369 <span class="preprocessor">#define  FSMC_BWTR2_DATAST_3                 ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04370"></a>04370 
<a name="l04371"></a>04371 <span class="preprocessor">#define  FSMC_BWTR2_BUSTURN                  ((u32)0x000F0000)        </span><span class="comment">/* BUSTURN[3:0] bits (Bus turnaround phase duration) */</span>
<a name="l04372"></a>04372 <span class="preprocessor">#define  FSMC_BWTR2_BUSTURN_0                ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04373"></a>04373 <span class="preprocessor">#define  FSMC_BWTR2_BUSTURN_1                ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04374"></a>04374 <span class="preprocessor">#define  FSMC_BWTR2_BUSTURN_2                ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04375"></a>04375 <span class="preprocessor">#define  FSMC_BWTR2_BUSTURN_3                ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04376"></a>04376 
<a name="l04377"></a>04377 <span class="preprocessor">#define  FSMC_BWTR2_CLKDIV                   ((u32)0x00F00000)        </span><span class="comment">/* CLKDIV[3:0] bits (Clock divide ratio) */</span>
<a name="l04378"></a>04378 <span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_0                 ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04379"></a>04379 <span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_1                 ((u32)0x00200000)        </span><span class="comment">/* Bit 1*/</span>
<a name="l04380"></a>04380 <span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_2                 ((u32)0x00400000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04381"></a>04381 <span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_3                 ((u32)0x00800000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04382"></a>04382 
<a name="l04383"></a>04383 <span class="preprocessor">#define  FSMC_BWTR2_DATLAT                   ((u32)0x0F000000)        </span><span class="comment">/* DATLA[3:0] bits (Data latency) */</span>
<a name="l04384"></a>04384 <span class="preprocessor">#define  FSMC_BWTR2_DATLAT_0                 ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04385"></a>04385 <span class="preprocessor">#define  FSMC_BWTR2_DATLAT_1                 ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04386"></a>04386 <span class="preprocessor">#define  FSMC_BWTR2_DATLAT_2                 ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04387"></a>04387 <span class="preprocessor">#define  FSMC_BWTR2_DATLAT_3                 ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04388"></a>04388 
<a name="l04389"></a>04389 <span class="preprocessor">#define  FSMC_BWTR2_ACCMOD                   ((u32)0x30000000)        </span><span class="comment">/* ACCMOD[1:0] bits (Access mode) */</span>
<a name="l04390"></a>04390 <span class="preprocessor">#define  FSMC_BWTR2_ACCMOD_0                 ((u32)0x10000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04391"></a>04391 <span class="preprocessor">#define  FSMC_BWTR2_ACCMOD_1                 ((u32)0x20000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04392"></a>04392 
<a name="l04393"></a>04393 
<a name="l04394"></a>04394 <span class="comment">/******************  Bit definition for FSMC_BWTR3 register  ******************/</span>
<a name="l04395"></a>04395 <span class="preprocessor">#define  FSMC_BWTR3_ADDSET                   ((u32)0x0000000F)        </span><span class="comment">/* ADDSET[3:0] bits (Address setup phase duration) */</span>
<a name="l04396"></a>04396 <span class="preprocessor">#define  FSMC_BWTR3_ADDSET_0                 ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04397"></a>04397 <span class="preprocessor">#define  FSMC_BWTR3_ADDSET_1                 ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04398"></a>04398 <span class="preprocessor">#define  FSMC_BWTR3_ADDSET_2                 ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04399"></a>04399 <span class="preprocessor">#define  FSMC_BWTR3_ADDSET_3                 ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04400"></a>04400 
<a name="l04401"></a>04401 <span class="preprocessor">#define  FSMC_BWTR3_ADDHLD                   ((u32)0x000000F0)        </span><span class="comment">/* ADDHLD[3:0] bits (Address-hold phase duration) */</span>
<a name="l04402"></a>04402 <span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_0                 ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04403"></a>04403 <span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_1                 ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04404"></a>04404 <span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_2                 ((u32)0x00000040)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04405"></a>04405 <span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_3                 ((u32)0x00000080)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04406"></a>04406 
<a name="l04407"></a>04407 <span class="preprocessor">#define  FSMC_BWTR3_DATAST                   ((u32)0x0000FF00)        </span><span class="comment">/* DATAST [3:0] bits (Data-phase duration) */</span>
<a name="l04408"></a>04408 <span class="preprocessor">#define  FSMC_BWTR3_DATAST_0                 ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04409"></a>04409 <span class="preprocessor">#define  FSMC_BWTR3_DATAST_1                 ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04410"></a>04410 <span class="preprocessor">#define  FSMC_BWTR3_DATAST_2                 ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04411"></a>04411 <span class="preprocessor">#define  FSMC_BWTR3_DATAST_3                 ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04412"></a>04412 
<a name="l04413"></a>04413 <span class="preprocessor">#define  FSMC_BWTR3_BUSTURN                  ((u32)0x000F0000)        </span><span class="comment">/* BUSTURN[3:0] bits (Bus turnaround phase duration) */</span>
<a name="l04414"></a>04414 <span class="preprocessor">#define  FSMC_BWTR3_BUSTURN_0                ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04415"></a>04415 <span class="preprocessor">#define  FSMC_BWTR3_BUSTURN_1                ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04416"></a>04416 <span class="preprocessor">#define  FSMC_BWTR3_BUSTURN_2                ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04417"></a>04417 <span class="preprocessor">#define  FSMC_BWTR3_BUSTURN_3                ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04418"></a>04418 
<a name="l04419"></a>04419 <span class="preprocessor">#define  FSMC_BWTR3_CLKDIV                   ((u32)0x00F00000)        </span><span class="comment">/* CLKDIV[3:0] bits (Clock divide ratio) */</span>
<a name="l04420"></a>04420 <span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_0                 ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04421"></a>04421 <span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_1                 ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04422"></a>04422 <span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_2                 ((u32)0x00400000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04423"></a>04423 <span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_3                 ((u32)0x00800000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04424"></a>04424 
<a name="l04425"></a>04425 <span class="preprocessor">#define  FSMC_BWTR3_DATLAT                   ((u32)0x0F000000)        </span><span class="comment">/* DATLA[3:0] bits (Data latency) */</span>
<a name="l04426"></a>04426 <span class="preprocessor">#define  FSMC_BWTR3_DATLAT_0                 ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04427"></a>04427 <span class="preprocessor">#define  FSMC_BWTR3_DATLAT_1                 ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04428"></a>04428 <span class="preprocessor">#define  FSMC_BWTR3_DATLAT_2                 ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04429"></a>04429 <span class="preprocessor">#define  FSMC_BWTR3_DATLAT_3                 ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04430"></a>04430 
<a name="l04431"></a>04431 <span class="preprocessor">#define  FSMC_BWTR3_ACCMOD                   ((u32)0x30000000)        </span><span class="comment">/* ACCMOD[1:0] bits (Access mode) */</span>
<a name="l04432"></a>04432 <span class="preprocessor">#define  FSMC_BWTR3_ACCMOD_0                 ((u32)0x10000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04433"></a>04433 <span class="preprocessor">#define  FSMC_BWTR3_ACCMOD_1                 ((u32)0x20000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04434"></a>04434 
<a name="l04435"></a>04435 
<a name="l04436"></a>04436 <span class="comment">/******************  Bit definition for FSMC_BWTR4 register  ******************/</span>
<a name="l04437"></a>04437 <span class="preprocessor">#define  FSMC_BWTR4_ADDSET                   ((u32)0x0000000F)        </span><span class="comment">/* ADDSET[3:0] bits (Address setup phase duration) */</span>
<a name="l04438"></a>04438 <span class="preprocessor">#define  FSMC_BWTR4_ADDSET_0                 ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04439"></a>04439 <span class="preprocessor">#define  FSMC_BWTR4_ADDSET_1                 ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04440"></a>04440 <span class="preprocessor">#define  FSMC_BWTR4_ADDSET_2                 ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04441"></a>04441 <span class="preprocessor">#define  FSMC_BWTR4_ADDSET_3                 ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04442"></a>04442 
<a name="l04443"></a>04443 <span class="preprocessor">#define  FSMC_BWTR4_ADDHLD                   ((u32)0x000000F0)        </span><span class="comment">/* ADDHLD[3:0] bits (Address-hold phase duration) */</span>
<a name="l04444"></a>04444 <span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_0                 ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04445"></a>04445 <span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_1                 ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04446"></a>04446 <span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_2                 ((u32)0x00000040)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04447"></a>04447 <span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_3                 ((u32)0x00000080)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04448"></a>04448 
<a name="l04449"></a>04449 <span class="preprocessor">#define  FSMC_BWTR4_DATAST                   ((u32)0x0000FF00)        </span><span class="comment">/* DATAST [3:0] bits (Data-phase duration) */</span>
<a name="l04450"></a>04450 <span class="preprocessor">#define  FSMC_BWTR4_DATAST_0                 ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04451"></a>04451 <span class="preprocessor">#define  FSMC_BWTR4_DATAST_1                 ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04452"></a>04452 <span class="preprocessor">#define  FSMC_BWTR4_DATAST_2                 ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04453"></a>04453 <span class="preprocessor">#define  FSMC_BWTR4_DATAST_3                 ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04454"></a>04454 
<a name="l04455"></a>04455 <span class="preprocessor">#define  FSMC_BWTR4_BUSTURN                  ((u32)0x000F0000)        </span><span class="comment">/* BUSTURN[3:0] bits (Bus turnaround phase duration) */</span>
<a name="l04456"></a>04456 <span class="preprocessor">#define  FSMC_BWTR4_BUSTURN_0                ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04457"></a>04457 <span class="preprocessor">#define  FSMC_BWTR4_BUSTURN_1                ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04458"></a>04458 <span class="preprocessor">#define  FSMC_BWTR4_BUSTURN_2                ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04459"></a>04459 <span class="preprocessor">#define  FSMC_BWTR4_BUSTURN_3                ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04460"></a>04460 
<a name="l04461"></a>04461 <span class="preprocessor">#define  FSMC_BWTR4_CLKDIV                   ((u32)0x00F00000)        </span><span class="comment">/* CLKDIV[3:0] bits (Clock divide ratio) */</span>
<a name="l04462"></a>04462 <span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_0                 ((u32)0x00100000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04463"></a>04463 <span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_1                 ((u32)0x00200000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04464"></a>04464 <span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_2                 ((u32)0x00400000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04465"></a>04465 <span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_3                 ((u32)0x00800000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04466"></a>04466 
<a name="l04467"></a>04467 <span class="preprocessor">#define  FSMC_BWTR4_DATLAT                   ((u32)0x0F000000)        </span><span class="comment">/* DATLA[3:0] bits (Data latency) */</span>
<a name="l04468"></a>04468 <span class="preprocessor">#define  FSMC_BWTR4_DATLAT_0                 ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04469"></a>04469 <span class="preprocessor">#define  FSMC_BWTR4_DATLAT_1                 ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04470"></a>04470 <span class="preprocessor">#define  FSMC_BWTR4_DATLAT_2                 ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04471"></a>04471 <span class="preprocessor">#define  FSMC_BWTR4_DATLAT_3                 ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04472"></a>04472 
<a name="l04473"></a>04473 <span class="preprocessor">#define  FSMC_BWTR4_ACCMOD                   ((u32)0x30000000)        </span><span class="comment">/* ACCMOD[1:0] bits (Access mode) */</span>
<a name="l04474"></a>04474 <span class="preprocessor">#define  FSMC_BWTR4_ACCMOD_0                 ((u32)0x10000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04475"></a>04475 <span class="preprocessor">#define  FSMC_BWTR4_ACCMOD_1                 ((u32)0x20000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04476"></a>04476 
<a name="l04477"></a>04477 
<a name="l04478"></a>04478 <span class="comment">/******************  Bit definition for FSMC_PCR2 register  *******************/</span>
<a name="l04479"></a>04479 <span class="preprocessor">#define  FSMC_PCR2_PWAITEN                   ((u32)0x00000002)        </span><span class="comment">/* Wait feature enable bit */</span>
<a name="l04480"></a>04480 <span class="preprocessor">#define  FSMC_PCR2_PBKEN                     ((u32)0x00000004)        </span><span class="comment">/* PC Card/NAND Flash memory bank enable bit */</span>
<a name="l04481"></a>04481 <span class="preprocessor">#define  FSMC_PCR2_PTYP                      ((u32)0x00000008)        </span><span class="comment">/* Memory type */</span>
<a name="l04482"></a>04482 
<a name="l04483"></a>04483 <span class="preprocessor">#define  FSMC_PCR2_PWID                      ((u32)0x00000030)        </span><span class="comment">/* PWID[1:0] bits (NAND Flash databus width) */</span>
<a name="l04484"></a>04484 <span class="preprocessor">#define  FSMC_PCR2_PWID_0                    ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04485"></a>04485 <span class="preprocessor">#define  FSMC_PCR2_PWID_1                    ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04486"></a>04486 
<a name="l04487"></a>04487 <span class="preprocessor">#define  FSMC_PCR2_ECCEN                     ((u32)0x00000040)        </span><span class="comment">/* ECC computation logic enable bit */</span>
<a name="l04488"></a>04488 <span class="preprocessor">#define  FSMC_PCR2_ADLOW                     ((u32)0x00000100)        </span><span class="comment">/* Address low bit delivery */</span>
<a name="l04489"></a>04489 
<a name="l04490"></a>04490 <span class="preprocessor">#define  FSMC_PCR2_TCLR                      ((u32)0x00001E00)        </span><span class="comment">/* TCLR[3:0] bits (CLE to RE delay) */</span>
<a name="l04491"></a>04491 <span class="preprocessor">#define  FSMC_PCR2_TCLR_0                    ((u32)0x00000200)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04492"></a>04492 <span class="preprocessor">#define  FSMC_PCR2_TCLR_1                    ((u32)0x00000400)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04493"></a>04493 <span class="preprocessor">#define  FSMC_PCR2_TCLR_2                    ((u32)0x00000800)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04494"></a>04494 <span class="preprocessor">#define  FSMC_PCR2_TCLR_3                    ((u32)0x00001000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04495"></a>04495 
<a name="l04496"></a>04496 <span class="preprocessor">#define  FSMC_PCR2_TAR                       ((u32)0x0001E000)        </span><span class="comment">/* TAR[3:0] bits (ALE to RE delay) */</span>
<a name="l04497"></a>04497 <span class="preprocessor">#define  FSMC_PCR2_TAR_0                     ((u32)0x00002000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04498"></a>04498 <span class="preprocessor">#define  FSMC_PCR2_TAR_1                     ((u32)0x00004000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04499"></a>04499 <span class="preprocessor">#define  FSMC_PCR2_TAR_2                     ((u32)0x00008000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04500"></a>04500 <span class="preprocessor">#define  FSMC_PCR2_TAR_3                     ((u32)0x00010000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04501"></a>04501 
<a name="l04502"></a>04502 <span class="preprocessor">#define  FSMC_PCR2_ECCPS                     ((u32)0x000E0000)        </span><span class="comment">/* ECCPS[1:0] bits (ECC page size) */</span>
<a name="l04503"></a>04503 <span class="preprocessor">#define  FSMC_PCR2_ECCPS_0                   ((u32)0x00020000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04504"></a>04504 <span class="preprocessor">#define  FSMC_PCR2_ECCPS_1                   ((u32)0x00040000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04505"></a>04505 <span class="preprocessor">#define  FSMC_PCR2_ECCPS_2                   ((u32)0x00080000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04506"></a>04506 
<a name="l04507"></a>04507 
<a name="l04508"></a>04508 <span class="comment">/******************  Bit definition for FSMC_PCR3 register  *******************/</span>
<a name="l04509"></a>04509 <span class="preprocessor">#define  FSMC_PCR3_PWAITEN                   ((u32)0x00000002)        </span><span class="comment">/* Wait feature enable bit */</span>
<a name="l04510"></a>04510 <span class="preprocessor">#define  FSMC_PCR3_PBKEN                     ((u32)0x00000004)        </span><span class="comment">/* PC Card/NAND Flash memory bank enable bit */</span>
<a name="l04511"></a>04511 <span class="preprocessor">#define  FSMC_PCR3_PTYP                      ((u32)0x00000008)        </span><span class="comment">/* Memory type */</span>
<a name="l04512"></a>04512 
<a name="l04513"></a>04513 <span class="preprocessor">#define  FSMC_PCR3_PWID                      ((u32)0x00000030)        </span><span class="comment">/* PWID[1:0] bits (NAND Flash databus width) */</span>
<a name="l04514"></a>04514 <span class="preprocessor">#define  FSMC_PCR3_PWID_0                    ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04515"></a>04515 <span class="preprocessor">#define  FSMC_PCR3_PWID_1                    ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04516"></a>04516 
<a name="l04517"></a>04517 <span class="preprocessor">#define  FSMC_PCR3_ECCEN                     ((u32)0x00000040)        </span><span class="comment">/* ECC computation logic enable bit */</span>
<a name="l04518"></a>04518 <span class="preprocessor">#define  FSMC_PCR3_ADLOW                     ((u32)0x00000100)        </span><span class="comment">/* Address low bit delivery */</span>
<a name="l04519"></a>04519 
<a name="l04520"></a>04520 <span class="preprocessor">#define  FSMC_PCR3_TCLR                      ((u32)0x00001E00)        </span><span class="comment">/* TCLR[3:0] bits (CLE to RE delay) */</span>
<a name="l04521"></a>04521 <span class="preprocessor">#define  FSMC_PCR3_TCLR_0                    ((u32)0x00000200)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04522"></a>04522 <span class="preprocessor">#define  FSMC_PCR3_TCLR_1                    ((u32)0x00000400)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04523"></a>04523 <span class="preprocessor">#define  FSMC_PCR3_TCLR_2                    ((u32)0x00000800)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04524"></a>04524 <span class="preprocessor">#define  FSMC_PCR3_TCLR_3                    ((u32)0x00001000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04525"></a>04525 
<a name="l04526"></a>04526 <span class="preprocessor">#define  FSMC_PCR3_TAR                       ((u32)0x0001E000)        </span><span class="comment">/* TAR[3:0] bits (ALE to RE delay) */</span>
<a name="l04527"></a>04527 <span class="preprocessor">#define  FSMC_PCR3_TAR_0                     ((u32)0x00002000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04528"></a>04528 <span class="preprocessor">#define  FSMC_PCR3_TAR_1                     ((u32)0x00004000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04529"></a>04529 <span class="preprocessor">#define  FSMC_PCR3_TAR_2                     ((u32)0x00008000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04530"></a>04530 <span class="preprocessor">#define  FSMC_PCR3_TAR_3                     ((u32)0x00010000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04531"></a>04531 
<a name="l04532"></a>04532 <span class="preprocessor">#define  FSMC_PCR3_ECCPS                     ((u32)0x000E0000)        </span><span class="comment">/* ECCPS[2:0] bits (ECC page size) */</span>
<a name="l04533"></a>04533 <span class="preprocessor">#define  FSMC_PCR3_ECCPS_0                   ((u32)0x00020000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04534"></a>04534 <span class="preprocessor">#define  FSMC_PCR3_ECCPS_1                   ((u32)0x00040000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04535"></a>04535 <span class="preprocessor">#define  FSMC_PCR3_ECCPS_2                   ((u32)0x00080000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04536"></a>04536 
<a name="l04537"></a>04537 
<a name="l04538"></a>04538 <span class="comment">/******************  Bit definition for FSMC_PCR4 register  *******************/</span>
<a name="l04539"></a>04539 <span class="preprocessor">#define  FSMC_PCR4_PWAITEN                   ((u32)0x00000002)        </span><span class="comment">/* Wait feature enable bit */</span>
<a name="l04540"></a>04540 <span class="preprocessor">#define  FSMC_PCR4_PBKEN                     ((u32)0x00000004)        </span><span class="comment">/* PC Card/NAND Flash memory bank enable bit */</span>
<a name="l04541"></a>04541 <span class="preprocessor">#define  FSMC_PCR4_PTYP                      ((u32)0x00000008)        </span><span class="comment">/* Memory type */</span>
<a name="l04542"></a>04542 
<a name="l04543"></a>04543 <span class="preprocessor">#define  FSMC_PCR4_PWID                      ((u32)0x00000030)        </span><span class="comment">/* PWID[1:0] bits (NAND Flash databus width) */</span>
<a name="l04544"></a>04544 <span class="preprocessor">#define  FSMC_PCR4_PWID_0                    ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04545"></a>04545 <span class="preprocessor">#define  FSMC_PCR4_PWID_1                    ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04546"></a>04546 
<a name="l04547"></a>04547 <span class="preprocessor">#define  FSMC_PCR4_ECCEN                     ((u32)0x00000040)        </span><span class="comment">/* ECC computation logic enable bit */</span>
<a name="l04548"></a>04548 <span class="preprocessor">#define  FSMC_PCR4_ADLOW                     ((u32)0x00000100)        </span><span class="comment">/* Address low bit delivery */</span>
<a name="l04549"></a>04549 
<a name="l04550"></a>04550 <span class="preprocessor">#define  FSMC_PCR4_TCLR                      ((u32)0x00001E00)        </span><span class="comment">/* TCLR[3:0] bits (CLE to RE delay) */</span>
<a name="l04551"></a>04551 <span class="preprocessor">#define  FSMC_PCR4_TCLR_0                    ((u32)0x00000200)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04552"></a>04552 <span class="preprocessor">#define  FSMC_PCR4_TCLR_1                    ((u32)0x00000400)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04553"></a>04553 <span class="preprocessor">#define  FSMC_PCR4_TCLR_2                    ((u32)0x00000800)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04554"></a>04554 <span class="preprocessor">#define  FSMC_PCR4_TCLR_3                    ((u32)0x00001000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04555"></a>04555 
<a name="l04556"></a>04556 <span class="preprocessor">#define  FSMC_PCR4_TAR                       ((u32)0x0001E000)        </span><span class="comment">/* TAR[3:0] bits (ALE to RE delay) */</span>
<a name="l04557"></a>04557 <span class="preprocessor">#define  FSMC_PCR4_TAR_0                     ((u32)0x00002000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04558"></a>04558 <span class="preprocessor">#define  FSMC_PCR4_TAR_1                     ((u32)0x00004000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04559"></a>04559 <span class="preprocessor">#define  FSMC_PCR4_TAR_2                     ((u32)0x00008000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04560"></a>04560 <span class="preprocessor">#define  FSMC_PCR4_TAR_3                     ((u32)0x00010000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04561"></a>04561 
<a name="l04562"></a>04562 <span class="preprocessor">#define  FSMC_PCR4_ECCPS                     ((u32)0x000E0000)        </span><span class="comment">/* ECCPS[2:0] bits (ECC page size) */</span>
<a name="l04563"></a>04563 <span class="preprocessor">#define  FSMC_PCR4_ECCPS_0                   ((u32)0x00020000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04564"></a>04564 <span class="preprocessor">#define  FSMC_PCR4_ECCPS_1                   ((u32)0x00040000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04565"></a>04565 <span class="preprocessor">#define  FSMC_PCR4_ECCPS_2                   ((u32)0x00080000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04566"></a>04566 
<a name="l04567"></a>04567 
<a name="l04568"></a>04568 <span class="comment">/*******************  Bit definition for FSMC_SR2 register  *******************/</span>
<a name="l04569"></a>04569 <span class="preprocessor">#define  FSMC_SR2_IRS                        ((u8)0x01)               </span><span class="comment">/* Interrupt Rising Edge status */</span>
<a name="l04570"></a>04570 <span class="preprocessor">#define  FSMC_SR2_ILS                        ((u8)0x02)               </span><span class="comment">/* Interrupt Level status */</span>
<a name="l04571"></a>04571 <span class="preprocessor">#define  FSMC_SR2_IFS                        ((u8)0x04)               </span><span class="comment">/* Interrupt Falling Edge status */</span>
<a name="l04572"></a>04572 <span class="preprocessor">#define  FSMC_SR2_IREN                       ((u8)0x08)               </span><span class="comment">/* Interrupt Rising Edge detection Enable bit */</span>
<a name="l04573"></a>04573 <span class="preprocessor">#define  FSMC_SR2_ILEN                       ((u8)0x10)               </span><span class="comment">/* Interrupt Level detection Enable bit */</span>
<a name="l04574"></a>04574 <span class="preprocessor">#define  FSMC_SR2_IFEN                       ((u8)0x20)               </span><span class="comment">/* Interrupt Falling Edge detection Enable bit */</span>
<a name="l04575"></a>04575 <span class="preprocessor">#define  FSMC_SR2_FEMPT                      ((u8)0x40)               </span><span class="comment">/* FIFO empty */</span>
<a name="l04576"></a>04576 
<a name="l04577"></a>04577 
<a name="l04578"></a>04578 <span class="comment">/*******************  Bit definition for FSMC_SR3 register  *******************/</span>
<a name="l04579"></a>04579 <span class="preprocessor">#define  FSMC_SR3_IRS                        ((u8)0x01)               </span><span class="comment">/* Interrupt Rising Edge status */</span>
<a name="l04580"></a>04580 <span class="preprocessor">#define  FSMC_SR3_ILS                        ((u8)0x02)               </span><span class="comment">/* Interrupt Level status */</span>
<a name="l04581"></a>04581 <span class="preprocessor">#define  FSMC_SR3_IFS                        ((u8)0x04)               </span><span class="comment">/* Interrupt Falling Edge status */</span>
<a name="l04582"></a>04582 <span class="preprocessor">#define  FSMC_SR3_IREN                       ((u8)0x08)               </span><span class="comment">/* Interrupt Rising Edge detection Enable bit */</span>
<a name="l04583"></a>04583 <span class="preprocessor">#define  FSMC_SR3_ILEN                       ((u8)0x10)               </span><span class="comment">/* Interrupt Level detection Enable bit */</span>
<a name="l04584"></a>04584 <span class="preprocessor">#define  FSMC_SR3_IFEN                       ((u8)0x20)               </span><span class="comment">/* Interrupt Falling Edge detection Enable bit */</span>
<a name="l04585"></a>04585 <span class="preprocessor">#define  FSMC_SR3_FEMPT                      ((u8)0x40)               </span><span class="comment">/* FIFO empty */</span>
<a name="l04586"></a>04586 
<a name="l04587"></a>04587 
<a name="l04588"></a>04588 <span class="comment">/*******************  Bit definition for FSMC_SR4 register  *******************/</span>
<a name="l04589"></a>04589 <span class="preprocessor">#define  FSMC_SR4_IRS                        ((u8)0x01)               </span><span class="comment">/* Interrupt Rising Edge status */</span>
<a name="l04590"></a>04590 <span class="preprocessor">#define  FSMC_SR4_ILS                        ((u8)0x02)               </span><span class="comment">/* Interrupt Level status */</span>
<a name="l04591"></a>04591 <span class="preprocessor">#define  FSMC_SR4_IFS                        ((u8)0x04)               </span><span class="comment">/* Interrupt Falling Edge status */</span>
<a name="l04592"></a>04592 <span class="preprocessor">#define  FSMC_SR4_IREN                       ((u8)0x08)               </span><span class="comment">/* Interrupt Rising Edge detection Enable bit */</span>
<a name="l04593"></a>04593 <span class="preprocessor">#define  FSMC_SR4_ILEN                       ((u8)0x10)               </span><span class="comment">/* Interrupt Level detection Enable bit */</span>
<a name="l04594"></a>04594 <span class="preprocessor">#define  FSMC_SR4_IFEN                       ((u8)0x20)               </span><span class="comment">/* Interrupt Falling Edge detection Enable bit */</span>
<a name="l04595"></a>04595 <span class="preprocessor">#define  FSMC_SR4_FEMPT                      ((u8)0x40)               </span><span class="comment">/* FIFO empty */</span>
<a name="l04596"></a>04596 
<a name="l04597"></a>04597 
<a name="l04598"></a>04598 <span class="comment">/******************  Bit definition for FSMC_PMEM2 register  ******************/</span>
<a name="l04599"></a>04599 <span class="preprocessor">#define  FSMC_PMEM2_MEMSET2                  ((u32)0x000000FF)        </span><span class="comment">/* MEMSET2[7:0] bits (Common memory 2 setup time) */</span>
<a name="l04600"></a>04600 <span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_0                ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04601"></a>04601 <span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_1                ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04602"></a>04602 <span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_2                ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04603"></a>04603 <span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_3                ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04604"></a>04604 <span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_4                ((u32)0x00000010)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04605"></a>04605 <span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_5                ((u32)0x00000020)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04606"></a>04606 <span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_6                ((u32)0x00000040)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04607"></a>04607 <span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_7                ((u32)0x00000080)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04608"></a>04608 
<a name="l04609"></a>04609 <span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2                 ((u32)0x0000FF00)        </span><span class="comment">/* MEMWAIT2[7:0] bits (Common memory 2 wait time) */</span>
<a name="l04610"></a>04610 <span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_0               ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04611"></a>04611 <span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_1               ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04612"></a>04612 <span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_2               ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04613"></a>04613 <span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_3               ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04614"></a>04614 <span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_4               ((u32)0x00001000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04615"></a>04615 <span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_5               ((u32)0x00002000)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04616"></a>04616 <span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_6               ((u32)0x00004000)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04617"></a>04617 <span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_7               ((u32)0x00008000)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04618"></a>04618 
<a name="l04619"></a>04619 <span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2                 ((u32)0x00FF0000)        </span><span class="comment">/* MEMHOLD2[7:0] bits (Common memory 2 hold time) */</span>
<a name="l04620"></a>04620 <span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_0               ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04621"></a>04621 <span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_1               ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04622"></a>04622 <span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_2               ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04623"></a>04623 <span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_3               ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04624"></a>04624 <span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_4               ((u32)0x00100000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04625"></a>04625 <span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_5               ((u32)0x00200000)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04626"></a>04626 <span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_6               ((u32)0x00400000)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04627"></a>04627 <span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_7               ((u32)0x00800000)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04628"></a>04628 
<a name="l04629"></a>04629 <span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2                  ((u32)0xFF000000)        </span><span class="comment">/* MEMHIZ2[7:0] bits (Common memory 2 databus HiZ time) */</span>
<a name="l04630"></a>04630 <span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_0                ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04631"></a>04631 <span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_1                ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04632"></a>04632 <span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_2                ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04633"></a>04633 <span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_3                ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04634"></a>04634 <span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_4                ((u32)0x10000000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04635"></a>04635 <span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_5                ((u32)0x20000000)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04636"></a>04636 <span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_6                ((u32)0x40000000)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04637"></a>04637 <span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_7                ((u32)0x80000000)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04638"></a>04638 
<a name="l04639"></a>04639 
<a name="l04640"></a>04640 <span class="comment">/******************  Bit definition for FSMC_PMEM3 register  ******************/</span>
<a name="l04641"></a>04641 <span class="preprocessor">#define  FSMC_PMEM3_MEMSET3                  ((u32)0x000000FF)        </span><span class="comment">/* MEMSET3[7:0] bits (Common memory 3 setup time) */</span>
<a name="l04642"></a>04642 <span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_0                ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04643"></a>04643 <span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_1                ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04644"></a>04644 <span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_2                ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04645"></a>04645 <span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_3                ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04646"></a>04646 <span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_4                ((u32)0x00000010)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04647"></a>04647 <span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_5                ((u32)0x00000020)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04648"></a>04648 <span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_6                ((u32)0x00000040)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04649"></a>04649 <span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_7                ((u32)0x00000080)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04650"></a>04650 
<a name="l04651"></a>04651 <span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3                 ((u32)0x0000FF00)        </span><span class="comment">/* MEMWAIT3[7:0] bits (Common memory 3 wait time) */</span>
<a name="l04652"></a>04652 <span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_0               ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04653"></a>04653 <span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_1               ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04654"></a>04654 <span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_2               ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04655"></a>04655 <span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_3               ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04656"></a>04656 <span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_4               ((u32)0x00001000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04657"></a>04657 <span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_5               ((u32)0x00002000)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04658"></a>04658 <span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_6               ((u32)0x00004000)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04659"></a>04659 <span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_7               ((u32)0x00008000)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04660"></a>04660 
<a name="l04661"></a>04661 <span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3                 ((u32)0x00FF0000)        </span><span class="comment">/* MEMHOLD3[7:0] bits (Common memory 3 hold time) */</span>
<a name="l04662"></a>04662 <span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_0               ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04663"></a>04663 <span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_1               ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04664"></a>04664 <span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_2               ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04665"></a>04665 <span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_3               ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04666"></a>04666 <span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_4               ((u32)0x00100000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04667"></a>04667 <span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_5               ((u32)0x00200000)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04668"></a>04668 <span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_6               ((u32)0x00400000)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04669"></a>04669 <span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_7               ((u32)0x00800000)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04670"></a>04670 
<a name="l04671"></a>04671 <span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3                  ((u32)0xFF000000)        </span><span class="comment">/* MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time) */</span>
<a name="l04672"></a>04672 <span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_0                ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04673"></a>04673 <span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_1                ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04674"></a>04674 <span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_2                ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04675"></a>04675 <span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_3                ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04676"></a>04676 <span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_4                ((u32)0x10000000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04677"></a>04677 <span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_5                ((u32)0x20000000)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04678"></a>04678 <span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_6                ((u32)0x40000000)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04679"></a>04679 <span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_7                ((u32)0x80000000)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04680"></a>04680 
<a name="l04681"></a>04681 
<a name="l04682"></a>04682 <span class="comment">/******************  Bit definition for FSMC_PMEM4 register  ******************/</span>
<a name="l04683"></a>04683 <span class="preprocessor">#define  FSMC_PMEM4_MEMSET4                  ((u32)0x000000FF)        </span><span class="comment">/* MEMSET4[7:0] bits (Common memory 4 setup time) */</span>
<a name="l04684"></a>04684 <span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_0                ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04685"></a>04685 <span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_1                ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04686"></a>04686 <span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_2                ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04687"></a>04687 <span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_3                ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04688"></a>04688 <span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_4                ((u32)0x00000010)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04689"></a>04689 <span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_5                ((u32)0x00000020)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04690"></a>04690 <span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_6                ((u32)0x00000040)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04691"></a>04691 <span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_7                ((u32)0x00000080)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04692"></a>04692 
<a name="l04693"></a>04693 <span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4                 ((u32)0x0000FF00)        </span><span class="comment">/* MEMWAIT4[7:0] bits (Common memory 4 wait time) */</span>
<a name="l04694"></a>04694 <span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_0               ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04695"></a>04695 <span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_1               ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04696"></a>04696 <span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_2               ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04697"></a>04697 <span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_3               ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04698"></a>04698 <span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_4               ((u32)0x00001000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04699"></a>04699 <span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_5               ((u32)0x00002000)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04700"></a>04700 <span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_6               ((u32)0x00004000)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04701"></a>04701 <span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_7               ((u32)0x00008000)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04702"></a>04702 
<a name="l04703"></a>04703 <span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4                 ((u32)0x00FF0000)        </span><span class="comment">/* MEMHOLD4[7:0] bits (Common memory 4 hold time) */</span>
<a name="l04704"></a>04704 <span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_0               ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04705"></a>04705 <span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_1               ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04706"></a>04706 <span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_2               ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04707"></a>04707 <span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_3               ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04708"></a>04708 <span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_4               ((u32)0x00100000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04709"></a>04709 <span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_5               ((u32)0x00200000)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04710"></a>04710 <span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_6               ((u32)0x00400000)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04711"></a>04711 <span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_7               ((u32)0x00800000)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04712"></a>04712 
<a name="l04713"></a>04713 <span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4                  ((u32)0xFF000000)        </span><span class="comment">/* MEMHIZ4[7:0] bits (Common memory 4 databus HiZ time) */</span>
<a name="l04714"></a>04714 <span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_0                ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04715"></a>04715 <span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_1                ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04716"></a>04716 <span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_2                ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04717"></a>04717 <span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_3                ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04718"></a>04718 <span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_4                ((u32)0x10000000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04719"></a>04719 <span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_5                ((u32)0x20000000)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04720"></a>04720 <span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_6                ((u32)0x40000000)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04721"></a>04721 <span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_7                ((u32)0x80000000)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04722"></a>04722 
<a name="l04723"></a>04723 
<a name="l04724"></a>04724 <span class="comment">/******************  Bit definition for FSMC_PATT2 register  ******************/</span>
<a name="l04725"></a>04725 <span class="preprocessor">#define  FSMC_PATT2_ATTSET2                  ((u32)0x000000FF)        </span><span class="comment">/* ATTSET2[7:0] bits (Attribute memory 2 setup time) */</span>
<a name="l04726"></a>04726 <span class="preprocessor">#define  FSMC_PATT2_ATTSET2_0                ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04727"></a>04727 <span class="preprocessor">#define  FSMC_PATT2_ATTSET2_1                ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04728"></a>04728 <span class="preprocessor">#define  FSMC_PATT2_ATTSET2_2                ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04729"></a>04729 <span class="preprocessor">#define  FSMC_PATT2_ATTSET2_3                ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04730"></a>04730 <span class="preprocessor">#define  FSMC_PATT2_ATTSET2_4                ((u32)0x00000010)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04731"></a>04731 <span class="preprocessor">#define  FSMC_PATT2_ATTSET2_5                ((u32)0x00000020)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04732"></a>04732 <span class="preprocessor">#define  FSMC_PATT2_ATTSET2_6                ((u32)0x00000040)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04733"></a>04733 <span class="preprocessor">#define  FSMC_PATT2_ATTSET2_7                ((u32)0x00000080)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04734"></a>04734 
<a name="l04735"></a>04735 <span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2                 ((u32)0x0000FF00)        </span><span class="comment">/* ATTWAIT2[7:0] bits (Attribute memory 2 wait time) */</span>
<a name="l04736"></a>04736 <span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_0               ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04737"></a>04737 <span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_1               ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04738"></a>04738 <span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_2               ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04739"></a>04739 <span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_3               ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04740"></a>04740 <span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_4               ((u32)0x00001000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04741"></a>04741 <span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_5               ((u32)0x00002000)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04742"></a>04742 <span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_6               ((u32)0x00004000)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04743"></a>04743 <span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_7               ((u32)0x00008000)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04744"></a>04744 
<a name="l04745"></a>04745 <span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2                 ((u32)0x00FF0000)        </span><span class="comment">/* ATTHOLD2[7:0] bits (Attribute memory 2 hold time) */</span>
<a name="l04746"></a>04746 <span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_0               ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04747"></a>04747 <span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_1               ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04748"></a>04748 <span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_2               ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04749"></a>04749 <span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_3               ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04750"></a>04750 <span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_4               ((u32)0x00100000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04751"></a>04751 <span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_5               ((u32)0x00200000)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04752"></a>04752 <span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_6               ((u32)0x00400000)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04753"></a>04753 <span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_7               ((u32)0x00800000)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04754"></a>04754 
<a name="l04755"></a>04755 <span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2                  ((u32)0xFF000000)        </span><span class="comment">/* ATTHIZ2[7:0] bits (Attribute memory 2 databus HiZ time) */</span>
<a name="l04756"></a>04756 <span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_0                ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04757"></a>04757 <span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_1                ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04758"></a>04758 <span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_2                ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04759"></a>04759 <span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_3                ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04760"></a>04760 <span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_4                ((u32)0x10000000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04761"></a>04761 <span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_5                ((u32)0x20000000)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04762"></a>04762 <span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_6                ((u32)0x40000000)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04763"></a>04763 <span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_7                ((u32)0x80000000)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04764"></a>04764 
<a name="l04765"></a>04765 
<a name="l04766"></a>04766 <span class="comment">/******************  Bit definition for FSMC_PATT3 register  ******************/</span>
<a name="l04767"></a>04767 <span class="preprocessor">#define  FSMC_PATT3_ATTSET3                  ((u32)0x000000FF)        </span><span class="comment">/* ATTSET3[7:0] bits (Attribute memory 3 setup time) */</span>
<a name="l04768"></a>04768 <span class="preprocessor">#define  FSMC_PATT3_ATTSET3_0                ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04769"></a>04769 <span class="preprocessor">#define  FSMC_PATT3_ATTSET3_1                ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04770"></a>04770 <span class="preprocessor">#define  FSMC_PATT3_ATTSET3_2                ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04771"></a>04771 <span class="preprocessor">#define  FSMC_PATT3_ATTSET3_3                ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04772"></a>04772 <span class="preprocessor">#define  FSMC_PATT3_ATTSET3_4                ((u32)0x00000010)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04773"></a>04773 <span class="preprocessor">#define  FSMC_PATT3_ATTSET3_5                ((u32)0x00000020)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04774"></a>04774 <span class="preprocessor">#define  FSMC_PATT3_ATTSET3_6                ((u32)0x00000040)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04775"></a>04775 <span class="preprocessor">#define  FSMC_PATT3_ATTSET3_7                ((u32)0x00000080)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04776"></a>04776 
<a name="l04777"></a>04777 <span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3                 ((u32)0x0000FF00)        </span><span class="comment">/* ATTWAIT3[7:0] bits (Attribute memory 3 wait time) */</span>
<a name="l04778"></a>04778 <span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_0               ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04779"></a>04779 <span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_1               ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04780"></a>04780 <span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_2               ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04781"></a>04781 <span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_3               ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04782"></a>04782 <span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_4               ((u32)0x00001000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04783"></a>04783 <span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_5               ((u32)0x00002000)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04784"></a>04784 <span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_6               ((u32)0x00004000)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04785"></a>04785 <span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_7               ((u32)0x00008000)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04786"></a>04786 
<a name="l04787"></a>04787 <span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3                 ((u32)0x00FF0000)        </span><span class="comment">/* ATTHOLD3[7:0] bits (Attribute memory 3 hold time) */</span>
<a name="l04788"></a>04788 <span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_0               ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04789"></a>04789 <span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_1               ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04790"></a>04790 <span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_2               ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04791"></a>04791 <span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_3               ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04792"></a>04792 <span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_4               ((u32)0x00100000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04793"></a>04793 <span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_5               ((u32)0x00200000)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04794"></a>04794 <span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_6               ((u32)0x00400000)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04795"></a>04795 <span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_7               ((u32)0x00800000)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04796"></a>04796 
<a name="l04797"></a>04797 <span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3                  ((u32)0xFF000000)        </span><span class="comment">/* ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time) */</span>
<a name="l04798"></a>04798 <span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_0                ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04799"></a>04799 <span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_1                ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04800"></a>04800 <span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_2                ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04801"></a>04801 <span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_3                ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04802"></a>04802 <span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_4                ((u32)0x10000000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04803"></a>04803 <span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_5                ((u32)0x20000000)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04804"></a>04804 <span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_6                ((u32)0x40000000)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04805"></a>04805 <span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_7                ((u32)0x80000000)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04806"></a>04806 
<a name="l04807"></a>04807 
<a name="l04808"></a>04808 <span class="comment">/******************  Bit definition for FSMC_PATT4 register  ******************/</span>
<a name="l04809"></a>04809 <span class="preprocessor">#define  FSMC_PATT4_ATTSET4                  ((u32)0x000000FF)        </span><span class="comment">/* ATTSET4[7:0] bits (Attribute memory 4 setup time) */</span>
<a name="l04810"></a>04810 <span class="preprocessor">#define  FSMC_PATT4_ATTSET4_0                ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04811"></a>04811 <span class="preprocessor">#define  FSMC_PATT4_ATTSET4_1                ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04812"></a>04812 <span class="preprocessor">#define  FSMC_PATT4_ATTSET4_2                ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04813"></a>04813 <span class="preprocessor">#define  FSMC_PATT4_ATTSET4_3                ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04814"></a>04814 <span class="preprocessor">#define  FSMC_PATT4_ATTSET4_4                ((u32)0x00000010)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04815"></a>04815 <span class="preprocessor">#define  FSMC_PATT4_ATTSET4_5                ((u32)0x00000020)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04816"></a>04816 <span class="preprocessor">#define  FSMC_PATT4_ATTSET4_6                ((u32)0x00000040)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04817"></a>04817 <span class="preprocessor">#define  FSMC_PATT4_ATTSET4_7                ((u32)0x00000080)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04818"></a>04818 
<a name="l04819"></a>04819 <span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4                 ((u32)0x0000FF00)        </span><span class="comment">/* ATTWAIT4[7:0] bits (Attribute memory 4 wait time) */</span>
<a name="l04820"></a>04820 <span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_0               ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04821"></a>04821 <span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_1               ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04822"></a>04822 <span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_2               ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04823"></a>04823 <span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_3               ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04824"></a>04824 <span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_4               ((u32)0x00001000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04825"></a>04825 <span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_5               ((u32)0x00002000)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04826"></a>04826 <span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_6               ((u32)0x00004000)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04827"></a>04827 <span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_7               ((u32)0x00008000)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04828"></a>04828 
<a name="l04829"></a>04829 <span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4                 ((u32)0x00FF0000)        </span><span class="comment">/* ATTHOLD4[7:0] bits (Attribute memory 4 hold time) */</span>
<a name="l04830"></a>04830 <span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_0               ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04831"></a>04831 <span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_1               ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04832"></a>04832 <span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_2               ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04833"></a>04833 <span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_3               ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04834"></a>04834 <span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_4               ((u32)0x00100000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04835"></a>04835 <span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_5               ((u32)0x00200000)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04836"></a>04836 <span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_6               ((u32)0x00400000)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04837"></a>04837 <span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_7               ((u32)0x00800000)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04838"></a>04838 
<a name="l04839"></a>04839 <span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4                  ((u32)0xFF000000)        </span><span class="comment">/* ATTHIZ4[7:0] bits (Attribute memory 4 databus HiZ time) */</span>
<a name="l04840"></a>04840 <span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_0                ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04841"></a>04841 <span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_1                ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04842"></a>04842 <span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_2                ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04843"></a>04843 <span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_3                ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04844"></a>04844 <span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_4                ((u32)0x10000000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04845"></a>04845 <span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_5                ((u32)0x20000000)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04846"></a>04846 <span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_6                ((u32)0x40000000)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04847"></a>04847 <span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_7                ((u32)0x80000000)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04848"></a>04848 
<a name="l04849"></a>04849 
<a name="l04850"></a>04850 <span class="comment">/******************  Bit definition for FSMC_PIO4 register  *******************/</span>
<a name="l04851"></a>04851 <span class="preprocessor">#define  FSMC_PIO4_IOSET4                    ((u32)0x000000FF)        </span><span class="comment">/* IOSET4[7:0] bits (I/O 4 setup time) */</span>
<a name="l04852"></a>04852 <span class="preprocessor">#define  FSMC_PIO4_IOSET4_0                  ((u32)0x00000001)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04853"></a>04853 <span class="preprocessor">#define  FSMC_PIO4_IOSET4_1                  ((u32)0x00000002)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04854"></a>04854 <span class="preprocessor">#define  FSMC_PIO4_IOSET4_2                  ((u32)0x00000004)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04855"></a>04855 <span class="preprocessor">#define  FSMC_PIO4_IOSET4_3                  ((u32)0x00000008)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04856"></a>04856 <span class="preprocessor">#define  FSMC_PIO4_IOSET4_4                  ((u32)0x00000010)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04857"></a>04857 <span class="preprocessor">#define  FSMC_PIO4_IOSET4_5                  ((u32)0x00000020)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04858"></a>04858 <span class="preprocessor">#define  FSMC_PIO4_IOSET4_6                  ((u32)0x00000040)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04859"></a>04859 <span class="preprocessor">#define  FSMC_PIO4_IOSET4_7                  ((u32)0x00000080)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04860"></a>04860 
<a name="l04861"></a>04861 <span class="preprocessor">#define  FSMC_PIO4_IOWAIT4                   ((u32)0x0000FF00)        </span><span class="comment">/* IOWAIT4[7:0] bits (I/O 4 wait time) */</span>
<a name="l04862"></a>04862 <span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_0                 ((u32)0x00000100)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04863"></a>04863 <span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_1                 ((u32)0x00000200)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04864"></a>04864 <span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_2                 ((u32)0x00000400)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04865"></a>04865 <span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_3                 ((u32)0x00000800)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04866"></a>04866 <span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_4                 ((u32)0x00001000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04867"></a>04867 <span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_5                 ((u32)0x00002000)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04868"></a>04868 <span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_6                 ((u32)0x00004000)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04869"></a>04869 <span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_7                 ((u32)0x00008000)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04870"></a>04870 
<a name="l04871"></a>04871 <span class="preprocessor">#define  FSMC_PIO4_IOHOLD4                   ((u32)0x00FF0000)        </span><span class="comment">/* IOHOLD4[7:0] bits (I/O 4 hold time) */</span>
<a name="l04872"></a>04872 <span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_0                 ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04873"></a>04873 <span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_1                 ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04874"></a>04874 <span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_2                 ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04875"></a>04875 <span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_3                 ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04876"></a>04876 <span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_4                 ((u32)0x00100000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04877"></a>04877 <span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_5                 ((u32)0x00200000)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04878"></a>04878 <span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_6                 ((u32)0x00400000)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04879"></a>04879 <span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_7                 ((u32)0x00800000)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04880"></a>04880 
<a name="l04881"></a>04881 <span class="preprocessor">#define  FSMC_PIO4_IOHIZ4                    ((u32)0xFF000000)        </span><span class="comment">/* IOHIZ4[7:0] bits (I/O 4 databus HiZ time) */</span>
<a name="l04882"></a>04882 <span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_0                  ((u32)0x01000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l04883"></a>04883 <span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_1                  ((u32)0x02000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l04884"></a>04884 <span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_2                  ((u32)0x04000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l04885"></a>04885 <span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_3                  ((u32)0x08000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l04886"></a>04886 <span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_4                  ((u32)0x10000000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l04887"></a>04887 <span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_5                  ((u32)0x20000000)        </span><span class="comment">/* Bit 5 */</span>
<a name="l04888"></a>04888 <span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_6                  ((u32)0x40000000)        </span><span class="comment">/* Bit 6 */</span>
<a name="l04889"></a>04889 <span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_7                  ((u32)0x80000000)        </span><span class="comment">/* Bit 7 */</span>
<a name="l04890"></a>04890 
<a name="l04891"></a>04891 
<a name="l04892"></a>04892 <span class="comment">/******************  Bit definition for FSMC_ECCR2 register  ******************/</span>
<a name="l04893"></a>04893 <span class="preprocessor">#define  FSMC_ECCR2_ECC2                     ((u32)0xFFFFFFFF)        </span><span class="comment">/* ECC result */</span>
<a name="l04894"></a>04894 
<a name="l04895"></a>04895 <span class="comment">/******************  Bit definition for FSMC_ECCR3 register  ******************/</span>
<a name="l04896"></a>04896 <span class="preprocessor">#define  FSMC_ECCR3_ECC3                     ((u32)0xFFFFFFFF)        </span><span class="comment">/* ECC result */</span>
<a name="l04897"></a>04897 
<a name="l04898"></a>04898 
<a name="l04899"></a>04899 
<a name="l04900"></a>04900 <span class="comment">/******************************************************************************/</span>
<a name="l04901"></a>04901 <span class="comment">/*                                                                            */</span>
<a name="l04902"></a>04902 <span class="comment">/*                           SD host Interface                                */</span>
<a name="l04903"></a>04903 <span class="comment">/*                                                                            */</span>
<a name="l04904"></a>04904 <span class="comment">/******************************************************************************/</span>
<a name="l04905"></a>04905 
<a name="l04906"></a>04906 <span class="comment">/******************  Bit definition for SDIO_POWER register  ******************/</span>
<a name="l04907"></a>04907 <span class="preprocessor">#define  SDIO_POWER_PWRCTRL                  ((u8)0x03)               </span><span class="comment">/* PWRCTRL[1:0] bits (Power supply control bits) */</span>
<a name="l04908"></a>04908 <span class="preprocessor">#define  SDIO_POWER_PWRCTRL_0                ((u8)0x01)               </span><span class="comment">/* Bit 0 */</span>
<a name="l04909"></a>04909 <span class="preprocessor">#define  SDIO_POWER_PWRCTRL_1                ((u8)0x02)               </span><span class="comment">/* Bit 1 */</span>
<a name="l04910"></a>04910 
<a name="l04911"></a>04911 
<a name="l04912"></a>04912 <span class="comment">/******************  Bit definition for SDIO_CLKCR register  ******************/</span>
<a name="l04913"></a>04913 <span class="preprocessor">#define  SDIO_CLKCR_CLKDIV                   ((u16)0x00FF)            </span><span class="comment">/* Clock divide factor */</span>
<a name="l04914"></a>04914 <span class="preprocessor">#define  SDIO_CLKCR_CLKEN                    ((u16)0x0100)            </span><span class="comment">/* Clock enable bit */</span>
<a name="l04915"></a>04915 <span class="preprocessor">#define  SDIO_CLKCR_PWRSAV                   ((u16)0x0200)            </span><span class="comment">/* Power saving configuration bit */</span>
<a name="l04916"></a>04916 <span class="preprocessor">#define  SDIO_CLKCR_BYPASS                   ((u16)0x0400)            </span><span class="comment">/* Clock divider bypass enable bit */</span>
<a name="l04917"></a>04917 
<a name="l04918"></a>04918 <span class="preprocessor">#define  SDIO_CLKCR_WIDBUS                   ((u16)0x1800)            </span><span class="comment">/* WIDBUS[1:0] bits (Wide bus mode enable bit) */</span>
<a name="l04919"></a>04919 <span class="preprocessor">#define  SDIO_CLKCR_WIDBUS_0                 ((u16)0x0800)            </span><span class="comment">/* Bit 0 */</span>
<a name="l04920"></a>04920 <span class="preprocessor">#define  SDIO_CLKCR_WIDBUS_1                 ((u16)0x1000)            </span><span class="comment">/* Bit 1 */</span>
<a name="l04921"></a>04921 
<a name="l04922"></a>04922 <span class="preprocessor">#define  SDIO_CLKCR_NEGEDGE                  ((u16)0x2000)            </span><span class="comment">/* SDIO_CK dephasing selection bit */</span>
<a name="l04923"></a>04923 <span class="preprocessor">#define  SDIO_CLKCR_HWFC_EN                  ((u16)0x4000)            </span><span class="comment">/* HW Flow Control enable */</span>
<a name="l04924"></a>04924 
<a name="l04925"></a>04925 
<a name="l04926"></a>04926 <span class="comment">/*******************  Bit definition for SDIO_ARG register  *******************/</span>
<a name="l04927"></a>04927 <span class="preprocessor">#define  SDIO_ARG_CMDARG                     ((u32)0xFFFFFFFF)            </span><span class="comment">/* Command argument */</span>
<a name="l04928"></a>04928 
<a name="l04929"></a>04929 
<a name="l04930"></a>04930 <span class="comment">/*******************  Bit definition for SDIO_CMD register  *******************/</span>
<a name="l04931"></a>04931 <span class="preprocessor">#define  SDIO_CMD_CMDINDEX                   ((u16)0x003F)            </span><span class="comment">/* Command Index */</span>
<a name="l04932"></a>04932 
<a name="l04933"></a>04933 <span class="preprocessor">#define  SDIO_CMD_WAITRESP                   ((u16)0x00C0)            </span><span class="comment">/* WAITRESP[1:0] bits (Wait for response bits) */</span>
<a name="l04934"></a>04934 <span class="preprocessor">#define  SDIO_CMD_WAITRESP_0                 ((u16)0x0040)            </span><span class="comment">/*  Bit 0 */</span>
<a name="l04935"></a>04935 <span class="preprocessor">#define  SDIO_CMD_WAITRESP_1                 ((u16)0x0080)            </span><span class="comment">/*  Bit 1 */</span>
<a name="l04936"></a>04936 
<a name="l04937"></a>04937 <span class="preprocessor">#define  SDIO_CMD_WAITINT                    ((u16)0x0100)            </span><span class="comment">/* CPSM Waits for Interrupt Request */</span>
<a name="l04938"></a>04938 <span class="preprocessor">#define  SDIO_CMD_WAITPEND                   ((u16)0x0200)            </span><span class="comment">/* CPSM Waits for ends of data transfer (CmdPend internal signal) */</span>
<a name="l04939"></a>04939 <span class="preprocessor">#define  SDIO_CMD_CPSMEN                     ((u16)0x0400)            </span><span class="comment">/* Command path state machine (CPSM) Enable bit */</span>
<a name="l04940"></a>04940 <span class="preprocessor">#define  SDIO_CMD_SDIOSUSPEND                ((u16)0x0800)            </span><span class="comment">/* SD I/O suspend command */</span>
<a name="l04941"></a>04941 <span class="preprocessor">#define  SDIO_CMD_ENCMDCOMPL                 ((u16)0x1000)            </span><span class="comment">/* Enable CMD completion */</span>
<a name="l04942"></a>04942 <span class="preprocessor">#define  SDIO_CMD_NIEN                       ((u16)0x2000)            </span><span class="comment">/* Not Interrupt Enable */</span>
<a name="l04943"></a>04943 <span class="preprocessor">#define  SDIO_CMD_CEATACMD                   ((u16)0x4000)            </span><span class="comment">/* CE-ATA command */</span>
<a name="l04944"></a>04944 
<a name="l04945"></a>04945 
<a name="l04946"></a>04946 <span class="comment">/*****************  Bit definition for SDIO_RESPCMD register  *****************/</span>
<a name="l04947"></a>04947 <span class="preprocessor">#define  SDIO_RESPCMD_RESPCMD                ((u8)0x3F)               </span><span class="comment">/* Response command index */</span>
<a name="l04948"></a>04948 
<a name="l04949"></a>04949 
<a name="l04950"></a>04950 <span class="comment">/******************  Bit definition for SDIO_RESP0 register  ******************/</span>
<a name="l04951"></a>04951 <span class="preprocessor">#define  SDIO_RESP0_CARDSTATUS0              ((u32)0xFFFFFFFF)        </span><span class="comment">/* Card Status */</span>
<a name="l04952"></a>04952 
<a name="l04953"></a>04953 
<a name="l04954"></a>04954 <span class="comment">/******************  Bit definition for SDIO_RESP1 register  ******************/</span>
<a name="l04955"></a>04955 <span class="preprocessor">#define  SDIO_RESP1_CARDSTATUS1              ((u32)0xFFFFFFFF)        </span><span class="comment">/* Card Status */</span>
<a name="l04956"></a>04956 
<a name="l04957"></a>04957 
<a name="l04958"></a>04958 <span class="comment">/******************  Bit definition for SDIO_RESP2 register  ******************/</span>
<a name="l04959"></a>04959 <span class="preprocessor">#define  SDIO_RESP2_CARDSTATUS2              ((u32)0xFFFFFFFF)        </span><span class="comment">/* Card Status */</span>
<a name="l04960"></a>04960 
<a name="l04961"></a>04961 
<a name="l04962"></a>04962 <span class="comment">/******************  Bit definition for SDIO_RESP3 register  ******************/</span>
<a name="l04963"></a>04963 <span class="preprocessor">#define  SDIO_RESP3_CARDSTATUS3              ((u32)0xFFFFFFFF)        </span><span class="comment">/* Card Status */</span>
<a name="l04964"></a>04964 
<a name="l04965"></a>04965 
<a name="l04966"></a>04966 <span class="comment">/******************  Bit definition for SDIO_RESP4 register  ******************/</span>
<a name="l04967"></a>04967 <span class="preprocessor">#define  SDIO_RESP4_CARDSTATUS4              ((u32)0xFFFFFFFF)        </span><span class="comment">/* Card Status */</span>
<a name="l04968"></a>04968 
<a name="l04969"></a>04969 
<a name="l04970"></a>04970 <span class="comment">/******************  Bit definition for SDIO_DTIMER register  *****************/</span>
<a name="l04971"></a>04971 <span class="preprocessor">#define  SDIO_DTIMER_DATATIME                ((u32)0xFFFFFFFF)        </span><span class="comment">/* Data timeout period. */</span>
<a name="l04972"></a>04972 
<a name="l04973"></a>04973 
<a name="l04974"></a>04974 <span class="comment">/******************  Bit definition for SDIO_DLEN register  *******************/</span>
<a name="l04975"></a>04975 <span class="preprocessor">#define  SDIO_DLEN_DATALENGTH                ((u32)0x01FFFFFF)        </span><span class="comment">/* Data length value */</span>
<a name="l04976"></a>04976 
<a name="l04977"></a>04977 
<a name="l04978"></a>04978 <span class="comment">/******************  Bit definition for SDIO_DCTRL register  ******************/</span>
<a name="l04979"></a>04979 <span class="preprocessor">#define  SDIO_DCTRL_DTEN                     ((u16)0x0001)            </span><span class="comment">/* Data transfer enabled bit */</span>
<a name="l04980"></a>04980 <span class="preprocessor">#define  SDIO_DCTRL_DTDIR                    ((u16)0x0002)            </span><span class="comment">/* Data transfer direction selection */</span>
<a name="l04981"></a>04981 <span class="preprocessor">#define  SDIO_DCTRL_DTMODE                   ((u16)0x0004)            </span><span class="comment">/* Data transfer mode selection */</span>
<a name="l04982"></a>04982 <span class="preprocessor">#define  SDIO_DCTRL_DMAEN                    ((u16)0x0008)            </span><span class="comment">/* DMA enabled bit */</span>
<a name="l04983"></a>04983 
<a name="l04984"></a>04984 <span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE               ((u16)0x00F0)            </span><span class="comment">/* DBLOCKSIZE[3:0] bits (Data block size) */</span>
<a name="l04985"></a>04985 <span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_0             ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span>
<a name="l04986"></a>04986 <span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_1             ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span>
<a name="l04987"></a>04987 <span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_2             ((u16)0x0040)            </span><span class="comment">/* Bit 2 */</span>
<a name="l04988"></a>04988 <span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_3             ((u16)0x0080)            </span><span class="comment">/* Bit 3 */</span>
<a name="l04989"></a>04989 
<a name="l04990"></a>04990 <span class="preprocessor">#define  SDIO_DCTRL_RWSTART                  ((u16)0x0100)            </span><span class="comment">/* Read wait start */</span>
<a name="l04991"></a>04991 <span class="preprocessor">#define  SDIO_DCTRL_RWSTOP                   ((u16)0x0200)            </span><span class="comment">/* Read wait stop */</span>
<a name="l04992"></a>04992 <span class="preprocessor">#define  SDIO_DCTRL_RWMOD                    ((u16)0x0400)            </span><span class="comment">/* Read wait mode */</span>
<a name="l04993"></a>04993 <span class="preprocessor">#define  SDIO_DCTRL_SDIOEN                   ((u16)0x0800)            </span><span class="comment">/* SD I/O enable functions */</span>
<a name="l04994"></a>04994 
<a name="l04995"></a>04995 
<a name="l04996"></a>04996 <span class="comment">/******************  Bit definition for SDIO_DCOUNT register  *****************/</span>
<a name="l04997"></a>04997 <span class="preprocessor">#define  SDIO_DCOUNT_DATACOUNT               ((u32)0x01FFFFFF)        </span><span class="comment">/* Data count value */</span>
<a name="l04998"></a>04998 
<a name="l04999"></a>04999 
<a name="l05000"></a>05000 <span class="comment">/******************  Bit definition for SDIO_STA register  ********************/</span>
<a name="l05001"></a>05001 <span class="preprocessor">#define  SDIO_STA_CCRCFAIL                   ((u32)0x00000001)        </span><span class="comment">/* Command response received (CRC check failed) */</span>
<a name="l05002"></a>05002 <span class="preprocessor">#define  SDIO_STA_DCRCFAIL                   ((u32)0x00000002)        </span><span class="comment">/* Data block sent/received (CRC check failed) */</span>
<a name="l05003"></a>05003 <span class="preprocessor">#define  SDIO_STA_CTIMEOUT                   ((u32)0x00000004)        </span><span class="comment">/* Command response timeout */</span>
<a name="l05004"></a>05004 <span class="preprocessor">#define  SDIO_STA_DTIMEOUT                   ((u32)0x00000008)        </span><span class="comment">/* Data timeout */</span>
<a name="l05005"></a>05005 <span class="preprocessor">#define  SDIO_STA_TXUNDERR                   ((u32)0x00000010)        </span><span class="comment">/* Transmit FIFO underrun error */</span>
<a name="l05006"></a>05006 <span class="preprocessor">#define  SDIO_STA_RXOVERR                    ((u32)0x00000020)        </span><span class="comment">/* Received FIFO overrun error */</span>
<a name="l05007"></a>05007 <span class="preprocessor">#define  SDIO_STA_CMDREND                    ((u32)0x00000040)        </span><span class="comment">/* Command response received (CRC check passed) */</span>
<a name="l05008"></a>05008 <span class="preprocessor">#define  SDIO_STA_CMDSENT                    ((u32)0x00000080)        </span><span class="comment">/* Command sent (no response required) */</span>
<a name="l05009"></a>05009 <span class="preprocessor">#define  SDIO_STA_DATAEND                    ((u32)0x00000100)        </span><span class="comment">/* Data end (data counter, SDIDCOUNT, is zero) */</span>
<a name="l05010"></a>05010 <span class="preprocessor">#define  SDIO_STA_STBITERR                   ((u32)0x00000200)        </span><span class="comment">/* Start bit not detected on all data signals in wide bus mode */</span>
<a name="l05011"></a>05011 <span class="preprocessor">#define  SDIO_STA_DBCKEND                    ((u32)0x00000400)        </span><span class="comment">/* Data block sent/received (CRC check passed) */</span>
<a name="l05012"></a>05012 <span class="preprocessor">#define  SDIO_STA_CMDACT                     ((u32)0x00000800)        </span><span class="comment">/* Command transfer in progress */</span>
<a name="l05013"></a>05013 <span class="preprocessor">#define  SDIO_STA_TXACT                      ((u32)0x00001000)        </span><span class="comment">/* Data transmit in progress */</span>
<a name="l05014"></a>05014 <span class="preprocessor">#define  SDIO_STA_RXACT                      ((u32)0x00002000)        </span><span class="comment">/* Data receive in progress */</span>
<a name="l05015"></a>05015 <span class="preprocessor">#define  SDIO_STA_TXFIFOHE                   ((u32)0x00004000)        </span><span class="comment">/* Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */</span>
<a name="l05016"></a>05016 <span class="preprocessor">#define  SDIO_STA_RXFIFOHF                   ((u32)0x00008000)        </span><span class="comment">/* Receive FIFO Half Full: there are at least 8 words in the FIFO */</span>
<a name="l05017"></a>05017 <span class="preprocessor">#define  SDIO_STA_TXFIFOF                    ((u32)0x00010000)        </span><span class="comment">/* Transmit FIFO full */</span>
<a name="l05018"></a>05018 <span class="preprocessor">#define  SDIO_STA_RXFIFOF                    ((u32)0x00020000)        </span><span class="comment">/* Receive FIFO full */</span>
<a name="l05019"></a>05019 <span class="preprocessor">#define  SDIO_STA_TXFIFOE                    ((u32)0x00040000)        </span><span class="comment">/* Transmit FIFO empty */</span>
<a name="l05020"></a>05020 <span class="preprocessor">#define  SDIO_STA_RXFIFOE                    ((u32)0x00080000)        </span><span class="comment">/* Receive FIFO empty */</span>
<a name="l05021"></a>05021 <span class="preprocessor">#define  SDIO_STA_TXDAVL                     ((u32)0x00100000)        </span><span class="comment">/* Data available in transmit FIFO */</span>
<a name="l05022"></a>05022 <span class="preprocessor">#define  SDIO_STA_RXDAVL                     ((u32)0x00200000)        </span><span class="comment">/* Data available in receive FIFO */</span>
<a name="l05023"></a>05023 <span class="preprocessor">#define  SDIO_STA_SDIOIT                     ((u32)0x00400000)        </span><span class="comment">/* SDIO interrupt received */</span>
<a name="l05024"></a>05024 <span class="preprocessor">#define  SDIO_STA_CEATAEND                   ((u32)0x00800000)        </span><span class="comment">/* CE-ATA command completion signal received for CMD61 */</span>
<a name="l05025"></a>05025 
<a name="l05026"></a>05026 
<a name="l05027"></a>05027 <span class="comment">/*******************  Bit definition for SDIO_ICR register  *******************/</span>
<a name="l05028"></a>05028 <span class="preprocessor">#define  SDIO_ICR_CCRCFAILC                  ((u32)0x00000001)        </span><span class="comment">/* CCRCFAIL flag clear bit */</span>
<a name="l05029"></a>05029 <span class="preprocessor">#define  SDIO_ICR_DCRCFAILC                  ((u32)0x00000002)        </span><span class="comment">/* DCRCFAIL flag clear bit */</span>
<a name="l05030"></a>05030 <span class="preprocessor">#define  SDIO_ICR_CTIMEOUTC                  ((u32)0x00000004)        </span><span class="comment">/* CTIMEOUT flag clear bit */</span>
<a name="l05031"></a>05031 <span class="preprocessor">#define  SDIO_ICR_DTIMEOUTC                  ((u32)0x00000008)        </span><span class="comment">/* DTIMEOUT flag clear bit */</span>
<a name="l05032"></a>05032 <span class="preprocessor">#define  SDIO_ICR_TXUNDERRC                  ((u32)0x00000010)        </span><span class="comment">/* TXUNDERR flag clear bit */</span>
<a name="l05033"></a>05033 <span class="preprocessor">#define  SDIO_ICR_RXOVERRC                   ((u32)0x00000020)        </span><span class="comment">/* RXOVERR flag clear bit */</span>
<a name="l05034"></a>05034 <span class="preprocessor">#define  SDIO_ICR_CMDRENDC                   ((u32)0x00000040)        </span><span class="comment">/* CMDREND flag clear bit */</span>
<a name="l05035"></a>05035 <span class="preprocessor">#define  SDIO_ICR_CMDSENTC                   ((u32)0x00000080)        </span><span class="comment">/* CMDSENT flag clear bit */</span>
<a name="l05036"></a>05036 <span class="preprocessor">#define  SDIO_ICR_DATAENDC                   ((u32)0x00000100)        </span><span class="comment">/* DATAEND flag clear bit */</span>
<a name="l05037"></a>05037 <span class="preprocessor">#define  SDIO_ICR_STBITERRC                  ((u32)0x00000200)        </span><span class="comment">/* STBITERR flag clear bit */</span>
<a name="l05038"></a>05038 <span class="preprocessor">#define  SDIO_ICR_DBCKENDC                   ((u32)0x00000400)        </span><span class="comment">/* DBCKEND flag clear bit */</span>
<a name="l05039"></a>05039 <span class="preprocessor">#define  SDIO_ICR_SDIOITC                    ((u32)0x00400000)        </span><span class="comment">/* SDIOIT flag clear bit */</span>
<a name="l05040"></a>05040 <span class="preprocessor">#define  SDIO_ICR_CEATAENDC                  ((u32)0x00800000)        </span><span class="comment">/* CEATAEND flag clear bit */</span>
<a name="l05041"></a>05041 
<a name="l05042"></a>05042 
<a name="l05043"></a>05043 <span class="comment">/******************  Bit definition for SDIO_MASK register  *******************/</span>
<a name="l05044"></a>05044 <span class="preprocessor">#define  SDIO_MASK_CCRCFAILIE                ((u32)0x00000001)        </span><span class="comment">/* Command CRC Fail Interrupt Enable */</span>
<a name="l05045"></a>05045 <span class="preprocessor">#define  SDIO_MASK_DCRCFAILIE                ((u32)0x00000002)        </span><span class="comment">/* Data CRC Fail Interrupt Enable */</span>
<a name="l05046"></a>05046 <span class="preprocessor">#define  SDIO_MASK_CTIMEOUTIE                ((u32)0x00000004)        </span><span class="comment">/* Command TimeOut Interrupt Enable */</span>
<a name="l05047"></a>05047 <span class="preprocessor">#define  SDIO_MASK_DTIMEOUTIE                ((u32)0x00000008)        </span><span class="comment">/* Data TimeOut Interrupt Enable */</span>
<a name="l05048"></a>05048 <span class="preprocessor">#define  SDIO_MASK_TXUNDERRIE                ((u32)0x00000010)        </span><span class="comment">/* Tx FIFO UnderRun Error Interrupt Enable */</span>
<a name="l05049"></a>05049 <span class="preprocessor">#define  SDIO_MASK_RXOVERRIE                 ((u32)0x00000020)        </span><span class="comment">/* Rx FIFO OverRun Error Interrupt Enable */</span>
<a name="l05050"></a>05050 <span class="preprocessor">#define  SDIO_MASK_CMDRENDIE                 ((u32)0x00000040)        </span><span class="comment">/* Command Response Received Interrupt Enable */</span>
<a name="l05051"></a>05051 <span class="preprocessor">#define  SDIO_MASK_CMDSENTIE                 ((u32)0x00000080)        </span><span class="comment">/* Command Sent Interrupt Enable */</span>
<a name="l05052"></a>05052 <span class="preprocessor">#define  SDIO_MASK_DATAENDIE                 ((u32)0x00000100)        </span><span class="comment">/* Data End Interrupt Enable */</span>
<a name="l05053"></a>05053 <span class="preprocessor">#define  SDIO_MASK_STBITERRIE                ((u32)0x00000200)        </span><span class="comment">/* Start Bit Error Interrupt Enable */</span>
<a name="l05054"></a>05054 <span class="preprocessor">#define  SDIO_MASK_DBCKENDIE                 ((u32)0x00000400)        </span><span class="comment">/* Data Block End Interrupt Enable */</span>
<a name="l05055"></a>05055 <span class="preprocessor">#define  SDIO_MASK_CMDACTIE                  ((u32)0x00000800)        </span><span class="comment">/* CCommand Acting Interrupt Enable */</span>
<a name="l05056"></a>05056 <span class="preprocessor">#define  SDIO_MASK_TXACTIE                   ((u32)0x00001000)        </span><span class="comment">/* Data Transmit Acting Interrupt Enable */</span>
<a name="l05057"></a>05057 <span class="preprocessor">#define  SDIO_MASK_RXACTIE                   ((u32)0x00002000)        </span><span class="comment">/* Data receive acting interrupt enabled */</span>
<a name="l05058"></a>05058 <span class="preprocessor">#define  SDIO_MASK_TXFIFOHEIE                ((u32)0x00004000)        </span><span class="comment">/* Tx FIFO Half Empty interrupt Enable */</span>
<a name="l05059"></a>05059 <span class="preprocessor">#define  SDIO_MASK_RXFIFOHFIE                ((u32)0x00008000)        </span><span class="comment">/* Rx FIFO Half Full interrupt Enable */</span>
<a name="l05060"></a>05060 <span class="preprocessor">#define  SDIO_MASK_TXFIFOFIE                 ((u32)0x00010000)        </span><span class="comment">/* Tx FIFO Full interrupt Enable */</span>
<a name="l05061"></a>05061 <span class="preprocessor">#define  SDIO_MASK_RXFIFOFIE                 ((u32)0x00020000)        </span><span class="comment">/* Rx FIFO Full interrupt Enable */</span>
<a name="l05062"></a>05062 <span class="preprocessor">#define  SDIO_MASK_TXFIFOEIE                 ((u32)0x00040000)        </span><span class="comment">/* Tx FIFO Empty interrupt Enable */</span>
<a name="l05063"></a>05063 <span class="preprocessor">#define  SDIO_MASK_RXFIFOEIE                 ((u32)0x00080000)        </span><span class="comment">/* Rx FIFO Empty interrupt Enable */</span>
<a name="l05064"></a>05064 <span class="preprocessor">#define  SDIO_MASK_TXDAVLIE                  ((u32)0x00100000)        </span><span class="comment">/* Data available in Tx FIFO interrupt Enable */</span>
<a name="l05065"></a>05065 <span class="preprocessor">#define  SDIO_MASK_RXDAVLIE                  ((u32)0x00200000)        </span><span class="comment">/* Data available in Rx FIFO interrupt Enable */</span>
<a name="l05066"></a>05066 <span class="preprocessor">#define  SDIO_MASK_SDIOITIE                  ((u32)0x00400000)        </span><span class="comment">/* SDIO Mode Interrupt Received interrupt Enable */</span>
<a name="l05067"></a>05067 <span class="preprocessor">#define  SDIO_MASK_CEATAENDIE                ((u32)0x00800000)        </span><span class="comment">/* CE-ATA command completion signal received Interrupt Enable */</span>
<a name="l05068"></a>05068 
<a name="l05069"></a>05069 
<a name="l05070"></a>05070 <span class="comment">/*****************  Bit definition for SDIO_FIFOCNT register  *****************/</span>
<a name="l05071"></a>05071 <span class="preprocessor">#define  SDIO_FIFOCNT_FIFOCOUNT              ((u32)0x00FFFFFF)        </span><span class="comment">/* Remaining number of words to be written to or read from the FIFO */</span>
<a name="l05072"></a>05072 
<a name="l05073"></a>05073 
<a name="l05074"></a>05074 <span class="comment">/******************  Bit definition for SDIO_FIFO register  *******************/</span>
<a name="l05075"></a>05075 <span class="preprocessor">#define  SDIO_FIFO_FIFODATA                  ((u32)0xFFFFFFFF)        </span><span class="comment">/* Receive and transmit FIFO data */</span>
<a name="l05076"></a>05076 
<a name="l05077"></a>05077 
<a name="l05078"></a>05078 
<a name="l05079"></a>05079 <span class="comment">/******************************************************************************/</span>
<a name="l05080"></a>05080 <span class="comment">/*                                                                            */</span>
<a name="l05081"></a>05081 <span class="comment">/*                                   USB                                      */</span>
<a name="l05082"></a>05082 <span class="comment">/*                                                                            */</span>
<a name="l05083"></a>05083 <span class="comment">/******************************************************************************/</span>
<a name="l05084"></a>05084 
<a name="l05085"></a>05085 <span class="comment">/* Endpoint-specific registers */</span>
<a name="l05086"></a>05086 <span class="comment">/*******************  Bit definition for USB_EP0R register  *******************/</span>
<a name="l05087"></a>05087 <span class="preprocessor">#define  USB_EP0R_EA                         ((u16)0x000F)            </span><span class="comment">/* Endpoint Address */</span>
<a name="l05088"></a>05088 
<a name="l05089"></a>05089 <span class="preprocessor">#define  USB_EP0R_STAT_TX                    ((u16)0x0030)            </span><span class="comment">/* STAT_TX[1:0] bits (Status bits, for transmission transfers) */</span>
<a name="l05090"></a>05090 <span class="preprocessor">#define  USB_EP0R_STAT_TX_0                  ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05091"></a>05091 <span class="preprocessor">#define  USB_EP0R_STAT_TX_1                  ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05092"></a>05092 
<a name="l05093"></a>05093 <span class="preprocessor">#define  USB_EP0R_DTOG_TX                    ((u16)0x0040)            </span><span class="comment">/* Data Toggle, for transmission transfers */</span>
<a name="l05094"></a>05094 <span class="preprocessor">#define  USB_EP0R_CTR_TX                     ((u16)0x0080)            </span><span class="comment">/* Correct Transfer for transmission */</span>
<a name="l05095"></a>05095 <span class="preprocessor">#define  USB_EP0R_EP_KIND                    ((u16)0x0100)            </span><span class="comment">/* Endpoint Kind */</span>
<a name="l05096"></a>05096 
<a name="l05097"></a>05097 <span class="preprocessor">#define  USB_EP0R_EP_TYPE                    ((u16)0x0600)            </span><span class="comment">/* EP_TYPE[1:0] bits (Endpoint type) */</span>
<a name="l05098"></a>05098 <span class="preprocessor">#define  USB_EP0R_EP_TYPE_0                  ((u16)0x0200)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05099"></a>05099 <span class="preprocessor">#define  USB_EP0R_EP_TYPE_1                  ((u16)0x0400)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05100"></a>05100 
<a name="l05101"></a>05101 <span class="preprocessor">#define  USB_EP0R_SETUP                      ((u16)0x0800)            </span><span class="comment">/* Setup transaction completed */</span>
<a name="l05102"></a>05102 
<a name="l05103"></a>05103 <span class="preprocessor">#define  USB_EP0R_STAT_RX                    ((u16)0x3000)            </span><span class="comment">/* STAT_RX[1:0] bits (Status bits, for reception transfers) */</span>
<a name="l05104"></a>05104 <span class="preprocessor">#define  USB_EP0R_STAT_RX_0                  ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05105"></a>05105 <span class="preprocessor">#define  USB_EP0R_STAT_RX_1                  ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05106"></a>05106 
<a name="l05107"></a>05107 <span class="preprocessor">#define  USB_EP0R_DTOG_RX                    ((u16)0x4000)            </span><span class="comment">/* Data Toggle, for reception transfers */</span>
<a name="l05108"></a>05108 <span class="preprocessor">#define  USB_EP0R_CTR_RX                     ((u16)0x8000)            </span><span class="comment">/* Correct Transfer for reception */</span>
<a name="l05109"></a>05109 
<a name="l05110"></a>05110 
<a name="l05111"></a>05111 <span class="comment">/*******************  Bit definition for USB_EP1R register  *******************/</span>
<a name="l05112"></a>05112 <span class="preprocessor">#define  USB_EP1R_EA                         ((u16)0x000F)            </span><span class="comment">/* Endpoint Address */</span>
<a name="l05113"></a>05113 
<a name="l05114"></a>05114 <span class="preprocessor">#define  USB_EP1R_STAT_TX                    ((u16)0x0030)            </span><span class="comment">/* STAT_TX[1:0] bits (Status bits, for transmission transfers) */</span>
<a name="l05115"></a>05115 <span class="preprocessor">#define  USB_EP1R_STAT_TX_0                  ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05116"></a>05116 <span class="preprocessor">#define  USB_EP1R_STAT_TX_1                  ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05117"></a>05117 
<a name="l05118"></a>05118 <span class="preprocessor">#define  USB_EP1R_DTOG_TX                    ((u16)0x0040)            </span><span class="comment">/* Data Toggle, for transmission transfers */</span>
<a name="l05119"></a>05119 <span class="preprocessor">#define  USB_EP1R_CTR_TX                     ((u16)0x0080)            </span><span class="comment">/* Correct Transfer for transmission */</span>
<a name="l05120"></a>05120 <span class="preprocessor">#define  USB_EP1R_EP_KIND                    ((u16)0x0100)            </span><span class="comment">/* Endpoint Kind */</span>
<a name="l05121"></a>05121 
<a name="l05122"></a>05122 <span class="preprocessor">#define  USB_EP1R_EP_TYPE                    ((u16)0x0600)            </span><span class="comment">/* EP_TYPE[1:0] bits (Endpoint type) */</span>
<a name="l05123"></a>05123 <span class="preprocessor">#define  USB_EP1R_EP_TYPE_0                  ((u16)0x0200)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05124"></a>05124 <span class="preprocessor">#define  USB_EP1R_EP_TYPE_1                  ((u16)0x0400)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05125"></a>05125 
<a name="l05126"></a>05126 <span class="preprocessor">#define  USB_EP1R_SETUP                      ((u16)0x0800)            </span><span class="comment">/* Setup transaction completed */</span>
<a name="l05127"></a>05127 
<a name="l05128"></a>05128 <span class="preprocessor">#define  USB_EP1R_STAT_RX                    ((u16)0x3000)            </span><span class="comment">/* STAT_RX[1:0] bits (Status bits, for reception transfers) */</span>
<a name="l05129"></a>05129 <span class="preprocessor">#define  USB_EP1R_STAT_RX_0                  ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05130"></a>05130 <span class="preprocessor">#define  USB_EP1R_STAT_RX_1                  ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05131"></a>05131 
<a name="l05132"></a>05132 <span class="preprocessor">#define  USB_EP1R_DTOG_RX                    ((u16)0x4000)            </span><span class="comment">/* Data Toggle, for reception transfers */</span>
<a name="l05133"></a>05133 <span class="preprocessor">#define  USB_EP1R_CTR_RX                     ((u16)0x8000)            </span><span class="comment">/* Correct Transfer for reception */</span>
<a name="l05134"></a>05134 
<a name="l05135"></a>05135 
<a name="l05136"></a>05136 <span class="comment">/*******************  Bit definition for USB_EP2R register  *******************/</span>
<a name="l05137"></a>05137 <span class="preprocessor">#define  USB_EP2R_EA                         ((u16)0x000F)            </span><span class="comment">/* Endpoint Address */</span>
<a name="l05138"></a>05138 
<a name="l05139"></a>05139 <span class="preprocessor">#define  USB_EP2R_STAT_TX                    ((u16)0x0030)            </span><span class="comment">/* STAT_TX[1:0] bits (Status bits, for transmission transfers) */</span>
<a name="l05140"></a>05140 <span class="preprocessor">#define  USB_EP2R_STAT_TX_0                  ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05141"></a>05141 <span class="preprocessor">#define  USB_EP2R_STAT_TX_1                  ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05142"></a>05142 
<a name="l05143"></a>05143 <span class="preprocessor">#define  USB_EP2R_DTOG_TX                    ((u16)0x0040)            </span><span class="comment">/* Data Toggle, for transmission transfers */</span>
<a name="l05144"></a>05144 <span class="preprocessor">#define  USB_EP2R_CTR_TX                     ((u16)0x0080)            </span><span class="comment">/* Correct Transfer for transmission */</span>
<a name="l05145"></a>05145 <span class="preprocessor">#define  USB_EP2R_EP_KIND                    ((u16)0x0100)            </span><span class="comment">/* Endpoint Kind */</span>
<a name="l05146"></a>05146 
<a name="l05147"></a>05147 <span class="preprocessor">#define  USB_EP2R_EP_TYPE                    ((u16)0x0600)            </span><span class="comment">/* EP_TYPE[1:0] bits (Endpoint type) */</span>
<a name="l05148"></a>05148 <span class="preprocessor">#define  USB_EP2R_EP_TYPE_0                  ((u16)0x0200)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05149"></a>05149 <span class="preprocessor">#define  USB_EP2R_EP_TYPE_1                  ((u16)0x0400)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05150"></a>05150 
<a name="l05151"></a>05151 <span class="preprocessor">#define  USB_EP2R_SETUP                      ((u16)0x0800)            </span><span class="comment">/* Setup transaction completed */</span>
<a name="l05152"></a>05152 
<a name="l05153"></a>05153 <span class="preprocessor">#define  USB_EP2R_STAT_RX                    ((u16)0x3000)            </span><span class="comment">/* STAT_RX[1:0] bits (Status bits, for reception transfers) */</span>
<a name="l05154"></a>05154 <span class="preprocessor">#define  USB_EP2R_STAT_RX_0                  ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05155"></a>05155 <span class="preprocessor">#define  USB_EP2R_STAT_RX_1                  ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05156"></a>05156 
<a name="l05157"></a>05157 <span class="preprocessor">#define  USB_EP2R_DTOG_RX                    ((u16)0x4000)            </span><span class="comment">/* Data Toggle, for reception transfers */</span>
<a name="l05158"></a>05158 <span class="preprocessor">#define  USB_EP2R_CTR_RX                     ((u16)0x8000)            </span><span class="comment">/* Correct Transfer for reception */</span>
<a name="l05159"></a>05159 
<a name="l05160"></a>05160 
<a name="l05161"></a>05161 <span class="comment">/*******************  Bit definition for USB_EP3R register  *******************/</span>
<a name="l05162"></a>05162 <span class="preprocessor">#define  USB_EP3R_EA                         ((u16)0x000F)            </span><span class="comment">/* Endpoint Address */</span>
<a name="l05163"></a>05163 
<a name="l05164"></a>05164 <span class="preprocessor">#define  USB_EP3R_STAT_TX                    ((u16)0x0030)            </span><span class="comment">/* STAT_TX[1:0] bits (Status bits, for transmission transfers) */</span>
<a name="l05165"></a>05165 <span class="preprocessor">#define  USB_EP3R_STAT_TX_0                  ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05166"></a>05166 <span class="preprocessor">#define  USB_EP3R_STAT_TX_1                  ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05167"></a>05167 
<a name="l05168"></a>05168 <span class="preprocessor">#define  USB_EP3R_DTOG_TX                    ((u16)0x0040)            </span><span class="comment">/* Data Toggle, for transmission transfers */</span>
<a name="l05169"></a>05169 <span class="preprocessor">#define  USB_EP3R_CTR_TX                     ((u16)0x0080)            </span><span class="comment">/* Correct Transfer for transmission */</span>
<a name="l05170"></a>05170 <span class="preprocessor">#define  USB_EP3R_EP_KIND                    ((u16)0x0100)            </span><span class="comment">/* Endpoint Kind */</span>
<a name="l05171"></a>05171 
<a name="l05172"></a>05172 <span class="preprocessor">#define  USB_EP3R_EP_TYPE                    ((u16)0x0600)            </span><span class="comment">/* EP_TYPE[1:0] bits (Endpoint type) */</span>
<a name="l05173"></a>05173 <span class="preprocessor">#define  USB_EP3R_EP_TYPE_0                  ((u16)0x0200)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05174"></a>05174 <span class="preprocessor">#define  USB_EP3R_EP_TYPE_1                  ((u16)0x0400)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05175"></a>05175 
<a name="l05176"></a>05176 <span class="preprocessor">#define  USB_EP3R_SETUP                      ((u16)0x0800)            </span><span class="comment">/* Setup transaction completed */</span>
<a name="l05177"></a>05177 
<a name="l05178"></a>05178 <span class="preprocessor">#define  USB_EP3R_STAT_RX                    ((u16)0x3000)            </span><span class="comment">/* STAT_RX[1:0] bits (Status bits, for reception transfers) */</span>
<a name="l05179"></a>05179 <span class="preprocessor">#define  USB_EP3R_STAT_RX_0                  ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05180"></a>05180 <span class="preprocessor">#define  USB_EP3R_STAT_RX_1                  ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05181"></a>05181 
<a name="l05182"></a>05182 <span class="preprocessor">#define  USB_EP3R_DTOG_RX                    ((u16)0x4000)            </span><span class="comment">/* Data Toggle, for reception transfers */</span>
<a name="l05183"></a>05183 <span class="preprocessor">#define  USB_EP3R_CTR_RX                     ((u16)0x8000)            </span><span class="comment">/* Correct Transfer for reception */</span>
<a name="l05184"></a>05184 
<a name="l05185"></a>05185 
<a name="l05186"></a>05186 <span class="comment">/*******************  Bit definition for USB_EP4R register  *******************/</span>
<a name="l05187"></a>05187 <span class="preprocessor">#define  USB_EP4R_EA                         ((u16)0x000F)            </span><span class="comment">/* Endpoint Address */</span>
<a name="l05188"></a>05188 
<a name="l05189"></a>05189 <span class="preprocessor">#define  USB_EP4R_STAT_TX                    ((u16)0x0030)            </span><span class="comment">/* STAT_TX[1:0] bits (Status bits, for transmission transfers) */</span>
<a name="l05190"></a>05190 <span class="preprocessor">#define  USB_EP4R_STAT_TX_0                  ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05191"></a>05191 <span class="preprocessor">#define  USB_EP4R_STAT_TX_1                  ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05192"></a>05192 
<a name="l05193"></a>05193 <span class="preprocessor">#define  USB_EP4R_DTOG_TX                    ((u16)0x0040)            </span><span class="comment">/* Data Toggle, for transmission transfers */</span>
<a name="l05194"></a>05194 <span class="preprocessor">#define  USB_EP4R_CTR_TX                     ((u16)0x0080)            </span><span class="comment">/* Correct Transfer for transmission */</span>
<a name="l05195"></a>05195 <span class="preprocessor">#define  USB_EP4R_EP_KIND                    ((u16)0x0100)            </span><span class="comment">/* Endpoint Kind */</span>
<a name="l05196"></a>05196 
<a name="l05197"></a>05197 <span class="preprocessor">#define  USB_EP4R_EP_TYPE                    ((u16)0x0600)            </span><span class="comment">/* EP_TYPE[1:0] bits (Endpoint type) */</span>
<a name="l05198"></a>05198 <span class="preprocessor">#define  USB_EP4R_EP_TYPE_0                  ((u16)0x0200)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05199"></a>05199 <span class="preprocessor">#define  USB_EP4R_EP_TYPE_1                  ((u16)0x0400)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05200"></a>05200 
<a name="l05201"></a>05201 <span class="preprocessor">#define  USB_EP4R_SETUP                      ((u16)0x0800)            </span><span class="comment">/* Setup transaction completed */</span>
<a name="l05202"></a>05202 
<a name="l05203"></a>05203 <span class="preprocessor">#define  USB_EP4R_STAT_RX                    ((u16)0x3000)            </span><span class="comment">/* STAT_RX[1:0] bits (Status bits, for reception transfers) */</span>
<a name="l05204"></a>05204 <span class="preprocessor">#define  USB_EP4R_STAT_RX_0                  ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05205"></a>05205 <span class="preprocessor">#define  USB_EP4R_STAT_RX_1                  ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05206"></a>05206 
<a name="l05207"></a>05207 <span class="preprocessor">#define  USB_EP4R_DTOG_RX                    ((u16)0x4000)            </span><span class="comment">/* Data Toggle, for reception transfers */</span>
<a name="l05208"></a>05208 <span class="preprocessor">#define  USB_EP4R_CTR_RX                     ((u16)0x8000)            </span><span class="comment">/* Correct Transfer for reception */</span>
<a name="l05209"></a>05209 
<a name="l05210"></a>05210 
<a name="l05211"></a>05211 <span class="comment">/*******************  Bit definition for USB_EP5R register  *******************/</span>
<a name="l05212"></a>05212 <span class="preprocessor">#define  USB_EP5R_EA                         ((u16)0x000F)            </span><span class="comment">/* Endpoint Address */</span>
<a name="l05213"></a>05213 
<a name="l05214"></a>05214 <span class="preprocessor">#define  USB_EP5R_STAT_TX                    ((u16)0x0030)            </span><span class="comment">/* STAT_TX[1:0] bits (Status bits, for transmission transfers) */</span>
<a name="l05215"></a>05215 <span class="preprocessor">#define  USB_EP5R_STAT_TX_0                  ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05216"></a>05216 <span class="preprocessor">#define  USB_EP5R_STAT_TX_1                  ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05217"></a>05217 
<a name="l05218"></a>05218 <span class="preprocessor">#define  USB_EP5R_DTOG_TX                    ((u16)0x0040)            </span><span class="comment">/* Data Toggle, for transmission transfers */</span>
<a name="l05219"></a>05219 <span class="preprocessor">#define  USB_EP5R_CTR_TX                     ((u16)0x0080)            </span><span class="comment">/* Correct Transfer for transmission */</span>
<a name="l05220"></a>05220 <span class="preprocessor">#define  USB_EP5R_EP_KIND                    ((u16)0x0100)            </span><span class="comment">/* Endpoint Kind */</span>
<a name="l05221"></a>05221 
<a name="l05222"></a>05222 <span class="preprocessor">#define  USB_EP5R_EP_TYPE                    ((u16)0x0600)            </span><span class="comment">/* EP_TYPE[1:0] bits (Endpoint type) */</span>
<a name="l05223"></a>05223 <span class="preprocessor">#define  USB_EP5R_EP_TYPE_0                  ((u16)0x0200)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05224"></a>05224 <span class="preprocessor">#define  USB_EP5R_EP_TYPE_1                  ((u16)0x0400)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05225"></a>05225 
<a name="l05226"></a>05226 <span class="preprocessor">#define  USB_EP5R_SETUP                      ((u16)0x0800)            </span><span class="comment">/* Setup transaction completed */</span>
<a name="l05227"></a>05227 
<a name="l05228"></a>05228 <span class="preprocessor">#define  USB_EP5R_STAT_RX                    ((u16)0x3000)            </span><span class="comment">/* STAT_RX[1:0] bits (Status bits, for reception transfers) */</span>
<a name="l05229"></a>05229 <span class="preprocessor">#define  USB_EP5R_STAT_RX_0                  ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05230"></a>05230 <span class="preprocessor">#define  USB_EP5R_STAT_RX_1                  ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05231"></a>05231 
<a name="l05232"></a>05232 <span class="preprocessor">#define  USB_EP5R_DTOG_RX                    ((u16)0x4000)            </span><span class="comment">/* Data Toggle, for reception transfers */</span>
<a name="l05233"></a>05233 <span class="preprocessor">#define  USB_EP5R_CTR_RX                     ((u16)0x8000)            </span><span class="comment">/* Correct Transfer for reception */</span>
<a name="l05234"></a>05234 
<a name="l05235"></a>05235 
<a name="l05236"></a>05236 <span class="comment">/*******************  Bit definition for USB_EP6R register  *******************/</span>
<a name="l05237"></a>05237 <span class="preprocessor">#define  USB_EP6R_EA                         ((u16)0x000F)            </span><span class="comment">/* Endpoint Address */</span>
<a name="l05238"></a>05238 
<a name="l05239"></a>05239 <span class="preprocessor">#define  USB_EP6R_STAT_TX                    ((u16)0x0030)            </span><span class="comment">/* STAT_TX[1:0] bits (Status bits, for transmission transfers) */</span>
<a name="l05240"></a>05240 <span class="preprocessor">#define  USB_EP6R_STAT_TX_0                  ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05241"></a>05241 <span class="preprocessor">#define  USB_EP6R_STAT_TX_1                  ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05242"></a>05242 
<a name="l05243"></a>05243 <span class="preprocessor">#define  USB_EP6R_DTOG_TX                    ((u16)0x0040)            </span><span class="comment">/* Data Toggle, for transmission transfers */</span>
<a name="l05244"></a>05244 <span class="preprocessor">#define  USB_EP6R_CTR_TX                     ((u16)0x0080)            </span><span class="comment">/* Correct Transfer for transmission */</span>
<a name="l05245"></a>05245 <span class="preprocessor">#define  USB_EP6R_EP_KIND                    ((u16)0x0100)            </span><span class="comment">/* Endpoint Kind */</span>
<a name="l05246"></a>05246 
<a name="l05247"></a>05247 <span class="preprocessor">#define  USB_EP6R_EP_TYPE                    ((u16)0x0600)            </span><span class="comment">/* EP_TYPE[1:0] bits (Endpoint type) */</span>
<a name="l05248"></a>05248 <span class="preprocessor">#define  USB_EP6R_EP_TYPE_0                  ((u16)0x0200)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05249"></a>05249 <span class="preprocessor">#define  USB_EP6R_EP_TYPE_1                  ((u16)0x0400)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05250"></a>05250 
<a name="l05251"></a>05251 <span class="preprocessor">#define  USB_EP6R_SETUP                      ((u16)0x0800)            </span><span class="comment">/* Setup transaction completed */</span>
<a name="l05252"></a>05252 
<a name="l05253"></a>05253 <span class="preprocessor">#define  USB_EP6R_STAT_RX                    ((u16)0x3000)            </span><span class="comment">/* STAT_RX[1:0] bits (Status bits, for reception transfers) */</span>
<a name="l05254"></a>05254 <span class="preprocessor">#define  USB_EP6R_STAT_RX_0                  ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05255"></a>05255 <span class="preprocessor">#define  USB_EP6R_STAT_RX_1                  ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05256"></a>05256 
<a name="l05257"></a>05257 <span class="preprocessor">#define  USB_EP6R_DTOG_RX                    ((u16)0x4000)            </span><span class="comment">/* Data Toggle, for reception transfers */</span>
<a name="l05258"></a>05258 <span class="preprocessor">#define  USB_EP6R_CTR_RX                     ((u16)0x8000)            </span><span class="comment">/* Correct Transfer for reception */</span>
<a name="l05259"></a>05259 
<a name="l05260"></a>05260 
<a name="l05261"></a>05261 <span class="comment">/*******************  Bit definition for USB_EP7R register  *******************/</span>
<a name="l05262"></a>05262 <span class="preprocessor">#define  USB_EP7R_EA                         ((u16)0x000F)            </span><span class="comment">/* Endpoint Address */</span>
<a name="l05263"></a>05263 
<a name="l05264"></a>05264 <span class="preprocessor">#define  USB_EP7R_STAT_TX                    ((u16)0x0030)            </span><span class="comment">/* STAT_TX[1:0] bits (Status bits, for transmission transfers) */</span>
<a name="l05265"></a>05265 <span class="preprocessor">#define  USB_EP7R_STAT_TX_0                  ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05266"></a>05266 <span class="preprocessor">#define  USB_EP7R_STAT_TX_1                  ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05267"></a>05267 
<a name="l05268"></a>05268 <span class="preprocessor">#define  USB_EP7R_DTOG_TX                    ((u16)0x0040)            </span><span class="comment">/* Data Toggle, for transmission transfers */</span>
<a name="l05269"></a>05269 <span class="preprocessor">#define  USB_EP7R_CTR_TX                     ((u16)0x0080)            </span><span class="comment">/* Correct Transfer for transmission */</span>
<a name="l05270"></a>05270 <span class="preprocessor">#define  USB_EP7R_EP_KIND                    ((u16)0x0100)            </span><span class="comment">/* Endpoint Kind */</span>
<a name="l05271"></a>05271 
<a name="l05272"></a>05272 <span class="preprocessor">#define  USB_EP7R_EP_TYPE                    ((u16)0x0600)            </span><span class="comment">/* EP_TYPE[1:0] bits (Endpoint type) */</span>
<a name="l05273"></a>05273 <span class="preprocessor">#define  USB_EP7R_EP_TYPE_0                  ((u16)0x0200)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05274"></a>05274 <span class="preprocessor">#define  USB_EP7R_EP_TYPE_1                  ((u16)0x0400)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05275"></a>05275 
<a name="l05276"></a>05276 <span class="preprocessor">#define  USB_EP7R_SETUP                      ((u16)0x0800)            </span><span class="comment">/* Setup transaction completed */</span>
<a name="l05277"></a>05277 
<a name="l05278"></a>05278 <span class="preprocessor">#define  USB_EP7R_STAT_RX                    ((u16)0x3000)            </span><span class="comment">/* STAT_RX[1:0] bits (Status bits, for reception transfers) */</span>
<a name="l05279"></a>05279 <span class="preprocessor">#define  USB_EP7R_STAT_RX_0                  ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05280"></a>05280 <span class="preprocessor">#define  USB_EP7R_STAT_RX_1                  ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05281"></a>05281 
<a name="l05282"></a>05282 <span class="preprocessor">#define  USB_EP7R_DTOG_RX                    ((u16)0x4000)            </span><span class="comment">/* Data Toggle, for reception transfers */</span>
<a name="l05283"></a>05283 <span class="preprocessor">#define  USB_EP7R_CTR_RX                     ((u16)0x8000)            </span><span class="comment">/* Correct Transfer for reception */</span>
<a name="l05284"></a>05284 
<a name="l05285"></a>05285 
<a name="l05286"></a>05286 <span class="comment">/* Common registers */</span>
<a name="l05287"></a>05287 <span class="comment">/*******************  Bit definition for USB_CNTR register  *******************/</span>
<a name="l05288"></a>05288 <span class="preprocessor">#define  USB_CNTR_FRES                       ((u16)0x0001)            </span><span class="comment">/* Force USB Reset */</span>
<a name="l05289"></a>05289 <span class="preprocessor">#define  USB_CNTR_PDWN                       ((u16)0x0002)            </span><span class="comment">/* Power down */</span>
<a name="l05290"></a>05290 <span class="preprocessor">#define  USB_CNTR_LP_MODE                    ((u16)0x0004)            </span><span class="comment">/* Low-power mode */</span>
<a name="l05291"></a>05291 <span class="preprocessor">#define  USB_CNTR_FSUSP                      ((u16)0x0008)            </span><span class="comment">/* Force suspend */</span>
<a name="l05292"></a>05292 <span class="preprocessor">#define  USB_CNTR_RESUME                     ((u16)0x0010)            </span><span class="comment">/* Resume request */</span>
<a name="l05293"></a>05293 <span class="preprocessor">#define  USB_CNTR_ESOFM                      ((u16)0x0100)            </span><span class="comment">/* Expected Start Of Frame Interrupt Mask */</span>
<a name="l05294"></a>05294 <span class="preprocessor">#define  USB_CNTR_SOFM                       ((u16)0x0200)            </span><span class="comment">/* Start Of Frame Interrupt Mask */</span>
<a name="l05295"></a>05295 <span class="preprocessor">#define  USB_CNTR_RESETM                     ((u16)0x0400)            </span><span class="comment">/* RESET Interrupt Mask */</span>
<a name="l05296"></a>05296 <span class="preprocessor">#define  USB_CNTR_SUSPM                      ((u16)0x0800)            </span><span class="comment">/* Suspend mode Interrupt Mask */</span>
<a name="l05297"></a>05297 <span class="preprocessor">#define  USB_CNTR_WKUPM                      ((u16)0x1000)            </span><span class="comment">/* Wakeup Interrupt Mask */</span>
<a name="l05298"></a>05298 <span class="preprocessor">#define  USB_CNTR_ERRM                       ((u16)0x2000)            </span><span class="comment">/* Error Interrupt Mask */</span>
<a name="l05299"></a>05299 <span class="preprocessor">#define  USB_CNTR_PMAOVRM                    ((u16)0x4000)            </span><span class="comment">/* Packet Memory Area Over / Underrun Interrupt Mask */</span>
<a name="l05300"></a>05300 <span class="preprocessor">#define  USB_CNTR_CTRM                       ((u16)0x8000)            </span><span class="comment">/* Correct Transfer Interrupt Mask */</span>
<a name="l05301"></a>05301 
<a name="l05302"></a>05302 
<a name="l05303"></a>05303 <span class="comment">/*******************  Bit definition for USB_ISTR register  *******************/</span>
<a name="l05304"></a>05304 <span class="preprocessor">#define  USB_ISTR_EP_ID                      ((u16)0x000F)            </span><span class="comment">/* Endpoint Identifier */</span>
<a name="l05305"></a>05305 <span class="preprocessor">#define  USB_ISTR_DIR                        ((u16)0x0010)            </span><span class="comment">/* Direction of transaction */</span>
<a name="l05306"></a>05306 <span class="preprocessor">#define  USB_ISTR_ESOF                       ((u16)0x0100)            </span><span class="comment">/* Expected Start Of Frame */</span>
<a name="l05307"></a>05307 <span class="preprocessor">#define  USB_ISTR_SOF                        ((u16)0x0200)            </span><span class="comment">/* Start Of Frame */</span>
<a name="l05308"></a>05308 <span class="preprocessor">#define  USB_ISTR_RESET                      ((u16)0x0400)            </span><span class="comment">/* USB RESET request */</span>
<a name="l05309"></a>05309 <span class="preprocessor">#define  USB_ISTR_SUSP                       ((u16)0x0800)            </span><span class="comment">/* Suspend mode request */</span>
<a name="l05310"></a>05310 <span class="preprocessor">#define  USB_ISTR_WKUP                       ((u16)0x1000)            </span><span class="comment">/* Wake up */</span>
<a name="l05311"></a>05311 <span class="preprocessor">#define  USB_ISTR_ERR                        ((u16)0x2000)            </span><span class="comment">/* Error */</span>
<a name="l05312"></a>05312 <span class="preprocessor">#define  USB_ISTR_PMAOVR                     ((u16)0x4000)            </span><span class="comment">/* Packet Memory Area Over / Underrun */</span>
<a name="l05313"></a>05313 <span class="preprocessor">#define  USB_ISTR_CTR                        ((u16)0x8000)            </span><span class="comment">/* Correct Transfer */</span>
<a name="l05314"></a>05314 
<a name="l05315"></a>05315 
<a name="l05316"></a>05316 <span class="comment">/*******************  Bit definition for USB_FNR register  ********************/</span>
<a name="l05317"></a>05317 <span class="preprocessor">#define  USB_FNR_FN                          ((u16)0x07FF)            </span><span class="comment">/* Frame Number */</span>
<a name="l05318"></a>05318 <span class="preprocessor">#define  USB_FNR_LSOF                        ((u16)0x1800)            </span><span class="comment">/* Lost SOF */</span>
<a name="l05319"></a>05319 <span class="preprocessor">#define  USB_FNR_LCK                         ((u16)0x2000)            </span><span class="comment">/* Locked */</span>
<a name="l05320"></a>05320 <span class="preprocessor">#define  USB_FNR_RXDM                        ((u16)0x4000)            </span><span class="comment">/* Receive Data - Line Status */</span>
<a name="l05321"></a>05321 <span class="preprocessor">#define  USB_FNR_RXDP                        ((u16)0x8000)            </span><span class="comment">/* Receive Data + Line Status */</span>
<a name="l05322"></a>05322 
<a name="l05323"></a>05323 
<a name="l05324"></a>05324 <span class="comment">/******************  Bit definition for USB_DADDR register  *******************/</span>
<a name="l05325"></a>05325 <span class="preprocessor">#define  USB_DADDR_ADD                       ((u8)0x7F)               </span><span class="comment">/* ADD[6:0] bits (Device Address) */</span>
<a name="l05326"></a>05326 <span class="preprocessor">#define  USB_DADDR_ADD0                      ((u8)0x01)               </span><span class="comment">/* Bit 0 */</span>
<a name="l05327"></a>05327 <span class="preprocessor">#define  USB_DADDR_ADD1                      ((u8)0x02)               </span><span class="comment">/* Bit 1 */</span>
<a name="l05328"></a>05328 <span class="preprocessor">#define  USB_DADDR_ADD2                      ((u8)0x04)               </span><span class="comment">/* Bit 2 */</span>
<a name="l05329"></a>05329 <span class="preprocessor">#define  USB_DADDR_ADD3                      ((u8)0x08)               </span><span class="comment">/* Bit 3 */</span>
<a name="l05330"></a>05330 <span class="preprocessor">#define  USB_DADDR_ADD4                      ((u8)0x10)               </span><span class="comment">/* Bit 4 */</span>
<a name="l05331"></a>05331 <span class="preprocessor">#define  USB_DADDR_ADD5                      ((u8)0x20)               </span><span class="comment">/* Bit 5 */</span>
<a name="l05332"></a>05332 <span class="preprocessor">#define  USB_DADDR_ADD6                      ((u8)0x40)               </span><span class="comment">/* Bit 6 */</span>
<a name="l05333"></a>05333 
<a name="l05334"></a>05334 <span class="preprocessor">#define  USB_DADDR_EF                        ((u8)0x80)               </span><span class="comment">/* Enable Function */</span>
<a name="l05335"></a>05335 
<a name="l05336"></a>05336 
<a name="l05337"></a>05337 <span class="comment">/******************  Bit definition for USB_BTABLE register  ******************/</span>    
<a name="l05338"></a>05338 <span class="preprocessor">#define  USB_BTABLE_BTABLE                   ((u16)0xFFF8)            </span><span class="comment">/* Buffer Table */</span>
<a name="l05339"></a>05339 
<a name="l05340"></a>05340 
<a name="l05341"></a>05341 <span class="comment">/* Buffer descriptor table */</span>
<a name="l05342"></a>05342 <span class="comment">/*****************  Bit definition for USB_ADDR0_TX register  *****************/</span>
<a name="l05343"></a>05343 <span class="preprocessor">#define  USB_ADDR0_TX_ADDR0_TX               ((u16)0xFFFE)            </span><span class="comment">/* Transmission Buffer Address 0 */</span>
<a name="l05344"></a>05344 
<a name="l05345"></a>05345 
<a name="l05346"></a>05346 <span class="comment">/*****************  Bit definition for USB_ADDR1_TX register  *****************/</span>
<a name="l05347"></a>05347 <span class="preprocessor">#define  USB_ADDR1_TX_ADDR1_TX               ((u16)0xFFFE)            </span><span class="comment">/* Transmission Buffer Address 1 */</span>
<a name="l05348"></a>05348 
<a name="l05349"></a>05349 
<a name="l05350"></a>05350 <span class="comment">/*****************  Bit definition for USB_ADDR2_TX register  *****************/</span>
<a name="l05351"></a>05351 <span class="preprocessor">#define  USB_ADDR2_TX_ADDR2_TX               ((u16)0xFFFE)            </span><span class="comment">/* Transmission Buffer Address 2 */</span>
<a name="l05352"></a>05352 
<a name="l05353"></a>05353 
<a name="l05354"></a>05354 <span class="comment">/*****************  Bit definition for USB_ADDR3_TX register  *****************/</span>
<a name="l05355"></a>05355 <span class="preprocessor">#define  USB_ADDR3_TX_ADDR3_TX               ((u16)0xFFFE)            </span><span class="comment">/* Transmission Buffer Address 3 */</span>
<a name="l05356"></a>05356 
<a name="l05357"></a>05357 
<a name="l05358"></a>05358 <span class="comment">/*****************  Bit definition for USB_ADDR4_TX register  *****************/</span>
<a name="l05359"></a>05359 <span class="preprocessor">#define  USB_ADDR4_TX_ADDR4_TX               ((u16)0xFFFE)            </span><span class="comment">/* Transmission Buffer Address 4 */</span>
<a name="l05360"></a>05360 
<a name="l05361"></a>05361 
<a name="l05362"></a>05362 <span class="comment">/*****************  Bit definition for USB_ADDR5_TX register  *****************/</span>
<a name="l05363"></a>05363 <span class="preprocessor">#define  USB_ADDR5_TX_ADDR5_TX               ((u16)0xFFFE)            </span><span class="comment">/* Transmission Buffer Address 5 */</span>
<a name="l05364"></a>05364 
<a name="l05365"></a>05365 
<a name="l05366"></a>05366 <span class="comment">/*****************  Bit definition for USB_ADDR6_TX register  *****************/</span>
<a name="l05367"></a>05367 <span class="preprocessor">#define  USB_ADDR6_TX_ADDR6_TX               ((u16)0xFFFE)            </span><span class="comment">/* Transmission Buffer Address 6 */</span>
<a name="l05368"></a>05368 
<a name="l05369"></a>05369 
<a name="l05370"></a>05370 <span class="comment">/*****************  Bit definition for USB_ADDR7_TX register  *****************/</span>
<a name="l05371"></a>05371 <span class="preprocessor">#define  USB_ADDR7_TX_ADDR7_TX               ((u16)0xFFFE)            </span><span class="comment">/* Transmission Buffer Address 7 */</span>
<a name="l05372"></a>05372 
<a name="l05373"></a>05373 
<a name="l05374"></a>05374 <span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l05375"></a>05375 
<a name="l05376"></a>05376 
<a name="l05377"></a>05377 <span class="comment">/*****************  Bit definition for USB_COUNT0_TX register  ****************/</span>
<a name="l05378"></a>05378 <span class="preprocessor">#define  USB_COUNT0_TX_COUNT0_TX             ((u16)0x03FF)            </span><span class="comment">/* Transmission Byte Count 0 */</span>
<a name="l05379"></a>05379 
<a name="l05380"></a>05380 
<a name="l05381"></a>05381 <span class="comment">/*****************  Bit definition for USB_COUNT1_TX register  ****************/</span>
<a name="l05382"></a>05382 <span class="preprocessor">#define  USB_COUNT1_TX_COUNT1_TX             ((u16)0x03FF)            </span><span class="comment">/* Transmission Byte Count 1 */</span>
<a name="l05383"></a>05383 
<a name="l05384"></a>05384 
<a name="l05385"></a>05385 <span class="comment">/*****************  Bit definition for USB_COUNT2_TX register  ****************/</span>
<a name="l05386"></a>05386 <span class="preprocessor">#define  USB_COUNT2_TX_COUNT2_TX             ((u16)0x03FF)            </span><span class="comment">/* Transmission Byte Count 2 */</span>
<a name="l05387"></a>05387 
<a name="l05388"></a>05388 
<a name="l05389"></a>05389 <span class="comment">/*****************  Bit definition for USB_COUNT3_TX register  ****************/</span>
<a name="l05390"></a>05390 <span class="preprocessor">#define  USB_COUNT3_TX_COUNT3_TX             ((u16)0x03FF)            </span><span class="comment">/* Transmission Byte Count 3 */</span>
<a name="l05391"></a>05391 
<a name="l05392"></a>05392 
<a name="l05393"></a>05393 <span class="comment">/*****************  Bit definition for USB_COUNT4_TX register  ****************/</span>
<a name="l05394"></a>05394 <span class="preprocessor">#define  USB_COUNT4_TX_COUNT4_TX             ((u16)0x03FF)            </span><span class="comment">/* Transmission Byte Count 4 */</span>
<a name="l05395"></a>05395 
<a name="l05396"></a>05396 <span class="comment">/*****************  Bit definition for USB_COUNT5_TX register  ****************/</span>
<a name="l05397"></a>05397 <span class="preprocessor">#define  USB_COUNT5_TX_COUNT5_TX             ((u16)0x03FF)            </span><span class="comment">/* Transmission Byte Count 5 */</span>
<a name="l05398"></a>05398 
<a name="l05399"></a>05399 
<a name="l05400"></a>05400 <span class="comment">/*****************  Bit definition for USB_COUNT6_TX register  ****************/</span>
<a name="l05401"></a>05401 <span class="preprocessor">#define  USB_COUNT6_TX_COUNT6_TX             ((u16)0x03FF)            </span><span class="comment">/* Transmission Byte Count 6 */</span>
<a name="l05402"></a>05402 
<a name="l05403"></a>05403 
<a name="l05404"></a>05404 <span class="comment">/*****************  Bit definition for USB_COUNT7_TX register  ****************/</span>
<a name="l05405"></a>05405 <span class="preprocessor">#define  USB_COUNT7_TX_COUNT7_TX             ((u16)0x03FF)            </span><span class="comment">/* Transmission Byte Count 7 */</span>
<a name="l05406"></a>05406 
<a name="l05407"></a>05407 
<a name="l05408"></a>05408 <span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l05409"></a>05409 
<a name="l05410"></a>05410 
<a name="l05411"></a>05411 <span class="comment">/****************  Bit definition for USB_COUNT0_TX_0 register  ***************/</span>
<a name="l05412"></a>05412 <span class="preprocessor">#define  USB_COUNT0_TX_0_COUNT0_TX_0         ((u32)0x000003FF)        </span><span class="comment">/* Transmission Byte Count 0 (low) */</span>
<a name="l05413"></a>05413 
<a name="l05414"></a>05414 <span class="comment">/****************  Bit definition for USB_COUNT0_TX_1 register  ***************/</span>
<a name="l05415"></a>05415 <span class="preprocessor">#define  USB_COUNT0_TX_1_COUNT0_TX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Transmission Byte Count 0 (high) */</span>
<a name="l05416"></a>05416 
<a name="l05417"></a>05417 
<a name="l05418"></a>05418 
<a name="l05419"></a>05419 <span class="comment">/****************  Bit definition for USB_COUNT1_TX_0 register  ***************/</span>
<a name="l05420"></a>05420 <span class="preprocessor">#define  USB_COUNT1_TX_0_COUNT1_TX_0          ((u32)0x000003FF)        </span><span class="comment">/* Transmission Byte Count 1 (low) */</span>
<a name="l05421"></a>05421 
<a name="l05422"></a>05422 <span class="comment">/****************  Bit definition for USB_COUNT1_TX_1 register  ***************/</span>
<a name="l05423"></a>05423 <span class="preprocessor">#define  USB_COUNT1_TX_1_COUNT1_TX_1          ((u32)0x03FF0000)        </span><span class="comment">/* Transmission Byte Count 1 (high) */</span>
<a name="l05424"></a>05424 
<a name="l05425"></a>05425 
<a name="l05426"></a>05426 
<a name="l05427"></a>05427 <span class="comment">/****************  Bit definition for USB_COUNT2_TX_0 register  ***************/</span>
<a name="l05428"></a>05428 <span class="preprocessor">#define  USB_COUNT2_TX_0_COUNT2_TX_0         ((u32)0x000003FF)        </span><span class="comment">/* Transmission Byte Count 2 (low) */</span>
<a name="l05429"></a>05429 
<a name="l05430"></a>05430 <span class="comment">/****************  Bit definition for USB_COUNT2_TX_1 register  ***************/</span>
<a name="l05431"></a>05431 <span class="preprocessor">#define  USB_COUNT2_TX_1_COUNT2_TX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Transmission Byte Count 2 (high) */</span>
<a name="l05432"></a>05432 
<a name="l05433"></a>05433 
<a name="l05434"></a>05434 
<a name="l05435"></a>05435 <span class="comment">/****************  Bit definition for USB_COUNT3_TX_0 register  ***************/</span>
<a name="l05436"></a>05436 <span class="preprocessor">#define  USB_COUNT3_TX_0_COUNT3_TX_0         ((u16)0x000003FF)        </span><span class="comment">/* Transmission Byte Count 3 (low) */</span>
<a name="l05437"></a>05437 
<a name="l05438"></a>05438 <span class="comment">/****************  Bit definition for USB_COUNT3_TX_1 register  ***************/</span>
<a name="l05439"></a>05439 <span class="preprocessor">#define  USB_COUNT3_TX_1_COUNT3_TX_1         ((u16)0x03FF0000)        </span><span class="comment">/* Transmission Byte Count 3 (high) */</span>
<a name="l05440"></a>05440 
<a name="l05441"></a>05441 
<a name="l05442"></a>05442 
<a name="l05443"></a>05443 <span class="comment">/****************  Bit definition for USB_COUNT4_TX_0 register  ***************/</span>
<a name="l05444"></a>05444 <span class="preprocessor">#define  USB_COUNT4_TX_0_COUNT4_TX_0         ((u32)0x000003FF)        </span><span class="comment">/* Transmission Byte Count 4 (low) */</span>
<a name="l05445"></a>05445 
<a name="l05446"></a>05446 <span class="comment">/****************  Bit definition for USB_COUNT4_TX_1 register  ***************/</span>
<a name="l05447"></a>05447 <span class="preprocessor">#define  USB_COUNT4_TX_1_COUNT4_TX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Transmission Byte Count 4 (high) */</span>
<a name="l05448"></a>05448 
<a name="l05449"></a>05449 
<a name="l05450"></a>05450 
<a name="l05451"></a>05451 <span class="comment">/****************  Bit definition for USB_COUNT5_TX_0 register  ***************/</span>
<a name="l05452"></a>05452 <span class="preprocessor">#define  USB_COUNT5_TX_0_COUNT5_TX_0         ((u32)0x000003FF)        </span><span class="comment">/* Transmission Byte Count 5 (low) */</span>
<a name="l05453"></a>05453 
<a name="l05454"></a>05454 <span class="comment">/****************  Bit definition for USB_COUNT5_TX_1 register  ***************/</span>
<a name="l05455"></a>05455 <span class="preprocessor">#define  USB_COUNT5_TX_1_COUNT5_TX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Transmission Byte Count 5 (high) */</span>
<a name="l05456"></a>05456 
<a name="l05457"></a>05457 
<a name="l05458"></a>05458 
<a name="l05459"></a>05459 <span class="comment">/****************  Bit definition for USB_COUNT6_TX_0 register  ***************/</span>
<a name="l05460"></a>05460 <span class="preprocessor">#define  USB_COUNT6_TX_0_COUNT6_TX_0         ((u32)0x000003FF)        </span><span class="comment">/* Transmission Byte Count 6 (low) */</span>
<a name="l05461"></a>05461 
<a name="l05462"></a>05462 <span class="comment">/****************  Bit definition for USB_COUNT6_TX_1 register  ***************/</span>
<a name="l05463"></a>05463 <span class="preprocessor">#define  USB_COUNT6_TX_1_COUNT6_TX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Transmission Byte Count 6 (high) */</span>
<a name="l05464"></a>05464 
<a name="l05465"></a>05465 
<a name="l05466"></a>05466 
<a name="l05467"></a>05467 <span class="comment">/****************  Bit definition for USB_COUNT7_TX_0 register  ***************/</span>
<a name="l05468"></a>05468 <span class="preprocessor">#define  USB_COUNT7_TX_0_COUNT7_TX_0         ((u32)0x000003FF)        </span><span class="comment">/* Transmission Byte Count 7 (low) */</span>
<a name="l05469"></a>05469 
<a name="l05470"></a>05470 <span class="comment">/****************  Bit definition for USB_COUNT7_TX_1 register  ***************/</span>
<a name="l05471"></a>05471 <span class="preprocessor">#define  USB_COUNT7_TX_1_COUNT7_TX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Transmission Byte Count 7 (high) */</span>
<a name="l05472"></a>05472 
<a name="l05473"></a>05473 
<a name="l05474"></a>05474 <span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l05475"></a>05475 
<a name="l05476"></a>05476 
<a name="l05477"></a>05477 <span class="comment">/*****************  Bit definition for USB_ADDR0_RX register  *****************/</span>
<a name="l05478"></a>05478 <span class="preprocessor">#define  USB_ADDR0_RX_ADDR0_RX               ((u16)0xFFFE)            </span><span class="comment">/* Reception Buffer Address 0 */</span>
<a name="l05479"></a>05479 
<a name="l05480"></a>05480 
<a name="l05481"></a>05481 <span class="comment">/*****************  Bit definition for USB_ADDR1_RX register  *****************/</span>
<a name="l05482"></a>05482 <span class="preprocessor">#define  USB_ADDR1_RX_ADDR1_RX               ((u16)0xFFFE)            </span><span class="comment">/* Reception Buffer Address 1 */</span>
<a name="l05483"></a>05483 
<a name="l05484"></a>05484 
<a name="l05485"></a>05485 <span class="comment">/*****************  Bit definition for USB_ADDR2_RX register  *****************/</span>
<a name="l05486"></a>05486 <span class="preprocessor">#define  USB_ADDR2_RX_ADDR2_RX               ((u16)0xFFFE)            </span><span class="comment">/* Reception Buffer Address 2 */</span>
<a name="l05487"></a>05487 
<a name="l05488"></a>05488 
<a name="l05489"></a>05489 <span class="comment">/*****************  Bit definition for USB_ADDR3_RX register  *****************/</span>
<a name="l05490"></a>05490 <span class="preprocessor">#define  USB_ADDR3_RX_ADDR3_RX               ((u16)0xFFFE)            </span><span class="comment">/* Reception Buffer Address 3 */</span>
<a name="l05491"></a>05491 
<a name="l05492"></a>05492 
<a name="l05493"></a>05493 <span class="comment">/*****************  Bit definition for USB_ADDR4_RX register  *****************/</span>
<a name="l05494"></a>05494 <span class="preprocessor">#define  USB_ADDR4_RX_ADDR4_RX               ((u16)0xFFFE)            </span><span class="comment">/* Reception Buffer Address 4 */</span>
<a name="l05495"></a>05495 
<a name="l05496"></a>05496 
<a name="l05497"></a>05497 <span class="comment">/*****************  Bit definition for USB_ADDR5_RX register  *****************/</span>
<a name="l05498"></a>05498 <span class="preprocessor">#define  USB_ADDR5_RX_ADDR5_RX               ((u16)0xFFFE)            </span><span class="comment">/* Reception Buffer Address 5 */</span>
<a name="l05499"></a>05499 
<a name="l05500"></a>05500 
<a name="l05501"></a>05501 <span class="comment">/*****************  Bit definition for USB_ADDR6_RX register  *****************/</span>
<a name="l05502"></a>05502 <span class="preprocessor">#define  USB_ADDR6_RX_ADDR6_RX               ((u16)0xFFFE)            </span><span class="comment">/* Reception Buffer Address 6 */</span>
<a name="l05503"></a>05503 
<a name="l05504"></a>05504 
<a name="l05505"></a>05505 <span class="comment">/*****************  Bit definition for USB_ADDR7_RX register  *****************/</span>
<a name="l05506"></a>05506 <span class="preprocessor">#define  USB_ADDR7_RX_ADDR7_RX               ((u16)0xFFFE)            </span><span class="comment">/* Reception Buffer Address 7 */</span>
<a name="l05507"></a>05507 
<a name="l05508"></a>05508 
<a name="l05509"></a>05509 <span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l05510"></a>05510 
<a name="l05511"></a>05511 
<a name="l05512"></a>05512 <span class="comment">/*****************  Bit definition for USB_COUNT0_RX register  ****************/</span>
<a name="l05513"></a>05513 <span class="preprocessor">#define  USB_COUNT0_RX_COUNT0_RX             ((u16)0x03FF)            </span><span class="comment">/* Reception Byte Count */</span>
<a name="l05514"></a>05514 
<a name="l05515"></a>05515 <span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK             ((u16)0x7C00)            </span><span class="comment">/* NUM_BLOCK[4:0] bits (Number of blocks) */</span>
<a name="l05516"></a>05516 <span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_0           ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05517"></a>05517 <span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_1           ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05518"></a>05518 <span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_2           ((u16)0x1000)            </span><span class="comment">/* Bit 2 */</span>
<a name="l05519"></a>05519 <span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_3           ((u16)0x2000)            </span><span class="comment">/* Bit 3 */</span>
<a name="l05520"></a>05520 <span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_4           ((u16)0x4000)            </span><span class="comment">/* Bit 4 */</span>
<a name="l05521"></a>05521 
<a name="l05522"></a>05522 <span class="preprocessor">#define  USB_COUNT0_RX_BLSIZE                ((u16)0x8000)            </span><span class="comment">/* BLock SIZE */</span>
<a name="l05523"></a>05523 
<a name="l05524"></a>05524 
<a name="l05525"></a>05525 <span class="comment">/*****************  Bit definition for USB_COUNT1_RX register  ****************/</span>
<a name="l05526"></a>05526 <span class="preprocessor">#define  USB_COUNT1_RX_COUNT1_RX             ((u16)0x03FF)            </span><span class="comment">/* Reception Byte Count */</span>
<a name="l05527"></a>05527 
<a name="l05528"></a>05528 <span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK             ((u16)0x7C00)            </span><span class="comment">/* NUM_BLOCK[4:0] bits (Number of blocks) */</span>
<a name="l05529"></a>05529 <span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_0           ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05530"></a>05530 <span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_1           ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05531"></a>05531 <span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_2           ((u16)0x1000)            </span><span class="comment">/* Bit 2 */</span>
<a name="l05532"></a>05532 <span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_3           ((u16)0x2000)            </span><span class="comment">/* Bit 3 */</span>
<a name="l05533"></a>05533 <span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_4           ((u16)0x4000)            </span><span class="comment">/* Bit 4 */</span>
<a name="l05534"></a>05534 
<a name="l05535"></a>05535 <span class="preprocessor">#define  USB_COUNT1_RX_BLSIZE                ((u16)0x8000)            </span><span class="comment">/* BLock SIZE */</span>
<a name="l05536"></a>05536 
<a name="l05537"></a>05537 
<a name="l05538"></a>05538 <span class="comment">/*****************  Bit definition for USB_COUNT2_RX register  ****************/</span>
<a name="l05539"></a>05539 <span class="preprocessor">#define  USB_COUNT2_RX_COUNT2_RX             ((u16)0x03FF)            </span><span class="comment">/* Reception Byte Count */</span>
<a name="l05540"></a>05540 
<a name="l05541"></a>05541 <span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK             ((u16)0x7C00)            </span><span class="comment">/* NUM_BLOCK[4:0] bits (Number of blocks) */</span>
<a name="l05542"></a>05542 <span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_0           ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05543"></a>05543 <span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_1           ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05544"></a>05544 <span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_2           ((u16)0x1000)            </span><span class="comment">/* Bit 2 */</span>
<a name="l05545"></a>05545 <span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_3           ((u16)0x2000)            </span><span class="comment">/* Bit 3 */</span>
<a name="l05546"></a>05546 <span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_4           ((u16)0x4000)            </span><span class="comment">/* Bit 4 */</span>
<a name="l05547"></a>05547 
<a name="l05548"></a>05548 <span class="preprocessor">#define  USB_COUNT2_RX_BLSIZE                ((u16)0x8000)            </span><span class="comment">/* BLock SIZE */</span>
<a name="l05549"></a>05549 
<a name="l05550"></a>05550 
<a name="l05551"></a>05551 <span class="comment">/*****************  Bit definition for USB_COUNT3_RX register  ****************/</span>
<a name="l05552"></a>05552 <span class="preprocessor">#define  USB_COUNT3_RX_COUNT3_RX             ((u16)0x03FF)            </span><span class="comment">/* Reception Byte Count */</span>
<a name="l05553"></a>05553 
<a name="l05554"></a>05554 <span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK             ((u16)0x7C00)            </span><span class="comment">/* NUM_BLOCK[4:0] bits (Number of blocks) */</span>
<a name="l05555"></a>05555 <span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_0           ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05556"></a>05556 <span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_1           ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05557"></a>05557 <span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_2           ((u16)0x1000)            </span><span class="comment">/* Bit 2 */</span>
<a name="l05558"></a>05558 <span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_3           ((u16)0x2000)            </span><span class="comment">/* Bit 3 */</span>
<a name="l05559"></a>05559 <span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_4           ((u16)0x4000)            </span><span class="comment">/* Bit 4 */</span>
<a name="l05560"></a>05560 
<a name="l05561"></a>05561 <span class="preprocessor">#define  USB_COUNT3_RX_BLSIZE                ((u16)0x8000)            </span><span class="comment">/* BLock SIZE */</span>
<a name="l05562"></a>05562 
<a name="l05563"></a>05563 
<a name="l05564"></a>05564 <span class="comment">/*****************  Bit definition for USB_COUNT4_RX register  ****************/</span>
<a name="l05565"></a>05565 <span class="preprocessor">#define  USB_COUNT4_RX_COUNT4_RX             ((u16)0x03FF)            </span><span class="comment">/* Reception Byte Count */</span>
<a name="l05566"></a>05566 
<a name="l05567"></a>05567 <span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK             ((u16)0x7C00)            </span><span class="comment">/* NUM_BLOCK[4:0] bits (Number of blocks) */</span>
<a name="l05568"></a>05568 <span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_0           ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05569"></a>05569 <span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_1           ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05570"></a>05570 <span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_2           ((u16)0x1000)            </span><span class="comment">/* Bit 2 */</span>
<a name="l05571"></a>05571 <span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_3           ((u16)0x2000)            </span><span class="comment">/* Bit 3 */</span>
<a name="l05572"></a>05572 <span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_4           ((u16)0x4000)            </span><span class="comment">/* Bit 4 */</span>
<a name="l05573"></a>05573 
<a name="l05574"></a>05574 <span class="preprocessor">#define  USB_COUNT4_RX_BLSIZE                ((u16)0x8000)            </span><span class="comment">/* BLock SIZE */</span>
<a name="l05575"></a>05575 
<a name="l05576"></a>05576 
<a name="l05577"></a>05577 <span class="comment">/*****************  Bit definition for USB_COUNT5_RX register  ****************/</span>
<a name="l05578"></a>05578 <span class="preprocessor">#define  USB_COUNT5_RX_COUNT5_RX             ((u16)0x03FF)            </span><span class="comment">/* Reception Byte Count */</span>
<a name="l05579"></a>05579 
<a name="l05580"></a>05580 <span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK             ((u16)0x7C00)            </span><span class="comment">/* NUM_BLOCK[4:0] bits (Number of blocks) */</span>
<a name="l05581"></a>05581 <span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_0           ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05582"></a>05582 <span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_1           ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05583"></a>05583 <span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_2           ((u16)0x1000)            </span><span class="comment">/* Bit 2 */</span>
<a name="l05584"></a>05584 <span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_3           ((u16)0x2000)            </span><span class="comment">/* Bit 3 */</span>
<a name="l05585"></a>05585 <span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_4           ((u16)0x4000)            </span><span class="comment">/* Bit 4 */</span>
<a name="l05586"></a>05586 
<a name="l05587"></a>05587 <span class="preprocessor">#define  USB_COUNT5_RX_BLSIZE                ((u16)0x8000)            </span><span class="comment">/* BLock SIZE */</span>
<a name="l05588"></a>05588 
<a name="l05589"></a>05589 <span class="comment">/*****************  Bit definition for USB_COUNT6_RX register  ****************/</span>
<a name="l05590"></a>05590 <span class="preprocessor">#define  USB_COUNT6_RX_COUNT6_RX             ((u16)0x03FF)            </span><span class="comment">/* Reception Byte Count */</span>
<a name="l05591"></a>05591 
<a name="l05592"></a>05592 <span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK             ((u16)0x7C00)            </span><span class="comment">/* NUM_BLOCK[4:0] bits (Number of blocks) */</span>
<a name="l05593"></a>05593 <span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_0           ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05594"></a>05594 <span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_1           ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05595"></a>05595 <span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_2           ((u16)0x1000)            </span><span class="comment">/* Bit 2 */</span>
<a name="l05596"></a>05596 <span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_3           ((u16)0x2000)            </span><span class="comment">/* Bit 3 */</span>
<a name="l05597"></a>05597 <span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_4           ((u16)0x4000)            </span><span class="comment">/* Bit 4 */</span>
<a name="l05598"></a>05598 
<a name="l05599"></a>05599 <span class="preprocessor">#define  USB_COUNT6_RX_BLSIZE                ((u16)0x8000)            </span><span class="comment">/* BLock SIZE */</span>
<a name="l05600"></a>05600 
<a name="l05601"></a>05601 
<a name="l05602"></a>05602 <span class="comment">/*****************  Bit definition for USB_COUNT7_RX register  ****************/</span>
<a name="l05603"></a>05603 <span class="preprocessor">#define  USB_COUNT7_RX_COUNT7_RX             ((u16)0x03FF)            </span><span class="comment">/* Reception Byte Count */</span>
<a name="l05604"></a>05604 
<a name="l05605"></a>05605 <span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK             ((u16)0x7C00)            </span><span class="comment">/* NUM_BLOCK[4:0] bits (Number of blocks) */</span>
<a name="l05606"></a>05606 <span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_0           ((u16)0x0400)            </span><span class="comment">/* Bit 0 */</span>
<a name="l05607"></a>05607 <span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_1           ((u16)0x0800)            </span><span class="comment">/* Bit 1 */</span>
<a name="l05608"></a>05608 <span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_2           ((u16)0x1000)            </span><span class="comment">/* Bit 2 */</span>
<a name="l05609"></a>05609 <span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_3           ((u16)0x2000)            </span><span class="comment">/* Bit 3 */</span>
<a name="l05610"></a>05610 <span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_4           ((u16)0x4000)            </span><span class="comment">/* Bit 4 */</span>
<a name="l05611"></a>05611 
<a name="l05612"></a>05612 <span class="preprocessor">#define  USB_COUNT7_RX_BLSIZE                ((u16)0x8000)            </span><span class="comment">/* BLock SIZE */</span>
<a name="l05613"></a>05613 
<a name="l05614"></a>05614 
<a name="l05615"></a>05615 <span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l05616"></a>05616 
<a name="l05617"></a>05617 
<a name="l05618"></a>05618 <span class="comment">/****************  Bit definition for USB_COUNT0_RX_0 register  ***************/</span>
<a name="l05619"></a>05619 <span class="preprocessor">#define  USB_COUNT0_RX_0_COUNT0_RX_0         ((u32)0x000003FF)        </span><span class="comment">/* Reception Byte Count (low) */</span>
<a name="l05620"></a>05620 
<a name="l05621"></a>05621 <span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0         ((u32)0x00007C00)        </span><span class="comment">/* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */</span>
<a name="l05622"></a>05622 <span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_0       ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span>
<a name="l05623"></a>05623 <span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_1       ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span>
<a name="l05624"></a>05624 <span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_2       ((u32)0x00001000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l05625"></a>05625 <span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_3       ((u32)0x00002000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l05626"></a>05626 <span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_4       ((u32)0x00004000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l05627"></a>05627 
<a name="l05628"></a>05628 <span class="preprocessor">#define  USB_COUNT0_RX_0_BLSIZE_0            ((u32)0x00008000)        </span><span class="comment">/* BLock SIZE (low) */</span>
<a name="l05629"></a>05629 
<a name="l05630"></a>05630 <span class="comment">/****************  Bit definition for USB_COUNT0_RX_1 register  ***************/</span>
<a name="l05631"></a>05631 <span class="preprocessor">#define  USB_COUNT0_RX_1_COUNT0_RX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Reception Byte Count (high) */</span>
<a name="l05632"></a>05632 
<a name="l05633"></a>05633 <span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1         ((u32)0x7C000000)        </span><span class="comment">/* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */</span>
<a name="l05634"></a>05634 <span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_0       ((u32)0x04000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l05635"></a>05635 <span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_1       ((u32)0x08000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l05636"></a>05636 <span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_2       ((u32)0x10000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l05637"></a>05637 <span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_3       ((u32)0x20000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l05638"></a>05638 <span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_4       ((u32)0x40000000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l05639"></a>05639 
<a name="l05640"></a>05640 <span class="preprocessor">#define  USB_COUNT0_RX_1_BLSIZE_1            ((u32)0x80000000)        </span><span class="comment">/* BLock SIZE (high) */</span>
<a name="l05641"></a>05641 
<a name="l05642"></a>05642 
<a name="l05643"></a>05643 
<a name="l05644"></a>05644 <span class="comment">/****************  Bit definition for USB_COUNT1_RX_0 register  ***************/</span>
<a name="l05645"></a>05645 <span class="preprocessor">#define  USB_COUNT1_RX_0_COUNT1_RX_0         ((u32)0x000003FF)        </span><span class="comment">/* Reception Byte Count (low) */</span>
<a name="l05646"></a>05646 
<a name="l05647"></a>05647 <span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0         ((u32)0x00007C00)        </span><span class="comment">/* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */</span>
<a name="l05648"></a>05648 <span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_0       ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span>
<a name="l05649"></a>05649 <span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_1       ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span>
<a name="l05650"></a>05650 <span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_2       ((u32)0x00001000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l05651"></a>05651 <span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_3       ((u32)0x00002000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l05652"></a>05652 <span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_4       ((u32)0x00004000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l05653"></a>05653 
<a name="l05654"></a>05654 <span class="preprocessor">#define  USB_COUNT1_RX_0_BLSIZE_0            ((u32)0x00008000)        </span><span class="comment">/* BLock SIZE (low) */</span>
<a name="l05655"></a>05655 
<a name="l05656"></a>05656 <span class="comment">/****************  Bit definition for USB_COUNT1_RX_1 register  ***************/</span>
<a name="l05657"></a>05657 <span class="preprocessor">#define  USB_COUNT1_RX_1_COUNT1_RX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Reception Byte Count (high) */</span>
<a name="l05658"></a>05658 
<a name="l05659"></a>05659 <span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1         ((u32)0x7C000000)        </span><span class="comment">/* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */</span>
<a name="l05660"></a>05660 <span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_0       ((u32)0x04000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l05661"></a>05661 <span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_1       ((u32)0x08000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l05662"></a>05662 <span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_2       ((u32)0x10000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l05663"></a>05663 <span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_3       ((u32)0x20000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l05664"></a>05664 <span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_4       ((u32)0x40000000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l05665"></a>05665 
<a name="l05666"></a>05666 <span class="preprocessor">#define  USB_COUNT1_RX_1_BLSIZE_1            ((u32)0x80000000)        </span><span class="comment">/* BLock SIZE (high) */</span>
<a name="l05667"></a>05667 
<a name="l05668"></a>05668 
<a name="l05669"></a>05669 
<a name="l05670"></a>05670 <span class="comment">/****************  Bit definition for USB_COUNT2_RX_0 register  ***************/</span>
<a name="l05671"></a>05671 <span class="preprocessor">#define  USB_COUNT2_RX_0_COUNT2_RX_0         ((u32)0x000003FF)        </span><span class="comment">/* Reception Byte Count (low) */</span>
<a name="l05672"></a>05672 
<a name="l05673"></a>05673 <span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0         ((u32)0x00007C00)        </span><span class="comment">/* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */</span>
<a name="l05674"></a>05674 <span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_0       ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span>
<a name="l05675"></a>05675 <span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_1       ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span>
<a name="l05676"></a>05676 <span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_2       ((u32)0x00001000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l05677"></a>05677 <span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_3       ((u32)0x00002000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l05678"></a>05678 <span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_4       ((u32)0x00004000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l05679"></a>05679 
<a name="l05680"></a>05680 <span class="preprocessor">#define  USB_COUNT2_RX_0_BLSIZE_0            ((u32)0x00008000)        </span><span class="comment">/* BLock SIZE (low) */</span>
<a name="l05681"></a>05681 
<a name="l05682"></a>05682 <span class="comment">/****************  Bit definition for USB_COUNT2_RX_1 register  ***************/</span>
<a name="l05683"></a>05683 <span class="preprocessor">#define  USB_COUNT2_RX_1_COUNT2_RX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Reception Byte Count (high) */</span>
<a name="l05684"></a>05684 
<a name="l05685"></a>05685 <span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1         ((u32)0x7C000000)        </span><span class="comment">/* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */</span>
<a name="l05686"></a>05686 <span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_0       ((u32)0x04000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l05687"></a>05687 <span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_1       ((u32)0x08000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l05688"></a>05688 <span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_2       ((u32)0x10000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l05689"></a>05689 <span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_3       ((u32)0x20000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l05690"></a>05690 <span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_4       ((u32)0x40000000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l05691"></a>05691 
<a name="l05692"></a>05692 <span class="preprocessor">#define  USB_COUNT2_RX_1_BLSIZE_1            ((u32)0x80000000)        </span><span class="comment">/* BLock SIZE (high) */</span>
<a name="l05693"></a>05693 
<a name="l05694"></a>05694 
<a name="l05695"></a>05695 
<a name="l05696"></a>05696 <span class="comment">/****************  Bit definition for USB_COUNT3_RX_0 register  ***************/</span>
<a name="l05697"></a>05697 <span class="preprocessor">#define  USB_COUNT3_RX_0_COUNT3_RX_0         ((u32)0x000003FF)        </span><span class="comment">/* Reception Byte Count (low) */</span>
<a name="l05698"></a>05698 
<a name="l05699"></a>05699 <span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0         ((u32)0x00007C00)        </span><span class="comment">/* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */</span>
<a name="l05700"></a>05700 <span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_0       ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span>
<a name="l05701"></a>05701 <span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_1       ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span>
<a name="l05702"></a>05702 <span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_2       ((u32)0x00001000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l05703"></a>05703 <span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_3       ((u32)0x00002000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l05704"></a>05704 <span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_4       ((u32)0x00004000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l05705"></a>05705 
<a name="l05706"></a>05706 <span class="preprocessor">#define  USB_COUNT3_RX_0_BLSIZE_0            ((u32)0x00008000)        </span><span class="comment">/* BLock SIZE (low) */</span>
<a name="l05707"></a>05707 
<a name="l05708"></a>05708 <span class="comment">/****************  Bit definition for USB_COUNT3_RX_1 register  ***************/</span>
<a name="l05709"></a>05709 <span class="preprocessor">#define  USB_COUNT3_RX_1_COUNT3_RX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Reception Byte Count (high) */</span>
<a name="l05710"></a>05710 
<a name="l05711"></a>05711 <span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1         ((u32)0x7C000000)        </span><span class="comment">/* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */</span>
<a name="l05712"></a>05712 <span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_0       ((u32)0x04000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l05713"></a>05713 <span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_1       ((u32)0x08000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l05714"></a>05714 <span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_2       ((u32)0x10000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l05715"></a>05715 <span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_3       ((u32)0x20000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l05716"></a>05716 <span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_4       ((u32)0x40000000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l05717"></a>05717 
<a name="l05718"></a>05718 <span class="preprocessor">#define  USB_COUNT3_RX_1_BLSIZE_1            ((u32)0x80000000)        </span><span class="comment">/* BLock SIZE (high) */</span>
<a name="l05719"></a>05719 
<a name="l05720"></a>05720 
<a name="l05721"></a>05721 
<a name="l05722"></a>05722 <span class="comment">/****************  Bit definition for USB_COUNT4_RX_0 register  ***************/</span>
<a name="l05723"></a>05723 <span class="preprocessor">#define  USB_COUNT4_RX_0_COUNT4_RX_0         ((u32)0x000003FF)        </span><span class="comment">/* Reception Byte Count (low) */</span>
<a name="l05724"></a>05724 
<a name="l05725"></a>05725 <span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0         ((u32)0x00007C00)        </span><span class="comment">/* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */</span>
<a name="l05726"></a>05726 <span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_0      ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span>
<a name="l05727"></a>05727 <span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_1      ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span>
<a name="l05728"></a>05728 <span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_2      ((u32)0x00001000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l05729"></a>05729 <span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_3      ((u32)0x00002000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l05730"></a>05730 <span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_4      ((u32)0x00004000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l05731"></a>05731 
<a name="l05732"></a>05732 <span class="preprocessor">#define  USB_COUNT4_RX_0_BLSIZE_0            ((u32)0x00008000)        </span><span class="comment">/* BLock SIZE (low) */</span>
<a name="l05733"></a>05733 
<a name="l05734"></a>05734 <span class="comment">/****************  Bit definition for USB_COUNT4_RX_1 register  ***************/</span>
<a name="l05735"></a>05735 <span class="preprocessor">#define  USB_COUNT4_RX_1_COUNT4_RX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Reception Byte Count (high) */</span>
<a name="l05736"></a>05736 
<a name="l05737"></a>05737 <span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1         ((u32)0x7C000000)        </span><span class="comment">/* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */</span>
<a name="l05738"></a>05738 <span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_0       ((u32)0x04000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l05739"></a>05739 <span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_1       ((u32)0x08000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l05740"></a>05740 <span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_2       ((u32)0x10000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l05741"></a>05741 <span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_3       ((u32)0x20000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l05742"></a>05742 <span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_4       ((u32)0x40000000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l05743"></a>05743 
<a name="l05744"></a>05744 <span class="preprocessor">#define  USB_COUNT4_RX_1_BLSIZE_1            ((u32)0x80000000)        </span><span class="comment">/* BLock SIZE (high) */</span>
<a name="l05745"></a>05745 
<a name="l05746"></a>05746 
<a name="l05747"></a>05747 
<a name="l05748"></a>05748 <span class="comment">/****************  Bit definition for USB_COUNT5_RX_0 register  ***************/</span>
<a name="l05749"></a>05749 <span class="preprocessor">#define  USB_COUNT5_RX_0_COUNT5_RX_0         ((u32)0x000003FF)        </span><span class="comment">/* Reception Byte Count (low) */</span>
<a name="l05750"></a>05750 
<a name="l05751"></a>05751 <span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0         ((u32)0x00007C00)        </span><span class="comment">/* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */</span>
<a name="l05752"></a>05752 <span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_0       ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span>
<a name="l05753"></a>05753 <span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_1       ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span>
<a name="l05754"></a>05754 <span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_2       ((u32)0x00001000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l05755"></a>05755 <span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_3       ((u32)0x00002000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l05756"></a>05756 <span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_4       ((u32)0x00004000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l05757"></a>05757 
<a name="l05758"></a>05758 <span class="preprocessor">#define  USB_COUNT5_RX_0_BLSIZE_0            ((u32)0x00008000)        </span><span class="comment">/* BLock SIZE (low) */</span>
<a name="l05759"></a>05759 
<a name="l05760"></a>05760 <span class="comment">/****************  Bit definition for USB_COUNT5_RX_1 register  ***************/</span>
<a name="l05761"></a>05761 <span class="preprocessor">#define  USB_COUNT5_RX_1_COUNT5_RX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Reception Byte Count (high) */</span>
<a name="l05762"></a>05762 
<a name="l05763"></a>05763 <span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1         ((u32)0x7C000000)        </span><span class="comment">/* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */</span>
<a name="l05764"></a>05764 <span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_0       ((u32)0x04000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l05765"></a>05765 <span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_1       ((u32)0x08000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l05766"></a>05766 <span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_2       ((u32)0x10000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l05767"></a>05767 <span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_3       ((u32)0x20000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l05768"></a>05768 <span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_4       ((u32)0x40000000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l05769"></a>05769 
<a name="l05770"></a>05770 <span class="preprocessor">#define  USB_COUNT5_RX_1_BLSIZE_1            ((u32)0x80000000)        </span><span class="comment">/* BLock SIZE (high) */</span>
<a name="l05771"></a>05771 
<a name="l05772"></a>05772 
<a name="l05773"></a>05773 
<a name="l05774"></a>05774 <span class="comment">/***************  Bit definition for USB_COUNT6_RX_0  register  ***************/</span>
<a name="l05775"></a>05775 <span class="preprocessor">#define  USB_COUNT6_RX_0_COUNT6_RX_0         ((u32)0x000003FF)        </span><span class="comment">/* Reception Byte Count (low) */</span>
<a name="l05776"></a>05776 
<a name="l05777"></a>05777 <span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0         ((u32)0x00007C00)        </span><span class="comment">/* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */</span>
<a name="l05778"></a>05778 <span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_0       ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span>
<a name="l05779"></a>05779 <span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_1       ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span>
<a name="l05780"></a>05780 <span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_2       ((u32)0x00001000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l05781"></a>05781 <span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_3       ((u32)0x00002000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l05782"></a>05782 <span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_4       ((u32)0x00004000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l05783"></a>05783 
<a name="l05784"></a>05784 <span class="preprocessor">#define  USB_COUNT6_RX_0_BLSIZE_0            ((u32)0x00008000)        </span><span class="comment">/* BLock SIZE (low) */</span>
<a name="l05785"></a>05785 
<a name="l05786"></a>05786 <span class="comment">/****************  Bit definition for USB_COUNT6_RX_1 register  ***************/</span>
<a name="l05787"></a>05787 <span class="preprocessor">#define  USB_COUNT6_RX_1_COUNT6_RX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Reception Byte Count (high) */</span>
<a name="l05788"></a>05788 
<a name="l05789"></a>05789 <span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1         ((u32)0x7C000000)        </span><span class="comment">/* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */</span>
<a name="l05790"></a>05790 <span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_0       ((u32)0x04000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l05791"></a>05791 <span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_1       ((u32)0x08000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l05792"></a>05792 <span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_2       ((u32)0x10000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l05793"></a>05793 <span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_3       ((u32)0x20000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l05794"></a>05794 <span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_4       ((u32)0x40000000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l05795"></a>05795 
<a name="l05796"></a>05796 <span class="preprocessor">#define  USB_COUNT6_RX_1_BLSIZE_1            ((u32)0x80000000)        </span><span class="comment">/* BLock SIZE (high) */</span>
<a name="l05797"></a>05797 
<a name="l05798"></a>05798 
<a name="l05799"></a>05799 
<a name="l05800"></a>05800 <span class="comment">/***************  Bit definition for USB_COUNT7_RX_0 register  ****************/</span>
<a name="l05801"></a>05801 <span class="preprocessor">#define  USB_COUNT7_RX_0_COUNT7_RX_0         ((u32)0x000003FF)        </span><span class="comment">/* Reception Byte Count (low) */</span>
<a name="l05802"></a>05802 
<a name="l05803"></a>05803 <span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0         ((u32)0x00007C00)        </span><span class="comment">/* NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */</span>
<a name="l05804"></a>05804 <span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_0       ((u32)0x00000400)        </span><span class="comment">/* Bit 0 */</span>
<a name="l05805"></a>05805 <span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_1       ((u32)0x00000800)        </span><span class="comment">/* Bit 1 */</span>
<a name="l05806"></a>05806 <span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_2       ((u32)0x00001000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l05807"></a>05807 <span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_3       ((u32)0x00002000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l05808"></a>05808 <span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_4       ((u32)0x00004000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l05809"></a>05809 
<a name="l05810"></a>05810 <span class="preprocessor">#define  USB_COUNT7_RX_0_BLSIZE_0            ((u32)0x00008000)        </span><span class="comment">/* BLock SIZE (low) */</span>
<a name="l05811"></a>05811 
<a name="l05812"></a>05812 <span class="comment">/***************  Bit definition for USB_COUNT7_RX_1 register  ****************/</span>
<a name="l05813"></a>05813 <span class="preprocessor">#define  USB_COUNT7_RX_1_COUNT7_RX_1         ((u32)0x03FF0000)        </span><span class="comment">/* Reception Byte Count (high) */</span>
<a name="l05814"></a>05814 
<a name="l05815"></a>05815 <span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1         ((u32)0x7C000000)        </span><span class="comment">/* NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */</span>
<a name="l05816"></a>05816 <span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_0       ((u32)0x04000000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l05817"></a>05817 <span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_1       ((u32)0x08000000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l05818"></a>05818 <span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_2       ((u32)0x10000000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l05819"></a>05819 <span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_3       ((u32)0x20000000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l05820"></a>05820 <span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_4       ((u32)0x40000000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l05821"></a>05821 
<a name="l05822"></a>05822 <span class="preprocessor">#define  USB_COUNT7_RX_1_BLSIZE_1            ((u32)0x80000000)        </span><span class="comment">/* BLock SIZE (high) */</span>
<a name="l05823"></a>05823 
<a name="l05824"></a>05824 
<a name="l05825"></a>05825 
<a name="l05826"></a>05826 <span class="comment">/******************************************************************************/</span>
<a name="l05827"></a>05827 <span class="comment">/*                                                                            */</span>
<a name="l05828"></a>05828 <span class="comment">/*                          Controller Area Network                           */</span>
<a name="l05829"></a>05829 <span class="comment">/*                                                                            */</span>
<a name="l05830"></a>05830 <span class="comment">/******************************************************************************/</span>
<a name="l05831"></a>05831 
<a name="l05832"></a>05832 <span class="comment">/* CAN control and status registers */</span>
<a name="l05833"></a>05833 <span class="comment">/*******************  Bit definition for CAN_MCR register  ********************/</span>
<a name="l05834"></a>05834 <span class="preprocessor">#define  CAN_MCR_INRQ                        ((u16)0x0001)            </span><span class="comment">/* Initialization Request */</span>
<a name="l05835"></a>05835 <span class="preprocessor">#define  CAN_MCR_SLEEP                       ((u16)0x0002)            </span><span class="comment">/* Sleep Mode Request */</span>
<a name="l05836"></a>05836 <span class="preprocessor">#define  CAN_MCR_TXFP                        ((u16)0x0004)            </span><span class="comment">/* Transmit FIFO Priority */</span>
<a name="l05837"></a>05837 <span class="preprocessor">#define  CAN_MCR_RFLM                        ((u16)0x0008)            </span><span class="comment">/* Receive FIFO Locked Mode */</span>
<a name="l05838"></a>05838 <span class="preprocessor">#define  CAN_MCR_NART                        ((u16)0x0010)            </span><span class="comment">/* No Automatic Retransmission */</span>
<a name="l05839"></a>05839 <span class="preprocessor">#define  CAN_MCR_AWUM                        ((u16)0x0020)            </span><span class="comment">/* Automatic Wakeup Mode */</span>
<a name="l05840"></a>05840 <span class="preprocessor">#define  CAN_MCR_ABOM                        ((u16)0x0040)            </span><span class="comment">/* Automatic Bus-Off Management */</span>
<a name="l05841"></a>05841 <span class="preprocessor">#define  CAN_MCR_TTCM                        ((u16)0x0080)            </span><span class="comment">/* Time Triggered Communication Mode */</span>
<a name="l05842"></a>05842 <span class="preprocessor">#define  CAN_MCR_RESET                       ((u16)0x8000)            </span><span class="comment">/* bxCAN software master reset */</span>
<a name="l05843"></a>05843 
<a name="l05844"></a>05844 
<a name="l05845"></a>05845 <span class="comment">/*******************  Bit definition for CAN_MSR register  ********************/</span>
<a name="l05846"></a>05846 <span class="preprocessor">#define  CAN_MSR_INAK                        ((u16)0x0001)            </span><span class="comment">/* Initialization Acknowledge */</span>
<a name="l05847"></a>05847 <span class="preprocessor">#define  CAN_MSR_SLAK                        ((u16)0x0002)            </span><span class="comment">/* Sleep Acknowledge */</span>
<a name="l05848"></a>05848 <span class="preprocessor">#define  CAN_MSR_ERRI                        ((u16)0x0004)            </span><span class="comment">/* Error Interrupt */</span>
<a name="l05849"></a>05849 <span class="preprocessor">#define  CAN_MSR_WKUI                        ((u16)0x0008)            </span><span class="comment">/* Wakeup Interrupt */</span>
<a name="l05850"></a>05850 <span class="preprocessor">#define  CAN_MSR_SLAKI                       ((u16)0x0010)            </span><span class="comment">/* Sleep Acknowledge Interrupt */</span>
<a name="l05851"></a>05851 <span class="preprocessor">#define  CAN_MSR_TXM                         ((u16)0x0100)            </span><span class="comment">/* Transmit Mode */</span>
<a name="l05852"></a>05852 <span class="preprocessor">#define  CAN_MSR_RXM                         ((u16)0x0200)            </span><span class="comment">/* Receive Mode */</span>
<a name="l05853"></a>05853 <span class="preprocessor">#define  CAN_MSR_SAMP                        ((u16)0x0400)            </span><span class="comment">/* Last Sample Point */</span>
<a name="l05854"></a>05854 <span class="preprocessor">#define  CAN_MSR_RX                          ((u16)0x0800)            </span><span class="comment">/* CAN Rx Signal */</span>
<a name="l05855"></a>05855 
<a name="l05856"></a>05856 
<a name="l05857"></a>05857 <span class="comment">/*******************  Bit definition for CAN_TSR register  ********************/</span>
<a name="l05858"></a>05858 <span class="preprocessor">#define  CAN_TSR_RQCP0                       ((u32)0x00000001)        </span><span class="comment">/* Request Completed Mailbox0 */</span>
<a name="l05859"></a>05859 <span class="preprocessor">#define  CAN_TSR_TXOK0                       ((u32)0x00000002)        </span><span class="comment">/* Transmission OK of Mailbox0 */</span>
<a name="l05860"></a>05860 <span class="preprocessor">#define  CAN_TSR_ALST0                       ((u32)0x00000004)        </span><span class="comment">/* Arbitration Lost for Mailbox0 */</span>
<a name="l05861"></a>05861 <span class="preprocessor">#define  CAN_TSR_TERR0                       ((u32)0x00000008)        </span><span class="comment">/* Transmission Error of Mailbox0 */</span>
<a name="l05862"></a>05862 <span class="preprocessor">#define  CAN_TSR_ABRQ0                       ((u32)0x00000080)        </span><span class="comment">/* Abort Request for Mailbox0 */</span>
<a name="l05863"></a>05863 <span class="preprocessor">#define  CAN_TSR_RQCP1                       ((u32)0x00000100)        </span><span class="comment">/* Request Completed Mailbox1 */</span>
<a name="l05864"></a>05864 <span class="preprocessor">#define  CAN_TSR_TXOK1                       ((u32)0x00000200)        </span><span class="comment">/* Transmission OK of Mailbox1 */</span>
<a name="l05865"></a>05865 <span class="preprocessor">#define  CAN_TSR_ALST1                       ((u32)0x00000400)        </span><span class="comment">/* Arbitration Lost for Mailbox1 */</span>
<a name="l05866"></a>05866 <span class="preprocessor">#define  CAN_TSR_TERR1                       ((u32)0x00000800)        </span><span class="comment">/* Transmission Error of Mailbox1 */</span>
<a name="l05867"></a>05867 <span class="preprocessor">#define  CAN_TSR_ABRQ1                       ((u32)0x00008000)        </span><span class="comment">/* Abort Request for Mailbox 1 */</span>
<a name="l05868"></a>05868 <span class="preprocessor">#define  CAN_TSR_RQCP2                       ((u32)0x00010000)        </span><span class="comment">/* Request Completed Mailbox2 */</span>
<a name="l05869"></a>05869 <span class="preprocessor">#define  CAN_TSR_TXOK2                       ((u32)0x00020000)        </span><span class="comment">/* Transmission OK of Mailbox 2 */</span>
<a name="l05870"></a>05870 <span class="preprocessor">#define  CAN_TSR_ALST2                       ((u32)0x00040000)        </span><span class="comment">/* Arbitration Lost for mailbox 2 */</span>
<a name="l05871"></a>05871 <span class="preprocessor">#define  CAN_TSR_TERR2                       ((u32)0x00080000)        </span><span class="comment">/* Transmission Error of Mailbox 2 */</span>
<a name="l05872"></a>05872 <span class="preprocessor">#define  CAN_TSR_ABRQ2                       ((u32)0x00800000)        </span><span class="comment">/* Abort Request for Mailbox 2 */</span>
<a name="l05873"></a>05873 <span class="preprocessor">#define  CAN_TSR_CODE                        ((u32)0x03000000)        </span><span class="comment">/* Mailbox Code */</span>
<a name="l05874"></a>05874 
<a name="l05875"></a>05875 <span class="preprocessor">#define  CAN_TSR_TME                         ((u32)0x1C000000)        </span><span class="comment">/* TME[2:0] bits */</span>
<a name="l05876"></a>05876 <span class="preprocessor">#define  CAN_TSR_TME0                        ((u32)0x04000000)        </span><span class="comment">/* Transmit Mailbox 0 Empty */</span>
<a name="l05877"></a>05877 <span class="preprocessor">#define  CAN_TSR_TME1                        ((u32)0x08000000)        </span><span class="comment">/* Transmit Mailbox 1 Empty */</span>
<a name="l05878"></a>05878 <span class="preprocessor">#define  CAN_TSR_TME2                        ((u32)0x10000000)        </span><span class="comment">/* Transmit Mailbox 2 Empty */</span>
<a name="l05879"></a>05879 
<a name="l05880"></a>05880 <span class="preprocessor">#define  CAN_TSR_LOW                         ((u32)0xE0000000)        </span><span class="comment">/* LOW[2:0] bits */</span>
<a name="l05881"></a>05881 <span class="preprocessor">#define  CAN_TSR_LOW0                        ((u32)0x20000000)        </span><span class="comment">/* Lowest Priority Flag for Mailbox 0 */</span>
<a name="l05882"></a>05882 <span class="preprocessor">#define  CAN_TSR_LOW1                        ((u32)0x40000000)        </span><span class="comment">/* Lowest Priority Flag for Mailbox 1 */</span>
<a name="l05883"></a>05883 <span class="preprocessor">#define  CAN_TSR_LOW2                        ((u32)0x80000000)        </span><span class="comment">/* Lowest Priority Flag for Mailbox 2 */</span>
<a name="l05884"></a>05884 
<a name="l05885"></a>05885 
<a name="l05886"></a>05886 <span class="comment">/*******************  Bit definition for CAN_RF0R register  *******************/</span>
<a name="l05887"></a>05887 <span class="preprocessor">#define  CAN_RF0R_FMP0                       ((u8)0x03)               </span><span class="comment">/* FIFO 0 Message Pending */</span>
<a name="l05888"></a>05888 <span class="preprocessor">#define  CAN_RF0R_FULL0                      ((u8)0x08)               </span><span class="comment">/* FIFO 0 Full */</span>
<a name="l05889"></a>05889 <span class="preprocessor">#define  CAN_RF0R_FOVR0                      ((u8)0x10)               </span><span class="comment">/* FIFO 0 Overrun */</span>
<a name="l05890"></a>05890 <span class="preprocessor">#define  CAN_RF0R_RFOM0                      ((u8)0x20)               </span><span class="comment">/* Release FIFO 0 Output Mailbox */</span>
<a name="l05891"></a>05891 
<a name="l05892"></a>05892 
<a name="l05893"></a>05893 <span class="comment">/*******************  Bit definition for CAN_RF1R register  *******************/</span>
<a name="l05894"></a>05894 <span class="preprocessor">#define  CAN_RF1R_FMP1                       ((u8)0x03)               </span><span class="comment">/* FIFO 1 Message Pending */</span>
<a name="l05895"></a>05895 <span class="preprocessor">#define  CAN_RF1R_FULL1                      ((u8)0x08)               </span><span class="comment">/* FIFO 1 Full */</span>
<a name="l05896"></a>05896 <span class="preprocessor">#define  CAN_RF1R_FOVR1                      ((u8)0x10)               </span><span class="comment">/* FIFO 1 Overrun */</span>
<a name="l05897"></a>05897 <span class="preprocessor">#define  CAN_RF1R_RFOM1                      ((u8)0x20)               </span><span class="comment">/* Release FIFO 1 Output Mailbox */</span>
<a name="l05898"></a>05898 
<a name="l05899"></a>05899 
<a name="l05900"></a>05900 <span class="comment">/********************  Bit definition for CAN_IER register  *******************/</span>
<a name="l05901"></a>05901 <span class="preprocessor">#define  CAN_IER_TMEIE                       ((u32)0x00000001)        </span><span class="comment">/* Transmit Mailbox Empty Interrupt Enable */</span>
<a name="l05902"></a>05902 <span class="preprocessor">#define  CAN_IER_FMPIE0                      ((u32)0x00000002)        </span><span class="comment">/* FIFO Message Pending Interrupt Enable */</span>
<a name="l05903"></a>05903 <span class="preprocessor">#define  CAN_IER_FFIE0                       ((u32)0x00000004)        </span><span class="comment">/* FIFO Full Interrupt Enable */</span>
<a name="l05904"></a>05904 <span class="preprocessor">#define  CAN_IER_FOVIE0                      ((u32)0x00000008)        </span><span class="comment">/* FIFO Overrun Interrupt Enable */</span>
<a name="l05905"></a>05905 <span class="preprocessor">#define  CAN_IER_FMPIE1                      ((u32)0x00000010)        </span><span class="comment">/* FIFO Message Pending Interrupt Enable */</span>
<a name="l05906"></a>05906 <span class="preprocessor">#define  CAN_IER_FFIE1                       ((u32)0x00000020)        </span><span class="comment">/* FIFO Full Interrupt Enable */</span>
<a name="l05907"></a>05907 <span class="preprocessor">#define  CAN_IER_FOVIE1                      ((u32)0x00000040)        </span><span class="comment">/* FIFO Overrun Interrupt Enable */</span>
<a name="l05908"></a>05908 <span class="preprocessor">#define  CAN_IER_EWGIE                       ((u32)0x00000100)        </span><span class="comment">/* Error Warning Interrupt Enable */</span>
<a name="l05909"></a>05909 <span class="preprocessor">#define  CAN_IER_EPVIE                       ((u32)0x00000200)        </span><span class="comment">/* Error Passive Interrupt Enable */</span>
<a name="l05910"></a>05910 <span class="preprocessor">#define  CAN_IER_BOFIE                       ((u32)0x00000400)        </span><span class="comment">/* Bus-Off Interrupt Enable */</span>
<a name="l05911"></a>05911 <span class="preprocessor">#define  CAN_IER_LECIE                       ((u32)0x00000800)        </span><span class="comment">/* Last Error Code Interrupt Enable */</span>
<a name="l05912"></a>05912 <span class="preprocessor">#define  CAN_IER_ERRIE                       ((u32)0x00008000)        </span><span class="comment">/* Error Interrupt Enable */</span>
<a name="l05913"></a>05913 <span class="preprocessor">#define  CAN_IER_WKUIE                       ((u32)0x00010000)        </span><span class="comment">/* Wakeup Interrupt Enable */</span>
<a name="l05914"></a>05914 <span class="preprocessor">#define  CAN_IER_SLKIE                       ((u32)0x00020000)        </span><span class="comment">/* Sleep Interrupt Enable */</span>
<a name="l05915"></a>05915 
<a name="l05916"></a>05916 
<a name="l05917"></a>05917 <span class="comment">/********************  Bit definition for CAN_ESR register  *******************/</span>
<a name="l05918"></a>05918 <span class="preprocessor">#define  CAN_ESR_EWGF                        ((u32)0x00000001)        </span><span class="comment">/* Error Warning Flag */</span>
<a name="l05919"></a>05919 <span class="preprocessor">#define  CAN_ESR_EPVF                        ((u32)0x00000002)        </span><span class="comment">/* Error Passive Flag */</span>
<a name="l05920"></a>05920 <span class="preprocessor">#define  CAN_ESR_BOFF                        ((u32)0x00000004)        </span><span class="comment">/* Bus-Off Flag */</span>
<a name="l05921"></a>05921 
<a name="l05922"></a>05922 <span class="preprocessor">#define  CAN_ESR_LEC                         ((u32)0x00000070)        </span><span class="comment">/* LEC[2:0] bits (Last Error Code) */</span>
<a name="l05923"></a>05923 <span class="preprocessor">#define  CAN_ESR_LEC_0                       ((u32)0x00000010)        </span><span class="comment">/* Bit 0 */</span>
<a name="l05924"></a>05924 <span class="preprocessor">#define  CAN_ESR_LEC_1                       ((u32)0x00000020)        </span><span class="comment">/* Bit 1 */</span>
<a name="l05925"></a>05925 <span class="preprocessor">#define  CAN_ESR_LEC_2                       ((u32)0x00000040)        </span><span class="comment">/* Bit 2 */</span>
<a name="l05926"></a>05926 
<a name="l05927"></a>05927 <span class="preprocessor">#define  CAN_ESR_TEC                         ((u32)0x00FF0000)        </span><span class="comment">/* Least significant byte of the 9-bit Transmit Error Counter */</span>
<a name="l05928"></a>05928 <span class="preprocessor">#define  CAN_ESR_REC                         ((u32)0xFF000000)        </span><span class="comment">/* Receive Error Counter */</span>
<a name="l05929"></a>05929 
<a name="l05930"></a>05930 
<a name="l05931"></a>05931 <span class="comment">/*******************  Bit definition for CAN_BTR register  ********************/</span>
<a name="l05932"></a>05932 <span class="preprocessor">#define  CAN_BTR_BRP                         ((u32)0x000003FF)        </span><span class="comment">/* Baud Rate Prescaler */</span>
<a name="l05933"></a>05933 <span class="preprocessor">#define  CAN_BTR_TS1                         ((u32)0x000F0000)        </span><span class="comment">/* Time Segment 1 */</span>
<a name="l05934"></a>05934 <span class="preprocessor">#define  CAN_BTR_TS2                         ((u32)0x00700000)        </span><span class="comment">/* Time Segment 2 */</span>
<a name="l05935"></a>05935 <span class="preprocessor">#define  CAN_BTR_SJW                         ((u32)0x03000000)        </span><span class="comment">/* Resynchronization Jump Width */</span>
<a name="l05936"></a>05936 <span class="preprocessor">#define  CAN_BTR_LBKM                        ((u32)0x40000000)        </span><span class="comment">/* Loop Back Mode (Debug) */</span>
<a name="l05937"></a>05937 <span class="preprocessor">#define  CAN_BTR_SILM                        ((u32)0x80000000)        </span><span class="comment">/* Silent Mode */</span>
<a name="l05938"></a>05938 
<a name="l05939"></a>05939 
<a name="l05940"></a>05940 <span class="comment">/* Mailbox registers */</span>
<a name="l05941"></a>05941 <span class="comment">/******************  Bit definition for CAN_TI0R register  ********************/</span>
<a name="l05942"></a>05942 <span class="preprocessor">#define  CAN_TI0R_TXRQ                       ((u32)0x00000001)        </span><span class="comment">/* Transmit Mailbox Request */</span>
<a name="l05943"></a>05943 <span class="preprocessor">#define  CAN_TI0R_RTR                        ((u32)0x00000002)        </span><span class="comment">/* Remote Transmission Request */</span>
<a name="l05944"></a>05944 <span class="preprocessor">#define  CAN_TI0R_IDE                        ((u32)0x00000004)        </span><span class="comment">/* Identifier Extension */</span>
<a name="l05945"></a>05945 <span class="preprocessor">#define  CAN_TI0R_EXID                       ((u32)0x001FFFF8)        </span><span class="comment">/* Extended Identifier */</span>
<a name="l05946"></a>05946 <span class="preprocessor">#define  CAN_TI0R_STID                       ((u32)0xFFE00000)        </span><span class="comment">/* Standard Identifier or Extended Identifier */</span>
<a name="l05947"></a>05947 
<a name="l05948"></a>05948 
<a name="l05949"></a>05949 <span class="comment">/******************  Bit definition for CAN_TDT0R register  *******************/</span>
<a name="l05950"></a>05950 <span class="preprocessor">#define  CAN_TDT0R_DLC                       ((u32)0x0000000F)        </span><span class="comment">/* Data Length Code */</span>
<a name="l05951"></a>05951 <span class="preprocessor">#define  CAN_TDT0R_TGT                       ((u32)0x00000100)        </span><span class="comment">/* Transmit Global Time */</span>
<a name="l05952"></a>05952 <span class="preprocessor">#define  CAN_TDT0R_TIME                      ((u32)0xFFFF0000)        </span><span class="comment">/* Message Time Stamp */</span>
<a name="l05953"></a>05953 
<a name="l05954"></a>05954 
<a name="l05955"></a>05955 <span class="comment">/******************  Bit definition for CAN_TDL0R register  *******************/</span>
<a name="l05956"></a>05956 <span class="preprocessor">#define  CAN_TDL0R_DATA0                     ((u32)0x000000FF)        </span><span class="comment">/* Data byte 0 */</span>
<a name="l05957"></a>05957 <span class="preprocessor">#define  CAN_TDL0R_DATA1                     ((u32)0x0000FF00)        </span><span class="comment">/* Data byte 1 */</span>
<a name="l05958"></a>05958 <span class="preprocessor">#define  CAN_TDL0R_DATA2                     ((u32)0x00FF0000)        </span><span class="comment">/* Data byte 2 */</span>
<a name="l05959"></a>05959 <span class="preprocessor">#define  CAN_TDL0R_DATA3                     ((u32)0xFF000000)        </span><span class="comment">/* Data byte 3 */</span>
<a name="l05960"></a>05960 
<a name="l05961"></a>05961 
<a name="l05962"></a>05962 <span class="comment">/******************  Bit definition for CAN_TDH0R register  *******************/</span>
<a name="l05963"></a>05963 <span class="preprocessor">#define  CAN_TDH0R_DATA4                     ((u32)0x000000FF)        </span><span class="comment">/* Data byte 4 */</span>
<a name="l05964"></a>05964 <span class="preprocessor">#define  CAN_TDH0R_DATA5                     ((u32)0x0000FF00)        </span><span class="comment">/* Data byte 5 */</span>
<a name="l05965"></a>05965 <span class="preprocessor">#define  CAN_TDH0R_DATA6                     ((u32)0x00FF0000)        </span><span class="comment">/* Data byte 6 */</span>
<a name="l05966"></a>05966 <span class="preprocessor">#define  CAN_TDH0R_DATA7                     ((u32)0xFF000000)        </span><span class="comment">/* Data byte 7 */</span>
<a name="l05967"></a>05967 
<a name="l05968"></a>05968 
<a name="l05969"></a>05969 <span class="comment">/*******************  Bit definition for CAN_TI1R register  *******************/</span>
<a name="l05970"></a>05970 <span class="preprocessor">#define  CAN_TI1R_TXRQ                       ((u32)0x00000001)        </span><span class="comment">/* Transmit Mailbox Request */</span>
<a name="l05971"></a>05971 <span class="preprocessor">#define  CAN_TI1R_RTR                        ((u32)0x00000002)        </span><span class="comment">/* Remote Transmission Request */</span>
<a name="l05972"></a>05972 <span class="preprocessor">#define  CAN_TI1R_IDE                        ((u32)0x00000004)        </span><span class="comment">/* Identifier Extension */</span>
<a name="l05973"></a>05973 <span class="preprocessor">#define  CAN_TI1R_EXID                       ((u32)0x001FFFF8)        </span><span class="comment">/* Extended Identifier */</span>
<a name="l05974"></a>05974 <span class="preprocessor">#define  CAN_TI1R_STID                       ((u32)0xFFE00000)        </span><span class="comment">/* Standard Identifier or Extended Identifier */</span>
<a name="l05975"></a>05975 
<a name="l05976"></a>05976 
<a name="l05977"></a>05977 <span class="comment">/*******************  Bit definition for CAN_TDT1R register  ******************/</span>
<a name="l05978"></a>05978 <span class="preprocessor">#define  CAN_TDT1R_DLC                       ((u32)0x0000000F)        </span><span class="comment">/* Data Length Code */</span>
<a name="l05979"></a>05979 <span class="preprocessor">#define  CAN_TDT1R_TGT                       ((u32)0x00000100)        </span><span class="comment">/* Transmit Global Time */</span>
<a name="l05980"></a>05980 <span class="preprocessor">#define  CAN_TDT1R_TIME                      ((u32)0xFFFF0000)        </span><span class="comment">/* Message Time Stamp */</span>
<a name="l05981"></a>05981 
<a name="l05982"></a>05982 
<a name="l05983"></a>05983 <span class="comment">/*******************  Bit definition for CAN_TDL1R register  ******************/</span>
<a name="l05984"></a>05984 <span class="preprocessor">#define  CAN_TDL1R_DATA0                     ((u32)0x000000FF)        </span><span class="comment">/* Data byte 0 */</span>
<a name="l05985"></a>05985 <span class="preprocessor">#define  CAN_TDL1R_DATA1                     ((u32)0x0000FF00)        </span><span class="comment">/* Data byte 1 */</span>
<a name="l05986"></a>05986 <span class="preprocessor">#define  CAN_TDL1R_DATA2                     ((u32)0x00FF0000)        </span><span class="comment">/* Data byte 2 */</span>
<a name="l05987"></a>05987 <span class="preprocessor">#define  CAN_TDL1R_DATA3                     ((u32)0xFF000000)        </span><span class="comment">/* Data byte 3 */</span>
<a name="l05988"></a>05988 
<a name="l05989"></a>05989 
<a name="l05990"></a>05990 <span class="comment">/*******************  Bit definition for CAN_TDH1R register  ******************/</span>
<a name="l05991"></a>05991 <span class="preprocessor">#define  CAN_TDH1R_DATA4                     ((u32)0x000000FF)        </span><span class="comment">/* Data byte 4 */</span>
<a name="l05992"></a>05992 <span class="preprocessor">#define  CAN_TDH1R_DATA5                     ((u32)0x0000FF00)        </span><span class="comment">/* Data byte 5 */</span>
<a name="l05993"></a>05993 <span class="preprocessor">#define  CAN_TDH1R_DATA6                     ((u32)0x00FF0000)        </span><span class="comment">/* Data byte 6 */</span>
<a name="l05994"></a>05994 <span class="preprocessor">#define  CAN_TDH1R_DATA7                     ((u32)0xFF000000)        </span><span class="comment">/* Data byte 7 */</span>
<a name="l05995"></a>05995 
<a name="l05996"></a>05996 
<a name="l05997"></a>05997 <span class="comment">/*******************  Bit definition for CAN_TI2R register  *******************/</span>
<a name="l05998"></a>05998 <span class="preprocessor">#define  CAN_TI2R_TXRQ                       ((u32)0x00000001)        </span><span class="comment">/* Transmit Mailbox Request */</span>
<a name="l05999"></a>05999 <span class="preprocessor">#define  CAN_TI2R_RTR                        ((u32)0x00000002)        </span><span class="comment">/* Remote Transmission Request */</span>
<a name="l06000"></a>06000 <span class="preprocessor">#define  CAN_TI2R_IDE                        ((u32)0x00000004)        </span><span class="comment">/* Identifier Extension */</span>
<a name="l06001"></a>06001 <span class="preprocessor">#define  CAN_TI2R_EXID                       ((u32)0x001FFFF8)        </span><span class="comment">/* Extended identifier */</span>
<a name="l06002"></a>06002 <span class="preprocessor">#define  CAN_TI2R_STID                       ((u32)0xFFE00000)        </span><span class="comment">/* Standard Identifier or Extended Identifier */</span>
<a name="l06003"></a>06003 
<a name="l06004"></a>06004 
<a name="l06005"></a>06005 <span class="comment">/*******************  Bit definition for CAN_TDT2R register  ******************/</span>  
<a name="l06006"></a>06006 <span class="preprocessor">#define  CAN_TDT2R_DLC                       ((u32)0x0000000F)        </span><span class="comment">/* Data Length Code */</span>
<a name="l06007"></a>06007 <span class="preprocessor">#define  CAN_TDT2R_TGT                       ((u32)0x00000100)        </span><span class="comment">/* Transmit Global Time */</span>
<a name="l06008"></a>06008 <span class="preprocessor">#define  CAN_TDT2R_TIME                      ((u32)0xFFFF0000)        </span><span class="comment">/* Message Time Stamp */</span>
<a name="l06009"></a>06009 
<a name="l06010"></a>06010 
<a name="l06011"></a>06011 <span class="comment">/*******************  Bit definition for CAN_TDL2R register  ******************/</span>
<a name="l06012"></a>06012 <span class="preprocessor">#define  CAN_TDL2R_DATA0                     ((u32)0x000000FF)        </span><span class="comment">/* Data byte 0 */</span>
<a name="l06013"></a>06013 <span class="preprocessor">#define  CAN_TDL2R_DATA1                     ((u32)0x0000FF00)        </span><span class="comment">/* Data byte 1 */</span>
<a name="l06014"></a>06014 <span class="preprocessor">#define  CAN_TDL2R_DATA2                     ((u32)0x00FF0000)        </span><span class="comment">/* Data byte 2 */</span>
<a name="l06015"></a>06015 <span class="preprocessor">#define  CAN_TDL2R_DATA3                     ((u32)0xFF000000)        </span><span class="comment">/* Data byte 3 */</span>
<a name="l06016"></a>06016 
<a name="l06017"></a>06017 
<a name="l06018"></a>06018 <span class="comment">/*******************  Bit definition for CAN_TDH2R register  ******************/</span>
<a name="l06019"></a>06019 <span class="preprocessor">#define  CAN_TDH2R_DATA4                     ((u32)0x000000FF)        </span><span class="comment">/* Data byte 4 */</span>
<a name="l06020"></a>06020 <span class="preprocessor">#define  CAN_TDH2R_DATA5                     ((u32)0x0000FF00)        </span><span class="comment">/* Data byte 5 */</span>
<a name="l06021"></a>06021 <span class="preprocessor">#define  CAN_TDH2R_DATA6                     ((u32)0x00FF0000)        </span><span class="comment">/* Data byte 6 */</span>
<a name="l06022"></a>06022 <span class="preprocessor">#define  CAN_TDH2R_DATA7                     ((u32)0xFF000000)        </span><span class="comment">/* Data byte 7 */</span>
<a name="l06023"></a>06023 
<a name="l06024"></a>06024 
<a name="l06025"></a>06025 <span class="comment">/*******************  Bit definition for CAN_RI0R register  *******************/</span>
<a name="l06026"></a>06026 <span class="preprocessor">#define  CAN_RI0R_RTR                        ((u32)0x00000002)        </span><span class="comment">/* Remote Transmission Request */</span>
<a name="l06027"></a>06027 <span class="preprocessor">#define  CAN_RI0R_IDE                        ((u32)0x00000004)        </span><span class="comment">/* Identifier Extension */</span>
<a name="l06028"></a>06028 <span class="preprocessor">#define  CAN_RI0R_EXID                       ((u32)0x001FFFF8)        </span><span class="comment">/* Extended Identifier */</span>
<a name="l06029"></a>06029 <span class="preprocessor">#define  CAN_RI0R_STID                       ((u32)0xFFE00000)        </span><span class="comment">/* Standard Identifier or Extended Identifier */</span>
<a name="l06030"></a>06030 
<a name="l06031"></a>06031 
<a name="l06032"></a>06032 <span class="comment">/*******************  Bit definition for CAN_RDT0R register  ******************/</span>
<a name="l06033"></a>06033 <span class="preprocessor">#define  CAN_RDT0R_DLC                       ((u32)0x0000000F)        </span><span class="comment">/* Data Length Code */</span>
<a name="l06034"></a>06034 <span class="preprocessor">#define  CAN_RDT0R_FMI                       ((u32)0x0000FF00)        </span><span class="comment">/* Filter Match Index */</span>
<a name="l06035"></a>06035 <span class="preprocessor">#define  CAN_RDT0R_TIME                      ((u32)0xFFFF0000)        </span><span class="comment">/* Message Time Stamp */</span>
<a name="l06036"></a>06036 
<a name="l06037"></a>06037 
<a name="l06038"></a>06038 <span class="comment">/*******************  Bit definition for CAN_RDL0R register  ******************/</span>
<a name="l06039"></a>06039 <span class="preprocessor">#define  CAN_RDL0R_DATA0                     ((u32)0x000000FF)        </span><span class="comment">/* Data byte 0 */</span>
<a name="l06040"></a>06040 <span class="preprocessor">#define  CAN_RDL0R_DATA1                     ((u32)0x0000FF00)        </span><span class="comment">/* Data byte 1 */</span>
<a name="l06041"></a>06041 <span class="preprocessor">#define  CAN_RDL0R_DATA2                     ((u32)0x00FF0000)        </span><span class="comment">/* Data byte 2 */</span>
<a name="l06042"></a>06042 <span class="preprocessor">#define  CAN_RDL0R_DATA3                     ((u32)0xFF000000)        </span><span class="comment">/* Data byte 3 */</span>
<a name="l06043"></a>06043 
<a name="l06044"></a>06044 
<a name="l06045"></a>06045 <span class="comment">/*******************  Bit definition for CAN_RDH0R register  ******************/</span>
<a name="l06046"></a>06046 <span class="preprocessor">#define  CAN_RDH0R_DATA4                     ((u32)0x000000FF)        </span><span class="comment">/* Data byte 4 */</span>
<a name="l06047"></a>06047 <span class="preprocessor">#define  CAN_RDH0R_DATA5                     ((u32)0x0000FF00)        </span><span class="comment">/* Data byte 5 */</span>
<a name="l06048"></a>06048 <span class="preprocessor">#define  CAN_RDH0R_DATA6                     ((u32)0x00FF0000)        </span><span class="comment">/* Data byte 6 */</span>
<a name="l06049"></a>06049 <span class="preprocessor">#define  CAN_RDH0R_DATA7                     ((u32)0xFF000000)        </span><span class="comment">/* Data byte 7 */</span>
<a name="l06050"></a>06050 
<a name="l06051"></a>06051 
<a name="l06052"></a>06052 <span class="comment">/*******************  Bit definition for CAN_RI1R register  *******************/</span>
<a name="l06053"></a>06053 <span class="preprocessor">#define  CAN_RI1R_RTR                        ((u32)0x00000002)        </span><span class="comment">/* Remote Transmission Request */</span>
<a name="l06054"></a>06054 <span class="preprocessor">#define  CAN_RI1R_IDE                        ((u32)0x00000004)        </span><span class="comment">/* Identifier Extension */</span>
<a name="l06055"></a>06055 <span class="preprocessor">#define  CAN_RI1R_EXID                       ((u32)0x001FFFF8)        </span><span class="comment">/* Extended identifier */</span>
<a name="l06056"></a>06056 <span class="preprocessor">#define  CAN_RI1R_STID                       ((u32)0xFFE00000)        </span><span class="comment">/* Standard Identifier or Extended Identifier */</span>
<a name="l06057"></a>06057 
<a name="l06058"></a>06058 
<a name="l06059"></a>06059 <span class="comment">/*******************  Bit definition for CAN_RDT1R register  ******************/</span>
<a name="l06060"></a>06060 <span class="preprocessor">#define  CAN_RDT1R_DLC                       ((u32)0x0000000F)        </span><span class="comment">/* Data Length Code */</span>
<a name="l06061"></a>06061 <span class="preprocessor">#define  CAN_RDT1R_FMI                       ((u32)0x0000FF00)        </span><span class="comment">/* Filter Match Index */</span>
<a name="l06062"></a>06062 <span class="preprocessor">#define  CAN_RDT1R_TIME                      ((u32)0xFFFF0000)        </span><span class="comment">/* Message Time Stamp */</span>
<a name="l06063"></a>06063 
<a name="l06064"></a>06064 
<a name="l06065"></a>06065 <span class="comment">/*******************  Bit definition for CAN_RDL1R register  ******************/</span>
<a name="l06066"></a>06066 <span class="preprocessor">#define  CAN_RDL1R_DATA0                     ((u32)0x000000FF)        </span><span class="comment">/* Data byte 0 */</span>
<a name="l06067"></a>06067 <span class="preprocessor">#define  CAN_RDL1R_DATA1                     ((u32)0x0000FF00)        </span><span class="comment">/* Data byte 1 */</span>
<a name="l06068"></a>06068 <span class="preprocessor">#define  CAN_RDL1R_DATA2                     ((u32)0x00FF0000)        </span><span class="comment">/* Data byte 2 */</span>
<a name="l06069"></a>06069 <span class="preprocessor">#define  CAN_RDL1R_DATA3                     ((u32)0xFF000000)        </span><span class="comment">/* Data byte 3 */</span>
<a name="l06070"></a>06070 
<a name="l06071"></a>06071 
<a name="l06072"></a>06072 <span class="comment">/*******************  Bit definition for CAN_RDH1R register  ******************/</span>
<a name="l06073"></a>06073 <span class="preprocessor">#define  CAN_RDH1R_DATA4                     ((u32)0x000000FF)        </span><span class="comment">/* Data byte 4 */</span>
<a name="l06074"></a>06074 <span class="preprocessor">#define  CAN_RDH1R_DATA5                     ((u32)0x0000FF00)        </span><span class="comment">/* Data byte 5 */</span>
<a name="l06075"></a>06075 <span class="preprocessor">#define  CAN_RDH1R_DATA6                     ((u32)0x00FF0000)        </span><span class="comment">/* Data byte 6 */</span>
<a name="l06076"></a>06076 <span class="preprocessor">#define  CAN_RDH1R_DATA7                     ((u32)0xFF000000)        </span><span class="comment">/* Data byte 7 */</span>
<a name="l06077"></a>06077 
<a name="l06078"></a>06078 <span class="comment">/* CAN filter registers */</span>
<a name="l06079"></a>06079 <span class="comment">/*******************  Bit definition for CAN_FMR register  ********************/</span>
<a name="l06080"></a>06080 <span class="preprocessor">#define  CAN_FMR_FINIT                       ((u8)0x01)               </span><span class="comment">/* Filter Init Mode */</span>
<a name="l06081"></a>06081 
<a name="l06082"></a>06082 
<a name="l06083"></a>06083 <span class="comment">/*******************  Bit definition for CAN_FM1R register  *******************/</span>
<a name="l06084"></a>06084 <span class="preprocessor">#define  CAN_FM1R_FBM                        ((u16)0x3FFF)            </span><span class="comment">/* Filter Mode */</span>
<a name="l06085"></a>06085 <span class="preprocessor">#define  CAN_FM1R_FBM0                       ((u16)0x0001)            </span><span class="comment">/* Filter Init Mode bit 0 */</span>
<a name="l06086"></a>06086 <span class="preprocessor">#define  CAN_FM1R_FBM1                       ((u16)0x0002)            </span><span class="comment">/* Filter Init Mode bit 1 */</span>
<a name="l06087"></a>06087 <span class="preprocessor">#define  CAN_FM1R_FBM2                       ((u16)0x0004)            </span><span class="comment">/* Filter Init Mode bit 2 */</span>
<a name="l06088"></a>06088 <span class="preprocessor">#define  CAN_FM1R_FBM3                       ((u16)0x0008)            </span><span class="comment">/* Filter Init Mode bit 3 */</span>
<a name="l06089"></a>06089 <span class="preprocessor">#define  CAN_FM1R_FBM4                       ((u16)0x0010)            </span><span class="comment">/* Filter Init Mode bit 4 */</span>
<a name="l06090"></a>06090 <span class="preprocessor">#define  CAN_FM1R_FBM5                       ((u16)0x0020)            </span><span class="comment">/* Filter Init Mode bit 5 */</span>
<a name="l06091"></a>06091 <span class="preprocessor">#define  CAN_FM1R_FBM6                       ((u16)0x0040)            </span><span class="comment">/* Filter Init Mode bit 6 */</span>
<a name="l06092"></a>06092 <span class="preprocessor">#define  CAN_FM1R_FBM7                       ((u16)0x0080)            </span><span class="comment">/* Filter Init Mode bit 7 */</span>
<a name="l06093"></a>06093 <span class="preprocessor">#define  CAN_FM1R_FBM8                       ((u16)0x0100)            </span><span class="comment">/* Filter Init Mode bit 8 */</span>
<a name="l06094"></a>06094 <span class="preprocessor">#define  CAN_FM1R_FBM9                       ((u16)0x0200)            </span><span class="comment">/* Filter Init Mode bit 9 */</span>
<a name="l06095"></a>06095 <span class="preprocessor">#define  CAN_FM1R_FBM10                      ((u16)0x0400)            </span><span class="comment">/* Filter Init Mode bit 10 */</span>
<a name="l06096"></a>06096 <span class="preprocessor">#define  CAN_FM1R_FBM11                      ((u16)0x0800)            </span><span class="comment">/* Filter Init Mode bit 11 */</span>
<a name="l06097"></a>06097 <span class="preprocessor">#define  CAN_FM1R_FBM12                      ((u16)0x1000)            </span><span class="comment">/* Filter Init Mode bit 12 */</span>
<a name="l06098"></a>06098 <span class="preprocessor">#define  CAN_FM1R_FBM13                      ((u16)0x2000)            </span><span class="comment">/* Filter Init Mode bit 13 */</span>
<a name="l06099"></a>06099 
<a name="l06100"></a>06100 
<a name="l06101"></a>06101 <span class="comment">/*******************  Bit definition for CAN_FS1R register  *******************/</span>
<a name="l06102"></a>06102 <span class="preprocessor">#define  CAN_FS1R_FSC                        ((u16)0x3FFF)            </span><span class="comment">/* Filter Scale Configuration */</span>
<a name="l06103"></a>06103 <span class="preprocessor">#define  CAN_FS1R_FSC0                       ((u16)0x0001)            </span><span class="comment">/* Filter Scale Configuration bit 0 */</span>
<a name="l06104"></a>06104 <span class="preprocessor">#define  CAN_FS1R_FSC1                       ((u16)0x0002)            </span><span class="comment">/* Filter Scale Configuration bit 1 */</span>
<a name="l06105"></a>06105 <span class="preprocessor">#define  CAN_FS1R_FSC2                       ((u16)0x0004)            </span><span class="comment">/* Filter Scale Configuration bit 2 */</span>
<a name="l06106"></a>06106 <span class="preprocessor">#define  CAN_FS1R_FSC3                       ((u16)0x0008)            </span><span class="comment">/* Filter Scale Configuration bit 3 */</span>
<a name="l06107"></a>06107 <span class="preprocessor">#define  CAN_FS1R_FSC4                       ((u16)0x0010)            </span><span class="comment">/* Filter Scale Configuration bit 4 */</span>
<a name="l06108"></a>06108 <span class="preprocessor">#define  CAN_FS1R_FSC5                       ((u16)0x0020)            </span><span class="comment">/* Filter Scale Configuration bit 5 */</span>
<a name="l06109"></a>06109 <span class="preprocessor">#define  CAN_FS1R_FSC6                       ((u16)0x0040)            </span><span class="comment">/* Filter Scale Configuration bit 6 */</span>
<a name="l06110"></a>06110 <span class="preprocessor">#define  CAN_FS1R_FSC7                       ((u16)0x0080)            </span><span class="comment">/* Filter Scale Configuration bit 7 */</span>
<a name="l06111"></a>06111 <span class="preprocessor">#define  CAN_FS1R_FSC8                       ((u16)0x0100)            </span><span class="comment">/* Filter Scale Configuration bit 8 */</span>
<a name="l06112"></a>06112 <span class="preprocessor">#define  CAN_FS1R_FSC9                       ((u16)0x0200)            </span><span class="comment">/* Filter Scale Configuration bit 9 */</span>
<a name="l06113"></a>06113 <span class="preprocessor">#define  CAN_FS1R_FSC10                      ((u16)0x0400)            </span><span class="comment">/* Filter Scale Configuration bit 10 */</span>
<a name="l06114"></a>06114 <span class="preprocessor">#define  CAN_FS1R_FSC11                      ((u16)0x0800)            </span><span class="comment">/* Filter Scale Configuration bit 11 */</span>
<a name="l06115"></a>06115 <span class="preprocessor">#define  CAN_FS1R_FSC12                      ((u16)0x1000)            </span><span class="comment">/* Filter Scale Configuration bit 12 */</span>
<a name="l06116"></a>06116 <span class="preprocessor">#define  CAN_FS1R_FSC13                      ((u16)0x2000)            </span><span class="comment">/* Filter Scale Configuration bit 13 */</span>
<a name="l06117"></a>06117 
<a name="l06118"></a>06118 
<a name="l06119"></a>06119 <span class="comment">/******************  Bit definition for CAN_FFA1R register  *******************/</span>
<a name="l06120"></a>06120 <span class="preprocessor">#define  CAN_FFA1R_FFA                       ((u16)0x3FFF)            </span><span class="comment">/* Filter FIFO Assignment */</span>
<a name="l06121"></a>06121 <span class="preprocessor">#define  CAN_FFA1R_FFA0                      ((u16)0x0001)            </span><span class="comment">/* Filter FIFO Assignment for Filter 0 */</span>
<a name="l06122"></a>06122 <span class="preprocessor">#define  CAN_FFA1R_FFA1                      ((u16)0x0002)            </span><span class="comment">/* Filter FIFO Assignment for Filter 1 */</span>
<a name="l06123"></a>06123 <span class="preprocessor">#define  CAN_FFA1R_FFA2                      ((u16)0x0004)            </span><span class="comment">/* Filter FIFO Assignment for Filter 2 */</span>
<a name="l06124"></a>06124 <span class="preprocessor">#define  CAN_FFA1R_FFA3                      ((u16)0x0008)            </span><span class="comment">/* Filter FIFO Assignment for Filter 3 */</span>
<a name="l06125"></a>06125 <span class="preprocessor">#define  CAN_FFA1R_FFA4                      ((u16)0x0010)            </span><span class="comment">/* Filter FIFO Assignment for Filter 4 */</span>
<a name="l06126"></a>06126 <span class="preprocessor">#define  CAN_FFA1R_FFA5                      ((u16)0x0020)            </span><span class="comment">/* Filter FIFO Assignment for Filter 5 */</span>
<a name="l06127"></a>06127 <span class="preprocessor">#define  CAN_FFA1R_FFA6                      ((u16)0x0040)            </span><span class="comment">/* Filter FIFO Assignment for Filter 6 */</span>
<a name="l06128"></a>06128 <span class="preprocessor">#define  CAN_FFA1R_FFA7                      ((u16)0x0080)            </span><span class="comment">/* Filter FIFO Assignment for Filter 7 */</span>
<a name="l06129"></a>06129 <span class="preprocessor">#define  CAN_FFA1R_FFA8                      ((u16)0x0100)            </span><span class="comment">/* Filter FIFO Assignment for Filter 8 */</span>
<a name="l06130"></a>06130 <span class="preprocessor">#define  CAN_FFA1R_FFA9                      ((u16)0x0200)            </span><span class="comment">/* Filter FIFO Assignment for Filter 9 */</span>
<a name="l06131"></a>06131 <span class="preprocessor">#define  CAN_FFA1R_FFA10                     ((u16)0x0400)            </span><span class="comment">/* Filter FIFO Assignment for Filter 10 */</span>
<a name="l06132"></a>06132 <span class="preprocessor">#define  CAN_FFA1R_FFA11                     ((u16)0x0800)            </span><span class="comment">/* Filter FIFO Assignment for Filter 11 */</span>
<a name="l06133"></a>06133 <span class="preprocessor">#define  CAN_FFA1R_FFA12                     ((u16)0x1000)            </span><span class="comment">/* Filter FIFO Assignment for Filter 12 */</span>
<a name="l06134"></a>06134 <span class="preprocessor">#define  CAN_FFA1R_FFA13                     ((u16)0x2000)            </span><span class="comment">/* Filter FIFO Assignment for Filter 13 */</span>
<a name="l06135"></a>06135 
<a name="l06136"></a>06136 
<a name="l06137"></a>06137 <span class="comment">/*******************  Bit definition for CAN_FA1R register  *******************/</span>
<a name="l06138"></a>06138 <span class="preprocessor">#define  CAN_FA1R_FACT                       ((u16)0x3FFF)            </span><span class="comment">/* Filter Active */</span>
<a name="l06139"></a>06139 <span class="preprocessor">#define  CAN_FA1R_FACT0                      ((u16)0x0001)            </span><span class="comment">/* Filter 0 Active */</span>
<a name="l06140"></a>06140 <span class="preprocessor">#define  CAN_FA1R_FACT1                      ((u16)0x0002)            </span><span class="comment">/* Filter 1 Active */</span>
<a name="l06141"></a>06141 <span class="preprocessor">#define  CAN_FA1R_FACT2                      ((u16)0x0004)            </span><span class="comment">/* Filter 2 Active */</span>
<a name="l06142"></a>06142 <span class="preprocessor">#define  CAN_FA1R_FACT3                      ((u16)0x0008)            </span><span class="comment">/* Filter 3 Active */</span>
<a name="l06143"></a>06143 <span class="preprocessor">#define  CAN_FA1R_FACT4                      ((u16)0x0010)            </span><span class="comment">/* Filter 4 Active */</span>
<a name="l06144"></a>06144 <span class="preprocessor">#define  CAN_FA1R_FACT5                      ((u16)0x0020)            </span><span class="comment">/* Filter 5 Active */</span>
<a name="l06145"></a>06145 <span class="preprocessor">#define  CAN_FA1R_FACT6                      ((u16)0x0040)            </span><span class="comment">/* Filter 6 Active */</span>
<a name="l06146"></a>06146 <span class="preprocessor">#define  CAN_FA1R_FACT7                      ((u16)0x0080)            </span><span class="comment">/* Filter 7 Active */</span>
<a name="l06147"></a>06147 <span class="preprocessor">#define  CAN_FA1R_FACT8                      ((u16)0x0100)            </span><span class="comment">/* Filter 8 Active */</span>
<a name="l06148"></a>06148 <span class="preprocessor">#define  CAN_FA1R_FACT9                      ((u16)0x0200)            </span><span class="comment">/* Filter 9 Active */</span>
<a name="l06149"></a>06149 <span class="preprocessor">#define  CAN_FA1R_FACT10                     ((u16)0x0400)            </span><span class="comment">/* Filter 10 Active */</span>
<a name="l06150"></a>06150 <span class="preprocessor">#define  CAN_FA1R_FACT11                     ((u16)0x0800)            </span><span class="comment">/* Filter 11 Active */</span>
<a name="l06151"></a>06151 <span class="preprocessor">#define  CAN_FA1R_FACT12                     ((u16)0x1000)            </span><span class="comment">/* Filter 12 Active */</span>
<a name="l06152"></a>06152 <span class="preprocessor">#define  CAN_FA1R_FACT13                     ((u16)0x2000)            </span><span class="comment">/* Filter 13 Active */</span>
<a name="l06153"></a>06153 
<a name="l06154"></a>06154 
<a name="l06155"></a>06155 <span class="comment">/*******************  Bit definition for CAN_F0R1 register  *******************/</span>
<a name="l06156"></a>06156 <span class="preprocessor">#define  CAN_F0R1_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l06157"></a>06157 <span class="preprocessor">#define  CAN_F0R1_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l06158"></a>06158 <span class="preprocessor">#define  CAN_F0R1_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l06159"></a>06159 <span class="preprocessor">#define  CAN_F0R1_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l06160"></a>06160 <span class="preprocessor">#define  CAN_F0R1_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l06161"></a>06161 <span class="preprocessor">#define  CAN_F0R1_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l06162"></a>06162 <span class="preprocessor">#define  CAN_F0R1_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l06163"></a>06163 <span class="preprocessor">#define  CAN_F0R1_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l06164"></a>06164 <span class="preprocessor">#define  CAN_F0R1_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l06165"></a>06165 <span class="preprocessor">#define  CAN_F0R1_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l06166"></a>06166 <span class="preprocessor">#define  CAN_F0R1_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l06167"></a>06167 <span class="preprocessor">#define  CAN_F0R1_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l06168"></a>06168 <span class="preprocessor">#define  CAN_F0R1_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l06169"></a>06169 <span class="preprocessor">#define  CAN_F0R1_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l06170"></a>06170 <span class="preprocessor">#define  CAN_F0R1_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l06171"></a>06171 <span class="preprocessor">#define  CAN_F0R1_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l06172"></a>06172 <span class="preprocessor">#define  CAN_F0R1_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l06173"></a>06173 <span class="preprocessor">#define  CAN_F0R1_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l06174"></a>06174 <span class="preprocessor">#define  CAN_F0R1_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l06175"></a>06175 <span class="preprocessor">#define  CAN_F0R1_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l06176"></a>06176 <span class="preprocessor">#define  CAN_F0R1_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l06177"></a>06177 <span class="preprocessor">#define  CAN_F0R1_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l06178"></a>06178 <span class="preprocessor">#define  CAN_F0R1_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l06179"></a>06179 <span class="preprocessor">#define  CAN_F0R1_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l06180"></a>06180 <span class="preprocessor">#define  CAN_F0R1_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l06181"></a>06181 <span class="preprocessor">#define  CAN_F0R1_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l06182"></a>06182 <span class="preprocessor">#define  CAN_F0R1_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l06183"></a>06183 <span class="preprocessor">#define  CAN_F0R1_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l06184"></a>06184 <span class="preprocessor">#define  CAN_F0R1_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l06185"></a>06185 <span class="preprocessor">#define  CAN_F0R1_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l06186"></a>06186 <span class="preprocessor">#define  CAN_F0R1_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l06187"></a>06187 <span class="preprocessor">#define  CAN_F0R1_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l06188"></a>06188 
<a name="l06189"></a>06189 
<a name="l06190"></a>06190 <span class="comment">/*******************  Bit definition for CAN_F1R1 register  *******************/</span>
<a name="l06191"></a>06191 <span class="preprocessor">#define  CAN_F1R1_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l06192"></a>06192 <span class="preprocessor">#define  CAN_F1R1_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l06193"></a>06193 <span class="preprocessor">#define  CAN_F1R1_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l06194"></a>06194 <span class="preprocessor">#define  CAN_F1R1_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l06195"></a>06195 <span class="preprocessor">#define  CAN_F1R1_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l06196"></a>06196 <span class="preprocessor">#define  CAN_F1R1_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l06197"></a>06197 <span class="preprocessor">#define  CAN_F1R1_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l06198"></a>06198 <span class="preprocessor">#define  CAN_F1R1_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l06199"></a>06199 <span class="preprocessor">#define  CAN_F1R1_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l06200"></a>06200 <span class="preprocessor">#define  CAN_F1R1_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l06201"></a>06201 <span class="preprocessor">#define  CAN_F1R1_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l06202"></a>06202 <span class="preprocessor">#define  CAN_F1R1_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l06203"></a>06203 <span class="preprocessor">#define  CAN_F1R1_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l06204"></a>06204 <span class="preprocessor">#define  CAN_F1R1_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l06205"></a>06205 <span class="preprocessor">#define  CAN_F1R1_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l06206"></a>06206 <span class="preprocessor">#define  CAN_F1R1_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l06207"></a>06207 <span class="preprocessor">#define  CAN_F1R1_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l06208"></a>06208 <span class="preprocessor">#define  CAN_F1R1_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l06209"></a>06209 <span class="preprocessor">#define  CAN_F1R1_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l06210"></a>06210 <span class="preprocessor">#define  CAN_F1R1_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l06211"></a>06211 <span class="preprocessor">#define  CAN_F1R1_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l06212"></a>06212 <span class="preprocessor">#define  CAN_F1R1_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l06213"></a>06213 <span class="preprocessor">#define  CAN_F1R1_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l06214"></a>06214 <span class="preprocessor">#define  CAN_F1R1_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l06215"></a>06215 <span class="preprocessor">#define  CAN_F1R1_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l06216"></a>06216 <span class="preprocessor">#define  CAN_F1R1_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l06217"></a>06217 <span class="preprocessor">#define  CAN_F1R1_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l06218"></a>06218 <span class="preprocessor">#define  CAN_F1R1_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l06219"></a>06219 <span class="preprocessor">#define  CAN_F1R1_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l06220"></a>06220 <span class="preprocessor">#define  CAN_F1R1_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l06221"></a>06221 <span class="preprocessor">#define  CAN_F1R1_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l06222"></a>06222 <span class="preprocessor">#define  CAN_F1R1_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l06223"></a>06223 
<a name="l06224"></a>06224 
<a name="l06225"></a>06225 <span class="comment">/*******************  Bit definition for CAN_F2R1 register  *******************/</span>
<a name="l06226"></a>06226 <span class="preprocessor">#define  CAN_F2R1_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l06227"></a>06227 <span class="preprocessor">#define  CAN_F2R1_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l06228"></a>06228 <span class="preprocessor">#define  CAN_F2R1_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l06229"></a>06229 <span class="preprocessor">#define  CAN_F2R1_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l06230"></a>06230 <span class="preprocessor">#define  CAN_F2R1_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l06231"></a>06231 <span class="preprocessor">#define  CAN_F2R1_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l06232"></a>06232 <span class="preprocessor">#define  CAN_F2R1_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l06233"></a>06233 <span class="preprocessor">#define  CAN_F2R1_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l06234"></a>06234 <span class="preprocessor">#define  CAN_F2R1_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l06235"></a>06235 <span class="preprocessor">#define  CAN_F2R1_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l06236"></a>06236 <span class="preprocessor">#define  CAN_F2R1_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l06237"></a>06237 <span class="preprocessor">#define  CAN_F2R1_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l06238"></a>06238 <span class="preprocessor">#define  CAN_F2R1_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l06239"></a>06239 <span class="preprocessor">#define  CAN_F2R1_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l06240"></a>06240 <span class="preprocessor">#define  CAN_F2R1_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l06241"></a>06241 <span class="preprocessor">#define  CAN_F2R1_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l06242"></a>06242 <span class="preprocessor">#define  CAN_F2R1_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l06243"></a>06243 <span class="preprocessor">#define  CAN_F2R1_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l06244"></a>06244 <span class="preprocessor">#define  CAN_F2R1_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l06245"></a>06245 <span class="preprocessor">#define  CAN_F2R1_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l06246"></a>06246 <span class="preprocessor">#define  CAN_F2R1_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l06247"></a>06247 <span class="preprocessor">#define  CAN_F2R1_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l06248"></a>06248 <span class="preprocessor">#define  CAN_F2R1_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l06249"></a>06249 <span class="preprocessor">#define  CAN_F2R1_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l06250"></a>06250 <span class="preprocessor">#define  CAN_F2R1_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l06251"></a>06251 <span class="preprocessor">#define  CAN_F2R1_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l06252"></a>06252 <span class="preprocessor">#define  CAN_F2R1_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l06253"></a>06253 <span class="preprocessor">#define  CAN_F2R1_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l06254"></a>06254 <span class="preprocessor">#define  CAN_F2R1_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l06255"></a>06255 <span class="preprocessor">#define  CAN_F2R1_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l06256"></a>06256 <span class="preprocessor">#define  CAN_F2R1_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l06257"></a>06257 <span class="preprocessor">#define  CAN_F2R1_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l06258"></a>06258 
<a name="l06259"></a>06259 
<a name="l06260"></a>06260 <span class="comment">/*******************  Bit definition for CAN_F3R1 register  *******************/</span>
<a name="l06261"></a>06261 <span class="preprocessor">#define  CAN_F3R1_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l06262"></a>06262 <span class="preprocessor">#define  CAN_F3R1_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l06263"></a>06263 <span class="preprocessor">#define  CAN_F3R1_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l06264"></a>06264 <span class="preprocessor">#define  CAN_F3R1_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l06265"></a>06265 <span class="preprocessor">#define  CAN_F3R1_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l06266"></a>06266 <span class="preprocessor">#define  CAN_F3R1_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l06267"></a>06267 <span class="preprocessor">#define  CAN_F3R1_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l06268"></a>06268 <span class="preprocessor">#define  CAN_F3R1_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l06269"></a>06269 <span class="preprocessor">#define  CAN_F3R1_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l06270"></a>06270 <span class="preprocessor">#define  CAN_F3R1_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l06271"></a>06271 <span class="preprocessor">#define  CAN_F3R1_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l06272"></a>06272 <span class="preprocessor">#define  CAN_F3R1_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l06273"></a>06273 <span class="preprocessor">#define  CAN_F3R1_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l06274"></a>06274 <span class="preprocessor">#define  CAN_F3R1_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l06275"></a>06275 <span class="preprocessor">#define  CAN_F3R1_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l06276"></a>06276 <span class="preprocessor">#define  CAN_F3R1_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l06277"></a>06277 <span class="preprocessor">#define  CAN_F3R1_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l06278"></a>06278 <span class="preprocessor">#define  CAN_F3R1_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l06279"></a>06279 <span class="preprocessor">#define  CAN_F3R1_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l06280"></a>06280 <span class="preprocessor">#define  CAN_F3R1_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l06281"></a>06281 <span class="preprocessor">#define  CAN_F3R1_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l06282"></a>06282 <span class="preprocessor">#define  CAN_F3R1_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l06283"></a>06283 <span class="preprocessor">#define  CAN_F3R1_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l06284"></a>06284 <span class="preprocessor">#define  CAN_F3R1_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l06285"></a>06285 <span class="preprocessor">#define  CAN_F3R1_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l06286"></a>06286 <span class="preprocessor">#define  CAN_F3R1_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l06287"></a>06287 <span class="preprocessor">#define  CAN_F3R1_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l06288"></a>06288 <span class="preprocessor">#define  CAN_F3R1_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l06289"></a>06289 <span class="preprocessor">#define  CAN_F3R1_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l06290"></a>06290 <span class="preprocessor">#define  CAN_F3R1_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l06291"></a>06291 <span class="preprocessor">#define  CAN_F3R1_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l06292"></a>06292 <span class="preprocessor">#define  CAN_F3R1_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l06293"></a>06293 
<a name="l06294"></a>06294 
<a name="l06295"></a>06295 <span class="comment">/*******************  Bit definition for CAN_F4R1 register  *******************/</span>
<a name="l06296"></a>06296 <span class="preprocessor">#define  CAN_F4R1_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l06297"></a>06297 <span class="preprocessor">#define  CAN_F4R1_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l06298"></a>06298 <span class="preprocessor">#define  CAN_F4R1_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l06299"></a>06299 <span class="preprocessor">#define  CAN_F4R1_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l06300"></a>06300 <span class="preprocessor">#define  CAN_F4R1_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l06301"></a>06301 <span class="preprocessor">#define  CAN_F4R1_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l06302"></a>06302 <span class="preprocessor">#define  CAN_F4R1_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l06303"></a>06303 <span class="preprocessor">#define  CAN_F4R1_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l06304"></a>06304 <span class="preprocessor">#define  CAN_F4R1_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l06305"></a>06305 <span class="preprocessor">#define  CAN_F4R1_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l06306"></a>06306 <span class="preprocessor">#define  CAN_F4R1_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l06307"></a>06307 <span class="preprocessor">#define  CAN_F4R1_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l06308"></a>06308 <span class="preprocessor">#define  CAN_F4R1_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l06309"></a>06309 <span class="preprocessor">#define  CAN_F4R1_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l06310"></a>06310 <span class="preprocessor">#define  CAN_F4R1_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l06311"></a>06311 <span class="preprocessor">#define  CAN_F4R1_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l06312"></a>06312 <span class="preprocessor">#define  CAN_F4R1_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l06313"></a>06313 <span class="preprocessor">#define  CAN_F4R1_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l06314"></a>06314 <span class="preprocessor">#define  CAN_F4R1_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l06315"></a>06315 <span class="preprocessor">#define  CAN_F4R1_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l06316"></a>06316 <span class="preprocessor">#define  CAN_F4R1_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l06317"></a>06317 <span class="preprocessor">#define  CAN_F4R1_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l06318"></a>06318 <span class="preprocessor">#define  CAN_F4R1_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l06319"></a>06319 <span class="preprocessor">#define  CAN_F4R1_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l06320"></a>06320 <span class="preprocessor">#define  CAN_F4R1_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l06321"></a>06321 <span class="preprocessor">#define  CAN_F4R1_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l06322"></a>06322 <span class="preprocessor">#define  CAN_F4R1_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l06323"></a>06323 <span class="preprocessor">#define  CAN_F4R1_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l06324"></a>06324 <span class="preprocessor">#define  CAN_F4R1_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l06325"></a>06325 <span class="preprocessor">#define  CAN_F4R1_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l06326"></a>06326 <span class="preprocessor">#define  CAN_F4R1_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l06327"></a>06327 <span class="preprocessor">#define  CAN_F4R1_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l06328"></a>06328 
<a name="l06329"></a>06329 
<a name="l06330"></a>06330 <span class="comment">/*******************  Bit definition for CAN_F5R1 register  *******************/</span>
<a name="l06331"></a>06331 <span class="preprocessor">#define  CAN_F5R1_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l06332"></a>06332 <span class="preprocessor">#define  CAN_F5R1_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l06333"></a>06333 <span class="preprocessor">#define  CAN_F5R1_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l06334"></a>06334 <span class="preprocessor">#define  CAN_F5R1_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l06335"></a>06335 <span class="preprocessor">#define  CAN_F5R1_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l06336"></a>06336 <span class="preprocessor">#define  CAN_F5R1_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l06337"></a>06337 <span class="preprocessor">#define  CAN_F5R1_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l06338"></a>06338 <span class="preprocessor">#define  CAN_F5R1_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l06339"></a>06339 <span class="preprocessor">#define  CAN_F5R1_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l06340"></a>06340 <span class="preprocessor">#define  CAN_F5R1_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l06341"></a>06341 <span class="preprocessor">#define  CAN_F5R1_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l06342"></a>06342 <span class="preprocessor">#define  CAN_F5R1_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l06343"></a>06343 <span class="preprocessor">#define  CAN_F5R1_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l06344"></a>06344 <span class="preprocessor">#define  CAN_F5R1_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l06345"></a>06345 <span class="preprocessor">#define  CAN_F5R1_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l06346"></a>06346 <span class="preprocessor">#define  CAN_F5R1_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l06347"></a>06347 <span class="preprocessor">#define  CAN_F5R1_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l06348"></a>06348 <span class="preprocessor">#define  CAN_F5R1_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l06349"></a>06349 <span class="preprocessor">#define  CAN_F5R1_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l06350"></a>06350 <span class="preprocessor">#define  CAN_F5R1_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l06351"></a>06351 <span class="preprocessor">#define  CAN_F5R1_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l06352"></a>06352 <span class="preprocessor">#define  CAN_F5R1_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l06353"></a>06353 <span class="preprocessor">#define  CAN_F5R1_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l06354"></a>06354 <span class="preprocessor">#define  CAN_F5R1_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l06355"></a>06355 <span class="preprocessor">#define  CAN_F5R1_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l06356"></a>06356 <span class="preprocessor">#define  CAN_F5R1_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l06357"></a>06357 <span class="preprocessor">#define  CAN_F5R1_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l06358"></a>06358 <span class="preprocessor">#define  CAN_F5R1_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l06359"></a>06359 <span class="preprocessor">#define  CAN_F5R1_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l06360"></a>06360 <span class="preprocessor">#define  CAN_F5R1_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l06361"></a>06361 <span class="preprocessor">#define  CAN_F5R1_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l06362"></a>06362 <span class="preprocessor">#define  CAN_F5R1_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l06363"></a>06363 
<a name="l06364"></a>06364 
<a name="l06365"></a>06365 <span class="comment">/*******************  Bit definition for CAN_F6R1 register  *******************/</span>
<a name="l06366"></a>06366 <span class="preprocessor">#define  CAN_F6R1_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l06367"></a>06367 <span class="preprocessor">#define  CAN_F6R1_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l06368"></a>06368 <span class="preprocessor">#define  CAN_F6R1_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l06369"></a>06369 <span class="preprocessor">#define  CAN_F6R1_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l06370"></a>06370 <span class="preprocessor">#define  CAN_F6R1_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l06371"></a>06371 <span class="preprocessor">#define  CAN_F6R1_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l06372"></a>06372 <span class="preprocessor">#define  CAN_F6R1_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l06373"></a>06373 <span class="preprocessor">#define  CAN_F6R1_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l06374"></a>06374 <span class="preprocessor">#define  CAN_F6R1_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l06375"></a>06375 <span class="preprocessor">#define  CAN_F6R1_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l06376"></a>06376 <span class="preprocessor">#define  CAN_F6R1_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l06377"></a>06377 <span class="preprocessor">#define  CAN_F6R1_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l06378"></a>06378 <span class="preprocessor">#define  CAN_F6R1_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l06379"></a>06379 <span class="preprocessor">#define  CAN_F6R1_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l06380"></a>06380 <span class="preprocessor">#define  CAN_F6R1_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l06381"></a>06381 <span class="preprocessor">#define  CAN_F6R1_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l06382"></a>06382 <span class="preprocessor">#define  CAN_F6R1_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l06383"></a>06383 <span class="preprocessor">#define  CAN_F6R1_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l06384"></a>06384 <span class="preprocessor">#define  CAN_F6R1_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l06385"></a>06385 <span class="preprocessor">#define  CAN_F6R1_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l06386"></a>06386 <span class="preprocessor">#define  CAN_F6R1_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l06387"></a>06387 <span class="preprocessor">#define  CAN_F6R1_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l06388"></a>06388 <span class="preprocessor">#define  CAN_F6R1_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l06389"></a>06389 <span class="preprocessor">#define  CAN_F6R1_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l06390"></a>06390 <span class="preprocessor">#define  CAN_F6R1_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l06391"></a>06391 <span class="preprocessor">#define  CAN_F6R1_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l06392"></a>06392 <span class="preprocessor">#define  CAN_F6R1_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l06393"></a>06393 <span class="preprocessor">#define  CAN_F6R1_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l06394"></a>06394 <span class="preprocessor">#define  CAN_F6R1_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l06395"></a>06395 <span class="preprocessor">#define  CAN_F6R1_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l06396"></a>06396 <span class="preprocessor">#define  CAN_F6R1_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l06397"></a>06397 <span class="preprocessor">#define  CAN_F6R1_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l06398"></a>06398 
<a name="l06399"></a>06399 
<a name="l06400"></a>06400 <span class="comment">/*******************  Bit definition for CAN_F7R1 register  *******************/</span>
<a name="l06401"></a>06401 <span class="preprocessor">#define  CAN_F7R1_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l06402"></a>06402 <span class="preprocessor">#define  CAN_F7R1_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l06403"></a>06403 <span class="preprocessor">#define  CAN_F7R1_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l06404"></a>06404 <span class="preprocessor">#define  CAN_F7R1_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l06405"></a>06405 <span class="preprocessor">#define  CAN_F7R1_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l06406"></a>06406 <span class="preprocessor">#define  CAN_F7R1_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l06407"></a>06407 <span class="preprocessor">#define  CAN_F7R1_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l06408"></a>06408 <span class="preprocessor">#define  CAN_F7R1_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l06409"></a>06409 <span class="preprocessor">#define  CAN_F7R1_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l06410"></a>06410 <span class="preprocessor">#define  CAN_F7R1_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l06411"></a>06411 <span class="preprocessor">#define  CAN_F7R1_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l06412"></a>06412 <span class="preprocessor">#define  CAN_F7R1_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l06413"></a>06413 <span class="preprocessor">#define  CAN_F7R1_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l06414"></a>06414 <span class="preprocessor">#define  CAN_F7R1_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l06415"></a>06415 <span class="preprocessor">#define  CAN_F7R1_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l06416"></a>06416 <span class="preprocessor">#define  CAN_F7R1_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l06417"></a>06417 <span class="preprocessor">#define  CAN_F7R1_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l06418"></a>06418 <span class="preprocessor">#define  CAN_F7R1_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l06419"></a>06419 <span class="preprocessor">#define  CAN_F7R1_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l06420"></a>06420 <span class="preprocessor">#define  CAN_F7R1_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l06421"></a>06421 <span class="preprocessor">#define  CAN_F7R1_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l06422"></a>06422 <span class="preprocessor">#define  CAN_F7R1_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l06423"></a>06423 <span class="preprocessor">#define  CAN_F7R1_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l06424"></a>06424 <span class="preprocessor">#define  CAN_F7R1_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l06425"></a>06425 <span class="preprocessor">#define  CAN_F7R1_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l06426"></a>06426 <span class="preprocessor">#define  CAN_F7R1_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l06427"></a>06427 <span class="preprocessor">#define  CAN_F7R1_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l06428"></a>06428 <span class="preprocessor">#define  CAN_F7R1_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l06429"></a>06429 <span class="preprocessor">#define  CAN_F7R1_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l06430"></a>06430 <span class="preprocessor">#define  CAN_F7R1_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l06431"></a>06431 <span class="preprocessor">#define  CAN_F7R1_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l06432"></a>06432 <span class="preprocessor">#define  CAN_F7R1_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l06433"></a>06433 
<a name="l06434"></a>06434 
<a name="l06435"></a>06435 <span class="comment">/*******************  Bit definition for CAN_F8R1 register  *******************/</span>
<a name="l06436"></a>06436 <span class="preprocessor">#define  CAN_F8R1_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l06437"></a>06437 <span class="preprocessor">#define  CAN_F8R1_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l06438"></a>06438 <span class="preprocessor">#define  CAN_F8R1_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l06439"></a>06439 <span class="preprocessor">#define  CAN_F8R1_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l06440"></a>06440 <span class="preprocessor">#define  CAN_F8R1_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l06441"></a>06441 <span class="preprocessor">#define  CAN_F8R1_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l06442"></a>06442 <span class="preprocessor">#define  CAN_F8R1_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l06443"></a>06443 <span class="preprocessor">#define  CAN_F8R1_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l06444"></a>06444 <span class="preprocessor">#define  CAN_F8R1_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l06445"></a>06445 <span class="preprocessor">#define  CAN_F8R1_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l06446"></a>06446 <span class="preprocessor">#define  CAN_F8R1_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l06447"></a>06447 <span class="preprocessor">#define  CAN_F8R1_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l06448"></a>06448 <span class="preprocessor">#define  CAN_F8R1_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l06449"></a>06449 <span class="preprocessor">#define  CAN_F8R1_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l06450"></a>06450 <span class="preprocessor">#define  CAN_F8R1_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l06451"></a>06451 <span class="preprocessor">#define  CAN_F8R1_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l06452"></a>06452 <span class="preprocessor">#define  CAN_F8R1_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l06453"></a>06453 <span class="preprocessor">#define  CAN_F8R1_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l06454"></a>06454 <span class="preprocessor">#define  CAN_F8R1_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l06455"></a>06455 <span class="preprocessor">#define  CAN_F8R1_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l06456"></a>06456 <span class="preprocessor">#define  CAN_F8R1_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l06457"></a>06457 <span class="preprocessor">#define  CAN_F8R1_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l06458"></a>06458 <span class="preprocessor">#define  CAN_F8R1_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l06459"></a>06459 <span class="preprocessor">#define  CAN_F8R1_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l06460"></a>06460 <span class="preprocessor">#define  CAN_F8R1_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l06461"></a>06461 <span class="preprocessor">#define  CAN_F8R1_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l06462"></a>06462 <span class="preprocessor">#define  CAN_F8R1_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l06463"></a>06463 <span class="preprocessor">#define  CAN_F8R1_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l06464"></a>06464 <span class="preprocessor">#define  CAN_F8R1_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l06465"></a>06465 <span class="preprocessor">#define  CAN_F8R1_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l06466"></a>06466 <span class="preprocessor">#define  CAN_F8R1_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l06467"></a>06467 <span class="preprocessor">#define  CAN_F8R1_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l06468"></a>06468 
<a name="l06469"></a>06469 
<a name="l06470"></a>06470 <span class="comment">/*******************  Bit definition for CAN_F9R1 register  *******************/</span>
<a name="l06471"></a>06471 <span class="preprocessor">#define  CAN_F9R1_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l06472"></a>06472 <span class="preprocessor">#define  CAN_F9R1_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l06473"></a>06473 <span class="preprocessor">#define  CAN_F9R1_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l06474"></a>06474 <span class="preprocessor">#define  CAN_F9R1_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l06475"></a>06475 <span class="preprocessor">#define  CAN_F9R1_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l06476"></a>06476 <span class="preprocessor">#define  CAN_F9R1_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l06477"></a>06477 <span class="preprocessor">#define  CAN_F9R1_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l06478"></a>06478 <span class="preprocessor">#define  CAN_F9R1_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l06479"></a>06479 <span class="preprocessor">#define  CAN_F9R1_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l06480"></a>06480 <span class="preprocessor">#define  CAN_F9R1_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l06481"></a>06481 <span class="preprocessor">#define  CAN_F9R1_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l06482"></a>06482 <span class="preprocessor">#define  CAN_F9R1_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l06483"></a>06483 <span class="preprocessor">#define  CAN_F9R1_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l06484"></a>06484 <span class="preprocessor">#define  CAN_F9R1_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l06485"></a>06485 <span class="preprocessor">#define  CAN_F9R1_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l06486"></a>06486 <span class="preprocessor">#define  CAN_F9R1_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l06487"></a>06487 <span class="preprocessor">#define  CAN_F9R1_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l06488"></a>06488 <span class="preprocessor">#define  CAN_F9R1_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l06489"></a>06489 <span class="preprocessor">#define  CAN_F9R1_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l06490"></a>06490 <span class="preprocessor">#define  CAN_F9R1_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l06491"></a>06491 <span class="preprocessor">#define  CAN_F9R1_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l06492"></a>06492 <span class="preprocessor">#define  CAN_F9R1_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l06493"></a>06493 <span class="preprocessor">#define  CAN_F9R1_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l06494"></a>06494 <span class="preprocessor">#define  CAN_F9R1_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l06495"></a>06495 <span class="preprocessor">#define  CAN_F9R1_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l06496"></a>06496 <span class="preprocessor">#define  CAN_F9R1_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l06497"></a>06497 <span class="preprocessor">#define  CAN_F9R1_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l06498"></a>06498 <span class="preprocessor">#define  CAN_F9R1_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l06499"></a>06499 <span class="preprocessor">#define  CAN_F9R1_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l06500"></a>06500 <span class="preprocessor">#define  CAN_F9R1_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l06501"></a>06501 <span class="preprocessor">#define  CAN_F9R1_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l06502"></a>06502 <span class="preprocessor">#define  CAN_F9R1_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l06503"></a>06503 
<a name="l06504"></a>06504 
<a name="l06505"></a>06505 <span class="comment">/*******************  Bit definition for CAN_F10R1 register  ******************/</span>
<a name="l06506"></a>06506 <span class="preprocessor">#define  CAN_F10R1_FB0                       ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l06507"></a>06507 <span class="preprocessor">#define  CAN_F10R1_FB1                       ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l06508"></a>06508 <span class="preprocessor">#define  CAN_F10R1_FB2                       ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l06509"></a>06509 <span class="preprocessor">#define  CAN_F10R1_FB3                       ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l06510"></a>06510 <span class="preprocessor">#define  CAN_F10R1_FB4                       ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l06511"></a>06511 <span class="preprocessor">#define  CAN_F10R1_FB5                       ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l06512"></a>06512 <span class="preprocessor">#define  CAN_F10R1_FB6                       ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l06513"></a>06513 <span class="preprocessor">#define  CAN_F10R1_FB7                       ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l06514"></a>06514 <span class="preprocessor">#define  CAN_F10R1_FB8                       ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l06515"></a>06515 <span class="preprocessor">#define  CAN_F10R1_FB9                       ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l06516"></a>06516 <span class="preprocessor">#define  CAN_F10R1_FB10                      ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l06517"></a>06517 <span class="preprocessor">#define  CAN_F10R1_FB11                      ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l06518"></a>06518 <span class="preprocessor">#define  CAN_F10R1_FB12                      ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l06519"></a>06519 <span class="preprocessor">#define  CAN_F10R1_FB13                      ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l06520"></a>06520 <span class="preprocessor">#define  CAN_F10R1_FB14                      ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l06521"></a>06521 <span class="preprocessor">#define  CAN_F10R1_FB15                      ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l06522"></a>06522 <span class="preprocessor">#define  CAN_F10R1_FB16                      ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l06523"></a>06523 <span class="preprocessor">#define  CAN_F10R1_FB17                      ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l06524"></a>06524 <span class="preprocessor">#define  CAN_F10R1_FB18                      ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l06525"></a>06525 <span class="preprocessor">#define  CAN_F10R1_FB19                      ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l06526"></a>06526 <span class="preprocessor">#define  CAN_F10R1_FB20                      ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l06527"></a>06527 <span class="preprocessor">#define  CAN_F10R1_FB21                      ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l06528"></a>06528 <span class="preprocessor">#define  CAN_F10R1_FB22                      ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l06529"></a>06529 <span class="preprocessor">#define  CAN_F10R1_FB23                      ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l06530"></a>06530 <span class="preprocessor">#define  CAN_F10R1_FB24                      ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l06531"></a>06531 <span class="preprocessor">#define  CAN_F10R1_FB25                      ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l06532"></a>06532 <span class="preprocessor">#define  CAN_F10R1_FB26                      ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l06533"></a>06533 <span class="preprocessor">#define  CAN_F10R1_FB27                      ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l06534"></a>06534 <span class="preprocessor">#define  CAN_F10R1_FB28                      ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l06535"></a>06535 <span class="preprocessor">#define  CAN_F10R1_FB29                      ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l06536"></a>06536 <span class="preprocessor">#define  CAN_F10R1_FB30                      ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l06537"></a>06537 <span class="preprocessor">#define  CAN_F10R1_FB31                      ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l06538"></a>06538 
<a name="l06539"></a>06539 
<a name="l06540"></a>06540 <span class="comment">/*******************  Bit definition for CAN_F11R1 register  ******************/</span>
<a name="l06541"></a>06541 <span class="preprocessor">#define  CAN_F11R1_FB0                       ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l06542"></a>06542 <span class="preprocessor">#define  CAN_F11R1_FB1                       ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l06543"></a>06543 <span class="preprocessor">#define  CAN_F11R1_FB2                       ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l06544"></a>06544 <span class="preprocessor">#define  CAN_F11R1_FB3                       ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l06545"></a>06545 <span class="preprocessor">#define  CAN_F11R1_FB4                       ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l06546"></a>06546 <span class="preprocessor">#define  CAN_F11R1_FB5                       ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l06547"></a>06547 <span class="preprocessor">#define  CAN_F11R1_FB6                       ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l06548"></a>06548 <span class="preprocessor">#define  CAN_F11R1_FB7                       ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l06549"></a>06549 <span class="preprocessor">#define  CAN_F11R1_FB8                       ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l06550"></a>06550 <span class="preprocessor">#define  CAN_F11R1_FB9                       ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l06551"></a>06551 <span class="preprocessor">#define  CAN_F11R1_FB10                      ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l06552"></a>06552 <span class="preprocessor">#define  CAN_F11R1_FB11                      ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l06553"></a>06553 <span class="preprocessor">#define  CAN_F11R1_FB12                      ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l06554"></a>06554 <span class="preprocessor">#define  CAN_F11R1_FB13                      ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l06555"></a>06555 <span class="preprocessor">#define  CAN_F11R1_FB14                      ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l06556"></a>06556 <span class="preprocessor">#define  CAN_F11R1_FB15                      ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l06557"></a>06557 <span class="preprocessor">#define  CAN_F11R1_FB16                      ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l06558"></a>06558 <span class="preprocessor">#define  CAN_F11R1_FB17                      ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l06559"></a>06559 <span class="preprocessor">#define  CAN_F11R1_FB18                      ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l06560"></a>06560 <span class="preprocessor">#define  CAN_F11R1_FB19                      ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l06561"></a>06561 <span class="preprocessor">#define  CAN_F11R1_FB20                      ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l06562"></a>06562 <span class="preprocessor">#define  CAN_F11R1_FB21                      ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l06563"></a>06563 <span class="preprocessor">#define  CAN_F11R1_FB22                      ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l06564"></a>06564 <span class="preprocessor">#define  CAN_F11R1_FB23                      ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l06565"></a>06565 <span class="preprocessor">#define  CAN_F11R1_FB24                      ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l06566"></a>06566 <span class="preprocessor">#define  CAN_F11R1_FB25                      ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l06567"></a>06567 <span class="preprocessor">#define  CAN_F11R1_FB26                      ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l06568"></a>06568 <span class="preprocessor">#define  CAN_F11R1_FB27                      ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l06569"></a>06569 <span class="preprocessor">#define  CAN_F11R1_FB28                      ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l06570"></a>06570 <span class="preprocessor">#define  CAN_F11R1_FB29                      ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l06571"></a>06571 <span class="preprocessor">#define  CAN_F11R1_FB30                      ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l06572"></a>06572 <span class="preprocessor">#define  CAN_F11R1_FB31                      ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l06573"></a>06573 
<a name="l06574"></a>06574 
<a name="l06575"></a>06575 <span class="comment">/*******************  Bit definition for CAN_F12R1 register  ******************/</span>
<a name="l06576"></a>06576 <span class="preprocessor">#define  CAN_F12R1_FB0                       ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l06577"></a>06577 <span class="preprocessor">#define  CAN_F12R1_FB1                       ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l06578"></a>06578 <span class="preprocessor">#define  CAN_F12R1_FB2                       ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l06579"></a>06579 <span class="preprocessor">#define  CAN_F12R1_FB3                       ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l06580"></a>06580 <span class="preprocessor">#define  CAN_F12R1_FB4                       ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l06581"></a>06581 <span class="preprocessor">#define  CAN_F12R1_FB5                       ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l06582"></a>06582 <span class="preprocessor">#define  CAN_F12R1_FB6                       ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l06583"></a>06583 <span class="preprocessor">#define  CAN_F12R1_FB7                       ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l06584"></a>06584 <span class="preprocessor">#define  CAN_F12R1_FB8                       ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l06585"></a>06585 <span class="preprocessor">#define  CAN_F12R1_FB9                       ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l06586"></a>06586 <span class="preprocessor">#define  CAN_F12R1_FB10                      ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l06587"></a>06587 <span class="preprocessor">#define  CAN_F12R1_FB11                      ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l06588"></a>06588 <span class="preprocessor">#define  CAN_F12R1_FB12                      ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l06589"></a>06589 <span class="preprocessor">#define  CAN_F12R1_FB13                      ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l06590"></a>06590 <span class="preprocessor">#define  CAN_F12R1_FB14                      ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l06591"></a>06591 <span class="preprocessor">#define  CAN_F12R1_FB15                      ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l06592"></a>06592 <span class="preprocessor">#define  CAN_F12R1_FB16                      ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l06593"></a>06593 <span class="preprocessor">#define  CAN_F12R1_FB17                      ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l06594"></a>06594 <span class="preprocessor">#define  CAN_F12R1_FB18                      ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l06595"></a>06595 <span class="preprocessor">#define  CAN_F12R1_FB19                      ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l06596"></a>06596 <span class="preprocessor">#define  CAN_F12R1_FB20                      ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l06597"></a>06597 <span class="preprocessor">#define  CAN_F12R1_FB21                      ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l06598"></a>06598 <span class="preprocessor">#define  CAN_F12R1_FB22                      ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l06599"></a>06599 <span class="preprocessor">#define  CAN_F12R1_FB23                      ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l06600"></a>06600 <span class="preprocessor">#define  CAN_F12R1_FB24                      ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l06601"></a>06601 <span class="preprocessor">#define  CAN_F12R1_FB25                      ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l06602"></a>06602 <span class="preprocessor">#define  CAN_F12R1_FB26                      ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l06603"></a>06603 <span class="preprocessor">#define  CAN_F12R1_FB27                      ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l06604"></a>06604 <span class="preprocessor">#define  CAN_F12R1_FB28                      ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l06605"></a>06605 <span class="preprocessor">#define  CAN_F12R1_FB29                      ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l06606"></a>06606 <span class="preprocessor">#define  CAN_F12R1_FB30                      ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l06607"></a>06607 <span class="preprocessor">#define  CAN_F12R1_FB31                      ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l06608"></a>06608 
<a name="l06609"></a>06609 
<a name="l06610"></a>06610 <span class="comment">/*******************  Bit definition for CAN_F13R1 register  ******************/</span>
<a name="l06611"></a>06611 <span class="preprocessor">#define  CAN_F13R1_FB0                       ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l06612"></a>06612 <span class="preprocessor">#define  CAN_F13R1_FB1                       ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l06613"></a>06613 <span class="preprocessor">#define  CAN_F13R1_FB2                       ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l06614"></a>06614 <span class="preprocessor">#define  CAN_F13R1_FB3                       ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l06615"></a>06615 <span class="preprocessor">#define  CAN_F13R1_FB4                       ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l06616"></a>06616 <span class="preprocessor">#define  CAN_F13R1_FB5                       ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l06617"></a>06617 <span class="preprocessor">#define  CAN_F13R1_FB6                       ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l06618"></a>06618 <span class="preprocessor">#define  CAN_F13R1_FB7                       ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l06619"></a>06619 <span class="preprocessor">#define  CAN_F13R1_FB8                       ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l06620"></a>06620 <span class="preprocessor">#define  CAN_F13R1_FB9                       ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l06621"></a>06621 <span class="preprocessor">#define  CAN_F13R1_FB10                      ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l06622"></a>06622 <span class="preprocessor">#define  CAN_F13R1_FB11                      ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l06623"></a>06623 <span class="preprocessor">#define  CAN_F13R1_FB12                      ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l06624"></a>06624 <span class="preprocessor">#define  CAN_F13R1_FB13                      ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l06625"></a>06625 <span class="preprocessor">#define  CAN_F13R1_FB14                      ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l06626"></a>06626 <span class="preprocessor">#define  CAN_F13R1_FB15                      ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l06627"></a>06627 <span class="preprocessor">#define  CAN_F13R1_FB16                      ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l06628"></a>06628 <span class="preprocessor">#define  CAN_F13R1_FB17                      ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l06629"></a>06629 <span class="preprocessor">#define  CAN_F13R1_FB18                      ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l06630"></a>06630 <span class="preprocessor">#define  CAN_F13R1_FB19                      ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l06631"></a>06631 <span class="preprocessor">#define  CAN_F13R1_FB20                      ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l06632"></a>06632 <span class="preprocessor">#define  CAN_F13R1_FB21                      ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l06633"></a>06633 <span class="preprocessor">#define  CAN_F13R1_FB22                      ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l06634"></a>06634 <span class="preprocessor">#define  CAN_F13R1_FB23                      ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l06635"></a>06635 <span class="preprocessor">#define  CAN_F13R1_FB24                      ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l06636"></a>06636 <span class="preprocessor">#define  CAN_F13R1_FB25                      ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l06637"></a>06637 <span class="preprocessor">#define  CAN_F13R1_FB26                      ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l06638"></a>06638 <span class="preprocessor">#define  CAN_F13R1_FB27                      ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l06639"></a>06639 <span class="preprocessor">#define  CAN_F13R1_FB28                      ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l06640"></a>06640 <span class="preprocessor">#define  CAN_F13R1_FB29                      ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l06641"></a>06641 <span class="preprocessor">#define  CAN_F13R1_FB30                      ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l06642"></a>06642 <span class="preprocessor">#define  CAN_F13R1_FB31                      ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l06643"></a>06643 
<a name="l06644"></a>06644 
<a name="l06645"></a>06645 <span class="comment">/*******************  Bit definition for CAN_F0R2 register  *******************/</span>
<a name="l06646"></a>06646 <span class="preprocessor">#define  CAN_F0R2_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l06647"></a>06647 <span class="preprocessor">#define  CAN_F0R2_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l06648"></a>06648 <span class="preprocessor">#define  CAN_F0R2_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l06649"></a>06649 <span class="preprocessor">#define  CAN_F0R2_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l06650"></a>06650 <span class="preprocessor">#define  CAN_F0R2_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l06651"></a>06651 <span class="preprocessor">#define  CAN_F0R2_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l06652"></a>06652 <span class="preprocessor">#define  CAN_F0R2_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l06653"></a>06653 <span class="preprocessor">#define  CAN_F0R2_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l06654"></a>06654 <span class="preprocessor">#define  CAN_F0R2_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l06655"></a>06655 <span class="preprocessor">#define  CAN_F0R2_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l06656"></a>06656 <span class="preprocessor">#define  CAN_F0R2_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l06657"></a>06657 <span class="preprocessor">#define  CAN_F0R2_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l06658"></a>06658 <span class="preprocessor">#define  CAN_F0R2_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l06659"></a>06659 <span class="preprocessor">#define  CAN_F0R2_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l06660"></a>06660 <span class="preprocessor">#define  CAN_F0R2_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l06661"></a>06661 <span class="preprocessor">#define  CAN_F0R2_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l06662"></a>06662 <span class="preprocessor">#define  CAN_F0R2_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l06663"></a>06663 <span class="preprocessor">#define  CAN_F0R2_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l06664"></a>06664 <span class="preprocessor">#define  CAN_F0R2_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l06665"></a>06665 <span class="preprocessor">#define  CAN_F0R2_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l06666"></a>06666 <span class="preprocessor">#define  CAN_F0R2_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l06667"></a>06667 <span class="preprocessor">#define  CAN_F0R2_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l06668"></a>06668 <span class="preprocessor">#define  CAN_F0R2_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l06669"></a>06669 <span class="preprocessor">#define  CAN_F0R2_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l06670"></a>06670 <span class="preprocessor">#define  CAN_F0R2_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l06671"></a>06671 <span class="preprocessor">#define  CAN_F0R2_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l06672"></a>06672 <span class="preprocessor">#define  CAN_F0R2_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l06673"></a>06673 <span class="preprocessor">#define  CAN_F0R2_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l06674"></a>06674 <span class="preprocessor">#define  CAN_F0R2_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l06675"></a>06675 <span class="preprocessor">#define  CAN_F0R2_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l06676"></a>06676 <span class="preprocessor">#define  CAN_F0R2_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l06677"></a>06677 <span class="preprocessor">#define  CAN_F0R2_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l06678"></a>06678 
<a name="l06679"></a>06679 
<a name="l06680"></a>06680 <span class="comment">/*******************  Bit definition for CAN_F1R2 register  *******************/</span>
<a name="l06681"></a>06681 <span class="preprocessor">#define  CAN_F1R2_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l06682"></a>06682 <span class="preprocessor">#define  CAN_F1R2_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l06683"></a>06683 <span class="preprocessor">#define  CAN_F1R2_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l06684"></a>06684 <span class="preprocessor">#define  CAN_F1R2_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l06685"></a>06685 <span class="preprocessor">#define  CAN_F1R2_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l06686"></a>06686 <span class="preprocessor">#define  CAN_F1R2_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l06687"></a>06687 <span class="preprocessor">#define  CAN_F1R2_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l06688"></a>06688 <span class="preprocessor">#define  CAN_F1R2_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l06689"></a>06689 <span class="preprocessor">#define  CAN_F1R2_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l06690"></a>06690 <span class="preprocessor">#define  CAN_F1R2_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l06691"></a>06691 <span class="preprocessor">#define  CAN_F1R2_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l06692"></a>06692 <span class="preprocessor">#define  CAN_F1R2_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l06693"></a>06693 <span class="preprocessor">#define  CAN_F1R2_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l06694"></a>06694 <span class="preprocessor">#define  CAN_F1R2_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l06695"></a>06695 <span class="preprocessor">#define  CAN_F1R2_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l06696"></a>06696 <span class="preprocessor">#define  CAN_F1R2_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l06697"></a>06697 <span class="preprocessor">#define  CAN_F1R2_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l06698"></a>06698 <span class="preprocessor">#define  CAN_F1R2_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l06699"></a>06699 <span class="preprocessor">#define  CAN_F1R2_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l06700"></a>06700 <span class="preprocessor">#define  CAN_F1R2_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l06701"></a>06701 <span class="preprocessor">#define  CAN_F1R2_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l06702"></a>06702 <span class="preprocessor">#define  CAN_F1R2_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l06703"></a>06703 <span class="preprocessor">#define  CAN_F1R2_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l06704"></a>06704 <span class="preprocessor">#define  CAN_F1R2_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l06705"></a>06705 <span class="preprocessor">#define  CAN_F1R2_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l06706"></a>06706 <span class="preprocessor">#define  CAN_F1R2_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l06707"></a>06707 <span class="preprocessor">#define  CAN_F1R2_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l06708"></a>06708 <span class="preprocessor">#define  CAN_F1R2_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l06709"></a>06709 <span class="preprocessor">#define  CAN_F1R2_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l06710"></a>06710 <span class="preprocessor">#define  CAN_F1R2_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l06711"></a>06711 <span class="preprocessor">#define  CAN_F1R2_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l06712"></a>06712 <span class="preprocessor">#define  CAN_F1R2_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l06713"></a>06713 
<a name="l06714"></a>06714 
<a name="l06715"></a>06715 <span class="comment">/*******************  Bit definition for CAN_F2R2 register  *******************/</span>
<a name="l06716"></a>06716 <span class="preprocessor">#define  CAN_F2R2_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l06717"></a>06717 <span class="preprocessor">#define  CAN_F2R2_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l06718"></a>06718 <span class="preprocessor">#define  CAN_F2R2_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l06719"></a>06719 <span class="preprocessor">#define  CAN_F2R2_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l06720"></a>06720 <span class="preprocessor">#define  CAN_F2R2_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l06721"></a>06721 <span class="preprocessor">#define  CAN_F2R2_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l06722"></a>06722 <span class="preprocessor">#define  CAN_F2R2_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l06723"></a>06723 <span class="preprocessor">#define  CAN_F2R2_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l06724"></a>06724 <span class="preprocessor">#define  CAN_F2R2_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l06725"></a>06725 <span class="preprocessor">#define  CAN_F2R2_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l06726"></a>06726 <span class="preprocessor">#define  CAN_F2R2_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l06727"></a>06727 <span class="preprocessor">#define  CAN_F2R2_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l06728"></a>06728 <span class="preprocessor">#define  CAN_F2R2_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l06729"></a>06729 <span class="preprocessor">#define  CAN_F2R2_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l06730"></a>06730 <span class="preprocessor">#define  CAN_F2R2_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l06731"></a>06731 <span class="preprocessor">#define  CAN_F2R2_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l06732"></a>06732 <span class="preprocessor">#define  CAN_F2R2_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l06733"></a>06733 <span class="preprocessor">#define  CAN_F2R2_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l06734"></a>06734 <span class="preprocessor">#define  CAN_F2R2_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l06735"></a>06735 <span class="preprocessor">#define  CAN_F2R2_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l06736"></a>06736 <span class="preprocessor">#define  CAN_F2R2_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l06737"></a>06737 <span class="preprocessor">#define  CAN_F2R2_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l06738"></a>06738 <span class="preprocessor">#define  CAN_F2R2_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l06739"></a>06739 <span class="preprocessor">#define  CAN_F2R2_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l06740"></a>06740 <span class="preprocessor">#define  CAN_F2R2_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l06741"></a>06741 <span class="preprocessor">#define  CAN_F2R2_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l06742"></a>06742 <span class="preprocessor">#define  CAN_F2R2_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l06743"></a>06743 <span class="preprocessor">#define  CAN_F2R2_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l06744"></a>06744 <span class="preprocessor">#define  CAN_F2R2_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l06745"></a>06745 <span class="preprocessor">#define  CAN_F2R2_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l06746"></a>06746 <span class="preprocessor">#define  CAN_F2R2_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l06747"></a>06747 <span class="preprocessor">#define  CAN_F2R2_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l06748"></a>06748 
<a name="l06749"></a>06749 
<a name="l06750"></a>06750 <span class="comment">/*******************  Bit definition for CAN_F3R2 register  *******************/</span>
<a name="l06751"></a>06751 <span class="preprocessor">#define  CAN_F3R2_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l06752"></a>06752 <span class="preprocessor">#define  CAN_F3R2_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l06753"></a>06753 <span class="preprocessor">#define  CAN_F3R2_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l06754"></a>06754 <span class="preprocessor">#define  CAN_F3R2_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l06755"></a>06755 <span class="preprocessor">#define  CAN_F3R2_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l06756"></a>06756 <span class="preprocessor">#define  CAN_F3R2_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l06757"></a>06757 <span class="preprocessor">#define  CAN_F3R2_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l06758"></a>06758 <span class="preprocessor">#define  CAN_F3R2_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l06759"></a>06759 <span class="preprocessor">#define  CAN_F3R2_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l06760"></a>06760 <span class="preprocessor">#define  CAN_F3R2_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l06761"></a>06761 <span class="preprocessor">#define  CAN_F3R2_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l06762"></a>06762 <span class="preprocessor">#define  CAN_F3R2_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l06763"></a>06763 <span class="preprocessor">#define  CAN_F3R2_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l06764"></a>06764 <span class="preprocessor">#define  CAN_F3R2_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l06765"></a>06765 <span class="preprocessor">#define  CAN_F3R2_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l06766"></a>06766 <span class="preprocessor">#define  CAN_F3R2_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l06767"></a>06767 <span class="preprocessor">#define  CAN_F3R2_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l06768"></a>06768 <span class="preprocessor">#define  CAN_F3R2_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l06769"></a>06769 <span class="preprocessor">#define  CAN_F3R2_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l06770"></a>06770 <span class="preprocessor">#define  CAN_F3R2_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l06771"></a>06771 <span class="preprocessor">#define  CAN_F3R2_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l06772"></a>06772 <span class="preprocessor">#define  CAN_F3R2_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l06773"></a>06773 <span class="preprocessor">#define  CAN_F3R2_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l06774"></a>06774 <span class="preprocessor">#define  CAN_F3R2_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l06775"></a>06775 <span class="preprocessor">#define  CAN_F3R2_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l06776"></a>06776 <span class="preprocessor">#define  CAN_F3R2_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l06777"></a>06777 <span class="preprocessor">#define  CAN_F3R2_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l06778"></a>06778 <span class="preprocessor">#define  CAN_F3R2_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l06779"></a>06779 <span class="preprocessor">#define  CAN_F3R2_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l06780"></a>06780 <span class="preprocessor">#define  CAN_F3R2_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l06781"></a>06781 <span class="preprocessor">#define  CAN_F3R2_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l06782"></a>06782 <span class="preprocessor">#define  CAN_F3R2_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l06783"></a>06783 
<a name="l06784"></a>06784 
<a name="l06785"></a>06785 <span class="comment">/*******************  Bit definition for CAN_F4R2 register  *******************/</span>
<a name="l06786"></a>06786 <span class="preprocessor">#define  CAN_F4R2_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l06787"></a>06787 <span class="preprocessor">#define  CAN_F4R2_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l06788"></a>06788 <span class="preprocessor">#define  CAN_F4R2_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l06789"></a>06789 <span class="preprocessor">#define  CAN_F4R2_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l06790"></a>06790 <span class="preprocessor">#define  CAN_F4R2_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l06791"></a>06791 <span class="preprocessor">#define  CAN_F4R2_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l06792"></a>06792 <span class="preprocessor">#define  CAN_F4R2_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l06793"></a>06793 <span class="preprocessor">#define  CAN_F4R2_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l06794"></a>06794 <span class="preprocessor">#define  CAN_F4R2_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l06795"></a>06795 <span class="preprocessor">#define  CAN_F4R2_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l06796"></a>06796 <span class="preprocessor">#define  CAN_F4R2_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l06797"></a>06797 <span class="preprocessor">#define  CAN_F4R2_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l06798"></a>06798 <span class="preprocessor">#define  CAN_F4R2_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l06799"></a>06799 <span class="preprocessor">#define  CAN_F4R2_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l06800"></a>06800 <span class="preprocessor">#define  CAN_F4R2_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l06801"></a>06801 <span class="preprocessor">#define  CAN_F4R2_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l06802"></a>06802 <span class="preprocessor">#define  CAN_F4R2_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l06803"></a>06803 <span class="preprocessor">#define  CAN_F4R2_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l06804"></a>06804 <span class="preprocessor">#define  CAN_F4R2_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l06805"></a>06805 <span class="preprocessor">#define  CAN_F4R2_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l06806"></a>06806 <span class="preprocessor">#define  CAN_F4R2_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l06807"></a>06807 <span class="preprocessor">#define  CAN_F4R2_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l06808"></a>06808 <span class="preprocessor">#define  CAN_F4R2_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l06809"></a>06809 <span class="preprocessor">#define  CAN_F4R2_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l06810"></a>06810 <span class="preprocessor">#define  CAN_F4R2_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l06811"></a>06811 <span class="preprocessor">#define  CAN_F4R2_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l06812"></a>06812 <span class="preprocessor">#define  CAN_F4R2_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l06813"></a>06813 <span class="preprocessor">#define  CAN_F4R2_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l06814"></a>06814 <span class="preprocessor">#define  CAN_F4R2_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l06815"></a>06815 <span class="preprocessor">#define  CAN_F4R2_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l06816"></a>06816 <span class="preprocessor">#define  CAN_F4R2_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l06817"></a>06817 <span class="preprocessor">#define  CAN_F4R2_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l06818"></a>06818 
<a name="l06819"></a>06819 
<a name="l06820"></a>06820 <span class="comment">/*******************  Bit definition for CAN_F5R2 register  *******************/</span>
<a name="l06821"></a>06821 <span class="preprocessor">#define  CAN_F5R2_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l06822"></a>06822 <span class="preprocessor">#define  CAN_F5R2_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l06823"></a>06823 <span class="preprocessor">#define  CAN_F5R2_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l06824"></a>06824 <span class="preprocessor">#define  CAN_F5R2_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l06825"></a>06825 <span class="preprocessor">#define  CAN_F5R2_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l06826"></a>06826 <span class="preprocessor">#define  CAN_F5R2_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l06827"></a>06827 <span class="preprocessor">#define  CAN_F5R2_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l06828"></a>06828 <span class="preprocessor">#define  CAN_F5R2_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l06829"></a>06829 <span class="preprocessor">#define  CAN_F5R2_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l06830"></a>06830 <span class="preprocessor">#define  CAN_F5R2_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l06831"></a>06831 <span class="preprocessor">#define  CAN_F5R2_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l06832"></a>06832 <span class="preprocessor">#define  CAN_F5R2_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l06833"></a>06833 <span class="preprocessor">#define  CAN_F5R2_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l06834"></a>06834 <span class="preprocessor">#define  CAN_F5R2_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l06835"></a>06835 <span class="preprocessor">#define  CAN_F5R2_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l06836"></a>06836 <span class="preprocessor">#define  CAN_F5R2_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l06837"></a>06837 <span class="preprocessor">#define  CAN_F5R2_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l06838"></a>06838 <span class="preprocessor">#define  CAN_F5R2_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l06839"></a>06839 <span class="preprocessor">#define  CAN_F5R2_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l06840"></a>06840 <span class="preprocessor">#define  CAN_F5R2_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l06841"></a>06841 <span class="preprocessor">#define  CAN_F5R2_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l06842"></a>06842 <span class="preprocessor">#define  CAN_F5R2_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l06843"></a>06843 <span class="preprocessor">#define  CAN_F5R2_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l06844"></a>06844 <span class="preprocessor">#define  CAN_F5R2_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l06845"></a>06845 <span class="preprocessor">#define  CAN_F5R2_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l06846"></a>06846 <span class="preprocessor">#define  CAN_F5R2_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l06847"></a>06847 <span class="preprocessor">#define  CAN_F5R2_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l06848"></a>06848 <span class="preprocessor">#define  CAN_F5R2_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l06849"></a>06849 <span class="preprocessor">#define  CAN_F5R2_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l06850"></a>06850 <span class="preprocessor">#define  CAN_F5R2_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l06851"></a>06851 <span class="preprocessor">#define  CAN_F5R2_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l06852"></a>06852 <span class="preprocessor">#define  CAN_F5R2_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l06853"></a>06853 
<a name="l06854"></a>06854 
<a name="l06855"></a>06855 <span class="comment">/*******************  Bit definition for CAN_F6R2 register  *******************/</span>
<a name="l06856"></a>06856 <span class="preprocessor">#define  CAN_F6R2_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l06857"></a>06857 <span class="preprocessor">#define  CAN_F6R2_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l06858"></a>06858 <span class="preprocessor">#define  CAN_F6R2_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l06859"></a>06859 <span class="preprocessor">#define  CAN_F6R2_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l06860"></a>06860 <span class="preprocessor">#define  CAN_F6R2_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l06861"></a>06861 <span class="preprocessor">#define  CAN_F6R2_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l06862"></a>06862 <span class="preprocessor">#define  CAN_F6R2_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l06863"></a>06863 <span class="preprocessor">#define  CAN_F6R2_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l06864"></a>06864 <span class="preprocessor">#define  CAN_F6R2_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l06865"></a>06865 <span class="preprocessor">#define  CAN_F6R2_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l06866"></a>06866 <span class="preprocessor">#define  CAN_F6R2_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l06867"></a>06867 <span class="preprocessor">#define  CAN_F6R2_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l06868"></a>06868 <span class="preprocessor">#define  CAN_F6R2_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l06869"></a>06869 <span class="preprocessor">#define  CAN_F6R2_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l06870"></a>06870 <span class="preprocessor">#define  CAN_F6R2_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l06871"></a>06871 <span class="preprocessor">#define  CAN_F6R2_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l06872"></a>06872 <span class="preprocessor">#define  CAN_F6R2_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l06873"></a>06873 <span class="preprocessor">#define  CAN_F6R2_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l06874"></a>06874 <span class="preprocessor">#define  CAN_F6R2_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l06875"></a>06875 <span class="preprocessor">#define  CAN_F6R2_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l06876"></a>06876 <span class="preprocessor">#define  CAN_F6R2_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l06877"></a>06877 <span class="preprocessor">#define  CAN_F6R2_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l06878"></a>06878 <span class="preprocessor">#define  CAN_F6R2_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l06879"></a>06879 <span class="preprocessor">#define  CAN_F6R2_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l06880"></a>06880 <span class="preprocessor">#define  CAN_F6R2_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l06881"></a>06881 <span class="preprocessor">#define  CAN_F6R2_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l06882"></a>06882 <span class="preprocessor">#define  CAN_F6R2_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l06883"></a>06883 <span class="preprocessor">#define  CAN_F6R2_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l06884"></a>06884 <span class="preprocessor">#define  CAN_F6R2_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l06885"></a>06885 <span class="preprocessor">#define  CAN_F6R2_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l06886"></a>06886 <span class="preprocessor">#define  CAN_F6R2_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l06887"></a>06887 <span class="preprocessor">#define  CAN_F6R2_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l06888"></a>06888 
<a name="l06889"></a>06889 
<a name="l06890"></a>06890 <span class="comment">/*******************  Bit definition for CAN_F7R2 register  *******************/</span>
<a name="l06891"></a>06891 <span class="preprocessor">#define  CAN_F7R2_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l06892"></a>06892 <span class="preprocessor">#define  CAN_F7R2_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l06893"></a>06893 <span class="preprocessor">#define  CAN_F7R2_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l06894"></a>06894 <span class="preprocessor">#define  CAN_F7R2_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l06895"></a>06895 <span class="preprocessor">#define  CAN_F7R2_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l06896"></a>06896 <span class="preprocessor">#define  CAN_F7R2_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l06897"></a>06897 <span class="preprocessor">#define  CAN_F7R2_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l06898"></a>06898 <span class="preprocessor">#define  CAN_F7R2_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l06899"></a>06899 <span class="preprocessor">#define  CAN_F7R2_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l06900"></a>06900 <span class="preprocessor">#define  CAN_F7R2_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l06901"></a>06901 <span class="preprocessor">#define  CAN_F7R2_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l06902"></a>06902 <span class="preprocessor">#define  CAN_F7R2_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l06903"></a>06903 <span class="preprocessor">#define  CAN_F7R2_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l06904"></a>06904 <span class="preprocessor">#define  CAN_F7R2_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l06905"></a>06905 <span class="preprocessor">#define  CAN_F7R2_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l06906"></a>06906 <span class="preprocessor">#define  CAN_F7R2_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l06907"></a>06907 <span class="preprocessor">#define  CAN_F7R2_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l06908"></a>06908 <span class="preprocessor">#define  CAN_F7R2_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l06909"></a>06909 <span class="preprocessor">#define  CAN_F7R2_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l06910"></a>06910 <span class="preprocessor">#define  CAN_F7R2_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l06911"></a>06911 <span class="preprocessor">#define  CAN_F7R2_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l06912"></a>06912 <span class="preprocessor">#define  CAN_F7R2_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l06913"></a>06913 <span class="preprocessor">#define  CAN_F7R2_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l06914"></a>06914 <span class="preprocessor">#define  CAN_F7R2_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l06915"></a>06915 <span class="preprocessor">#define  CAN_F7R2_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l06916"></a>06916 <span class="preprocessor">#define  CAN_F7R2_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l06917"></a>06917 <span class="preprocessor">#define  CAN_F7R2_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l06918"></a>06918 <span class="preprocessor">#define  CAN_F7R2_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l06919"></a>06919 <span class="preprocessor">#define  CAN_F7R2_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l06920"></a>06920 <span class="preprocessor">#define  CAN_F7R2_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l06921"></a>06921 <span class="preprocessor">#define  CAN_F7R2_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l06922"></a>06922 <span class="preprocessor">#define  CAN_F7R2_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l06923"></a>06923 
<a name="l06924"></a>06924 
<a name="l06925"></a>06925 <span class="comment">/*******************  Bit definition for CAN_F8R2 register  *******************/</span>
<a name="l06926"></a>06926 <span class="preprocessor">#define  CAN_F8R2_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l06927"></a>06927 <span class="preprocessor">#define  CAN_F8R2_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l06928"></a>06928 <span class="preprocessor">#define  CAN_F8R2_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l06929"></a>06929 <span class="preprocessor">#define  CAN_F8R2_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l06930"></a>06930 <span class="preprocessor">#define  CAN_F8R2_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l06931"></a>06931 <span class="preprocessor">#define  CAN_F8R2_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l06932"></a>06932 <span class="preprocessor">#define  CAN_F8R2_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l06933"></a>06933 <span class="preprocessor">#define  CAN_F8R2_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l06934"></a>06934 <span class="preprocessor">#define  CAN_F8R2_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l06935"></a>06935 <span class="preprocessor">#define  CAN_F8R2_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l06936"></a>06936 <span class="preprocessor">#define  CAN_F8R2_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l06937"></a>06937 <span class="preprocessor">#define  CAN_F8R2_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l06938"></a>06938 <span class="preprocessor">#define  CAN_F8R2_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l06939"></a>06939 <span class="preprocessor">#define  CAN_F8R2_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l06940"></a>06940 <span class="preprocessor">#define  CAN_F8R2_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l06941"></a>06941 <span class="preprocessor">#define  CAN_F8R2_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l06942"></a>06942 <span class="preprocessor">#define  CAN_F8R2_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l06943"></a>06943 <span class="preprocessor">#define  CAN_F8R2_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l06944"></a>06944 <span class="preprocessor">#define  CAN_F8R2_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l06945"></a>06945 <span class="preprocessor">#define  CAN_F8R2_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l06946"></a>06946 <span class="preprocessor">#define  CAN_F8R2_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l06947"></a>06947 <span class="preprocessor">#define  CAN_F8R2_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l06948"></a>06948 <span class="preprocessor">#define  CAN_F8R2_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l06949"></a>06949 <span class="preprocessor">#define  CAN_F8R2_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l06950"></a>06950 <span class="preprocessor">#define  CAN_F8R2_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l06951"></a>06951 <span class="preprocessor">#define  CAN_F8R2_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l06952"></a>06952 <span class="preprocessor">#define  CAN_F8R2_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l06953"></a>06953 <span class="preprocessor">#define  CAN_F8R2_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l06954"></a>06954 <span class="preprocessor">#define  CAN_F8R2_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l06955"></a>06955 <span class="preprocessor">#define  CAN_F8R2_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l06956"></a>06956 <span class="preprocessor">#define  CAN_F8R2_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l06957"></a>06957 <span class="preprocessor">#define  CAN_F8R2_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l06958"></a>06958 
<a name="l06959"></a>06959 
<a name="l06960"></a>06960 <span class="comment">/*******************  Bit definition for CAN_F9R2 register  *******************/</span>
<a name="l06961"></a>06961 <span class="preprocessor">#define  CAN_F9R2_FB0                        ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l06962"></a>06962 <span class="preprocessor">#define  CAN_F9R2_FB1                        ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l06963"></a>06963 <span class="preprocessor">#define  CAN_F9R2_FB2                        ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l06964"></a>06964 <span class="preprocessor">#define  CAN_F9R2_FB3                        ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l06965"></a>06965 <span class="preprocessor">#define  CAN_F9R2_FB4                        ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l06966"></a>06966 <span class="preprocessor">#define  CAN_F9R2_FB5                        ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l06967"></a>06967 <span class="preprocessor">#define  CAN_F9R2_FB6                        ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l06968"></a>06968 <span class="preprocessor">#define  CAN_F9R2_FB7                        ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l06969"></a>06969 <span class="preprocessor">#define  CAN_F9R2_FB8                        ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l06970"></a>06970 <span class="preprocessor">#define  CAN_F9R2_FB9                        ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l06971"></a>06971 <span class="preprocessor">#define  CAN_F9R2_FB10                       ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l06972"></a>06972 <span class="preprocessor">#define  CAN_F9R2_FB11                       ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l06973"></a>06973 <span class="preprocessor">#define  CAN_F9R2_FB12                       ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l06974"></a>06974 <span class="preprocessor">#define  CAN_F9R2_FB13                       ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l06975"></a>06975 <span class="preprocessor">#define  CAN_F9R2_FB14                       ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l06976"></a>06976 <span class="preprocessor">#define  CAN_F9R2_FB15                       ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l06977"></a>06977 <span class="preprocessor">#define  CAN_F9R2_FB16                       ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l06978"></a>06978 <span class="preprocessor">#define  CAN_F9R2_FB17                       ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l06979"></a>06979 <span class="preprocessor">#define  CAN_F9R2_FB18                       ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l06980"></a>06980 <span class="preprocessor">#define  CAN_F9R2_FB19                       ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l06981"></a>06981 <span class="preprocessor">#define  CAN_F9R2_FB20                       ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l06982"></a>06982 <span class="preprocessor">#define  CAN_F9R2_FB21                       ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l06983"></a>06983 <span class="preprocessor">#define  CAN_F9R2_FB22                       ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l06984"></a>06984 <span class="preprocessor">#define  CAN_F9R2_FB23                       ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l06985"></a>06985 <span class="preprocessor">#define  CAN_F9R2_FB24                       ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l06986"></a>06986 <span class="preprocessor">#define  CAN_F9R2_FB25                       ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l06987"></a>06987 <span class="preprocessor">#define  CAN_F9R2_FB26                       ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l06988"></a>06988 <span class="preprocessor">#define  CAN_F9R2_FB27                       ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l06989"></a>06989 <span class="preprocessor">#define  CAN_F9R2_FB28                       ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l06990"></a>06990 <span class="preprocessor">#define  CAN_F9R2_FB29                       ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l06991"></a>06991 <span class="preprocessor">#define  CAN_F9R2_FB30                       ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l06992"></a>06992 <span class="preprocessor">#define  CAN_F9R2_FB31                       ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l06993"></a>06993 
<a name="l06994"></a>06994 
<a name="l06995"></a>06995 <span class="comment">/*******************  Bit definition for CAN_F10R2 register  ******************/</span>
<a name="l06996"></a>06996 <span class="preprocessor">#define  CAN_F10R2_FB0                       ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l06997"></a>06997 <span class="preprocessor">#define  CAN_F10R2_FB1                       ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l06998"></a>06998 <span class="preprocessor">#define  CAN_F10R2_FB2                       ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l06999"></a>06999 <span class="preprocessor">#define  CAN_F10R2_FB3                       ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l07000"></a>07000 <span class="preprocessor">#define  CAN_F10R2_FB4                       ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l07001"></a>07001 <span class="preprocessor">#define  CAN_F10R2_FB5                       ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l07002"></a>07002 <span class="preprocessor">#define  CAN_F10R2_FB6                       ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l07003"></a>07003 <span class="preprocessor">#define  CAN_F10R2_FB7                       ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l07004"></a>07004 <span class="preprocessor">#define  CAN_F10R2_FB8                       ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l07005"></a>07005 <span class="preprocessor">#define  CAN_F10R2_FB9                       ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l07006"></a>07006 <span class="preprocessor">#define  CAN_F10R2_FB10                      ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l07007"></a>07007 <span class="preprocessor">#define  CAN_F10R2_FB11                      ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l07008"></a>07008 <span class="preprocessor">#define  CAN_F10R2_FB12                      ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l07009"></a>07009 <span class="preprocessor">#define  CAN_F10R2_FB13                      ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l07010"></a>07010 <span class="preprocessor">#define  CAN_F10R2_FB14                      ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l07011"></a>07011 <span class="preprocessor">#define  CAN_F10R2_FB15                      ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l07012"></a>07012 <span class="preprocessor">#define  CAN_F10R2_FB16                      ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l07013"></a>07013 <span class="preprocessor">#define  CAN_F10R2_FB17                      ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l07014"></a>07014 <span class="preprocessor">#define  CAN_F10R2_FB18                      ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l07015"></a>07015 <span class="preprocessor">#define  CAN_F10R2_FB19                      ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l07016"></a>07016 <span class="preprocessor">#define  CAN_F10R2_FB20                      ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l07017"></a>07017 <span class="preprocessor">#define  CAN_F10R2_FB21                      ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l07018"></a>07018 <span class="preprocessor">#define  CAN_F10R2_FB22                      ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l07019"></a>07019 <span class="preprocessor">#define  CAN_F10R2_FB23                      ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l07020"></a>07020 <span class="preprocessor">#define  CAN_F10R2_FB24                      ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l07021"></a>07021 <span class="preprocessor">#define  CAN_F10R2_FB25                      ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l07022"></a>07022 <span class="preprocessor">#define  CAN_F10R2_FB26                      ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l07023"></a>07023 <span class="preprocessor">#define  CAN_F10R2_FB27                      ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l07024"></a>07024 <span class="preprocessor">#define  CAN_F10R2_FB28                      ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l07025"></a>07025 <span class="preprocessor">#define  CAN_F10R2_FB29                      ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l07026"></a>07026 <span class="preprocessor">#define  CAN_F10R2_FB30                      ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l07027"></a>07027 <span class="preprocessor">#define  CAN_F10R2_FB31                      ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l07028"></a>07028 
<a name="l07029"></a>07029 
<a name="l07030"></a>07030 <span class="comment">/*******************  Bit definition for CAN_F11R2 register  ******************/</span>
<a name="l07031"></a>07031 <span class="preprocessor">#define  CAN_F11R2_FB0                       ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l07032"></a>07032 <span class="preprocessor">#define  CAN_F11R2_FB1                       ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l07033"></a>07033 <span class="preprocessor">#define  CAN_F11R2_FB2                       ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l07034"></a>07034 <span class="preprocessor">#define  CAN_F11R2_FB3                       ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l07035"></a>07035 <span class="preprocessor">#define  CAN_F11R2_FB4                       ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l07036"></a>07036 <span class="preprocessor">#define  CAN_F11R2_FB5                       ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l07037"></a>07037 <span class="preprocessor">#define  CAN_F11R2_FB6                       ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l07038"></a>07038 <span class="preprocessor">#define  CAN_F11R2_FB7                       ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l07039"></a>07039 <span class="preprocessor">#define  CAN_F11R2_FB8                       ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l07040"></a>07040 <span class="preprocessor">#define  CAN_F11R2_FB9                       ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l07041"></a>07041 <span class="preprocessor">#define  CAN_F11R2_FB10                      ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l07042"></a>07042 <span class="preprocessor">#define  CAN_F11R2_FB11                      ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l07043"></a>07043 <span class="preprocessor">#define  CAN_F11R2_FB12                      ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l07044"></a>07044 <span class="preprocessor">#define  CAN_F11R2_FB13                      ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l07045"></a>07045 <span class="preprocessor">#define  CAN_F11R2_FB14                      ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l07046"></a>07046 <span class="preprocessor">#define  CAN_F11R2_FB15                      ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l07047"></a>07047 <span class="preprocessor">#define  CAN_F11R2_FB16                      ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l07048"></a>07048 <span class="preprocessor">#define  CAN_F11R2_FB17                      ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l07049"></a>07049 <span class="preprocessor">#define  CAN_F11R2_FB18                      ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l07050"></a>07050 <span class="preprocessor">#define  CAN_F11R2_FB19                      ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l07051"></a>07051 <span class="preprocessor">#define  CAN_F11R2_FB20                      ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l07052"></a>07052 <span class="preprocessor">#define  CAN_F11R2_FB21                      ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l07053"></a>07053 <span class="preprocessor">#define  CAN_F11R2_FB22                      ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l07054"></a>07054 <span class="preprocessor">#define  CAN_F11R2_FB23                      ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l07055"></a>07055 <span class="preprocessor">#define  CAN_F11R2_FB24                      ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l07056"></a>07056 <span class="preprocessor">#define  CAN_F11R2_FB25                      ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l07057"></a>07057 <span class="preprocessor">#define  CAN_F11R2_FB26                      ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l07058"></a>07058 <span class="preprocessor">#define  CAN_F11R2_FB27                      ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l07059"></a>07059 <span class="preprocessor">#define  CAN_F11R2_FB28                      ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l07060"></a>07060 <span class="preprocessor">#define  CAN_F11R2_FB29                      ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l07061"></a>07061 <span class="preprocessor">#define  CAN_F11R2_FB30                      ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l07062"></a>07062 <span class="preprocessor">#define  CAN_F11R2_FB31                      ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l07063"></a>07063 
<a name="l07064"></a>07064 
<a name="l07065"></a>07065 <span class="comment">/*******************  Bit definition for CAN_F12R2 register  ******************/</span>
<a name="l07066"></a>07066 <span class="preprocessor">#define  CAN_F12R2_FB0                       ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l07067"></a>07067 <span class="preprocessor">#define  CAN_F12R2_FB1                       ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l07068"></a>07068 <span class="preprocessor">#define  CAN_F12R2_FB2                       ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l07069"></a>07069 <span class="preprocessor">#define  CAN_F12R2_FB3                       ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l07070"></a>07070 <span class="preprocessor">#define  CAN_F12R2_FB4                       ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l07071"></a>07071 <span class="preprocessor">#define  CAN_F12R2_FB5                       ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l07072"></a>07072 <span class="preprocessor">#define  CAN_F12R2_FB6                       ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l07073"></a>07073 <span class="preprocessor">#define  CAN_F12R2_FB7                       ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l07074"></a>07074 <span class="preprocessor">#define  CAN_F12R2_FB8                       ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l07075"></a>07075 <span class="preprocessor">#define  CAN_F12R2_FB9                       ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l07076"></a>07076 <span class="preprocessor">#define  CAN_F12R2_FB10                      ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l07077"></a>07077 <span class="preprocessor">#define  CAN_F12R2_FB11                      ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l07078"></a>07078 <span class="preprocessor">#define  CAN_F12R2_FB12                      ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l07079"></a>07079 <span class="preprocessor">#define  CAN_F12R2_FB13                      ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l07080"></a>07080 <span class="preprocessor">#define  CAN_F12R2_FB14                      ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l07081"></a>07081 <span class="preprocessor">#define  CAN_F12R2_FB15                      ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l07082"></a>07082 <span class="preprocessor">#define  CAN_F12R2_FB16                      ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l07083"></a>07083 <span class="preprocessor">#define  CAN_F12R2_FB17                      ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l07084"></a>07084 <span class="preprocessor">#define  CAN_F12R2_FB18                      ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l07085"></a>07085 <span class="preprocessor">#define  CAN_F12R2_FB19                      ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l07086"></a>07086 <span class="preprocessor">#define  CAN_F12R2_FB20                      ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l07087"></a>07087 <span class="preprocessor">#define  CAN_F12R2_FB21                      ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l07088"></a>07088 <span class="preprocessor">#define  CAN_F12R2_FB22                      ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l07089"></a>07089 <span class="preprocessor">#define  CAN_F12R2_FB23                      ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l07090"></a>07090 <span class="preprocessor">#define  CAN_F12R2_FB24                      ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l07091"></a>07091 <span class="preprocessor">#define  CAN_F12R2_FB25                      ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l07092"></a>07092 <span class="preprocessor">#define  CAN_F12R2_FB26                      ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l07093"></a>07093 <span class="preprocessor">#define  CAN_F12R2_FB27                      ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l07094"></a>07094 <span class="preprocessor">#define  CAN_F12R2_FB28                      ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l07095"></a>07095 <span class="preprocessor">#define  CAN_F12R2_FB29                      ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l07096"></a>07096 <span class="preprocessor">#define  CAN_F12R2_FB30                      ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l07097"></a>07097 <span class="preprocessor">#define  CAN_F12R2_FB31                      ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l07098"></a>07098 
<a name="l07099"></a>07099 
<a name="l07100"></a>07100 <span class="comment">/*******************  Bit definition for CAN_F13R2 register  ******************/</span>
<a name="l07101"></a>07101 <span class="preprocessor">#define  CAN_F13R2_FB0                       ((u32)0x00000001)        </span><span class="comment">/* Filter bit 0 */</span>
<a name="l07102"></a>07102 <span class="preprocessor">#define  CAN_F13R2_FB1                       ((u32)0x00000002)        </span><span class="comment">/* Filter bit 1 */</span>
<a name="l07103"></a>07103 <span class="preprocessor">#define  CAN_F13R2_FB2                       ((u32)0x00000004)        </span><span class="comment">/* Filter bit 2 */</span>
<a name="l07104"></a>07104 <span class="preprocessor">#define  CAN_F13R2_FB3                       ((u32)0x00000008)        </span><span class="comment">/* Filter bit 3 */</span>
<a name="l07105"></a>07105 <span class="preprocessor">#define  CAN_F13R2_FB4                       ((u32)0x00000010)        </span><span class="comment">/* Filter bit 4 */</span>
<a name="l07106"></a>07106 <span class="preprocessor">#define  CAN_F13R2_FB5                       ((u32)0x00000020)        </span><span class="comment">/* Filter bit 5 */</span>
<a name="l07107"></a>07107 <span class="preprocessor">#define  CAN_F13R2_FB6                       ((u32)0x00000040)        </span><span class="comment">/* Filter bit 6 */</span>
<a name="l07108"></a>07108 <span class="preprocessor">#define  CAN_F13R2_FB7                       ((u32)0x00000080)        </span><span class="comment">/* Filter bit 7 */</span>
<a name="l07109"></a>07109 <span class="preprocessor">#define  CAN_F13R2_FB8                       ((u32)0x00000100)        </span><span class="comment">/* Filter bit 8 */</span>
<a name="l07110"></a>07110 <span class="preprocessor">#define  CAN_F13R2_FB9                       ((u32)0x00000200)        </span><span class="comment">/* Filter bit 9 */</span>
<a name="l07111"></a>07111 <span class="preprocessor">#define  CAN_F13R2_FB10                      ((u32)0x00000400)        </span><span class="comment">/* Filter bit 10 */</span>
<a name="l07112"></a>07112 <span class="preprocessor">#define  CAN_F13R2_FB11                      ((u32)0x00000800)        </span><span class="comment">/* Filter bit 11 */</span>
<a name="l07113"></a>07113 <span class="preprocessor">#define  CAN_F13R2_FB12                      ((u32)0x00001000)        </span><span class="comment">/* Filter bit 12 */</span>
<a name="l07114"></a>07114 <span class="preprocessor">#define  CAN_F13R2_FB13                      ((u32)0x00002000)        </span><span class="comment">/* Filter bit 13 */</span>
<a name="l07115"></a>07115 <span class="preprocessor">#define  CAN_F13R2_FB14                      ((u32)0x00004000)        </span><span class="comment">/* Filter bit 14 */</span>
<a name="l07116"></a>07116 <span class="preprocessor">#define  CAN_F13R2_FB15                      ((u32)0x00008000)        </span><span class="comment">/* Filter bit 15 */</span>
<a name="l07117"></a>07117 <span class="preprocessor">#define  CAN_F13R2_FB16                      ((u32)0x00010000)        </span><span class="comment">/* Filter bit 16 */</span>
<a name="l07118"></a>07118 <span class="preprocessor">#define  CAN_F13R2_FB17                      ((u32)0x00020000)        </span><span class="comment">/* Filter bit 17 */</span>
<a name="l07119"></a>07119 <span class="preprocessor">#define  CAN_F13R2_FB18                      ((u32)0x00040000)        </span><span class="comment">/* Filter bit 18 */</span>
<a name="l07120"></a>07120 <span class="preprocessor">#define  CAN_F13R2_FB19                      ((u32)0x00080000)        </span><span class="comment">/* Filter bit 19 */</span>
<a name="l07121"></a>07121 <span class="preprocessor">#define  CAN_F13R2_FB20                      ((u32)0x00100000)        </span><span class="comment">/* Filter bit 20 */</span>
<a name="l07122"></a>07122 <span class="preprocessor">#define  CAN_F13R2_FB21                      ((u32)0x00200000)        </span><span class="comment">/* Filter bit 21 */</span>
<a name="l07123"></a>07123 <span class="preprocessor">#define  CAN_F13R2_FB22                      ((u32)0x00400000)        </span><span class="comment">/* Filter bit 22 */</span>
<a name="l07124"></a>07124 <span class="preprocessor">#define  CAN_F13R2_FB23                      ((u32)0x00800000)        </span><span class="comment">/* Filter bit 23 */</span>
<a name="l07125"></a>07125 <span class="preprocessor">#define  CAN_F13R2_FB24                      ((u32)0x01000000)        </span><span class="comment">/* Filter bit 24 */</span>
<a name="l07126"></a>07126 <span class="preprocessor">#define  CAN_F13R2_FB25                      ((u32)0x02000000)        </span><span class="comment">/* Filter bit 25 */</span>
<a name="l07127"></a>07127 <span class="preprocessor">#define  CAN_F13R2_FB26                      ((u32)0x04000000)        </span><span class="comment">/* Filter bit 26 */</span>
<a name="l07128"></a>07128 <span class="preprocessor">#define  CAN_F13R2_FB27                      ((u32)0x08000000)        </span><span class="comment">/* Filter bit 27 */</span>
<a name="l07129"></a>07129 <span class="preprocessor">#define  CAN_F13R2_FB28                      ((u32)0x10000000)        </span><span class="comment">/* Filter bit 28 */</span>
<a name="l07130"></a>07130 <span class="preprocessor">#define  CAN_F13R2_FB29                      ((u32)0x20000000)        </span><span class="comment">/* Filter bit 29 */</span>
<a name="l07131"></a>07131 <span class="preprocessor">#define  CAN_F13R2_FB30                      ((u32)0x40000000)        </span><span class="comment">/* Filter bit 30 */</span>
<a name="l07132"></a>07132 <span class="preprocessor">#define  CAN_F13R2_FB31                      ((u32)0x80000000)        </span><span class="comment">/* Filter bit 31 */</span>
<a name="l07133"></a>07133 
<a name="l07134"></a>07134 
<a name="l07135"></a>07135 
<a name="l07136"></a>07136 <span class="comment">/******************************************************************************/</span>
<a name="l07137"></a>07137 <span class="comment">/*                                                                            */</span>
<a name="l07138"></a>07138 <span class="comment">/*                        Serial Peripheral Interface                         */</span>
<a name="l07139"></a>07139 <span class="comment">/*                                                                            */</span>
<a name="l07140"></a>07140 <span class="comment">/******************************************************************************/</span>
<a name="l07141"></a>07141 
<a name="l07142"></a>07142 <span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span>
<a name="l07143"></a>07143 <span class="preprocessor">#define  SPI_CR1_CPHA                        ((u16)0x0001)            </span><span class="comment">/* Clock Phase */</span>
<a name="l07144"></a>07144 <span class="preprocessor">#define  SPI_CR1_CPOL                        ((u16)0x0002)            </span><span class="comment">/* Clock Polarity */</span>
<a name="l07145"></a>07145 <span class="preprocessor">#define  SPI_CR1_MSTR                        ((u16)0x0004)            </span><span class="comment">/* Master Selection */</span>
<a name="l07146"></a>07146 
<a name="l07147"></a>07147 <span class="preprocessor">#define  SPI_CR1_BR                          ((u16)0x0038)            </span><span class="comment">/* BR[2:0] bits (Baud Rate Control) */</span>
<a name="l07148"></a>07148 <span class="preprocessor">#define  SPI_CR1_BR_0                        ((u16)0x0008)            </span><span class="comment">/* Bit 0 */</span>
<a name="l07149"></a>07149 <span class="preprocessor">#define  SPI_CR1_BR_1                        ((u16)0x0010)            </span><span class="comment">/* Bit 1 */</span>
<a name="l07150"></a>07150 <span class="preprocessor">#define  SPI_CR1_BR_2                        ((u16)0x0020)            </span><span class="comment">/* Bit 2 */</span>
<a name="l07151"></a>07151 
<a name="l07152"></a>07152 <span class="preprocessor">#define  SPI_CR1_SPE                         ((u16)0x0040)            </span><span class="comment">/* SPI Enable */</span>
<a name="l07153"></a>07153 <span class="preprocessor">#define  SPI_CR1_LSBFIRST                    ((u16)0x0080)            </span><span class="comment">/* Frame Format */</span>
<a name="l07154"></a>07154 <span class="preprocessor">#define  SPI_CR1_SSI                         ((u16)0x0100)            </span><span class="comment">/* Internal slave select */</span>
<a name="l07155"></a>07155 <span class="preprocessor">#define  SPI_CR1_SSM                         ((u16)0x0200)            </span><span class="comment">/* Software slave management */</span>
<a name="l07156"></a>07156 <span class="preprocessor">#define  SPI_CR1_RXONLY                      ((u16)0x0400)            </span><span class="comment">/* Receive only */</span>
<a name="l07157"></a>07157 <span class="preprocessor">#define  SPI_CR1_DFF                         ((u16)0x0800)            </span><span class="comment">/* Data Frame Format */</span>
<a name="l07158"></a>07158 <span class="preprocessor">#define  SPI_CR1_CRCNEXT                     ((u16)0x1000)            </span><span class="comment">/* Transmit CRC next */</span>
<a name="l07159"></a>07159 <span class="preprocessor">#define  SPI_CR1_CRCEN                       ((u16)0x2000)            </span><span class="comment">/* Hardware CRC calculation enable */</span>
<a name="l07160"></a>07160 <span class="preprocessor">#define  SPI_CR1_BIDIOE                      ((u16)0x4000)            </span><span class="comment">/* Output enable in bidirectional mode */</span>
<a name="l07161"></a>07161 <span class="preprocessor">#define  SPI_CR1_BIDIMODE                    ((u16)0x8000)            </span><span class="comment">/* Bidirectional data mode enable */</span>
<a name="l07162"></a>07162 
<a name="l07163"></a>07163 
<a name="l07164"></a>07164 <span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span>
<a name="l07165"></a>07165 <span class="preprocessor">#define  SPI_CR2_RXDMAEN                     ((u8)0x01)               </span><span class="comment">/* Rx Buffer DMA Enable */</span>
<a name="l07166"></a>07166 <span class="preprocessor">#define  SPI_CR2_TXDMAEN                     ((u8)0x02)               </span><span class="comment">/* Tx Buffer DMA Enable */</span>
<a name="l07167"></a>07167 <span class="preprocessor">#define  SPI_CR2_SSOE                        ((u8)0x04)               </span><span class="comment">/* SS Output Enable */</span>
<a name="l07168"></a>07168 <span class="preprocessor">#define  SPI_CR2_ERRIE                       ((u8)0x20)               </span><span class="comment">/* Error Interrupt Enable */</span>
<a name="l07169"></a>07169 <span class="preprocessor">#define  SPI_CR2_RXNEIE                      ((u8)0x40)               </span><span class="comment">/* RX buffer Not Empty Interrupt Enable */</span>
<a name="l07170"></a>07170 <span class="preprocessor">#define  SPI_CR2_TXEIE                       ((u8)0x80)               </span><span class="comment">/* Tx buffer Empty Interrupt Enable */</span>
<a name="l07171"></a>07171 
<a name="l07172"></a>07172 
<a name="l07173"></a>07173 <span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span>
<a name="l07174"></a>07174 <span class="preprocessor">#define  SPI_SR_RXNE                         ((u8)0x01)               </span><span class="comment">/* Receive buffer Not Empty */</span>
<a name="l07175"></a>07175 <span class="preprocessor">#define  SPI_SR_TXE                          ((u8)0x02)               </span><span class="comment">/* Transmit buffer Empty */</span>
<a name="l07176"></a>07176 <span class="preprocessor">#define  SPI_SR_CHSIDE                       ((u8)0x04)               </span><span class="comment">/* Channel side */</span>
<a name="l07177"></a>07177 <span class="preprocessor">#define  SPI_SR_UDR                          ((u8)0x08)               </span><span class="comment">/* Underrun flag */</span>
<a name="l07178"></a>07178 <span class="preprocessor">#define  SPI_SR_CRCERR                       ((u8)0x10)               </span><span class="comment">/* CRC Error flag */</span>
<a name="l07179"></a>07179 <span class="preprocessor">#define  SPI_SR_MODF                         ((u8)0x20)               </span><span class="comment">/* Mode fault */</span>
<a name="l07180"></a>07180 <span class="preprocessor">#define  SPI_SR_OVR                          ((u8)0x40)               </span><span class="comment">/* Overrun flag */</span>
<a name="l07181"></a>07181 <span class="preprocessor">#define  SPI_SR_BSY                          ((u8)0x80)               </span><span class="comment">/* Busy flag */</span>
<a name="l07182"></a>07182 
<a name="l07183"></a>07183 
<a name="l07184"></a>07184 <span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span>
<a name="l07185"></a>07185 <span class="preprocessor">#define  SPI_DR_DR                           ((u16)0xFFFF)            </span><span class="comment">/* Data Register */</span>
<a name="l07186"></a>07186 
<a name="l07187"></a>07187 
<a name="l07188"></a>07188 <span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span>
<a name="l07189"></a>07189 <span class="preprocessor">#define  SPI_CRCPR_CRCPOLY                   ((u16)0xFFFF)            </span><span class="comment">/* CRC polynomial register */</span>
<a name="l07190"></a>07190 
<a name="l07191"></a>07191 
<a name="l07192"></a>07192 <span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span>
<a name="l07193"></a>07193 <span class="preprocessor">#define  SPI_RXCRCR_RXCRC                    ((u16)0xFFFF)            </span><span class="comment">/* Rx CRC Register */</span>
<a name="l07194"></a>07194 
<a name="l07195"></a>07195 
<a name="l07196"></a>07196 <span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span>
<a name="l07197"></a>07197 <span class="preprocessor">#define  SPI_TXCRCR_TXCRC                    ((u16)0xFFFF)            </span><span class="comment">/* Tx CRC Register */</span>
<a name="l07198"></a>07198 
<a name="l07199"></a>07199 
<a name="l07200"></a>07200 <span class="comment">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span>
<a name="l07201"></a>07201 <span class="preprocessor">#define  SPI_I2SCFGR_CHLEN                   ((u16)0x0001)            </span><span class="comment">/* Channel length (number of bits per audio channel) */</span>
<a name="l07202"></a>07202 
<a name="l07203"></a>07203 <span class="preprocessor">#define  SPI_I2SCFGR_DATLEN                  ((u16)0x0006)            </span><span class="comment">/* DATLEN[1:0] bits (Data length to be transferred) */</span>
<a name="l07204"></a>07204 <span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_0                ((u16)0x0002)            </span><span class="comment">/* Bit 0 */</span>
<a name="l07205"></a>07205 <span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_1                ((u16)0x0004)            </span><span class="comment">/* Bit 1 */</span>
<a name="l07206"></a>07206 
<a name="l07207"></a>07207 <span class="preprocessor">#define  SPI_I2SCFGR_CKPOL                   ((u16)0x0008)            </span><span class="comment">/* steady state clock polarity */</span>
<a name="l07208"></a>07208 
<a name="l07209"></a>07209 <span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD                  ((u16)0x0030)            </span><span class="comment">/* I2SSTD[1:0] bits (I2S standard selection) */</span>
<a name="l07210"></a>07210 <span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_0                ((u16)0x0010)            </span><span class="comment">/* Bit 0 */</span>
<a name="l07211"></a>07211 <span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_1                ((u16)0x0020)            </span><span class="comment">/* Bit 1 */</span>
<a name="l07212"></a>07212 
<a name="l07213"></a>07213 <span class="preprocessor">#define  SPI_I2SCFGR_PCMSYNC                 ((u16)0x0080)            </span><span class="comment">/* PCM frame synchronization */</span>
<a name="l07214"></a>07214 
<a name="l07215"></a>07215 <span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG                  ((u16)0x0300)            </span><span class="comment">/* I2SCFG[1:0] bits (I2S configuration mode) */</span>
<a name="l07216"></a>07216 <span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_0                ((u16)0x0100)            </span><span class="comment">/* Bit 0 */</span>
<a name="l07217"></a>07217 <span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_1                ((u16)0x0200)            </span><span class="comment">/* Bit 1 */</span>
<a name="l07218"></a>07218 
<a name="l07219"></a>07219 <span class="preprocessor">#define  SPI_I2SCFGR_I2SE                    ((u16)0x0400)            </span><span class="comment">/* I2S Enable */</span>
<a name="l07220"></a>07220 <span class="preprocessor">#define  SPI_I2SCFGR_I2SMOD                  ((u16)0x0800)            </span><span class="comment">/* I2S mode selection */</span>
<a name="l07221"></a>07221 
<a name="l07222"></a>07222 
<a name="l07223"></a>07223 <span class="comment">/******************  Bit definition for SPI_I2SPR register  *******************/</span>
<a name="l07224"></a>07224 <span class="preprocessor">#define  SPI_I2SPR_I2SDIV                    ((u16)0x00FF)            </span><span class="comment">/* I2S Linear prescaler */</span>
<a name="l07225"></a>07225 <span class="preprocessor">#define  SPI_I2SPR_ODD                       ((u16)0x0100)            </span><span class="comment">/* Odd factor for the prescaler */</span>
<a name="l07226"></a>07226 <span class="preprocessor">#define  SPI_I2SPR_MCKOE                     ((u16)0x0200)            </span><span class="comment">/* Master Clock Output Enable */</span>
<a name="l07227"></a>07227 
<a name="l07228"></a>07228 
<a name="l07229"></a>07229 
<a name="l07230"></a>07230 <span class="comment">/******************************************************************************/</span>
<a name="l07231"></a>07231 <span class="comment">/*                                                                            */</span>
<a name="l07232"></a>07232 <span class="comment">/*                      Inter-integrated Circuit Interface                    */</span>
<a name="l07233"></a>07233 <span class="comment">/*                                                                            */</span>
<a name="l07234"></a>07234 <span class="comment">/******************************************************************************/</span>
<a name="l07235"></a>07235 
<a name="l07236"></a>07236 <span class="comment">/*******************  Bit definition for I2C_CR1 register  ********************/</span>
<a name="l07237"></a>07237 <span class="preprocessor">#define  I2C_CR1_PE                          ((u16)0x0001)            </span><span class="comment">/* Peripheral Enable */</span>
<a name="l07238"></a>07238 <span class="preprocessor">#define  I2C_CR1_SMBUS                       ((u16)0x0002)            </span><span class="comment">/* SMBus Mode */</span>
<a name="l07239"></a>07239 <span class="preprocessor">#define  I2C_CR1_SMBTYPE                     ((u16)0x0008)            </span><span class="comment">/* SMBus Type */</span>
<a name="l07240"></a>07240 <span class="preprocessor">#define  I2C_CR1_ENARP                       ((u16)0x0010)            </span><span class="comment">/* ARP Enable */</span>
<a name="l07241"></a>07241 <span class="preprocessor">#define  I2C_CR1_ENPEC                       ((u16)0x0020)            </span><span class="comment">/* PEC Enable */</span>
<a name="l07242"></a>07242 <span class="preprocessor">#define  I2C_CR1_ENGC                        ((u16)0x0040)            </span><span class="comment">/* General Call Enable */</span>
<a name="l07243"></a>07243 <span class="preprocessor">#define  I2C_CR1_NOSTRETCH                   ((u16)0x0080)            </span><span class="comment">/* Clock Stretching Disable (Slave mode) */</span>
<a name="l07244"></a>07244 <span class="preprocessor">#define  I2C_CR1_START                       ((u16)0x0100)            </span><span class="comment">/* Start Generation */</span>
<a name="l07245"></a>07245 <span class="preprocessor">#define  I2C_CR1_STOP                        ((u16)0x0200)            </span><span class="comment">/* Stop Generation */</span>
<a name="l07246"></a>07246 <span class="preprocessor">#define  I2C_CR1_ACK                         ((u16)0x0400)            </span><span class="comment">/* Acknowledge Enable */</span>
<a name="l07247"></a>07247 <span class="preprocessor">#define  I2C_CR1_POS                         ((u16)0x0800)            </span><span class="comment">/* Acknowledge/PEC Position (for data reception) */</span>
<a name="l07248"></a>07248 <span class="preprocessor">#define  I2C_CR1_PEC                         ((u16)0x1000)            </span><span class="comment">/* Packet Error Checking */</span>
<a name="l07249"></a>07249 <span class="preprocessor">#define  I2C_CR1_ALERT                       ((u16)0x2000)            </span><span class="comment">/* SMBus Alert */</span>
<a name="l07250"></a>07250 <span class="preprocessor">#define  I2C_CR1_SWRST                       ((u16)0x8000)            </span><span class="comment">/* Software Reset */</span>
<a name="l07251"></a>07251 
<a name="l07252"></a>07252 
<a name="l07253"></a>07253 <span class="comment">/*******************  Bit definition for I2C_CR2 register  ********************/</span>
<a name="l07254"></a>07254 <span class="preprocessor">#define  I2C_CR2_FREQ                        ((u16)0x003F)            </span><span class="comment">/* FREQ[5:0] bits (Peripheral Clock Frequency) */</span>
<a name="l07255"></a>07255 <span class="preprocessor">#define  I2C_CR2_FREQ_0                      ((u16)0x0001)            </span><span class="comment">/* Bit 0 */</span>
<a name="l07256"></a>07256 <span class="preprocessor">#define  I2C_CR2_FREQ_1                      ((u16)0x0002)            </span><span class="comment">/* Bit 1 */</span>
<a name="l07257"></a>07257 <span class="preprocessor">#define  I2C_CR2_FREQ_2                      ((u16)0x0004)            </span><span class="comment">/* Bit 2 */</span>
<a name="l07258"></a>07258 <span class="preprocessor">#define  I2C_CR2_FREQ_3                      ((u16)0x0008)            </span><span class="comment">/* Bit 3 */</span>
<a name="l07259"></a>07259 <span class="preprocessor">#define  I2C_CR2_FREQ_4                      ((u16)0x0010)            </span><span class="comment">/* Bit 4 */</span>
<a name="l07260"></a>07260 <span class="preprocessor">#define  I2C_CR2_FREQ_5                      ((u16)0x0020)            </span><span class="comment">/* Bit 5 */</span>
<a name="l07261"></a>07261 
<a name="l07262"></a>07262 <span class="preprocessor">#define  I2C_CR2_ITERREN                     ((u16)0x0100)            </span><span class="comment">/* Error Interrupt Enable */</span>
<a name="l07263"></a>07263 <span class="preprocessor">#define  I2C_CR2_ITEVTEN                     ((u16)0x0200)            </span><span class="comment">/* Event Interrupt Enable */</span>
<a name="l07264"></a>07264 <span class="preprocessor">#define  I2C_CR2_ITBUFEN                     ((u16)0x0400)            </span><span class="comment">/* Buffer Interrupt Enable */</span>
<a name="l07265"></a>07265 <span class="preprocessor">#define  I2C_CR2_DMAEN                       ((u16)0x0800)            </span><span class="comment">/* DMA Requests Enable */</span>
<a name="l07266"></a>07266 <span class="preprocessor">#define  I2C_CR2_LAST                        ((u16)0x1000)            </span><span class="comment">/* DMA Last Transfer */</span>
<a name="l07267"></a>07267 
<a name="l07268"></a>07268 
<a name="l07269"></a>07269 <span class="comment">/*******************  Bit definition for I2C_OAR1 register  *******************/</span>
<a name="l07270"></a>07270 <span class="preprocessor">#define  I2C_OAR1_ADD1_7                     ((u16)0x00FE)            </span><span class="comment">/* Interface Address */</span>
<a name="l07271"></a>07271 <span class="preprocessor">#define  I2C_OAR1_ADD8_9                     ((u16)0x0300)            </span><span class="comment">/* Interface Address */</span>
<a name="l07272"></a>07272 
<a name="l07273"></a>07273 <span class="preprocessor">#define  I2C_OAR1_ADD0                       ((u16)0x0001)            </span><span class="comment">/* Bit 0 */</span>
<a name="l07274"></a>07274 <span class="preprocessor">#define  I2C_OAR1_ADD1                       ((u16)0x0002)            </span><span class="comment">/* Bit 1 */</span>
<a name="l07275"></a>07275 <span class="preprocessor">#define  I2C_OAR1_ADD2                       ((u16)0x0004)            </span><span class="comment">/* Bit 2 */</span>
<a name="l07276"></a>07276 <span class="preprocessor">#define  I2C_OAR1_ADD3                       ((u16)0x0008)            </span><span class="comment">/* Bit 3 */</span>
<a name="l07277"></a>07277 <span class="preprocessor">#define  I2C_OAR1_ADD4                       ((u16)0x0010)            </span><span class="comment">/* Bit 4 */</span>
<a name="l07278"></a>07278 <span class="preprocessor">#define  I2C_OAR1_ADD5                       ((u16)0x0020)            </span><span class="comment">/* Bit 5 */</span>
<a name="l07279"></a>07279 <span class="preprocessor">#define  I2C_OAR1_ADD6                       ((u16)0x0040)            </span><span class="comment">/* Bit 6 */</span>
<a name="l07280"></a>07280 <span class="preprocessor">#define  I2C_OAR1_ADD7                       ((u16)0x0080)            </span><span class="comment">/* Bit 7 */</span>
<a name="l07281"></a>07281 <span class="preprocessor">#define  I2C_OAR1_ADD8                       ((u16)0x0100)            </span><span class="comment">/* Bit 8 */</span>
<a name="l07282"></a>07282 <span class="preprocessor">#define  I2C_OAR1_ADD9                       ((u16)0x0200)            </span><span class="comment">/* Bit 9 */</span>
<a name="l07283"></a>07283 
<a name="l07284"></a>07284 <span class="preprocessor">#define  I2C_OAR1_ADDMODE                    ((u16)0x8000)            </span><span class="comment">/* Addressing Mode (Slave mode) */</span>
<a name="l07285"></a>07285 
<a name="l07286"></a>07286 
<a name="l07287"></a>07287 <span class="comment">/*******************  Bit definition for I2C_OAR2 register  *******************/</span>
<a name="l07288"></a>07288 <span class="preprocessor">#define  I2C_OAR2_ENDUAL                     ((u8)0x01)               </span><span class="comment">/* Dual addressing mode enable */</span>
<a name="l07289"></a>07289 <span class="preprocessor">#define  I2C_OAR2_ADD2                       ((u8)0xFE)               </span><span class="comment">/* Interface address */</span>
<a name="l07290"></a>07290 
<a name="l07291"></a>07291 
<a name="l07292"></a>07292 <span class="comment">/********************  Bit definition for I2C_DR register  ********************/</span>
<a name="l07293"></a>07293 <span class="preprocessor">#define  I2C_DR_DR                           ((u8)0xFF)               </span><span class="comment">/* 8-bit Data Register */</span>
<a name="l07294"></a>07294 
<a name="l07295"></a>07295 
<a name="l07296"></a>07296 <span class="comment">/*******************  Bit definition for I2C_SR1 register  ********************/</span>
<a name="l07297"></a>07297 <span class="preprocessor">#define  I2C_SR1_SB                          ((u16)0x0001)            </span><span class="comment">/* Start Bit (Master mode) */</span>
<a name="l07298"></a>07298 <span class="preprocessor">#define  I2C_SR1_ADDR                        ((u16)0x0002)            </span><span class="comment">/* Address sent (master mode)/matched (slave mode) */</span>
<a name="l07299"></a>07299 <span class="preprocessor">#define  I2C_SR1_BTF                         ((u16)0x0004)            </span><span class="comment">/* Byte Transfer Finished */</span>
<a name="l07300"></a>07300 <span class="preprocessor">#define  I2C_SR1_ADD10                       ((u16)0x0008)            </span><span class="comment">/* 10-bit header sent (Master mode) */</span>
<a name="l07301"></a>07301 <span class="preprocessor">#define  I2C_SR1_STOPF                       ((u16)0x0010)            </span><span class="comment">/* Stop detection (Slave mode) */</span>
<a name="l07302"></a>07302 <span class="preprocessor">#define  I2C_SR1_RXNE                        ((u16)0x0040)            </span><span class="comment">/* Data Register not Empty (receivers) */</span>
<a name="l07303"></a>07303 <span class="preprocessor">#define  I2C_SR1_TXE                         ((u16)0x0080)            </span><span class="comment">/* Data Register Empty (transmitters) */</span>
<a name="l07304"></a>07304 <span class="preprocessor">#define  I2C_SR1_BERR                        ((u16)0x0100)            </span><span class="comment">/* Bus Error */</span>
<a name="l07305"></a>07305 <span class="preprocessor">#define  I2C_SR1_ARLO                        ((u16)0x0200)            </span><span class="comment">/* Arbitration Lost (master mode) */</span>
<a name="l07306"></a>07306 <span class="preprocessor">#define  I2C_SR1_AF                          ((u16)0x0400)            </span><span class="comment">/* Acknowledge Failure */</span>
<a name="l07307"></a>07307 <span class="preprocessor">#define  I2C_SR1_OVR                         ((u16)0x0800)            </span><span class="comment">/* Overrun/Underrun */</span>
<a name="l07308"></a>07308 <span class="preprocessor">#define  I2C_SR1_PECERR                      ((u16)0x1000)            </span><span class="comment">/* PEC Error in reception */</span>
<a name="l07309"></a>07309 <span class="preprocessor">#define  I2C_SR1_TIMEOUT                     ((u16)0x4000)            </span><span class="comment">/* Timeout or Tlow Error */</span>
<a name="l07310"></a>07310 <span class="preprocessor">#define  I2C_SR1_SMBALERT                    ((u16)0x8000)            </span><span class="comment">/* SMBus Alert */</span>
<a name="l07311"></a>07311 
<a name="l07312"></a>07312 
<a name="l07313"></a>07313 <span class="comment">/*******************  Bit definition for I2C_SR2 register  ********************/</span>
<a name="l07314"></a>07314 <span class="preprocessor">#define  I2C_SR2_MSL                         ((u16)0x0001)            </span><span class="comment">/* Master/Slave */</span>
<a name="l07315"></a>07315 <span class="preprocessor">#define  I2C_SR2_BUSY                        ((u16)0x0002)            </span><span class="comment">/* Bus Busy */</span>
<a name="l07316"></a>07316 <span class="preprocessor">#define  I2C_SR2_TRA                         ((u16)0x0004)            </span><span class="comment">/* Transmitter/Receiver */</span>
<a name="l07317"></a>07317 <span class="preprocessor">#define  I2C_SR2_GENCALL                     ((u16)0x0010)            </span><span class="comment">/* General Call Address (Slave mode) */</span>
<a name="l07318"></a>07318 <span class="preprocessor">#define  I2C_SR2_SMBDEFAULT                  ((u16)0x0020)            </span><span class="comment">/* SMBus Device Default Address (Slave mode) */</span>
<a name="l07319"></a>07319 <span class="preprocessor">#define  I2C_SR2_SMBHOST                     ((u16)0x0040)            </span><span class="comment">/* SMBus Host Header (Slave mode) */</span>
<a name="l07320"></a>07320 <span class="preprocessor">#define  I2C_SR2_DUALF                       ((u16)0x0080)            </span><span class="comment">/* Dual Flag (Slave mode) */</span>
<a name="l07321"></a>07321 <span class="preprocessor">#define  I2C_SR2_PEC                         ((u16)0xFF00)            </span><span class="comment">/* Packet Error Checking Register */</span>
<a name="l07322"></a>07322 
<a name="l07323"></a>07323 
<a name="l07324"></a>07324 <span class="comment">/*******************  Bit definition for I2C_CCR register  ********************/</span>
<a name="l07325"></a>07325 <span class="preprocessor">#define  I2C_CCR_CCR                         ((u16)0x0FFF)            </span><span class="comment">/* Clock Control Register in Fast/Standard mode (Master mode) */</span>
<a name="l07326"></a>07326 <span class="preprocessor">#define  I2C_CCR_DUTY                        ((u16)0x4000)            </span><span class="comment">/* Fast Mode Duty Cycle */</span>
<a name="l07327"></a>07327 <span class="preprocessor">#define  I2C_CCR_FS                          ((u16)0x8000)            </span><span class="comment">/* I2C Master Mode Selection */</span>
<a name="l07328"></a>07328 
<a name="l07329"></a>07329 
<a name="l07330"></a>07330 <span class="comment">/******************  Bit definition for I2C_TRISE register  *******************/</span>
<a name="l07331"></a>07331 <span class="preprocessor">#define  I2C_TRISE_TRISE                     ((u8)0x3F)               </span><span class="comment">/* Maximum Rise Time in Fast/Standard mode (Master mode) */</span>
<a name="l07332"></a>07332 
<a name="l07333"></a>07333 
<a name="l07334"></a>07334 
<a name="l07335"></a>07335 <span class="comment">/******************************************************************************/</span>
<a name="l07336"></a>07336 <span class="comment">/*                                                                            */</span>
<a name="l07337"></a>07337 <span class="comment">/*          Universal Synchronous Asynchronous Receiver Transmitter           */</span>
<a name="l07338"></a>07338 <span class="comment">/*                                                                            */</span>
<a name="l07339"></a>07339 <span class="comment">/******************************************************************************/</span>
<a name="l07340"></a>07340 
<a name="l07341"></a>07341 <span class="comment">/*******************  Bit definition for USART_SR register  *******************/</span>
<a name="l07342"></a>07342 <span class="preprocessor">#define  USART_SR_PE                         ((u16)0x0001)            </span><span class="comment">/* Parity Error */</span>
<a name="l07343"></a>07343 <span class="preprocessor">#define  USART_SR_FE                         ((u16)0x0002)            </span><span class="comment">/* Framing Error */</span>
<a name="l07344"></a>07344 <span class="preprocessor">#define  USART_SR_NE                         ((u16)0x0004)            </span><span class="comment">/* Noise Error Flag */</span>
<a name="l07345"></a>07345 <span class="preprocessor">#define  USART_SR_ORE                        ((u16)0x0008)            </span><span class="comment">/* OverRun Error */</span>
<a name="l07346"></a>07346 <span class="preprocessor">#define  USART_SR_IDLE                       ((u16)0x0010)            </span><span class="comment">/* IDLE line detected */</span>
<a name="l07347"></a>07347 <span class="preprocessor">#define  USART_SR_RXNE                       ((u16)0x0020)            </span><span class="comment">/* Read Data Register Not Empty */</span>
<a name="l07348"></a>07348 <span class="preprocessor">#define  USART_SR_TC                         ((u16)0x0040)            </span><span class="comment">/* Transmission Complete */</span>
<a name="l07349"></a>07349 <span class="preprocessor">#define  USART_SR_TXE                        ((u16)0x0080)            </span><span class="comment">/* Transmit Data Register Empty */</span>
<a name="l07350"></a>07350 <span class="preprocessor">#define  USART_SR_LBD                        ((u16)0x0100)            </span><span class="comment">/* LIN Break Detection Flag */</span>
<a name="l07351"></a>07351 <span class="preprocessor">#define  USART_SR_CTS                        ((u16)0x0200)            </span><span class="comment">/* CTS Flag */</span>
<a name="l07352"></a>07352 
<a name="l07353"></a>07353 
<a name="l07354"></a>07354 <span class="comment">/*******************  Bit definition for USART_DR register  *******************/</span>
<a name="l07355"></a>07355 <span class="preprocessor">#define  USART_DR_DR                         ((u16)0x01FF)            </span><span class="comment">/* Data value */</span>
<a name="l07356"></a>07356 
<a name="l07357"></a>07357 
<a name="l07358"></a>07358 <span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span>
<a name="l07359"></a>07359 <span class="preprocessor">#define  USART_BRR_DIV_Fraction              ((u16)0x000F)            </span><span class="comment">/* Fraction of USARTDIV */</span>
<a name="l07360"></a>07360 <span class="preprocessor">#define  USART_BRR_DIV_Mantissa              ((u16)0xFFF0)            </span><span class="comment">/* Mantissa of USARTDIV */</span>
<a name="l07361"></a>07361 
<a name="l07362"></a>07362 
<a name="l07363"></a>07363 <span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span>
<a name="l07364"></a>07364 <span class="preprocessor">#define  USART_CR1_SBK                       ((u16)0x0001)            </span><span class="comment">/* Send Break */</span>
<a name="l07365"></a>07365 <span class="preprocessor">#define  USART_CR1_RWU                       ((u16)0x0002)            </span><span class="comment">/* Receiver wakeup */</span>
<a name="l07366"></a>07366 <span class="preprocessor">#define  USART_CR1_RE                        ((u16)0x0004)            </span><span class="comment">/* Receiver Enable */</span>
<a name="l07367"></a>07367 <span class="preprocessor">#define  USART_CR1_TE                        ((u16)0x0008)            </span><span class="comment">/* Transmitter Enable */</span>
<a name="l07368"></a>07368 <span class="preprocessor">#define  USART_CR1_IDLEIE                    ((u16)0x0010)            </span><span class="comment">/* IDLE Interrupt Enable */</span>
<a name="l07369"></a>07369 <span class="preprocessor">#define  USART_CR1_RXNEIE                    ((u16)0x0020)            </span><span class="comment">/* RXNE Interrupt Enable */</span>
<a name="l07370"></a>07370 <span class="preprocessor">#define  USART_CR1_TCIE                      ((u16)0x0040)            </span><span class="comment">/* Transmission Complete Interrupt Enable */</span>
<a name="l07371"></a>07371 <span class="preprocessor">#define  USART_CR1_TXEIE                     ((u16)0x0080)            </span><span class="comment">/* PE Interrupt Enable */</span>
<a name="l07372"></a>07372 <span class="preprocessor">#define  USART_CR1_PEIE                      ((u16)0x0100)            </span><span class="comment">/* PE Interrupt Enable */</span>
<a name="l07373"></a>07373 <span class="preprocessor">#define  USART_CR1_PS                        ((u16)0x0200)            </span><span class="comment">/* Parity Selection */</span>
<a name="l07374"></a>07374 <span class="preprocessor">#define  USART_CR1_PCE                       ((u16)0x0400)            </span><span class="comment">/* Parity Control Enable */</span>
<a name="l07375"></a>07375 <span class="preprocessor">#define  USART_CR1_WAKE                      ((u16)0x0800)            </span><span class="comment">/* Wakeup method */</span>
<a name="l07376"></a>07376 <span class="preprocessor">#define  USART_CR1_M                         ((u16)0x1000)            </span><span class="comment">/* Word length */</span>
<a name="l07377"></a>07377 <span class="preprocessor">#define  USART_CR1_UE                        ((u16)0x2000)            </span><span class="comment">/* USART Enable */</span>
<a name="l07378"></a>07378 
<a name="l07379"></a>07379 
<a name="l07380"></a>07380 <span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span>
<a name="l07381"></a>07381 <span class="preprocessor">#define  USART_CR2_ADD                       ((u16)0x000F)            </span><span class="comment">/* Address of the USART node */</span>
<a name="l07382"></a>07382 <span class="preprocessor">#define  USART_CR2_LBDL                      ((u16)0x0020)            </span><span class="comment">/* LIN Break Detection Length */</span>
<a name="l07383"></a>07383 <span class="preprocessor">#define  USART_CR2_LBDIE                     ((u16)0x0040)            </span><span class="comment">/* LIN Break Detection Interrupt Enable */</span>
<a name="l07384"></a>07384 <span class="preprocessor">#define  USART_CR2_LBCL                      ((u16)0x0100)            </span><span class="comment">/* Last Bit Clock pulse */</span>
<a name="l07385"></a>07385 <span class="preprocessor">#define  USART_CR2_CPHA                      ((u16)0x0200)            </span><span class="comment">/* Clock Phase */</span>
<a name="l07386"></a>07386 <span class="preprocessor">#define  USART_CR2_CPOL                      ((u16)0x0400)            </span><span class="comment">/* Clock Polarity */</span>
<a name="l07387"></a>07387 <span class="preprocessor">#define  USART_CR2_CLKEN                     ((u16)0x0800)            </span><span class="comment">/* Clock Enable */</span>
<a name="l07388"></a>07388 
<a name="l07389"></a>07389 <span class="preprocessor">#define  USART_CR2_STOP                      ((u16)0x3000)            </span><span class="comment">/* STOP[1:0] bits (STOP bits) */</span>
<a name="l07390"></a>07390 <span class="preprocessor">#define  USART_CR2_STOP_0                    ((u16)0x1000)            </span><span class="comment">/* Bit 0 */</span>
<a name="l07391"></a>07391 <span class="preprocessor">#define  USART_CR2_STOP_1                    ((u16)0x2000)            </span><span class="comment">/* Bit 1 */</span>
<a name="l07392"></a>07392 
<a name="l07393"></a>07393 <span class="preprocessor">#define  USART_CR2_LINEN                     ((u16)0x4000)            </span><span class="comment">/* LIN mode enable */</span>
<a name="l07394"></a>07394 
<a name="l07395"></a>07395 
<a name="l07396"></a>07396 <span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span>
<a name="l07397"></a>07397 <span class="preprocessor">#define  USART_CR3_EIE                       ((u16)0x0001)            </span><span class="comment">/* Error Interrupt Enable */</span>
<a name="l07398"></a>07398 <span class="preprocessor">#define  USART_CR3_IREN                      ((u16)0x0002)            </span><span class="comment">/* IrDA mode Enable */</span>
<a name="l07399"></a>07399 <span class="preprocessor">#define  USART_CR3_IRLP                      ((u16)0x0004)            </span><span class="comment">/* IrDA Low-Power */</span>
<a name="l07400"></a>07400 <span class="preprocessor">#define  USART_CR3_HDSEL                     ((u16)0x0008)            </span><span class="comment">/* Half-Duplex Selection */</span>
<a name="l07401"></a>07401 <span class="preprocessor">#define  USART_CR3_NACK                      ((u16)0x0010)            </span><span class="comment">/* Smartcard NACK enable */</span>
<a name="l07402"></a>07402 <span class="preprocessor">#define  USART_CR3_SCEN                      ((u16)0x0020)            </span><span class="comment">/* Smartcard mode enable */</span>
<a name="l07403"></a>07403 <span class="preprocessor">#define  USART_CR3_DMAR                      ((u16)0x0040)            </span><span class="comment">/* DMA Enable Receiver */</span>
<a name="l07404"></a>07404 <span class="preprocessor">#define  USART_CR3_DMAT                      ((u16)0x0080)            </span><span class="comment">/* DMA Enable Transmitter */</span>
<a name="l07405"></a>07405 <span class="preprocessor">#define  USART_CR3_RTSE                      ((u16)0x0100)            </span><span class="comment">/* RTS Enable */</span>
<a name="l07406"></a>07406 <span class="preprocessor">#define  USART_CR3_CTSE                      ((u16)0x0200)            </span><span class="comment">/* CTS Enable */</span>
<a name="l07407"></a>07407 <span class="preprocessor">#define  USART_CR3_CTSIE                     ((u16)0x0400)            </span><span class="comment">/* CTS Interrupt Enable */</span>
<a name="l07408"></a>07408 
<a name="l07409"></a>07409 
<a name="l07410"></a>07410 <span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span>
<a name="l07411"></a>07411 <span class="preprocessor">#define  USART_GTPR_PSC                      ((u16)0x00FF)            </span><span class="comment">/* PSC[7:0] bits (Prescaler value) */</span>
<a name="l07412"></a>07412 <span class="preprocessor">#define  USART_GTPR_PSC_0                    ((u16)0x0001)            </span><span class="comment">/* Bit 0 */</span>
<a name="l07413"></a>07413 <span class="preprocessor">#define  USART_GTPR_PSC_1                    ((u16)0x0002)            </span><span class="comment">/* Bit 1 */</span>
<a name="l07414"></a>07414 <span class="preprocessor">#define  USART_GTPR_PSC_2                    ((u16)0x0004)            </span><span class="comment">/* Bit 2 */</span>
<a name="l07415"></a>07415 <span class="preprocessor">#define  USART_GTPR_PSC_3                    ((u16)0x0008)            </span><span class="comment">/* Bit 3 */</span>
<a name="l07416"></a>07416 <span class="preprocessor">#define  USART_GTPR_PSC_4                    ((u16)0x0010)            </span><span class="comment">/* Bit 4 */</span>
<a name="l07417"></a>07417 <span class="preprocessor">#define  USART_GTPR_PSC_5                    ((u16)0x0020)            </span><span class="comment">/* Bit 5 */</span>
<a name="l07418"></a>07418 <span class="preprocessor">#define  USART_GTPR_PSC_6                    ((u16)0x0040)            </span><span class="comment">/* Bit 6 */</span>
<a name="l07419"></a>07419 <span class="preprocessor">#define  USART_GTPR_PSC_7                    ((u16)0x0080)            </span><span class="comment">/* Bit 7 */</span>
<a name="l07420"></a>07420 
<a name="l07421"></a>07421 <span class="preprocessor">#define  USART_GTPR_GT                       ((u16)0xFF00)            </span><span class="comment">/* Guard time value */</span>
<a name="l07422"></a>07422 
<a name="l07423"></a>07423 
<a name="l07424"></a>07424 
<a name="l07425"></a>07425 <span class="comment">/******************************************************************************/</span>
<a name="l07426"></a>07426 <span class="comment">/*                                                                            */</span>
<a name="l07427"></a>07427 <span class="comment">/*                                 Debug MCU                                  */</span>
<a name="l07428"></a>07428 <span class="comment">/*                                                                            */</span>
<a name="l07429"></a>07429 <span class="comment">/******************************************************************************/</span>
<a name="l07430"></a>07430 
<a name="l07431"></a>07431 <span class="comment">/****************  Bit definition for DBGMCU_IDCODE register  *****************/</span>
<a name="l07432"></a>07432 <span class="preprocessor">#define  DBGMCU_IDCODE_DEV_ID                ((u32)0x00000FFF)        </span><span class="comment">/* Device Identifier */</span>
<a name="l07433"></a>07433 
<a name="l07434"></a>07434 <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID                ((u32)0xFFFF0000)        </span><span class="comment">/* REV_ID[15:0] bits (Revision Identifier) */</span>
<a name="l07435"></a>07435 <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_0              ((u32)0x00010000)        </span><span class="comment">/* Bit 0 */</span>
<a name="l07436"></a>07436 <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_1              ((u32)0x00020000)        </span><span class="comment">/* Bit 1 */</span>
<a name="l07437"></a>07437 <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_2              ((u32)0x00040000)        </span><span class="comment">/* Bit 2 */</span>
<a name="l07438"></a>07438 <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_3              ((u32)0x00080000)        </span><span class="comment">/* Bit 3 */</span>
<a name="l07439"></a>07439 <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_4              ((u32)0x00100000)        </span><span class="comment">/* Bit 4 */</span>
<a name="l07440"></a>07440 <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_5              ((u32)0x00200000)        </span><span class="comment">/* Bit 5 */</span>
<a name="l07441"></a>07441 <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_6              ((u32)0x00400000)        </span><span class="comment">/* Bit 6 */</span>
<a name="l07442"></a>07442 <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_7              ((u32)0x00800000)        </span><span class="comment">/* Bit 7 */</span>
<a name="l07443"></a>07443 <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_8              ((u32)0x01000000)        </span><span class="comment">/* Bit 8 */</span>
<a name="l07444"></a>07444 <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_9              ((u32)0x02000000)        </span><span class="comment">/* Bit 9 */</span>
<a name="l07445"></a>07445 <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_10             ((u32)0x04000000)        </span><span class="comment">/* Bit 10 */</span>
<a name="l07446"></a>07446 <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_11             ((u32)0x08000000)        </span><span class="comment">/* Bit 11 */</span>
<a name="l07447"></a>07447 <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_12             ((u32)0x10000000)        </span><span class="comment">/* Bit 12 */</span>
<a name="l07448"></a>07448 <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_13             ((u32)0x20000000)        </span><span class="comment">/* Bit 13 */</span>
<a name="l07449"></a>07449 <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_14             ((u32)0x40000000)        </span><span class="comment">/* Bit 14 */</span>
<a name="l07450"></a>07450 <span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_15             ((u32)0x80000000)        </span><span class="comment">/* Bit 15 */</span>
<a name="l07451"></a>07451 
<a name="l07452"></a>07452 
<a name="l07453"></a>07453 <span class="comment">/******************  Bit definition for DBGMCU_CR register  *******************/</span>
<a name="l07454"></a>07454 <span class="preprocessor">#define  DBGMCU_CR_DBG_SLEEP                 ((u32)0x00000001)        </span><span class="comment">/* Debug Sleep Mode */</span>
<a name="l07455"></a>07455 <span class="preprocessor">#define  DBGMCU_CR_DBG_STOP                  ((u32)0x00000002)        </span><span class="comment">/* Debug Stop Mode */</span>
<a name="l07456"></a>07456 <span class="preprocessor">#define  DBGMCU_CR_DBG_STANDBY               ((u32)0x00000004)        </span><span class="comment">/* Debug Standby mode */</span>
<a name="l07457"></a>07457 <span class="preprocessor">#define  DBGMCU_CR_TRACE_IOEN                ((u32)0x00000020)        </span><span class="comment">/* Trace Pin Assignment Control */</span>
<a name="l07458"></a>07458 
<a name="l07459"></a>07459 <span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE                ((u32)0x000000C0)        </span><span class="comment">/* TRACE_MODE[1:0] bits (Trace Pin Assignment Control) */</span>
<a name="l07460"></a>07460 <span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_0              ((u32)0x00000040)        </span><span class="comment">/* Bit 0 */</span>
<a name="l07461"></a>07461 <span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_1              ((u32)0x00000080)        </span><span class="comment">/* Bit 1 */</span>
<a name="l07462"></a>07462 
<a name="l07463"></a>07463 <span class="preprocessor">#define  DBGMCU_CR_DBG_IWDG_STOP             ((u32)0x00000100)        </span><span class="comment">/* Debug Independent Watchdog stopped when Core is halted */</span>
<a name="l07464"></a>07464 <span class="preprocessor">#define  DBGMCU_CR_DBG_WWDG_STOP             ((u32)0x00000200)        </span><span class="comment">/* Debug Window Watchdog stopped when Core is halted */</span>
<a name="l07465"></a>07465 <span class="preprocessor">#define  DBGMCU_CR_DBG_TIM1_STOP             ((u32)0x00000400)        </span><span class="comment">/* TIM1 counter stopped when core is halted */</span>
<a name="l07466"></a>07466 <span class="preprocessor">#define  DBGMCU_CR_DBG_TIM2_STOP             ((u32)0x00000800)        </span><span class="comment">/* TIM2 counter stopped when core is halted */</span>
<a name="l07467"></a>07467 <span class="preprocessor">#define  DBGMCU_CR_DBG_TIM3_STOP             ((u32)0x00001000)        </span><span class="comment">/* TIM3 counter stopped when core is halted */</span>
<a name="l07468"></a>07468 <span class="preprocessor">#define  DBGMCU_CR_DBG_TIM4_STOP             ((u32)0x00002000)        </span><span class="comment">/* TIM4 counter stopped when core is halted */</span>
<a name="l07469"></a>07469 <span class="preprocessor">#define  DBGMCU_CR_DBG_CAN_STOP              ((u32)0x00004000)        </span><span class="comment">/* Debug CAN stopped when Core is halted */</span>
<a name="l07470"></a>07470 <span class="preprocessor">#define  DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT    ((u32)0x00008000)        </span><span class="comment">/* SMBUS timeout mode stopped when Core is halted */</span>
<a name="l07471"></a>07471 <span class="preprocessor">#define  DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT    ((u32)0x00010000)        </span><span class="comment">/* SMBUS timeout mode stopped when Core is halted */</span>
<a name="l07472"></a>07472 <span class="preprocessor">#define  DBGMCU_CR_DBG_TIM5_STOP             ((u32)0x00020000)        </span><span class="comment">/* TIM5 counter stopped when core is halted */</span>
<a name="l07473"></a>07473 <span class="preprocessor">#define  DBGMCU_CR_DBG_TIM6_STOP             ((u32)0x00040000)        </span><span class="comment">/* TIM6 counter stopped when core is halted */</span>
<a name="l07474"></a>07474 <span class="preprocessor">#define  DBGMCU_CR_DBG_TIM7_STOP             ((u32)0x00080000)        </span><span class="comment">/* TIM7 counter stopped when core is halted */</span>
<a name="l07475"></a>07475 <span class="preprocessor">#define  DBGMCU_CR_DBG_TIM8_STOP             ((u32)0x00100000)        </span><span class="comment">/* TIM8 counter stopped when core is halted */</span>
<a name="l07476"></a>07476 
<a name="l07477"></a>07477 
<a name="l07478"></a>07478 
<a name="l07479"></a>07479 <span class="comment">/******************************************************************************/</span>
<a name="l07480"></a>07480 <span class="comment">/*                                                                            */</span>
<a name="l07481"></a>07481 <span class="comment">/*                      FLASH and Option Bytes Registers                      */</span>
<a name="l07482"></a>07482 <span class="comment">/*                                                                            */</span>
<a name="l07483"></a>07483 <span class="comment">/******************************************************************************/</span>
<a name="l07484"></a>07484 
<a name="l07485"></a>07485 <span class="comment">/*******************  Bit definition for FLASH_ACR register  ******************/</span>
<a name="l07486"></a>07486 <span class="preprocessor">#define  FLASH_ACR_LATENCY                   ((u8)0x07)               </span><span class="comment">/* LATENCY[2:0] bits (Latency) */</span>
<a name="l07487"></a>07487 <span class="preprocessor">#define  FLASH_ACR_LATENCY_0                 ((u8)0x01)               </span><span class="comment">/* Bit 0 */</span>
<a name="l07488"></a>07488 <span class="preprocessor">#define  FLASH_ACR_LATENCY_1                 ((u8)0x02)               </span><span class="comment">/* Bit 1 */</span>
<a name="l07489"></a>07489 <span class="preprocessor">#define  FLASH_ACR_LATENCY_2                 ((u8)0x04)               </span><span class="comment">/* Bit 2 */</span>
<a name="l07490"></a>07490   
<a name="l07491"></a>07491 <span class="preprocessor">#define  FLASH_ACR_HLFCYA                    ((u8)0x08)               </span><span class="comment">/* Flash Half Cycle Access Enable */</span>
<a name="l07492"></a>07492 <span class="preprocessor">#define  FLASH_ACR_PRFTBE                    ((u8)0x10)               </span><span class="comment">/* Prefetch Buffer Enable */</span>
<a name="l07493"></a>07493 <span class="preprocessor">#define  FLASH_ACR_PRFTBS                    ((u8)0x20)               </span><span class="comment">/* Prefetch Buffer Status */</span>
<a name="l07494"></a>07494 
<a name="l07495"></a>07495 
<a name="l07496"></a>07496 <span class="comment">/******************  Bit definition for FLASH_KEYR register  ******************/</span>
<a name="l07497"></a>07497 <span class="preprocessor">#define  FLASH_KEYR_FKEYR                    ((u32)0xFFFFFFFF)        </span><span class="comment">/* FPEC Key */</span>
<a name="l07498"></a>07498 
<a name="l07499"></a>07499 
<a name="l07500"></a>07500 <span class="comment">/*****************  Bit definition for FLASH_OPTKEYR register  ****************/</span>
<a name="l07501"></a>07501 <span class="preprocessor">#define  FLASH_OPTKEYR_OPTKEYR               ((u32)0xFFFFFFFF)        </span><span class="comment">/* Option Byte Key */</span>
<a name="l07502"></a>07502 
<a name="l07503"></a>07503 
<a name="l07504"></a>07504 <span class="comment">/******************  Bit definition for FLASH_SR register  *******************/</span>
<a name="l07505"></a>07505 <span class="preprocessor">#define  FLASH_SR_BSY                        ((u8)0x01)               </span><span class="comment">/* Busy */</span>
<a name="l07506"></a>07506 <span class="preprocessor">#define  FLASH_SR_PGERR                      ((u8)0x04)               </span><span class="comment">/* Programming Error */</span>
<a name="l07507"></a>07507 <span class="preprocessor">#define  FLASH_SR_WRPRTERR                   ((u8)0x10)               </span><span class="comment">/* Write Protection Error */</span>
<a name="l07508"></a>07508 <span class="preprocessor">#define  FLASH_SR_EOP                        ((u8)0x20)               </span><span class="comment">/* End of operation */</span>
<a name="l07509"></a>07509 
<a name="l07510"></a>07510 
<a name="l07511"></a>07511 <span class="comment">/*******************  Bit definition for FLASH_CR register  *******************/</span>
<a name="l07512"></a>07512 <span class="preprocessor">#define  FLASH_CR_PG                         ((u16)0x0001)            </span><span class="comment">/* Programming */</span>
<a name="l07513"></a>07513 <span class="preprocessor">#define  FLASH_CR_PER                        ((u16)0x0002)            </span><span class="comment">/* Page Erase */</span>
<a name="l07514"></a>07514 <span class="preprocessor">#define  FLASH_CR_MER                        ((u16)0x0004)            </span><span class="comment">/* Mass Erase */</span>
<a name="l07515"></a>07515 <span class="preprocessor">#define  FLASH_CR_OPTPG                      ((u16)0x0010)            </span><span class="comment">/* Option Byte Programming */</span>
<a name="l07516"></a>07516 <span class="preprocessor">#define  FLASH_CR_OPTER                      ((u16)0x0020)            </span><span class="comment">/* Option Byte Erase */</span>
<a name="l07517"></a>07517 <span class="preprocessor">#define  FLASH_CR_STRT                       ((u16)0x0040)            </span><span class="comment">/* Start */</span>
<a name="l07518"></a>07518 <span class="preprocessor">#define  FLASH_CR_LOCK                       ((u16)0x0080)            </span><span class="comment">/* Lock */</span>
<a name="l07519"></a>07519 <span class="preprocessor">#define  FLASH_CR_OPTWRE                     ((u16)0x0200)            </span><span class="comment">/* Option Bytes Write Enable */</span>
<a name="l07520"></a>07520 <span class="preprocessor">#define  FLASH_CR_ERRIE                      ((u16)0x0400)            </span><span class="comment">/* Error Interrupt Enable */</span>
<a name="l07521"></a>07521 <span class="preprocessor">#define  FLASH_CR_EOPIE                      ((u16)0x1000)            </span><span class="comment">/* End of operation interrupt enable */</span>
<a name="l07522"></a>07522 
<a name="l07523"></a>07523 
<a name="l07524"></a>07524 <span class="comment">/*******************  Bit definition for FLASH_AR register  *******************/</span>
<a name="l07525"></a>07525 <span class="preprocessor">#define  FLASH_AR_FAR                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Flash Address */</span>
<a name="l07526"></a>07526 
<a name="l07527"></a>07527 
<a name="l07528"></a>07528 <span class="comment">/******************  Bit definition for FLASH_OBR register  *******************/</span>
<a name="l07529"></a>07529 <span class="preprocessor">#define  FLASH_OBR_OPTERR                    ((u16)0x0001)            </span><span class="comment">/* Option Byte Error */</span>
<a name="l07530"></a>07530 <span class="preprocessor">#define  FLASH_OBR_RDPRT                     ((u16)0x0002)            </span><span class="comment">/* Read protection */</span>
<a name="l07531"></a>07531 
<a name="l07532"></a>07532 <span class="preprocessor">#define  FLASH_OBR_USER                      ((u16)0x03FC)            </span><span class="comment">/* User Option Bytes */</span>
<a name="l07533"></a>07533 <span class="preprocessor">#define  FLASH_OBR_WDG_SW                    ((u16)0x0004)            </span><span class="comment">/* WDG_SW */</span>
<a name="l07534"></a>07534 <span class="preprocessor">#define  FLASH_OBR_nRST_STOP                 ((u16)0x0008)            </span><span class="comment">/* nRST_STOP */</span>
<a name="l07535"></a>07535 <span class="preprocessor">#define  FLASH_OBR_nRST_STDBY                ((u16)0x0010)            </span><span class="comment">/* nRST_STDBY */</span>
<a name="l07536"></a>07536 <span class="preprocessor">#define  FLASH_OBR_Notused                   ((u16)0x03E0)            </span><span class="comment">/* Not used */</span>
<a name="l07537"></a>07537 
<a name="l07538"></a>07538 
<a name="l07539"></a>07539 <span class="comment">/******************  Bit definition for FLASH_WRPR register  ******************/</span>
<a name="l07540"></a>07540 <span class="preprocessor">#define  FLASH_WRPR_WRP                        ((u32)0xFFFFFFFF)        </span><span class="comment">/* Write Protect */</span>
<a name="l07541"></a>07541 
<a name="l07542"></a>07542 
<a name="l07543"></a>07543 <span class="comment">/*----------------------------------------------------------------------------*/</span>
<a name="l07544"></a>07544 
<a name="l07545"></a>07545 
<a name="l07546"></a>07546 <span class="comment">/******************  Bit definition for FLASH_RDP register  *******************/</span>
<a name="l07547"></a>07547 <span class="preprocessor">#define  FLASH_RDP_RDP                       ((u32)0x000000FF)        </span><span class="comment">/* Read protection option byte */</span>
<a name="l07548"></a>07548 <span class="preprocessor">#define  FLASH_RDP_nRDP                      ((u32)0x0000FF00)        </span><span class="comment">/* Read protection complemented option byte */</span>
<a name="l07549"></a>07549 
<a name="l07550"></a>07550 
<a name="l07551"></a>07551 <span class="comment">/******************  Bit definition for FLASH_USER register  ******************/</span>
<a name="l07552"></a>07552 <span class="preprocessor">#define  FLASH_USER_USER                     ((u32)0x00FF0000)        </span><span class="comment">/* User option byte */</span>
<a name="l07553"></a>07553 <span class="preprocessor">#define  FLASH_USER_nUSER                    ((u32)0xFF000000)        </span><span class="comment">/* User complemented option byte */</span>
<a name="l07554"></a>07554 
<a name="l07555"></a>07555 
<a name="l07556"></a>07556 <span class="comment">/******************  Bit definition for FLASH_Data0 register  *****************/</span>
<a name="l07557"></a>07557 <span class="preprocessor">#define  FLASH_Data0_Data0                   ((u32)0x000000FF)        </span><span class="comment">/* User data storage option byte */</span>
<a name="l07558"></a>07558 <span class="preprocessor">#define  FLASH_Data0_nData0                  ((u32)0x0000FF00)        </span><span class="comment">/* User data storage complemented option byte */</span>
<a name="l07559"></a>07559 
<a name="l07560"></a>07560 
<a name="l07561"></a>07561 <span class="comment">/******************  Bit definition for FLASH_Data1 register  *****************/</span>
<a name="l07562"></a>07562 <span class="preprocessor">#define  FLASH_Data1_Data1                   ((u32)0x00FF0000)        </span><span class="comment">/* User data storage option byte */</span>
<a name="l07563"></a>07563 <span class="preprocessor">#define  FLASH_Data1_nData1                  ((u32)0xFF000000)        </span><span class="comment">/* User data storage complemented option byte */</span>
<a name="l07564"></a>07564 
<a name="l07565"></a>07565 
<a name="l07566"></a>07566 <span class="comment">/******************  Bit definition for FLASH_WRP0 register  ******************/</span>
<a name="l07567"></a>07567 <span class="preprocessor">#define  FLASH_WRP0_WRP0                     ((u32)0x000000FF)        </span><span class="comment">/* Flash memory write protection option bytes */</span>
<a name="l07568"></a>07568 <span class="preprocessor">#define  FLASH_WRP0_nWRP0                    ((u32)0x0000FF00)        </span><span class="comment">/* Flash memory write protection complemented option bytes */</span>
<a name="l07569"></a>07569 
<a name="l07570"></a>07570 
<a name="l07571"></a>07571 <span class="comment">/******************  Bit definition for FLASH_WRP1 register  ******************/</span>
<a name="l07572"></a>07572 <span class="preprocessor">#define  FLASH_WRP1_WRP1                     ((u32)0x00FF0000)        </span><span class="comment">/* Flash memory write protection option bytes */</span>
<a name="l07573"></a>07573 <span class="preprocessor">#define  FLASH_WRP1_nWRP1                    ((u32)0xFF000000)        </span><span class="comment">/* Flash memory write protection complemented option bytes */</span>
<a name="l07574"></a>07574 
<a name="l07575"></a>07575 
<a name="l07576"></a>07576 <span class="comment">/******************  Bit definition for FLASH_WRP2 register  ******************/</span>
<a name="l07577"></a>07577 <span class="preprocessor">#define  FLASH_WRP2_WRP2                     ((u32)0x000000FF)        </span><span class="comment">/* Flash memory write protection option bytes */</span>
<a name="l07578"></a>07578 <span class="preprocessor">#define  FLASH_WRP2_nWRP2                    ((u32)0x0000FF00)        </span><span class="comment">/* Flash memory write protection complemented option bytes */</span>
<a name="l07579"></a>07579 
<a name="l07580"></a>07580 
<a name="l07581"></a>07581 <span class="comment">/******************  Bit definition for FLASH_WRP3 register  ******************/</span>
<a name="l07582"></a>07582 <span class="preprocessor">#define  FLASH_WRP3_WRP3                     ((u32)0x00FF0000)        </span><span class="comment">/* Flash memory write protection option bytes */</span>
<a name="l07583"></a>07583 <span class="preprocessor">#define  FLASH_WRP3_nWRP3                    ((u32)0xFF000000)        </span><span class="comment">/* Flash memory write protection complemented option bytes */</span>
<a name="l07584"></a>07584 
<a name="l07585"></a>07585 
<a name="l07586"></a>07586 <span class="comment">/* Exported macro ------------------------------------------------------------*/</span>
<a name="l07587"></a>07587 <span class="preprocessor">#define SET_BIT(REG, BIT)     ((REG) |= (BIT))</span>
<a name="l07588"></a>07588 <span class="preprocessor"></span>
<a name="l07589"></a>07589 <span class="preprocessor">#define CLEAR_BIT(REG, BIT)   ((REG) &amp;= ~(BIT))</span>
<a name="l07590"></a>07590 <span class="preprocessor"></span>
<a name="l07591"></a>07591 <span class="preprocessor">#define READ_BIT(REG, BIT)    ((REG) &amp; (BIT))</span>
<a name="l07592"></a>07592 <span class="preprocessor"></span>
<a name="l07593"></a>07593 <span class="preprocessor">#define CLEAR_REG(REG)        ((REG) = 0x0)</span>
<a name="l07594"></a>07594 <span class="preprocessor"></span>
<a name="l07595"></a>07595 <span class="preprocessor">#define WRITE_REG(REG, VAL)   ((REG) = VAL)</span>
<a name="l07596"></a>07596 <span class="preprocessor"></span>
<a name="l07597"></a>07597 <span class="preprocessor">#define READ_REG(REG)         ((REG))</span>
<a name="l07598"></a>07598 <span class="preprocessor"></span>
<a name="l07599"></a>07599 <span class="preprocessor">#define MODIFY_REG(REG, CLEARMASK, SETMASK)  WRITE_REG((REG), (((READ_REG(REG)) &amp; (~CLEARMASK)) | (SETMASK)))</span>
<a name="l07600"></a>07600 <span class="preprocessor"></span>
<a name="l07601"></a>07601 <span class="comment">/* Exported functions ------------------------------------------------------- */</span>
<a name="l07602"></a>07602 
<a name="l07603"></a>07603 <span class="preprocessor">#endif </span><span class="comment">/* __STM32F10x_MAP_H */</span>
<a name="l07604"></a>07604 
<a name="l07605"></a>07605 <span class="comment">/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/</span>
</pre></div></div>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Tue May 8 2012 20:13:04 for Contiki 2.5 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
