// Seed: 26752210
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_17;
  wire id_18;
  assign module_1.type_37 = 0;
  wire id_19;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    output wor id_2,
    input wire id_3,
    input tri0 id_4,
    input wand id_5,
    input wand id_6,
    output tri id_7,
    input uwire id_8,
    input wor id_9
    , id_30,
    input wand id_10,
    input uwire id_11,
    input wire id_12,
    input uwire id_13,
    input tri1 id_14,
    output wand id_15,
    input supply1 id_16,
    input wand id_17,
    output wand id_18,
    output wire id_19,
    input wor id_20,
    input supply1 id_21,
    input tri0 id_22,
    input tri0 id_23,
    output uwire id_24,
    output wire id_25,
    input wand id_26,
    input supply1 id_27,
    output wor id_28
);
  wire id_31, id_32, id_33;
  module_0 modCall_1 (
      id_31,
      id_32,
      id_32,
      id_33,
      id_31,
      id_30,
      id_30,
      id_30,
      id_33,
      id_33,
      id_32,
      id_32,
      id_32,
      id_32,
      id_33,
      id_30
  );
  wire id_34;
endmodule
