/*
 * Copyright (C) 2015-2023  Marco Bortolin
 *
 * This file is part of IBMulator.
 *
 * IBMulator is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * IBMulator is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with IBMulator.  If not, see <http://www.gnu.org/licenses/>.
 */

#include "ibmulator.h"
#include "executor.h"
#include "machine.h"


CPUExecutor g_cpuexecutor;


inline bool rep_string_op(uint16_t _opcode)
{
#if CPU_CHECK_REP_STRING_OP
	bool strop = (!(_opcode&0x0F00) && (
		(((_opcode&0x00F0)==0x60) && ((_opcode&0x000F)>=0xC)) // INS/OUTS
		||
		(((_opcode&0x00F0)==0xA0) && (
				(_opcode&0x04) // MOVS/CMPS
				||
				((_opcode&0x0F)>=0xA)) // STOS/LODS/SCAS
		)
	));
	if(!strop) {
		PDEBUGF(LOG_V2, LOG_CPU, "REP on a non string operation: %04X\n", _opcode);
	}
	return strop;
#else
	UNUSED(_opcode);
	return true;
#endif
}


CPUExecutor::CPUExecutor()
{
	//register_INT_trap(0x00, 0xFF, &CPUExecutor::INT_debug);
	register_INT_trap(0x13, 0x13, &CPUExecutor::INT_debug);
	register_INT_trap(0x21, 0x21, &CPUExecutor::INT_debug);
}

void CPUExecutor::reset(uint _signal)
{
	m_instr = nullptr;
	m_base_ds = REGI_DS;
	m_base_ss = REGI_SS;

	if(_signal == MACHINE_HARD_RESET || _signal == MACHINE_POWER_ON) {
		m_inttraps_ret.clear();
		while(!m_dos_prg.empty()) {
			m_dos_prg.pop();
		}
	}
}

void CPUExecutor::config_changed()
{
	if(CPU_FAMILY <= CPU_286) {
		m_max_instr_size = 10;
	} else {
		m_max_instr_size = 15;
	}
}

void CPUExecutor::execute(Instruction * _instr)
{
	m_instr = _instr;

	uint32_t old_eip = REG_EIP;

	// Faults will use previous value of EIP, update before anything that could
	// throw a CPU exception
	SET_EIP(REG_EIP + m_instr->size);

	if(INT_TRAPS) {
		auto ret = m_inttraps_ret.find(m_instr->cseip);
		if(ret != m_inttraps_ret.end()) {
			for(auto &fn : ret->second) {
				fn();
			}
			m_inttraps_ret.erase(ret);
		}
	}

	if(CPULOG && m_dos_prg_int_exit) {
		if(m_instr->cseip == m_dos_prg_int_exit) {
			//logging starts at the next instruction
			g_machine.DOS_program_start(m_dos_prg.top().second);
		}
	}

	if(old_eip + (m_instr->size-1) > GET_LIMIT(CS)) {
		// Priority 7:
		//  Code-Segment Limit Violation
		PERRF(LOG_CPU, "CS limit violation!\n");
		throw CPUException(CPU_GP_EXC, 0);
	}

	/* All IA-32 processors manage the RF flag as follows. The RF Flag is
	 * cleared at the start of the instruction after the check for code
	 * breakpoint, CS limit violation and FP exceptions. Task Switches and IRETD
	 * instructions transfer the RF image from the TSS/stack to the EFLAGS
	 * register.
	 */
	SET_FLAG(RF, false);

	if(!m_instr->valid) {
		// Priority 8:
		//   Illegal opcode
		illegal_opcode();
	}

	if(m_instr->size > m_max_instr_size) {
		/* Priority 8:
		 *    Instruction length > 15 bytes
		 * When the CPU detects an instruction that is illegal due to being
		 * greater than 10 (286) or 15 (386+) bytes in length, it generates
		 * an exception #13 (General Protection Violation)
		 */
		throw CPUException(CPU_GP_EXC, 0);
	}

	if(UNLIKELY(m_instr->lock)) {
		// 80286 in protected mode:
		// #GP(O) if the current privilege level is bigger (less privileged)
		// than the I/O privilege level.
		if(CPU_FAMILY==CPU_286 && IS_PMODE() && CPL>FLAG_IOPL) {
			throw CPUException(CPU_GP_EXC, 0);
		}
	}

	static CPUExecutor_fun exec_fn;

	if(!m_instr->rep || m_instr->rep_first) {

		if(m_instr->seg != REGI_NONE) {
			m_base_ds = m_instr->seg;
			m_base_ss = m_instr->seg;
		} else {
			m_base_ds = REGI_DS;
			m_base_ss = REGI_SS;
		}

		exec_fn = m_instr->fn;

		if(m_instr->addr32) {
			EA_get_segreg = &CPUExecutor::EA_get_segreg_32;
			EA_get_offset = &CPUExecutor::EA_get_offset_32;
			m_addr_mask = 0xFFFFFFFF;
			if(m_instr->rep && rep_string_op(m_instr->opcode)) {
				exec_fn = &CPUExecutor::rep_32;
			}
		} else {
			EA_get_segreg = &CPUExecutor::EA_get_segreg_16;
			EA_get_offset = &CPUExecutor::EA_get_offset_16;
			m_addr_mask = 0xFFFF;
			if(m_instr->rep && rep_string_op(m_instr->opcode)) {
				exec_fn = &CPUExecutor::rep_16;
			}
		}
	}

	(this->*exec_fn)();

	if(m_instr && !m_instr->rep) {
		COMMIT_EIP();
	}
}

void CPUExecutor::rep_16()
{
	if(REG_CX == 0) {
		return;
	}

	try {
		// Perform the string operation once.
		(this->*(m_instr->fn))();
	} catch(CPUException &e) {
		/* A repeating string operation can be suspended by an exception.
		 * 1. The source and destination registers point to the next string
		 * elements to be operated on
		 * 2. The EIP register points to the string instruction
		 * 3. The ECX register has the value it held following the last
		 * successful iteration of the instruction.
		 */
		RESTORE_EIP();
		throw;
	}

	// Decrement CX by 1; no flags are modified.
	REG_CX -= 1;
	if(REG_CX == 0) {
		// REP finished and IP points to the next instr.
		COMMIT_EIP();
		return;
	}

	/* If the string operation is SCAS or CMPS, check the zero flag.
	 * If the repeat condition does not hold, then exit the iteration and
	 * move to the next instruction. Exit if the prefix is REPE and ZF=O
	 * (the last comparison was not equal), or if the prefix is REPNE and
	 * ZF=1 (the last comparison was equal).
	 */
	if(m_instr->rep_zf) {
		if((m_instr->rep_equal && !FLAG_ZF) || (!m_instr->rep_equal && FLAG_ZF))
		{
			// REP finished and IP points to the next instr.
			COMMIT_EIP();
			return;
		}
	}

	// REP not finished so back up
	RESTORE_EIP();

	m_instr->rep_first = false;
}

void CPUExecutor::rep_32()
{
	if(REG_ECX == 0) {
		return;
	}

	try {
		(this->*(m_instr->fn))();
	} catch(CPUException &e) {
		RESTORE_EIP();
		throw;
	}

	REG_ECX -= 1;
	if(REG_ECX == 0) {
		COMMIT_EIP();
		return;
	}

	if(m_instr->rep_zf) {
		if((m_instr->rep_equal && !FLAG_ZF) || (!m_instr->rep_equal && FLAG_ZF)) {
			COMMIT_EIP();
			return;
		}
	}

	RESTORE_EIP();

	m_instr->rep_first = false;
}

void CPUExecutor::illegal_opcode()
{
	char buf[CPU_MAX_INSTR_SIZE * 2 + 1];
	char * writecode = buf;
	uint i=0;
	while(i<(m_instr->size) && i<CPU_MAX_INSTR_SIZE) {
		sprintf(writecode, "%02X", m_instr->bytes[i++]);
		writecode += 2;
	}
	PDEBUGF(LOG_V2, LOG_CPU, "Illegal opcode: %s\n", buf);
	throw CPUException(CPU_UD_EXC, 0);
}

uint64_t CPUExecutor::fetch_descriptor(Selector & _selector, uint8_t _exc_vec)
{
	uint32_t base, offset = _selector.index * 8;
	if(_selector.ti == 0) {
		//from GDT
		if((offset + 7u) > SEG_REG(REGI_GDTR).desc.limit) {
			PDEBUGF(LOG_V2, LOG_CPU,"fetch_descriptor: GDT: index (%x) %x > limit (%x)\n",
					offset + 7u, _selector.index, SEG_REG(REGI_GDTR).desc.limit);
			throw CPUException(_exc_vec, _selector.value & SELECTOR_RPL_MASK);
		}
		base = SEG_REG(REGI_GDTR).desc.base;
	} else {
		// from LDT
		if(!SEG_REG(REGI_LDTR).desc.valid) {
			PDEBUGF(LOG_V2, LOG_CPU, "fetch_descriptor: LDTR not valid\n");
			throw CPUException(_exc_vec, _selector.value & SELECTOR_RPL_MASK);
		}
		if((offset + 7u) > SEG_REG(REGI_LDTR).desc.limit) {
			PDEBUGF(LOG_V2, LOG_CPU,"fetch_descriptor: LDT: index (%x) %x > limit (%x)\n",
					offset + 7u, _selector.index, SEG_REG(REGI_LDTR).desc.limit);
			throw CPUException(_exc_vec, _selector.value & SELECTOR_RPL_MASK);
		}
		base = SEG_REG(REGI_LDTR).desc.base;
	}
	return read_qword(base + offset);
}

void CPUExecutor::touch_segment(Selector &_selector, Descriptor &_descriptor)
{
	/*
	 * Whenever a segment descriptor is loaded into a segment register, the
	 * accessed bit in the descriptor table is set to 1. This bit is useful for
	 * determining the usage profile of the segment.
	 * (cfr. 7-11)
	 */
	if(!_descriptor.accessed) {
		_descriptor.accessed = true;
		uint8_t ar = _descriptor.get_AR();
		unsigned reg;
		if(_selector.ti == false) {
			// from GDT
			reg = REGI_GDTR;
		} else {
			// from LDT
			reg = REGI_LDTR;
		}
		write_byte(SEG_REG(reg).desc.base + _selector.index*8 + 5, ar);
	}
}

void CPUExecutor::register_INT_trap(uint8_t _lo_vec, uint8_t _hi_vec, inttrap_fun_t _fn)
{
	m_inttraps_intervals.push_back(inttrap_interval_t(_lo_vec, _hi_vec, _fn));
	m_inttraps_tree = inttrap_intervalTree_t(m_inttraps_intervals);
}
