{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xcvu9p-flga2104-2L-e",
      "gen_directory": "../../../../PR_over_PCIe.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2"
    },
    "design_tree": {
      "axi_gpio_0": "",
      "axi_interconnect_0": {
        "s00_couplers": {}
      },
      "axis_data_fifo_0": "",
      "axis_dwidth_converter_0": "",
      "system_ila_0": "",
      "system_ila_1": "",
      "xdma_0": ""
    },
    "interface_ports": {
      "GPIO2_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "GPIO2_0_tri_i",
            "direction": "I"
          }
        }
      },
      "GPIO_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "GPIO_0_tri_o",
            "direction": "O"
          }
        }
      },
      "M_AXIS_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "1",
            "value_src": "default"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "port_maps": {
          "TVALID": {
            "physical_name": "M_AXIS_0_tvalid",
            "direction": "O"
          },
          "TREADY": {
            "physical_name": "M_AXIS_0_tready",
            "direction": "I"
          },
          "TDATA": {
            "physical_name": "M_AXIS_0_tdata",
            "direction": "O"
          }
        }
      },
      "pcie_mgt_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0",
        "port_maps": {
          "rxn": {
            "physical_name": "pcie_mgt_0_rxn",
            "direction": "I"
          },
          "rxp": {
            "physical_name": "pcie_mgt_0_rxp",
            "direction": "I"
          },
          "txn": {
            "physical_name": "pcie_mgt_0_txn",
            "direction": "O"
          },
          "txp": {
            "physical_name": "pcie_mgt_0_txp",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "m_axis_aclk_0": {
        "type": "clk",
        "direction": "I"
      },
      "m_axis_aresetn_0": {
        "type": "rst",
        "direction": "I"
      },
      "sys_clk_0": {
        "type": "clk",
        "direction": "I"
      },
      "sys_clk_gt_0": {
        "type": "clk",
        "direction": "I"
      },
      "sys_rst_n_0": {
        "type": "rst",
        "direction": "I"
      },
      "user_lnk_up_0": {
        "direction": "O"
      }
    },
    "components": {
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_0_0",
        "xci_path": "ip\\design_1_axi_gpio_0_0\\design_1_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_DOUT_DEFAULT": {
            "value": "0x00000001"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\design_1_axi_interconnect_0_0\\design_1_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "design_1_axi_interconnect_0_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axis_data_fifo_0": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "design_1_axis_data_fifo_0_0",
        "xci_path": "ip\\design_1_axis_data_fifo_0_0\\design_1_axis_data_fifo_0_0.xci",
        "inst_hier_path": "axis_data_fifo_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "16"
          },
          "IS_ACLK_ASYNC": {
            "value": "1"
          }
        }
      },
      "axis_dwidth_converter_0": {
        "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
        "xci_name": "design_1_axis_dwidth_converter_0_0",
        "xci_path": "ip\\design_1_axis_dwidth_converter_0_0\\design_1_axis_dwidth_converter_0_0.xci",
        "inst_hier_path": "axis_dwidth_converter_0",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "4"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "32"
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_1_system_ila_0_0",
        "xci_path": "ip\\design_1_system_ila_0_0\\design_1_system_ila_0_0.xci",
        "inst_hier_path": "system_ila_0",
        "parameters": {
          "C_MON_TYPE": {
            "value": "INTERFACE"
          },
          "C_NUM_MONITOR_SLOTS": {
            "value": "1"
          },
          "C_SLOT_0_APC_EN": {
            "value": "0"
          },
          "C_SLOT_0_AXI_DATA_SEL": {
            "value": "1"
          },
          "C_SLOT_0_AXI_TRIG_SEL": {
            "value": "1"
          },
          "C_SLOT_0_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "interface_ports": {
          "SLOT_0_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        }
      },
      "system_ila_1": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_1_system_ila_1_0",
        "xci_path": "ip\\design_1_system_ila_1_0\\design_1_system_ila_1_0.xci",
        "inst_hier_path": "system_ila_1",
        "parameters": {
          "C_MON_TYPE": {
            "value": "INTERFACE"
          },
          "C_NUM_MONITOR_SLOTS": {
            "value": "1"
          },
          "C_SLOT_0_APC_EN": {
            "value": "0"
          },
          "C_SLOT_0_AXI_DATA_SEL": {
            "value": "1"
          },
          "C_SLOT_0_AXI_TRIG_SEL": {
            "value": "1"
          },
          "C_SLOT_0_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "interface_ports": {
          "SLOT_0_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        }
      },
      "xdma_0": {
        "vlnv": "xilinx.com:ip:xdma:4.1",
        "xci_name": "design_1_xdma_0_0",
        "xci_path": "ip\\design_1_xdma_0_0\\design_1_xdma_0_0.xci",
        "inst_hier_path": "xdma_0",
        "parameters": {
          "PCIE_BOARD_INTERFACE": {
            "value": "pci_express_x8"
          },
          "PF0_DEVICE_ID_mqdma": {
            "value": "9038"
          },
          "PF2_DEVICE_ID_mqdma": {
            "value": "9038"
          },
          "PF3_DEVICE_ID_mqdma": {
            "value": "9038"
          },
          "axi_data_width": {
            "value": "256_bit"
          },
          "axilite_master_en": {
            "value": "true"
          },
          "mode_selection": {
            "value": "Advanced"
          },
          "pf0_Use_Class_Code_Lookup_Assistant": {
            "value": "true"
          },
          "pf0_base_class_menu": {
            "value": "Memory_controller"
          },
          "pf0_device_id": {
            "value": "9038"
          },
          "pf0_sub_class_interface_menu": {
            "value": "Other_memory_controller"
          },
          "pl_link_cap_max_link_speed": {
            "value": "8.0_GT/s"
          },
          "plltype": {
            "value": "QPLL1"
          },
          "xdma_axi_intf_mm": {
            "value": "AXI_Stream"
          },
          "xdma_rnum_chnl": {
            "value": "2"
          }
        },
        "interface_ports": {
          "M_AXI_LITE": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI_LITE",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI_LITE": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      }
    },
    "interface_nets": {
      "S00_AXI_1": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "xdma_0/M_AXI_LITE"
        ]
      },
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "GPIO_0",
          "axi_gpio_0/GPIO"
        ]
      },
      "axi_gpio_0_GPIO2": {
        "interface_ports": [
          "GPIO2_0",
          "axi_gpio_0/GPIO2"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_gpio_0/S_AXI",
          "axi_interconnect_0/M00_AXI"
        ]
      },
      "axis_data_fifo_0_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_0/M_AXIS",
          "axis_dwidth_converter_0/S_AXIS",
          "system_ila_1/SLOT_0_AXIS"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "axis_dwidth_converter_0_M_AXIS": {
        "interface_ports": [
          "M_AXIS_0",
          "axis_dwidth_converter_0/M_AXIS"
        ]
      },
      "xdma_0_M_AXIS_H2C_1": {
        "interface_ports": [
          "axis_data_fifo_0/S_AXIS",
          "xdma_0/M_AXIS_H2C_1",
          "system_ila_0/SLOT_0_AXIS"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "xdma_0_M_AXIS_H2C_2": {
        "interface_ports": [
          "xdma_0/M_AXIS_H2C_0",
          "xdma_0/S_AXIS_C2H_0"
        ]
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt_0",
          "xdma_0/pcie_mgt"
        ]
      }
    },
    "nets": {
      "ARESETN_1": {
        "ports": [
          "xdma_0/axi_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axis_data_fifo_0/s_axis_aresetn",
          "system_ila_0/resetn"
        ]
      },
      "m_axis_aclk_0_1": {
        "ports": [
          "m_axis_aclk_0",
          "axis_data_fifo_0/m_axis_aclk",
          "axis_dwidth_converter_0/aclk",
          "system_ila_1/clk"
        ]
      },
      "m_axis_aresetn_0_1": {
        "ports": [
          "m_axis_aresetn_0",
          "axis_dwidth_converter_0/aresetn",
          "system_ila_1/resetn"
        ]
      },
      "sys_clk_0_1": {
        "ports": [
          "sys_clk_0",
          "xdma_0/sys_clk"
        ]
      },
      "sys_clk_gt_0_1": {
        "ports": [
          "sys_clk_gt_0",
          "xdma_0/sys_clk_gt"
        ]
      },
      "sys_rst_n_0_1": {
        "ports": [
          "sys_rst_n_0",
          "xdma_0/sys_rst_n"
        ]
      },
      "xdma_0_axi_aclk": {
        "ports": [
          "xdma_0/axi_aclk",
          "axi_gpio_0/s_axi_aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axis_data_fifo_0/s_axis_aclk",
          "system_ila_0/clk"
        ]
      },
      "xdma_0_user_lnk_up": {
        "ports": [
          "xdma_0/user_lnk_up",
          "user_lnk_up_0"
        ]
      }
    },
    "addressing": {
      "/xdma_0": {
        "address_spaces": {
          "M_AXI_LITE": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x00000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}