#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 14 15:36:59 2019
# Process ID: 11492
# Current directory: /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado/wr-cores-Quabo/syn/wrc_board_quabo_ip
# Command line: vivado
# Log file: /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado/wr-cores-Quabo/syn/wrc_board_quabo_ip/vivado.log
# Journal file: /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado/wr-cores-Quabo/syn/wrc_board_quabo_ip/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado/wr-cores-Quabo/syn/wrc_board_quabo_ip/wrc_board_quabo_ip.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::package_project -root_dir /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado/wr-cores-Quabo -vendor user.org -library user -taxonomy /UserIP
ipx::package_project -root_dir /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado/wr-cores-Quabo -vendor user.org -library user -taxonomy /UserIP -force
ipx::add_bus_interface sfp_i2c [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:iic_rtl:1.0 [ipx::get_bus_interfaces sfp_i2c -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:iic:1.0 [ipx::get_bus_interfaces sfp_i2c -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces sfp_i2c -of_objects [ipx::current_core]]
ipx::remove_bus_interface sfp_i2c [ipx::current_core]
ipx::add_bus_interface sfp_i2c [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:iic_rtl:1.0 [ipx::get_bus_interfaces sfp_i2c -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:iic:1.0 [ipx::get_bus_interfaces sfp_i2c -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces sfp_i2c -of_objects [ipx::current_core]]
set_property name sfp [ipx::get_bus_interfaces sfp_i2c -of_objects [ipx::current_core]]
set_property abstraction_type_vlnv xilinx.com:interface:sfp_rtl:1.0 [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:sfp:1.0 [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]
ipx::add_port_map SDA [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]
set_property physical_name sfp_mod_def2_b [ipx::get_port_maps SDA -of_objects [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]]
ipx::add_port_map TX_DISABLE [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]
set_property physical_name sfp_tx_disable_o [ipx::get_port_maps TX_DISABLE -of_objects [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]]
ipx::add_port_map RX_LOS [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]
set_property physical_name sfp_los_i [ipx::get_port_maps RX_LOS -of_objects [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]]
ipx::add_port_map RXN [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]
set_property physical_name sfp_rxn_i [ipx::get_port_maps RXN -of_objects [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]]
ipx::add_port_map TXN [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]
set_property physical_name sfp_txn_o [ipx::get_port_maps TXN -of_objects [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]]
ipx::add_port_map RXP [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]
set_property physical_name sfp_rxp_i [ipx::get_port_maps RXP -of_objects [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]]
ipx::add_port_map TX_FAULT [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]
set_property physical_name sfp_tx_fault_i [ipx::get_port_maps TX_FAULT -of_objects [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]]
ipx::add_port_map MOD_ABS [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]
set_property physical_name sfp_mod_def0_i [ipx::get_port_maps MOD_ABS -of_objects [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]]
ipx::add_port_map TXP [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]
set_property physical_name sfp_txp_o [ipx::get_port_maps TXP -of_objects [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]]
ipx::add_port_map SCL [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]
set_property physical_name sfp_mod_def1_b [ipx::get_port_maps SCL -of_objects [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]]
ipx::add_bus_interface uart [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:uart_rtl:1.0 [ipx::get_bus_interfaces uart -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:uart:1.0 [ipx::get_bus_interfaces uart -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces uart -of_objects [ipx::current_core]]
ipx::add_port_map TxD [ipx::get_bus_interfaces uart -of_objects [ipx::current_core]]
set_property physical_name uart_txd_o [ipx::get_port_maps TxD -of_objects [ipx::get_bus_interfaces uart -of_objects [ipx::current_core]]]
ipx::add_port_map RxD [ipx::get_bus_interfaces uart -of_objects [ipx::current_core]]
set_property physical_name uart_rxd_i [ipx::get_port_maps RxD -of_objects [ipx::get_bus_interfaces uart -of_objects [ipx::current_core]]]
ipx::add_bus_interface eeprom_i2c [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:iic_rtl:1.0 [ipx::get_bus_interfaces eeprom_i2c -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:iic:1.0 [ipx::get_bus_interfaces eeprom_i2c -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces eeprom_i2c -of_objects [ipx::current_core]]
ipx::add_port_map SDA_O [ipx::get_bus_interfaces eeprom_i2c -of_objects [ipx::current_core]]
set_property physical_name eeprom_sda_b [ipx::get_port_maps SDA_O -of_objects [ipx::get_bus_interfaces eeprom_i2c -of_objects [ipx::current_core]]]
ipx::add_port_map SCL_I [ipx::get_bus_interfaces eeprom_i2c -of_objects [ipx::current_core]]
set_property physical_name eeprom_scl_b [ipx::get_port_maps SCL_I -of_objects [ipx::get_bus_interfaces eeprom_i2c -of_objects [ipx::current_core]]]
ipx::add_bus_interface flash_spi [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:spi_rtl:1.0 [ipx::get_bus_interfaces flash_spi -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:spi:1.0 [ipx::get_bus_interfaces flash_spi -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces flash_spi -of_objects [ipx::current_core]]
ipx::add_port_map IO1_I [ipx::get_bus_interfaces flash_spi -of_objects [ipx::current_core]]
set_property physical_name spi_miso_i [ipx::get_port_maps IO1_I -of_objects [ipx::get_bus_interfaces flash_spi -of_objects [ipx::current_core]]]
ipx::add_port_map SS_O [ipx::get_bus_interfaces flash_spi -of_objects [ipx::current_core]]
set_property physical_name spi_ncs_o [ipx::get_port_maps SS_O -of_objects [ipx::get_bus_interfaces flash_spi -of_objects [ipx::current_core]]]
ipx::add_port_map IO1_O [ipx::get_bus_interfaces flash_spi -of_objects [ipx::current_core]]
set_property physical_name spi_mosi_o [ipx::get_port_maps IO1_O -of_objects [ipx::get_bus_interfaces flash_spi -of_objects [ipx::current_core]]]
ipx::unload_core /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado/wr-cores-Quabo/component.xml
create_bd_design "test"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv CERN:white_rabbit:wrc_board_fasec:4.2 wrc_board_fasec_0
endgroup
delete_bd_objs [get_bd_cells wrc_board_fasec_0]
ipx::open_ipxact_file /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado/wr-cores-Quabo/component.xml
ipx::add_bus_interface sfp [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:sfp_rtl:1.0 [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:sfp:1.0 [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]
ipx::add_port_map SDA [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]
set_property physical_name sfp_mod_def2_b [ipx::get_port_maps SDA -of_objects [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]]
ipx::add_port_map TX_DISABLE [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]
set_property physical_name sfp_tx_disable_o [ipx::get_port_maps TX_DISABLE -of_objects [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]]
ipx::add_port_map RX_LOS [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]
set_property physical_name sfp_los_i [ipx::get_port_maps RX_LOS -of_objects [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]]
ipx::add_port_map RXN [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]
set_property physical_name sfp_rxn_i [ipx::get_port_maps RXN -of_objects [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]]
ipx::add_port_map TXN [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]
set_property physical_name sfp_txn_o [ipx::get_port_maps TXN -of_objects [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]]
ipx::add_port_map RXP [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]
set_property physical_name sfp_rxp_i [ipx::get_port_maps RXP -of_objects [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]]
ipx::add_port_map TX_FAULT [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]
set_property physical_name sfp_tx_fault_i [ipx::get_port_maps TX_FAULT -of_objects [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]]
ipx::add_port_map MOD_ABS [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]
set_property physical_name sfp_mod_def0_i [ipx::get_port_maps MOD_ABS -of_objects [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]]
ipx::add_port_map TXP [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]
set_property physical_name sfp_txp_o [ipx::get_port_maps TXP -of_objects [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]]
ipx::add_port_map SCL [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]
set_property physical_name sfp_mod_def1_b [ipx::get_port_maps SCL -of_objects [ipx::get_bus_interfaces sfp -of_objects [ipx::current_core]]]
ipx::add_bus_interface uart [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:uart_rtl:1.0 [ipx::get_bus_interfaces uart -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:uart:1.0 [ipx::get_bus_interfaces uart -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces uart -of_objects [ipx::current_core]]
ipx::add_port_map TxD [ipx::get_bus_interfaces uart -of_objects [ipx::current_core]]
set_property physical_name uart_txd_o [ipx::get_port_maps TxD -of_objects [ipx::get_bus_interfaces uart -of_objects [ipx::current_core]]]
ipx::add_port_map RxD [ipx::get_bus_interfaces uart -of_objects [ipx::current_core]]
set_property physical_name uart_rxd_i [ipx::get_port_maps RxD -of_objects [ipx::get_bus_interfaces uart -of_objects [ipx::current_core]]]
ipx::add_bus_interface eeprom_i2c [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:iic_rtl:1.0 [ipx::get_bus_interfaces eeprom_i2c -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:iic:1.0 [ipx::get_bus_interfaces eeprom_i2c -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces eeprom_i2c -of_objects [ipx::current_core]]
ipx::add_port_map SDA_O [ipx::get_bus_interfaces eeprom_i2c -of_objects [ipx::current_core]]
set_property physical_name eeprom_sda_b [ipx::get_port_maps SDA_O -of_objects [ipx::get_bus_interfaces eeprom_i2c -of_objects [ipx::current_core]]]
ipx::add_port_map SCL_I [ipx::get_bus_interfaces eeprom_i2c -of_objects [ipx::current_core]]
set_property physical_name eeprom_scl_b [ipx::get_port_maps SCL_I -of_objects [ipx::get_bus_interfaces eeprom_i2c -of_objects [ipx::current_core]]]
ipx::add_bus_interface flash_spi [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:spi_rtl:1.0 [ipx::get_bus_interfaces flash_spi -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:spi:1.0 [ipx::get_bus_interfaces flash_spi -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces flash_spi -of_objects [ipx::current_core]]
ipx::add_port_map IO0_I [ipx::get_bus_interfaces flash_spi -of_objects [ipx::current_core]]
set_property physical_name spi_miso_i [ipx::get_port_maps IO0_I -of_objects [ipx::get_bus_interfaces flash_spi -of_objects [ipx::current_core]]]
ipx::add_port_map SS_O [ipx::get_bus_interfaces flash_spi -of_objects [ipx::current_core]]
set_property physical_name spi_ncs_o [ipx::get_port_maps SS_O -of_objects [ipx::get_bus_interfaces flash_spi -of_objects [ipx::current_core]]]
ipx::add_port_map IO0_O [ipx::get_bus_interfaces flash_spi -of_objects [ipx::current_core]]
set_property physical_name spi_mosi_o [ipx::get_port_maps IO0_O -of_objects [ipx::get_bus_interfaces flash_spi -of_objects [ipx::current_core]]]
ipx::add_bus_interface clk_ext_10m_i [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:diff_clock_rtl:1.0 [ipx::get_bus_interfaces clk_ext_10m_i -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:diff_clock:1.0 [ipx::get_bus_interfaces clk_ext_10m_i -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces clk_ext_10m_i -of_objects [ipx::current_core]]
ipx::remove_bus_interface clk_ext_10m_i [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado/wr-cores-Quabo
ipx::unload_core /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado/wr-cores-Quabo/component.xml
startgroup
create_bd_cell -type ip -vlnv user.org:user:wrc_board_quabo:1.0 wrc_board_quabo_0
endgroup
set_property location {1 93 -24} [get_bd_cells wrc_board_quabo_0]
delete_bd_objs [get_bd_cells wrc_board_quabo_0]
ipx::open_ipxact_file /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado/wr-cores-Quabo/component.xml
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado/wr-cores-Quabo
ipx::unload_core /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado/wr-cores-Quabo/component.xml
update_ip_catalog -rebuild
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv user.org:user:wrc_board_quabo:4.2 wrc_board_quabo_0
endgroup
delete_bd_objs [get_bd_cells wrc_board_quabo_0]
save_bd_design
close_project
create_project quabo_project /media/wei/DATA/LW/Project/Vivado_Project/quabo_project -part xc7k160tfbg676-1
set_property coreContainer.enable 1 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "quabo"
update_compile_order -fileset sources_1
set_property  ip_repo_paths  /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv user.org:user:wrc_board_quabo:4.2 wrc_board_quabo_0
endgroup
set_property location {1 131 -15} [get_bd_cells wrc_board_quabo_0]
ipx::open_ipxact_file /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado/wr-cores-Quabo/component.xml
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado
ipx::unload_core /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado/wr-cores-Quabo/component.xml
delete_bd_objs [get_bd_cells wrc_board_quabo_0]
startgroup
create_bd_cell -type ip -vlnv user.org:user:wrc_board_quabo:4.2 wrc_board_quabo_0
endgroup
delete_bd_objs [get_bd_cells wrc_board_quabo_0]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv user.org:user:wrc_board_quabo:4.2 wrc_board_quabo_0
endgroup
set_property location {1 148 -42} [get_bd_cells wrc_board_quabo_0]
set_property location {1 69 -45} [get_bd_cells wrc_board_quabo_0]
set_property location {1 122 -43} [get_bd_cells wrc_board_quabo_0]
set_property location {1 146 -41} [get_bd_cells wrc_board_quabo_0]
startgroup
make_bd_pins_external  [get_bd_pins wrc_board_quabo_0/pps_i]
endgroup
set_property location {0.5 -35 -59} [get_bd_cells wrc_board_quabo_0]
set_property location {1 93 -49} [get_bd_cells wrc_board_quabo_0]
startgroup
make_bd_pins_external  [get_bd_pins wrc_board_quabo_0/clk_ext_10m_n_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wrc_board_quabo_0/clk_ext_10m_p_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wrc_board_quabo_0/reset_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wrc_board_quabo_0/clk_125m_gtx_p_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wrc_board_quabo_0/clk_125m_gtx_n_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wrc_board_quabo_0/clk_20m_vcxo_i]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins wrc_board_quabo_0/sfp]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins wrc_board_quabo_0/uart]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins wrc_board_quabo_0/eeprom_i2c]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins wrc_board_quabo_0/flash_spi]
endgroup
set_property name clk_20m_vcxo_i [get_bd_ports clk_20m_vcxo_i_0]
startgroup
make_bd_pins_external  [get_bd_pins wrc_board_quabo_0/plldac_sclk_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wrc_board_quabo_0/plldac_din_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wrc_board_quabo_0/pll25dac_cs_n_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wrc_board_quabo_0/pll20dac_cs_n_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wrc_board_quabo_0/sfp_rate_select_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wrc_board_quabo_0/onewire_b]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wrc_board_quabo_0/led_act_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wrc_board_quabo_0/led_link_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wrc_board_quabo_0/pps_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wrc_board_quabo_0/abscal_tx_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wrc_board_quabo_0/abscal_rx_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wrc_board_quabo_0/led_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wrc_board_quabo_0/clk_10m_sys_o]
endgroup
set_property name sfp [get_bd_intf_ports sfp_0]
set_property name clk_125m_gtx_n_i [get_bd_ports clk_125m_gtx_n_i_0]
set_property name clk_125m_gtx_p_i [get_bd_ports clk_125m_gtx_p_i_0]
set_property name reset_i [get_bd_ports reset_i_0]
set_property name clk_ext_10m_p_i [get_bd_ports clk_ext_10m_p_i_0]
set_property name clk_ext_10m_n_i [get_bd_ports clk_ext_10m_n_i_0]
set_property name pps_i [get_bd_ports pps_i_0]
set_property name uart [get_bd_intf_ports uart_0]
set_property name eeprom_i2c [get_bd_intf_ports eeprom_i2c_0]
set_property name flash_spi [get_bd_intf_ports flash_spi_0]
set_property name plldac_sclk_o [get_bd_ports plldac_sclk_o_0]
set_property name plldac_din_o [get_bd_ports plldac_din_o_0]
set_property name pll25dac_cs_n_o [get_bd_ports pll25dac_cs_n_o_0]
set_property name pll25dac_cs_n [get_bd_ports pll25dac_cs_n_o]
set_property name pll20dac_cs_n_o [get_bd_ports pll20dac_cs_n_o_0]
set_property name sfp_rate_select_o [get_bd_ports sfp_rate_select_o_0]
set_property name onewire_b [get_bd_ports onewire_b_0]
set_property name led_act_o [get_bd_ports led_act_o_0]
set_property name led_link_o [get_bd_ports led_link_o_0]
set_property name pps_o [get_bd_ports pps_o_0]
set_property name abscal_tx_o [get_bd_ports abscal_tx_o_0]
set_property name abscal_rx_o [get_bd_ports abscal_rx_o_0]
set_property name clk_10m_sys_o [get_bd_ports clk_10m_sys_o_0]
set_property name led_o [get_bd_ports led_o_0]
save_bd_design
validate_bd_design
set_property synth_checkpoint_mode None [get_files  /media/wei/DATA/LW/Project/Vivado_Project/quabo_project/quabo_project.srcs/sources_1/bd/quabo/quabo.bd]
generate_target all [get_files  /media/wei/DATA/LW/Project/Vivado_Project/quabo_project/quabo_project.srcs/sources_1/bd/quabo/quabo.bd]
export_ip_user_files -of_objects [get_files /media/wei/DATA/LW/Project/Vivado_Project/quabo_project/quabo_project.srcs/sources_1/bd/quabo/quabo.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /media/wei/DATA/LW/Project/Vivado_Project/quabo_project/quabo_project.srcs/sources_1/bd/quabo/quabo.bd] -directory /media/wei/DATA/LW/Project/Vivado_Project/quabo_project/quabo_project.ip_user_files/sim_scripts -ip_user_files_dir /media/wei/DATA/LW/Project/Vivado_Project/quabo_project/quabo_project.ip_user_files -ipstatic_source_dir /media/wei/DATA/LW/Project/Vivado_Project/quabo_project/quabo_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/wei/DATA/LW/Project/Vivado_Project/quabo_project/quabo_project.cache/compile_simlib/modelsim} {questa=/media/wei/DATA/LW/Project/Vivado_Project/quabo_project/quabo_project.cache/compile_simlib/questa} {ies=/media/wei/DATA/LW/Project/Vivado_Project/quabo_project/quabo_project.cache/compile_simlib/ies} {xcelium=/media/wei/DATA/LW/Project/Vivado_Project/quabo_project/quabo_project.cache/compile_simlib/xcelium} {vcs=/media/wei/DATA/LW/Project/Vivado_Project/quabo_project/quabo_project.cache/compile_simlib/vcs} {riviera=/media/wei/DATA/LW/Project/Vivado_Project/quabo_project/quabo_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /media/wei/DATA/LW/Project/Vivado_Project/quabo_project/quabo_project.srcs/sources_1/bd/quabo/quabo.bd] -top
add_files -norecurse /media/wei/DATA/LW/Project/Vivado_Project/quabo_project/quabo_project.srcs/sources_1/bd/quabo/hdl/quabo_wrapper.vhd
file mkdir /media/wei/DATA/LW/Project/Vivado_Project/quabo_project/quabo_project.srcs/constrs_1
file mkdir /media/wei/DATA/LW/Project/Vivado_Project/quabo_project/quabo_project.srcs/constrs_1/new
close [ open /media/wei/DATA/LW/Project/Vivado_Project/quabo_project/quabo_project.srcs/constrs_1/new/quabo.xdc w ]
add_files -fileset constrs_1 /media/wei/DATA/LW/Project/Vivado_Project/quabo_project/quabo_project.srcs/constrs_1/new/quabo.xdc
ipx::open_ipxact_file /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado/wr-cores-Quabo/component.xml
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.g_dpram_initf {wrc_phy16.bram}] [get_bd_cells wrc_board_quabo_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.g_dpram_initf {/media/wei/DATA/LW/Project/Vivado_Project/quabo_project/wrc_phy16.bram}] [get_bd_cells wrc_board_quabo_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
open_bd_design {/media/wei/DATA/LW/Project/Vivado_Project/quabo_project/quabo_project.srcs/sources_1/bd/quabo/quabo.bd}
ipx::unload_core /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado/wr-cores-Quabo/component.xml
close_project
open_project /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado/wr-cores-Quabo/syn/wrc_board_quabo_ip/wrc_board_quabo_ip.xpr
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
ipx::package_project -root_dir /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado/wr-cores-Quabo/board -vendor user.org -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado/wr-cores-Quabo/board/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado/wr-cores-Quabo/board /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado/wr-cores-Quabo/board/component.xml
ipx::unload_core /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado/wr-cores-Quabo/board/component.xml
update_compile_order -fileset sources_1
current_project wrc_board_quabo_ip
current_project tmp_edit_project
close_project
