<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `oak_sev_guest/src/vmsa.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>vmsa.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" href="../../normalize.css"><link rel="stylesheet" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" href="../../ayu.css" disabled><link rel="stylesheet" href="../../dark.css" disabled><link rel="stylesheet" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script defer src="../../source-script.js"></script><script defer src="../../source-files.js"></script><script defer src="../../main.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><a class="sidebar-logo" href="../../oak_sev_guest/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../oak_sev_guest/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="src-line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
<span id="541">541</span>
<span id="542">542</span>
<span id="543">543</span>
<span id="544">544</span>
<span id="545">545</span>
<span id="546">546</span>
<span id="547">547</span>
<span id="548">548</span>
<span id="549">549</span>
<span id="550">550</span>
<span id="551">551</span>
<span id="552">552</span>
<span id="553">553</span>
<span id="554">554</span>
<span id="555">555</span>
<span id="556">556</span>
<span id="557">557</span>
<span id="558">558</span>
<span id="559">559</span>
<span id="560">560</span>
<span id="561">561</span>
<span id="562">562</span>
</pre><pre class="rust"><code><span class="comment">//
// Copyright 2022 The Project Oak Authors
//
// Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an &quot;AS IS&quot; BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//

</span><span class="doccomment">//! This module provides an implementation of the State Save Area (VMSA) that is used to store
//! encrypted CPU-related state on AMD SEV-ES and SEV-SNP.

</span><span class="kw">use </span>zerocopy::{AsBytes, FromBytes};

<span class="kw">pub const </span>VMSA_PAGE_SIZE: usize = <span class="number">4096</span>;

<span class="kw">pub const </span>VMSA_SIZE: usize = <span class="number">1992</span>;

<span class="doccomment">/// The page containing the Save State Area used for SEV-ES and SEV-SNP.
///
/// The VMSA for each vCPU is stored in a separate 4KiB page.
</span><span class="attribute">#[repr(C, align(<span class="number">4096</span>))]
#[derive(Debug, FromBytes, AsBytes)]
</span><span class="kw">pub struct </span>VmsaPage {
    <span class="kw">pub </span>vmsa: Vmsa,
    _reserved: [u8; VMSA_PAGE_SIZE - VMSA_SIZE],
}

<span class="macro">static_assertions::assert_eq_size!</span>(VmsaPage, [u8; VMSA_PAGE_SIZE]);

<span class="kw">impl </span>VmsaPage {
    <span class="kw">pub fn </span>new(vmsa: Vmsa) -&gt; <span class="self">Self </span>{
        <span class="self">Self </span>{
            vmsa,
            _reserved: [<span class="number">0u8</span>; VMSA_PAGE_SIZE - VMSA_SIZE],
        }
    }
}

<span class="kw">impl </span>Default <span class="kw">for </span>VmsaPage {
    <span class="kw">fn </span>default() -&gt; <span class="self">Self </span>{
        <span class="comment">// We cannot derive Default because Default is only implemented for fixed-size arrays up to
        // size 32.
        </span><span class="self">Self </span>{
            vmsa: Vmsa::default(),
            _reserved: [<span class="number">0u8</span>; VMSA_PAGE_SIZE - VMSA_SIZE],
        }
    }
}

<span class="doccomment">/// The State Save Area used for SEV-ES and SEV-SNP.
///
/// See table B-4 in &lt;https://www.amd.com/system/files/TechDocs/24593.pdf&gt;
</span><span class="attribute">#[repr(C)]
#[derive(Debug, FromBytes, AsBytes)]
</span><span class="kw">pub struct </span>Vmsa {
    <span class="doccomment">/// The extra segment.
    </span><span class="kw">pub </span>es: SegmentRegister,
    <span class="doccomment">/// The code segment.
    </span><span class="kw">pub </span>cs: SegmentRegister,
    <span class="doccomment">/// The stack segment.
    </span><span class="kw">pub </span>ss: SegmentRegister,
    <span class="doccomment">/// The data segment.
    </span><span class="kw">pub </span>ds: SegmentRegister,
    <span class="doccomment">/// General purpose segment.
    </span><span class="kw">pub </span>fs: SegmentRegister,
    <span class="doccomment">/// General purpose segment.
    </span><span class="kw">pub </span>gs: SegmentRegister,
    <span class="doccomment">/// Pointer to the global descriptor table.
    </span><span class="kw">pub </span>gdtr: SegmentRegister,
    <span class="doccomment">/// Pointer to the local descriptor table.
    </span><span class="kw">pub </span>ldtr: SegmentRegister,
    <span class="doccomment">/// Pointer to the interrupt descriptor table.
    </span><span class="kw">pub </span>idtr: SegmentRegister,
    <span class="doccomment">/// Pointer to a valid task state secgement in the global descriptor table.
    </span><span class="kw">pub </span>tr: SegmentRegister,
    <span class="doccomment">/// Shadow stack pointer for ring 0.
    </span><span class="kw">pub </span>pl0_ssp: u64,
    <span class="doccomment">/// Shadow stack pointer for ring 1.
    </span><span class="kw">pub </span>pl1_ssp: u64,
    <span class="doccomment">/// Shadow stack pointer for ring 2.
    </span><span class="kw">pub </span>pl2_ssp: u64,
    <span class="doccomment">/// Shadow stack pointer for ring 3.
    </span><span class="kw">pub </span>pl3_ssp: u64,
    <span class="doccomment">/// Shadow stack MSR for user mode settings.
    </span><span class="kw">pub </span>u_cet: u64,
    <span class="doccomment">/// Reserved.
    </span>_reserved_0: u16,
    <span class="doccomment">/// The current VM protection level.
    </span><span class="kw">pub </span>vmpl: u8,
    <span class="doccomment">/// The current protection level (ring).
    </span><span class="kw">pub </span>cpl: u8,
    <span class="doccomment">/// Reserved.
    </span>_reserved_1: u32,
    <span class="doccomment">/// The extended feature enable register.
    </span><span class="kw">pub </span>efer: u64,
    <span class="doccomment">/// Reserved.
    </span>_reserved_2: [u8; <span class="number">104</span>],
    <span class="doccomment">/// The IA32_XSS machine-specific register.
    </span><span class="kw">pub </span>xss: u64,
    <span class="doccomment">/// Control Register 4.
    </span><span class="kw">pub </span>cr4: u64,
    <span class="doccomment">/// Control Register 3.
    </span><span class="kw">pub </span>cr3: u64,
    <span class="doccomment">/// Control Register 0.
    </span><span class="kw">pub </span>cr0: u64,
    <span class="doccomment">/// Debug register 7.
    </span><span class="kw">pub </span>dr7: u64,
    <span class="doccomment">/// Debug register 6.
    </span><span class="kw">pub </span>dr6: u64,
    <span class="doccomment">/// The 64-bit flags register.
    </span><span class="kw">pub </span>rflags: u64,
    <span class="doccomment">/// The instruction pointer.
    </span><span class="kw">pub </span>rip: u64,
    <span class="doccomment">/// Debug register 0.
    </span><span class="kw">pub </span>dr0: u64,
    <span class="doccomment">/// Debug register 1.
    </span><span class="kw">pub </span>dr1: u64,
    <span class="doccomment">/// Debug register 2.
    </span><span class="kw">pub </span>dr2: u64,
    <span class="doccomment">/// Debug register 3.
    </span><span class="kw">pub </span>dr3: u64,
    <span class="doccomment">/// Debug register 0 address mask.
    </span><span class="kw">pub </span>dr0_addr_mask: u64,
    <span class="doccomment">/// Debug register 1 address mask.
    </span><span class="kw">pub </span>dr1_addr_mask: u64,
    <span class="doccomment">/// Debug register 2 address mask.
    </span><span class="kw">pub </span>dr2_addr_mask: u64,
    <span class="doccomment">/// Debug register 3 address mask.
    </span><span class="kw">pub </span>dr3_addr_mask: u64,
    <span class="doccomment">/// Reserved.
    </span>_reserved_3: [u8; <span class="number">24</span>],
    <span class="doccomment">/// The stack pointer.
    </span><span class="kw">pub </span>rsp: u64,
    <span class="doccomment">/// Shadow stack MSR for supervisor mode settings.
    </span><span class="kw">pub </span>s_cet: u64,
    <span class="doccomment">/// The shadow stack pointer.
    </span><span class="kw">pub </span>ssp: u64,
    <span class="doccomment">/// The address of the interrupt shadow stack.
    </span><span class="kw">pub </span>isst_addr: u64,
    <span class="doccomment">/// The RAX register.
    </span><span class="kw">pub </span>rax: u64,
    <span class="doccomment">/// The target address, code segment and stack segment when making a syscall in legacy mode.
    </span><span class="kw">pub </span>star: u64,
    <span class="doccomment">/// The target instruction pointer when making a syscall in 64-bit mode.
    </span><span class="kw">pub </span>lstar: u64,
    <span class="doccomment">/// The target instruction pointer when making a syscall in compatibility mode.
    </span><span class="kw">pub </span>cstar: u64,
    <span class="doccomment">/// The syscall flag mask.
    </span><span class="kw">pub </span>sfmask: u64,
    <span class="doccomment">/// Register used by the SWAPGS instruction to swap the base of the GS general purpose segment.
    </span><span class="kw">pub </span>kernel_gs_base: u64,
    <span class="doccomment">/// The code segment when using SYSENTER or SYSEXIT in legacy mode.
    </span><span class="kw">pub </span>sysenter_cs: u64,
    <span class="doccomment">/// The stack pointer when using SYSENTER or SYSEXIT in legacy mode.
    </span><span class="kw">pub </span>sysenter_esp: u64,
    <span class="doccomment">/// The instruction pointer when using SYSENTER or SYSEXIT in legacy mode.
    </span><span class="kw">pub </span>sysenter_eip: u64,
    <span class="doccomment">/// The CR2 control register.
    </span><span class="kw">pub </span>cr2: u64,
    <span class="doccomment">/// Reserved.
    </span>_reserved_4: [u8; <span class="number">32</span>],
    <span class="doccomment">/// The page attribute table for the guest.
    </span><span class="kw">pub </span>g_pat: u64,
    <span class="doccomment">/// The value of the guest&#39;s DebugCTL MSR.
    </span><span class="kw">pub </span>dbgctl: u64,
    <span class="doccomment">/// The value of the guest&#39;s LastBranchFromIP MSR.
    </span><span class="kw">pub </span>br_from: u64,
    <span class="doccomment">/// The value of the guest&#39;s LastBranchToIP MSR.
    </span><span class="kw">pub </span>br_to: u64,
    <span class="doccomment">/// The value of the guest&#39;s LastIntFromIP MSR.
    </span><span class="kw">pub </span>last_excp_from: u64,
    <span class="doccomment">/// The value of the guest&#39;s LastIntToIP MSR.
    </span><span class="kw">pub </span>last_excp_to: u64,
    <span class="doccomment">/// Reserved.
    </span>_reserved_5: [u8; <span class="number">80</span>],
    <span class="doccomment">/// The protect keys rights register.
    </span><span class="kw">pub </span>pkru: u32,
    <span class="doccomment">/// Additional information read by the RDTSC instruction.
    </span><span class="kw">pub </span>tsc_aux: u32,
    <span class="doccomment">/// The guest&#39;s time stamp counter scaling factor.
    </span><span class="kw">pub </span>guest_tsc_scale: u64,
    <span class="doccomment">/// The guests time stamp counter offset.
    </span><span class="kw">pub </span>guest_tsc_offset: u64,
    <span class="doccomment">/// Nonce used when VMSA register protection is enabled.
    </span><span class="kw">pub </span>reg_prot_nonce: u64,
    <span class="doccomment">/// The RCX register.
    </span><span class="kw">pub </span>rcx: u64,
    <span class="doccomment">/// The RDX register.
    </span><span class="kw">pub </span>rdx: u64,
    <span class="doccomment">/// The RBX register.
    </span><span class="kw">pub </span>rbx: u64,
    <span class="doccomment">/// Reserved.
    </span>_reserved_6: u64,
    <span class="doccomment">/// The RBP register.
    </span><span class="kw">pub </span>rbp: u64,
    <span class="doccomment">/// The RSI register.
    </span><span class="kw">pub </span>rsi: u64,
    <span class="doccomment">/// The RDI register.
    </span><span class="kw">pub </span>rdi: u64,
    <span class="doccomment">/// The R8 register.
    </span><span class="kw">pub </span>r8: u64,
    <span class="doccomment">/// The R9 register.
    </span><span class="kw">pub </span>r9: u64,
    <span class="doccomment">/// The R10 register.
    </span><span class="kw">pub </span>r10: u64,
    <span class="doccomment">/// The R11 register.
    </span><span class="kw">pub </span>r11: u64,
    <span class="doccomment">/// The R12 register.
    </span><span class="kw">pub </span>r12: u64,
    <span class="doccomment">/// The R13 register.
    </span><span class="kw">pub </span>r13: u64,
    <span class="doccomment">/// The R14 register.
    </span><span class="kw">pub </span>r14: u64,
    <span class="doccomment">/// The R14 register.
    </span><span class="kw">pub </span>r15: u64,
    <span class="doccomment">/// Reserved.
    </span>_reserved_7: [u8; <span class="number">16</span>],
    <span class="doccomment">/// The info 1 value for automatic exits.
    </span><span class="kw">pub </span>guest_exit_info_1: u64,
    <span class="doccomment">/// The info 2 value for automatic exits.
    </span><span class="kw">pub </span>guest_exit_info_2: u64,
    <span class="doccomment">/// The interrupt info value for automatic exits.
    </span><span class="kw">pub </span>guest_exit_int_info: u64,
    <span class="doccomment">/// The next instruction pointer for automatic exits.
    </span><span class="kw">pub </span>guest_nrip: u64,
    <span class="doccomment">/// The guest-controlled SEV features that are selected.
    </span><span class="kw">pub </span>sev_features: u64,
    <span class="doccomment">/// The guest-controlled interrupt injection control settings.
    </span><span class="kw">pub </span>vintr_ctrl: u64,
    <span class="doccomment">/// The exit code for automatic exits.
    </span><span class="kw">pub </span>guest_exit_code: u64,
    <span class="doccomment">/// The virtual top-of-memory setting for the guest.
    </span><span class="kw">pub </span>virtual_tom: u64,
    <span class="doccomment">/// Used by the hardware to track TLB information for the guest.
    </span><span class="kw">pub </span>tlb_id: u64,
    <span class="doccomment">/// Used to control flushing of the guest TLB. Writing 0 to this value will cause the TLB to be
    /// flushed on the next VMRUN.
    </span><span class="kw">pub </span>pcpu_id: u64,
    <span class="doccomment">/// Field used for injecting events into the guest.
    </span><span class="kw">pub </span>event_inj: u64,
    <span class="doccomment">/// The XCR0 extended control register.
    </span><span class="kw">pub </span>xcr0: u64,
    <span class="doccomment">/// Reserved.
    </span>_reserved_8: [u8; <span class="number">16</span>],
    <span class="doccomment">/// The X87 floating point data pointer.
    </span><span class="kw">pub </span>x87_dp: u64,
    <span class="doccomment">/// The Media eXtensions Control and Status Register.
    </span><span class="kw">pub </span>mxcsr: u32,
    <span class="doccomment">/// The X87 floating point tag word.
    </span><span class="kw">pub </span>x87_ftw: u16,
    <span class="doccomment">/// The X87 floating point status word.
    </span><span class="kw">pub </span>x87_fsw: u16,
    <span class="doccomment">/// The X87 floating point control word.
    </span><span class="kw">pub </span>x87_fcw: u16,
    <span class="doccomment">/// The X87 floating point opcode.
    </span><span class="kw">pub </span>x87_fop: u16,
    <span class="doccomment">/// The X87 floating point data segment.
    </span><span class="kw">pub </span>x87_ds: u16,
    <span class="doccomment">/// The X87 floating point code segment.
    </span><span class="kw">pub </span>x87_cs: u16,
    <span class="doccomment">/// The X87 instruction pointer.
    </span><span class="kw">pub </span>x87_rip: u64,
    <span class="doccomment">/// The X87 register state.
    </span><span class="kw">pub </span>fpreg_x87: [u8; <span class="number">80</span>],
    <span class="doccomment">/// The XMM register state.
    </span><span class="kw">pub </span>fpreg_xmm: [u8; <span class="number">256</span>],
    <span class="doccomment">/// The YMM register state.
    </span><span class="kw">pub </span>fpreg_ymm: [u8; <span class="number">256</span>],
    <span class="doccomment">/// The last branch record stack state.
    </span><span class="kw">pub </span>lbr_stack_state: [u8; <span class="number">256</span>],
    <span class="doccomment">/// The value of the guest&#39;s LastBranchStackSelect MSR.
    </span><span class="kw">pub </span>lbr_select: u64,
    <span class="doccomment">/// The value of the guest&#39;s IbsFetchCtl MSR.
    </span><span class="kw">pub </span>ibs_fetch_ctl: u64,
    <span class="doccomment">/// The value of the guest&#39;s IbsFetchCtl MSR.
    </span><span class="kw">pub </span>ibs_fetch_lin_addr: u64,
    <span class="doccomment">/// The value of the guest&#39;s IbsOfCtl MSR.
    </span><span class="kw">pub </span>ibs_op_ctl: u64,
    <span class="doccomment">/// The value of the guest&#39;s IbsOpRip MSR.
    </span><span class="kw">pub </span>ibs_op_rop: u64,
    <span class="doccomment">/// The value of the guest&#39;s IbsOpData1 MSR.
    </span><span class="kw">pub </span>ibs_op_data: u64,
    <span class="doccomment">/// The value of the guest&#39;s IbsOpData2 MSR.
    </span><span class="kw">pub </span>ibs_op_data2: u64,
    <span class="doccomment">/// The value of the guest&#39;s IbsOpData3 MSR.
    </span><span class="kw">pub </span>ibs_op_data3: u64,
    <span class="doccomment">/// The value of the guest&#39;s IbsDcLinAd MSR.
    </span><span class="kw">pub </span>ibs_dc_lin_addr: u64,
    <span class="doccomment">/// The value of the guest&#39;s IbsBrTarget MSR.
    </span><span class="kw">pub </span>bp_ibs_tgt_rip: u64,
    <span class="doccomment">/// The value of the guest&#39;s IbsFetchExtdCtl MSR.
    </span><span class="kw">pub </span>ic_ibs_extd_ctl: u64,
}

<span class="macro">static_assertions::assert_eq_size!</span>(Vmsa, [u8; VMSA_SIZE]);

<span class="kw">impl </span>Vmsa {
    <span class="doccomment">/// Creates a new instance of the VMSA that represents the state of a newly reset vCPU at boot
    /// time.
    ///
    /// The current implementation tries to match the state of a new vCPU on QEMU running with KVM.
    ///
    /// The value of RDX depends on the family, model and stepping of the CPU and can be calculated
    /// using `calculate_rdx_from_fms`.
    ///
    /// For reference see &lt;https://github.com/qemu/qemu/blob/master/target/i386/cpu.h&gt;,
    /// &lt;https://github.com/qemu/qemu/blob/master/target/i386/cpu.c&gt; and
    /// &lt;https://github.com/qemu/qemu/blob/master/target/i386/kvm.c&gt;.
    </span><span class="kw">pub fn </span>new_vcpu_boot(rdx: u64) -&gt; <span class="self">Self </span>{
        <span class="self">Self </span>{
            cs: SegmentRegister {
                selector: <span class="number">0xf000</span>,
                attributes: <span class="number">0x9b</span>, <span class="comment">// (P|S|CS|R|A)
                </span>limit: <span class="number">0xffff</span>,
                base: <span class="number">0xffff0000</span>,
            },
            ds: SegmentRegister {
                limit: <span class="number">0xffff</span>,
                attributes: <span class="number">0x93</span>, <span class="comment">// (P|S|W|A)
                </span>..Default::default()
            },
            es: SegmentRegister {
                limit: <span class="number">0xffff</span>,
                attributes: <span class="number">0x93</span>, <span class="comment">// (P|S|W|A)
                </span>..Default::default()
            },
            fs: SegmentRegister {
                limit: <span class="number">0xffff</span>,
                attributes: <span class="number">0x93</span>, <span class="comment">// (P|S|W|A)
                </span>..Default::default()
            },
            gs: SegmentRegister {
                limit: <span class="number">0xffff</span>,
                attributes: <span class="number">0x93</span>, <span class="comment">// (P|S|W|A)
                </span>..Default::default()
            },
            ss: SegmentRegister {
                limit: <span class="number">0xffff</span>,
                attributes: <span class="number">0x93</span>, <span class="comment">// (P|S|W|A)
                </span>..Default::default()
            },
            gdtr: SegmentRegister {
                limit: <span class="number">0xffff</span>,
                ..Default::default()
            },
            idtr: SegmentRegister {
                limit: <span class="number">0xffff</span>,
                ..Default::default()
            },
            ldtr: SegmentRegister {
                limit: <span class="number">0xffff</span>,
                attributes: <span class="number">0x82</span>, <span class="comment">// (P|LDT)
                </span>..Default::default()
            },
            tr: SegmentRegister {
                limit: <span class="number">0xffff</span>,
                attributes: <span class="number">0x8b</span>, <span class="comment">// (P|&quot;Busy 32-bit TSS&quot;)
                </span>..Default::default()
            },
            dr6: <span class="number">0xffff0ff0</span>,
            dr7: <span class="number">0x0400</span>,
            cr0: <span class="number">0x10</span>,
            cr4: <span class="number">0x40</span>,
            xcr0: <span class="number">0x1</span>,
            efer: <span class="number">0x1000</span>,
            g_pat: <span class="number">0x0007040600070406</span>,
            rflags: <span class="number">0x2</span>,
            rip: <span class="number">0xfff0</span>,
            rdx,

            ..Default::default()
        }
    }
}

<span class="kw">impl </span>Default <span class="kw">for </span>Vmsa {
    <span class="kw">fn </span>default() -&gt; <span class="self">Self </span>{
        <span class="comment">// We cannot derive Default because Default is only implemented for fixed-size arrays up to
        // size 32.
        </span><span class="self">Self </span>{
            es: SegmentRegister::default(),
            cs: SegmentRegister::default(),
            ss: SegmentRegister::default(),
            ds: SegmentRegister::default(),
            fs: SegmentRegister::default(),
            gs: SegmentRegister::default(),
            gdtr: SegmentRegister::default(),
            ldtr: SegmentRegister::default(),
            idtr: SegmentRegister::default(),
            tr: SegmentRegister::default(),
            pl0_ssp: <span class="number">0</span>,
            pl1_ssp: <span class="number">0</span>,
            pl2_ssp: <span class="number">0</span>,
            pl3_ssp: <span class="number">0</span>,
            u_cet: <span class="number">0</span>,
            _reserved_0: <span class="number">0</span>,
            vmpl: <span class="number">0</span>,
            cpl: <span class="number">0</span>,
            _reserved_1: <span class="number">0</span>,
            efer: <span class="number">0</span>,
            _reserved_2: [<span class="number">0</span>; <span class="number">104</span>],
            xss: <span class="number">0</span>,
            cr4: <span class="number">0</span>,
            cr3: <span class="number">0</span>,
            cr0: <span class="number">0</span>,
            dr7: <span class="number">0</span>,
            dr6: <span class="number">0</span>,
            rflags: <span class="number">0</span>,
            rip: <span class="number">0</span>,
            dr0: <span class="number">0</span>,
            dr1: <span class="number">0</span>,
            dr2: <span class="number">0</span>,
            dr3: <span class="number">0</span>,
            dr0_addr_mask: <span class="number">0</span>,
            dr1_addr_mask: <span class="number">0</span>,
            dr2_addr_mask: <span class="number">0</span>,
            dr3_addr_mask: <span class="number">0</span>,
            _reserved_3: [<span class="number">0</span>; <span class="number">24</span>],
            rsp: <span class="number">0</span>,
            s_cet: <span class="number">0</span>,
            ssp: <span class="number">0</span>,
            isst_addr: <span class="number">0</span>,
            rax: <span class="number">0</span>,
            star: <span class="number">0</span>,
            lstar: <span class="number">0</span>,
            cstar: <span class="number">0</span>,
            sfmask: <span class="number">0</span>,
            kernel_gs_base: <span class="number">0</span>,
            sysenter_cs: <span class="number">0</span>,
            sysenter_esp: <span class="number">0</span>,
            sysenter_eip: <span class="number">0</span>,
            cr2: <span class="number">0</span>,
            _reserved_4: [<span class="number">0</span>; <span class="number">32</span>],
            g_pat: <span class="number">0</span>,
            dbgctl: <span class="number">0</span>,
            br_from: <span class="number">0</span>,
            br_to: <span class="number">0</span>,
            last_excp_from: <span class="number">0</span>,
            last_excp_to: <span class="number">0</span>,
            _reserved_5: [<span class="number">0</span>; <span class="number">80</span>],
            pkru: <span class="number">0</span>,
            tsc_aux: <span class="number">0</span>,
            guest_tsc_scale: <span class="number">0</span>,
            guest_tsc_offset: <span class="number">0</span>,
            reg_prot_nonce: <span class="number">0</span>,
            rcx: <span class="number">0</span>,
            rdx: <span class="number">0</span>,
            rbx: <span class="number">0</span>,
            _reserved_6: <span class="number">0</span>,
            rbp: <span class="number">0</span>,
            rsi: <span class="number">0</span>,
            rdi: <span class="number">0</span>,
            r8: <span class="number">0</span>,
            r9: <span class="number">0</span>,
            r10: <span class="number">0</span>,
            r11: <span class="number">0</span>,
            r12: <span class="number">0</span>,
            r13: <span class="number">0</span>,
            r14: <span class="number">0</span>,
            r15: <span class="number">0</span>,
            _reserved_7: [<span class="number">0</span>; <span class="number">16</span>],
            guest_exit_info_1: <span class="number">0</span>,
            guest_exit_info_2: <span class="number">0</span>,
            guest_exit_int_info: <span class="number">0</span>,
            guest_nrip: <span class="number">0</span>,
            sev_features: <span class="number">0</span>,
            vintr_ctrl: <span class="number">0</span>,
            guest_exit_code: <span class="number">0</span>,
            virtual_tom: <span class="number">0</span>,
            tlb_id: <span class="number">0</span>,
            pcpu_id: <span class="number">0</span>,
            event_inj: <span class="number">0</span>,
            xcr0: <span class="number">0</span>,
            _reserved_8: [<span class="number">0</span>; <span class="number">16</span>],
            x87_dp: <span class="number">0</span>,
            mxcsr: <span class="number">0</span>,
            x87_ftw: <span class="number">0</span>,
            x87_fsw: <span class="number">0</span>,
            x87_fcw: <span class="number">0</span>,
            x87_fop: <span class="number">0</span>,
            x87_ds: <span class="number">0</span>,
            x87_cs: <span class="number">0</span>,
            x87_rip: <span class="number">0</span>,
            fpreg_x87: [<span class="number">0</span>; <span class="number">80</span>],
            fpreg_xmm: [<span class="number">0</span>; <span class="number">256</span>],
            fpreg_ymm: [<span class="number">0</span>; <span class="number">256</span>],
            lbr_stack_state: [<span class="number">0</span>; <span class="number">256</span>],
            lbr_select: <span class="number">0</span>,
            ibs_fetch_ctl: <span class="number">0</span>,
            ibs_fetch_lin_addr: <span class="number">0</span>,
            ibs_op_ctl: <span class="number">0</span>,
            ibs_op_rop: <span class="number">0</span>,
            ibs_op_data: <span class="number">0</span>,
            ibs_op_data2: <span class="number">0</span>,
            ibs_op_data3: <span class="number">0</span>,
            ibs_dc_lin_addr: <span class="number">0</span>,
            bp_ibs_tgt_rip: <span class="number">0</span>,
            ic_ibs_extd_ctl: <span class="number">0</span>,
        }
    }
}

<span class="doccomment">/// When the CPU is reset, the value of RDX is set to the same value that would be returned in EAX
/// when calling CPUID for leaf 1.
///
/// See &lt;https://en.wikipedia.org/wiki/CPUID#EAX=1:_Processor_Info_and_Feature_Bits&gt;.
</span><span class="kw">pub fn </span>calculate_rdx_from_fms(family: u8, model: u8, stepping: u8) -&gt; u64 {
    <span class="kw">const </span>STEPPING_MASK: u8 = <span class="number">0xF</span>;
    <span class="kw">const </span>MODEL_MASK: u8 = <span class="number">0xF</span>;
    <span class="kw">const </span>FAMILY_MAX: u8 = <span class="number">0xF</span>;
    <span class="kw">const </span>EXTENDED_MODEL_MASK: u8 = <span class="number">0xF0</span>;
    <span class="kw">const </span>MODEL_SHIFT: usize = <span class="number">4</span>;
    <span class="kw">const </span>FAMILY_SHIFT: usize = <span class="number">8</span>;
    <span class="kw">const </span>EXTENDED_MODEL_SHIFT: usize = <span class="number">12</span>;
    <span class="kw">const </span>EXTENDED_FAMILY_SHIFT: usize = <span class="number">20</span>;

    <span class="kw">let </span>stepping = (stepping &amp; STEPPING_MASK) <span class="kw">as </span>u64;

    <span class="kw">let </span>model = <span class="kw">if </span>family == <span class="number">6 </span>|| family == <span class="number">15 </span>{
        ((model &amp; MODEL_MASK) <span class="kw">as </span>u64) &lt;&lt; MODEL_SHIFT
            | (((model &amp; EXTENDED_MODEL_MASK) <span class="kw">as </span>u64) &lt;&lt; EXTENDED_MODEL_SHIFT)
    } <span class="kw">else </span>{
        ((model &amp; MODEL_MASK) <span class="kw">as </span>u64) &lt;&lt; MODEL_SHIFT
    };

    <span class="kw">let </span>family = <span class="kw">if </span>family &gt; FAMILY_MAX {
        (FAMILY_MAX <span class="kw">as </span>u64) &lt;&lt; FAMILY_SHIFT
            | (((family - FAMILY_MAX) <span class="kw">as </span>u64) &lt;&lt; EXTENDED_FAMILY_SHIFT)
    } <span class="kw">else </span>{
        (family <span class="kw">as </span>u64) &lt;&lt; FAMILY_SHIFT
    };

    model | stepping | family
}

<span class="doccomment">/// Representation of a segment register in 64-bit mode.
///
/// See section 4.5.3 in &lt;https://www.amd.com/system/files/TechDocs/24593.pdf&gt;
</span><span class="attribute">#[repr(C)]
#[derive(Debug, Default, FromBytes, AsBytes)]
</span><span class="kw">pub struct </span>SegmentRegister {
    <span class="doccomment">/// The segment selector.
    </span><span class="kw">pub </span>selector: u16,
    <span class="doccomment">/// The segment attributes. The meaning of the attribute bits is register-dependent.
    ///
    /// See section 4.7 in &lt;https://www.amd.com/system/files/TechDocs/24593.pdf&gt;.
    </span><span class="kw">pub </span>attributes: u16,
    <span class="doccomment">/// The segment limit.
    </span><span class="kw">pub </span>limit: u32,
    <span class="doccomment">/// The base address of the segment.
    </span><span class="kw">pub </span>base: u64,
}

<span class="macro">static_assertions::assert_eq_size!</span>(SegmentRegister, [u8; <span class="number">16</span>]);
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="oak_sev_guest" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.66.0-nightly (81f391930 2022-10-09)" ></div></body></html>