# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/gpio/nvidia,tegra20-gpio.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: NVIDIA Tegra GPIO controller

maintainers:
  - Stephen Warren <swarren@nvidia.com>
description: test

properties:
  compatible:
    items:
      - const: nvidia,tegra20-gpio
    minItems: 1
    maxItems: 1
    additionalItems: false
  reg:
    minItems: 1
    maxItems: 1
    additionalItems: false
  interrupts: {}
  '#gpio-cells':
    const: 0x2
  gpio-controller: {}
  '#interrupt-cells':
    const: 0x2
  interrupt-controller: {}
historical: |+
  NVIDIA Tegra GPIO controller

  Required properties:
  - compatible : "nvidia,tegra<chip>-gpio"
  - reg : Physical base address and length of the controller's registers.
  - interrupts : The interrupt outputs from the controller. For Tegra20,
    there should be 7 interrupts specified, and for Tegra30, there should
    be 8 interrupts specified.
  - #gpio-cells : Should be two. The first cell is the pin number and the
    second cell is used to specify optional parameters:
    - bit 0 specifies polarity (0 for normal, 1 for inverted)
  - gpio-controller : Marks the device node as a GPIO controller.
  - #interrupt-cells : Should be 2.
    The first cell is the GPIO number.
    The second cell is used to specify flags:
      bits[3:0] trigger type and level flags:
        1 = low-to-high edge triggered.
        2 = high-to-low edge triggered.
        4 = active high level-sensitive.
        8 = active low level-sensitive.
        Valid combinations are 1, 2, 3, 4, 8.
  - interrupt-controller : Marks the device node as an interrupt controller.

...
