vendor_name = ModelSim
source_file = 1, C:/Intel/Quartus/EE309_project/main_project/RISC.vhd
source_file = 1, C:/Intel/Quartus/EE309_project/main_project/16bit_adder.vhd
source_file = 1, C:/Intel/Quartus/EE309_project/main_project/alu.vhd
source_file = 1, C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd
source_file = 1, C:/Intel/Quartus/EE309_project/main_project/imm_9bit.vhd
source_file = 1, C:/Intel/Quartus/EE309_project/main_project/imm_6bit.vhd
source_file = 1, C:/Intel/Quartus/EE309_project/main_project/Full_Adder.vhd
source_file = 1, C:/Intel/Quartus/EE309_project/main_project/memory.vhd
source_file = 1, C:/Intel/Quartus/EE309_project/main_project/nand_16bit.vhd
source_file = 1, C:/Intel/Quartus/EE309_project/main_project/Register_file.vhd
source_file = 1, c:/intel/quartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intel/quartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intel/quartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intel/quartus/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Intel/Quartus/EE309_project/main_project/db/RISC.cbx.xml
design_name = RISC
instance = comp, \rst~input\, rst~input, RISC, 1
instance = comp, \clk~input\, clk~input, RISC, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, RISC, 1
