
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//col_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401290 <.init>:
  401290:	stp	x29, x30, [sp, #-16]!
  401294:	mov	x29, sp
  401298:	bl	401680 <ferror@plt+0x60>
  40129c:	ldp	x29, x30, [sp], #16
  4012a0:	ret

Disassembly of section .plt:

00000000004012b0 <memcpy@plt-0x20>:
  4012b0:	stp	x16, x30, [sp, #-16]!
  4012b4:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4012b8:	ldr	x17, [x16, #4088]
  4012bc:	add	x16, x16, #0xff8
  4012c0:	br	x17
  4012c4:	nop
  4012c8:	nop
  4012cc:	nop

00000000004012d0 <memcpy@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4012d4:	ldr	x17, [x16]
  4012d8:	add	x16, x16, #0x0
  4012dc:	br	x17

00000000004012e0 <_exit@plt>:
  4012e0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4012e4:	ldr	x17, [x16, #8]
  4012e8:	add	x16, x16, #0x8
  4012ec:	br	x17

00000000004012f0 <strtoul@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4012f4:	ldr	x17, [x16, #16]
  4012f8:	add	x16, x16, #0x10
  4012fc:	br	x17

0000000000401300 <strlen@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401304:	ldr	x17, [x16, #24]
  401308:	add	x16, x16, #0x18
  40130c:	br	x17

0000000000401310 <fputs@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401314:	ldr	x17, [x16, #32]
  401318:	add	x16, x16, #0x20
  40131c:	br	x17

0000000000401320 <exit@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401324:	ldr	x17, [x16, #40]
  401328:	add	x16, x16, #0x28
  40132c:	br	x17

0000000000401330 <dup@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401334:	ldr	x17, [x16, #48]
  401338:	add	x16, x16, #0x30
  40133c:	br	x17

0000000000401340 <strtod@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401344:	ldr	x17, [x16, #56]
  401348:	add	x16, x16, #0x38
  40134c:	br	x17

0000000000401350 <__cxa_atexit@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401354:	ldr	x17, [x16, #64]
  401358:	add	x16, x16, #0x40
  40135c:	br	x17

0000000000401360 <fputc@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401364:	ldr	x17, [x16, #72]
  401368:	add	x16, x16, #0x48
  40136c:	br	x17

0000000000401370 <putwchar@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401374:	ldr	x17, [x16, #80]
  401378:	add	x16, x16, #0x50
  40137c:	br	x17

0000000000401380 <snprintf@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401384:	ldr	x17, [x16, #88]
  401388:	add	x16, x16, #0x58
  40138c:	br	x17

0000000000401390 <localeconv@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401394:	ldr	x17, [x16, #96]
  401398:	add	x16, x16, #0x60
  40139c:	br	x17

00000000004013a0 <fileno@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4013a4:	ldr	x17, [x16, #104]
  4013a8:	add	x16, x16, #0x68
  4013ac:	br	x17

00000000004013b0 <iswspace@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4013b4:	ldr	x17, [x16, #112]
  4013b8:	add	x16, x16, #0x70
  4013bc:	br	x17

00000000004013c0 <malloc@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4013c4:	ldr	x17, [x16, #120]
  4013c8:	add	x16, x16, #0x78
  4013cc:	br	x17

00000000004013d0 <wcwidth@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4013d4:	ldr	x17, [x16, #128]
  4013d8:	add	x16, x16, #0x80
  4013dc:	br	x17

00000000004013e0 <__strtol_internal@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4013e4:	ldr	x17, [x16, #136]
  4013e8:	add	x16, x16, #0x88
  4013ec:	br	x17

00000000004013f0 <strncmp@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4013f4:	ldr	x17, [x16, #144]
  4013f8:	add	x16, x16, #0x90
  4013fc:	br	x17

0000000000401400 <bindtextdomain@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401404:	ldr	x17, [x16, #152]
  401408:	add	x16, x16, #0x98
  40140c:	br	x17

0000000000401410 <__libc_start_main@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401414:	ldr	x17, [x16, #160]
  401418:	add	x16, x16, #0xa0
  40141c:	br	x17

0000000000401420 <fgetc@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401424:	ldr	x17, [x16, #168]
  401428:	add	x16, x16, #0xa8
  40142c:	br	x17

0000000000401430 <memset@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401434:	ldr	x17, [x16, #176]
  401438:	add	x16, x16, #0xb0
  40143c:	br	x17

0000000000401440 <__strtoul_internal@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401444:	ldr	x17, [x16, #184]
  401448:	add	x16, x16, #0xb8
  40144c:	br	x17

0000000000401450 <realloc@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401454:	ldr	x17, [x16, #192]
  401458:	add	x16, x16, #0xc0
  40145c:	br	x17

0000000000401460 <strdup@plt>:
  401460:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401464:	ldr	x17, [x16, #200]
  401468:	add	x16, x16, #0xc8
  40146c:	br	x17

0000000000401470 <close@plt>:
  401470:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401474:	ldr	x17, [x16, #208]
  401478:	add	x16, x16, #0xd0
  40147c:	br	x17

0000000000401480 <__gmon_start__@plt>:
  401480:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401484:	ldr	x17, [x16, #216]
  401488:	add	x16, x16, #0xd8
  40148c:	br	x17

0000000000401490 <abort@plt>:
  401490:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401494:	ldr	x17, [x16, #224]
  401498:	add	x16, x16, #0xe0
  40149c:	br	x17

00000000004014a0 <feof@plt>:
  4014a0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4014a4:	ldr	x17, [x16, #232]
  4014a8:	add	x16, x16, #0xe8
  4014ac:	br	x17

00000000004014b0 <textdomain@plt>:
  4014b0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4014b4:	ldr	x17, [x16, #240]
  4014b8:	add	x16, x16, #0xf0
  4014bc:	br	x17

00000000004014c0 <getopt_long@plt>:
  4014c0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4014c4:	ldr	x17, [x16, #248]
  4014c8:	add	x16, x16, #0xf8
  4014cc:	br	x17

00000000004014d0 <strcmp@plt>:
  4014d0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4014d4:	ldr	x17, [x16, #256]
  4014d8:	add	x16, x16, #0x100
  4014dc:	br	x17

00000000004014e0 <warn@plt>:
  4014e0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4014e4:	ldr	x17, [x16, #264]
  4014e8:	add	x16, x16, #0x108
  4014ec:	br	x17

00000000004014f0 <__ctype_b_loc@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4014f4:	ldr	x17, [x16, #272]
  4014f8:	add	x16, x16, #0x110
  4014fc:	br	x17

0000000000401500 <strtol@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401504:	ldr	x17, [x16, #280]
  401508:	add	x16, x16, #0x118
  40150c:	br	x17

0000000000401510 <iswgraph@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401514:	ldr	x17, [x16, #288]
  401518:	add	x16, x16, #0x120
  40151c:	br	x17

0000000000401520 <free@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401524:	ldr	x17, [x16, #296]
  401528:	add	x16, x16, #0x128
  40152c:	br	x17

0000000000401530 <vasprintf@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401534:	ldr	x17, [x16, #304]
  401538:	add	x16, x16, #0x130
  40153c:	br	x17

0000000000401540 <strndup@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401544:	ldr	x17, [x16, #312]
  401548:	add	x16, x16, #0x138
  40154c:	br	x17

0000000000401550 <strspn@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401554:	ldr	x17, [x16, #320]
  401558:	add	x16, x16, #0x140
  40155c:	br	x17

0000000000401560 <strchr@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401564:	ldr	x17, [x16, #328]
  401568:	add	x16, x16, #0x148
  40156c:	br	x17

0000000000401570 <getwchar@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401574:	ldr	x17, [x16, #336]
  401578:	add	x16, x16, #0x150
  40157c:	br	x17

0000000000401580 <fflush@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401584:	ldr	x17, [x16, #344]
  401588:	add	x16, x16, #0x158
  40158c:	br	x17

0000000000401590 <warnx@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401594:	ldr	x17, [x16, #352]
  401598:	add	x16, x16, #0x160
  40159c:	br	x17

00000000004015a0 <dcgettext@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4015a4:	ldr	x17, [x16, #360]
  4015a8:	add	x16, x16, #0x168
  4015ac:	br	x17

00000000004015b0 <errx@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4015b4:	ldr	x17, [x16, #368]
  4015b8:	add	x16, x16, #0x170
  4015bc:	br	x17

00000000004015c0 <strcspn@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4015c4:	ldr	x17, [x16, #376]
  4015c8:	add	x16, x16, #0x178
  4015cc:	br	x17

00000000004015d0 <printf@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4015d4:	ldr	x17, [x16, #384]
  4015d8:	add	x16, x16, #0x180
  4015dc:	br	x17

00000000004015e0 <__errno_location@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4015e4:	ldr	x17, [x16, #392]
  4015e8:	add	x16, x16, #0x188
  4015ec:	br	x17

00000000004015f0 <fprintf@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x149e0>
  4015f4:	ldr	x17, [x16, #400]
  4015f8:	add	x16, x16, #0x190
  4015fc:	br	x17

0000000000401600 <err@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401604:	ldr	x17, [x16, #408]
  401608:	add	x16, x16, #0x198
  40160c:	br	x17

0000000000401610 <setlocale@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401614:	ldr	x17, [x16, #416]
  401618:	add	x16, x16, #0x1a0
  40161c:	br	x17

0000000000401620 <ferror@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x149e0>
  401624:	ldr	x17, [x16, #424]
  401628:	add	x16, x16, #0x1a8
  40162c:	br	x17

Disassembly of section .text:

0000000000401630 <.text>:
  401630:	mov	x29, #0x0                   	// #0
  401634:	mov	x30, #0x0                   	// #0
  401638:	mov	x5, x0
  40163c:	ldr	x1, [sp]
  401640:	add	x2, sp, #0x8
  401644:	mov	x6, sp
  401648:	movz	x0, #0x0, lsl #48
  40164c:	movk	x0, #0x0, lsl #32
  401650:	movk	x0, #0x40, lsl #16
  401654:	movk	x0, #0x1ea4
  401658:	movz	x3, #0x0, lsl #48
  40165c:	movk	x3, #0x0, lsl #32
  401660:	movk	x3, #0x40, lsl #16
  401664:	movk	x3, #0x43b0
  401668:	movz	x4, #0x0, lsl #48
  40166c:	movk	x4, #0x0, lsl #32
  401670:	movk	x4, #0x40, lsl #16
  401674:	movk	x4, #0x4430
  401678:	bl	401410 <__libc_start_main@plt>
  40167c:	bl	401490 <abort@plt>
  401680:	adrp	x0, 415000 <ferror@plt+0x139e0>
  401684:	ldr	x0, [x0, #4064]
  401688:	cbz	x0, 401690 <ferror@plt+0x70>
  40168c:	b	401480 <__gmon_start__@plt>
  401690:	ret
  401694:	adrp	x0, 416000 <ferror@plt+0x149e0>
  401698:	add	x0, x0, #0x1c8
  40169c:	adrp	x1, 416000 <ferror@plt+0x149e0>
  4016a0:	add	x1, x1, #0x1c8
  4016a4:	cmp	x0, x1
  4016a8:	b.eq	4016dc <ferror@plt+0xbc>  // b.none
  4016ac:	stp	x29, x30, [sp, #-32]!
  4016b0:	mov	x29, sp
  4016b4:	adrp	x0, 404000 <ferror@plt+0x29e0>
  4016b8:	ldr	x0, [x0, #1120]
  4016bc:	str	x0, [sp, #24]
  4016c0:	mov	x1, x0
  4016c4:	cbz	x1, 4016d4 <ferror@plt+0xb4>
  4016c8:	adrp	x0, 416000 <ferror@plt+0x149e0>
  4016cc:	add	x0, x0, #0x1c8
  4016d0:	blr	x1
  4016d4:	ldp	x29, x30, [sp], #32
  4016d8:	ret
  4016dc:	ret
  4016e0:	adrp	x0, 416000 <ferror@plt+0x149e0>
  4016e4:	add	x0, x0, #0x1c8
  4016e8:	adrp	x1, 416000 <ferror@plt+0x149e0>
  4016ec:	add	x1, x1, #0x1c8
  4016f0:	sub	x0, x0, x1
  4016f4:	lsr	x1, x0, #63
  4016f8:	add	x0, x1, x0, asr #3
  4016fc:	cmp	xzr, x0, asr #1
  401700:	b.eq	401738 <ferror@plt+0x118>  // b.none
  401704:	stp	x29, x30, [sp, #-32]!
  401708:	mov	x29, sp
  40170c:	asr	x1, x0, #1
  401710:	adrp	x0, 404000 <ferror@plt+0x29e0>
  401714:	ldr	x0, [x0, #1128]
  401718:	str	x0, [sp, #24]
  40171c:	mov	x2, x0
  401720:	cbz	x2, 401730 <ferror@plt+0x110>
  401724:	adrp	x0, 416000 <ferror@plt+0x149e0>
  401728:	add	x0, x0, #0x1c8
  40172c:	blr	x2
  401730:	ldp	x29, x30, [sp], #32
  401734:	ret
  401738:	ret
  40173c:	adrp	x0, 416000 <ferror@plt+0x149e0>
  401740:	ldrb	w0, [x0, #504]
  401744:	cbnz	w0, 401768 <ferror@plt+0x148>
  401748:	stp	x29, x30, [sp, #-16]!
  40174c:	mov	x29, sp
  401750:	bl	401694 <ferror@plt+0x74>
  401754:	adrp	x0, 416000 <ferror@plt+0x149e0>
  401758:	mov	w1, #0x1                   	// #1
  40175c:	strb	w1, [x0, #504]
  401760:	ldp	x29, x30, [sp], #16
  401764:	ret
  401768:	ret
  40176c:	stp	x29, x30, [sp, #-16]!
  401770:	mov	x29, sp
  401774:	bl	4016e0 <ferror@plt+0xc0>
  401778:	ldp	x29, x30, [sp], #16
  40177c:	ret
  401780:	stp	x29, x30, [sp, #-16]!
  401784:	mov	x29, sp
  401788:	mov	w2, #0x5                   	// #5
  40178c:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401790:	add	x1, x1, #0x470
  401794:	mov	x0, #0x0                   	// #0
  401798:	bl	4015a0 <dcgettext@plt>
  40179c:	mov	x1, x0
  4017a0:	mov	w0, #0x1                   	// #1
  4017a4:	bl	4015b0 <errx@plt>
  4017a8:	stp	x29, x30, [sp, #-32]!
  4017ac:	mov	x29, sp
  4017b0:	stp	x19, x20, [sp, #16]
  4017b4:	adrp	x0, 416000 <ferror@plt+0x149e0>
  4017b8:	ldr	x20, [x0, #480]
  4017bc:	bl	4015e0 <__errno_location@plt>
  4017c0:	mov	x19, x0
  4017c4:	str	wzr, [x0]
  4017c8:	mov	x0, x20
  4017cc:	bl	401620 <ferror@plt>
  4017d0:	cbz	w0, 401818 <ferror@plt+0x1f8>
  4017d4:	ldr	w0, [x19]
  4017d8:	cmp	w0, #0x9
  4017dc:	b.eq	4017e8 <ferror@plt+0x1c8>  // b.none
  4017e0:	cmp	w0, #0x20
  4017e4:	b.ne	401844 <ferror@plt+0x224>  // b.any
  4017e8:	adrp	x0, 416000 <ferror@plt+0x149e0>
  4017ec:	ldr	x20, [x0, #456]
  4017f0:	str	wzr, [x19]
  4017f4:	mov	x0, x20
  4017f8:	bl	401620 <ferror@plt>
  4017fc:	cbz	w0, 401884 <ferror@plt+0x264>
  401800:	ldr	w0, [x19]
  401804:	cmp	w0, #0x9
  401808:	b.ne	4018b0 <ferror@plt+0x290>  // b.any
  40180c:	ldp	x19, x20, [sp, #16]
  401810:	ldp	x29, x30, [sp], #32
  401814:	ret
  401818:	mov	x0, x20
  40181c:	bl	401580 <fflush@plt>
  401820:	cbnz	w0, 4017d4 <ferror@plt+0x1b4>
  401824:	mov	x0, x20
  401828:	bl	4013a0 <fileno@plt>
  40182c:	tbnz	w0, #31, 4017d4 <ferror@plt+0x1b4>
  401830:	bl	401330 <dup@plt>
  401834:	tbnz	w0, #31, 4017d4 <ferror@plt+0x1b4>
  401838:	bl	401470 <close@plt>
  40183c:	cbz	w0, 4017e8 <ferror@plt+0x1c8>
  401840:	b	4017d4 <ferror@plt+0x1b4>
  401844:	cbz	w0, 401868 <ferror@plt+0x248>
  401848:	mov	w2, #0x5                   	// #5
  40184c:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401850:	add	x1, x1, #0x470
  401854:	mov	x0, #0x0                   	// #0
  401858:	bl	4015a0 <dcgettext@plt>
  40185c:	bl	4014e0 <warn@plt>
  401860:	mov	w0, #0x1                   	// #1
  401864:	bl	4012e0 <_exit@plt>
  401868:	mov	w2, #0x5                   	// #5
  40186c:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401870:	add	x1, x1, #0x470
  401874:	mov	x0, #0x0                   	// #0
  401878:	bl	4015a0 <dcgettext@plt>
  40187c:	bl	401590 <warnx@plt>
  401880:	b	401860 <ferror@plt+0x240>
  401884:	mov	x0, x20
  401888:	bl	401580 <fflush@plt>
  40188c:	cbnz	w0, 401800 <ferror@plt+0x1e0>
  401890:	mov	x0, x20
  401894:	bl	4013a0 <fileno@plt>
  401898:	tbnz	w0, #31, 401800 <ferror@plt+0x1e0>
  40189c:	bl	401330 <dup@plt>
  4018a0:	tbnz	w0, #31, 401800 <ferror@plt+0x1e0>
  4018a4:	bl	401470 <close@plt>
  4018a8:	cbz	w0, 40180c <ferror@plt+0x1ec>
  4018ac:	b	401800 <ferror@plt+0x1e0>
  4018b0:	mov	w0, #0x1                   	// #1
  4018b4:	bl	4012e0 <_exit@plt>
  4018b8:	stp	x29, x30, [sp, #-48]!
  4018bc:	mov	x29, sp
  4018c0:	stp	x19, x20, [sp, #16]
  4018c4:	stp	x21, x22, [sp, #32]
  4018c8:	adrp	x0, 416000 <ferror@plt+0x149e0>
  4018cc:	ldr	w0, [x0, #512]
  4018d0:	and	w22, w0, #0x1
  4018d4:	tbz	w0, #0, 4018ec <ferror@plt+0x2cc>
  4018d8:	adrp	x1, 416000 <ferror@plt+0x149e0>
  4018dc:	ldr	w1, [x1, #516]
  4018e0:	cbnz	w1, 4018ec <ferror@plt+0x2cc>
  4018e4:	add	w0, w0, #0x1
  4018e8:	mov	w22, w1
  4018ec:	add	w0, w0, w0, lsr #31
  4018f0:	asr	w21, w0, #1
  4018f4:	mov	w19, w21
  4018f8:	mov	w20, #0xa                   	// #10
  4018fc:	subs	w19, w19, #0x1
  401900:	b.mi	401918 <ferror@plt+0x2f8>  // b.first
  401904:	mov	w0, w20
  401908:	bl	401370 <putwchar@plt>
  40190c:	cmn	w0, #0x1
  401910:	b.ne	4018fc <ferror@plt+0x2dc>  // b.any
  401914:	bl	401780 <ferror@plt+0x160>
  401918:	cbnz	w22, 401934 <ferror@plt+0x314>
  40191c:	adrp	x0, 416000 <ferror@plt+0x149e0>
  401920:	str	wzr, [x0, #512]
  401924:	ldp	x19, x20, [sp, #16]
  401928:	ldp	x21, x22, [sp, #32]
  40192c:	ldp	x29, x30, [sp], #48
  401930:	ret
  401934:	mov	w0, #0x1b                  	// #27
  401938:	bl	401370 <putwchar@plt>
  40193c:	cmn	w0, #0x1
  401940:	b.eq	40196c <ferror@plt+0x34c>  // b.none
  401944:	mov	w0, #0x39                  	// #57
  401948:	bl	401370 <putwchar@plt>
  40194c:	cmn	w0, #0x1
  401950:	b.eq	401970 <ferror@plt+0x350>  // b.none
  401954:	cbnz	w21, 40191c <ferror@plt+0x2fc>
  401958:	mov	w0, #0xd                   	// #13
  40195c:	bl	401370 <putwchar@plt>
  401960:	cmn	w0, #0x1
  401964:	b.ne	40191c <ferror@plt+0x2fc>  // b.any
  401968:	bl	401780 <ferror@plt+0x160>
  40196c:	bl	401780 <ferror@plt+0x160>
  401970:	bl	401780 <ferror@plt+0x160>
  401974:	stp	x29, x30, [sp, #-96]!
  401978:	mov	x29, sp
  40197c:	stp	x19, x20, [sp, #16]
  401980:	stp	x23, x24, [sp, #48]
  401984:	mov	x19, x0
  401988:	ldr	w24, [x0, #28]
  40198c:	ldr	w0, [x0, #32]
  401990:	cbz	w0, 401b4c <ferror@plt+0x52c>
  401994:	ldr	w20, [x19, #24]
  401998:	adrp	x0, 416000 <ferror@plt+0x149e0>
  40199c:	ldr	w0, [x0, #520]
  4019a0:	cmp	w20, w0
  4019a4:	b.gt	401a20 <ferror@plt+0x400>
  4019a8:	ldr	w20, [x19, #36]
  4019ac:	adrp	x0, 416000 <ferror@plt+0x149e0>
  4019b0:	ldr	w0, [x0, #536]
  4019b4:	cmp	w20, w0
  4019b8:	b.ge	401a74 <ferror@plt+0x454>  // b.tcont
  4019bc:	adrp	x0, 416000 <ferror@plt+0x149e0>
  4019c0:	ldr	x20, [x0, #544]
  4019c4:	ldrsw	x2, [x19, #36]
  4019c8:	lsl	x2, x2, #2
  4019cc:	add	x2, x2, #0x1
  4019d0:	mov	w1, #0x0                   	// #0
  4019d4:	mov	x0, x20
  4019d8:	bl	401430 <memset@plt>
  4019dc:	ldr	x0, [x19]
  4019e0:	cbz	x0, 401acc <ferror@plt+0x4ac>
  4019e4:	cmp	w24, #0x0
  4019e8:	b.le	401d4c <ferror@plt+0x72c>
  4019ec:	sub	w2, w24, #0x1
  4019f0:	add	x2, x2, #0x1
  4019f4:	add	x2, x0, x2, lsl #4
  4019f8:	ldrsw	x3, [x0], #16
  4019fc:	ldr	w1, [x20, x3, lsl #2]
  401a00:	add	w1, w1, #0x1
  401a04:	str	w1, [x20, x3, lsl #2]
  401a08:	cmp	x2, x0
  401a0c:	b.ne	4019f8 <ferror@plt+0x3d8>  // b.any
  401a10:	ldr	w0, [x19, #36]
  401a14:	tbz	w0, #31, 401ad4 <ferror@plt+0x4b4>
  401a18:	ldr	x0, [x19]
  401a1c:	b	401b04 <ferror@plt+0x4e4>
  401a20:	adrp	x0, 416000 <ferror@plt+0x149e0>
  401a24:	add	x0, x0, #0x200
  401a28:	str	w20, [x0, #8]
  401a2c:	lsl	w20, w20, #4
  401a30:	mov	x1, x20
  401a34:	ldr	x0, [x0, #16]
  401a38:	bl	401450 <realloc@plt>
  401a3c:	cmp	x0, #0x0
  401a40:	ccmp	x20, #0x0, #0x4, eq  // eq = none
  401a44:	b.ne	401a54 <ferror@plt+0x434>  // b.any
  401a48:	adrp	x1, 416000 <ferror@plt+0x149e0>
  401a4c:	str	x0, [x1, #528]
  401a50:	b	4019a8 <ferror@plt+0x388>
  401a54:	stp	x21, x22, [sp, #32]
  401a58:	stp	x25, x26, [sp, #64]
  401a5c:	str	x27, [sp, #80]
  401a60:	mov	x2, x20
  401a64:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401a68:	add	x1, x1, #0x480
  401a6c:	mov	w0, #0x1                   	// #1
  401a70:	bl	401600 <err@plt>
  401a74:	add	w20, w20, #0x1
  401a78:	adrp	x0, 416000 <ferror@plt+0x149e0>
  401a7c:	add	x0, x0, #0x200
  401a80:	str	w20, [x0, #24]
  401a84:	lsl	w20, w20, #2
  401a88:	mov	x1, x20
  401a8c:	ldr	x0, [x0, #32]
  401a90:	bl	401450 <realloc@plt>
  401a94:	cmp	x0, #0x0
  401a98:	ccmp	x20, #0x0, #0x4, eq  // eq = none
  401a9c:	b.ne	401aac <ferror@plt+0x48c>  // b.any
  401aa0:	adrp	x1, 416000 <ferror@plt+0x149e0>
  401aa4:	str	x0, [x1, #544]
  401aa8:	b	4019bc <ferror@plt+0x39c>
  401aac:	stp	x21, x22, [sp, #32]
  401ab0:	stp	x25, x26, [sp, #64]
  401ab4:	str	x27, [sp, #80]
  401ab8:	mov	x2, x20
  401abc:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401ac0:	add	x1, x1, #0x480
  401ac4:	mov	w0, #0x1                   	// #1
  401ac8:	bl	401600 <err@plt>
  401acc:	ldr	w0, [x19, #36]
  401ad0:	tbnz	w0, #31, 401af8 <ferror@plt+0x4d8>
  401ad4:	mov	x0, #0x0                   	// #0
  401ad8:	mov	w1, #0x0                   	// #0
  401adc:	ldr	w2, [x20, x0, lsl #2]
  401ae0:	str	w1, [x20, x0, lsl #2]
  401ae4:	add	w1, w1, w2
  401ae8:	add	x0, x0, #0x1
  401aec:	ldr	w2, [x19, #36]
  401af0:	cmp	w2, w0
  401af4:	b.ge	401adc <ferror@plt+0x4bc>  // b.tcont
  401af8:	ldr	x0, [x19]
  401afc:	cmp	w24, #0x0
  401b00:	b.le	401b40 <ferror@plt+0x520>
  401b04:	sub	w2, w24, #0x1
  401b08:	add	x2, x2, #0x1
  401b0c:	add	x2, x0, x2, lsl #4
  401b10:	adrp	x4, 416000 <ferror@plt+0x149e0>
  401b14:	add	x4, x4, #0x200
  401b18:	ldr	x5, [x4, #16]
  401b1c:	ldrsw	x3, [x0]
  401b20:	ldr	w1, [x20, x3, lsl #2]
  401b24:	add	w6, w1, #0x1
  401b28:	str	w6, [x20, x3, lsl #2]
  401b2c:	add	x1, x5, w1, sxtw #4
  401b30:	ldp	x6, x7, [x0], #16
  401b34:	stp	x6, x7, [x1]
  401b38:	cmp	x0, x2
  401b3c:	b.ne	401b18 <ferror@plt+0x4f8>  // b.any
  401b40:	adrp	x0, 416000 <ferror@plt+0x149e0>
  401b44:	ldr	x2, [x0, #528]
  401b48:	b	401b50 <ferror@plt+0x530>
  401b4c:	ldr	x2, [x19]
  401b50:	mov	w1, #0x0                   	// #0
  401b54:	cmp	w24, #0x0
  401b58:	b.le	401d34 <ferror@plt+0x714>
  401b5c:	stp	x21, x22, [sp, #32]
  401b60:	stp	x25, x26, [sp, #64]
  401b64:	str	x27, [sp, #80]
  401b68:	adrp	x23, 416000 <ferror@plt+0x149e0>
  401b6c:	add	x23, x23, #0x200
  401b70:	mov	w21, #0x8                   	// #8
  401b74:	b	401cdc <ferror@plt+0x6bc>
  401b78:	ldr	w0, [x23, #40]
  401b7c:	cmp	w0, #0x0
  401b80:	csel	x20, x20, x2, ne  // ne = any
  401b84:	cmp	w25, w1
  401b88:	b.le	401c18 <ferror@plt+0x5f8>
  401b8c:	sub	w19, w25, w1
  401b90:	ldr	w0, [x23, #44]
  401b94:	cmp	w0, #0x0
  401b98:	ccmp	w19, #0x1, #0x4, ne  // ne = any
  401b9c:	b.le	401bf0 <ferror@plt+0x5d0>
  401ba0:	add	w26, w25, #0x7
  401ba4:	cmp	w25, #0x0
  401ba8:	csel	w26, w26, w25, lt  // lt = tstop
  401bac:	add	w0, w1, #0x7
  401bb0:	cmp	w1, #0x0
  401bb4:	csel	w0, w0, w1, lt  // lt = tstop
  401bb8:	neg	w0, w0, asr #3
  401bbc:	add	w26, w0, w26, asr #3
  401bc0:	cmp	w26, #0x0
  401bc4:	b.le	401bf0 <ferror@plt+0x5d0>
  401bc8:	and	w19, w25, #0x7
  401bcc:	sub	w26, w26, #0x1
  401bd0:	mov	w27, #0x9                   	// #9
  401bd4:	mov	w0, w27
  401bd8:	bl	401370 <putwchar@plt>
  401bdc:	cmn	w0, #0x1
  401be0:	b.eq	401c14 <ferror@plt+0x5f4>  // b.none
  401be4:	sub	w26, w26, #0x1
  401be8:	cmn	w26, #0x1
  401bec:	b.ne	401bd4 <ferror@plt+0x5b4>  // b.any
  401bf0:	mov	w26, #0x20                  	// #32
  401bf4:	sub	w19, w19, #0x1
  401bf8:	cmn	w19, #0x1
  401bfc:	b.eq	401c1c <ferror@plt+0x5fc>  // b.none
  401c00:	mov	w0, w26
  401c04:	bl	401370 <putwchar@plt>
  401c08:	cmn	w0, #0x1
  401c0c:	b.ne	401bf4 <ferror@plt+0x5d4>  // b.any
  401c10:	bl	401780 <ferror@plt+0x160>
  401c14:	bl	401780 <ferror@plt+0x160>
  401c18:	mov	w25, w1
  401c1c:	mov	w27, #0xf                   	// #15
  401c20:	mov	w26, #0xe                   	// #14
  401c24:	b	401c84 <ferror@plt+0x664>
  401c28:	mov	w0, w27
  401c2c:	bl	401370 <putwchar@plt>
  401c30:	cmn	w0, #0x1
  401c34:	b.ne	401ca4 <ferror@plt+0x684>  // b.any
  401c38:	bl	401780 <ferror@plt+0x160>
  401c3c:	mov	w0, w26
  401c40:	bl	401370 <putwchar@plt>
  401c44:	cmn	w0, #0x1
  401c48:	b.ne	401ca4 <ferror@plt+0x684>  // b.any
  401c4c:	bl	401780 <ferror@plt+0x160>
  401c50:	bl	401780 <ferror@plt+0x160>
  401c54:	ldur	w0, [x20, #-4]
  401c58:	cmp	w0, #0x0
  401c5c:	b.le	401c84 <ferror@plt+0x664>
  401c60:	mov	w19, #0x0                   	// #0
  401c64:	mov	w0, w21
  401c68:	bl	401370 <putwchar@plt>
  401c6c:	cmn	w0, #0x1
  401c70:	b.eq	401d24 <ferror@plt+0x704>  // b.none
  401c74:	add	w19, w19, #0x1
  401c78:	ldur	w0, [x20, #-4]
  401c7c:	cmp	w0, w19
  401c80:	b.gt	401c64 <ferror@plt+0x644>
  401c84:	ldrsb	w0, [x20, #4]
  401c88:	ldrsb	w1, [x23, #48]
  401c8c:	cmp	w1, w0
  401c90:	b.eq	401cac <ferror@plt+0x68c>  // b.none
  401c94:	cmp	w0, #0x1
  401c98:	b.eq	401c28 <ferror@plt+0x608>  // b.none
  401c9c:	cmp	w0, #0x2
  401ca0:	b.eq	401c3c <ferror@plt+0x61c>  // b.none
  401ca4:	ldrb	w0, [x20, #4]
  401ca8:	strb	w0, [x23, #48]
  401cac:	ldr	w0, [x20, #8]
  401cb0:	bl	401370 <putwchar@plt>
  401cb4:	cmn	w0, #0x1
  401cb8:	b.eq	401c50 <ferror@plt+0x630>  // b.none
  401cbc:	add	x20, x20, #0x10
  401cc0:	cmp	x20, x22
  401cc4:	b.cc	401c54 <ferror@plt+0x634>  // b.lo, b.ul, b.last
  401cc8:	ldur	w1, [x20, #-4]
  401ccc:	add	w1, w25, w1
  401cd0:	cmp	w24, #0x0
  401cd4:	b.le	401d28 <ferror@plt+0x708>
  401cd8:	mov	x2, x20
  401cdc:	ldr	w25, [x2]
  401ce0:	mov	x22, x2
  401ce4:	mov	x20, x22
  401ce8:	add	x22, x22, #0x10
  401cec:	sub	w24, w24, #0x1
  401cf0:	cmp	w24, #0x0
  401cf4:	b.le	401b78 <ferror@plt+0x558>
  401cf8:	ldr	w0, [x22]
  401cfc:	cmp	w0, w25
  401d00:	b.eq	401ce4 <ferror@plt+0x6c4>  // b.none
  401d04:	ldr	w0, [x23, #40]
  401d08:	cbz	w0, 401d44 <ferror@plt+0x724>
  401d0c:	ldur	w0, [x22, #-4]
  401d10:	add	w0, w25, w0
  401d14:	ldr	w2, [x22]
  401d18:	cmp	w0, w2
  401d1c:	b.le	401b84 <ferror@plt+0x564>
  401d20:	b	401cd8 <ferror@plt+0x6b8>
  401d24:	bl	401780 <ferror@plt+0x160>
  401d28:	ldp	x21, x22, [sp, #32]
  401d2c:	ldp	x25, x26, [sp, #64]
  401d30:	ldr	x27, [sp, #80]
  401d34:	ldp	x19, x20, [sp, #16]
  401d38:	ldp	x23, x24, [sp, #48]
  401d3c:	ldp	x29, x30, [sp], #96
  401d40:	ret
  401d44:	mov	x20, x2
  401d48:	b	401b84 <ferror@plt+0x564>
  401d4c:	ldr	w0, [x19, #36]
  401d50:	tbz	w0, #31, 401ad4 <ferror@plt+0x4b4>
  401d54:	b	401b40 <ferror@plt+0x520>
  401d58:	adrp	x0, 416000 <ferror@plt+0x149e0>
  401d5c:	ldr	x0, [x0, #568]
  401d60:	cbz	x0, 401d88 <ferror@plt+0x768>
  401d64:	adrp	x1, 416000 <ferror@plt+0x149e0>
  401d68:	add	x1, x1, #0x200
  401d6c:	ldr	x0, [x1, #56]
  401d70:	ldr	x2, [x0, #16]
  401d74:	str	x2, [x1, #56]
  401d78:	stp	xzr, xzr, [x0]
  401d7c:	stp	xzr, xzr, [x0, #16]
  401d80:	str	xzr, [x0, #32]
  401d84:	ret
  401d88:	stp	x29, x30, [sp, #-16]!
  401d8c:	mov	x29, sp
  401d90:	mov	x0, #0xa00                 	// #2560
  401d94:	bl	4013c0 <malloc@plt>
  401d98:	cbz	x0, 401de8 <ferror@plt+0x7c8>
  401d9c:	adrp	x1, 416000 <ferror@plt+0x149e0>
  401da0:	str	x0, [x1, #568]
  401da4:	add	x2, x0, #0x9d8
  401da8:	mov	x1, x0
  401dac:	add	x1, x1, #0x28
  401db0:	stur	x1, [x1, #-24]
  401db4:	cmp	x1, x2
  401db8:	b.ne	401dac <ferror@plt+0x78c>  // b.any
  401dbc:	str	xzr, [x0, #2536]
  401dc0:	adrp	x1, 416000 <ferror@plt+0x149e0>
  401dc4:	add	x1, x1, #0x200
  401dc8:	ldr	x0, [x1, #56]
  401dcc:	ldr	x2, [x0, #16]
  401dd0:	str	x2, [x1, #56]
  401dd4:	stp	xzr, xzr, [x0]
  401dd8:	stp	xzr, xzr, [x0, #16]
  401ddc:	str	xzr, [x0, #32]
  401de0:	ldp	x29, x30, [sp], #16
  401de4:	ret
  401de8:	mov	x2, #0xa00                 	// #2560
  401dec:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401df0:	add	x1, x1, #0x480
  401df4:	mov	w0, #0x1                   	// #1
  401df8:	bl	401600 <err@plt>
  401dfc:	adrp	x1, 416000 <ferror@plt+0x149e0>
  401e00:	add	x1, x1, #0x200
  401e04:	ldr	x2, [x1, #56]
  401e08:	str	x2, [x0, #16]
  401e0c:	str	x0, [x1, #56]
  401e10:	ret
  401e14:	stp	x29, x30, [sp, #-48]!
  401e18:	mov	x29, sp
  401e1c:	str	x21, [sp, #32]
  401e20:	subs	w21, w0, #0x1
  401e24:	b.mi	401e88 <ferror@plt+0x868>  // b.first
  401e28:	stp	x19, x20, [sp, #16]
  401e2c:	adrp	x20, 416000 <ferror@plt+0x149e0>
  401e30:	add	x20, x20, #0x200
  401e34:	b	401e6c <ferror@plt+0x84c>
  401e38:	bl	4018b8 <ferror@plt+0x298>
  401e3c:	mov	x0, x19
  401e40:	bl	401974 <ferror@plt+0x354>
  401e44:	ldr	w1, [x20]
  401e48:	add	w1, w1, #0x1
  401e4c:	str	w1, [x20]
  401e50:	ldr	x0, [x19]
  401e54:	bl	401520 <free@plt>
  401e58:	mov	x0, x19
  401e5c:	bl	401dfc <ferror@plt+0x7dc>
  401e60:	sub	w21, w21, #0x1
  401e64:	cmn	w21, #0x1
  401e68:	b.eq	401e84 <ferror@plt+0x864>  // b.none
  401e6c:	ldr	x19, [x20, #64]
  401e70:	ldr	x0, [x19, #16]
  401e74:	str	x0, [x20, #64]
  401e78:	ldr	x0, [x19]
  401e7c:	cbnz	x0, 401e38 <ferror@plt+0x818>
  401e80:	b	401e44 <ferror@plt+0x824>
  401e84:	ldp	x19, x20, [sp, #16]
  401e88:	adrp	x0, 416000 <ferror@plt+0x149e0>
  401e8c:	ldr	x0, [x0, #576]
  401e90:	cbz	x0, 401e98 <ferror@plt+0x878>
  401e94:	str	xzr, [x0, #8]
  401e98:	ldr	x21, [sp, #32]
  401e9c:	ldp	x29, x30, [sp], #48
  401ea0:	ret
  401ea4:	stp	x29, x30, [sp, #-128]!
  401ea8:	mov	x29, sp
  401eac:	stp	x19, x20, [sp, #16]
  401eb0:	stp	x21, x22, [sp, #32]
  401eb4:	stp	x23, x24, [sp, #48]
  401eb8:	stp	x25, x26, [sp, #64]
  401ebc:	stp	x27, x28, [sp, #80]
  401ec0:	mov	w19, w0
  401ec4:	mov	x22, x1
  401ec8:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401ecc:	add	x1, x1, #0x958
  401ed0:	mov	w0, #0x6                   	// #6
  401ed4:	bl	401610 <setlocale@plt>
  401ed8:	adrp	x20, 404000 <ferror@plt+0x29e0>
  401edc:	add	x20, x20, #0x4b8
  401ee0:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401ee4:	add	x1, x1, #0x4a0
  401ee8:	mov	x0, x20
  401eec:	bl	401400 <bindtextdomain@plt>
  401ef0:	mov	x0, x20
  401ef4:	bl	4014b0 <textdomain@plt>
  401ef8:	adrp	x0, 401000 <memcpy@plt-0x2d0>
  401efc:	add	x0, x0, #0x7a8
  401f00:	bl	404438 <ferror@plt+0x2e18>
  401f04:	adrp	x0, 416000 <ferror@plt+0x149e0>
  401f08:	add	x0, x0, #0x200
  401f0c:	mov	w1, #0x100                 	// #256
  401f10:	str	w1, [x0, #72]
  401f14:	mov	w1, #0x1                   	// #1
  401f18:	str	w1, [x0, #44]
  401f1c:	str	wzr, [x0, #76]
  401f20:	adrp	x21, 404000 <ferror@plt+0x29e0>
  401f24:	add	x21, x21, #0x830
  401f28:	adrp	x20, 404000 <ferror@plt+0x29e0>
  401f2c:	add	x20, x20, #0x770
  401f30:	mov	x23, x0
  401f34:	mov	w24, w1
  401f38:	mov	x4, #0x0                   	// #0
  401f3c:	mov	x3, x21
  401f40:	mov	x2, x20
  401f44:	mov	x1, x22
  401f48:	mov	w0, w19
  401f4c:	bl	4014c0 <getopt_long@plt>
  401f50:	cmn	w0, #0x1
  401f54:	b.eq	40217c <ferror@plt+0xb5c>  // b.none
  401f58:	cmp	w0, #0x68
  401f5c:	b.eq	40201c <ferror@plt+0x9fc>  // b.none
  401f60:	b.gt	401fc0 <ferror@plt+0x9a0>
  401f64:	cmp	w0, #0x62
  401f68:	b.eq	402014 <ferror@plt+0x9f4>  // b.none
  401f6c:	b.le	401f80 <ferror@plt+0x960>
  401f70:	cmp	w0, #0x66
  401f74:	b.ne	402144 <ferror@plt+0xb24>  // b.any
  401f78:	str	w24, [x23, #4]
  401f7c:	b	401f38 <ferror@plt+0x918>
  401f80:	cmp	w0, #0x48
  401f84:	b.eq	40202c <ferror@plt+0xa0c>  // b.none
  401f88:	cmp	w0, #0x56
  401f8c:	b.ne	402144 <ferror@plt+0xb24>  // b.any
  401f90:	mov	w2, #0x5                   	// #5
  401f94:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401f98:	add	x1, x1, #0x4d8
  401f9c:	mov	x0, #0x0                   	// #0
  401fa0:	bl	4015a0 <dcgettext@plt>
  401fa4:	adrp	x2, 404000 <ferror@plt+0x29e0>
  401fa8:	add	x2, x2, #0x4e8
  401fac:	adrp	x1, 416000 <ferror@plt+0x149e0>
  401fb0:	ldr	x1, [x1, #496]
  401fb4:	bl	4015d0 <printf@plt>
  401fb8:	mov	w0, #0x0                   	// #0
  401fbc:	bl	401320 <exit@plt>
  401fc0:	cmp	w0, #0x70
  401fc4:	b.eq	402024 <ferror@plt+0xa04>  // b.none
  401fc8:	cmp	w0, #0x78
  401fcc:	b.ne	401fd8 <ferror@plt+0x9b8>  // b.any
  401fd0:	str	wzr, [x23, #44]
  401fd4:	b	401f38 <ferror@plt+0x918>
  401fd8:	cmp	w0, #0x6c
  401fdc:	b.ne	402144 <ferror@plt+0xb24>  // b.any
  401fe0:	adrp	x0, 416000 <ferror@plt+0x149e0>
  401fe4:	ldr	x25, [x0, #464]
  401fe8:	mov	w2, #0x5                   	// #5
  401fec:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401ff0:	add	x1, x1, #0x4c8
  401ff4:	mov	x0, #0x0                   	// #0
  401ff8:	bl	4015a0 <dcgettext@plt>
  401ffc:	mov	x1, x0
  402000:	mov	x0, x25
  402004:	bl	403134 <ferror@plt+0x1b14>
  402008:	lsl	w0, w0, #1
  40200c:	str	w0, [x23, #72]
  402010:	b	401f38 <ferror@plt+0x918>
  402014:	str	w24, [x23, #40]
  402018:	b	401f38 <ferror@plt+0x918>
  40201c:	str	w24, [x23, #44]
  402020:	b	401f38 <ferror@plt+0x918>
  402024:	str	w24, [x23, #76]
  402028:	b	401f38 <ferror@plt+0x918>
  40202c:	adrp	x0, 416000 <ferror@plt+0x149e0>
  402030:	ldr	x19, [x0, #480]
  402034:	mov	w2, #0x5                   	// #5
  402038:	adrp	x1, 404000 <ferror@plt+0x29e0>
  40203c:	add	x1, x1, #0x500
  402040:	mov	x0, #0x0                   	// #0
  402044:	bl	4015a0 <dcgettext@plt>
  402048:	adrp	x20, 416000 <ferror@plt+0x149e0>
  40204c:	ldr	x2, [x20, #496]
  402050:	mov	x1, x0
  402054:	mov	x0, x19
  402058:	bl	4015f0 <fprintf@plt>
  40205c:	mov	x1, x19
  402060:	mov	w0, #0xa                   	// #10
  402064:	bl	401360 <fputc@plt>
  402068:	mov	w2, #0x5                   	// #5
  40206c:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402070:	add	x1, x1, #0x518
  402074:	mov	x0, #0x0                   	// #0
  402078:	bl	4015a0 <dcgettext@plt>
  40207c:	mov	x1, x19
  402080:	bl	401310 <fputs@plt>
  402084:	mov	w2, #0x5                   	// #5
  402088:	adrp	x1, 404000 <ferror@plt+0x29e0>
  40208c:	add	x1, x1, #0x538
  402090:	mov	x0, #0x0                   	// #0
  402094:	bl	4015a0 <dcgettext@plt>
  402098:	mov	x1, x0
  40209c:	mov	x0, x19
  4020a0:	bl	4015f0 <fprintf@plt>
  4020a4:	mov	w2, #0x5                   	// #5
  4020a8:	adrp	x1, 404000 <ferror@plt+0x29e0>
  4020ac:	add	x1, x1, #0x678
  4020b0:	mov	x0, #0x0                   	// #0
  4020b4:	bl	4015a0 <dcgettext@plt>
  4020b8:	mov	x1, x0
  4020bc:	adrp	x0, 404000 <ferror@plt+0x29e0>
  4020c0:	add	x0, x0, #0x690
  4020c4:	bl	4015d0 <printf@plt>
  4020c8:	mov	w2, #0x5                   	// #5
  4020cc:	adrp	x1, 404000 <ferror@plt+0x29e0>
  4020d0:	add	x1, x1, #0x6b0
  4020d4:	mov	x0, #0x0                   	// #0
  4020d8:	bl	4015a0 <dcgettext@plt>
  4020dc:	mov	x1, x0
  4020e0:	adrp	x0, 404000 <ferror@plt+0x29e0>
  4020e4:	add	x0, x0, #0x6c0
  4020e8:	bl	4015d0 <printf@plt>
  4020ec:	mov	x1, x19
  4020f0:	mov	w0, #0xa                   	// #10
  4020f4:	bl	401360 <fputc@plt>
  4020f8:	mov	w2, #0x5                   	// #5
  4020fc:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402100:	add	x1, x1, #0x6e0
  402104:	mov	x0, #0x0                   	// #0
  402108:	bl	4015a0 <dcgettext@plt>
  40210c:	ldr	x2, [x20, #496]
  402110:	mov	x1, x0
  402114:	mov	x0, x19
  402118:	bl	4015f0 <fprintf@plt>
  40211c:	mov	w2, #0x5                   	// #5
  402120:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402124:	add	x1, x1, #0x720
  402128:	mov	x0, #0x0                   	// #0
  40212c:	bl	4015a0 <dcgettext@plt>
  402130:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402134:	add	x1, x1, #0x740
  402138:	bl	4015d0 <printf@plt>
  40213c:	mov	w0, #0x0                   	// #0
  402140:	bl	401320 <exit@plt>
  402144:	adrp	x0, 416000 <ferror@plt+0x149e0>
  402148:	ldr	x19, [x0, #456]
  40214c:	mov	w2, #0x5                   	// #5
  402150:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402154:	add	x1, x1, #0x748
  402158:	mov	x0, #0x0                   	// #0
  40215c:	bl	4015a0 <dcgettext@plt>
  402160:	adrp	x1, 416000 <ferror@plt+0x149e0>
  402164:	ldr	x2, [x1, #496]
  402168:	mov	x1, x0
  40216c:	mov	x0, x19
  402170:	bl	4015f0 <fprintf@plt>
  402174:	mov	w0, #0x1                   	// #1
  402178:	bl	401320 <exit@plt>
  40217c:	adrp	x0, 416000 <ferror@plt+0x149e0>
  402180:	ldr	w0, [x0, #472]
  402184:	cmp	w0, w19
  402188:	b.ne	4021e8 <ferror@plt+0xbc8>  // b.any
  40218c:	adrp	x19, 416000 <ferror@plt+0x149e0>
  402190:	add	x19, x19, #0x200
  402194:	mov	w0, #0x1                   	// #1
  402198:	strb	w0, [x19, #48]
  40219c:	bl	401d58 <ferror@plt+0x738>
  4021a0:	mov	x20, x0
  4021a4:	str	x0, [x19, #64]
  4021a8:	str	wzr, [sp, #112]
  4021ac:	str	wzr, [sp, #100]
  4021b0:	str	wzr, [sp, #104]
  4021b4:	mov	w19, #0x0                   	// #0
  4021b8:	str	wzr, [sp, #108]
  4021bc:	mov	w26, #0x0                   	// #0
  4021c0:	mov	w24, #0x0                   	// #0
  4021c4:	str	wzr, [sp, #116]
  4021c8:	mov	w27, #0x1                   	// #1
  4021cc:	mov	x25, #0x0                   	// #0
  4021d0:	adrp	x28, 416000 <ferror@plt+0x149e0>
  4021d4:	add	x28, x28, #0x200
  4021d8:	adrp	x0, 404000 <ferror@plt+0x29e0>
  4021dc:	add	x0, x0, #0x7a8
  4021e0:	str	x0, [sp, #120]
  4021e4:	b	402588 <ferror@plt+0xf68>
  4021e8:	mov	w2, #0x5                   	// #5
  4021ec:	adrp	x1, 404000 <ferror@plt+0x29e0>
  4021f0:	add	x1, x1, #0x780
  4021f4:	mov	x0, #0x0                   	// #0
  4021f8:	bl	4015a0 <dcgettext@plt>
  4021fc:	bl	401590 <warnx@plt>
  402200:	adrp	x0, 416000 <ferror@plt+0x149e0>
  402204:	ldr	x19, [x0, #456]
  402208:	mov	w2, #0x5                   	// #5
  40220c:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402210:	add	x1, x1, #0x748
  402214:	mov	x0, #0x0                   	// #0
  402218:	bl	4015a0 <dcgettext@plt>
  40221c:	adrp	x1, 416000 <ferror@plt+0x149e0>
  402220:	ldr	x2, [x1, #496]
  402224:	mov	x1, x0
  402228:	mov	x0, x19
  40222c:	bl	4015f0 <fprintf@plt>
  402230:	mov	w0, #0x1                   	// #1
  402234:	bl	401320 <exit@plt>
  402238:	ldr	w0, [x23]
  40223c:	cmp	w0, #0x54
  402240:	b.ne	402630 <ferror@plt+0x1010>  // b.any
  402244:	mov	w2, #0x5                   	// #5
  402248:	adrp	x1, 404000 <ferror@plt+0x29e0>
  40224c:	add	x1, x1, #0x790
  402250:	mov	x0, #0x0                   	// #0
  402254:	bl	4015a0 <dcgettext@plt>
  402258:	ldr	w1, [sp, #108]
  40225c:	add	w1, w1, #0x1
  402260:	bl	4014e0 <warn@plt>
  402264:	mov	w22, #0x1                   	// #1
  402268:	b	402630 <ferror@plt+0x1010>
  40226c:	cmp	w21, #0xa
  402270:	b.eq	40231c <ferror@plt+0xcfc>  // b.none
  402274:	b.ls	402288 <ferror@plt+0xc68>  // b.plast
  402278:	cmp	w21, #0xb
  40227c:	b.ne	402338 <ferror@plt+0xd18>  // b.any
  402280:	sub	w26, w26, #0x2
  402284:	b	402588 <ferror@plt+0xf68>
  402288:	cmp	w21, #0x8
  40228c:	b.eq	4022bc <ferror@plt+0xc9c>  // b.none
  402290:	cmp	w21, #0x9
  402294:	b.ne	402338 <ferror@plt+0xd18>  // b.any
  402298:	orr	w24, w24, #0x7
  40229c:	add	w24, w24, #0x1
  4022a0:	b	402588 <ferror@plt+0xf68>
  4022a4:	cmp	w21, #0xe
  4022a8:	b.eq	402624 <ferror@plt+0x1004>  // b.none
  4022ac:	cmp	w21, #0xf
  4022b0:	b.ne	402338 <ferror@plt+0xd18>  // b.any
  4022b4:	mov	w27, #0x1                   	// #1
  4022b8:	b	402588 <ferror@plt+0xf68>
  4022bc:	cbz	w24, 402588 <ferror@plt+0xf68>
  4022c0:	cbz	x25, 4022d0 <ferror@plt+0xcb0>
  4022c4:	ldr	w0, [x25, #12]
  4022c8:	sub	w24, w24, w0
  4022cc:	b	402588 <ferror@plt+0xf68>
  4022d0:	sub	w24, w24, #0x1
  4022d4:	b	402588 <ferror@plt+0xf68>
  4022d8:	bl	401570 <getwchar@plt>
  4022dc:	cmp	w0, #0x8
  4022e0:	b.eq	4022fc <ferror@plt+0xcdc>  // b.none
  4022e4:	cmp	w0, #0x9
  4022e8:	b.eq	402304 <ferror@plt+0xce4>  // b.none
  4022ec:	cmp	w0, #0x7
  4022f0:	b.ne	402588 <ferror@plt+0xf68>  // b.any
  4022f4:	sub	w26, w26, #0x2
  4022f8:	b	402588 <ferror@plt+0xf68>
  4022fc:	sub	w26, w26, #0x1
  402300:	b	402588 <ferror@plt+0xf68>
  402304:	add	w26, w26, #0x1
  402308:	ldr	w0, [sp, #108]
  40230c:	cmp	w0, w26
  402310:	csel	w0, w0, w26, ge  // ge = tcont
  402314:	str	w0, [sp, #108]
  402318:	b	402588 <ferror@plt+0xf68>
  40231c:	add	w26, w26, #0x2
  402320:	ldr	w1, [sp, #108]
  402324:	cmp	w1, w26
  402328:	csel	w1, w1, w26, ge  // ge = tcont
  40232c:	str	w1, [sp, #108]
  402330:	mov	w24, w0
  402334:	b	402588 <ferror@plt+0xf68>
  402338:	mov	w0, w21
  40233c:	bl	4013b0 <iswspace@plt>
  402340:	cbnz	w0, 402378 <ferror@plt+0xd58>
  402344:	ldr	w0, [x28, #76]
  402348:	cbz	w0, 402588 <ferror@plt+0xf68>
  40234c:	ldr	w0, [sp, #100]
  402350:	sub	w0, w19, w0
  402354:	cmp	w0, w26
  402358:	b.eq	4024e8 <ferror@plt+0xec8>  // b.none
  40235c:	sub	w19, w26, w19
  402360:	ldr	w0, [x28, #4]
  402364:	cbnz	w0, 402398 <ferror@plt+0xd78>
  402368:	and	w0, w26, #0x1
  40236c:	str	w0, [sp, #100]
  402370:	add	w19, w19, w0
  402374:	b	40239c <ferror@plt+0xd7c>
  402378:	mov	w0, w21
  40237c:	bl	4013d0 <wcwidth@plt>
  402380:	cmp	w0, #0x0
  402384:	b.le	402588 <ferror@plt+0xf68>
  402388:	mov	w0, w21
  40238c:	bl	4013d0 <wcwidth@plt>
  402390:	add	w24, w24, w0
  402394:	b	402588 <ferror@plt+0xf68>
  402398:	str	w22, [sp, #100]
  40239c:	tbnz	w19, #31, 4023c0 <ferror@plt+0xda0>
  4023a0:	cmp	w19, #0x0
  4023a4:	b.le	4024c0 <ferror@plt+0xea0>
  4023a8:	mov	x0, x20
  4023ac:	ldr	x20, [x20, #16]
  4023b0:	cbz	x20, 402498 <ferror@plt+0xe78>
  4023b4:	subs	w19, w19, #0x1
  4023b8:	b.ne	4023a8 <ferror@plt+0xd88>  // b.any
  4023bc:	b	4024c0 <ferror@plt+0xea0>
  4023c0:	mov	x0, x20
  4023c4:	mov	x20, x0
  4023c8:	ldr	x0, [x0, #8]
  4023cc:	cbz	x0, 4023e0 <ferror@plt+0xdc0>
  4023d0:	adds	w19, w19, #0x1
  4023d4:	b.ne	4023c4 <ferror@plt+0xda4>  // b.any
  4023d8:	mov	x20, x0
  4023dc:	b	4024c0 <ferror@plt+0xea0>
  4023e0:	cbz	w19, 4024c0 <ferror@plt+0xea0>
  4023e4:	ldr	w0, [sp, #104]
  4023e8:	cbz	w0, 402438 <ferror@plt+0xe18>
  4023ec:	ldr	w0, [sp, #112]
  4023f0:	add	w22, w0, #0x1
  4023f4:	cbz	w0, 402440 <ferror@plt+0xe20>
  4023f8:	sub	w26, w26, w19
  4023fc:	str	w22, [sp, #112]
  402400:	b	4024c0 <ferror@plt+0xea0>
  402404:	bl	401d58 <ferror@plt+0x738>
  402408:	str	x0, [x20, #8]
  40240c:	str	x20, [x0, #16]
  402410:	str	x0, [x28, #64]
  402414:	add	w22, w22, #0x1
  402418:	mov	x20, x0
  40241c:	tbnz	w22, #31, 402404 <ferror@plt+0xde4>
  402420:	cmp	w19, #0x0
  402424:	csneg	w19, wzr, w19, gt
  402428:	ldr	w0, [sp, #116]
  40242c:	add	w0, w0, w19
  402430:	str	w0, [sp, #116]
  402434:	b	4024c0 <ferror@plt+0xea0>
  402438:	mov	w22, w19
  40243c:	b	40241c <ferror@plt+0xdfc>
  402440:	mov	w2, #0x5                   	// #5
  402444:	ldr	x1, [sp, #120]
  402448:	mov	x0, #0x0                   	// #0
  40244c:	bl	4015a0 <dcgettext@plt>
  402450:	mov	x23, x0
  402454:	tbnz	w26, #31, 40247c <ferror@plt+0xe5c>
  402458:	mov	w2, #0x5                   	// #5
  40245c:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402460:	add	x1, x1, #0x7d8
  402464:	mov	x0, #0x0                   	// #0
  402468:	bl	4015a0 <dcgettext@plt>
  40246c:	mov	x1, x0
  402470:	mov	x0, x23
  402474:	bl	401590 <warnx@plt>
  402478:	b	4023f8 <ferror@plt+0xdd8>
  40247c:	mov	w2, #0x5                   	// #5
  402480:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402484:	add	x1, x1, #0x7c8
  402488:	mov	x0, #0x0                   	// #0
  40248c:	bl	4015a0 <dcgettext@plt>
  402490:	mov	x1, x0
  402494:	b	402470 <ferror@plt+0xe50>
  402498:	mov	x20, x0
  40249c:	cmp	w19, #0x0
  4024a0:	b.le	4024c0 <ferror@plt+0xea0>
  4024a4:	mov	x20, x0
  4024a8:	bl	401d58 <ferror@plt+0x738>
  4024ac:	str	x20, [x0, #8]
  4024b0:	str	x0, [x20, #16]
  4024b4:	subs	w19, w19, #0x1
  4024b8:	b.ne	4024a4 <ferror@plt+0xe84>  // b.any
  4024bc:	mov	x20, x0
  4024c0:	ldr	w0, [sp, #100]
  4024c4:	add	w19, w26, w0
  4024c8:	ldr	w0, [sp, #104]
  4024cc:	sub	w0, w19, w0
  4024d0:	cmp	w0, #0x0
  4024d4:	b.le	4024e8 <ferror@plt+0xec8>
  4024d8:	ldr	w1, [x28, #72]
  4024dc:	add	w2, w1, #0x20
  4024e0:	cmp	w2, w0
  4024e4:	b.ls	4025e8 <ferror@plt+0xfc8>  // b.plast
  4024e8:	ldr	w1, [x20, #24]
  4024ec:	ldr	w0, [x20, #28]
  4024f0:	add	w0, w0, #0x1
  4024f4:	cmp	w0, w1
  4024f8:	b.lt	40252c <ferror@plt+0xf0c>  // b.tstop
  4024fc:	lsl	w0, w1, #1
  402500:	cmp	w1, #0x0
  402504:	mov	w22, #0x5a                  	// #90
  402508:	csel	w22, w0, w22, ne  // ne = any
  40250c:	mov	w23, w22
  402510:	lsl	x23, x23, #4
  402514:	mov	x1, x23
  402518:	ldr	x0, [x20]
  40251c:	bl	401450 <realloc@plt>
  402520:	cbz	x0, 402600 <ferror@plt+0xfe0>
  402524:	str	x0, [x20]
  402528:	str	w22, [x20, #24]
  40252c:	ldr	x1, [x20]
  402530:	ldr	w0, [x20, #28]
  402534:	add	w2, w0, #0x1
  402538:	str	w2, [x20, #28]
  40253c:	sbfiz	x0, x0, #4, #32
  402540:	add	x25, x1, x0
  402544:	str	w21, [x25, #8]
  402548:	strb	w27, [x25, #4]
  40254c:	cmp	w24, #0x0
  402550:	csel	w2, w24, wzr, ge  // ge = tcont
  402554:	str	w2, [x1, x0]
  402558:	mov	w0, w21
  40255c:	bl	4013d0 <wcwidth@plt>
  402560:	str	w0, [x25, #12]
  402564:	ldr	w0, [x20, #36]
  402568:	cmp	w0, w24
  40256c:	b.le	402614 <ferror@plt+0xff4>
  402570:	mov	w0, #0x1                   	// #1
  402574:	str	w0, [x20, #32]
  402578:	ldr	w0, [x25, #12]
  40257c:	add	w1, w24, w0
  402580:	cmp	w0, #0x0
  402584:	csel	w24, w1, w24, gt
  402588:	adrp	x0, 416000 <ferror@plt+0x149e0>
  40258c:	ldr	x0, [x0, #488]
  402590:	bl	4014a0 <feof@plt>
  402594:	mov	w22, w0
  402598:	cbnz	w0, 40262c <ferror@plt+0x100c>
  40259c:	bl	4015e0 <__errno_location@plt>
  4025a0:	mov	x23, x0
  4025a4:	str	wzr, [x0]
  4025a8:	bl	401570 <getwchar@plt>
  4025ac:	mov	w21, w0
  4025b0:	cmn	w0, #0x1
  4025b4:	b.eq	402238 <ferror@plt+0xc18>  // b.none
  4025b8:	bl	401510 <iswgraph@plt>
  4025bc:	cbnz	w0, 40234c <ferror@plt+0xd2c>
  4025c0:	cmp	w21, #0xd
  4025c4:	b.eq	40261c <ferror@plt+0xffc>  // b.none
  4025c8:	b.ls	40226c <ferror@plt+0xc4c>  // b.plast
  4025cc:	cmp	w21, #0x1b
  4025d0:	b.eq	4022d8 <ferror@plt+0xcb8>  // b.none
  4025d4:	b.ls	4022a4 <ferror@plt+0xc84>  // b.plast
  4025d8:	cmp	w21, #0x20
  4025dc:	b.ne	402338 <ferror@plt+0xd18>  // b.any
  4025e0:	add	w24, w24, #0x1
  4025e4:	b	402588 <ferror@plt+0xf68>
  4025e8:	sub	w0, w0, w1
  4025ec:	ldr	w1, [sp, #104]
  4025f0:	add	w1, w1, w0
  4025f4:	str	w1, [sp, #104]
  4025f8:	bl	401e14 <ferror@plt+0x7f4>
  4025fc:	b	4024e8 <ferror@plt+0xec8>
  402600:	mov	x2, x23
  402604:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402608:	add	x1, x1, #0x480
  40260c:	mov	w0, #0x1                   	// #1
  402610:	bl	401600 <err@plt>
  402614:	str	w24, [x20, #36]
  402618:	b	402578 <ferror@plt+0xf58>
  40261c:	mov	w24, w0
  402620:	b	402588 <ferror@plt+0xf68>
  402624:	mov	w27, #0x2                   	// #2
  402628:	b	402588 <ferror@plt+0xf68>
  40262c:	mov	w22, #0x0                   	// #0
  402630:	ldr	x0, [x20, #16]
  402634:	cbz	x0, 402644 <ferror@plt+0x1024>
  402638:	add	w19, w19, #0x1
  40263c:	ldr	x0, [x0, #16]
  402640:	cbnz	x0, 402638 <ferror@plt+0x1018>
  402644:	ldr	w0, [sp, #108]
  402648:	cbnz	w0, 40266c <ferror@plt+0x104c>
  40264c:	ldr	w0, [sp, #108]
  402650:	ldp	x19, x20, [sp, #16]
  402654:	ldp	x21, x22, [sp, #32]
  402658:	ldp	x23, x24, [sp, #48]
  40265c:	ldp	x25, x26, [sp, #64]
  402660:	ldp	x27, x28, [sp, #80]
  402664:	ldp	x29, x30, [sp], #128
  402668:	ret
  40266c:	ldr	w0, [sp, #104]
  402670:	sub	w0, w19, w0
  402674:	ldr	w1, [sp, #116]
  402678:	add	w0, w0, w1
  40267c:	add	w0, w0, #0x1
  402680:	bl	401e14 <ferror@plt+0x7f4>
  402684:	adrp	x0, 416000 <ferror@plt+0x149e0>
  402688:	ldrsb	w0, [x0, #560]
  40268c:	cmp	w0, #0x1
  402690:	b.ne	4026b8 <ferror@plt+0x1098>  // b.any
  402694:	ldr	w0, [sp, #108]
  402698:	sub	w19, w0, w19
  40269c:	tbz	w0, #0, 4026cc <ferror@plt+0x10ac>
  4026a0:	add	w19, w19, #0x1
  4026a4:	adrp	x0, 416000 <ferror@plt+0x149e0>
  4026a8:	str	w19, [x0, #512]
  4026ac:	bl	4018b8 <ferror@plt+0x298>
  4026b0:	str	w22, [sp, #108]
  4026b4:	b	40264c <ferror@plt+0x102c>
  4026b8:	mov	w0, #0xf                   	// #15
  4026bc:	bl	401370 <putwchar@plt>
  4026c0:	cmn	w0, #0x1
  4026c4:	b.ne	402694 <ferror@plt+0x1074>  // b.any
  4026c8:	bl	401780 <ferror@plt+0x160>
  4026cc:	cbz	w19, 4026dc <ferror@plt+0x10bc>
  4026d0:	adrp	x0, 416000 <ferror@plt+0x149e0>
  4026d4:	str	w19, [x0, #512]
  4026d8:	b	4026ac <ferror@plt+0x108c>
  4026dc:	adrp	x0, 416000 <ferror@plt+0x149e0>
  4026e0:	mov	w1, #0x2                   	// #2
  4026e4:	str	w1, [x0, #512]
  4026e8:	b	4026ac <ferror@plt+0x108c>
  4026ec:	str	xzr, [x1]
  4026f0:	cbnz	x0, 4026fc <ferror@plt+0x10dc>
  4026f4:	b	402754 <ferror@plt+0x1134>
  4026f8:	add	x0, x0, #0x1
  4026fc:	ldrsb	w2, [x0]
  402700:	cmp	w2, #0x2f
  402704:	b.ne	402714 <ferror@plt+0x10f4>  // b.any
  402708:	ldrsb	w2, [x0, #1]
  40270c:	cmp	w2, #0x2f
  402710:	b.eq	4026f8 <ferror@plt+0x10d8>  // b.none
  402714:	ldrsb	w2, [x0]
  402718:	cbz	w2, 402758 <ferror@plt+0x1138>
  40271c:	mov	x2, #0x1                   	// #1
  402720:	str	x2, [x1]
  402724:	add	x3, x0, x2
  402728:	ldrsb	w2, [x0, #1]
  40272c:	cmp	w2, #0x2f
  402730:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402734:	b.eq	402754 <ferror@plt+0x1134>  // b.none
  402738:	ldr	x2, [x1]
  40273c:	add	x2, x2, #0x1
  402740:	str	x2, [x1]
  402744:	ldrsb	w2, [x3, #1]!
  402748:	cmp	w2, #0x2f
  40274c:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402750:	b.ne	402738 <ferror@plt+0x1118>  // b.any
  402754:	ret
  402758:	mov	x0, #0x0                   	// #0
  40275c:	b	402754 <ferror@plt+0x1134>
  402760:	stp	x29, x30, [sp, #-80]!
  402764:	mov	x29, sp
  402768:	stp	x19, x20, [sp, #16]
  40276c:	stp	x21, x22, [sp, #32]
  402770:	stp	x23, x24, [sp, #48]
  402774:	mov	x24, x1
  402778:	ldrsb	w1, [x0]
  40277c:	cbz	w1, 4027fc <ferror@plt+0x11dc>
  402780:	str	x25, [sp, #64]
  402784:	mov	x19, #0x1                   	// #1
  402788:	mov	w21, #0x0                   	// #0
  40278c:	mov	w23, #0x0                   	// #0
  402790:	mov	w25, #0x1                   	// #1
  402794:	sub	x22, x0, #0x1
  402798:	b	4027b0 <ferror@plt+0x1190>
  40279c:	mov	w21, w23
  4027a0:	mov	w20, w19
  4027a4:	add	x19, x19, #0x1
  4027a8:	ldrsb	w1, [x22, x19]
  4027ac:	cbz	w1, 4027dc <ferror@plt+0x11bc>
  4027b0:	sub	w20, w19, #0x1
  4027b4:	cbnz	w21, 40279c <ferror@plt+0x117c>
  4027b8:	cmp	w1, #0x5c
  4027bc:	b.eq	4027d4 <ferror@plt+0x11b4>  // b.none
  4027c0:	mov	x0, x24
  4027c4:	bl	401560 <strchr@plt>
  4027c8:	cbz	x0, 4027a0 <ferror@plt+0x1180>
  4027cc:	ldr	x25, [sp, #64]
  4027d0:	b	4027e0 <ferror@plt+0x11c0>
  4027d4:	mov	w21, w25
  4027d8:	b	4027a0 <ferror@plt+0x1180>
  4027dc:	ldr	x25, [sp, #64]
  4027e0:	sub	w0, w20, w21
  4027e4:	sxtw	x0, w0
  4027e8:	ldp	x19, x20, [sp, #16]
  4027ec:	ldp	x21, x22, [sp, #32]
  4027f0:	ldp	x23, x24, [sp, #48]
  4027f4:	ldp	x29, x30, [sp], #80
  4027f8:	ret
  4027fc:	mov	w20, #0x0                   	// #0
  402800:	mov	w21, #0x0                   	// #0
  402804:	b	4027e0 <ferror@plt+0x11c0>
  402808:	stp	x29, x30, [sp, #-64]!
  40280c:	mov	x29, sp
  402810:	stp	x19, x20, [sp, #16]
  402814:	stp	x21, x22, [sp, #32]
  402818:	mov	x19, x0
  40281c:	mov	x22, x1
  402820:	mov	w21, w2
  402824:	str	xzr, [sp, #56]
  402828:	bl	4015e0 <__errno_location@plt>
  40282c:	str	wzr, [x0]
  402830:	cbz	x19, 402840 <ferror@plt+0x1220>
  402834:	mov	x20, x0
  402838:	ldrsb	w0, [x19]
  40283c:	cbnz	w0, 40285c <ferror@plt+0x123c>
  402840:	mov	x3, x19
  402844:	mov	x2, x22
  402848:	adrp	x1, 404000 <ferror@plt+0x29e0>
  40284c:	add	x1, x1, #0x950
  402850:	adrp	x0, 416000 <ferror@plt+0x149e0>
  402854:	ldr	w0, [x0, #448]
  402858:	bl	4015b0 <errx@plt>
  40285c:	mov	w3, #0x0                   	// #0
  402860:	mov	w2, w21
  402864:	add	x1, sp, #0x38
  402868:	mov	x0, x19
  40286c:	bl	401440 <__strtoul_internal@plt>
  402870:	ldr	w1, [x20]
  402874:	cbnz	w1, 4028a0 <ferror@plt+0x1280>
  402878:	ldr	x1, [sp, #56]
  40287c:	cmp	x1, x19
  402880:	b.eq	402840 <ferror@plt+0x1220>  // b.none
  402884:	cbz	x1, 402890 <ferror@plt+0x1270>
  402888:	ldrsb	w1, [x1]
  40288c:	cbnz	w1, 402840 <ferror@plt+0x1220>
  402890:	ldp	x19, x20, [sp, #16]
  402894:	ldp	x21, x22, [sp, #32]
  402898:	ldp	x29, x30, [sp], #64
  40289c:	ret
  4028a0:	cmp	w1, #0x22
  4028a4:	b.ne	402840 <ferror@plt+0x1220>  // b.any
  4028a8:	mov	x3, x19
  4028ac:	mov	x2, x22
  4028b0:	adrp	x1, 404000 <ferror@plt+0x29e0>
  4028b4:	add	x1, x1, #0x950
  4028b8:	adrp	x0, 416000 <ferror@plt+0x149e0>
  4028bc:	ldr	w0, [x0, #448]
  4028c0:	bl	401600 <err@plt>
  4028c4:	stp	x29, x30, [sp, #-32]!
  4028c8:	mov	x29, sp
  4028cc:	stp	x19, x20, [sp, #16]
  4028d0:	mov	x20, x0
  4028d4:	mov	x19, x1
  4028d8:	bl	402808 <ferror@plt+0x11e8>
  4028dc:	mov	x1, #0xffffffff            	// #4294967295
  4028e0:	cmp	x0, x1
  4028e4:	b.hi	4028f4 <ferror@plt+0x12d4>  // b.pmore
  4028e8:	ldp	x19, x20, [sp, #16]
  4028ec:	ldp	x29, x30, [sp], #32
  4028f0:	ret
  4028f4:	bl	4015e0 <__errno_location@plt>
  4028f8:	mov	w1, #0x22                  	// #34
  4028fc:	str	w1, [x0]
  402900:	mov	x3, x20
  402904:	mov	x2, x19
  402908:	adrp	x1, 404000 <ferror@plt+0x29e0>
  40290c:	add	x1, x1, #0x950
  402910:	adrp	x0, 416000 <ferror@plt+0x149e0>
  402914:	ldr	w0, [x0, #448]
  402918:	bl	401600 <err@plt>
  40291c:	stp	x29, x30, [sp, #-32]!
  402920:	mov	x29, sp
  402924:	stp	x19, x20, [sp, #16]
  402928:	mov	x20, x0
  40292c:	mov	x19, x1
  402930:	bl	4028c4 <ferror@plt+0x12a4>
  402934:	mov	w1, #0xffff                	// #65535
  402938:	cmp	w0, w1
  40293c:	b.hi	40294c <ferror@plt+0x132c>  // b.pmore
  402940:	ldp	x19, x20, [sp, #16]
  402944:	ldp	x29, x30, [sp], #32
  402948:	ret
  40294c:	bl	4015e0 <__errno_location@plt>
  402950:	mov	w1, #0x22                  	// #34
  402954:	str	w1, [x0]
  402958:	mov	x3, x20
  40295c:	mov	x2, x19
  402960:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402964:	add	x1, x1, #0x950
  402968:	adrp	x0, 416000 <ferror@plt+0x149e0>
  40296c:	ldr	w0, [x0, #448]
  402970:	bl	401600 <err@plt>
  402974:	adrp	x1, 416000 <ferror@plt+0x149e0>
  402978:	str	w0, [x1, #448]
  40297c:	ret
  402980:	stp	x29, x30, [sp, #-128]!
  402984:	mov	x29, sp
  402988:	stp	x19, x20, [sp, #16]
  40298c:	str	xzr, [x1]
  402990:	cbz	x0, 402da0 <ferror@plt+0x1780>
  402994:	stp	x21, x22, [sp, #32]
  402998:	mov	x19, x0
  40299c:	mov	x21, x1
  4029a0:	mov	x22, x2
  4029a4:	ldrsb	w0, [x0]
  4029a8:	cbz	w0, 402da8 <ferror@plt+0x1788>
  4029ac:	stp	x23, x24, [sp, #48]
  4029b0:	bl	4014f0 <__ctype_b_loc@plt>
  4029b4:	mov	x24, x0
  4029b8:	ldr	x4, [x0]
  4029bc:	mov	x1, x19
  4029c0:	ldrsb	w2, [x1]
  4029c4:	and	x0, x2, #0xff
  4029c8:	ldrh	w3, [x4, x0, lsl #1]
  4029cc:	tbz	w3, #13, 4029d8 <ferror@plt+0x13b8>
  4029d0:	add	x1, x1, #0x1
  4029d4:	b	4029c0 <ferror@plt+0x13a0>
  4029d8:	cmp	w2, #0x2d
  4029dc:	b.eq	402dcc <ferror@plt+0x17ac>  // b.none
  4029e0:	stp	x25, x26, [sp, #64]
  4029e4:	bl	4015e0 <__errno_location@plt>
  4029e8:	mov	x25, x0
  4029ec:	str	wzr, [x0]
  4029f0:	str	xzr, [sp, #120]
  4029f4:	mov	w3, #0x0                   	// #0
  4029f8:	mov	w2, #0x0                   	// #0
  4029fc:	add	x1, sp, #0x78
  402a00:	mov	x0, x19
  402a04:	bl	401440 <__strtoul_internal@plt>
  402a08:	mov	x26, x0
  402a0c:	ldr	x20, [sp, #120]
  402a10:	cmp	x20, x19
  402a14:	b.eq	402a50 <ferror@plt+0x1430>  // b.none
  402a18:	ldr	w0, [x25]
  402a1c:	cbz	w0, 402a2c <ferror@plt+0x140c>
  402a20:	sub	x1, x26, #0x1
  402a24:	cmn	x1, #0x3
  402a28:	b.hi	402a6c <ferror@plt+0x144c>  // b.pmore
  402a2c:	cbz	x20, 402d6c <ferror@plt+0x174c>
  402a30:	ldrsb	w0, [x20]
  402a34:	cbz	w0, 402d74 <ferror@plt+0x1754>
  402a38:	stp	x27, x28, [sp, #80]
  402a3c:	mov	w19, #0x0                   	// #0
  402a40:	mov	x27, #0x0                   	// #0
  402a44:	add	x0, sp, #0x78
  402a48:	str	x0, [sp, #104]
  402a4c:	b	402b58 <ferror@plt+0x1538>
  402a50:	ldr	w0, [x25]
  402a54:	mov	w20, #0xffffffea            	// #-22
  402a58:	cbnz	w0, 402a6c <ferror@plt+0x144c>
  402a5c:	ldp	x21, x22, [sp, #32]
  402a60:	ldp	x23, x24, [sp, #48]
  402a64:	ldp	x25, x26, [sp, #64]
  402a68:	b	402db0 <ferror@plt+0x1790>
  402a6c:	neg	w20, w0
  402a70:	b	402d7c <ferror@plt+0x175c>
  402a74:	ldrsb	w0, [x20, #2]
  402a78:	and	w0, w0, #0xffffffdf
  402a7c:	cmp	w0, #0x42
  402a80:	b.ne	402b78 <ferror@plt+0x1558>  // b.any
  402a84:	ldrsb	w0, [x20, #3]
  402a88:	cbnz	w0, 402b78 <ferror@plt+0x1558>
  402a8c:	mov	w23, #0x400                 	// #1024
  402a90:	b	402a9c <ferror@plt+0x147c>
  402a94:	cbnz	w0, 402b78 <ferror@plt+0x1558>
  402a98:	mov	w23, #0x400                 	// #1024
  402a9c:	ldrsb	w20, [x20]
  402aa0:	mov	w1, w20
  402aa4:	adrp	x0, 404000 <ferror@plt+0x29e0>
  402aa8:	add	x0, x0, #0x960
  402aac:	bl	401560 <strchr@plt>
  402ab0:	cbz	x0, 402c54 <ferror@plt+0x1634>
  402ab4:	adrp	x2, 404000 <ferror@plt+0x29e0>
  402ab8:	add	x2, x2, #0x960
  402abc:	sub	x0, x0, x2
  402ac0:	add	w2, w0, #0x1
  402ac4:	cbz	w2, 402e6c <ferror@plt+0x184c>
  402ac8:	sxtw	x3, w23
  402acc:	umulh	x0, x26, x3
  402ad0:	cbnz	x0, 402c9c <ferror@plt+0x167c>
  402ad4:	sub	w1, w2, #0x2
  402ad8:	mul	x26, x26, x3
  402adc:	cmn	w1, #0x1
  402ae0:	b.eq	402c7c <ferror@plt+0x165c>  // b.none
  402ae4:	umulh	x0, x26, x3
  402ae8:	sub	w1, w1, #0x1
  402aec:	cbz	x0, 402ad8 <ferror@plt+0x14b8>
  402af0:	mov	w20, #0xffffffde            	// #-34
  402af4:	b	402c80 <ferror@plt+0x1660>
  402af8:	ldrsb	w0, [x20]
  402afc:	cbz	w0, 402e0c <ferror@plt+0x17ec>
  402b00:	mov	x2, x23
  402b04:	mov	x1, x20
  402b08:	mov	x0, x28
  402b0c:	bl	4013f0 <strncmp@plt>
  402b10:	cbnz	w0, 402e24 <ferror@plt+0x1804>
  402b14:	add	x1, x20, x23
  402b18:	ldrsb	w0, [x20, x23]
  402b1c:	cmp	w0, #0x30
  402b20:	b.ne	402bb0 <ferror@plt+0x1590>  // b.any
  402b24:	mov	x20, x1
  402b28:	add	w2, w19, #0x1
  402b2c:	sub	w19, w20, w1
  402b30:	add	w19, w19, w2
  402b34:	ldrsb	w0, [x20, #1]!
  402b38:	cmp	w0, #0x30
  402b3c:	b.eq	402b2c <ferror@plt+0x150c>  // b.none
  402b40:	sxtb	x0, w0
  402b44:	ldr	x1, [x24]
  402b48:	ldrh	w0, [x1, x0, lsl #1]
  402b4c:	tbnz	w0, #11, 402bb8 <ferror@plt+0x1598>
  402b50:	str	x20, [sp, #120]
  402b54:	ldr	x20, [sp, #120]
  402b58:	ldrsb	w0, [x20, #1]
  402b5c:	cmp	w0, #0x69
  402b60:	b.eq	402a74 <ferror@plt+0x1454>  // b.none
  402b64:	and	w1, w0, #0xffffffdf
  402b68:	cmp	w1, #0x42
  402b6c:	b.ne	402a94 <ferror@plt+0x1474>  // b.any
  402b70:	ldrsb	w0, [x20, #2]
  402b74:	cbz	w0, 402c4c <ferror@plt+0x162c>
  402b78:	bl	401390 <localeconv@plt>
  402b7c:	cbz	x0, 402ddc <ferror@plt+0x17bc>
  402b80:	ldr	x28, [x0]
  402b84:	cbz	x28, 402df4 <ferror@plt+0x17d4>
  402b88:	mov	x0, x28
  402b8c:	bl	401300 <strlen@plt>
  402b90:	mov	x23, x0
  402b94:	cbz	x27, 402af8 <ferror@plt+0x14d8>
  402b98:	mov	w20, #0xffffffea            	// #-22
  402b9c:	ldp	x21, x22, [sp, #32]
  402ba0:	ldp	x23, x24, [sp, #48]
  402ba4:	ldp	x25, x26, [sp, #64]
  402ba8:	ldp	x27, x28, [sp, #80]
  402bac:	b	402db0 <ferror@plt+0x1790>
  402bb0:	mov	x20, x1
  402bb4:	b	402b40 <ferror@plt+0x1520>
  402bb8:	str	wzr, [x25]
  402bbc:	str	xzr, [sp, #120]
  402bc0:	mov	w3, #0x0                   	// #0
  402bc4:	mov	w2, #0x0                   	// #0
  402bc8:	ldr	x1, [sp, #104]
  402bcc:	mov	x0, x20
  402bd0:	bl	401440 <__strtoul_internal@plt>
  402bd4:	mov	x27, x0
  402bd8:	ldr	x0, [sp, #120]
  402bdc:	cmp	x0, x20
  402be0:	b.eq	402c20 <ferror@plt+0x1600>  // b.none
  402be4:	ldr	w1, [x25]
  402be8:	cbz	w1, 402bf8 <ferror@plt+0x15d8>
  402bec:	sub	x2, x27, #0x1
  402bf0:	cmn	x2, #0x3
  402bf4:	b.hi	402c40 <ferror@plt+0x1620>  // b.pmore
  402bf8:	cbz	x27, 402b54 <ferror@plt+0x1534>
  402bfc:	cbz	x0, 402e3c <ferror@plt+0x181c>
  402c00:	ldrsb	w0, [x0]
  402c04:	cbnz	w0, 402b54 <ferror@plt+0x1534>
  402c08:	mov	w20, #0xffffffea            	// #-22
  402c0c:	ldp	x21, x22, [sp, #32]
  402c10:	ldp	x23, x24, [sp, #48]
  402c14:	ldp	x25, x26, [sp, #64]
  402c18:	ldp	x27, x28, [sp, #80]
  402c1c:	b	402db0 <ferror@plt+0x1790>
  402c20:	ldr	w1, [x25]
  402c24:	mov	w20, #0xffffffea            	// #-22
  402c28:	cbnz	w1, 402c40 <ferror@plt+0x1620>
  402c2c:	ldp	x21, x22, [sp, #32]
  402c30:	ldp	x23, x24, [sp, #48]
  402c34:	ldp	x25, x26, [sp, #64]
  402c38:	ldp	x27, x28, [sp, #80]
  402c3c:	b	402db0 <ferror@plt+0x1790>
  402c40:	neg	w20, w1
  402c44:	ldp	x27, x28, [sp, #80]
  402c48:	b	402d7c <ferror@plt+0x175c>
  402c4c:	mov	w23, #0x3e8                 	// #1000
  402c50:	b	402a9c <ferror@plt+0x147c>
  402c54:	mov	w1, w20
  402c58:	adrp	x0, 404000 <ferror@plt+0x29e0>
  402c5c:	add	x0, x0, #0x970
  402c60:	bl	401560 <strchr@plt>
  402c64:	cbz	x0, 402e54 <ferror@plt+0x1834>
  402c68:	adrp	x2, 404000 <ferror@plt+0x29e0>
  402c6c:	add	x2, x2, #0x970
  402c70:	sub	x0, x0, x2
  402c74:	add	w2, w0, #0x1
  402c78:	b	402ac4 <ferror@plt+0x14a4>
  402c7c:	mov	w20, #0x0                   	// #0
  402c80:	cbz	x22, 402c88 <ferror@plt+0x1668>
  402c84:	str	w2, [x22]
  402c88:	cmp	x27, #0x0
  402c8c:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402c90:	b.ne	402ca4 <ferror@plt+0x1684>  // b.any
  402c94:	ldp	x27, x28, [sp, #80]
  402c98:	b	402d78 <ferror@plt+0x1758>
  402c9c:	mov	w20, #0xffffffde            	// #-34
  402ca0:	b	402c80 <ferror@plt+0x1660>
  402ca4:	sxtw	x23, w23
  402ca8:	sub	w0, w2, #0x2
  402cac:	mov	x4, #0x1                   	// #1
  402cb0:	mul	x4, x4, x23
  402cb4:	cmn	w0, #0x1
  402cb8:	b.eq	402cc8 <ferror@plt+0x16a8>  // b.none
  402cbc:	umulh	x1, x4, x23
  402cc0:	sub	w0, w0, #0x1
  402cc4:	cbz	x1, 402cb0 <ferror@plt+0x1690>
  402cc8:	cmp	x27, #0xa
  402ccc:	b.ls	402d18 <ferror@plt+0x16f8>  // b.plast
  402cd0:	mov	x0, #0xa                   	// #10
  402cd4:	add	x0, x0, x0, lsl #2
  402cd8:	lsl	x1, x0, #1
  402cdc:	mov	x0, x1
  402ce0:	cmp	x27, x1
  402ce4:	b.hi	402cd4 <ferror@plt+0x16b4>  // b.pmore
  402ce8:	cmp	w19, #0x0
  402cec:	b.le	402d08 <ferror@plt+0x16e8>
  402cf0:	mov	w1, #0x0                   	// #0
  402cf4:	add	x0, x0, x0, lsl #2
  402cf8:	lsl	x0, x0, #1
  402cfc:	add	w1, w1, #0x1
  402d00:	cmp	w19, w1
  402d04:	b.ne	402cf4 <ferror@plt+0x16d4>  // b.any
  402d08:	mov	x2, #0x1                   	// #1
  402d0c:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  402d10:	movk	x6, #0xcccd
  402d14:	b	402d28 <ferror@plt+0x1708>
  402d18:	mov	x0, #0xa                   	// #10
  402d1c:	b	402ce8 <ferror@plt+0x16c8>
  402d20:	cmp	x5, #0x9
  402d24:	b.ls	402d64 <ferror@plt+0x1744>  // b.plast
  402d28:	umulh	x3, x27, x6
  402d2c:	lsr	x1, x3, #3
  402d30:	add	x1, x1, x1, lsl #2
  402d34:	sub	x1, x27, x1, lsl #1
  402d38:	mov	x5, x27
  402d3c:	lsr	x27, x3, #3
  402d40:	mov	x3, x2
  402d44:	add	x2, x2, x2, lsl #2
  402d48:	lsl	x2, x2, #1
  402d4c:	cbz	w1, 402d20 <ferror@plt+0x1700>
  402d50:	udiv	x3, x0, x3
  402d54:	udiv	x1, x3, x1
  402d58:	udiv	x1, x4, x1
  402d5c:	add	x26, x26, x1
  402d60:	b	402d20 <ferror@plt+0x1700>
  402d64:	ldp	x27, x28, [sp, #80]
  402d68:	b	402d78 <ferror@plt+0x1758>
  402d6c:	mov	w20, #0x0                   	// #0
  402d70:	b	402d78 <ferror@plt+0x1758>
  402d74:	mov	w20, #0x0                   	// #0
  402d78:	str	x26, [x21]
  402d7c:	tbnz	w20, #31, 402d90 <ferror@plt+0x1770>
  402d80:	ldp	x21, x22, [sp, #32]
  402d84:	ldp	x23, x24, [sp, #48]
  402d88:	ldp	x25, x26, [sp, #64]
  402d8c:	b	402dbc <ferror@plt+0x179c>
  402d90:	ldp	x21, x22, [sp, #32]
  402d94:	ldp	x23, x24, [sp, #48]
  402d98:	ldp	x25, x26, [sp, #64]
  402d9c:	b	402db0 <ferror@plt+0x1790>
  402da0:	mov	w20, #0xffffffea            	// #-22
  402da4:	b	402db0 <ferror@plt+0x1790>
  402da8:	mov	w20, #0xffffffea            	// #-22
  402dac:	ldp	x21, x22, [sp, #32]
  402db0:	bl	4015e0 <__errno_location@plt>
  402db4:	neg	w1, w20
  402db8:	str	w1, [x0]
  402dbc:	mov	w0, w20
  402dc0:	ldp	x19, x20, [sp, #16]
  402dc4:	ldp	x29, x30, [sp], #128
  402dc8:	ret
  402dcc:	mov	w20, #0xffffffea            	// #-22
  402dd0:	ldp	x21, x22, [sp, #32]
  402dd4:	ldp	x23, x24, [sp, #48]
  402dd8:	b	402db0 <ferror@plt+0x1790>
  402ddc:	mov	w20, #0xffffffea            	// #-22
  402de0:	ldp	x21, x22, [sp, #32]
  402de4:	ldp	x23, x24, [sp, #48]
  402de8:	ldp	x25, x26, [sp, #64]
  402dec:	ldp	x27, x28, [sp, #80]
  402df0:	b	402db0 <ferror@plt+0x1790>
  402df4:	mov	w20, #0xffffffea            	// #-22
  402df8:	ldp	x21, x22, [sp, #32]
  402dfc:	ldp	x23, x24, [sp, #48]
  402e00:	ldp	x25, x26, [sp, #64]
  402e04:	ldp	x27, x28, [sp, #80]
  402e08:	b	402db0 <ferror@plt+0x1790>
  402e0c:	mov	w20, #0xffffffea            	// #-22
  402e10:	ldp	x21, x22, [sp, #32]
  402e14:	ldp	x23, x24, [sp, #48]
  402e18:	ldp	x25, x26, [sp, #64]
  402e1c:	ldp	x27, x28, [sp, #80]
  402e20:	b	402db0 <ferror@plt+0x1790>
  402e24:	mov	w20, #0xffffffea            	// #-22
  402e28:	ldp	x21, x22, [sp, #32]
  402e2c:	ldp	x23, x24, [sp, #48]
  402e30:	ldp	x25, x26, [sp, #64]
  402e34:	ldp	x27, x28, [sp, #80]
  402e38:	b	402db0 <ferror@plt+0x1790>
  402e3c:	mov	w20, #0xffffffea            	// #-22
  402e40:	ldp	x21, x22, [sp, #32]
  402e44:	ldp	x23, x24, [sp, #48]
  402e48:	ldp	x25, x26, [sp, #64]
  402e4c:	ldp	x27, x28, [sp, #80]
  402e50:	b	402db0 <ferror@plt+0x1790>
  402e54:	mov	w20, #0xffffffea            	// #-22
  402e58:	ldp	x21, x22, [sp, #32]
  402e5c:	ldp	x23, x24, [sp, #48]
  402e60:	ldp	x25, x26, [sp, #64]
  402e64:	ldp	x27, x28, [sp, #80]
  402e68:	b	402db0 <ferror@plt+0x1790>
  402e6c:	mov	w20, w2
  402e70:	cbnz	x22, 402c84 <ferror@plt+0x1664>
  402e74:	ldp	x27, x28, [sp, #80]
  402e78:	b	402d78 <ferror@plt+0x1758>
  402e7c:	stp	x29, x30, [sp, #-16]!
  402e80:	mov	x29, sp
  402e84:	mov	x2, #0x0                   	// #0
  402e88:	bl	402980 <ferror@plt+0x1360>
  402e8c:	ldp	x29, x30, [sp], #16
  402e90:	ret
  402e94:	stp	x29, x30, [sp, #-48]!
  402e98:	mov	x29, sp
  402e9c:	stp	x19, x20, [sp, #16]
  402ea0:	stp	x21, x22, [sp, #32]
  402ea4:	mov	x21, x0
  402ea8:	mov	x22, x1
  402eac:	mov	x20, x0
  402eb0:	cbnz	x0, 402ec4 <ferror@plt+0x18a4>
  402eb4:	cbnz	x1, 402ee4 <ferror@plt+0x18c4>
  402eb8:	mov	w0, #0x0                   	// #0
  402ebc:	b	402f04 <ferror@plt+0x18e4>
  402ec0:	add	x20, x20, #0x1
  402ec4:	ldrsb	w19, [x20]
  402ec8:	cbz	w19, 402ee0 <ferror@plt+0x18c0>
  402ecc:	bl	4014f0 <__ctype_b_loc@plt>
  402ed0:	and	x19, x19, #0xff
  402ed4:	ldr	x2, [x0]
  402ed8:	ldrh	w2, [x2, x19, lsl #1]
  402edc:	tbnz	w2, #11, 402ec0 <ferror@plt+0x18a0>
  402ee0:	cbz	x22, 402ee8 <ferror@plt+0x18c8>
  402ee4:	str	x20, [x22]
  402ee8:	cmp	x20, #0x0
  402eec:	mov	w0, #0x0                   	// #0
  402ef0:	ccmp	x21, x20, #0x2, ne  // ne = any
  402ef4:	b.cs	402f04 <ferror@plt+0x18e4>  // b.hs, b.nlast
  402ef8:	ldrsb	w0, [x20]
  402efc:	cmp	w0, #0x0
  402f00:	cset	w0, eq  // eq = none
  402f04:	ldp	x19, x20, [sp, #16]
  402f08:	ldp	x21, x22, [sp, #32]
  402f0c:	ldp	x29, x30, [sp], #48
  402f10:	ret
  402f14:	stp	x29, x30, [sp, #-48]!
  402f18:	mov	x29, sp
  402f1c:	stp	x19, x20, [sp, #16]
  402f20:	stp	x21, x22, [sp, #32]
  402f24:	mov	x21, x0
  402f28:	mov	x22, x1
  402f2c:	mov	x20, x0
  402f30:	cbnz	x0, 402f44 <ferror@plt+0x1924>
  402f34:	cbnz	x1, 402f64 <ferror@plt+0x1944>
  402f38:	mov	w0, #0x0                   	// #0
  402f3c:	b	402f84 <ferror@plt+0x1964>
  402f40:	add	x20, x20, #0x1
  402f44:	ldrsb	w19, [x20]
  402f48:	cbz	w19, 402f60 <ferror@plt+0x1940>
  402f4c:	bl	4014f0 <__ctype_b_loc@plt>
  402f50:	and	x19, x19, #0xff
  402f54:	ldr	x2, [x0]
  402f58:	ldrh	w2, [x2, x19, lsl #1]
  402f5c:	tbnz	w2, #12, 402f40 <ferror@plt+0x1920>
  402f60:	cbz	x22, 402f68 <ferror@plt+0x1948>
  402f64:	str	x20, [x22]
  402f68:	cmp	x20, #0x0
  402f6c:	mov	w0, #0x0                   	// #0
  402f70:	ccmp	x21, x20, #0x2, ne  // ne = any
  402f74:	b.cs	402f84 <ferror@plt+0x1964>  // b.hs, b.nlast
  402f78:	ldrsb	w0, [x20]
  402f7c:	cmp	w0, #0x0
  402f80:	cset	w0, eq  // eq = none
  402f84:	ldp	x19, x20, [sp, #16]
  402f88:	ldp	x21, x22, [sp, #32]
  402f8c:	ldp	x29, x30, [sp], #48
  402f90:	ret
  402f94:	stp	x29, x30, [sp, #-128]!
  402f98:	mov	x29, sp
  402f9c:	stp	x19, x20, [sp, #16]
  402fa0:	stp	x21, x22, [sp, #32]
  402fa4:	mov	x20, x0
  402fa8:	mov	x22, x1
  402fac:	str	x2, [sp, #80]
  402fb0:	str	x3, [sp, #88]
  402fb4:	str	x4, [sp, #96]
  402fb8:	str	x5, [sp, #104]
  402fbc:	str	x6, [sp, #112]
  402fc0:	str	x7, [sp, #120]
  402fc4:	add	x0, sp, #0x80
  402fc8:	str	x0, [sp, #48]
  402fcc:	str	x0, [sp, #56]
  402fd0:	add	x0, sp, #0x50
  402fd4:	str	x0, [sp, #64]
  402fd8:	mov	w0, #0xffffffd0            	// #-48
  402fdc:	str	w0, [sp, #72]
  402fe0:	str	wzr, [sp, #76]
  402fe4:	add	x21, sp, #0x80
  402fe8:	b	403088 <ferror@plt+0x1a68>
  402fec:	add	w0, w3, #0x8
  402ff0:	str	w0, [sp, #72]
  402ff4:	cmp	w0, #0x0
  402ff8:	b.le	40300c <ferror@plt+0x19ec>
  402ffc:	add	x0, x2, #0xf
  403000:	and	x0, x0, #0xfffffffffffffff8
  403004:	str	x0, [sp, #48]
  403008:	b	4030a0 <ferror@plt+0x1a80>
  40300c:	ldr	x1, [x21, w3, sxtw]
  403010:	cbz	x1, 4030a8 <ferror@plt+0x1a88>
  403014:	cbz	w0, 403058 <ferror@plt+0x1a38>
  403018:	add	w3, w3, #0x10
  40301c:	str	w3, [sp, #72]
  403020:	cmp	w3, #0x0
  403024:	b.le	403038 <ferror@plt+0x1a18>
  403028:	add	x0, x2, #0xf
  40302c:	and	x0, x0, #0xfffffffffffffff8
  403030:	str	x0, [sp, #48]
  403034:	b	403064 <ferror@plt+0x1a44>
  403038:	add	x2, x21, w0, sxtw
  40303c:	b	403064 <ferror@plt+0x1a44>
  403040:	mov	w0, #0x1                   	// #1
  403044:	ldp	x19, x20, [sp, #16]
  403048:	ldp	x21, x22, [sp, #32]
  40304c:	ldp	x29, x30, [sp], #128
  403050:	ret
  403054:	ldr	x2, [sp, #48]
  403058:	add	x0, x2, #0xf
  40305c:	and	x0, x0, #0xfffffffffffffff8
  403060:	str	x0, [sp, #48]
  403064:	ldr	x19, [x2]
  403068:	cbz	x19, 4030a8 <ferror@plt+0x1a88>
  40306c:	mov	x0, x20
  403070:	bl	4014d0 <strcmp@plt>
  403074:	cbz	w0, 403040 <ferror@plt+0x1a20>
  403078:	mov	x1, x19
  40307c:	mov	x0, x20
  403080:	bl	4014d0 <strcmp@plt>
  403084:	cbz	w0, 403044 <ferror@plt+0x1a24>
  403088:	ldr	w3, [sp, #72]
  40308c:	ldr	x2, [sp, #48]
  403090:	tbnz	w3, #31, 402fec <ferror@plt+0x19cc>
  403094:	add	x0, x2, #0xf
  403098:	and	x0, x0, #0xfffffffffffffff8
  40309c:	str	x0, [sp, #48]
  4030a0:	ldr	x1, [x2]
  4030a4:	cbnz	x1, 403054 <ferror@plt+0x1a34>
  4030a8:	mov	x3, x20
  4030ac:	mov	x2, x22
  4030b0:	adrp	x1, 404000 <ferror@plt+0x29e0>
  4030b4:	add	x1, x1, #0x950
  4030b8:	adrp	x0, 416000 <ferror@plt+0x149e0>
  4030bc:	ldr	w0, [x0, #448]
  4030c0:	bl	4015b0 <errx@plt>
  4030c4:	cbz	x1, 4030fc <ferror@plt+0x1adc>
  4030c8:	add	x3, x0, x1
  4030cc:	sxtb	w2, w2
  4030d0:	ldrsb	w1, [x0]
  4030d4:	cbz	w1, 4030f4 <ferror@plt+0x1ad4>
  4030d8:	cmp	w2, w1
  4030dc:	b.eq	4030f8 <ferror@plt+0x1ad8>  // b.none
  4030e0:	add	x0, x0, #0x1
  4030e4:	cmp	x3, x0
  4030e8:	b.ne	4030d0 <ferror@plt+0x1ab0>  // b.any
  4030ec:	mov	x0, #0x0                   	// #0
  4030f0:	b	4030f8 <ferror@plt+0x1ad8>
  4030f4:	mov	x0, #0x0                   	// #0
  4030f8:	ret
  4030fc:	mov	x0, #0x0                   	// #0
  403100:	b	4030f8 <ferror@plt+0x1ad8>
  403104:	stp	x29, x30, [sp, #-16]!
  403108:	mov	x29, sp
  40310c:	mov	w2, #0xa                   	// #10
  403110:	bl	40291c <ferror@plt+0x12fc>
  403114:	ldp	x29, x30, [sp], #16
  403118:	ret
  40311c:	stp	x29, x30, [sp, #-16]!
  403120:	mov	x29, sp
  403124:	mov	w2, #0x10                  	// #16
  403128:	bl	40291c <ferror@plt+0x12fc>
  40312c:	ldp	x29, x30, [sp], #16
  403130:	ret
  403134:	stp	x29, x30, [sp, #-16]!
  403138:	mov	x29, sp
  40313c:	mov	w2, #0xa                   	// #10
  403140:	bl	4028c4 <ferror@plt+0x12a4>
  403144:	ldp	x29, x30, [sp], #16
  403148:	ret
  40314c:	stp	x29, x30, [sp, #-16]!
  403150:	mov	x29, sp
  403154:	mov	w2, #0x10                  	// #16
  403158:	bl	4028c4 <ferror@plt+0x12a4>
  40315c:	ldp	x29, x30, [sp], #16
  403160:	ret
  403164:	stp	x29, x30, [sp, #-64]!
  403168:	mov	x29, sp
  40316c:	stp	x19, x20, [sp, #16]
  403170:	str	x21, [sp, #32]
  403174:	mov	x19, x0
  403178:	mov	x21, x1
  40317c:	str	xzr, [sp, #56]
  403180:	bl	4015e0 <__errno_location@plt>
  403184:	str	wzr, [x0]
  403188:	cbz	x19, 403198 <ferror@plt+0x1b78>
  40318c:	mov	x20, x0
  403190:	ldrsb	w0, [x19]
  403194:	cbnz	w0, 4031b4 <ferror@plt+0x1b94>
  403198:	mov	x3, x19
  40319c:	mov	x2, x21
  4031a0:	adrp	x1, 404000 <ferror@plt+0x29e0>
  4031a4:	add	x1, x1, #0x950
  4031a8:	adrp	x0, 416000 <ferror@plt+0x149e0>
  4031ac:	ldr	w0, [x0, #448]
  4031b0:	bl	4015b0 <errx@plt>
  4031b4:	mov	w3, #0x0                   	// #0
  4031b8:	mov	w2, #0xa                   	// #10
  4031bc:	add	x1, sp, #0x38
  4031c0:	mov	x0, x19
  4031c4:	bl	4013e0 <__strtol_internal@plt>
  4031c8:	ldr	w1, [x20]
  4031cc:	cbnz	w1, 4031f8 <ferror@plt+0x1bd8>
  4031d0:	ldr	x1, [sp, #56]
  4031d4:	cmp	x1, x19
  4031d8:	b.eq	403198 <ferror@plt+0x1b78>  // b.none
  4031dc:	cbz	x1, 4031e8 <ferror@plt+0x1bc8>
  4031e0:	ldrsb	w1, [x1]
  4031e4:	cbnz	w1, 403198 <ferror@plt+0x1b78>
  4031e8:	ldp	x19, x20, [sp, #16]
  4031ec:	ldr	x21, [sp, #32]
  4031f0:	ldp	x29, x30, [sp], #64
  4031f4:	ret
  4031f8:	cmp	w1, #0x22
  4031fc:	b.ne	403198 <ferror@plt+0x1b78>  // b.any
  403200:	mov	x3, x19
  403204:	mov	x2, x21
  403208:	adrp	x1, 404000 <ferror@plt+0x29e0>
  40320c:	add	x1, x1, #0x950
  403210:	adrp	x0, 416000 <ferror@plt+0x149e0>
  403214:	ldr	w0, [x0, #448]
  403218:	bl	401600 <err@plt>
  40321c:	stp	x29, x30, [sp, #-32]!
  403220:	mov	x29, sp
  403224:	stp	x19, x20, [sp, #16]
  403228:	mov	x20, x0
  40322c:	mov	x19, x1
  403230:	bl	403164 <ferror@plt+0x1b44>
  403234:	mov	x2, #0x80000000            	// #2147483648
  403238:	add	x2, x0, x2
  40323c:	mov	x1, #0xffffffff            	// #4294967295
  403240:	cmp	x2, x1
  403244:	b.hi	403254 <ferror@plt+0x1c34>  // b.pmore
  403248:	ldp	x19, x20, [sp, #16]
  40324c:	ldp	x29, x30, [sp], #32
  403250:	ret
  403254:	bl	4015e0 <__errno_location@plt>
  403258:	mov	w1, #0x22                  	// #34
  40325c:	str	w1, [x0]
  403260:	mov	x3, x20
  403264:	mov	x2, x19
  403268:	adrp	x1, 404000 <ferror@plt+0x29e0>
  40326c:	add	x1, x1, #0x950
  403270:	adrp	x0, 416000 <ferror@plt+0x149e0>
  403274:	ldr	w0, [x0, #448]
  403278:	bl	401600 <err@plt>
  40327c:	stp	x29, x30, [sp, #-32]!
  403280:	mov	x29, sp
  403284:	stp	x19, x20, [sp, #16]
  403288:	mov	x20, x0
  40328c:	mov	x19, x1
  403290:	bl	40321c <ferror@plt+0x1bfc>
  403294:	add	w2, w0, #0x8, lsl #12
  403298:	mov	w1, #0xffff                	// #65535
  40329c:	cmp	w2, w1
  4032a0:	b.hi	4032b0 <ferror@plt+0x1c90>  // b.pmore
  4032a4:	ldp	x19, x20, [sp, #16]
  4032a8:	ldp	x29, x30, [sp], #32
  4032ac:	ret
  4032b0:	bl	4015e0 <__errno_location@plt>
  4032b4:	mov	w1, #0x22                  	// #34
  4032b8:	str	w1, [x0]
  4032bc:	mov	x3, x20
  4032c0:	mov	x2, x19
  4032c4:	adrp	x1, 404000 <ferror@plt+0x29e0>
  4032c8:	add	x1, x1, #0x950
  4032cc:	adrp	x0, 416000 <ferror@plt+0x149e0>
  4032d0:	ldr	w0, [x0, #448]
  4032d4:	bl	401600 <err@plt>
  4032d8:	stp	x29, x30, [sp, #-16]!
  4032dc:	mov	x29, sp
  4032e0:	mov	w2, #0xa                   	// #10
  4032e4:	bl	402808 <ferror@plt+0x11e8>
  4032e8:	ldp	x29, x30, [sp], #16
  4032ec:	ret
  4032f0:	stp	x29, x30, [sp, #-16]!
  4032f4:	mov	x29, sp
  4032f8:	mov	w2, #0x10                  	// #16
  4032fc:	bl	402808 <ferror@plt+0x11e8>
  403300:	ldp	x29, x30, [sp], #16
  403304:	ret
  403308:	stp	x29, x30, [sp, #-64]!
  40330c:	mov	x29, sp
  403310:	stp	x19, x20, [sp, #16]
  403314:	str	x21, [sp, #32]
  403318:	mov	x19, x0
  40331c:	mov	x21, x1
  403320:	str	xzr, [sp, #56]
  403324:	bl	4015e0 <__errno_location@plt>
  403328:	str	wzr, [x0]
  40332c:	cbz	x19, 40333c <ferror@plt+0x1d1c>
  403330:	mov	x20, x0
  403334:	ldrsb	w0, [x19]
  403338:	cbnz	w0, 403358 <ferror@plt+0x1d38>
  40333c:	mov	x3, x19
  403340:	mov	x2, x21
  403344:	adrp	x1, 404000 <ferror@plt+0x29e0>
  403348:	add	x1, x1, #0x950
  40334c:	adrp	x0, 416000 <ferror@plt+0x149e0>
  403350:	ldr	w0, [x0, #448]
  403354:	bl	4015b0 <errx@plt>
  403358:	add	x1, sp, #0x38
  40335c:	mov	x0, x19
  403360:	bl	401340 <strtod@plt>
  403364:	ldr	w0, [x20]
  403368:	cbnz	w0, 403394 <ferror@plt+0x1d74>
  40336c:	ldr	x0, [sp, #56]
  403370:	cmp	x0, x19
  403374:	b.eq	40333c <ferror@plt+0x1d1c>  // b.none
  403378:	cbz	x0, 403384 <ferror@plt+0x1d64>
  40337c:	ldrsb	w0, [x0]
  403380:	cbnz	w0, 40333c <ferror@plt+0x1d1c>
  403384:	ldp	x19, x20, [sp, #16]
  403388:	ldr	x21, [sp, #32]
  40338c:	ldp	x29, x30, [sp], #64
  403390:	ret
  403394:	cmp	w0, #0x22
  403398:	b.ne	40333c <ferror@plt+0x1d1c>  // b.any
  40339c:	mov	x3, x19
  4033a0:	mov	x2, x21
  4033a4:	adrp	x1, 404000 <ferror@plt+0x29e0>
  4033a8:	add	x1, x1, #0x950
  4033ac:	adrp	x0, 416000 <ferror@plt+0x149e0>
  4033b0:	ldr	w0, [x0, #448]
  4033b4:	bl	401600 <err@plt>
  4033b8:	stp	x29, x30, [sp, #-64]!
  4033bc:	mov	x29, sp
  4033c0:	stp	x19, x20, [sp, #16]
  4033c4:	str	x21, [sp, #32]
  4033c8:	mov	x19, x0
  4033cc:	mov	x21, x1
  4033d0:	str	xzr, [sp, #56]
  4033d4:	bl	4015e0 <__errno_location@plt>
  4033d8:	str	wzr, [x0]
  4033dc:	cbz	x19, 4033ec <ferror@plt+0x1dcc>
  4033e0:	mov	x20, x0
  4033e4:	ldrsb	w0, [x19]
  4033e8:	cbnz	w0, 403408 <ferror@plt+0x1de8>
  4033ec:	mov	x3, x19
  4033f0:	mov	x2, x21
  4033f4:	adrp	x1, 404000 <ferror@plt+0x29e0>
  4033f8:	add	x1, x1, #0x950
  4033fc:	adrp	x0, 416000 <ferror@plt+0x149e0>
  403400:	ldr	w0, [x0, #448]
  403404:	bl	4015b0 <errx@plt>
  403408:	mov	w2, #0xa                   	// #10
  40340c:	add	x1, sp, #0x38
  403410:	mov	x0, x19
  403414:	bl	401500 <strtol@plt>
  403418:	ldr	w1, [x20]
  40341c:	cbnz	w1, 403448 <ferror@plt+0x1e28>
  403420:	ldr	x1, [sp, #56]
  403424:	cmp	x1, x19
  403428:	b.eq	4033ec <ferror@plt+0x1dcc>  // b.none
  40342c:	cbz	x1, 403438 <ferror@plt+0x1e18>
  403430:	ldrsb	w1, [x1]
  403434:	cbnz	w1, 4033ec <ferror@plt+0x1dcc>
  403438:	ldp	x19, x20, [sp, #16]
  40343c:	ldr	x21, [sp, #32]
  403440:	ldp	x29, x30, [sp], #64
  403444:	ret
  403448:	cmp	w1, #0x22
  40344c:	b.ne	4033ec <ferror@plt+0x1dcc>  // b.any
  403450:	mov	x3, x19
  403454:	mov	x2, x21
  403458:	adrp	x1, 404000 <ferror@plt+0x29e0>
  40345c:	add	x1, x1, #0x950
  403460:	adrp	x0, 416000 <ferror@plt+0x149e0>
  403464:	ldr	w0, [x0, #448]
  403468:	bl	401600 <err@plt>
  40346c:	stp	x29, x30, [sp, #-64]!
  403470:	mov	x29, sp
  403474:	stp	x19, x20, [sp, #16]
  403478:	str	x21, [sp, #32]
  40347c:	mov	x19, x0
  403480:	mov	x21, x1
  403484:	str	xzr, [sp, #56]
  403488:	bl	4015e0 <__errno_location@plt>
  40348c:	str	wzr, [x0]
  403490:	cbz	x19, 4034a0 <ferror@plt+0x1e80>
  403494:	mov	x20, x0
  403498:	ldrsb	w0, [x19]
  40349c:	cbnz	w0, 4034bc <ferror@plt+0x1e9c>
  4034a0:	mov	x3, x19
  4034a4:	mov	x2, x21
  4034a8:	adrp	x1, 404000 <ferror@plt+0x29e0>
  4034ac:	add	x1, x1, #0x950
  4034b0:	adrp	x0, 416000 <ferror@plt+0x149e0>
  4034b4:	ldr	w0, [x0, #448]
  4034b8:	bl	4015b0 <errx@plt>
  4034bc:	mov	w2, #0xa                   	// #10
  4034c0:	add	x1, sp, #0x38
  4034c4:	mov	x0, x19
  4034c8:	bl	4012f0 <strtoul@plt>
  4034cc:	ldr	w1, [x20]
  4034d0:	cbnz	w1, 4034fc <ferror@plt+0x1edc>
  4034d4:	ldr	x1, [sp, #56]
  4034d8:	cmp	x1, x19
  4034dc:	b.eq	4034a0 <ferror@plt+0x1e80>  // b.none
  4034e0:	cbz	x1, 4034ec <ferror@plt+0x1ecc>
  4034e4:	ldrsb	w1, [x1]
  4034e8:	cbnz	w1, 4034a0 <ferror@plt+0x1e80>
  4034ec:	ldp	x19, x20, [sp, #16]
  4034f0:	ldr	x21, [sp, #32]
  4034f4:	ldp	x29, x30, [sp], #64
  4034f8:	ret
  4034fc:	cmp	w1, #0x22
  403500:	b.ne	4034a0 <ferror@plt+0x1e80>  // b.any
  403504:	mov	x3, x19
  403508:	mov	x2, x21
  40350c:	adrp	x1, 404000 <ferror@plt+0x29e0>
  403510:	add	x1, x1, #0x950
  403514:	adrp	x0, 416000 <ferror@plt+0x149e0>
  403518:	ldr	w0, [x0, #448]
  40351c:	bl	401600 <err@plt>
  403520:	stp	x29, x30, [sp, #-48]!
  403524:	mov	x29, sp
  403528:	stp	x19, x20, [sp, #16]
  40352c:	mov	x20, x0
  403530:	mov	x19, x1
  403534:	add	x1, sp, #0x28
  403538:	bl	402e7c <ferror@plt+0x185c>
  40353c:	cbz	w0, 403568 <ferror@plt+0x1f48>
  403540:	bl	4015e0 <__errno_location@plt>
  403544:	ldr	w0, [x0]
  403548:	cbz	w0, 403578 <ferror@plt+0x1f58>
  40354c:	mov	x3, x20
  403550:	mov	x2, x19
  403554:	adrp	x1, 404000 <ferror@plt+0x29e0>
  403558:	add	x1, x1, #0x950
  40355c:	adrp	x0, 416000 <ferror@plt+0x149e0>
  403560:	ldr	w0, [x0, #448]
  403564:	bl	401600 <err@plt>
  403568:	ldr	x0, [sp, #40]
  40356c:	ldp	x19, x20, [sp, #16]
  403570:	ldp	x29, x30, [sp], #48
  403574:	ret
  403578:	mov	x3, x20
  40357c:	mov	x2, x19
  403580:	adrp	x1, 404000 <ferror@plt+0x29e0>
  403584:	add	x1, x1, #0x950
  403588:	adrp	x0, 416000 <ferror@plt+0x149e0>
  40358c:	ldr	w0, [x0, #448]
  403590:	bl	4015b0 <errx@plt>
  403594:	stp	x29, x30, [sp, #-32]!
  403598:	mov	x29, sp
  40359c:	str	x19, [sp, #16]
  4035a0:	mov	x19, x1
  4035a4:	mov	x1, x2
  4035a8:	bl	403308 <ferror@plt+0x1ce8>
  4035ac:	fcvtzs	d1, d0
  4035b0:	str	d1, [x19]
  4035b4:	scvtf	d1, d1
  4035b8:	fsub	d0, d0, d1
  4035bc:	mov	x0, #0x848000000000        	// #145685290680320
  4035c0:	movk	x0, #0x412e, lsl #48
  4035c4:	fmov	d1, x0
  4035c8:	fmul	d0, d0, d1
  4035cc:	fcvtzs	d0, d0
  4035d0:	str	d0, [x19, #8]
  4035d4:	ldr	x19, [sp, #16]
  4035d8:	ldp	x29, x30, [sp], #32
  4035dc:	ret
  4035e0:	mov	w2, w0
  4035e4:	mov	x0, x1
  4035e8:	and	w1, w2, #0xf000
  4035ec:	cmp	w1, #0x4, lsl #12
  4035f0:	b.eq	403638 <ferror@plt+0x2018>  // b.none
  4035f4:	cmp	w1, #0xa, lsl #12
  4035f8:	b.eq	403764 <ferror@plt+0x2144>  // b.none
  4035fc:	cmp	w1, #0x2, lsl #12
  403600:	b.eq	403774 <ferror@plt+0x2154>  // b.none
  403604:	cmp	w1, #0x6, lsl #12
  403608:	b.eq	403784 <ferror@plt+0x2164>  // b.none
  40360c:	cmp	w1, #0xc, lsl #12
  403610:	b.eq	403794 <ferror@plt+0x2174>  // b.none
  403614:	cmp	w1, #0x1, lsl #12
  403618:	b.eq	4037a4 <ferror@plt+0x2184>  // b.none
  40361c:	mov	w3, #0x0                   	// #0
  403620:	cmp	w1, #0x8, lsl #12
  403624:	b.ne	403644 <ferror@plt+0x2024>  // b.any
  403628:	mov	w1, #0x2d                  	// #45
  40362c:	strb	w1, [x0]
  403630:	mov	w3, #0x1                   	// #1
  403634:	b	403644 <ferror@plt+0x2024>
  403638:	mov	w1, #0x64                  	// #100
  40363c:	strb	w1, [x0]
  403640:	mov	w3, #0x1                   	// #1
  403644:	tst	x2, #0x100
  403648:	mov	w1, #0x72                  	// #114
  40364c:	mov	w4, #0x2d                  	// #45
  403650:	csel	w1, w1, w4, ne  // ne = any
  403654:	add	w4, w3, #0x1
  403658:	and	x5, x3, #0xffff
  40365c:	strb	w1, [x0, x5]
  403660:	tst	x2, #0x80
  403664:	mov	w5, #0x77                  	// #119
  403668:	mov	w1, #0x2d                  	// #45
  40366c:	csel	w5, w5, w1, ne  // ne = any
  403670:	add	w1, w3, #0x2
  403674:	and	w1, w1, #0xffff
  403678:	and	x4, x4, #0x3
  40367c:	strb	w5, [x0, x4]
  403680:	tbz	w2, #11, 4037b4 <ferror@plt+0x2194>
  403684:	tst	x2, #0x40
  403688:	mov	w5, #0x73                  	// #115
  40368c:	mov	w4, #0x53                  	// #83
  403690:	csel	w5, w5, w4, ne  // ne = any
  403694:	add	w4, w3, #0x3
  403698:	and	x1, x1, #0xffff
  40369c:	strb	w5, [x0, x1]
  4036a0:	tst	x2, #0x20
  4036a4:	mov	w5, #0x72                  	// #114
  4036a8:	mov	w1, #0x2d                  	// #45
  4036ac:	csel	w5, w5, w1, ne  // ne = any
  4036b0:	add	w1, w3, #0x4
  4036b4:	and	x4, x4, #0x7
  4036b8:	strb	w5, [x0, x4]
  4036bc:	tst	x2, #0x10
  4036c0:	mov	w5, #0x77                  	// #119
  4036c4:	mov	w4, #0x2d                  	// #45
  4036c8:	csel	w5, w5, w4, ne  // ne = any
  4036cc:	add	w4, w3, #0x5
  4036d0:	and	w4, w4, #0xffff
  4036d4:	and	x1, x1, #0xf
  4036d8:	strb	w5, [x0, x1]
  4036dc:	tbz	w2, #10, 4037c8 <ferror@plt+0x21a8>
  4036e0:	tst	x2, #0x8
  4036e4:	mov	w5, #0x73                  	// #115
  4036e8:	mov	w1, #0x53                  	// #83
  4036ec:	csel	w5, w5, w1, ne  // ne = any
  4036f0:	add	w1, w3, #0x6
  4036f4:	and	x4, x4, #0xffff
  4036f8:	strb	w5, [x0, x4]
  4036fc:	tst	x2, #0x4
  403700:	mov	w5, #0x72                  	// #114
  403704:	mov	w4, #0x2d                  	// #45
  403708:	csel	w5, w5, w4, ne  // ne = any
  40370c:	add	w4, w3, #0x7
  403710:	and	x1, x1, #0xf
  403714:	strb	w5, [x0, x1]
  403718:	tst	x2, #0x2
  40371c:	mov	w5, #0x77                  	// #119
  403720:	mov	w1, #0x2d                  	// #45
  403724:	csel	w5, w5, w1, ne  // ne = any
  403728:	add	w1, w3, #0x8
  40372c:	and	w1, w1, #0xffff
  403730:	and	x4, x4, #0xf
  403734:	strb	w5, [x0, x4]
  403738:	tbz	w2, #9, 4037dc <ferror@plt+0x21bc>
  40373c:	tst	x2, #0x1
  403740:	mov	w2, #0x74                  	// #116
  403744:	mov	w4, #0x54                  	// #84
  403748:	csel	w2, w2, w4, ne  // ne = any
  40374c:	and	x1, x1, #0xffff
  403750:	strb	w2, [x0, x1]
  403754:	add	w3, w3, #0x9
  403758:	and	x3, x3, #0xffff
  40375c:	strb	wzr, [x0, x3]
  403760:	ret
  403764:	mov	w1, #0x6c                  	// #108
  403768:	strb	w1, [x0]
  40376c:	mov	w3, #0x1                   	// #1
  403770:	b	403644 <ferror@plt+0x2024>
  403774:	mov	w1, #0x63                  	// #99
  403778:	strb	w1, [x0]
  40377c:	mov	w3, #0x1                   	// #1
  403780:	b	403644 <ferror@plt+0x2024>
  403784:	mov	w1, #0x62                  	// #98
  403788:	strb	w1, [x0]
  40378c:	mov	w3, #0x1                   	// #1
  403790:	b	403644 <ferror@plt+0x2024>
  403794:	mov	w1, #0x73                  	// #115
  403798:	strb	w1, [x0]
  40379c:	mov	w3, #0x1                   	// #1
  4037a0:	b	403644 <ferror@plt+0x2024>
  4037a4:	mov	w1, #0x70                  	// #112
  4037a8:	strb	w1, [x0]
  4037ac:	mov	w3, #0x1                   	// #1
  4037b0:	b	403644 <ferror@plt+0x2024>
  4037b4:	tst	x2, #0x40
  4037b8:	mov	w5, #0x78                  	// #120
  4037bc:	mov	w4, #0x2d                  	// #45
  4037c0:	csel	w5, w5, w4, ne  // ne = any
  4037c4:	b	403694 <ferror@plt+0x2074>
  4037c8:	tst	x2, #0x8
  4037cc:	mov	w5, #0x78                  	// #120
  4037d0:	mov	w1, #0x2d                  	// #45
  4037d4:	csel	w5, w5, w1, ne  // ne = any
  4037d8:	b	4036f0 <ferror@plt+0x20d0>
  4037dc:	tst	x2, #0x1
  4037e0:	mov	w2, #0x78                  	// #120
  4037e4:	mov	w4, #0x2d                  	// #45
  4037e8:	csel	w2, w2, w4, ne  // ne = any
  4037ec:	b	40374c <ferror@plt+0x212c>
  4037f0:	stp	x29, x30, [sp, #-80]!
  4037f4:	mov	x29, sp
  4037f8:	stp	x19, x20, [sp, #16]
  4037fc:	add	x5, sp, #0x28
  403800:	tbz	w0, #1, 403810 <ferror@plt+0x21f0>
  403804:	mov	w2, #0x20                  	// #32
  403808:	strb	w2, [sp, #40]
  40380c:	add	x5, sp, #0x29
  403810:	cmp	x1, #0x3ff
  403814:	b.ls	4039a4 <ferror@plt+0x2384>  // b.plast
  403818:	mov	x2, #0xfffff               	// #1048575
  40381c:	cmp	x1, x2
  403820:	b.ls	4038bc <ferror@plt+0x229c>  // b.plast
  403824:	mov	x2, #0x3fffffff            	// #1073741823
  403828:	cmp	x1, x2
  40382c:	b.ls	4038c4 <ferror@plt+0x22a4>  // b.plast
  403830:	mov	x2, #0xffffffffff          	// #1099511627775
  403834:	cmp	x1, x2
  403838:	b.ls	4038cc <ferror@plt+0x22ac>  // b.plast
  40383c:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  403840:	cmp	x1, x2
  403844:	b.ls	4038d4 <ferror@plt+0x22b4>  // b.plast
  403848:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  40384c:	cmp	x1, x2
  403850:	mov	w19, #0x3c                  	// #60
  403854:	mov	w2, #0x46                  	// #70
  403858:	csel	w19, w19, w2, ls  // ls = plast
  40385c:	sub	w4, w19, #0xa
  403860:	mov	w3, #0x6667                	// #26215
  403864:	movk	w3, #0x6666, lsl #16
  403868:	smull	x3, w4, w3
  40386c:	asr	x3, x3, #34
  403870:	sub	w3, w3, w4, asr #31
  403874:	adrp	x2, 404000 <ferror@plt+0x29e0>
  403878:	add	x2, x2, #0x988
  40387c:	ldrsb	w3, [x2, w3, sxtw]
  403880:	lsr	x20, x1, x4
  403884:	mov	x2, #0xffffffffffffffff    	// #-1
  403888:	lsl	x2, x2, x4
  40388c:	bic	x1, x1, x2
  403890:	strb	w3, [x5]
  403894:	and	w2, w0, #0x1
  403898:	cmp	w3, #0x42
  40389c:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4038a0:	b.eq	4039b8 <ferror@plt+0x2398>  // b.none
  4038a4:	mov	w2, #0x69                  	// #105
  4038a8:	strb	w2, [x5, #1]
  4038ac:	add	x2, x5, #0x3
  4038b0:	mov	w3, #0x42                  	// #66
  4038b4:	strb	w3, [x5, #2]
  4038b8:	b	4039bc <ferror@plt+0x239c>
  4038bc:	mov	w19, #0x14                  	// #20
  4038c0:	b	40385c <ferror@plt+0x223c>
  4038c4:	mov	w19, #0x1e                  	// #30
  4038c8:	b	40385c <ferror@plt+0x223c>
  4038cc:	mov	w19, #0x28                  	// #40
  4038d0:	b	40385c <ferror@plt+0x223c>
  4038d4:	mov	w19, #0x32                  	// #50
  4038d8:	b	40385c <ferror@plt+0x223c>
  4038dc:	sub	w19, w19, #0x14
  4038e0:	lsr	x19, x1, x19
  4038e4:	add	x19, x19, #0x32
  4038e8:	lsr	x19, x19, #2
  4038ec:	mov	x0, #0xf5c3                	// #62915
  4038f0:	movk	x0, #0x5c28, lsl #16
  4038f4:	movk	x0, #0xc28f, lsl #32
  4038f8:	movk	x0, #0x28f5, lsl #48
  4038fc:	umulh	x19, x19, x0
  403900:	lsr	x19, x19, #2
  403904:	cmp	x19, #0xa
  403908:	b.eq	403958 <ferror@plt+0x2338>  // b.none
  40390c:	cbz	x19, 40395c <ferror@plt+0x233c>
  403910:	bl	401390 <localeconv@plt>
  403914:	cbz	x0, 40398c <ferror@plt+0x236c>
  403918:	ldr	x4, [x0]
  40391c:	cbz	x4, 403998 <ferror@plt+0x2378>
  403920:	ldrsb	w1, [x4]
  403924:	adrp	x0, 404000 <ferror@plt+0x29e0>
  403928:	add	x0, x0, #0x980
  40392c:	cmp	w1, #0x0
  403930:	csel	x4, x0, x4, eq  // eq = none
  403934:	add	x6, sp, #0x28
  403938:	mov	x5, x19
  40393c:	mov	w3, w20
  403940:	adrp	x2, 404000 <ferror@plt+0x29e0>
  403944:	add	x2, x2, #0x990
  403948:	mov	x1, #0x20                  	// #32
  40394c:	add	x0, sp, #0x30
  403950:	bl	401380 <snprintf@plt>
  403954:	b	403978 <ferror@plt+0x2358>
  403958:	add	w20, w20, #0x1
  40395c:	add	x4, sp, #0x28
  403960:	mov	w3, w20
  403964:	adrp	x2, 404000 <ferror@plt+0x29e0>
  403968:	add	x2, x2, #0x9a0
  40396c:	mov	x1, #0x20                  	// #32
  403970:	add	x0, sp, #0x30
  403974:	bl	401380 <snprintf@plt>
  403978:	add	x0, sp, #0x30
  40397c:	bl	401460 <strdup@plt>
  403980:	ldp	x19, x20, [sp, #16]
  403984:	ldp	x29, x30, [sp], #80
  403988:	ret
  40398c:	adrp	x4, 404000 <ferror@plt+0x29e0>
  403990:	add	x4, x4, #0x980
  403994:	b	403934 <ferror@plt+0x2314>
  403998:	adrp	x4, 404000 <ferror@plt+0x29e0>
  40399c:	add	x4, x4, #0x980
  4039a0:	b	403934 <ferror@plt+0x2314>
  4039a4:	mov	w20, w1
  4039a8:	mov	w1, #0x42                  	// #66
  4039ac:	strb	w1, [x5]
  4039b0:	mov	w19, #0xa                   	// #10
  4039b4:	mov	x1, #0x0                   	// #0
  4039b8:	add	x2, x5, #0x1
  4039bc:	strb	wzr, [x2]
  4039c0:	cbz	x1, 40395c <ferror@plt+0x233c>
  4039c4:	tbz	w0, #2, 4038dc <ferror@plt+0x22bc>
  4039c8:	sub	w19, w19, #0x14
  4039cc:	lsr	x19, x1, x19
  4039d0:	add	x19, x19, #0x5
  4039d4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4039d8:	movk	x0, #0xcccd
  4039dc:	umulh	x19, x19, x0
  4039e0:	lsr	x19, x19, #3
  4039e4:	umulh	x0, x19, x0
  4039e8:	lsr	x0, x0, #3
  4039ec:	add	x0, x0, x0, lsl #2
  4039f0:	cmp	x19, x0, lsl #1
  4039f4:	b.ne	40390c <ferror@plt+0x22ec>  // b.any
  4039f8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4039fc:	movk	x0, #0xcccd
  403a00:	umulh	x19, x19, x0
  403a04:	lsr	x19, x19, #3
  403a08:	b	40390c <ferror@plt+0x22ec>
  403a0c:	cbz	x0, 403aec <ferror@plt+0x24cc>
  403a10:	stp	x29, x30, [sp, #-64]!
  403a14:	mov	x29, sp
  403a18:	stp	x19, x20, [sp, #16]
  403a1c:	stp	x21, x22, [sp, #32]
  403a20:	stp	x23, x24, [sp, #48]
  403a24:	mov	x19, x0
  403a28:	mov	x24, x1
  403a2c:	mov	x22, x2
  403a30:	mov	x23, x3
  403a34:	ldrsb	w4, [x0]
  403a38:	cbz	w4, 403af4 <ferror@plt+0x24d4>
  403a3c:	cmp	x1, #0x0
  403a40:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403a44:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403a48:	b.eq	403afc <ferror@plt+0x24dc>  // b.none
  403a4c:	mov	x21, #0x0                   	// #0
  403a50:	mov	x0, #0x0                   	// #0
  403a54:	b	403aac <ferror@plt+0x248c>
  403a58:	ldrsb	w1, [x19, #1]
  403a5c:	mov	x20, x19
  403a60:	cbnz	w1, 403a68 <ferror@plt+0x2448>
  403a64:	add	x20, x19, #0x1
  403a68:	cmp	x0, #0x0
  403a6c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403a70:	b.eq	403aa4 <ferror@plt+0x2484>  // b.none
  403a74:	cmp	x0, x20
  403a78:	b.cs	403b0c <ferror@plt+0x24ec>  // b.hs, b.nlast
  403a7c:	sub	x1, x20, x0
  403a80:	blr	x23
  403a84:	cmn	w0, #0x1
  403a88:	b.eq	403ad8 <ferror@plt+0x24b8>  // b.none
  403a8c:	add	x1, x21, #0x1
  403a90:	str	w0, [x24, x21, lsl #2]
  403a94:	ldrsb	w0, [x20]
  403a98:	cbz	w0, 403ad0 <ferror@plt+0x24b0>
  403a9c:	mov	x21, x1
  403aa0:	mov	x0, #0x0                   	// #0
  403aa4:	ldrsb	w4, [x19, #1]!
  403aa8:	cbz	w4, 403ad4 <ferror@plt+0x24b4>
  403aac:	cmp	x22, x21
  403ab0:	b.ls	403b04 <ferror@plt+0x24e4>  // b.plast
  403ab4:	cmp	x0, #0x0
  403ab8:	csel	x0, x0, x19, ne  // ne = any
  403abc:	cmp	w4, #0x2c
  403ac0:	b.eq	403a58 <ferror@plt+0x2438>  // b.none
  403ac4:	ldrsb	w1, [x19, #1]
  403ac8:	cbz	w1, 403a64 <ferror@plt+0x2444>
  403acc:	b	403aa4 <ferror@plt+0x2484>
  403ad0:	mov	x21, x1
  403ad4:	mov	w0, w21
  403ad8:	ldp	x19, x20, [sp, #16]
  403adc:	ldp	x21, x22, [sp, #32]
  403ae0:	ldp	x23, x24, [sp, #48]
  403ae4:	ldp	x29, x30, [sp], #64
  403ae8:	ret
  403aec:	mov	w0, #0xffffffff            	// #-1
  403af0:	ret
  403af4:	mov	w0, #0xffffffff            	// #-1
  403af8:	b	403ad8 <ferror@plt+0x24b8>
  403afc:	mov	w0, #0xffffffff            	// #-1
  403b00:	b	403ad8 <ferror@plt+0x24b8>
  403b04:	mov	w0, #0xfffffffe            	// #-2
  403b08:	b	403ad8 <ferror@plt+0x24b8>
  403b0c:	mov	w0, #0xffffffff            	// #-1
  403b10:	b	403ad8 <ferror@plt+0x24b8>
  403b14:	cbz	x0, 403b8c <ferror@plt+0x256c>
  403b18:	stp	x29, x30, [sp, #-32]!
  403b1c:	mov	x29, sp
  403b20:	str	x19, [sp, #16]
  403b24:	mov	x19, x3
  403b28:	mov	x3, x4
  403b2c:	ldrsb	w4, [x0]
  403b30:	cmp	x19, #0x0
  403b34:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403b38:	b.eq	403b94 <ferror@plt+0x2574>  // b.none
  403b3c:	ldr	x5, [x19]
  403b40:	cmp	x5, x2
  403b44:	b.hi	403b9c <ferror@plt+0x257c>  // b.pmore
  403b48:	cmp	w4, #0x2b
  403b4c:	b.eq	403b84 <ferror@plt+0x2564>  // b.none
  403b50:	str	xzr, [x19]
  403b54:	ldr	x4, [x19]
  403b58:	sub	x2, x2, x4
  403b5c:	add	x1, x1, x4, lsl #2
  403b60:	bl	403a0c <ferror@plt+0x23ec>
  403b64:	cmp	w0, #0x0
  403b68:	b.le	403b78 <ferror@plt+0x2558>
  403b6c:	ldr	x1, [x19]
  403b70:	add	x1, x1, w0, sxtw
  403b74:	str	x1, [x19]
  403b78:	ldr	x19, [sp, #16]
  403b7c:	ldp	x29, x30, [sp], #32
  403b80:	ret
  403b84:	add	x0, x0, #0x1
  403b88:	b	403b54 <ferror@plt+0x2534>
  403b8c:	mov	w0, #0xffffffff            	// #-1
  403b90:	ret
  403b94:	mov	w0, #0xffffffff            	// #-1
  403b98:	b	403b78 <ferror@plt+0x2558>
  403b9c:	mov	w0, #0xffffffff            	// #-1
  403ba0:	b	403b78 <ferror@plt+0x2558>
  403ba4:	cmp	x2, #0x0
  403ba8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403bac:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403bb0:	b.eq	403c8c <ferror@plt+0x266c>  // b.none
  403bb4:	stp	x29, x30, [sp, #-64]!
  403bb8:	mov	x29, sp
  403bbc:	stp	x19, x20, [sp, #16]
  403bc0:	stp	x21, x22, [sp, #32]
  403bc4:	str	x23, [sp, #48]
  403bc8:	mov	x19, x0
  403bcc:	mov	x21, x1
  403bd0:	mov	x22, x2
  403bd4:	mov	x0, #0x0                   	// #0
  403bd8:	mov	w23, #0x1                   	// #1
  403bdc:	b	403c50 <ferror@plt+0x2630>
  403be0:	ldrsb	w1, [x19, #1]
  403be4:	mov	x20, x19
  403be8:	cbnz	w1, 403bf0 <ferror@plt+0x25d0>
  403bec:	add	x20, x19, #0x1
  403bf0:	cmp	x0, #0x0
  403bf4:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403bf8:	b.eq	403c4c <ferror@plt+0x262c>  // b.none
  403bfc:	cmp	x0, x20
  403c00:	b.cs	403c94 <ferror@plt+0x2674>  // b.hs, b.nlast
  403c04:	sub	x1, x20, x0
  403c08:	blr	x22
  403c0c:	tbnz	w0, #31, 403c78 <ferror@plt+0x2658>
  403c10:	add	w1, w0, #0x7
  403c14:	cmp	w0, #0x0
  403c18:	csel	w1, w1, w0, lt  // lt = tstop
  403c1c:	asr	w1, w1, #3
  403c20:	negs	w3, w0
  403c24:	and	w0, w0, #0x7
  403c28:	and	w3, w3, #0x7
  403c2c:	csneg	w0, w0, w3, mi  // mi = first
  403c30:	lsl	w3, w23, w0
  403c34:	ldrb	w0, [x21, w1, sxtw]
  403c38:	orr	w3, w3, w0
  403c3c:	strb	w3, [x21, w1, sxtw]
  403c40:	ldrsb	w0, [x20]
  403c44:	cbz	w0, 403c9c <ferror@plt+0x267c>
  403c48:	mov	x0, #0x0                   	// #0
  403c4c:	add	x19, x19, #0x1
  403c50:	ldrsb	w1, [x19]
  403c54:	cbz	w1, 403c74 <ferror@plt+0x2654>
  403c58:	cmp	x0, #0x0
  403c5c:	csel	x0, x0, x19, ne  // ne = any
  403c60:	cmp	w1, #0x2c
  403c64:	b.eq	403be0 <ferror@plt+0x25c0>  // b.none
  403c68:	ldrsb	w1, [x19, #1]
  403c6c:	cbz	w1, 403bec <ferror@plt+0x25cc>
  403c70:	b	403c4c <ferror@plt+0x262c>
  403c74:	mov	w0, #0x0                   	// #0
  403c78:	ldp	x19, x20, [sp, #16]
  403c7c:	ldp	x21, x22, [sp, #32]
  403c80:	ldr	x23, [sp, #48]
  403c84:	ldp	x29, x30, [sp], #64
  403c88:	ret
  403c8c:	mov	w0, #0xffffffea            	// #-22
  403c90:	ret
  403c94:	mov	w0, #0xffffffff            	// #-1
  403c98:	b	403c78 <ferror@plt+0x2658>
  403c9c:	mov	w0, #0x0                   	// #0
  403ca0:	b	403c78 <ferror@plt+0x2658>
  403ca4:	cmp	x2, #0x0
  403ca8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403cac:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403cb0:	b.eq	403d5c <ferror@plt+0x273c>  // b.none
  403cb4:	stp	x29, x30, [sp, #-48]!
  403cb8:	mov	x29, sp
  403cbc:	stp	x19, x20, [sp, #16]
  403cc0:	stp	x21, x22, [sp, #32]
  403cc4:	mov	x19, x0
  403cc8:	mov	x21, x1
  403ccc:	mov	x22, x2
  403cd0:	mov	x0, #0x0                   	// #0
  403cd4:	b	403d24 <ferror@plt+0x2704>
  403cd8:	ldrsb	w1, [x19, #1]
  403cdc:	mov	x20, x19
  403ce0:	cbnz	w1, 403ce8 <ferror@plt+0x26c8>
  403ce4:	add	x20, x19, #0x1
  403ce8:	cmp	x0, #0x0
  403cec:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403cf0:	b.eq	403d20 <ferror@plt+0x2700>  // b.none
  403cf4:	cmp	x0, x20
  403cf8:	b.cs	403d64 <ferror@plt+0x2744>  // b.hs, b.nlast
  403cfc:	sub	x1, x20, x0
  403d00:	blr	x22
  403d04:	tbnz	x0, #63, 403d4c <ferror@plt+0x272c>
  403d08:	ldr	x3, [x21]
  403d0c:	orr	x0, x3, x0
  403d10:	str	x0, [x21]
  403d14:	ldrsb	w0, [x20]
  403d18:	cbz	w0, 403d6c <ferror@plt+0x274c>
  403d1c:	mov	x0, #0x0                   	// #0
  403d20:	add	x19, x19, #0x1
  403d24:	ldrsb	w3, [x19]
  403d28:	cbz	w3, 403d48 <ferror@plt+0x2728>
  403d2c:	cmp	x0, #0x0
  403d30:	csel	x0, x0, x19, ne  // ne = any
  403d34:	cmp	w3, #0x2c
  403d38:	b.eq	403cd8 <ferror@plt+0x26b8>  // b.none
  403d3c:	ldrsb	w1, [x19, #1]
  403d40:	cbz	w1, 403ce4 <ferror@plt+0x26c4>
  403d44:	b	403d20 <ferror@plt+0x2700>
  403d48:	mov	w0, #0x0                   	// #0
  403d4c:	ldp	x19, x20, [sp, #16]
  403d50:	ldp	x21, x22, [sp, #32]
  403d54:	ldp	x29, x30, [sp], #48
  403d58:	ret
  403d5c:	mov	w0, #0xffffffea            	// #-22
  403d60:	ret
  403d64:	mov	w0, #0xffffffff            	// #-1
  403d68:	b	403d4c <ferror@plt+0x272c>
  403d6c:	mov	w0, #0x0                   	// #0
  403d70:	b	403d4c <ferror@plt+0x272c>
  403d74:	stp	x29, x30, [sp, #-80]!
  403d78:	mov	x29, sp
  403d7c:	str	xzr, [sp, #72]
  403d80:	cbz	x0, 403ecc <ferror@plt+0x28ac>
  403d84:	stp	x19, x20, [sp, #16]
  403d88:	stp	x21, x22, [sp, #32]
  403d8c:	str	x23, [sp, #48]
  403d90:	mov	x19, x0
  403d94:	mov	x23, x1
  403d98:	mov	x20, x2
  403d9c:	mov	w21, w3
  403da0:	str	w3, [x1]
  403da4:	str	w3, [x2]
  403da8:	bl	4015e0 <__errno_location@plt>
  403dac:	mov	x22, x0
  403db0:	str	wzr, [x0]
  403db4:	ldrsb	w0, [x19]
  403db8:	cmp	w0, #0x3a
  403dbc:	b.eq	403e18 <ferror@plt+0x27f8>  // b.none
  403dc0:	mov	w2, #0xa                   	// #10
  403dc4:	add	x1, sp, #0x48
  403dc8:	mov	x0, x19
  403dcc:	bl	401500 <strtol@plt>
  403dd0:	str	w0, [x23]
  403dd4:	str	w0, [x20]
  403dd8:	ldr	w0, [x22]
  403ddc:	cbnz	w0, 403efc <ferror@plt+0x28dc>
  403de0:	ldr	x1, [sp, #72]
  403de4:	cmp	x1, #0x0
  403de8:	ccmp	x1, x19, #0x4, ne  // ne = any
  403dec:	b.eq	403f10 <ferror@plt+0x28f0>  // b.none
  403df0:	ldrsb	w2, [x1]
  403df4:	cmp	w2, #0x3a
  403df8:	b.eq	403e60 <ferror@plt+0x2840>  // b.none
  403dfc:	cmp	w2, #0x2d
  403e00:	b.eq	403e7c <ferror@plt+0x285c>  // b.none
  403e04:	ldp	x19, x20, [sp, #16]
  403e08:	ldp	x21, x22, [sp, #32]
  403e0c:	ldr	x23, [sp, #48]
  403e10:	ldp	x29, x30, [sp], #80
  403e14:	ret
  403e18:	add	x19, x19, #0x1
  403e1c:	mov	w2, #0xa                   	// #10
  403e20:	add	x1, sp, #0x48
  403e24:	mov	x0, x19
  403e28:	bl	401500 <strtol@plt>
  403e2c:	str	w0, [x20]
  403e30:	ldr	w0, [x22]
  403e34:	cbnz	w0, 403ed4 <ferror@plt+0x28b4>
  403e38:	ldr	x0, [sp, #72]
  403e3c:	cbz	x0, 403ee8 <ferror@plt+0x28c8>
  403e40:	ldrsb	w1, [x0]
  403e44:	cmp	w1, #0x0
  403e48:	ccmp	x0, x19, #0x4, eq  // eq = none
  403e4c:	csetm	w0, eq  // eq = none
  403e50:	ldp	x19, x20, [sp, #16]
  403e54:	ldp	x21, x22, [sp, #32]
  403e58:	ldr	x23, [sp, #48]
  403e5c:	b	403e10 <ferror@plt+0x27f0>
  403e60:	ldrsb	w2, [x1, #1]
  403e64:	cbnz	w2, 403e7c <ferror@plt+0x285c>
  403e68:	str	w21, [x20]
  403e6c:	ldp	x19, x20, [sp, #16]
  403e70:	ldp	x21, x22, [sp, #32]
  403e74:	ldr	x23, [sp, #48]
  403e78:	b	403e10 <ferror@plt+0x27f0>
  403e7c:	add	x19, x1, #0x1
  403e80:	str	xzr, [sp, #72]
  403e84:	str	wzr, [x22]
  403e88:	mov	w2, #0xa                   	// #10
  403e8c:	add	x1, sp, #0x48
  403e90:	mov	x0, x19
  403e94:	bl	401500 <strtol@plt>
  403e98:	str	w0, [x20]
  403e9c:	ldr	w0, [x22]
  403ea0:	cbnz	w0, 403f24 <ferror@plt+0x2904>
  403ea4:	ldr	x0, [sp, #72]
  403ea8:	cbz	x0, 403f38 <ferror@plt+0x2918>
  403eac:	ldrsb	w1, [x0]
  403eb0:	cmp	w1, #0x0
  403eb4:	ccmp	x0, x19, #0x4, eq  // eq = none
  403eb8:	csetm	w0, eq  // eq = none
  403ebc:	ldp	x19, x20, [sp, #16]
  403ec0:	ldp	x21, x22, [sp, #32]
  403ec4:	ldr	x23, [sp, #48]
  403ec8:	b	403e10 <ferror@plt+0x27f0>
  403ecc:	mov	w0, #0x0                   	// #0
  403ed0:	b	403e10 <ferror@plt+0x27f0>
  403ed4:	mov	w0, #0xffffffff            	// #-1
  403ed8:	ldp	x19, x20, [sp, #16]
  403edc:	ldp	x21, x22, [sp, #32]
  403ee0:	ldr	x23, [sp, #48]
  403ee4:	b	403e10 <ferror@plt+0x27f0>
  403ee8:	mov	w0, #0xffffffff            	// #-1
  403eec:	ldp	x19, x20, [sp, #16]
  403ef0:	ldp	x21, x22, [sp, #32]
  403ef4:	ldr	x23, [sp, #48]
  403ef8:	b	403e10 <ferror@plt+0x27f0>
  403efc:	mov	w0, #0xffffffff            	// #-1
  403f00:	ldp	x19, x20, [sp, #16]
  403f04:	ldp	x21, x22, [sp, #32]
  403f08:	ldr	x23, [sp, #48]
  403f0c:	b	403e10 <ferror@plt+0x27f0>
  403f10:	mov	w0, #0xffffffff            	// #-1
  403f14:	ldp	x19, x20, [sp, #16]
  403f18:	ldp	x21, x22, [sp, #32]
  403f1c:	ldr	x23, [sp, #48]
  403f20:	b	403e10 <ferror@plt+0x27f0>
  403f24:	mov	w0, #0xffffffff            	// #-1
  403f28:	ldp	x19, x20, [sp, #16]
  403f2c:	ldp	x21, x22, [sp, #32]
  403f30:	ldr	x23, [sp, #48]
  403f34:	b	403e10 <ferror@plt+0x27f0>
  403f38:	mov	w0, #0xffffffff            	// #-1
  403f3c:	ldp	x19, x20, [sp, #16]
  403f40:	ldp	x21, x22, [sp, #32]
  403f44:	ldr	x23, [sp, #48]
  403f48:	b	403e10 <ferror@plt+0x27f0>
  403f4c:	cmp	x0, #0x0
  403f50:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403f54:	b.eq	40401c <ferror@plt+0x29fc>  // b.none
  403f58:	stp	x29, x30, [sp, #-80]!
  403f5c:	mov	x29, sp
  403f60:	stp	x19, x20, [sp, #16]
  403f64:	stp	x21, x22, [sp, #32]
  403f68:	stp	x23, x24, [sp, #48]
  403f6c:	mov	x20, x1
  403f70:	add	x24, sp, #0x40
  403f74:	add	x23, sp, #0x48
  403f78:	b	403fa8 <ferror@plt+0x2988>
  403f7c:	cmp	x19, #0x0
  403f80:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403f84:	ccmp	x21, x22, #0x0, ne  // ne = any
  403f88:	b.ne	404004 <ferror@plt+0x29e4>  // b.any
  403f8c:	mov	x2, x21
  403f90:	mov	x1, x20
  403f94:	mov	x0, x19
  403f98:	bl	4013f0 <strncmp@plt>
  403f9c:	cbnz	w0, 404004 <ferror@plt+0x29e4>
  403fa0:	add	x0, x19, x21
  403fa4:	add	x20, x20, x22
  403fa8:	mov	x1, x24
  403fac:	bl	4026ec <ferror@plt+0x10cc>
  403fb0:	mov	x19, x0
  403fb4:	mov	x1, x23
  403fb8:	mov	x0, x20
  403fbc:	bl	4026ec <ferror@plt+0x10cc>
  403fc0:	mov	x20, x0
  403fc4:	ldr	x21, [sp, #64]
  403fc8:	ldr	x22, [sp, #72]
  403fcc:	adds	x0, x21, x22
  403fd0:	b.eq	403ffc <ferror@plt+0x29dc>  // b.none
  403fd4:	cmp	x0, #0x1
  403fd8:	b.ne	403f7c <ferror@plt+0x295c>  // b.any
  403fdc:	cbz	x19, 403fec <ferror@plt+0x29cc>
  403fe0:	ldrsb	w0, [x19]
  403fe4:	cmp	w0, #0x2f
  403fe8:	b.eq	403ffc <ferror@plt+0x29dc>  // b.none
  403fec:	cbz	x20, 404004 <ferror@plt+0x29e4>
  403ff0:	ldrsb	w0, [x20]
  403ff4:	cmp	w0, #0x2f
  403ff8:	b.ne	403f7c <ferror@plt+0x295c>  // b.any
  403ffc:	mov	w0, #0x1                   	// #1
  404000:	b	404008 <ferror@plt+0x29e8>
  404004:	mov	w0, #0x0                   	// #0
  404008:	ldp	x19, x20, [sp, #16]
  40400c:	ldp	x21, x22, [sp, #32]
  404010:	ldp	x23, x24, [sp, #48]
  404014:	ldp	x29, x30, [sp], #80
  404018:	ret
  40401c:	mov	w0, #0x0                   	// #0
  404020:	ret
  404024:	stp	x29, x30, [sp, #-64]!
  404028:	mov	x29, sp
  40402c:	stp	x19, x20, [sp, #16]
  404030:	mov	x19, x0
  404034:	orr	x0, x0, x1
  404038:	cbz	x0, 4040bc <ferror@plt+0x2a9c>
  40403c:	stp	x21, x22, [sp, #32]
  404040:	mov	x21, x1
  404044:	mov	x22, x2
  404048:	cbz	x19, 4040d0 <ferror@plt+0x2ab0>
  40404c:	cbz	x1, 4040e8 <ferror@plt+0x2ac8>
  404050:	stp	x23, x24, [sp, #48]
  404054:	mov	x0, x19
  404058:	bl	401300 <strlen@plt>
  40405c:	mov	x23, x0
  404060:	mvn	x0, x0
  404064:	mov	x20, #0x0                   	// #0
  404068:	cmp	x0, x22
  40406c:	b.cc	4040fc <ferror@plt+0x2adc>  // b.lo, b.ul, b.last
  404070:	add	x24, x23, x22
  404074:	add	x0, x24, #0x1
  404078:	bl	4013c0 <malloc@plt>
  40407c:	mov	x20, x0
  404080:	cbz	x0, 404108 <ferror@plt+0x2ae8>
  404084:	mov	x2, x23
  404088:	mov	x1, x19
  40408c:	bl	4012d0 <memcpy@plt>
  404090:	mov	x2, x22
  404094:	mov	x1, x21
  404098:	add	x0, x20, x23
  40409c:	bl	4012d0 <memcpy@plt>
  4040a0:	strb	wzr, [x20, x24]
  4040a4:	ldp	x21, x22, [sp, #32]
  4040a8:	ldp	x23, x24, [sp, #48]
  4040ac:	mov	x0, x20
  4040b0:	ldp	x19, x20, [sp, #16]
  4040b4:	ldp	x29, x30, [sp], #64
  4040b8:	ret
  4040bc:	adrp	x0, 404000 <ferror@plt+0x29e0>
  4040c0:	add	x0, x0, #0x958
  4040c4:	bl	401460 <strdup@plt>
  4040c8:	mov	x20, x0
  4040cc:	b	4040ac <ferror@plt+0x2a8c>
  4040d0:	mov	x1, x2
  4040d4:	mov	x0, x21
  4040d8:	bl	401540 <strndup@plt>
  4040dc:	mov	x20, x0
  4040e0:	ldp	x21, x22, [sp, #32]
  4040e4:	b	4040ac <ferror@plt+0x2a8c>
  4040e8:	mov	x0, x19
  4040ec:	bl	401460 <strdup@plt>
  4040f0:	mov	x20, x0
  4040f4:	ldp	x21, x22, [sp, #32]
  4040f8:	b	4040ac <ferror@plt+0x2a8c>
  4040fc:	ldp	x21, x22, [sp, #32]
  404100:	ldp	x23, x24, [sp, #48]
  404104:	b	4040ac <ferror@plt+0x2a8c>
  404108:	ldp	x21, x22, [sp, #32]
  40410c:	ldp	x23, x24, [sp, #48]
  404110:	b	4040ac <ferror@plt+0x2a8c>
  404114:	stp	x29, x30, [sp, #-32]!
  404118:	mov	x29, sp
  40411c:	stp	x19, x20, [sp, #16]
  404120:	mov	x20, x0
  404124:	mov	x19, x1
  404128:	mov	x2, #0x0                   	// #0
  40412c:	cbz	x1, 40413c <ferror@plt+0x2b1c>
  404130:	mov	x0, x1
  404134:	bl	401300 <strlen@plt>
  404138:	mov	x2, x0
  40413c:	mov	x1, x19
  404140:	mov	x0, x20
  404144:	bl	404024 <ferror@plt+0x2a04>
  404148:	ldp	x19, x20, [sp, #16]
  40414c:	ldp	x29, x30, [sp], #32
  404150:	ret
  404154:	stp	x29, x30, [sp, #-288]!
  404158:	mov	x29, sp
  40415c:	str	x19, [sp, #16]
  404160:	mov	x19, x0
  404164:	str	x2, [sp, #240]
  404168:	str	x3, [sp, #248]
  40416c:	str	x4, [sp, #256]
  404170:	str	x5, [sp, #264]
  404174:	str	x6, [sp, #272]
  404178:	str	x7, [sp, #280]
  40417c:	str	q0, [sp, #112]
  404180:	str	q1, [sp, #128]
  404184:	str	q2, [sp, #144]
  404188:	str	q3, [sp, #160]
  40418c:	str	q4, [sp, #176]
  404190:	str	q5, [sp, #192]
  404194:	str	q6, [sp, #208]
  404198:	str	q7, [sp, #224]
  40419c:	add	x0, sp, #0x120
  4041a0:	str	x0, [sp, #80]
  4041a4:	str	x0, [sp, #88]
  4041a8:	add	x0, sp, #0xf0
  4041ac:	str	x0, [sp, #96]
  4041b0:	mov	w0, #0xffffffd0            	// #-48
  4041b4:	str	w0, [sp, #104]
  4041b8:	mov	w0, #0xffffff80            	// #-128
  4041bc:	str	w0, [sp, #108]
  4041c0:	ldp	x2, x3, [sp, #80]
  4041c4:	stp	x2, x3, [sp, #32]
  4041c8:	ldp	x2, x3, [sp, #96]
  4041cc:	stp	x2, x3, [sp, #48]
  4041d0:	add	x2, sp, #0x20
  4041d4:	add	x0, sp, #0x48
  4041d8:	bl	401530 <vasprintf@plt>
  4041dc:	tbnz	w0, #31, 40420c <ferror@plt+0x2bec>
  4041e0:	sxtw	x2, w0
  4041e4:	ldr	x1, [sp, #72]
  4041e8:	mov	x0, x19
  4041ec:	bl	404024 <ferror@plt+0x2a04>
  4041f0:	mov	x19, x0
  4041f4:	ldr	x0, [sp, #72]
  4041f8:	bl	401520 <free@plt>
  4041fc:	mov	x0, x19
  404200:	ldr	x19, [sp, #16]
  404204:	ldp	x29, x30, [sp], #288
  404208:	ret
  40420c:	mov	x19, #0x0                   	// #0
  404210:	b	4041fc <ferror@plt+0x2bdc>
  404214:	stp	x29, x30, [sp, #-80]!
  404218:	mov	x29, sp
  40421c:	stp	x19, x20, [sp, #16]
  404220:	stp	x21, x22, [sp, #32]
  404224:	mov	x19, x0
  404228:	ldr	x21, [x0]
  40422c:	ldrsb	w0, [x21]
  404230:	cbz	w0, 404364 <ferror@plt+0x2d44>
  404234:	stp	x23, x24, [sp, #48]
  404238:	mov	x24, x1
  40423c:	mov	x22, x2
  404240:	mov	w23, w3
  404244:	mov	x1, x2
  404248:	mov	x0, x21
  40424c:	bl	401550 <strspn@plt>
  404250:	add	x20, x21, x0
  404254:	ldrsb	w21, [x21, x0]
  404258:	cbz	w21, 4042d0 <ferror@plt+0x2cb0>
  40425c:	cbz	w23, 404334 <ferror@plt+0x2d14>
  404260:	mov	w1, w21
  404264:	adrp	x0, 404000 <ferror@plt+0x29e0>
  404268:	add	x0, x0, #0x9a8
  40426c:	bl	401560 <strchr@plt>
  404270:	cbz	x0, 4042f0 <ferror@plt+0x2cd0>
  404274:	strb	w21, [sp, #72]
  404278:	strb	wzr, [sp, #73]
  40427c:	add	x23, x20, #0x1
  404280:	add	x1, sp, #0x48
  404284:	mov	x0, x23
  404288:	bl	402760 <ferror@plt+0x1140>
  40428c:	str	x0, [x24]
  404290:	add	x1, x20, x0
  404294:	ldrsb	w1, [x1, #1]
  404298:	cmp	w1, #0x0
  40429c:	ccmp	w21, w1, #0x0, ne  // ne = any
  4042a0:	b.ne	4042e0 <ferror@plt+0x2cc0>  // b.any
  4042a4:	add	x0, x0, #0x2
  4042a8:	add	x21, x20, x0
  4042ac:	ldrsb	w1, [x20, x0]
  4042b0:	cbz	w1, 4042c0 <ferror@plt+0x2ca0>
  4042b4:	mov	x0, x22
  4042b8:	bl	401560 <strchr@plt>
  4042bc:	cbz	x0, 4042e0 <ferror@plt+0x2cc0>
  4042c0:	str	x21, [x19]
  4042c4:	mov	x20, x23
  4042c8:	ldp	x23, x24, [sp, #48]
  4042cc:	b	404350 <ferror@plt+0x2d30>
  4042d0:	str	x20, [x19]
  4042d4:	mov	x20, #0x0                   	// #0
  4042d8:	ldp	x23, x24, [sp, #48]
  4042dc:	b	404350 <ferror@plt+0x2d30>
  4042e0:	str	x20, [x19]
  4042e4:	mov	x20, #0x0                   	// #0
  4042e8:	ldp	x23, x24, [sp, #48]
  4042ec:	b	404350 <ferror@plt+0x2d30>
  4042f0:	mov	x1, x22
  4042f4:	mov	x0, x20
  4042f8:	bl	402760 <ferror@plt+0x1140>
  4042fc:	str	x0, [x24]
  404300:	add	x21, x20, x0
  404304:	ldrsb	w1, [x20, x0]
  404308:	cbz	w1, 404318 <ferror@plt+0x2cf8>
  40430c:	mov	x0, x22
  404310:	bl	401560 <strchr@plt>
  404314:	cbz	x0, 404324 <ferror@plt+0x2d04>
  404318:	str	x21, [x19]
  40431c:	ldp	x23, x24, [sp, #48]
  404320:	b	404350 <ferror@plt+0x2d30>
  404324:	str	x20, [x19]
  404328:	mov	x20, x0
  40432c:	ldp	x23, x24, [sp, #48]
  404330:	b	404350 <ferror@plt+0x2d30>
  404334:	mov	x1, x22
  404338:	mov	x0, x20
  40433c:	bl	4015c0 <strcspn@plt>
  404340:	str	x0, [x24]
  404344:	add	x0, x20, x0
  404348:	str	x0, [x19]
  40434c:	ldp	x23, x24, [sp, #48]
  404350:	mov	x0, x20
  404354:	ldp	x19, x20, [sp, #16]
  404358:	ldp	x21, x22, [sp, #32]
  40435c:	ldp	x29, x30, [sp], #80
  404360:	ret
  404364:	mov	x20, #0x0                   	// #0
  404368:	b	404350 <ferror@plt+0x2d30>
  40436c:	stp	x29, x30, [sp, #-32]!
  404370:	mov	x29, sp
  404374:	str	x19, [sp, #16]
  404378:	mov	x19, x0
  40437c:	mov	x0, x19
  404380:	bl	401420 <fgetc@plt>
  404384:	cmn	w0, #0x1
  404388:	b.eq	40439c <ferror@plt+0x2d7c>  // b.none
  40438c:	cmp	w0, #0xa
  404390:	b.ne	40437c <ferror@plt+0x2d5c>  // b.any
  404394:	mov	w0, #0x0                   	// #0
  404398:	b	4043a0 <ferror@plt+0x2d80>
  40439c:	mov	w0, #0x1                   	// #1
  4043a0:	ldr	x19, [sp, #16]
  4043a4:	ldp	x29, x30, [sp], #32
  4043a8:	ret
  4043ac:	nop
  4043b0:	stp	x29, x30, [sp, #-64]!
  4043b4:	mov	x29, sp
  4043b8:	stp	x19, x20, [sp, #16]
  4043bc:	adrp	x20, 415000 <ferror@plt+0x139e0>
  4043c0:	add	x20, x20, #0xdf0
  4043c4:	stp	x21, x22, [sp, #32]
  4043c8:	adrp	x21, 415000 <ferror@plt+0x139e0>
  4043cc:	add	x21, x21, #0xde8
  4043d0:	sub	x20, x20, x21
  4043d4:	mov	w22, w0
  4043d8:	stp	x23, x24, [sp, #48]
  4043dc:	mov	x23, x1
  4043e0:	mov	x24, x2
  4043e4:	bl	401290 <memcpy@plt-0x40>
  4043e8:	cmp	xzr, x20, asr #3
  4043ec:	b.eq	404418 <ferror@plt+0x2df8>  // b.none
  4043f0:	asr	x20, x20, #3
  4043f4:	mov	x19, #0x0                   	// #0
  4043f8:	ldr	x3, [x21, x19, lsl #3]
  4043fc:	mov	x2, x24
  404400:	add	x19, x19, #0x1
  404404:	mov	x1, x23
  404408:	mov	w0, w22
  40440c:	blr	x3
  404410:	cmp	x20, x19
  404414:	b.ne	4043f8 <ferror@plt+0x2dd8>  // b.any
  404418:	ldp	x19, x20, [sp, #16]
  40441c:	ldp	x21, x22, [sp, #32]
  404420:	ldp	x23, x24, [sp, #48]
  404424:	ldp	x29, x30, [sp], #64
  404428:	ret
  40442c:	nop
  404430:	ret
  404434:	nop
  404438:	adrp	x2, 416000 <ferror@plt+0x149e0>
  40443c:	mov	x1, #0x0                   	// #0
  404440:	ldr	x2, [x2, #440]
  404444:	b	401350 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404448 <.fini>:
  404448:	stp	x29, x30, [sp, #-16]!
  40444c:	mov	x29, sp
  404450:	ldp	x29, x30, [sp], #16
  404454:	ret
