[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 134 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0127] Reading DEF file: 16sinks.def
[INFO ODB-0128] Design: test_16_sinks
[INFO ODB-0130]     Created 1 pins.
[INFO ODB-0131]     Created 16 components and 96 component-terminals.
[INFO ODB-0133]     Created 1 nets and 16 connections.
[INFO ODB-0134] Finished DEF file: 16sinks.def
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Create characterization  *
 *****************************
    [WARNING] Per unit resistance or capacitance not set or zero.
              Use set_wire_rc before running clock_tree_synthesis.
[INFO CTS-0039] Number of created patterns = 2376.
[INFO CTS-0084] Compiling LUT
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           4           1           34          1           26          
[WARNING CTS-0043] 792 wires are pure wire and no slew degration.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Num wire segments: 2376
[INFO CTS-0047]     Num keys in characterization LUT: 824
[INFO CTS-0048]     Actual min input cap: 1
 **********************
 *  Find clock roots  *
 **********************
[INFO CTS-0002]  User did not specify clock roots.
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
[INFO CTS-0007]  Net "clk" found for clock "clk"
[INFO CTS-0009]  Initializing clock net for : "clk"
[INFO CTS-0010]  Clock net "clk" has 16 sinks
[INFO CTS-0008]  TritonCTS found 1 clock nets.
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 1 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
[INFO CTS-0027]  Generating H-Tree topology for net clk
[INFO CTS-0028]     Tot. number of sinks: 16
[INFO CTS-0030]     Number of static layers: 0
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um)
[INFO CTS-0023]  Original sink region: [(3730, 1730), (22730, 20730)]
[INFO CTS-0024]  Normalized sink region: [(0.266429, 0.123571), (1.62357, 1.48071)]
[INFO CTS-0025]     Width:  1.3571
[INFO CTS-0026]     Height: 1.3571
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    # sinks per sub-region: 8
    Sub-region size: 1.3571 X 0.6786
[INFO CTS-0034]     Segment length (rounded): 1
    Key: 2376 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
[INFO CTS-0035]  Number of sinks covered: 16
[INFO CTS-0033]  Clock topology of net "clk" done.
 ****************
 * Post CTS opt *
 ****************
[INFO CTS-0036]  Avg. source sink dist: 17902.50 dbu.
[INFO CTS-0037]  Num outlier sinks: 0
 ********************
 * Write data to DB *
 ********************
 Writing clock net "clk" to DB
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2.
[INFO CTS-0017]     Max level of the clock tree: 1.
 Post DB write clock net "clk" report
[INFO CTS-0091] Sinks after db write = 16 (Leaf Buffers = 0)
[INFO CTS-0092] Avg Sink Wire Length = 23.9 um
[INFO CTS-0094] Min path depth = 2 Max path depth = 2
 ... End of TritonCTS execution.
