
---------- Begin Simulation Statistics ----------
final_tick                               100448244716001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 730279                       # Simulator instruction rate (inst/s)
host_mem_usage                                1798136                       # Number of bytes of host memory used
host_op_rate                                   879081                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9309.83                       # Real time elapsed on the host
host_tick_rate                              125340865                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6798767385                       # Number of instructions simulated
sim_ops                                    8184091616                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.166902                       # Number of seconds simulated
sim_ticks                                1166901707501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes       708608                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages          173                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs          173                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       425984                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages          104                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs          104                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |       11142    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total        11142                      
system.ruby.DMA_Controller.I.allocI_store |        6656    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         6656                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |       16780    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total        16780                      
system.ruby.DMA_Controller.M.allocTBE    |        6656    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         6656                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        6656    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         6656                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |      361817    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total       361817                      
system.ruby.DMA_Controller.S.SloadSEvent |          84    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           84                      
system.ruby.DMA_Controller.S.allocTBE    |       10147    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total        10147                      
system.ruby.DMA_Controller.S.deallocTBE  |          22    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total           22                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |       11142    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total        11142                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |       30519    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total        30519                      
system.ruby.DMA_Controller.SloadSEvent   |          84    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           84                      
system.ruby.DMA_Controller.Stallmandatory_in |      392336    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total       392336                      
system.ruby.DMA_Controller.allocI_load   |       11142    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total        11142                      
system.ruby.DMA_Controller.allocI_store  |        6656    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         6656                      
system.ruby.DMA_Controller.allocTBE      |       16803    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total        16803                      
system.ruby.DMA_Controller.deallocTBE    |          22    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total           22                      
system.ruby.DMA_Controller.deallocfwdfrom_in |       16780    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total        16780                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |       11142    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total        11142                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        6656    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         6656                      
system.ruby.Directory_Controller.I.allocTBE |     2788173     24.63%     24.63% |     2822901     24.94%     49.57% |     2900551     25.62%     75.19% |     2808882     24.81%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total     11320507                      
system.ruby.Directory_Controller.I.deallocTBE |     2787216     24.63%     24.63% |     2821932     24.94%     49.57% |     2899619     25.62%     75.19% |     2807899     24.81%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total     11316666                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |         152     34.00%     34.00% |         195     43.62%     77.63% |          23      5.15%     82.77% |          77     17.23%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total          447                      
system.ruby.Directory_Controller.M.allocTBE |     1698505     24.84%     24.84% |     1713612     25.06%     49.90% |     1724379     25.22%     75.12% |     1700938     24.88%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total      6837434                      
system.ruby.Directory_Controller.M.deallocTBE |     1698650     24.84%     24.84% |     1713775     25.06%     49.90% |     1724536     25.22%     75.12% |     1701100     24.88%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      6838061                      
system.ruby.Directory_Controller.M_GetS.Progress |        3137     30.17%     30.17% |        2566     24.68%     54.85% |        2733     26.29%     81.14% |        1961     18.86%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total        10397                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |         120     25.26%     25.26% |         164     34.53%     59.79% |         118     24.84%     84.63% |          73     15.37%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total          475                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in |         322     17.79%     17.79% |         983     54.31%     72.10% |         318     17.57%     89.67% |         187     10.33%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in::total         1810                      
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in::total            2                      
system.ruby.Directory_Controller.Progress |        3137     30.17%     30.17% |        2566     24.68%     54.85% |        2733     26.29%     81.14% |        1961     18.86%    100.00%
system.ruby.Directory_Controller.Progress::total        10397                      
system.ruby.Directory_Controller.S.allocTBE |     2223690     25.11%     25.11% |     2217343     25.03%     50.14% |     2308254     26.06%     76.20% |     2107708     23.80%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total      8856995                      
system.ruby.Directory_Controller.S.deallocTBE |     2224502     25.11%     25.11% |     2218149     25.03%     50.14% |     2309029     26.06%     76.20% |     2108529     23.80%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total      8860209                      
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in |           7     31.82%     31.82% |          12     54.55%     86.36% |           3     13.64%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in::total           22                      
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in::total            4                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |         310     29.19%     29.19% |         281     26.46%     55.65% |         251     23.63%     79.28% |         220     20.72%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total         1062                      
system.ruby.Directory_Controller.Stallreqto_in |         911     23.84%     23.84% |        1641     42.94%     66.77% |         713     18.66%     85.43% |         557     14.57%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total         3822                      
system.ruby.Directory_Controller.allocTBE |     6710368     24.84%     24.84% |     6753856     25.00%     49.84% |     6933184     25.66%     75.50% |     6617528     24.50%    100.00%
system.ruby.Directory_Controller.allocTBE::total     27014936                      
system.ruby.Directory_Controller.deallocTBE |     6710368     24.84%     24.84% |     6753856     25.00%     49.84% |     6933184     25.66%     75.50% |     6617528     24.50%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     27014936                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   2623346037                      
system.ruby.IFETCH.hit_latency_hist_seqr |  2623346037    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   2623346037                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   2625583885                      
system.ruby.IFETCH.latency_hist_seqr     |  2625583885    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   2625583885                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples      2237848                      
system.ruby.IFETCH.miss_latency_hist_seqr |     2237848    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total      2237848                      
system.ruby.L1Cache_Controller.I.allocI_load |     2038290     28.19%     28.19% |     1834266     25.37%     53.57% |     1266067     17.51%     71.08% |     2090861     28.92%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      7229484                      
system.ruby.L1Cache_Controller.I.allocI_store |     2040741     35.71%     35.71% |     1099125     19.23%     54.94% |     1246375     21.81%     76.75% |     1328596     23.25%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      5714837                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     4078025     31.51%     31.51% |     2932400     22.66%     54.18% |     2511422     19.41%     73.58% |     3418456     26.42%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total     12940303                      
system.ruby.L1Cache_Controller.I_store.Progress |        6156     93.83%     93.83% |         160      2.44%     96.27% |          96      1.46%     97.73% |         149      2.27%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         6561                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |           9     39.13%     39.13% |           9     39.13%     78.26% |           1      4.35%     82.61% |           4     17.39%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total           23                      
system.ruby.L1Cache_Controller.M.MloadMEvent |   102661171     27.98%     27.98% |    80446285     21.92%     49.90% |   102036077     27.81%     77.71% |    81787144     22.29%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    366930677                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    35861867     30.75%     30.75% |    25766720     22.09%     52.84% |    23230067     19.92%     72.75% |    31782550     27.25%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total    116641204                      
system.ruby.L1Cache_Controller.M.allocTBE |     2297960     33.64%     33.64% |     1474113     21.58%     55.22% |     1375351     20.13%     75.36% |     1683348     24.64%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      6830772                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |     2298132     33.64%     33.64% |     1474259     21.58%     55.22% |     1375508     20.14%     75.36% |     1683500     24.64%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      6831399                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |         546     24.91%     24.91% |         347     15.83%     40.74% |         821     37.45%     78.19% |         478     21.81%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total         2192                      
system.ruby.L1Cache_Controller.MloadMEvent |   102661171     27.98%     27.98% |    80446285     21.92%     49.90% |   102036077     27.81%     77.71% |    81787144     22.29%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    366930677                      
system.ruby.L1Cache_Controller.MstoreMEvent |    35861867     30.75%     30.75% |    25766720     22.09%     52.84% |    23230067     19.92%     72.75% |    31782550     27.25%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total    116641204                      
system.ruby.L1Cache_Controller.Progress  |      271772     23.94%     23.94% |      376282     33.15%     57.10% |      130123     11.46%     68.56% |      356826     31.44%    100.00%
system.ruby.L1Cache_Controller.Progress::total      1135003                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   741884480     26.51%     26.51% |   623594005     22.28%     48.80% |   757415023     27.07%     75.86% |   675386839     24.14%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   2798280347                      
system.ruby.L1Cache_Controller.S.allocTBE |     2043026     28.23%     28.23% |     1834746     25.35%     53.59% |     1266931     17.51%     71.09% |     2091760     28.91%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      7236463                      
system.ruby.L1Cache_Controller.S.deallocTBE |        5570     53.71%     53.71% |        1325     12.78%     66.49% |        1727     16.65%     83.14% |        1748     16.86%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total        10370                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |     2038290     28.19%     28.19% |     1834266     25.37%     53.57% |     1266067     17.51%     71.08% |     2090861     28.92%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total      7229484                      
system.ruby.L1Cache_Controller.S_evict.Progress |           4     80.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total            5                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |         436     32.96%     32.96% |         183     13.83%     46.79% |         455     34.39%     81.18% |         249     18.82%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total         1323                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |           0      0.00%      0.00% |           2     33.33%     33.33% |           3     50.00%     83.33% |           1     16.67%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total            6                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |           0      0.00%      0.00% |           2     22.22%     22.22% |           6     66.67%     88.89% |           1     11.11%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total            9                      
system.ruby.L1Cache_Controller.S_store.Progress |      265611     23.54%     23.54% |      376118     33.33%     56.87% |      130022     11.52%     68.39% |      356676     31.61%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total      1128427                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |          11     40.74%     40.74% |           1      3.70%     44.44% |           2      7.41%     51.85% |          13     48.15%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total           27                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress |           1     25.00%     25.00% |           1     25.00%     50.00% |           2     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress::total            4                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallfwdfrom_in |           3     75.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallfwdfrom_in::total            4                      
system.ruby.L1Cache_Controller.SloadSEvent |   741884480     26.51%     26.51% |   623594005     22.28%     48.80% |   757415023     27.07%     75.86% |   675386839     24.14%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   2798280347                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |          23     42.59%     42.59% |          11     20.37%     62.96% |           3      5.56%     68.52% |          17     31.48%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total           54                      
system.ruby.L1Cache_Controller.Stallmandatory_in |         982     27.87%     27.87% |         532     15.10%     42.96% |        1282     36.38%     79.34% |         728     20.66%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total         3524                      
system.ruby.L1Cache_Controller.allocI_load |     2038290     28.19%     28.19% |     1834266     25.37%     53.57% |     1266067     17.51%     71.08% |     2090861     28.92%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      7229484                      
system.ruby.L1Cache_Controller.allocI_store |     2040741     35.71%     35.71% |     1099125     19.23%     54.94% |     1246375     21.81%     76.75% |     1328596     23.25%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      5714837                      
system.ruby.L1Cache_Controller.allocTBE  |     4340986     30.86%     30.86% |     3308859     23.52%     54.38% |     2642282     18.78%     73.16% |     3775108     26.84%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total     14067235                      
system.ruby.L1Cache_Controller.deallocTBE |        5570     53.71%     53.71% |        1325     12.78%     66.49% |        1727     16.65%     83.14% |        1748     16.86%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total        10370                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     4078025     31.51%     31.51% |     2932400     22.66%     54.18% |     2511422     19.41%     73.58% |     3418456     26.42%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total     12940303                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |     2038290     28.19%     28.19% |     1834266     25.37%     53.57% |     1266067     17.51%     71.08% |     2090861     28.92%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total      7229484                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |     2298132     33.64%     33.64% |     1474259     21.58%     55.22% |     1375508     20.14%     75.36% |     1683500     24.64%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      6831399                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    541864987                      
system.ruby.LD.hit_latency_hist_seqr     |   541864987    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    541864987                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    546856623                      
system.ruby.LD.latency_hist_seqr         |   546856623    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     546856623                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      4991636                      
system.ruby.LD.miss_latency_hist_seqr    |     4991636    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      4991636                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples        78911                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |       78911    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total        78911                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       110545                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      110545    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       110545                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        31634                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       31634    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        31634                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       110545                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |      110545    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       110545                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       110545                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |      110545    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       110545                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples      2688664                      
system.ruby.RMW_Read.hit_latency_hist_seqr |     2688664    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total      2688664                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples      2757363                      
system.ruby.RMW_Read.latency_hist_seqr   |     2757363    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total      2757363                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        68699                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       68699    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        68699                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    113763084                      
system.ruby.ST.hit_latency_hist_seqr     |   113763084    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    113763084                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples    120494150                      
system.ruby.ST.latency_hist_seqr         |   120494150    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     120494150                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      6731066                      
system.ruby.ST.miss_latency_hist_seqr    |     6731066    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      6731066                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.008287                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.977444                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.002879                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5470.598914                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.002223                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999998                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.009070                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3005.188047                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time 23835.475213                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.002227                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999962                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.008324                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.985722                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.002901                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5349.776110                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.002242                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999953                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.009140                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3005.031526                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 24725.017295                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.002246                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999917                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.008550                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.969176                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.002974                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5314.866708                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.002285                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999749                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.009386                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3005.029453                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 24671.159224                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.002290                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999713                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.008162                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.972927                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.002838                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5392.666365                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.002205                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999907                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.008956                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3005.388138                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 25421.723810                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.002209                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999871                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles        73620                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  6055.438435                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.001988                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 524341.622267                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.003399                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time 23960.604666                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 144581.313238                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   500.451012                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   3281852228                      
system.ruby.hit_latency_hist_seqr        |  3281852228    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   3281852228                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     0.528731                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6506.648282                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.435949                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  3037.347096                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.003606                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   500.032219                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.001864                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16688.582585                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   930.454909                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     0.846993                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6698.834821                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.353688                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  2251.956104                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.002673                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   500.018875                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.001418                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16921.602338                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   638.562825                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     0.320460                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6488.920491                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.413889                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  2035.275693                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.002206                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   500.016719                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.001132                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16512.955481                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   539.684027                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     1.912579                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6661.596385                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.385435                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  2578.262766                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.003081                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   500.015358                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.001618                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16624.245495                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   549.277099                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     3295913111                      
system.ruby.latency_hist_seqr            |  3295913111    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       3295913111                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples     14060883                      
system.ruby.miss_latency_hist_seqr       |    14060883    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     14060883                      
system.ruby.network.average_flit_latency    17.026633                      
system.ruby.network.average_flit_network_latency    12.807848                      
system.ruby.network.average_flit_queueing_latency     4.218785                      
system.ruby.network.average_flit_vnet_latency |   15.383449                       |    5.016367                       |   11.326617                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_flit_vqueue_latency |    6.056191                       |    6.000000                       |    1.409745                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_hops             1.005370                      
system.ruby.network.average_packet_latency    16.517308                      
system.ruby.network.average_packet_network_latency    12.854991                      
system.ruby.network.average_packet_queueing_latency     3.662317                      
system.ruby.network.average_packet_vnet_latency |   25.364850                       |    5.016367                       |   10.084837                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_packet_vqueue_latency |    6.050909                       |    6.000000                       |    1.292851                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.avg_link_utilization     0.177382                      
system.ruby.network.avg_vc_load          |    0.067912     38.29%     38.29% |    0.007751      4.37%     42.66% |    0.007565      4.26%     46.92% |    0.007559      4.26%     51.18% |    0.012532      7.07%     58.25% |    0.001395      0.79%     59.03% |    0.001390      0.78%     59.82% |    0.001390      0.78%     60.60% |    0.051853     29.23%     89.83% |    0.006396      3.61%     93.44% |    0.005774      3.26%     96.69% |    0.005865      3.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.avg_vc_load::total       0.177382                      
system.ruby.network.ext_in_link_utilization    137744714                      
system.ruby.network.ext_out_link_utilization    137744714                      
system.ruby.network.flit_network_latency |  1083976456                       |    65049701                       |   615187197                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flit_queueing_latency |   426742309                       |    77804960                       |    76568067                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flits_injected       |    70463813     51.16%     51.16% |    12967493      9.41%     60.57% |    54313408     39.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_injected::total    137744714                      
system.ruby.network.flits_received       |    70463813     51.16%     51.16% |    12967493      9.41%     60.57% |    54313408     39.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_received::total    137744714                      
system.ruby.network.int_link_utilization    138484413                      
system.ruby.network.packet_network_latency |   357834650                       |    65049701                       |   272441238                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packet_queueing_latency |    85363201                       |    77804960                       |    34926283                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packets_injected     |    14107501     26.08%     26.08% |    12967493     23.97%     50.06% |    27014936     49.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_injected::total     54089930                      
system.ruby.network.packets_received     |    14107501     26.08%     26.08% |    12967493     23.97%     50.06% |    27014936     49.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_received::total     54089930                      
system.ruby.network.routers0.buffer_reads     74185541                      
system.ruby.network.routers0.buffer_writes     74185541                      
system.ruby.network.routers0.crossbar_activity     74185541                      
system.ruby.network.routers0.sw_input_arbiter_activity     74301179                      
system.ruby.network.routers0.sw_output_arbiter_activity     74185541                      
system.ruby.network.routers1.buffer_reads     68541118                      
system.ruby.network.routers1.buffer_writes     68541118                      
system.ruby.network.routers1.crossbar_activity     68541118                      
system.ruby.network.routers1.sw_input_arbiter_activity     68616807                      
system.ruby.network.routers1.sw_output_arbiter_activity     68541118                      
system.ruby.network.routers2.buffer_reads     64532039                      
system.ruby.network.routers2.buffer_writes     64532039                      
system.ruby.network.routers2.crossbar_activity     64532039                      
system.ruby.network.routers2.sw_input_arbiter_activity     64606809                      
system.ruby.network.routers2.sw_output_arbiter_activity     64532039                      
system.ruby.network.routers3.buffer_reads     68970429                      
system.ruby.network.routers3.buffer_writes     68970429                      
system.ruby.network.routers3.crossbar_activity     68970429                      
system.ruby.network.routers3.sw_input_arbiter_activity     69041871                      
system.ruby.network.routers3.sw_output_arbiter_activity     68970429                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   3295913111                      
system.ruby.outstanding_req_hist_seqr::mean     1.001153                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000800                      
system.ruby.outstanding_req_hist_seqr::stdev     0.033937                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  3292112705     99.88%     99.88% |     3800406      0.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   3295913111                      
system.switch_cpus0.Branches                 88585088                       # Number of branches fetched
system.switch_cpus0.committedInsts          493178042                       # Number of instructions committed
system.switch_cpus0.committedOps            865913868                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses          149816191                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses               188350                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           37087863                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                42302                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.024922                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          697116544                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                16521                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.975078                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              2333604060                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      2275447092.226362                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    455235536                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    258841484                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     76282560                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     217520463                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            217520463                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    296767507                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    178216632                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            2470569                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      58156967.773638                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    727289098                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           727289098                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   1494693152                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    544499240                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          148485177                       # Number of load instructions
system.switch_cpus0.num_mem_refs            185508309                       # number of memory refs
system.switch_cpus0.num_store_insts          37023132                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass       845638      0.10%      0.10% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        546961716     63.17%     63.26% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          325460      0.04%     63.30% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            75099      0.01%     63.31% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       24189988      2.79%     66.10% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     66.10% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           3856      0.00%     66.10% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     66.10% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     66.10% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     66.10% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     66.10% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     66.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd            8998      0.00%     66.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     66.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu        28583738      3.30%     69.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     69.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt            4578      0.00%     69.41% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc        2997515      0.35%     69.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult           7168      0.00%     69.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     69.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift         11914      0.00%     69.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     69.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     69.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     69.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     35893051      4.15%     73.90% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     73.90% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp        85309      0.01%     73.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt     30172742      3.48%     77.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv       433377      0.05%     77.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     77.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult      9308867      1.08%     78.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt       499338      0.06%     78.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     78.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     78.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     78.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     78.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     78.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     78.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     78.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     78.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     78.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     78.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     78.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     78.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     78.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     78.58% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        92751528     10.71%     89.29% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       15543552      1.80%     91.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     55733649      6.44%     97.52% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite     21479580      2.48%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         865916661                       # Class of executed instruction
system.switch_cpus1.Branches                 70168040                       # Number of branches fetched
system.switch_cpus1.committedInsts          411150536                       # Number of instructions committed
system.switch_cpus1.committedOps            713423687                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses          120818820                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses               193022                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           26765301                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                29532                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.210344                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          584849341                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                10095                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.789656                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              2332867750                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1842163360.369479                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    362258206                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    205088809                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     59096061                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     187460943                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            187460943                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    274533557                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    160276554                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            1883200                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      490704389.630521                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    585254085                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           585254085                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   1205658255                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    441830268                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          119922417                       # Number of load instructions
system.switch_cpus1.num_mem_refs            146634392                       # number of memory refs
system.switch_cpus1.num_store_insts          26711975                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass       637998      0.09%      0.09% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        448658412     62.89%     62.98% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          187249      0.03%     63.00% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv           182744      0.03%     63.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       18680750      2.62%     65.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            720      0.00%     65.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     65.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     65.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd             134      0.00%     65.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu        27069808      3.79%     69.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     69.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt              18      0.00%     69.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc        4128149      0.58%     70.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     70.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     70.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             8      0.00%     70.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     70.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     70.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     70.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     31497450      4.41%     74.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     74.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp        61627      0.01%     74.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt     25071155      3.51%     77.96% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv       734378      0.10%     78.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult      9469938      1.33%     79.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     79.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt       410881      0.06%     79.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     79.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     79.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     79.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     79.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     79.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     79.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     79.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     79.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     79.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     79.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     79.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     79.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     79.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     79.45% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        75205881     10.54%     89.99% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       15323206      2.15%     92.14% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     44716536      6.27%     98.40% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite     11388769      1.60%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         713425811                       # Class of executed instruction
system.switch_cpus2.Branches                 88300227                       # Number of branches fetched
system.switch_cpus2.committedInsts          500576553                       # Number of instructions committed
system.switch_cpus2.committedOps            877660754                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses          148020568                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                70265                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           24478884                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                23823                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.109937                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          712511571                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                12944                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.890063                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              2333803180                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      2077231238.835697                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    465232032                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    260907661                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     76924585                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     231767451                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            231767451                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    348677475                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    199714462                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1227043                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      256571941.164303                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    716986529                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           716986529                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   1464305087                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    549428979                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          146978941                       # Number of load instructions
system.switch_cpus2.num_mem_refs            171420128                       # number of memory refs
system.switch_cpus2.num_store_insts          24441187                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       791686      0.09%      0.09% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        543796610     61.96%     62.05% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         1117048      0.13%     62.18% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv          1245700      0.14%     62.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       21703576      2.47%     64.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     64.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           1440      0.00%     64.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     64.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     64.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     64.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     64.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     64.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd            1534      0.00%     64.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     64.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu        39263996      4.47%     69.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     69.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             568      0.00%     69.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc        7030653      0.80%     70.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     70.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     70.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift           165      0.00%     70.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     70.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     70.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     70.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     40454472      4.61%     74.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     74.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp        85020      0.01%     74.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt     37739362      4.30%     78.99% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv       268753      0.03%     79.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     79.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult     12403086      1.41%     80.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     80.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt       337656      0.04%     80.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     80.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     80.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     80.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     80.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     80.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     80.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     80.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     80.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     80.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     80.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     80.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     80.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     80.47% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     80.47% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        94265070     10.74%     91.21% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       12016030      1.37%     92.58% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     52713871      6.01%     98.58% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite     12425157      1.42%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         877661453                       # Class of executed instruction
system.switch_cpus3.Branches                 73000817                       # Number of branches fetched
system.switch_cpus3.committedInsts          445241835                       # Number of instructions committed
system.switch_cpus3.committedOps            778472888                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses          128283238                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses               247332                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           32410221                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                35872                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.132558                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          631160663                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                14674                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.867442                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              2333631836                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      2024291120.098895                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    380304730                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    218725953                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     62059847                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     221284189                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            221284189                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    324400003                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    189256325                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            2502058                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      309340715.901105                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    627156623                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           627156623                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   1287200737                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    470760790                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          127145096                       # Number of load instructions
system.switch_cpus3.num_mem_refs            159498552                       # number of memory refs
system.switch_cpus3.num_store_insts          32353456                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass       800207      0.10%      0.10% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        474137763     60.91%     61.01% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          853646      0.11%     61.12% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv           850718      0.11%     61.23% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       24575359      3.16%     64.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     64.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt           1872      0.00%     64.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     64.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     64.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     64.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     64.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     64.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd           20520      0.00%     64.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     64.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu        31600076      4.06%     68.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     68.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt            1318      0.00%     68.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc        6881838      0.88%     69.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult          20832      0.00%     69.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     69.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift         31524      0.00%     69.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     69.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     69.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     69.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     36004365      4.62%     73.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     73.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp        57306      0.01%     73.97% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt     28231863      3.63%     77.60% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv       810729      0.10%     77.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     77.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult     13622787      1.75%     79.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     79.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt       474780      0.06%     79.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     79.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     79.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     79.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     79.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     79.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     79.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     79.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     79.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     79.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     79.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     79.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     79.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     79.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     79.51% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        78471695     10.08%     89.59% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       16779152      2.16%     91.75% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     48673401      6.25%     98.00% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite     15574304      2.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         778476055                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions          267                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples          133                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 964556266.917293                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 151929356.635837                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          133    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value     38706000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    993602500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total          133                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 1034389114001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 128285983500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 99285569618500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions          354                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples          177                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 873908079.112994                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 276215749.321618                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10          177    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value      3495000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    993730500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total          177                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 1012186386498                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 154681730003                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 99281376599500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions           96                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples           48                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 605853500.020833                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 342464768.633605                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           48    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value     47724000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    991915500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total           48                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 1137618016500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  29080968001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 99281545731500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions          516                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples          258                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 951358916.686046                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 158470494.637324                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          258    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value      4766501                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    993747500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total          258                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 918362970996                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 245450600505                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 99284431144500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 1166901707501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 1166901707501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 1166901707501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 1166901707501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      3895104                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           3895104                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2        60861                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total              60861                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2      3337988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              3337988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2      3337988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             3337988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples     60861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000606750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             420939                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                      60861                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                    60861                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             3923                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             3825                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             3912                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             4260                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             4252                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             3957                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             3767                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             3757                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             3705                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             3603                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            3681                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            3740                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            3590                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            3536                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            3667                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            3686                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                   581458737                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 304305000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             1722602487                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                     9553.88                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               28303.88                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                   41463                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                68.13                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                60861                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  57573                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                    400                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                    218                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                    212                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                    212                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                    686                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    455                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    344                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                    260                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                    212                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                   164                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                    37                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                    39                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                    35                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                    10                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        19395                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   200.820418                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   120.546815                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   245.082070                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        11774     60.71%     60.71% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         2857     14.73%     75.44% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         1257      6.48%     81.92% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511          752      3.88%     85.80% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639          658      3.39%     89.19% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767          669      3.45%     92.64% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          640      3.30%     95.94% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          578      2.98%     98.92% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          210      1.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        19395                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               3895104                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                3895104                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        3.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     3.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 1166897504000                       # Total gap between requests
system.mem_ctrls2.avgGap                  19173156.93                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      3895104                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 3337988.088424030226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2        60861                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   1722602487                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     28303.88                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   68.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2      5273043                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total      5273043                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2      5273043                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total      5273043                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2        60861                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total        60861                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2        60861                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total        60861                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2   4842504639                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total   4842504639                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2   4842504639                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total   4842504639                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2      5333904                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total      5333904                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2      5333904                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total      5333904                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.011410                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.011410                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.011410                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.011410                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 79566.629516                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 79566.629516                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 79566.629516                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 79566.629516                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2        60861                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total        60861                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2        60861                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total        60861                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   3604655140                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   3604655140                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   3604655140                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   3604655140                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.011410                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.011410                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.011410                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.011410                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 59227.668622                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 59227.668622                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 59227.668622                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 59227.668622                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2      3549747                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total      3549747                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2        60861                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total        60861                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2   4842504639                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total   4842504639                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2      3610608                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total      3610608                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.016856                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.016856                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 79566.629516                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 79566.629516                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2        60861                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total        60861                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   3604655140                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   3604655140                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.016856                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.016856                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 59227.668622                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 59227.668622                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2      1723296                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total      1723296                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2      1723296                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total      1723296                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     53875.521534                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  99281343656500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 53875.521534                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.205519                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.205519                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024        60861                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4        60843                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.232166                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses      85403325                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses      5333904                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy            68236980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy            36265020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          208545120                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    92113638240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     32169607560                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    420999218400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      545595511320                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       467.559099                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 1094198853751                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  38965160000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT  33737693750                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy            70264740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy            37339005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          226002420                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    92113638240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     32869054560                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    420410822880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      545727121845                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       467.671886                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 1092661393750                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  38965160000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT  35275153751                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      3900288                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           3900288                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3        60942                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total              60942                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3      3342431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              3342431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3      3342431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             3342431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples     60942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000662250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             421187                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                      60942                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                    60942                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             3944                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             3831                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             3929                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             4248                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             4249                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             3941                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             3767                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             3763                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             3715                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             3608                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            3684                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            3758                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            3589                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            3552                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            3675                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            3689                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                   590664709                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 304710000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             1733327209                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                     9692.24                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               28442.24                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                   41490                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                68.08                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                60942                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  57663                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                    425                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                    218                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                    221                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                    223                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                    541                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    501                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    378                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                    310                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                    252                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                   148                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                    24                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                    15                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                    10                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     8                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        19448                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   200.536405                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   120.484900                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   244.549603                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        11791     60.63%     60.63% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         2883     14.82%     75.45% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         1241      6.38%     81.83% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511          794      4.08%     85.92% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639          642      3.30%     89.22% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          670      3.45%     92.66% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          644      3.31%     95.97% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          575      2.96%     98.93% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          208      1.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        19448                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               3900288                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                3900288                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        3.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     3.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 1166900000000                       # Total gap between requests
system.mem_ctrls3.avgGap                  19147714.22                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      3900288                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 3342430.621986777522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3        60942                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   1733327209                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     28442.24                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   68.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3      5084928                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total      5084928                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3      5084928                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total      5084928                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3        60942                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total        60942                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3        60942                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total        60942                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3   4857134558                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total   4857134558                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3   4857134558                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total   4857134558                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3      5145870                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total      5145870                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3      5145870                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total      5145870                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.011843                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.011843                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.011843                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.011843                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 79700.937908                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 79700.937908                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 79700.937908                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 79700.937908                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3        60942                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total        60942                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3        60942                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total        60942                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   3617711810                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   3617711810                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   3617711810                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   3617711810                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.011843                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.011843                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.011843                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.011843                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 59363.194677                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 59363.194677                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 59363.194677                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 59363.194677                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3      3384235                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total      3384235                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3        60942                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total        60942                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3   4857134558                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total   4857134558                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3      3445177                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total      3445177                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.017689                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.017689                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 79700.937908                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 79700.937908                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3        60942                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total        60942                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   3617711810                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   3617711810                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.017689                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.017689                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 59363.194677                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 59363.194677                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3      1700693                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total      1700693                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3      1700693                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total      1700693                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     53923.499429                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  99281343288500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 53923.499429                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.205702                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.205702                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024        60942                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4        60915                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.232475                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses      82394862                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses      5145870                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy            68179860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy            36230865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          208987800                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    92113638240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     32062683540                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    421089972000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      545579692305                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       467.545543                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 1094433540252                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  38965160000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  33503007249                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy            70707420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy            37574295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          226138080                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    92113638240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     32996634240                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    420303528960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      545748221235                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       467.689967                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 1092380557501                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  38965160000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT  35555990000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      3900544                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           3900544                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0        60946                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              60946                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0      3342650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              3342650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0      3342650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             3342650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples     60946.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000608500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             421241                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      60946                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    60946                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             3930                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             3822                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             3936                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             4273                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             4250                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             3958                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             3752                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             3762                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             3700                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             3621                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            3703                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            3762                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            3591                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            3526                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            3669                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            3691                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                   577370221                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 304730000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             1720107721                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                     9473.47                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               28223.47                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                   41421                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                67.96                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                60946                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  57640                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    435                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    219                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    215                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    213                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    550                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    546                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    356                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    333                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                    226                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                   162                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                    16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                    14                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                    10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        19520                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   199.803279                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   120.101449                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   244.230422                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        11855     60.73%     60.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         2949     15.11%     75.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         1199      6.14%     81.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          769      3.94%     85.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          636      3.26%     89.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          706      3.62%     92.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          628      3.22%     96.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          567      2.90%     98.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          211      1.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        19520                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               3900544                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                3900544                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        3.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     3.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1166901602000                       # Total gap between requests
system.mem_ctrls0.avgGap                  19146483.81                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      3900544                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 3342650.006360246334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0        60946                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   1720107721                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     28223.47                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   67.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0      5128022                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total      5128022                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0      5128022                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total      5128022                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0        60946                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total        60946                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0        60946                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total        60946                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0   4844060554                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total   4844060554                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0   4844060554                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total   4844060554                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0      5188968                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total      5188968                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0      5188968                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total      5188968                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.011745                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.011745                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.011745                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.011745                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 79481.189151                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 79481.189151                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 79481.189151                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 79481.189151                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0        60946                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total        60946                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0        60946                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total        60946                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   3604555304                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   3604555304                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   3604555304                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   3604555304                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.011745                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.011745                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.011745                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.011745                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 59143.427034                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 59143.427034                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 59143.427034                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 59143.427034                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0      3429959                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total      3429959                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0        60946                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total        60946                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0   4844060554                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total   4844060554                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0      3490905                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total      3490905                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.017459                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.017459                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 79481.189151                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 79481.189151                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0        60946                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total        60946                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   3604555304                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   3604555304                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.017459                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.017459                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 59143.427034                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 59143.427034                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0      1698063                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total      1698063                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0      1698063                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total      1698063                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     53934.488462                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  99281343076500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 53934.488462                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.205744                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.205744                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024        60946                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4        60907                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.232491                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses      83084434                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses      5188968                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy            68458320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy            36382665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          208937820                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    92113638240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     32111188260                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    421049154720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      545587760025                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       467.552457                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1094326560250                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  38965160000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  33609987251                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy            70950180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy            37695735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          226216620                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    92113638240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     32876603070                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    420404688960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      545729792805                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       467.674175                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 1092644134500                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  38965160000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  35292413001                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      3894528                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           3894528                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1        60852                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              60852                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1      3337494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              3337494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1      3337494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             3337494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples     60852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000606750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             420910                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      60852                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    60852                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             3936                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             3800                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             3925                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             4267                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             4256                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             3940                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             3732                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             3769                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             3712                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             3613                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            3692                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            3749                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            3590                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            3532                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            3651                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            3688                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                   574891237                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 304260000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             1715866237                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                     9447.37                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               28197.37                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                   41470                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                68.15                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                60852                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  57558                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    390                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    220                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    214                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    217                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    669                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    423                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    359                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    269                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                    234                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                   195                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                    34                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                    31                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                    24                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                    10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        19380                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   200.949432                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   120.634259                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   245.104666                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        11749     60.62%     60.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         2888     14.90%     75.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         1239      6.39%     81.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          759      3.92%     85.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          638      3.29%     89.13% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          706      3.64%     92.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          615      3.17%     95.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          576      2.97%     98.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          210      1.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        19380                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               3894528                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                3894528                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        3.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     3.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1166899755000                       # Total gap between requests
system.mem_ctrls1.avgGap                  19176029.63                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      3894528                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 3337494.473583725281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1        60852                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   1715866237                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     28197.37                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   68.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1      5171282                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total      5171282                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1      5171282                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total      5171282                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1        60852                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total        60852                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1        60852                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total        60852                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1   4835065648                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total   4835065648                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1   4835065648                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total   4835065648                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1      5232134                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total      5232134                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1      5232134                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total      5232134                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.011630                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.011630                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.011630                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.011630                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 79456.150135                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 79456.150135                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 79456.150135                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 79456.150135                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1        60852                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total        60852                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1        60852                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total        60852                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   3597406898                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   3597406898                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   3597406898                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   3597406898                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.011630                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.011630                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.011630                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.011630                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 59117.315750                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 59117.315750                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 59117.315750                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 59117.315750                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1      3458324                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total      3458324                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1        60852                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total        60852                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1   4835065648                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total   4835065648                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1      3519176                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total      3519176                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.017292                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.017292                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 79456.150135                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 79456.150135                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1        60852                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total        60852                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   3597406898                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   3597406898                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.017292                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.017292                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 59117.315750                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 59117.315750                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1      1712958                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total      1712958                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1      1712958                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total      1712958                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     53856.498615                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  99281343181500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 53856.498615                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.205446                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.205446                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024        60852                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4        60835                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.232132                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses      83774996                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses      5232134                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy            68401200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy            36356100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          208680780                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    92113638240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     32142985140                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    421022167680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      545592229140                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       467.556287                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1094256475001                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  38965160000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  33680072500                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy            69986280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy            37191000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          225802500                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    92113638240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     32837880120                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    420437257440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      545721755580                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       467.667287                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 1092729040750                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  38965160000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  35207506751                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                 1293                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1293                       # Transaction distribution
system.iobus.trans_dist::WriteReq                7663                       # Transaction distribution
system.iobus.trans_dist::WriteResp               7663                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          462                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          462                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         3228                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           50                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           84                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         3530                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio         2646                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         1350                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3024                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           92                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         7320                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         3010                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         3156                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          168                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           72                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           84                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         3052                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         3444                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   17912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          924                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          924                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         6456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          100                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         7012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio         1494                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         6048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         8817                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         6020                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           56                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         6312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         6104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         6792                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    29857                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy              2261500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 100448244716001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             3875663                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             4375112                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              898500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             4173351                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             2564000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             5438000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             2403000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              358941                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             2648000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             3908182                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
