INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sim_1/new/computer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'computer_tb'
