#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec 23 01:13:38 2018
# Process ID: 2064
# Current directory: D:/Projects/Vivado/Stopwatch/Stopwatch.runs/synth_1
# Command line: vivado.exe -log FSM_Stopwatch.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FSM_Stopwatch.tcl
# Log file: D:/Projects/Vivado/Stopwatch/Stopwatch.runs/synth_1/FSM_Stopwatch.vds
# Journal file: D:/Projects/Vivado/Stopwatch/Stopwatch.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FSM_Stopwatch.tcl -notrace
Command: synth_design -top FSM_Stopwatch -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21500 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 408.828 ; gain = 95.957
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FSM_Stopwatch' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/FSM_Stopwatch.vhd:35]
WARNING: [Synth 8-614] signal 'BTN_RESET' is read in the process but is not in the sensitivity list [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/FSM_Stopwatch.vhd:93]
WARNING: [Synth 8-614] signal 'dcOut' is read in the process but is not in the sensitivity list [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/FSM_Stopwatch.vhd:131]
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/ClockDivider.vhd:30' bound to instance 'CDIV' of component 'ClockDivider' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/FSM_Stopwatch.vhd:156]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/ClockDivider.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/ClockDivider.vhd:37]
INFO: [Synth 8-3491] module 'Counter' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Counter.vhd:29' bound to instance 'CTR' of component 'Counter' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/FSM_Stopwatch.vhd:157]
INFO: [Synth 8-638] synthesizing module 'Counter' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Counter.vhd:36]
INFO: [Synth 8-3491] module 'RippleCarryAdder_4Bit' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_4Bit.vhd:23' bound to instance 'seconds_0' of component 'RippleCarryAdder_4Bit' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Counter.vhd:53]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder_4Bit' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_4Bit.vhd:32]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA1' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_4Bit.vhd:46]
INFO: [Synth 8-638] synthesizing module 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder' (2#1) [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:40]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA2' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_4Bit.vhd:47]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA3' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_4Bit.vhd:48]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA4' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_4Bit.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder_4Bit' (3#1) [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_4Bit.vhd:32]
INFO: [Synth 8-3491] module 'RippleCarryAdder_4Bit' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_4Bit.vhd:23' bound to instance 'seconds_1' of component 'RippleCarryAdder_4Bit' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Counter.vhd:54]
INFO: [Synth 8-3491] module 'RippleCarryAdder_4Bit' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_4Bit.vhd:23' bound to instance 'minutes_0' of component 'RippleCarryAdder_4Bit' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Counter.vhd:55]
INFO: [Synth 8-3491] module 'RippleCarryAdder_4Bit' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_4Bit.vhd:23' bound to instance 'minutes_1' of component 'RippleCarryAdder_4Bit' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Counter.vhd:56]
INFO: [Synth 8-3491] module 'RippleCarryAdder_4Bit' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_4Bit.vhd:23' bound to instance 'hours_0' of component 'RippleCarryAdder_4Bit' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Counter.vhd:57]
INFO: [Synth 8-3491] module 'RippleCarryAdder_4Bit' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_4Bit.vhd:23' bound to instance 'hours_1' of component 'RippleCarryAdder_4Bit' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Counter.vhd:58]
INFO: [Synth 8-3491] module 'RippleCarryAdder_4Bit' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_4Bit.vhd:23' bound to instance 'days_0' of component 'RippleCarryAdder_4Bit' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Counter.vhd:59]
INFO: [Synth 8-3491] module 'RippleCarryAdder_4Bit' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_4Bit.vhd:23' bound to instance 'days_1' of component 'RippleCarryAdder_4Bit' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Counter.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Counter' (4#1) [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Counter.vhd:36]
INFO: [Synth 8-3491] module 'ScanningDisplayController' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/ScanningDisplayController.vhd:47' bound to instance 'SDC' of component 'ScanningDisplayController' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/FSM_Stopwatch.vhd:158]
INFO: [Synth 8-638] synthesizing module 'ScanningDisplayController' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/ScanningDisplayController.vhd:56]
INFO: [Synth 8-3491] module 'RippleCarryAdder_4Bit' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_4Bit.vhd:23' bound to instance 'RCA_4B' of component 'RippleCarryAdder_4Bit' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/ScanningDisplayController.vhd:98]
INFO: [Synth 8-3491] module 'RippleCarryAdder_27Bit' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:34' bound to instance 'RCA_27B' of component 'RippleCarryAdder_27Bit' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/ScanningDisplayController.vhd:99]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder_27Bit' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:43]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA1' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:59]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA2' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:60]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA3' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA4' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:62]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA5' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:63]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA6' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:64]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA7' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:65]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA8' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:66]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA9' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:67]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA10' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:68]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA11' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:69]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA12' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:70]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA13' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:71]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA14' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:72]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA15' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:73]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA16' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:74]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA17' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:75]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA18' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:76]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA19' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:77]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA20' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:78]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA21' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:79]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA22' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:80]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA23' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:81]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA24' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:82]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA25' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:83]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA26' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:84]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Full_Adder.vhd:33' bound to instance 'FA27' of component 'Full_Adder' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder_27Bit' (5#1) [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/RippleCarryAdder_27Bit.vhd:43]
INFO: [Synth 8-3491] module 'SevenSegmentDriver' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/SevenSegmentDriver.vhd:26' bound to instance 'SSD' of component 'SevenSegmentDriver' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/ScanningDisplayController.vhd:100]
INFO: [Synth 8-638] synthesizing module 'SevenSegmentDriver' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/SevenSegmentDriver.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'SevenSegmentDriver' (6#1) [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/SevenSegmentDriver.vhd:33]
INFO: [Synth 8-3491] module 'AnodeSelector' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/AnodeSelector.vhd:26' bound to instance 'AS' of component 'AnodeSelector' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/ScanningDisplayController.vhd:101]
INFO: [Synth 8-638] synthesizing module 'AnodeSelector' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/AnodeSelector.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'AnodeSelector' (7#1) [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/AnodeSelector.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'ScanningDisplayController' (8#1) [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/ScanningDisplayController.vhd:56]
INFO: [Synth 8-3491] module 'SwitchDebouncer' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/SwitchDebouncer.vhd:28' bound to instance 'START_DEBOUNCER' of component 'SwitchDebouncer' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/FSM_Stopwatch.vhd:159]
INFO: [Synth 8-638] synthesizing module 'SwitchDebouncer' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/SwitchDebouncer.vhd:40]
	Parameter pulse bound to: 1 - type: bool 
	Parameter active_low bound to: 0 - type: bool 
	Parameter delay bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SwitchDebouncer' (9#1) [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/SwitchDebouncer.vhd:40]
INFO: [Synth 8-3491] module 'SwitchDebouncer' declared at 'D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/SwitchDebouncer.vhd:28' bound to instance 'STOP_DEBOUNCER' of component 'SwitchDebouncer' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/FSM_Stopwatch.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'FSM_Stopwatch' (10#1) [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/FSM_Stopwatch.vhd:35]
WARNING: [Synth 8-3331] design FSM_Stopwatch has unconnected port BTN_INCR
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 464.133 ; gain = 151.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 464.133 ; gain = 151.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 464.133 ; gain = 151.262
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/constrs_1/imports/Stopwatch/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/constrs_1/imports/Stopwatch/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/constrs_1/imports/Stopwatch/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FSM_Stopwatch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FSM_Stopwatch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 817.699 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 817.699 ; gain = 504.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 817.699 ; gain = 504.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 817.699 ; gain = 504.828
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "a[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "a2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "a" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "a" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'FSM_Stopwatch'
INFO: [Synth 8-5544] ROM "en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/FSM_Stopwatch.vhd:97]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/FSM_Stopwatch.vhd:97]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st_reset |                              001 |                               00
                 st_stop |                              010 |                               10
                st_start |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'FSM_Stopwatch'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Projects/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/FSM_Stopwatch.vhd:97]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 817.699 ; gain = 504.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 63    
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               27 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 20    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 31    
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FSM_Stopwatch 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 5     
Module ClockDivider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Full_Adder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Counter 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
Module SevenSegmentDriver 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module AnodeSelector 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module ScanningDisplayController 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SwitchDebouncer 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "SDC/a2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SDC/a" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "START_DEBOUNCER/flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STOP_DEBOUNCER/flag" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design FSM_Stopwatch has unconnected port BTN_INCR
INFO: [Synth 8-3886] merging instance 'CTR/a_reg[7][1]' (FDRE) to 'CTR/a_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'CTR/a_reg[7][2]' (FDRE) to 'CTR/a_reg[7][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CTR/a_reg[7][3] )
INFO: [Synth 8-3886] merging instance 'CTR/a_reg[6][1]' (FDRE) to 'CTR/a_reg[6][2]'
INFO: [Synth 8-3886] merging instance 'CTR/a_reg[6][2]' (FDRE) to 'CTR/a_reg[6][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CTR/a_reg[6][3] )
INFO: [Synth 8-3886] merging instance 'CTR/a_reg[5][1]' (FDRE) to 'CTR/a_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'CTR/a_reg[5][2]' (FDRE) to 'CTR/a_reg[5][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CTR/a_reg[5][3] )
INFO: [Synth 8-3886] merging instance 'CTR/a_reg[4][1]' (FDRE) to 'CTR/a_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'CTR/a_reg[4][2]' (FDRE) to 'CTR/a_reg[4][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CTR/a_reg[4][3] )
INFO: [Synth 8-3886] merging instance 'CTR/a_reg[3][1]' (FDRE) to 'CTR/a_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'CTR/a_reg[3][2]' (FDRE) to 'CTR/a_reg[3][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CTR/a_reg[3][3] )
INFO: [Synth 8-3886] merging instance 'CTR/a_reg[2][1]' (FDRE) to 'CTR/a_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'CTR/a_reg[2][2]' (FDRE) to 'CTR/a_reg[2][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CTR/a_reg[2][3] )
INFO: [Synth 8-3886] merging instance 'CTR/a_reg[1][1]' (FDRE) to 'CTR/a_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'CTR/a_reg[1][2]' (FDRE) to 'CTR/a_reg[1][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CTR/a_reg[1][3] )
INFO: [Synth 8-3886] merging instance 'CTR/a_reg[0][1]' (FDRE) to 'CTR/a_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'CTR/a_reg[0][2]' (FDRE) to 'CTR/a_reg[0][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CTR/a_reg[0][3] )
INFO: [Synth 8-3886] merging instance 'SDC/a_reg[1]' (FDRE) to 'SDC/a_reg[2]'
INFO: [Synth 8-3886] merging instance 'SDC/a_reg[2]' (FDRE) to 'SDC/a_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SDC/a_reg[3] )
INFO: [Synth 8-3886] merging instance 'SDC/a2_reg[25]' (FDRE) to 'SDC/a2_reg[1]'
INFO: [Synth 8-3886] merging instance 'SDC/a2_reg[26]' (FDRE) to 'SDC/a2_reg[1]'
INFO: [Synth 8-3886] merging instance 'SDC/a2_reg[24]' (FDRE) to 'SDC/a2_reg[1]'
INFO: [Synth 8-3886] merging instance 'SDC/a2_reg[23]' (FDRE) to 'SDC/a2_reg[1]'
INFO: [Synth 8-3886] merging instance 'SDC/a2_reg[22]' (FDRE) to 'SDC/a2_reg[1]'
INFO: [Synth 8-3886] merging instance 'SDC/a2_reg[21]' (FDRE) to 'SDC/a2_reg[1]'
INFO: [Synth 8-3886] merging instance 'SDC/a2_reg[20]' (FDRE) to 'SDC/a2_reg[1]'
INFO: [Synth 8-3886] merging instance 'SDC/a2_reg[19]' (FDRE) to 'SDC/a2_reg[1]'
INFO: [Synth 8-3886] merging instance 'SDC/a2_reg[18]' (FDRE) to 'SDC/a2_reg[1]'
INFO: [Synth 8-3886] merging instance 'SDC/a2_reg[17]' (FDRE) to 'SDC/a2_reg[1]'
INFO: [Synth 8-3886] merging instance 'SDC/a2_reg[16]' (FDRE) to 'SDC/a2_reg[1]'
INFO: [Synth 8-3886] merging instance 'SDC/a2_reg[15]' (FDRE) to 'SDC/a2_reg[1]'
INFO: [Synth 8-3886] merging instance 'SDC/a2_reg[14]' (FDRE) to 'SDC/a2_reg[1]'
INFO: [Synth 8-3886] merging instance 'SDC/a2_reg[13]' (FDRE) to 'SDC/a2_reg[1]'
INFO: [Synth 8-3886] merging instance 'SDC/a2_reg[12]' (FDRE) to 'SDC/a2_reg[1]'
INFO: [Synth 8-3886] merging instance 'SDC/a2_reg[11]' (FDRE) to 'SDC/a2_reg[1]'
INFO: [Synth 8-3886] merging instance 'SDC/a2_reg[10]' (FDRE) to 'SDC/a2_reg[1]'
INFO: [Synth 8-3886] merging instance 'SDC/a2_reg[8]' (FDRE) to 'SDC/a2_reg[1]'
INFO: [Synth 8-3886] merging instance 'SDC/a2_reg[9]' (FDRE) to 'SDC/a2_reg[1]'
INFO: [Synth 8-3886] merging instance 'SDC/a2_reg[1]' (FDRE) to 'SDC/a2_reg[2]'
INFO: [Synth 8-3886] merging instance 'SDC/a2_reg[2]' (FDRE) to 'SDC/a2_reg[3]'
INFO: [Synth 8-3886] merging instance 'SDC/a2_reg[3]' (FDRE) to 'SDC/a2_reg[4]'
INFO: [Synth 8-3886] merging instance 'SDC/a2_reg[4]' (FDRE) to 'SDC/a2_reg[5]'
INFO: [Synth 8-3886] merging instance 'SDC/a2_reg[5]' (FDRE) to 'SDC/a2_reg[6]'
INFO: [Synth 8-3886] merging instance 'SDC/a2_reg[6]' (FDRE) to 'SDC/a2_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SDC/a2_reg[7] )
WARNING: [Synth 8-3332] Sequential element (CTR/a_reg[7][3]) is unused and will be removed from module FSM_Stopwatch.
WARNING: [Synth 8-3332] Sequential element (CTR/a_reg[6][3]) is unused and will be removed from module FSM_Stopwatch.
WARNING: [Synth 8-3332] Sequential element (CTR/a_reg[5][3]) is unused and will be removed from module FSM_Stopwatch.
WARNING: [Synth 8-3332] Sequential element (CTR/a_reg[4][3]) is unused and will be removed from module FSM_Stopwatch.
WARNING: [Synth 8-3332] Sequential element (CTR/a_reg[3][3]) is unused and will be removed from module FSM_Stopwatch.
WARNING: [Synth 8-3332] Sequential element (CTR/a_reg[2][3]) is unused and will be removed from module FSM_Stopwatch.
WARNING: [Synth 8-3332] Sequential element (CTR/a_reg[1][3]) is unused and will be removed from module FSM_Stopwatch.
WARNING: [Synth 8-3332] Sequential element (CTR/a_reg[0][3]) is unused and will be removed from module FSM_Stopwatch.
WARNING: [Synth 8-3332] Sequential element (SDC/a2_reg[7]) is unused and will be removed from module FSM_Stopwatch.
WARNING: [Synth 8-3332] Sequential element (SDC/a_reg[3]) is unused and will be removed from module FSM_Stopwatch.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 817.699 ; gain = 504.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 817.699 ; gain = 504.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 832.145 ; gain = 519.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 836.727 ; gain = 523.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 836.727 ; gain = 523.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 836.727 ; gain = 523.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 836.727 ; gain = 523.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 836.727 ; gain = 523.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 836.727 ; gain = 523.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 836.727 ; gain = 523.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    31|
|3     |LUT1   |     5|
|4     |LUT2   |    79|
|5     |LUT3   |    27|
|6     |LUT4   |    38|
|7     |LUT5   |    35|
|8     |LUT6   |    51|
|9     |MUXF7  |     5|
|10    |FDCE   |     2|
|11    |FDPE   |     1|
|12    |FDRE   |   184|
|13    |FDSE   |    18|
|14    |LD     |     3|
|15    |IBUF   |     4|
|16    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------------------+------+
|      |Instance          |Module                    |Cells |
+------+------------------+--------------------------+------+
|1     |top               |                          |   500|
|2     |  CDIV            |ClockDivider              |    43|
|3     |  CTR             |Counter                   |   120|
|4     |  SDC             |ScanningDisplayController |   113|
|5     |    SSD           |SevenSegmentDriver        |     6|
|6     |  START_DEBOUNCER |SwitchDebouncer           |    95|
|7     |  STOP_DEBOUNCER  |SwitchDebouncer_0         |    97|
+------+------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 836.727 ; gain = 523.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 836.727 ; gain = 170.289
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 836.727 ; gain = 523.855
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
148 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 836.727 ; gain = 536.867
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Projects/Vivado/Stopwatch/Stopwatch.runs/synth_1/FSM_Stopwatch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FSM_Stopwatch_utilization_synth.rpt -pb FSM_Stopwatch_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 836.727 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 23 01:14:24 2018...
