
ubuntu-preinstalled/systemd-run:     file format elf32-littlearm


Disassembly of section .init:

00001cac <.init>:
    1cac:	push	{r3, lr}
    1cb0:	bl	41d0 <log_oom_internal@plt+0x1f40>
    1cb4:	pop	{r3, pc}

Disassembly of section .plt:

00001cb8 <free_and_strdup@plt-0x14>:
    1cb8:	push	{lr}		; (str lr, [sp, #-4]!)
    1cbc:	ldr	lr, [pc, #4]	; 1cc8 <free_and_strdup@plt-0x4>
    1cc0:	add	lr, pc, lr
    1cc4:	ldr	pc, [lr, #8]!
    1cc8:	strdeq	r8, [r1], -ip

00001ccc <free_and_strdup@plt>:
    1ccc:	add	ip, pc, #0, 12
    1cd0:	add	ip, ip, #24, 20	; 0x18000
    1cd4:	ldr	pc, [ip, #252]!	; 0xfc

00001cd8 <sd_bus_message_get_path@plt>:
    1cd8:	add	ip, pc, #0, 12
    1cdc:	add	ip, ip, #24, 20	; 0x18000
    1ce0:	ldr	pc, [ip, #244]!	; 0xf4

00001ce4 <strv_find@plt>:
    1ce4:	add	ip, pc, #0, 12
    1ce8:	add	ip, ip, #24, 20	; 0x18000
    1cec:	ldr	pc, [ip, #236]!	; 0xec

00001cf0 <setresgid@plt>:
    1cf0:	add	ip, pc, #0, 12
    1cf4:	add	ip, ip, #24, 20	; 0x18000
    1cf8:	ldr	pc, [ip, #228]!	; 0xe4

00001cfc <version@plt>:
    1cfc:	add	ip, pc, #0, 12
    1d00:	add	ip, ip, #24, 20	; 0x18000
    1d04:	ldr	pc, [ip, #220]!	; 0xdc

00001d08 <sd_event_loop@plt>:
    1d08:	add	ip, pc, #0, 12
    1d0c:	add	ip, ip, #24, 20	; 0x18000
    1d10:	ldr	pc, [ip, #212]!	; 0xd4

00001d14 <free@plt>:
    1d14:			; <UNDEFINED> instruction: 0xe7fd4778
    1d18:	add	ip, pc, #0, 12
    1d1c:	add	ip, ip, #24, 20	; 0x18000
    1d20:	ldr	pc, [ip, #200]!	; 0xc8

00001d24 <sd_bus_match_signal_async@plt>:
    1d24:	add	ip, pc, #0, 12
    1d28:	add	ip, ip, #24, 20	; 0x18000
    1d2c:	ldr	pc, [ip, #192]!	; 0xc0

00001d30 <log_open@plt>:
    1d30:	add	ip, pc, #0, 12
    1d34:	add	ip, ip, #24, 20	; 0x18000
    1d38:	ldr	pc, [ip, #184]!	; 0xb8

00001d3c <log_show_color@plt>:
    1d3c:	add	ip, pc, #0, 12
    1d40:	add	ip, ip, #24, 20	; 0x18000
    1d44:	ldr	pc, [ip, #176]!	; 0xb0

00001d48 <unit_name_to_type@plt>:
    1d48:	add	ip, pc, #0, 12
    1d4c:	add	ip, ip, #24, 20	; 0x18000
    1d50:	ldr	pc, [ip, #168]!	; 0xa8

00001d54 <log_assert_failed_unreachable_realm@plt>:
    1d54:	add	ip, pc, #0, 12
    1d58:	add	ip, ip, #24, 20	; 0x18000
    1d5c:	ldr	pc, [ip, #160]!	; 0xa0

00001d60 <sd_bus_ref@plt>:
    1d60:	add	ip, pc, #0, 12
    1d64:	add	ip, ip, #24, 20	; 0x18000
    1d68:	ldr	pc, [ip, #152]!	; 0x98

00001d6c <strncmp@plt>:
    1d6c:	add	ip, pc, #0, 12
    1d70:	add	ip, ip, #24, 20	; 0x18000
    1d74:	ldr	pc, [ip, #144]!	; 0x90

00001d78 <bus_append_unit_property_assignment_many@plt>:
    1d78:	add	ip, pc, #0, 12
    1d7c:	add	ip, ip, #24, 20	; 0x18000
    1d80:	ldr	pc, [ip, #136]!	; 0x88

00001d84 <parse_path_argument_and_warn@plt>:
    1d84:	add	ip, pc, #0, 12
    1d88:	add	ip, ip, #24, 20	; 0x18000
    1d8c:	ldr	pc, [ip, #128]!	; 0x80

00001d90 <sd_bus_get_property@plt>:
    1d90:	add	ip, pc, #0, 12
    1d94:	add	ip, ip, #24, 20	; 0x18000
    1d98:	ldr	pc, [ip, #120]!	; 0x78

00001d9c <pty_forward_new@plt>:
    1d9c:	add	ip, pc, #0, 12
    1da0:	add	ip, ip, #24, 20	; 0x18000
    1da4:	ldr	pc, [ip, #112]!	; 0x70

00001da8 <polkit_agent_open_if_enabled@plt>:
    1da8:	add	ip, pc, #0, 12
    1dac:	add	ip, ip, #24, 20	; 0x18000
    1db0:	ldr	pc, [ip, #104]!	; 0x68

00001db4 <strcmp_ptr@plt>:
    1db4:	add	ip, pc, #0, 12
    1db8:	add	ip, ip, #24, 20	; 0x18000
    1dbc:	ldr	pc, [ip, #96]!	; 0x60

00001dc0 <ask_password_agent_close@plt>:
    1dc0:	add	ip, pc, #0, 12
    1dc4:	add	ip, ip, #24, 20	; 0x18000
    1dc8:	ldr	pc, [ip, #88]!	; 0x58

00001dcc <polkit_agent_close@plt>:
    1dcc:	add	ip, pc, #0, 12
    1dd0:	add	ip, ip, #24, 20	; 0x18000
    1dd4:	ldr	pc, [ip, #80]!	; 0x50

00001dd8 <mac_selinux_finish@plt>:
    1dd8:	add	ip, pc, #0, 12
    1ddc:	add	ip, ip, #24, 20	; 0x18000
    1de0:	ldr	pc, [ip, #72]!	; 0x48

00001de4 <bus_wait_for_jobs_one@plt>:
    1de4:	add	ip, pc, #0, 12
    1de8:	add	ip, ip, #24, 20	; 0x18000
    1dec:	ldr	pc, [ip, #64]!	; 0x40

00001df0 <sd_event_exit@plt>:
    1df0:			; <UNDEFINED> instruction: 0xe7fd4778
    1df4:	add	ip, pc, #0, 12
    1df8:	add	ip, ip, #24, 20	; 0x18000
    1dfc:	ldr	pc, [ip, #52]!	; 0x34

00001e00 <sd_notifyf@plt>:
    1e00:	add	ip, pc, #0, 12
    1e04:	add	ip, ip, #24, 20	; 0x18000
    1e08:	ldr	pc, [ip, #44]!	; 0x2c

00001e0c <sd_bus_message_set_allow_interactive_authorization@plt>:
    1e0c:	add	ip, pc, #0, 12
    1e10:	add	ip, ip, #24, 20	; 0x18000
    1e14:	ldr	pc, [ip, #36]!	; 0x24

00001e18 <get_user_creds@plt>:
    1e18:	add	ip, pc, #0, 12
    1e1c:	add	ip, ip, #24, 20	; 0x18000
    1e20:	ldr	pc, [ip, #28]!

00001e24 <calendar_spec_next_usec@plt>:
    1e24:	add	ip, pc, #0, 12
    1e28:	add	ip, ip, #24, 20	; 0x18000
    1e2c:	ldr	pc, [ip, #20]!

00001e30 <unit_dbus_path_from_name@plt>:
    1e30:	add	ip, pc, #0, 12
    1e34:	add	ip, ip, #24, 20	; 0x18000
    1e38:	ldr	pc, [ip, #12]!

00001e3c <sd_event_default@plt>:
    1e3c:	add	ip, pc, #0, 12
    1e40:	add	ip, ip, #24, 20	; 0x18000
    1e44:	ldr	pc, [ip, #4]!

00001e48 <memset@plt>:
    1e48:	add	ip, pc, #0, 12
    1e4c:	add	ip, ip, #94208	; 0x17000
    1e50:	ldr	pc, [ip, #4092]!	; 0xffc

00001e54 <log_get_max_level_realm@plt>:
    1e54:	add	ip, pc, #0, 12
    1e58:	add	ip, ip, #94208	; 0x17000
    1e5c:	ldr	pc, [ip, #4084]!	; 0xff4

00001e60 <bus_wait_for_jobs_free@plt>:
    1e60:	add	ip, pc, #0, 12
    1e64:	add	ip, ip, #94208	; 0x17000
    1e68:	ldr	pc, [ip, #4076]!	; 0xfec

00001e6c <sd_event_add_signal@plt>:
    1e6c:	add	ip, pc, #0, 12
    1e70:	add	ip, ip, #94208	; 0x17000
    1e74:	ldr	pc, [ip, #4068]!	; 0xfe4

00001e78 <strv_new_internal@plt>:
    1e78:	add	ip, pc, #0, 12
    1e7c:	add	ip, ip, #94208	; 0x17000
    1e80:	ldr	pc, [ip, #4060]!	; 0xfdc

00001e84 <abort@plt>:
    1e84:	add	ip, pc, #0, 12
    1e88:	add	ip, ip, #94208	; 0x17000
    1e8c:	ldr	pc, [ip, #4052]!	; 0xfd4

00001e90 <sd_bus_default_system@plt>:
    1e90:	add	ip, pc, #0, 12
    1e94:	add	ip, ip, #94208	; 0x17000
    1e98:	ldr	pc, [ip, #4044]!	; 0xfcc

00001e9c <empty_or_root@plt>:
    1e9c:	add	ip, pc, #0, 12
    1ea0:	add	ip, ip, #94208	; 0x17000
    1ea4:	ldr	pc, [ip, #4036]!	; 0xfc4

00001ea8 <sd_bus_error_free@plt>:
    1ea8:	add	ip, pc, #0, 12
    1eac:	add	ip, ip, #94208	; 0x17000
    1eb0:	ldr	pc, [ip, #4028]!	; 0xfbc

00001eb4 <strcpy@plt>:
    1eb4:	add	ip, pc, #0, 12
    1eb8:	add	ip, ip, #94208	; 0x17000
    1ebc:	ldr	pc, [ip, #4020]!	; 0xfb4

00001ec0 <unit_type_to_string@plt>:
    1ec0:	add	ip, pc, #0, 12
    1ec4:	add	ip, ip, #94208	; 0x17000
    1ec8:	ldr	pc, [ip, #4012]!	; 0xfac

00001ecc <pty_forward_drain@plt>:
    1ecc:	add	ip, pc, #0, 12
    1ed0:	add	ip, ip, #94208	; 0x17000
    1ed4:	ldr	pc, [ip, #4004]!	; 0xfa4

00001ed8 <setresuid@plt>:
    1ed8:	add	ip, pc, #0, 12
    1edc:	add	ip, ip, #94208	; 0x17000
    1ee0:	ldr	pc, [ip, #3996]!	; 0xf9c

00001ee4 <sd_bus_flush_close_unref@plt>:
    1ee4:	add	ip, pc, #0, 12
    1ee8:	add	ip, ip, #94208	; 0x17000
    1eec:	ldr	pc, [ip, #3988]!	; 0xf94

00001ef0 <pty_forward_free@plt>:
    1ef0:	add	ip, pc, #0, 12
    1ef4:	add	ip, ip, #94208	; 0x17000
    1ef8:	ldr	pc, [ip, #3980]!	; 0xf8c

00001efc <bus_map_all_properties@plt>:
    1efc:	add	ip, pc, #0, 12
    1f00:	add	ip, ip, #94208	; 0x17000
    1f04:	ldr	pc, [ip, #3972]!	; 0xf84

00001f08 <strv_consume@plt>:
    1f08:	add	ip, pc, #0, 12
    1f0c:	add	ip, ip, #94208	; 0x17000
    1f10:	ldr	pc, [ip, #3964]!	; 0xf7c

00001f14 <bus_wait_for_jobs_new@plt>:
    1f14:	add	ip, pc, #0, 12
    1f18:	add	ip, ip, #94208	; 0x17000
    1f1c:	ldr	pc, [ip, #3956]!	; 0xf74

00001f20 <safe_close@plt>:
    1f20:	add	ip, pc, #0, 12
    1f24:	add	ip, ip, #94208	; 0x17000
    1f28:	ldr	pc, [ip, #3948]!	; 0xf6c

00001f2c <sd_bus_message_new_method_call@plt>:
    1f2c:	add	ip, pc, #0, 12
    1f30:	add	ip, ip, #94208	; 0x17000
    1f34:	ldr	pc, [ip, #3940]!	; 0xf64

00001f38 <__stack_chk_fail@plt>:
    1f38:	add	ip, pc, #0, 12
    1f3c:	add	ip, ip, #94208	; 0x17000
    1f40:	ldr	pc, [ip, #3932]!	; 0xf5c

00001f44 <terminal_urlify_man@plt>:
    1f44:	add	ip, pc, #0, 12
    1f48:	add	ip, ip, #94208	; 0x17000
    1f4c:	ldr	pc, [ip, #3924]!	; 0xf54

00001f50 <isatty@plt>:
    1f50:	add	ip, pc, #0, 12
    1f54:	add	ip, ip, #94208	; 0x17000
    1f58:	ldr	pc, [ip, #3916]!	; 0xf4c

00001f5c <sd_id128_randomize@plt>:
    1f5c:	add	ip, pc, #0, 12
    1f60:	add	ip, ip, #94208	; 0x17000
    1f64:	ldr	pc, [ip, #3908]!	; 0xf44

00001f68 <unit_name_change_suffix@plt>:
    1f68:	add	ip, pc, #0, 12
    1f6c:	add	ip, ip, #94208	; 0x17000
    1f70:	ldr	pc, [ip, #3900]!	; 0xf3c

00001f74 <calendar_spec_free@plt>:
    1f74:	add	ip, pc, #0, 12
    1f78:	add	ip, ip, #94208	; 0x17000
    1f7c:	ldr	pc, [ip, #3892]!	; 0xf34

00001f80 <sd_bus_message_append_strv@plt>:
    1f80:	add	ip, pc, #0, 12
    1f84:	add	ip, ip, #94208	; 0x17000
    1f88:	ldr	pc, [ip, #3884]!	; 0xf2c

00001f8c <sd_bus_attach_event@plt>:
    1f8c:	add	ip, pc, #0, 12
    1f90:	add	ip, ip, #94208	; 0x17000
    1f94:	ldr	pc, [ip, #3876]!	; 0xf24

00001f98 <pty_forward_set_priority@plt>:
    1f98:	add	ip, pc, #0, 12
    1f9c:	add	ip, ip, #94208	; 0x17000
    1fa0:	ldr	pc, [ip, #3868]!	; 0xf1c

00001fa4 <bus_connect_transport_systemd@plt>:
    1fa4:	add	ip, pc, #0, 12
    1fa8:	add	ip, ip, #94208	; 0x17000
    1fac:	ldr	pc, [ip, #3860]!	; 0xf14

00001fb0 <pty_forward_set_handler@plt>:
    1fb0:	add	ip, pc, #0, 12
    1fb4:	add	ip, ip, #94208	; 0x17000
    1fb8:	ldr	pc, [ip, #3852]!	; 0xf0c

00001fbc <sd_bus_message_open_container@plt>:
    1fbc:	add	ip, pc, #0, 12
    1fc0:	add	ip, ip, #94208	; 0x17000
    1fc4:	ldr	pc, [ip, #3844]!	; 0xf04

00001fc8 <signal_to_string@plt>:
    1fc8:	add	ip, pc, #0, 12
    1fcc:	add	ip, ip, #94208	; 0x17000
    1fd0:	ldr	pc, [ip, #3836]!	; 0xefc

00001fd4 <setpriority@plt>:
    1fd4:	add	ip, pc, #0, 12
    1fd8:	add	ip, ip, #94208	; 0x17000
    1fdc:	ldr	pc, [ip, #3828]!	; 0xef4

00001fe0 <__asprintf_chk@plt>:
    1fe0:	add	ip, pc, #0, 12
    1fe4:	add	ip, ip, #94208	; 0x17000
    1fe8:	ldr	pc, [ip, #3820]!	; 0xeec

00001fec <getpid_cached@plt>:
    1fec:	add	ip, pc, #0, 12
    1ff0:	add	ip, ip, #94208	; 0x17000
    1ff4:	ldr	pc, [ip, #3812]!	; 0xee4

00001ff8 <getopt_long@plt>:
    1ff8:	add	ip, pc, #0, 12
    1ffc:	add	ip, ip, #94208	; 0x17000
    2000:	ldr	pc, [ip, #3804]!	; 0xedc

00002004 <strv_extendf@plt>:
    2004:	add	ip, pc, #0, 12
    2008:	add	ip, ip, #94208	; 0x17000
    200c:	ldr	pc, [ip, #3796]!	; 0xed4

00002010 <raise@plt>:
    2010:	add	ip, pc, #0, 12
    2014:	add	ip, ip, #94208	; 0x17000
    2018:	ldr	pc, [ip, #3788]!	; 0xecc

0000201c <sd_bus_message_unref@plt>:
    201c:	add	ip, pc, #0, 12
    2020:	add	ip, ip, #94208	; 0x17000
    2024:	ldr	pc, [ip, #3780]!	; 0xec4

00002028 <pager_close@plt>:
    2028:	add	ip, pc, #0, 12
    202c:	add	ip, ip, #94208	; 0x17000
    2030:	ldr	pc, [ip, #3772]!	; 0xebc

00002034 <posix_openpt@plt>:
    2034:	add	ip, pc, #0, 12
    2038:	add	ip, ip, #94208	; 0x17000
    203c:	ldr	pc, [ip, #3764]!	; 0xeb4

00002040 <sd_bus_message_close_container@plt>:
    2040:	add	ip, pc, #0, 12
    2044:	add	ip, ip, #94208	; 0x17000
    2048:	ldr	pc, [ip, #3756]!	; 0xeac

0000204c <sd_bus_message_read@plt>:
    204c:	add	ip, pc, #0, 12
    2050:	add	ip, ip, #94208	; 0x17000
    2054:	ldr	pc, [ip, #3748]!	; 0xea4

00002058 <strjoin_real@plt>:
    2058:	add	ip, pc, #0, 12
    205c:	add	ip, ip, #94208	; 0x17000
    2060:	ldr	pc, [ip, #3740]!	; 0xe9c

00002064 <unit_name_mangle_with_suffix@plt>:
    2064:	add	ip, pc, #0, 12
    2068:	add	ip, ip, #94208	; 0x17000
    206c:	ldr	pc, [ip, #3732]!	; 0xe94

00002070 <unlockpt@plt>:
    2070:	add	ip, pc, #0, 12
    2074:	add	ip, ip, #94208	; 0x17000
    2078:	ldr	pc, [ip, #3724]!	; 0xe8c

0000207c <fputc@plt>:
    207c:	add	ip, pc, #0, 12
    2080:	add	ip, ip, #94208	; 0x17000
    2084:	ldr	pc, [ip, #3716]!	; 0xe84

00002088 <strv_extend@plt>:
    2088:	add	ip, pc, #0, 12
    208c:	add	ip, ip, #94208	; 0x17000
    2090:	ldr	pc, [ip, #3708]!	; 0xe7c

00002094 <sd_bus_message_read_array@plt>:
    2094:	add	ip, pc, #0, 12
    2098:	add	ip, ip, #94208	; 0x17000
    209c:	ldr	pc, [ip, #3700]!	; 0xe74

000020a0 <strlen@plt>:
    20a0:	add	ip, pc, #0, 12
    20a4:	add	ip, ip, #94208	; 0x17000
    20a8:	ldr	pc, [ip, #3692]!	; 0xe6c

000020ac <get_shell@plt>:
    20ac:	add	ip, pc, #0, 12
    20b0:	add	ip, ip, #94208	; 0x17000
    20b4:	ldr	pc, [ip, #3684]!	; 0xe64

000020b8 <format_bytes_full@plt>:
    20b8:	add	ip, pc, #0, 12
    20bc:	add	ip, ip, #94208	; 0x17000
    20c0:	ldr	pc, [ip, #3676]!	; 0xe5c

000020c4 <sd_bus_unref@plt>:
    20c4:	add	ip, pc, #0, 12
    20c8:	add	ip, ip, #94208	; 0x17000
    20cc:	ldr	pc, [ip, #3668]!	; 0xe54

000020d0 <sd_bus_slot_unref@plt>:
    20d0:	add	ip, pc, #0, 12
    20d4:	add	ip, ip, #94208	; 0x17000
    20d8:	ldr	pc, [ip, #3660]!	; 0xe4c

000020dc <now@plt>:
    20dc:	add	ip, pc, #0, 12
    20e0:	add	ip, ip, #94208	; 0x17000
    20e4:	ldr	pc, [ip, #3652]!	; 0xe44

000020e8 <sd_bus_get_unique_name@plt>:
    20e8:	add	ip, pc, #0, 12
    20ec:	add	ip, ip, #94208	; 0x17000
    20f0:	ldr	pc, [ip, #3644]!	; 0xe3c

000020f4 <strv_copy@plt>:
    20f4:	add	ip, pc, #0, 12
    20f8:	add	ip, ip, #94208	; 0x17000
    20fc:	ldr	pc, [ip, #3636]!	; 0xe34

00002100 <fcntl64@plt>:
    2100:	add	ip, pc, #0, 12
    2104:	add	ip, ip, #94208	; 0x17000
    2108:	ldr	pc, [ip, #3628]!	; 0xe2c

0000210c <ptsname_malloc@plt>:
    210c:	add	ip, pc, #0, 12
    2110:	add	ip, ip, #94208	; 0x17000
    2114:	ldr	pc, [ip, #3620]!	; 0xe24

00002118 <bus_error_message@plt>:
    2118:	add	ip, pc, #0, 12
    211c:	add	ip, ip, #94208	; 0x17000
    2120:	ldr	pc, [ip, #3612]!	; 0xe1c

00002124 <strcmp@plt>:
    2124:	add	ip, pc, #0, 12
    2128:	add	ip, ip, #94208	; 0x17000
    212c:	ldr	pc, [ip, #3604]!	; 0xe14

00002130 <log_parse_environment_realm@plt>:
    2130:	add	ip, pc, #0, 12
    2134:	add	ip, ip, #94208	; 0x17000
    2138:	ldr	pc, [ip, #3596]!	; 0xe0c

0000213c <sd_event_unref@plt>:
    213c:	add	ip, pc, #0, 12
    2140:	add	ip, ip, #94208	; 0x17000
    2144:	ldr	pc, [ip, #3588]!	; 0xe04

00002148 <sd_bus_call_method@plt>:
    2148:	add	ip, pc, #0, 12
    214c:	add	ip, ip, #94208	; 0x17000
    2150:	ldr	pc, [ip, #3580]!	; 0xdfc

00002154 <strv_env_merge@plt>:
    2154:	add	ip, pc, #0, 12
    2158:	add	ip, ip, #94208	; 0x17000
    215c:	ldr	pc, [ip, #3572]!	; 0xdf4

00002160 <__errno_location@plt>:
    2160:	add	ip, pc, #0, 12
    2164:	add	ip, ip, #94208	; 0x17000
    2168:	ldr	pc, [ip, #3564]!	; 0xdec

0000216c <sigchld_code_to_string@plt>:
    216c:	add	ip, pc, #0, 12
    2170:	add	ip, ip, #94208	; 0x17000
    2174:	ldr	pc, [ip, #3556]!	; 0xde4

00002178 <sd_bus_call@plt>:
    2178:	add	ip, pc, #0, 12
    217c:	add	ip, ip, #94208	; 0x17000
    2180:	ldr	pc, [ip, #3548]!	; 0xddc

00002184 <parse_nice@plt>:
    2184:	add	ip, pc, #0, 12
    2188:	add	ip, ip, #94208	; 0x17000
    218c:	ldr	pc, [ip, #3540]!	; 0xdd4

00002190 <log_assert_failed_realm@plt>:
    2190:	add	ip, pc, #0, 12
    2194:	add	ip, ip, #94208	; 0x17000
    2198:	ldr	pc, [ip, #3532]!	; 0xdcc

0000219c <get_group_creds@plt>:
    219c:	add	ip, pc, #0, 12
    21a0:	add	ip, ip, #94208	; 0x17000
    21a4:	ldr	pc, [ip, #3524]!	; 0xdc4

000021a8 <log_internal_realm@plt>:
    21a8:	add	ip, pc, #0, 12
    21ac:	add	ip, ip, #94208	; 0x17000
    21b0:	ldr	pc, [ip, #3516]!	; 0xdbc

000021b4 <format_timespan@plt>:
    21b4:	add	ip, pc, #0, 12
    21b8:	add	ip, ip, #94208	; 0x17000
    21bc:	ldr	pc, [ip, #3508]!	; 0xdb4

000021c0 <strv_free@plt>:
    21c0:			; <UNDEFINED> instruction: 0xe7fd4778
    21c4:	add	ip, pc, #0, 12
    21c8:	add	ip, ip, #94208	; 0x17000
    21cc:	ldr	pc, [ip, #3496]!	; 0xda8

000021d0 <calendar_spec_from_string@plt>:
    21d0:	add	ip, pc, #0, 12
    21d4:	add	ip, ip, #94208	; 0x17000
    21d8:	ldr	pc, [ip, #3488]!	; 0xda0

000021dc <getenv@plt>:
    21dc:	add	ip, pc, #0, 12
    21e0:	add	ip, ip, #94208	; 0x17000
    21e4:	ldr	pc, [ip, #3480]!	; 0xd98

000021e8 <__libc_start_main@plt>:
    21e8:	add	ip, pc, #0, 12
    21ec:	add	ip, ip, #94208	; 0x17000
    21f0:	ldr	pc, [ip, #3472]!	; 0xd90

000021f4 <pty_forward_get_last_char@plt>:
    21f4:	add	ip, pc, #0, 12
    21f8:	add	ip, ip, #94208	; 0x17000
    21fc:	ldr	pc, [ip, #3464]!	; 0xd88

00002200 <colors_enabled@plt>:
    2200:	add	ip, pc, #0, 12
    2204:	add	ip, ip, #94208	; 0x17000
    2208:	ldr	pc, [ip, #3456]!	; 0xd80

0000220c <__gmon_start__@plt>:
    220c:	add	ip, pc, #0, 12
    2210:	add	ip, ip, #94208	; 0x17000
    2214:	ldr	pc, [ip, #3448]!	; 0xd78

00002218 <sd_bus_message_append@plt>:
    2218:	add	ip, pc, #0, 12
    221c:	add	ip, ip, #94208	; 0x17000
    2220:	ldr	pc, [ip, #3440]!	; 0xd70

00002224 <find_binary@plt>:
    2224:	add	ip, pc, #0, 12
    2228:	add	ip, ip, #94208	; 0x17000
    222c:	ldr	pc, [ip, #3432]!	; 0xd68

00002230 <safe_getcwd@plt>:
    2230:	add	ip, pc, #0, 12
    2234:	add	ip, ip, #94208	; 0x17000
    2238:	ldr	pc, [ip, #3424]!	; 0xd60

0000223c <__cxa_finalize@plt>:
    223c:	add	ip, pc, #0, 12
    2240:	add	ip, ip, #94208	; 0x17000
    2244:	ldr	pc, [ip, #3416]!	; 0xd58

00002248 <execvpe@plt>:
    2248:	add	ip, pc, #0, 12
    224c:	add	ip, ip, #94208	; 0x17000
    2250:	ldr	pc, [ip, #3408]!	; 0xd50

00002254 <sigprocmask_many@plt>:
    2254:	add	ip, pc, #0, 12
    2258:	add	ip, ip, #94208	; 0x17000
    225c:	ldr	pc, [ip, #3400]!	; 0xd48

00002260 <strv_join_prefix@plt>:
    2260:	add	ip, pc, #0, 12
    2264:	add	ip, ip, #94208	; 0x17000
    2268:	ldr	pc, [ip, #3392]!	; 0xd40

0000226c <strdup@plt>:
    226c:	add	ip, pc, #0, 12
    2270:	add	ip, ip, #94208	; 0x17000
    2274:	ldr	pc, [ip, #3384]!	; 0xd38

00002278 <__printf_chk@plt>:
    2278:	add	ip, pc, #0, 12
    227c:	add	ip, ip, #94208	; 0x17000
    2280:	ldr	pc, [ip, #3376]!	; 0xd30

00002284 <bus_connect_transport@plt>:
    2284:	add	ip, pc, #0, 12
    2288:	add	ip, ip, #94208	; 0x17000
    228c:	ldr	pc, [ip, #3368]!	; 0xd28

00002290 <log_oom_internal@plt>:
    2290:			; <UNDEFINED> instruction: 0xe7fd4778
    2294:	add	ip, pc, #0, 12
    2298:	add	ip, ip, #94208	; 0x17000
    229c:	ldr	pc, [ip, #3356]!	; 0xd1c

Disassembly of section .text:

000022a0 <.text>:
    22a0:	stmcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    22a4:	stmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    22a8:	push	{r1, r3, r4, r5, r6, sl, lr}
    22ac:	strdlt	r4, [sp], r0	; <UNPREDICTABLE>
    22b0:			; <UNDEFINED> instruction: 0x460458d3
    22b4:	ldmdahi	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    22b8:			; <UNDEFINED> instruction: 0xf8df2600
    22bc:	ldmdavs	fp, {r2, r3, r4, r5, r6, fp, sp}
    22c0:			; <UNDEFINED> instruction: 0xf04f932b
    22c4:	ldrbtmi	r0, [r8], #768	; 0x300
    22c8:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    22cc:	strmi	r2, [sp], -r1
    22d0:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    22d4:			; <UNDEFINED> instruction: 0xf8586014
    22d8:	stmib	sp, {r0, r1, ip, sp}^
    22dc:			; <UNDEFINED> instruction: 0x96146612
    22e0:			; <UNDEFINED> instruction: 0xf7ff6019
    22e4:	ldrtmi	lr, [r0], -ip, lsr #26
    22e8:	svc	0x0022f7ff
    22ec:	stc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    22f0:	movwls	r0, #65507	; 0xffe3
    22f4:	ldrbhi	pc, [r3], r0, asr #32	; <UNPREDICTABLE>
    22f8:			; <UNDEFINED> instruction: 0xf0002d00
    22fc:			; <UNDEFINED> instruction: 0xf8df8729
    2300:			; <UNDEFINED> instruction: 0xf8df6840
    2304:			; <UNDEFINED> instruction: 0xf8df9840
    2308:	ldrbtmi	r2, [lr], #-2112	; 0xfffff7c0
    230c:	ldmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2310:	ldrbtmi	r3, [r9], #1728	; 0x6c0
    2314:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    2318:	movtcc	r3, #49720	; 0xc238
    231c:	tstls	r1, #16, 4
    2320:	ldrtmi	r2, [r3], -r0, lsl #4
    2324:	strtmi	r9, [r9], -r0, lsl #4
    2328:	strtmi	r4, [r0], -sl, asr #12
    232c:	mcr	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    2330:	vmlal.s8	q9, d0, d0
    2334:	ldmdacc	pc!, {r2, r4, r5, r6, r8, r9, pc}	; <UNPREDICTABLE>
    2338:	vtst.8	q1, q8, q5
    233c:	ldm	pc, {r1, r2, r3, r7, r8, r9, sl, pc}^	; <UNPREDICTABLE>
    2340:	sbcseq	pc, fp, r0, lsl r0	; <UNPREDICTABLE>
    2344:	streq	r0, [ip, ip, lsl #15]
    2348:	streq	r0, [ip, ip, lsl #15]
    234c:	smlalbbeq	r0, r8, ip, r7
    2350:	smulbbeq	r6, ip, r7
    2354:	streq	r0, [ip, ip, ror #2]
    2358:	streq	r0, [ip, ip, lsl #15]
    235c:	cmneq	r8, ip, lsl #15
    2360:	streq	r0, [ip, ip, lsl #15]
    2364:			; <UNDEFINED> instruction: 0x078c017d
    2368:	orreq	r0, r9, ip, lsl #15
    236c:	streq	r0, [ip, ip, lsl #15]
    2370:	streq	r0, [ip, ip, lsl #15]
    2374:	streq	r0, [ip, ip, lsl #15]
    2378:	streq	r0, [ip, ip, lsl #15]
    237c:	streq	r0, [ip, ip, lsl #15]
    2380:	streq	r0, [ip, ip, lsl #15]
    2384:	streq	r0, [ip, ip, lsl #15]
    2388:	streq	r0, [ip, ip, lsl #15]
    238c:			; <UNDEFINED> instruction: 0x078c0190
    2390:	streq	r0, [ip, ip, lsl #15]
    2394:	streq	r0, [ip, ip, lsr #3]
    2398:	streq	r0, [ip, ip, lsl #15]
    239c:	streq	r0, [ip, ip, lsl #15]
    23a0:	streq	r0, [ip, ip, lsl #15]
    23a4:	sbceq	r0, r4, #268435467	; 0x1000000b
    23a8:			; <UNDEFINED> instruction: 0x078c0259
    23ac:	rsbeq	r0, r9, #-268435451	; 0xf0000005
    23b0:	streq	r0, [ip, ip, lsl #15]
    23b4:	streq	r0, [ip, ip, lsl #15]
    23b8:	streq	r0, [ip, ip, lsl #15]
    23bc:	streq	r0, [ip, ip, lsl #15]
    23c0:	streq	r0, [ip, ip, lsl #15]
    23c4:	streq	r0, [ip, ip, lsl #15]
    23c8:	streq	r0, [ip, ip, lsl #15]
    23cc:	streq	r0, [ip, ip, lsl #15]
    23d0:	streq	r0, [ip, ip, lsl #15]
    23d4:	streq	r0, [ip, ip, lsl #15]
    23d8:	streq	r0, [ip, ip, lsl #15]
    23dc:	streq	r0, [ip, ip, lsl #15]
    23e0:	streq	r0, [ip, ip, lsl #15]
    23e4:	streq	r0, [ip, ip, lsl #15]
    23e8:	streq	r0, [ip, ip, lsl #15]
    23ec:	streq	r0, [ip, ip, lsl #15]
    23f0:	streq	r0, [ip, ip, lsl #15]
    23f4:	streq	r0, [ip, ip, lsl #15]
    23f8:	streq	r0, [ip, ip, lsl #15]
    23fc:	streq	r0, [ip, ip, lsl #15]
    2400:	streq	r0, [ip, ip, lsl #15]
    2404:	streq	r0, [ip, ip, lsl #15]
    2408:	streq	r0, [ip, ip, lsl #15]
    240c:	streq	r0, [ip, ip, lsl #15]
    2410:	streq	r0, [ip, ip, lsl #15]
    2414:	streq	r0, [ip, ip, lsl #15]
    2418:	streq	r0, [ip, ip, lsl #15]
    241c:	streq	r0, [ip, ip, lsl #15]
    2420:	streq	r0, [ip, ip, lsl #15]
    2424:	streq	r0, [ip, ip, lsl #15]
    2428:	streq	r0, [ip, ip, lsl #15]
    242c:	streq	r0, [ip, ip, lsl #15]
    2430:	streq	r0, [ip, ip, lsl #15]
    2434:	streq	r0, [ip, ip, lsl #15]
    2438:	streq	r0, [ip, ip, lsl #15]
    243c:	streq	r0, [ip, ip, lsl #15]
    2440:	streq	r0, [ip, ip, lsl #15]
    2444:	streq	r0, [ip, ip, lsl #15]
    2448:	streq	r0, [ip, ip, lsl #15]
    244c:	streq	r0, [ip, ip, lsl #15]
    2450:	streq	r0, [ip, ip, lsl #15]
    2454:	streq	r0, [ip, ip, lsl #15]
    2458:	streq	r0, [ip, ip, lsl #15]
    245c:	streq	r0, [ip, ip, lsl #15]
    2460:	streq	r0, [ip, ip, lsl #15]
    2464:	streq	r0, [ip, ip, lsl #15]
    2468:	streq	r0, [ip, ip, lsl #15]
    246c:	streq	r0, [ip, ip, lsl #15]
    2470:	streq	r0, [ip, ip, lsl #15]
    2474:	streq	r0, [ip, ip, lsl #15]
    2478:	streq	r0, [ip, ip, lsl #15]
    247c:	streq	r0, [ip, ip, lsl #15]
    2480:	streq	r0, [ip, ip, lsl #15]
    2484:	streq	r0, [ip, ip, lsl #15]
    2488:	streq	r0, [ip, ip, lsl #15]
    248c:	streq	r0, [ip, ip, lsl #15]
    2490:	streq	r0, [ip, ip, lsl #15]
    2494:	streq	r0, [ip, ip, lsl #15]
    2498:	streq	r0, [ip, ip, lsl #15]
    249c:	streq	r0, [ip, ip, lsl #15]
    24a0:	streq	r0, [ip, ip, lsl #15]
    24a4:	streq	r0, [ip, ip, lsl #15]
    24a8:	streq	r0, [ip, ip, lsl #15]
    24ac:	streq	r0, [ip, ip, lsl #15]
    24b0:	streq	r0, [ip, ip, lsl #15]
    24b4:	streq	r0, [ip, ip, lsl #15]
    24b8:	streq	r0, [ip, ip, lsl #15]
    24bc:	streq	r0, [ip, ip, lsl #15]
    24c0:	streq	r0, [ip, ip, lsl #15]
    24c4:	andseq	r0, sp, #268435463	; 0x10000007
    24c8:	eoreq	r0, fp, #36, 4	; 0x40000002
    24cc:	eorseq	r0, fp, #536870915	; 0x20000003
    24d0:	subeq	r0, r9, #68, 4	; 0x40000004
    24d4:	mvneq	r0, r1, asr r2
    24d8:	andeq	r0, r4, #1073741884	; 0x4000003c
    24dc:	movweq	r0, #45592	; 0xb218
    24e0:	tsteq	r3, #1006632960	; 0x3c000000
    24e4:	sbceq	r0, r9, #1543503872	; 0x5c000000
    24e8:	sbcseq	r0, pc, #212, 4	; 0x4000000d
    24ec:	movteq	r0, #41720	; 0xa2f8
    24f0:	cmpeq	fp, #-1811939327	; 0x94000001
    24f4:	tsteq	r6, r0, ror #6
    24f8:	ldreq	pc, [r5, -pc, rrx]
    24fc:			; <UNDEFINED> instruction: 0xf7ff9813
    2500:	ldmdals	r2, {r2, r3, sl, fp, sp, lr, pc}
    2504:			; <UNDEFINED> instruction: 0xf7ffb108
    2508:	svccs	0x0000ecee
    250c:			; <UNDEFINED> instruction: 0xf7ffdb42
    2510:			; <UNDEFINED> instruction: 0xf7ffec58
    2514:			; <UNDEFINED> instruction: 0xf7ffec5c
    2518:			; <UNDEFINED> instruction: 0xf7ffed88
    251c:			; <UNDEFINED> instruction: 0xf8dfec5e
    2520:			; <UNDEFINED> instruction: 0xf8583630
    2524:	orrlt	r4, ip, r3
    2528:			; <UNDEFINED> instruction: 0x3628f8df
    252c:			; <UNDEFINED> instruction: 0xf0243403
    2530:			; <UNDEFINED> instruction: 0xf8580403
    2534:	adcmi	r5, ip, #3
    2538:	ldmib	r4, {r3, r9, ip, lr, pc}^
    253c:	strcc	r0, [r8], #-768	; 0xfffffd00
    2540:	adcmi	r4, ip, #152, 14	; 0x2600000
    2544:	svccs	0x0000d3f9
    2548:	strcs	sp, [r1, -r0, lsl #20]
    254c:			; <UNDEFINED> instruction: 0x2608f8df
    2550:	ldrbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    2554:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2558:	blls	adc5c8 <log_oom_internal@plt+0xada338>
    255c:			; <UNDEFINED> instruction: 0xf04f405a
    2560:			; <UNDEFINED> instruction: 0xf0410300
    2564:			; <UNDEFINED> instruction: 0x46388411
    2568:	pop	{r0, r2, r3, r5, ip, sp, pc}
    256c:			; <UNDEFINED> instruction: 0xf8df8ff0
    2570:	smlattcs	r1, ip, r5, r3
    2574:			; <UNDEFINED> instruction: 0xf8589a10
    2578:	ldmdavs	r8, {r0, r1, ip, sp}
    257c:	stc	7, cr15, [r2], {255}	; 0xff
    2580:			; <UNDEFINED> instruction: 0xf6bf2800
    2584:	strmi	sl, [r7], -sp, asr #29
    2588:			; <UNDEFINED> instruction: 0xf7ff9813
    258c:	ldmdals	r2, {r1, r2, r6, r7, r8, r9, fp, sp, lr, pc}
    2590:			; <UNDEFINED> instruction: 0xd1b82800
    2594:	strbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    2598:	andcs	r4, r0, sl, ror r2
    259c:			; <UNDEFINED> instruction: 0xf7ff4479
    25a0:			; <UNDEFINED> instruction: 0xf7ffec30
    25a4:			; <UNDEFINED> instruction: 0xf7ffec0e
    25a8:			; <UNDEFINED> instruction: 0xf7ffec12
    25ac:			; <UNDEFINED> instruction: 0xf7ffed3e
    25b0:			; <UNDEFINED> instruction: 0xf8dfec14
    25b4:			; <UNDEFINED> instruction: 0xf858359c
    25b8:	stccs	0, cr4, [r0], {3}
    25bc:			; <UNDEFINED> instruction: 0xf8dfd0c5
    25c0:	strcc	r3, [r3], #-1428	; 0xfffffa6c
    25c4:	streq	pc, [r3], #-36	; 0xffffffdc
    25c8:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    25cc:			; <UNDEFINED> instruction: 0xd3b442ac
    25d0:			; <UNDEFINED> instruction: 0xf8dfe7bb
    25d4:			; <UNDEFINED> instruction: 0xf8df3588
    25d8:			; <UNDEFINED> instruction: 0xf858058c
    25dc:	ldrbtmi	r3, [r8], #-3
    25e0:	ldmdavs	r9, {r2, r3, r4, r5, ip, sp}
    25e4:	ldcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    25e8:			; <UNDEFINED> instruction: 0xf6bf2800
    25ec:			; <UNDEFINED> instruction: 0xf8dfae99
    25f0:	vst3.16	{d19,d21,d23}, [pc :256], r8
    25f4:			; <UNDEFINED> instruction: 0xf8df729e
    25f8:	ldrbtmi	r1, [fp], #-1396	; 0xfffffa8c
    25fc:			; <UNDEFINED> instruction: 0xf5034479
    2600:	tstcc	r3, r4, lsl r3
    2604:			; <UNDEFINED> instruction: 0xf7ff2000
    2608:	strmi	lr, [r7], -r6, asr #28
    260c:			; <UNDEFINED> instruction: 0xf8dfe10d
    2610:	andcs	r3, r1, #96, 10	; 0x18000000
    2614:	ldrvc	r4, [sl], #-1147	; 0xfffffb85
    2618:			; <UNDEFINED> instruction: 0xf8dfe682
    261c:	tstcs	r1, r8, asr r5
    2620:			; <UNDEFINED> instruction: 0xf8df447a
    2624:	ldrbvs	r3, [r1, #-1336]	; 0xfffffac8
    2628:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    262c:	ldrvs	r6, [r3, #2075]	; 0x81b
    2630:			; <UNDEFINED> instruction: 0xf8dfe676
    2634:	tstcs	r2, r4, asr #10
    2638:			; <UNDEFINED> instruction: 0xe7f2447a
    263c:	ldrcs	pc, [ip, #-2271]!	; 0xfffff721
    2640:	ldmibvs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2644:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    2648:			; <UNDEFINED> instruction: 0xf0002b01
    264c:	movwcs	r8, #8677	; 0x21e5
    2650:			; <UNDEFINED> instruction: 0xe66561d3
    2654:	strcc	pc, [r8, #-2271]!	; 0xfffff721
    2658:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    265c:	rsbcs	pc, r0, r3, lsl #17
    2660:	stmdage	r1!, {r1, r2, r3, r4, r6, r9, sl, sp, lr, pc}
    2664:	strls	r2, [r1, -r0, lsl #14]!
    2668:	stcl	7, cr15, [r2, #1020]!	; 0x3fc
    266c:	vmlal.s8	q9, d1, d0
    2670:	stmdals	r1!, {r1, r3, r6, r7, pc}
    2674:	ldc	7, cr15, [r2], {255}	; 0xff
    2678:	stmdacs	r0, {r1, r7, r9, sl, lr}
    267c:	ldrbhi	pc, [ip, #-0]	; <UNPREDICTABLE>
    2680:	strge	pc, [r0, #-2271]	; 0xfffff721
    2684:			; <UNDEFINED> instruction: 0xf8da44fa
    2688:			; <UNDEFINED> instruction: 0xf7ff0038
    268c:			; <UNDEFINED> instruction: 0xf8caeb46
    2690:	stmdals	r1!, {r3, r4, r5, ip, sp, lr}
    2694:	bl	1040698 <log_oom_internal@plt+0x103e408>
    2698:			; <UNDEFINED> instruction: 0xf8dfe642
    269c:	bge	847a54 <log_oom_internal@plt+0x8457c4>
    26a0:	strbteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    26a4:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
    26a8:	ldrbtmi	r9, [r8], #-1057	; 0xfffffbdf
    26ac:	mcrr	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    26b0:	vsubl.s8	q10, d16, d16
    26b4:			; <UNDEFINED> instruction: 0xf8df85bf
    26b8:			; <UNDEFINED> instruction: 0xf85834d8
    26bc:	ldmdavs	sp, {r0, r1, ip, sp}
    26c0:	ldc	7, cr15, [lr, #1020]	; 0x3fc
    26c4:			; <UNDEFINED> instruction: 0xf0402800
    26c8:			; <UNDEFINED> instruction: 0xf8df8559
    26cc:	ldrbtmi	r3, [fp], #-1224	; 0xfffffb38
    26d0:			; <UNDEFINED> instruction: 0xf7ff930f
    26d4:	blls	3fdd34 <log_oom_internal@plt+0x3fbaa4>
    26d8:			; <UNDEFINED> instruction: 0xf0402800
    26dc:			; <UNDEFINED> instruction: 0xf8df854a
    26e0:	ldrbtmi	r2, [sl], #-1208	; 0xfffffb48
    26e4:	andcs	r9, r1, r1, lsr #24
    26e8:	ldrtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    26ec:	strtmi	r9, [sl], -r0, lsl #4
    26f0:	strls	r4, [r1], #-1145	; 0xfffffb87
    26f4:	stcl	7, cr15, [r0, #1020]	; 0x3fc
    26f8:			; <UNDEFINED> instruction: 0xf7ff9821
    26fc:	ldmdals	r3, {r1, r2, r3, r8, r9, fp, sp, lr, pc}
    2700:	bl	2c0704 <log_oom_internal@plt+0x2be474>
    2704:	stmdacs	r0, {r1, r4, fp, ip, pc}
    2708:	strbhi	pc, [r7, #-0]	; <UNPREDICTABLE>
    270c:	ldrbt	r2, [sl], r0, lsl #14
    2710:	strbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2714:	strcs	pc, [r8], #2271	; 0x8df
    2718:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    271c:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    2720:	ldrb	r6, [sp, #723]!	; 0x2d3
    2724:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2728:	ldrbtge	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    272c:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2730:			; <UNDEFINED> instruction: 0xf10a44fa
    2734:	ldmdavs	r8!, {r2, r4, r5, r8}
    2738:	stc	7, cr15, [r4, #-1020]!	; 0xfffffc04
    273c:	vmlal.s8	q9, d1, d0
    2740:	movwcs	r8, #4165	; 0x1045
    2744:	eorscc	pc, r0, sl, lsl #17
    2748:			; <UNDEFINED> instruction: 0xf8dfe5ea
    274c:			; <UNDEFINED> instruction: 0xf8df045c
    2750:	ldrbtmi	r3, [r8], #-1036	; 0xfffffbf4
    2754:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2758:			; <UNDEFINED> instruction: 0xf0046819
    275c:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    2760:	svcge	0x0011f6ff
    2764:	strbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2768:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    276c:	subscs	pc, pc, r3, lsl #17
    2770:			; <UNDEFINED> instruction: 0xf8dfe5d6
    2774:	blmi	ffe4386c <log_oom_internal@plt+0xffe415dc>
    2778:			; <UNDEFINED> instruction: 0xe7eb4478
    277c:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2780:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2784:	subscs	pc, sp, r3, lsl #17
    2788:			; <UNDEFINED> instruction: 0xf8dfe5ca
    278c:	andcs	r3, r0, #44, 8	; 0x2c000000
    2790:			; <UNDEFINED> instruction: 0xf883447b
    2794:	strb	r2, [r3, #93]	; 0x5d
    2798:	strtcc	pc, [r0], #-2271	; 0xfffff721
    279c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    27a0:	subscs	pc, lr, r3, lsl #17
    27a4:	blmi	ffb7be9c <log_oom_internal@plt+0xffb79c0c>
    27a8:	ldrcs	pc, [r4], #-2271	; 0xfffff721
    27ac:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    27b0:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    27b4:	ldr	r6, [r3, #211]!	; 0xd3
    27b8:			; <UNDEFINED> instruction: 0xf8df4be8
    27bc:			; <UNDEFINED> instruction: 0xf8582408
    27c0:	ldrbtmi	r3, [sl], #-3
    27c4:	subsvs	r6, r3, fp, lsl r8
    27c8:	blmi	ffffbe78 <log_oom_internal@plt+0xffff9be8>
    27cc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    27d0:	str	r7, [r5, #26]!
    27d4:	bmi	fff55760 <log_oom_internal@plt+0xfff534d0>
    27d8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    27dc:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    27e0:	ldr	r6, [sp, #595]	; 0x253
    27e4:	bmi	ffe95760 <log_oom_internal@plt+0xffe934d0>
    27e8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    27ec:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    27f0:	ldr	r6, [r5, #659]	; 0x293
    27f4:	andcs	r4, r1, #252928	; 0x3dc00
    27f8:			; <UNDEFINED> instruction: 0xf883447b
    27fc:	str	r2, [pc, #32]	; 2824 <log_oom_internal@plt+0x594>
    2800:	ldrbtmi	r4, [sl], #-2805	; 0xfffff50b
    2804:	blcc	9cf58 <log_oom_internal@plt+0x9acc8>
    2808:	vqdmulh.s<illegal width 8>	d18, d0, d1
    280c:	movwcs	r8, #4357	; 0x1105
    2810:	str	r6, [r5, #467]	; 0x1d3
    2814:	bmi	ffc55760 <log_oom_internal@plt+0xffc534d0>
    2818:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    281c:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    2820:	ldrb	r6, [sp, #-1107]!	; 0xfffffbad
    2824:	b	1ac0828 <log_oom_internal@plt+0x1abe598>
    2828:	svccs	0x00004607
    282c:	mcrge	7, 3, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
    2830:	ldrbtmi	r4, [ip], #-3307	; 0xfffff315
    2834:			; <UNDEFINED> instruction: 0xb12b6c23
    2838:	tstlt	sl, sl, lsl r8
    283c:	stccs	13, cr6, [r0, #-404]	; 0xfffffe6c
    2840:	ldrthi	pc, [lr], #-0	; <UNPREDICTABLE>
    2844:	ldrbtmi	r4, [ip], #-3303	; 0xfffff319
    2848:	bcs	1cbd8 <log_oom_internal@plt+0x1a948>
    284c:	strbhi	pc, [r9], #-0	; <UNPREDICTABLE>
    2850:	ldrbtmi	r4, [fp], #-3045	; 0xfffff41b
    2854:	ldmib	r3, {r2, r3, r4, r9, sl, fp, ip, sp, lr}^
    2858:			; <UNDEFINED> instruction: 0xf8930115
    285c:	ldmdblt	ip, {r0, r2, r3, r4, r6, sp}
    2860:	blcs	1cfd4 <log_oom_internal@plt+0x1ad44>
    2864:	ldrhi	pc, [r5], #-0
    2868:			; <UNDEFINED> instruction: 0xf7ffab12
    286c:	strmi	lr, [r7], -ip, lsl #26
    2870:			; <UNDEFINED> instruction: 0xf2c02f00
    2874:	ldfmip	f0, [sp], {80}	; 0x50
    2878:	ldrbtmi	r9, [ip], #-3602	; 0xfffff1ee
    287c:			; <UNDEFINED> instruction: 0x305ef894
    2880:			; <UNDEFINED> instruction: 0xf0402b00
    2884:	sfmvs	f0, 1, [r3], #4
    2888:			; <UNDEFINED> instruction: 0xf0002b00
    288c:	ldmibmi	r8, {r1, r2, r4, r5, r6, r7, r8, r9, pc}^
    2890:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2894:	cdp2	0, 6, cr15, cr0, cr2, {0}
    2898:	svccs	0x00004607
    289c:	mrcge	6, 3, APSR_nzcv, cr4, cr15, {7}
    28a0:	qadd16	r9, fp, r4
    28a4:	ldmmi	r3, {r0, r2, r3, r5, r7, r8, r9, fp, lr}^
    28a8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    28ac:	andscc	r4, r4, r8, ror r4
    28b0:			; <UNDEFINED> instruction: 0xf7ff6819
    28b4:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    28b8:	ldcge	6, cr15, [r2, #-764]!	; 0xfffffd04
    28bc:			; <UNDEFINED> instruction: 0xf44f4bce
    28c0:	stmibmi	lr, {r0, r5, r7, r9, ip, sp, lr}^
    28c4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    28c8:	blmi	ff37c334 <log_oom_internal@plt+0xff37a0a4>
    28cc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    28d0:	str	r7, [r5, #-538]!	; 0xfffffde6
    28d4:	stmiami	ip, {r0, r1, r3, r6, r7, r8, fp, lr}^
    28d8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    28dc:	blx	abe8f6 <log_oom_internal@plt+0xabc666>
    28e0:			; <UNDEFINED> instruction: 0xf6bf2800
    28e4:			; <UNDEFINED> instruction: 0x4607af3f
    28e8:	stmibmi	r8, {r1, r2, r3, r6, r9, sl, sp, lr, pc}^
    28ec:	ldrbtmi	r4, [r9], #-2248	; 0xfffff738
    28f0:			; <UNDEFINED> instruction: 0xf0044478
    28f4:	stmdacs	r0, {r0, r1, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    28f8:	svcge	0x0034f6bf
    28fc:	strb	r4, [r3], -r7, lsl #12
    2900:	svcmi	0x00c44b96
    2904:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2908:			; <UNDEFINED> instruction: 0xf107447f
    290c:			; <UNDEFINED> instruction: 0xf8da0050
    2910:			; <UNDEFINED> instruction: 0xf7ff1000
    2914:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    2918:	ldrhi	pc, [ip, -r0, asr #5]
    291c:			; <UNDEFINED> instruction: 0x305ff897
    2920:			; <UNDEFINED> instruction: 0xf0002b00
    2924:	strcs	r8, [r1, -r6, ror #8]
    2928:	ldrbtmi	r4, [fp], #-3003	; 0xfffff445
    292c:	subsvc	pc, pc, r3, lsl #17
    2930:	blmi	fe2bbd10 <log_oom_internal@plt+0xfe2b9a80>
    2934:			; <UNDEFINED> instruction: 0xf85848b9
    2938:	ldrbtmi	r3, [r8], #-3
    293c:	ldmdavs	r9, {r3, r6, ip, sp}
    2940:	bl	fe8c0944 <log_oom_internal@plt+0xfe8be6b4>
    2944:			; <UNDEFINED> instruction: 0xf6bf2800
    2948:	blmi	fed6dcfc <log_oom_internal@plt+0xfed6ba6c>
    294c:	sbcsvc	pc, lr, #1325400064	; 0x4f000000
    2950:	ldrbtmi	r4, [fp], #-2484	; 0xfffff64c
    2954:			; <UNDEFINED> instruction: 0xe6524479
    2958:	blmi	fe014c2c <log_oom_internal@plt+0xfe01299c>
    295c:	uxtah	r4, r9, r8, ror #8
    2960:	blmi	1f94c30 <log_oom_internal@plt+0x1f929a0>
    2964:	uxtah	r4, r5, r8, ror #8
    2968:	blmi	1f14c34 <log_oom_internal@plt+0x1f129a4>
    296c:	uxtah	r4, r1, r8, ror #8
    2970:	smlsdxcs	r0, sl, fp, r4
    2974:	stmdbge	r1!, {r0, r5, r8, r9, sl, ip, pc}
    2978:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    297c:	ldrdeq	pc, [r0], -sl
    2980:	stc	7, cr15, [r6], #-1020	; 0xfffffc04
    2984:	vmlal.s8	q9, d0, d0
    2988:			; <UNDEFINED> instruction: 0x46388753
    298c:	ldrdlt	pc, [r4], sp
    2990:	bl	fe940994 <log_oom_internal@plt+0xfe93e704>
    2994:	strmi	r9, [r2], -r0, lsl #14
    2998:	ldrbmi	r4, [r8], -fp, lsl #12
    299c:	b	10c09a0 <log_oom_internal@plt+0x10be710>
    29a0:			; <UNDEFINED> instruction: 0xf0001c82
    29a4:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, pc}
    29a8:	ldrbhi	pc, [r1, -r0, asr #5]!	; <UNPREDICTABLE>
    29ac:			; <UNDEFINED> instruction: 0xf8da48a1
    29b0:	ldrbtmi	r1, [r8], #-0
    29b4:	blx	fefbe9cc <log_oom_internal@plt+0xfefbc73c>
    29b8:	vmlal.s8	q9, d0, d0
    29bc:	blmi	fe7a4684 <log_oom_internal@plt+0xfe7a23f4>
    29c0:	stmdals	r1!, {r0, r9, sp}
    29c4:			; <UNDEFINED> instruction: 0xf883447b
    29c8:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, sp}
    29cc:	cfstrsge	mvf15, [r8], #252	; 0xfc
    29d0:	b	ff4409d4 <log_oom_internal@plt+0xff43e744>
    29d4:	blmi	187bc6c <log_oom_internal@plt+0x18799dc>
    29d8:			; <UNDEFINED> instruction: 0xf8589811
    29dc:	ldmdavs	r9, {r0, r1, ip, sp}
    29e0:	bl	14c09e4 <log_oom_internal@plt+0x14be754>
    29e4:			; <UNDEFINED> instruction: 0xf6bf2800
    29e8:	blmi	fe52dc5c <log_oom_internal@plt+0xfe52b9cc>
    29ec:	sbcne	pc, r3, #64, 4
    29f0:	ldrbtmi	r4, [fp], #-2451	; 0xfffff66d
    29f4:			; <UNDEFINED> instruction: 0xe6024479
    29f8:	andcs	r4, r0, #149504	; 0x24800
    29fc:	tstvc	sl, #2063597568	; 0x7b000000
    2a00:	blmi	fe47bc40 <log_oom_internal@plt+0xfe4799b0>
    2a04:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2a08:	str	r7, [r9], #1562	; 0x61a
    2a0c:	andcs	r4, r1, #146432	; 0x23c00
    2a10:			; <UNDEFINED> instruction: 0xf883447b
    2a14:	str	r2, [r3], #92	; 0x5c
    2a18:	bicsvs	r2, r3, r3, lsl #6
    2a1c:	bmi	fe33bc24 <log_oom_internal@plt+0xfe339994>
    2a20:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    2a24:			; <UNDEFINED> instruction: 0xf8921312
    2a28:	stmdbcs	r0, {r0, r1, r2, r3, r4, r6, sp}
    2a2c:	strhi	pc, [fp], #0
    2a30:	svclt	0x00183b00
    2a34:	stmdbcs	r0, {r0, r8, r9, sp}
    2a38:	movwcc	fp, #7960	; 0x1f18
    2a3c:	blcs	53a90 <log_oom_internal@plt+0x51800>
    2a40:			; <UNDEFINED> instruction: 0x83a1f300
    2a44:	blmi	fe0cc250 <log_oom_internal@plt+0xfe0c9fc0>
    2a48:			; <UNDEFINED> instruction: 0xf893447b
    2a4c:	mvnlt	r2, r0, rrx
    2a50:			; <UNDEFINED> instruction: 0x205ef893
    2a54:	ldmibvs	sl, {r1, r3, r5, r7, r8, fp, ip, sp, pc}^
    2a58:	andcs	fp, r3, #163840	; 0x28000
    2a5c:	ldmdami	lr!, {r1, r3, r4, r6, r7, r8, sp, lr}^
    2a60:			; <UNDEFINED> instruction: 0xf8d04478
    2a64:			; <UNDEFINED> instruction: 0xf1b99038
    2a68:			; <UNDEFINED> instruction: 0xf0000f00
    2a6c:	svcmi	0x007b8696
    2a70:	bvs	1ed3c74 <log_oom_internal@plt+0x1ed19e4>
    2a74:			; <UNDEFINED> instruction: 0xf0002b00
    2a78:	blmi	1e6445c <log_oom_internal@plt+0x1e621cc>
    2a7c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2a80:	blmi	1e202f0 <log_oom_internal@plt+0x1e1e060>
    2a84:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2a88:	blmi	1ddfaf8 <log_oom_internal@plt+0x1ddd868>
    2a8c:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2a90:			; <UNDEFINED> instruction: 0xf0002b03
    2a94:	blmi	1d63dcc <log_oom_internal@plt+0x1d61b3c>
    2a98:			; <UNDEFINED> instruction: 0xf8584f75
    2a9c:	ldrbtmi	r2, [pc], #-3	; 2aa4 <log_oom_internal@plt+0x814>
    2aa0:	mlscc	r0, r7, r8, pc	; <UNPREDICTABLE>
    2aa4:	addmi	r6, r4, #16, 16	; 0x100000
    2aa8:	mvnhi	pc, #0, 6
    2aac:			; <UNDEFINED> instruction: 0xf0402b00
    2ab0:	cfldrdvs	mvd8, [fp], #-996	; 0xfffffc1c
    2ab4:			; <UNDEFINED> instruction: 0xf0002b00
    2ab8:	ldrbeq	r8, [r3, lr, lsl #10]!
    2abc:	strhi	pc, [fp, #-320]	; 0xfffffec0
    2ac0:	ldrbtmi	r4, [fp], #-2924	; 0xfffff494
    2ac4:			; <UNDEFINED> instruction: 0x005df893
    2ac8:			; <UNDEFINED> instruction: 0xf0002800
    2acc:	cfldrdvs	mvd8, [sl, #-468]	; 0xfffffe2c
    2ad0:			; <UNDEFINED> instruction: 0xf0402a00
    2ad4:			; <UNDEFINED> instruction: 0xf89385cc
    2ad8:	blcs	ec58 <log_oom_internal@plt+0xc9c8>
    2adc:	ldrhi	pc, [r0, #-0]
    2ae0:	ldrbtmi	r4, [sl], #-2661	; 0xfffff59b
    2ae4:	mlacc	r0, r2, r8, pc	; <UNPREDICTABLE>
    2ae8:	bvs	1470f5c <log_oom_internal@plt+0x146eccc>
    2aec:			; <UNDEFINED> instruction: 0xf0002900
    2af0:	andcs	r8, r0, r7, lsl r6
    2af4:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2af8:	vsub.i8	d18, d0, d2
    2afc:	mrrcmi	3, 4, r8, pc, cr10	; <UNPREDICTABLE>
    2b00:	bmi	17caf60 <log_oom_internal@plt+0x17c8cd0>
    2b04:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    2b08:	ldrbtmi	r4, [ip], #-2142	; 0xfffff7a2
    2b0c:	vqshl.s8	q10, q13, q0
    2b10:	ldrbtmi	r2, [r8], #-835	; 0xfffffcbd
    2b14:	andcs	lr, r0, sl, asr #7
    2b18:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b1c:	vsub.i8	d2, d0, d2
    2b20:	rsbsmi	r8, pc, #24, 8	; 0x18000000
    2b24:	rsbsmi	fp, pc, #-268435441	; 0xf000000f
    2b28:	svclt	0x0000e4e8
    2b2c:	andeq	r7, r1, r8, lsl fp
    2b30:	strdeq	r0, [r0], -r8
    2b34:	strdeq	r7, [r1], -sl
    2b38:	andeq	r0, r0, ip, lsl #4
    2b3c:	andeq	r0, r0, r0, lsl #4
    2b40:	andeq	r7, r1, r6, asr r6
    2b44:	andeq	r6, r0, lr, asr #7
    2b48:	andeq	r7, r1, r4, asr sp
    2b4c:	andeq	r7, r1, r2, asr sp
    2b50:	andeq	r0, r0, r4, lsl r2
    2b54:	andeq	r0, r0, r8, lsl r2
    2b58:	andeq	r7, r1, ip, ror #16
    2b5c:	andeq	r0, r0, r8, lsl #4
    2b60:	andeq	r6, r0, r0, lsl #15
    2b64:	andeq	r7, r1, sl, lsl #21
    2b68:	andeq	r6, r0, r2, lsr #19
    2b6c:	andeq	r4, r0, ip, ror #22
    2b70:	andeq	r7, r1, r4, asr sl
    2b74:	andeq	r7, r1, r8, asr #20
    2b78:	andeq	r7, r1, r0, lsr sl
    2b7c:	andeq	r7, r1, r8, lsr #20
    2b80:	andeq	r7, r1, lr, lsl #20
    2b84:	andeq	r7, r1, r4, ror #19
    2b88:	andeq	r4, r0, lr, asr lr
    2b8c:	strdeq	r5, [r0], -sl
    2b90:	andeq	r0, r0, ip, lsr #4
    2b94:	andeq	r4, r0, r2, asr #29
    2b98:	andeq	r4, r0, lr, lsr #29
    2b9c:	andeq	r5, r0, r0, asr #7
    2ba0:	andeq	r7, r1, ip, asr #18
    2ba4:	andeq	r7, r1, r8, lsr r9
    2ba8:			; <UNDEFINED> instruction: 0x00005db6
    2bac:	strdeq	r7, [r1], -lr
    2bb0:	muleq	r0, ip, sp
    2bb4:	andeq	r7, r1, r6, ror #17
    2bb8:	ldrdeq	r7, [r1], -r8
    2bbc:	andeq	r7, r1, sl, asr #17
    2bc0:			; <UNDEFINED> instruction: 0x000178b8
    2bc4:	andeq	r7, r1, r6, lsr #17
    2bc8:	muleq	r1, sl, r8
    2bcc:	andeq	r7, r1, ip, lsl #17
    2bd0:	andeq	r7, r1, ip, ror r8
    2bd4:	andeq	r7, r1, r0, ror r8
    2bd8:	andeq	r7, r1, r6, ror #16
    2bdc:	andeq	r7, r1, ip, asr #16
    2be0:	andeq	r7, r1, r6, lsr r8
    2be4:	andeq	r7, r1, r2, lsr #16
    2be8:	andeq	r7, r1, r6, lsl r8
    2bec:	andeq	r7, r1, lr, ror #15
    2bf0:			; <UNDEFINED> instruction: 0x00004cba
    2bf4:			; <UNDEFINED> instruction: 0x000177bc
    2bf8:	ldrdeq	r6, [r0], -r8
    2bfc:	andeq	r4, r0, r2, lsr #17
    2c00:	muleq	r1, sl, r7
    2c04:	andeq	r5, r0, r0, asr #26
    2c08:	andeq	r5, r0, r2, asr #26
    2c0c:	andeq	r5, r0, sl, lsr #26
    2c10:	andeq	r5, r0, r0, asr #26
    2c14:	andeq	r7, r1, r0, ror #14
    2c18:	andeq	r7, r1, lr, lsr r7
    2c1c:	andeq	r7, r1, lr, lsr #14
    2c20:	andeq	r6, r0, sl, asr #12
    2c24:	andeq	r4, r0, r4, lsl r8
    2c28:	andeq	r5, r0, r4, asr #23
    2c2c:	andeq	r5, r0, ip, asr #23
    2c30:	ldrdeq	r5, [r0], -r4
    2c34:	andeq	r5, r0, sl, asr ip
    2c38:	andeq	r7, r1, r4, lsr #13
    2c3c:	andeq	r6, r0, sl, lsr #11
    2c40:	andeq	r4, r0, r4, ror r7
    2c44:	andeq	r7, r1, r4, lsl #12
    2c48:	andeq	r7, r1, r2, ror #12
    2c4c:	andeq	r7, r1, r8, asr r6
    2c50:	andeq	r7, r1, r8, asr #12
    2c54:	andeq	r7, r1, r0, lsr #12
    2c58:	andeq	r7, r1, r8, lsl #12
    2c5c:	strdeq	r7, [r1], -r8
    2c60:	andeq	r7, r1, sl, ror #11
    2c64:	andeq	r7, r1, r2, ror #11
    2c68:	ldrdeq	r7, [r1], -ip
    2c6c:	strdeq	r0, [r0], -ip
    2c70:	andeq	r7, r1, sl, asr #11
    2c74:	andeq	r7, r1, r6, lsr #11
    2c78:	andeq	r7, r1, r6, lsl #11
    2c7c:	andeq	r5, r0, r6, lsr #26
    2c80:	muleq	r0, r0, r4
    2c84:	andeq	r4, r0, r6, asr r6
    2c88:	stmib	sp, {r8, sl, sp}^
    2c8c:	strls	r5, [r0, #-1310]!	; 0xfffffae2
    2c90:	ldrpl	lr, [r5, #-2509]	; 0xfffff633
    2c94:	ldrpl	lr, [r7, #-2509]	; 0xfffff633
    2c98:	ldrpl	lr, [r9, #-2509]	; 0xfffff633
    2c9c:			; <UNDEFINED> instruction: 0xf0002e00
    2ca0:	cfstrsvs	mvf8, [r3], #-576	; 0xfffffdc0
    2ca4:			; <UNDEFINED> instruction: 0xf0002b00
    2ca8:	ldmdavs	fp, {r0, r1, r2, r3, r4, r7, sl, pc}
    2cac:			; <UNDEFINED> instruction: 0xf0002b00
    2cb0:	ldmdbge	r7, {r0, r1, r3, r4, r7, sl, pc}
    2cb4:			; <UNDEFINED> instruction: 0xf7ff4630
    2cb8:	stmdacs	r0, {r1, r2, r3, r5, r8, fp, sp, lr, pc}
    2cbc:	mvnhi	pc, #192, 4
    2cc0:	stmdacs	r0, {r5, r6, sl, fp, sp, lr}
    2cc4:	bicshi	pc, r3, #0
    2cc8:			; <UNDEFINED> instruction: 0xf8df7a22
    2ccc:	bcs	122a4 <log_oom_internal@plt+0x10014>
    2cd0:	ldclne	8, cr15, [r0, #-892]!	; 0xfffffc84
    2cd4:	ldrbtmi	sl, [fp], #-2585	; 0xfffff5e7
    2cd8:	ldrbtmi	r9, [r9], #-512	; 0xfffffe00
    2cdc:	andcs	fp, r2, #12, 30	; 0x30
    2ce0:			; <UNDEFINED> instruction: 0xf7ff2200
    2ce4:	vmlsne.f16	s28, s15, s0	; <UNPREDICTABLE>
    2ce8:	orrhi	pc, r3, #192, 4
    2cec:	ldclmi	8, cr15, [r8, #-892]	; 0xfffffc84
    2cf0:			; <UNDEFINED> instruction: 0xf8dfa915
    2cf4:			; <UNDEFINED> instruction: 0x46302d58
    2cf8:	ldclcc	8, cr15, [r4, #-892]	; 0xfffffc84
    2cfc:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    2d00:	strcs	lr, [r0], #-2509	; 0xfffff633
    2d04:	stclcs	8, cr15, [ip, #-892]	; 0xfffffc84
    2d08:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    2d0c:	stmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d10:	vmull.p8	<illegal reg q8.5>, d0, d7
    2d14:			; <UNDEFINED> instruction: 0xf8df82dd
    2d18:	ldmdals	r5, {r6, r8, sl, fp, ip, sp}
    2d1c:	blvc	653f10 <log_oom_internal@plt+0x651c80>
    2d20:	ldmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d24:	vmull.p8	<illegal reg q8.5>, d0, d7
    2d28:			; <UNDEFINED> instruction: 0xf8df838f
    2d2c:			; <UNDEFINED> instruction: 0xf8df3d30
    2d30:	bls	64a1f8 <log_oom_internal@plt+0x647f68>
    2d34:	ldmdals	r5, {r0, r1, r3, r4, r5, r6, sl, lr}
    2d38:			; <UNDEFINED> instruction: 0xf7ff4479
    2d3c:	vmlsne.f32	s28, s14, s29
    2d40:	strbthi	pc, [r5], #-704	; 0xfffffd40	; <UNPREDICTABLE>
    2d44:	ldcpl	8, cr15, [ip, #-892]	; 0xfffffc84
    2d48:	ldmdals	r5, {r0, r5, r6, r8, sp}
    2d4c:			; <UNDEFINED> instruction: 0x462a447d
    2d50:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d54:	vmull.p8	<illegal reg q8.5>, d0, d7
    2d58:	cfldrsls	mvf8, [r5], {187}	; 0xbb
    2d5c:			; <UNDEFINED> instruction: 0xf0002c00
    2d60:			; <UNDEFINED> instruction: 0xf8df8621
    2d64:	tstcs	sl, r4, lsl #26
    2d68:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    2d6c:			; <UNDEFINED> instruction: 0xf001695a
    2d70:	mcrne	14, 0, pc, cr7, cr5, {0}	; <UNPREDICTABLE>
    2d74:	orrhi	pc, r3, #192, 4
    2d78:			; <UNDEFINED> instruction: 0xf0014620
    2d7c:	vmlane.f32	s30, s15, s3
    2d80:	cmnhi	sp, #192, 4	; <UNPREDICTABLE>
    2d84:			; <UNDEFINED> instruction: 0xf0014620
    2d88:	vmlsne.f32	s30, s15, s23
    2d8c:	cmnhi	r7, #192, 4	; <UNPREDICTABLE>
    2d90:	stmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d94:			; <UNDEFINED> instruction: 0xf8df2201
    2d98:			; <UNDEFINED> instruction: 0x46293cd4
    2d9c:			; <UNDEFINED> instruction: 0xf8df9200
    2da0:	ldrbtmi	r2, [fp], #-3280	; 0xfffff330
    2da4:	andls	r4, r1, sl, ror r4
    2da8:			; <UNDEFINED> instruction: 0xf7ff4620
    2dac:			; <UNDEFINED> instruction: 0x1e07ea36
    2db0:	andhi	pc, r1, r1, asr #5
    2db4:			; <UNDEFINED> instruction: 0xf7ff9815
    2db8:	vmlsne.f16	s28, s14, s8	; <UNPREDICTABLE>
    2dbc:	strbhi	pc, [fp, #704]	; 0x2c0	; <UNPREDICTABLE>
    2dc0:	ldcne	8, cr15, [r0], #892	; 0x37c
    2dc4:	ldmdals	r5, {r9, sp}
    2dc8:			; <UNDEFINED> instruction: 0xf7ff4479
    2dcc:	vmlane.f32	s28, s14, s13
    2dd0:	strhi	pc, [r2], -r0, asr #5
    2dd4:	stccc	8, cr15, [r0], #892	; 0x37c
    2dd8:			; <UNDEFINED> instruction: 0xf8dfac1e
    2ddc:	ldrbtmi	r7, [fp], #-3232	; 0xfffff360
    2de0:	blvc	653fe4 <log_oom_internal@plt+0x651d54>
    2de4:			; <UNDEFINED> instruction: 0xf7fe6d78
    2de8:	ldmdbge	r6, {r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2dec:	mrsls	r2, R9_usr
    2df0:	ldmdbls	r5, {r8, r9, sp}
    2df4:	strls	r4, [r0], #-1584	; 0xfffff9d0
    2df8:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2dfc:	vmull.p8	<illegal reg q8.5>, d0, d5
    2e00:			; <UNDEFINED> instruction: 0xf8df85e1
    2e04:	bge	689ffc <log_oom_internal@plt+0x687d6c>
    2e08:	ldrbtmi	r9, [r9], #-2070	; 0xfffff7ea
    2e0c:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e10:	vmull.p8	<illegal reg q8.5>, d1, d5
    2e14:	bvc	ea2e28 <log_oom_internal@plt+0xea0b98>
    2e18:	ldmdals	r7, {r1, r3, r4, r8, fp, ip, pc}
    2e1c:	svc	0x00e2f7fe
    2e20:	vmull.p8	<illegal reg q8.5>, d0, d7
    2e24:			; <UNDEFINED> instruction: 0xf8df825f
    2e28:			; <UNDEFINED> instruction: 0x46302c5c
    2e2c:	mrrccc	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
    2e30:	ldrbtmi	sl, [sl], #-3611	; 0xfffff1e5
    2e34:	mrrcne	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
    2e38:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2e3c:	sfmge	f6, 4, [r1, #-8]!
    2e40:	mcrrcs	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
    2e44:	strcc	lr, [r0, #-2509]	; 0xfffff633
    2e48:			; <UNDEFINED> instruction: 0xf8df4479
    2e4c:	ldrbtmi	r3, [sl], #-3144	; 0xfffff3b8
    2e50:	stmib	sp, {r8, r9, sl, sp}^
    2e54:	ldrbtmi	r7, [fp], #-1825	; 0xfffff8df
    2e58:	ldrls	r9, [fp, -r3, lsr #14]
    2e5c:	svc	0x0098f7fe
    2e60:	tstls	pc, r1, lsl #28
    2e64:	ldrbhi	pc, [r5, r0, asr #5]!	; <UNPREDICTABLE>
    2e68:	blge	768edc <log_oom_internal@plt+0x766c4c>
    2e6c:	cmncs	r9, ip, lsl sl
    2e70:	ldmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e74:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    2e78:	ldrbhi	pc, [sl, r0, asr #5]	; <UNPREDICTABLE>
    2e7c:	ldrsbtls	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
    2e80:	svceq	0x0010f1b9
    2e84:	rsbhi	pc, r0, r1
    2e88:			; <UNDEFINED> instruction: 0xf7fe4638
    2e8c:	stmdacs	r2, {r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2e90:	subhi	pc, r0, r1, lsl #6
    2e94:	ldrdgt	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    2e98:	svceq	0x0000f1bc
    2e9c:	eorshi	pc, r3, r1
    2ea0:	ldreq	pc, [r5, -pc, rrx]
    2ea4:			; <UNDEFINED> instruction: 0xf7ff4660
    2ea8:			; <UNDEFINED> instruction: 0x4628e8ba
    2eac:	svc	0x00fcf7fe
    2eb0:			; <UNDEFINED> instruction: 0xf2c02f00
    2eb4:			; <UNDEFINED> instruction: 0xf89d8217
    2eb8:			; <UNDEFINED> instruction: 0xf10d109f
    2ebc:			; <UNDEFINED> instruction: 0xf89d0960
    2ec0:			; <UNDEFINED> instruction: 0xf89d2093
    2ec4:			; <UNDEFINED> instruction: 0x46483092
    2ec8:	umullsvc	pc, lr, sp, r8	; <UNPREDICTABLE>
    2ecc:			; <UNDEFINED> instruction: 0xf89d910d
    2ed0:			; <UNDEFINED> instruction: 0xf89d109a
    2ed4:	andls	ip, r1, #157	; 0x9d
    2ed8:			; <UNDEFINED> instruction: 0xf89d9300
    2edc:			; <UNDEFINED> instruction: 0xf89d209b
    2ee0:			; <UNDEFINED> instruction: 0x970c309c
    2ee4:			; <UNDEFINED> instruction: 0xf89d9108
    2ee8:			; <UNDEFINED> instruction: 0xf89d7099
    2eec:			; <UNDEFINED> instruction: 0xf8cd1095
    2ef0:	movwls	ip, #41004	; 0xa02c
    2ef4:	umullsgt	pc, r8, sp, r8	; <UNPREDICTABLE>
    2ef8:	umullscc	pc, r7, sp, r8	; <UNPREDICTABLE>
    2efc:			; <UNDEFINED> instruction: 0xf89d9209
    2f00:			; <UNDEFINED> instruction: 0x97072096
    2f04:			; <UNDEFINED> instruction: 0xf89d9103
    2f08:			; <UNDEFINED> instruction: 0xf8df7094
    2f0c:	stmib	sp, {r2, r3, r7, r8, r9, fp, ip}^
    2f10:	andls	r3, r4, #1280	; 0x500
    2f14:			; <UNDEFINED> instruction: 0xf89d4479
    2f18:			; <UNDEFINED> instruction: 0xf89d3091
    2f1c:			; <UNDEFINED> instruction: 0x97022090
    2f20:	ldmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f24:	vmlal.s8	q9, d0, d0
    2f28:			; <UNDEFINED> instruction: 0xf8df87df
    2f2c:	ldrbtmi	r3, [fp], #-2928	; 0xfffff490
    2f30:	mlascs	r0, r3, r8, pc	; <UNPREDICTABLE>
    2f34:			; <UNDEFINED> instruction: 0xf0412a00
    2f38:			; <UNDEFINED> instruction: 0xf8df803f
    2f3c:	ldrbtmi	sl, [sl], #2916	; 0xb64
    2f40:	ldrdcc	pc, [ip], -sl	; <UNPREDICTABLE>
    2f44:			; <UNDEFINED> instruction: 0xf10ab183
    2f48:	andcs	r0, r0, #44	; 0x2c
    2f4c:			; <UNDEFINED> instruction: 0xf7ff4629
    2f50:	vmlane.f16	s28, s14, s13	; <UNPREDICTABLE>
    2f54:	strbthi	pc, [sp], r0, asr #5	; <UNPREDICTABLE>
    2f58:	ldrmi	r9, [r1], -r1, lsr #20
    2f5c:			; <UNDEFINED> instruction: 0xf7fe4610
    2f60:	stmdacs	r0, {r3, r6, r7, r9, sl, fp, sp, lr, pc}
    2f64:	ldrbhi	pc, [r5], r0, asr #5	; <UNPREDICTABLE>
    2f68:	blvc	e412ec <log_oom_internal@plt+0xe3f05c>
    2f6c:	bvs	feed4170 <log_oom_internal@plt+0xfeed1ee0>
    2f70:	suble	r2, r6, r0, lsl #22
    2f74:			; <UNDEFINED> instruction: 0x462aa81c
    2f78:	andls	r2, r0, r5, lsl #2
    2f7c:			; <UNDEFINED> instruction: 0xf1079101
    2f80:	ldmdbge	sp, {r3, r5}
    2f84:			; <UNDEFINED> instruction: 0xf7fe4633
    2f88:	cdpne	15, 0, cr14, cr5, cr8, {2}
    2f8c:	ldrbhi	pc, [lr, r0, asr #5]!	; <UNPREDICTABLE>
    2f90:	cmplt	r2, fp, lsl sl
    2f94:	blne	441318 <log_oom_internal@plt+0x43f088>
    2f98:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    2f9c:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fa0:	vmlal.s8	q9, d1, d0
    2fa4:	bls	723040 <log_oom_internal@plt+0x720db0>
    2fa8:			; <UNDEFINED> instruction: 0xf8dfb142
    2fac:	strbmi	r1, [r8], -r0, lsl #22
    2fb0:			; <UNDEFINED> instruction: 0xf7ff4479
    2fb4:	stmdacs	r0, {r3, r5, fp, sp, lr, pc}
    2fb8:	strbhi	pc, [r1, r0, asr #5]!	; <UNPREDICTABLE>
    2fbc:	bpl	ffc41340 <log_oom_internal@plt+0xffc3f0b0>
    2fc0:			; <UNDEFINED> instruction: 0xf8df4648
    2fc4:	ldrbtmi	r1, [sp], #-2800	; 0xfffff510
    2fc8:	bvs	fea941b4 <log_oom_internal@plt+0xfea91f24>
    2fcc:	ldmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fd0:	vmlal.s8	q9, d0, d0
    2fd4:			; <UNDEFINED> instruction: 0xf8df87cd
    2fd8:	strbmi	r1, [r8], -r0, ror #21
    2fdc:	ldrbtmi	r6, [r9], #-2730	; 0xfffff556
    2fe0:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fe4:	vmlal.s8	q9, d1, d0
    2fe8:	bvs	ffb630a0 <log_oom_internal@plt+0xffb60e10>
    2fec:			; <UNDEFINED> instruction: 0xf0012d00
    2ff0:	bls	763010 <log_oom_internal@plt+0x760d80>
    2ff4:			; <UNDEFINED> instruction: 0x46104611
    2ff8:	svc	0x006ef7fe
    2ffc:	vmlal.s8	q9, d1, d0
    3000:			; <UNDEFINED> instruction: 0xf8df8027
    3004:			; <UNDEFINED> instruction: 0x20033ab8
    3008:	bvs	fed4138c <log_oom_internal@plt+0xfed3f0fc>
    300c:			; <UNDEFINED> instruction: 0xf8589a18
    3010:	ldrbtmi	r1, [lr], #-3
    3014:	stmdavs	r9, {r0, r1, r4, r5, r6, r7, r8, r9, fp, sp, lr}
    3018:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    301c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    3020:	strbthi	pc, [lr], r0	; <UNPREDICTABLE>
    3024:	ldmdblt	r9!, {r0, r4, r5, r9, fp, ip, sp, lr}
    3028:	tstls	pc, r8, lsl #12
    302c:	svc	0x0012f7fe
    3030:	stmdacs	r5, {r0, r1, r2, r3, r8, fp, ip, pc}
    3034:	eorhi	pc, r6, r1, lsl #6
    3038:	bcc	fe2413bc <log_oom_internal@plt+0xfe23f12c>
    303c:	ldrbtmi	r4, [fp], #-1578	; 0xfffff9d6
    3040:	stmdavs	r8, {r0, r3, r4, sl, fp, sp, lr}
    3044:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3048:	stm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    304c:	andcs	r4, r0, r3, lsl #12
    3050:			; <UNDEFINED> instruction: 0xf7fe681e
    3054:	stmdacs	r2, {r8, r9, sl, fp, sp, lr, pc}
    3058:	ldrhi	pc, [r8], r0, lsl #6
    305c:	strbvc	lr, [r6, r6, lsl #21]!
    3060:	strbvc	lr, [r6, r7, lsr #23]!
    3064:	rsbsmi	fp, pc, #-268435441	; 0xf000000f
    3068:			; <UNDEFINED> instruction: 0xf7fe9819
    306c:	ldmdals	r8, {r1, r2, r4, r6, r9, sl, fp, sp, lr, pc}
    3070:			; <UNDEFINED> instruction: 0xf7ffb108
    3074:	strtmi	lr, [r8], -r8, lsr #17
    3078:	stfvsp	f6, [r3], #228	; 0xe4
    307c:			; <UNDEFINED> instruction: 0xf0002b00
    3080:			; <UNDEFINED> instruction: 0xf8df80ab
    3084:	ldrtmi	r1, [r0], -r4, asr #20
    3088:			; <UNDEFINED> instruction: 0xf0024479
    308c:	strmi	pc, [r7], -r5, ror #20
    3090:	blge	4bc0a4 <log_oom_internal@plt+0x4b9e14>
    3094:	svc	0x0086f7fe
    3098:			; <UNDEFINED> instruction: 0xf7ff4607
    309c:			; <UNDEFINED> instruction: 0xf8dfbbe9
    30a0:	ldrtmi	r4, [r0], -ip, lsr #20
    30a4:	bcs	a41428 <log_oom_internal@plt+0xa3f198>
    30a8:			; <UNDEFINED> instruction: 0xf8df23eb
    30ac:	ldrbtmi	r1, [ip], #-2600	; 0xfffff5d8
    30b0:			; <UNDEFINED> instruction: 0xf504447a
    30b4:	ldrbtmi	r7, [r9], #-1039	; 0xfffffbf1
    30b8:	strls	r3, [r0], #-515	; 0xfffffdfd
    30bc:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    30c0:	stmdbge	r1!, {r0, r5, r8, sl, ip, pc}
    30c4:			; <UNDEFINED> instruction: 0xf7ff6818
    30c8:	cdpne	8, 0, cr14, cr7, cr14, {5}
    30cc:	cmphi	r8, r0, asr #5	; <UNPREDICTABLE>
    30d0:	ldmdavs	r8, {r0, r1, r5, sl, fp, sp, lr}
    30d4:	mcr	7, 1, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    30d8:	bls	85e16c <log_oom_internal@plt+0x85bedc>
    30dc:			; <UNDEFINED> instruction: 0xf7ff601a
    30e0:			; <UNDEFINED> instruction: 0xf8dfbbb1
    30e4:			; <UNDEFINED> instruction: 0x6c2019f4
    30e8:			; <UNDEFINED> instruction: 0xf7ff4479
    30ec:			; <UNDEFINED> instruction: 0x9013e8ba
    30f0:			; <UNDEFINED> instruction: 0xf0002800
    30f4:	sfmvs	f0, 3, [r1], #-636	; 0xfffffd84
    30f8:	stmdavc	r4, {r0, r3, r4, r5, r7, r8, ip, sp, pc}
    30fc:	ldmdage	r3, {r2, r3, r5, r7, r8, fp, ip, sp, pc}
    3100:	stcl	7, cr15, [r4, #1016]!	; 0x3f8
    3104:	ble	40d10c <log_oom_internal@plt+0x40ae7c>
    3108:	ldmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    310c:			; <UNDEFINED> instruction: 0xf8df4620
    3110:	vmul.i8	<illegal reg q8.5>, q8, q0
    3114:	ldrbtmi	r6, [fp], #-679	; 0xfffffd59
    3118:			; <UNDEFINED> instruction: 0xf5034479
    311c:	tstcc	r3, r7, lsl r3
    3120:	ldm	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3124:			; <UNDEFINED> instruction: 0xf7ff4607
    3128:			; <UNDEFINED> instruction: 0xf8dfb9e9
    312c:	bls	4d1814 <log_oom_internal@plt+0x4cf584>
    3130:	sbcsvs	r4, sl, fp, ror r4
    3134:	bllt	fe341138 <log_oom_internal@plt+0xfe33eea8>
    3138:	stmibvc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    313c:	blvs	fee14340 <log_oom_internal@plt+0xfee120b0>
    3140:	stcl	7, cr15, [sl, #1016]!	; 0x3f8
    3144:			; <UNDEFINED> instruction: 0xf8cd9b21
    3148:			; <UNDEFINED> instruction: 0x63bba084
    314c:	blt	fe881150 <log_oom_internal@plt+0xfe87eec0>
    3150:	ldmibmi	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3154:			; <UNDEFINED> instruction: 0xf8df4628
    3158:	mvncs	r2, #152, 18	; 0x260000
    315c:	ldmibne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3160:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    3164:	strvc	pc, [pc], #-1284	; 316c <log_oom_internal@plt+0xedc>
    3168:	andcc	r4, r3, #2030043136	; 0x79000000
    316c:			; <UNDEFINED> instruction: 0xf7ff9400
    3170:			; <UNDEFINED> instruction: 0xf8dfe810
    3174:	ldrbtmi	r2, [sl], #-2436	; 0xfffff67c
    3178:	blt	fed4117c <log_oom_internal@plt+0xfed3eeec>
    317c:	ldmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3180:			; <UNDEFINED> instruction: 0xf7ff447b
    3184:	andcs	fp, r0, r5, lsr #21
    3188:	mcr	7, 3, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    318c:	vsub.i8	d2, d0, d2
    3190:			; <UNDEFINED> instruction: 0xf06f80c1
    3194:			; <UNDEFINED> instruction: 0xf7ff0715
    3198:			; <UNDEFINED> instruction: 0x4607b9f7
    319c:	ldmiblt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    31a0:			; <UNDEFINED> instruction: 0xf7fe4638
    31a4:	stmdacs	r3, {r3, r4, r6, r9, sl, fp, sp, lr, pc}
    31a8:	stcge	7, cr15, [r0], {127}	; 0x7f
    31ac:	ldmdbcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    31b0:			; <UNDEFINED> instruction: 0xf8df4639
    31b4:	vst2.16	{d16,d18}, [pc :64], r0
    31b8:			; <UNDEFINED> instruction: 0xf8df73c7
    31bc:	ldrbtmi	ip, [sl], #-2380	; 0xfffff6b4
    31c0:			; <UNDEFINED> instruction: 0xf5024478
    31c4:	ldrbtmi	r7, [ip], #532	; 0x214
    31c8:			; <UNDEFINED> instruction: 0x2c00e9cd
    31cc:	andcs	r1, r4, r2, asr #25
    31d0:	svc	0x00eaf7fe
    31d4:	bllt	ffac11d8 <log_oom_internal@plt+0xffabef48>
    31d8:			; <UNDEFINED> instruction: 0x305ff894
    31dc:	blcs	14aa4 <log_oom_internal@plt+0x12814>
    31e0:			; <UNDEFINED> instruction: 0xf8dfd070
    31e4:	ldrbtmi	r1, [r9], #-2344	; 0xfffff6d8
    31e8:			; <UNDEFINED> instruction: 0xf9b6f002
    31ec:			; <UNDEFINED> instruction: 0xf7ff4607
    31f0:			; <UNDEFINED> instruction: 0xf8dfbb54
    31f4:			; <UNDEFINED> instruction: 0xf10d791c
    31f8:			; <UNDEFINED> instruction: 0xf8da0c90
    31fc:	ldrbtmi	fp, [pc], #-0	; 3204 <log_oom_internal@plt+0xf74>
    3200:	ldrcc	r4, [r0, -r2, ror #13]
    3204:	stmia	ip!, {r0, r1, r2, r3, r8, r9, sl, fp, lr, pc}
    3208:	ldm	r7, {r0, r1, r2, r3}
    320c:	stm	ip, {r0, r1, r2}
    3210:			; <UNDEFINED> instruction: 0xf85a0007
    3214:	svccs	0x00007b04
    3218:	blge	fe1c031c <log_oom_internal@plt+0xfe1be08c>
    321c:			; <UNDEFINED> instruction: 0xf7fe4638
    3220:	ldrtmi	lr, [r9], -r0, asr #30
    3224:	ldrbmi	r4, [r8], -r2, lsl #12
    3228:	stc	7, cr15, [r0, #1016]!	; 0x3f8
    322c:			; <UNDEFINED> instruction: 0xf43f2800
    3230:			; <UNDEFINED> instruction: 0xe7eeab7a
    3234:	ldmcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3238:			; <UNDEFINED> instruction: 0xf8df4620
    323c:	subscs	r1, r5, #220, 16	; 0xdc0000
    3240:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3244:	tstvc	r2, #12582912	; 0xc00000	; <UNPREDICTABLE>
    3248:			; <UNDEFINED> instruction: 0xf7ff3103
    324c:	strmi	lr, [r7], -r4, lsr #16
    3250:			; <UNDEFINED> instruction: 0xf7fe9821
    3254:			; <UNDEFINED> instruction: 0xf7ffed62
    3258:			; <UNDEFINED> instruction: 0xf8dfbae8
    325c:	vst2.<illegal width 64>	{d20-d21}, [pc], r0
    3260:			; <UNDEFINED> instruction: 0xf8df73f8
    3264:			; <UNDEFINED> instruction: 0x200028bc
    3268:	ldmne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    326c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    3270:	andvc	pc, pc, #8388608	; 0x800000
    3274:	andls	r4, r0, #2030043136	; 0x79000000
    3278:	andcc	r4, r3, #35651584	; 0x2200000
    327c:	stcl	7, cr15, [sl, #-1016]!	; 0xfffffc08
    3280:			; <UNDEFINED> instruction: 0xf0002b00
    3284:	andcs	r8, r0, fp, lsl #1
    3288:	stcl	7, cr15, [r4, #1016]!	; 0x3f8
    328c:	stcle	8, cr2, [r0, #8]
    3290:	ldmmi	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3294:			; <UNDEFINED> instruction: 0xf8df2116
    3298:			; <UNDEFINED> instruction: 0xf2c42894
    329c:			; <UNDEFINED> instruction: 0xf8df0100
    32a0:	ldrbtmi	r0, [ip], #-2192	; 0xfffff770
    32a4:	vqshl.s8	q10, q13, q0
    32a8:	ldrbtmi	r2, [r8], #-801	; 0xfffffcdf
    32ac:	andsvc	pc, r4, #8388608	; 0x800000
    32b0:	strcs	lr, [r0], #-2509	; 0xfffff633
    32b4:	andcs	r4, r3, r2, lsl #12
    32b8:			; <UNDEFINED> instruction: 0xf7fe3203
    32bc:			; <UNDEFINED> instruction: 0x4607ef76
    32c0:	blt	fed012c4 <log_oom_internal@plt+0xfecff034>
    32c4:			; <UNDEFINED> instruction: 0xf002a914
    32c8:	strmi	pc, [r7], -r7, lsl #28
    32cc:	blt	ff9812d0 <log_oom_internal@plt+0xff97f040>
    32d0:			; <UNDEFINED> instruction: 0xf7fe2000
    32d4:	stmdacs	r2, {r6, r7, r8, sl, fp, sp, lr, pc}
    32d8:			; <UNDEFINED> instruction: 0x81bcf300
    32dc:	lfmge	f4, 4, [lr], {127}	; 0x7f
    32e0:	rsbsmi	fp, pc, #-268435441	; 0xf000000f
    32e4:			; <UNDEFINED> instruction: 0xf7fe9819
    32e8:	ldmdals	r8, {r3, r4, r8, sl, fp, sp, lr, pc}
    32ec:			; <UNDEFINED> instruction: 0xf7feb108
    32f0:	ldmdals	r7, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    32f4:			; <UNDEFINED> instruction: 0xf7feb108
    32f8:	ldmdals	r6, {r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    32fc:			; <UNDEFINED> instruction: 0xf7feb108
    3300:	ldmdals	r5, {r1, r2, r3, r7, r9, sl, fp, sp, lr, pc}
    3304:			; <UNDEFINED> instruction: 0xf7feb108
    3308:	strtmi	lr, [r0], -sl, lsl #29
    330c:	stcl	7, cr15, [ip, #1016]	; 0x3f8
    3310:	blt	ff101314 <log_oom_internal@plt+0xff0ff084>
    3314:	ldmdacs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3318:			; <UNDEFINED> instruction: 0xf8df2116
    331c:	vmov.i16	d16, #76	; 0x004c
    3320:			; <UNDEFINED> instruction: 0xf8df0100
    3324:	ldrbtmi	r4, [sl], #-2072	; 0xfffff7e8
    3328:			; <UNDEFINED> instruction: 0xf5024478
    332c:	ldrbtmi	r7, [ip], #-532	; 0xfffffdec
    3330:	mvnsne	pc, #64, 4
    3334:	strcs	lr, [r0], #-2509	; 0xfffff633
    3338:	andcs	r1, r3, r2, asr #25
    333c:	svc	0x0034f7fe
    3340:			; <UNDEFINED> instruction: 0xf7ff4607
    3344:	blcs	31d14 <log_oom_internal@plt+0x2fa84>
    3348:	blge	1cc054c <log_oom_internal@plt+0x1cbe2bc>
    334c:			; <UNDEFINED> instruction: 0xf7ff4616
    3350:			; <UNDEFINED> instruction: 0xf8dfbb7a
    3354:	ldrtmi	r2, [r9], -ip, ror #15
    3358:	ubfxeq	pc, pc, #17, #9
    335c:			; <UNDEFINED> instruction: 0x63b4f240
    3360:	ubfxpl	pc, pc, #17, #5
    3364:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    3368:	andsvc	pc, r7, #8388608	; 0x800000
    336c:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    3370:	cfstr64ne	mvdx2, [r2], {0}
    3374:			; <UNDEFINED> instruction: 0xf7fe2003
    3378:			; <UNDEFINED> instruction: 0x4607ef18
    337c:	ldmlt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3380:			; <UNDEFINED> instruction: 0xf7fe4628
    3384:	stmdacs	r2, {r3, r5, r6, r8, sl, fp, sp, lr, pc}
    3388:	mrshi	pc, SP_irq	; <UNPREDICTABLE>
    338c:	rscslt	r4, pc, #-268435449	; 0xf0000007
    3390:	stmdals	r1!, {r0, r1, r2, r3, r4, r5, r6, r9, lr}
    3394:	stcl	7, cr15, [r0], {254}	; 0xfe
    3398:	ldmlt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    339c:	addeq	lr, r0, r5, lsl #22
    33a0:	mcr	7, 5, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    33a4:	stmdacs	r0, {r2, r9, sl, lr}
    33a8:	andshi	pc, sp, #0
    33ac:			; <UNDEFINED> instruction: 0xf7fe6c38
    33b0:	ldrtvs	lr, [ip], #-3850	; 0xfffff0f6
    33b4:	bllt	fe1413b8 <log_oom_internal@plt+0xfe13f128>
    33b8:			; <UNDEFINED> instruction: 0x205ef893
    33bc:			; <UNDEFINED> instruction: 0xf0002a00
    33c0:	ldclvs	0, cr8, [fp, #-636]	; 0xfffffd84
    33c4:			; <UNDEFINED> instruction: 0xf43f2b00
    33c8:			; <UNDEFINED> instruction: 0xf7feab8b
    33cc:	stmdacs	r2, {r2, r6, r8, sl, fp, sp, lr, pc}
    33d0:	mrcge	7, 6, APSR_nzcv, cr15, cr15, {3}
    33d4:			; <UNDEFINED> instruction: 0x4774f8df
    33d8:			; <UNDEFINED> instruction: 0xf8df2116
    33dc:	vbic.i32	q9, #1140850688	; 0x44000000
    33e0:			; <UNDEFINED> instruction: 0xf8df0100
    33e4:	ldrbtmi	r0, [ip], #-1904	; 0xfffff890
    33e8:	vqshl.s8	q10, q13, q0
    33ec:	ldrbtmi	r2, [r8], #-831	; 0xfffffcc1
    33f0:			; <UNDEFINED> instruction: 0x4628e75c
    33f4:	stc	7, cr15, [lr, #-1016]!	; 0xfffffc08
    33f8:			; <UNDEFINED> instruction: 0xf77f2802
    33fc:			; <UNDEFINED> instruction: 0xf8dfaf6f
    3400:			; <UNDEFINED> instruction: 0x46395758
    3404:	smmlscs	r4, pc, r8, pc	; <UNPREDICTABLE>
    3408:	msrpl	SPSR_c, #64, 4
    340c:	smmlseq	r0, pc, r8, pc	; <UNPREDICTABLE>
    3410:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    3414:			; <UNDEFINED> instruction: 0xf5024478
    3418:	stmib	sp, {r1, r2, r3, r4, r9, ip, sp, lr}^
    341c:	strmi	r2, [r2], -r0, lsl #10
    3420:	andcc	r2, r3, #3
    3424:			; <UNDEFINED> instruction: 0xf7feac1e
    3428:	strmi	lr, [r7], -r0, asr #29
    342c:	andcs	lr, r0, sl, asr r7
    3430:	stc	7, cr15, [lr, #1016]	; 0x3f8
    3434:			; <UNDEFINED> instruction: 0xf0402800
    3438:	movwcs	r8, #8495	; 0x212f
    343c:			; <UNDEFINED> instruction: 0x2724f8df
    3440:	bicsvs	r4, r3, sl, ror r4
    3444:	bllt	a01448 <log_oom_internal@plt+0x9ff1b8>
    3448:			; <UNDEFINED> instruction: 0xf7fe2000
    344c:	stmdacs	r2, {r2, r8, sl, fp, sp, lr, pc}
    3450:	svcge	0x0044f77f
    3454:			; <UNDEFINED> instruction: 0x5710f8df
    3458:			; <UNDEFINED> instruction: 0xf8df4639
    345c:	vaba.s8	d18, d0, d0
    3460:			; <UNDEFINED> instruction: 0xf8df5374
    3464:	ldrbtmi	r0, [sp], #-1804	; 0xfffff8f4
    3468:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    346c:	bge	67d3c0 <log_oom_internal@plt+0x67b130>
    3470:	ldrtmi	r2, [r0], -sl, lsl #2
    3474:			; <UNDEFINED> instruction: 0xf98cf001
    3478:			; <UNDEFINED> instruction: 0xf6bf1e07
    347c:	ldcge	12, cr10, [lr], {55}	; 0x37
    3480:			; <UNDEFINED> instruction: 0xf8dfe730
    3484:			; <UNDEFINED> instruction: 0x462836f0
    3488:	usatne	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    348c:	subspl	pc, sl, #64, 4
    3490:	cfldrsge	mvf4, [lr], {123}	; 0x7b
    3494:			; <UNDEFINED> instruction: 0xf5034479
    3498:	tstcc	r3, lr, lsl r3
    349c:	mrc	7, 7, APSR_nzcv, cr10, cr14, {7}
    34a0:	ldr	r4, [pc, -r7, lsl #12]
    34a4:	strcs	sl, [r0, #-2081]	; 0xfffff7df
    34a8:			; <UNDEFINED> instruction: 0xf7fe9521
    34ac:	cdpne	14, 0, cr14, cr4, cr0, {0}
    34b0:	smlabthi	r0, r0, r2, pc	; <UNPREDICTABLE>
    34b4:	strtmi	r9, [r9], -r1, lsr #16
    34b8:	ldcl	7, cr15, [lr], {254}	; 0xfe
    34bc:	stmdacs	r0, {r2, r9, sl, lr}
    34c0:	eorhi	pc, sl, #0
    34c4:			; <UNDEFINED> instruction: 0xf7fe6c38
    34c8:	stmdals	r1!, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    34cc:			; <UNDEFINED> instruction: 0xf7fe643c
    34d0:			; <UNDEFINED> instruction: 0xf7ffec24
    34d4:	strdcs	fp, [r0], -r5
    34d8:	ldc	7, cr15, [ip], #1016	; 0x3f8
    34dc:			; <UNDEFINED> instruction: 0xf77f2802
    34e0:			; <UNDEFINED> instruction: 0xf8dfae58
    34e4:			; <UNDEFINED> instruction: 0x21164698
    34e8:			; <UNDEFINED> instruction: 0x2694f8df
    34ec:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    34f0:			; <UNDEFINED> instruction: 0x0690f8df
    34f4:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    34f8:	movwvc	pc, #58447	; 0xe44f	; <UNPREDICTABLE>
    34fc:			; <UNDEFINED> instruction: 0xe6d54478
    3500:	pkhtbcs	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    3504:	movweq	pc, #4102	; 0x1006	; <UNPREDICTABLE>
    3508:	ldmibvs	r1, {r1, r3, r4, r5, r6, sl, lr}^
    350c:	mvfcssz	f3, #1.0
    3510:	rscshi	pc, r1, r0, asr #32
    3514:	blcs	5ea68 <log_oom_internal@plt+0x5c7d8>
    3518:	andhi	pc, fp, #0
    351c:			; <UNDEFINED> instruction: 0x305cf892
    3520:	blcs	28164 <log_oom_internal@plt+0x25ed4>
    3524:	orrshi	pc, r0, r0, asr #32
    3528:			; <UNDEFINED> instruction: 0xf8df9b0f
    352c:	ldrbtmi	r2, [sl], #-1632	; 0xfffff9a0
    3530:			; <UNDEFINED> instruction: 0xb1216d11
    3534:			; <UNDEFINED> instruction: 0x005ff892
    3538:			; <UNDEFINED> instruction: 0xf0002800
    353c:			; <UNDEFINED> instruction: 0xf8df8197
    3540:	ldrbtmi	r2, [sl], #-1616	; 0xfffff9b0
    3544:	stmdbcs	r0, {r0, r4, r9, sl, fp, ip, sp, lr}
    3548:	ldmdbge	r2!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    354c:			; <UNDEFINED> instruction: 0x005cf892
    3550:			; <UNDEFINED> instruction: 0xf0402800
    3554:	blcs	23ee4 <log_oom_internal@plt+0x21c54>
    3558:	subhi	pc, lr, #64	; 0x40
    355c:	bcs	29da0 <log_oom_internal@plt+0x27b10>
    3560:	stmdbge	r6!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    3564:			; <UNDEFINED> instruction: 0xf7fe4618
    3568:	stmdacs	r2, {r1, r2, r4, r5, r6, sl, fp, sp, lr, pc}
    356c:	mrcge	7, 0, APSR_nzcv, cr1, cr15, {3}
    3570:			; <UNDEFINED> instruction: 0x4620f8df
    3574:			; <UNDEFINED> instruction: 0xf8df2116
    3578:	vsubhn.i16	d18, q2, q8
    357c:			; <UNDEFINED> instruction: 0xf8df0100
    3580:	ldrbtmi	r0, [ip], #-1564	; 0xfffff9e4
    3584:	vst3.16	{d20-d22}, [pc :256], sl
    3588:	ldrbtmi	r7, [r8], #-793	; 0xfffffce7
    358c:	stcvs	6, cr14, [r0], #-568	; 0xfffffdc8
    3590:			; <UNDEFINED> instruction: 0xf8df4639
    3594:	vmax.s8	d20, d0, d12
    3598:			; <UNDEFINED> instruction: 0xf8df639a
    359c:	stmdavs	r0, {r3, r9, sl, sp}
    35a0:	strls	r4, [r1], #-1148	; 0xfffffb84
    35a4:			; <UNDEFINED> instruction: 0xf8df447a
    35a8:			; <UNDEFINED> instruction: 0xf5024600
    35ac:	andls	r7, r2, r7, lsl r2
    35b0:	ldrbtmi	r2, [ip], #-3
    35b4:	strtmi	r9, [r2], -r0, lsl #4
    35b8:			; <UNDEFINED> instruction: 0xf7fe4402
    35bc:			; <UNDEFINED> instruction: 0x4607edf6
    35c0:			; <UNDEFINED> instruction: 0xf8dfe6e7
    35c4:	ldrtmi	r4, [r0], -r8, ror #11
    35c8:	strbcs	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    35cc:	cmppl	r5, #64, 4	; <UNPREDICTABLE>
    35d0:	strbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    35d4:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    35d8:	andsvc	pc, r8, #8388608	; 0x800000
    35dc:	andls	r4, r0, #2030043136	; 0x79000000
    35e0:	andcc	r4, r3, #35651584	; 0x2200000
    35e4:	ldcl	7, cr15, [r4, #1016]	; 0x3f8
    35e8:	strbmi	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    35ec:	cmppl	r6, #64, 4	; <UNPREDICTABLE>
    35f0:	strbcs	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    35f4:			; <UNDEFINED> instruction: 0xf8df2000
    35f8:	ldrbtmi	r1, [ip], #-1480	; 0xfffffa38
    35fc:			; <UNDEFINED> instruction: 0xf502447a
    3600:	ldrbtmi	r7, [r9], #-536	; 0xfffffde8
    3604:	strtmi	r9, [r2], -r0, lsl #4
    3608:			; <UNDEFINED> instruction: 0xf7fe3203
    360c:	andcs	lr, r0, r2, asr #27
    3610:	stc	7, cr15, [r0], #-1016	; 0xfffffc08
    3614:			; <UNDEFINED> instruction: 0xf77f2802
    3618:			; <UNDEFINED> instruction: 0xf8dfae61
    361c:	ldrtmi	r5, [r9], -r8, lsr #11
    3620:	strcs	pc, [r4, #2271]!	; 0x8df
    3624:	cmnpl	r9, #64, 4	; <UNPREDICTABLE>
    3628:	streq	pc, [r0, #2271]!	; 0x8df
    362c:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    3630:	uxtah	r4, r0, r8, ror #8
    3634:	ldrcc	pc, [r8, #2271]	; 0x8df
    3638:	adcvs	pc, r2, #64, 4
    363c:	ldrne	pc, [r4, #2271]	; 0x8df
    3640:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3644:	tstvc	r7, #12582912	; 0xc00000	; <UNPREDICTABLE>
    3648:			; <UNDEFINED> instruction: 0xf7fe3103
    364c:	strmi	lr, [r7], -r4, lsr #28
    3650:	svclt	0x0054f7fe
    3654:	strpl	pc, [r0, #2271]	; 0x8df
    3658:			; <UNDEFINED> instruction: 0xf8df4639
    365c:	vst3.32	{d18,d20,d22}, [pc], r0
    3660:			; <UNDEFINED> instruction: 0xf8df63ae
    3664:	ldrbtmi	r0, [sp], #-1404	; 0xfffffa84
    3668:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    366c:	ldrdcs	lr, [r0], -r3
    3670:	bl	ffc41670 <log_oom_internal@plt+0xffc3f3e0>
    3674:			; <UNDEFINED> instruction: 0xf77f2802
    3678:			; <UNDEFINED> instruction: 0xf8dfad8c
    367c:	tstcs	r6, r8, ror #10
    3680:	strbcs	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    3684:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    3688:	strbeq	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    368c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    3690:	teqcs	fp, #64, 4	; <UNPREDICTABLE>
    3694:			; <UNDEFINED> instruction: 0xe6094478
    3698:			; <UNDEFINED> instruction: 0xf7fe2001
    369c:	stmdacs	r0, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
    36a0:	mcrge	4, 6, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    36a4:			; <UNDEFINED> instruction: 0xf7fe2002
    36a8:	stmdacs	r0, {r2, r4, r6, sl, fp, sp, lr, pc}
    36ac:	mcrge	4, 6, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
    36b0:	strb	r2, [r3], r1, lsl #6
    36b4:			; <UNDEFINED> instruction: 0xf7fe4628
    36b8:	stmdacs	r2, {r1, r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    36bc:	mrshi	pc, SP_irq	; <UNPREDICTABLE>
    36c0:	rscslt	r4, pc, #1879048198	; 0x70000006
    36c4:	stmdals	r1!, {r0, r1, r2, r3, r4, r5, r6, r9, lr}
    36c8:	bl	9c16c8 <log_oom_internal@plt+0x9bf438>
    36cc:	stmialt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    36d0:			; <UNDEFINED> instruction: 0xf7fe2000
    36d4:	stmdacs	r2, {r6, r7, r8, r9, fp, sp, lr, pc}
    36d8:	mcrge	7, 0, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    36dc:	ldrpl	pc, [r0, #-2271]	; 0xfffff721
    36e0:			; <UNDEFINED> instruction: 0xf8df4639
    36e4:	vqrshl.s8	d18, d0, d0
    36e8:			; <UNDEFINED> instruction: 0xf8df537e
    36ec:	ldrbtmi	r0, [sp], #-1292	; 0xfffffaf4
    36f0:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    36f4:	andcs	lr, r0, pc, lsl #13
    36f8:	bl	feb416f8 <log_oom_internal@plt+0xfeb3f468>
    36fc:			; <UNDEFINED> instruction: 0xf77f2802
    3700:			; <UNDEFINED> instruction: 0xf8dfad48
    3704:			; <UNDEFINED> instruction: 0x211644f8
    3708:	ldrbtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    370c:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    3710:	ldrbteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    3714:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    3718:	movtcs	pc, #29248	; 0x7240	; <UNPREDICTABLE>
    371c:	strb	r4, [r5, #1144]	; 0x478
    3720:	stmdacs	r0, {r4, r6, r7, r8, fp, sp, lr}
    3724:	mvfcsdz	f5, f7
    3728:	cmphi	r2, #0	; <UNPREDICTABLE>
    372c:	bl	fe4c172c <log_oom_internal@plt+0xfe4bf49c>
    3730:			; <UNDEFINED> instruction: 0xf77f2802
    3734:			; <UNDEFINED> instruction: 0xf8dfad2e
    3738:			; <UNDEFINED> instruction: 0x211644d0
    373c:	strbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    3740:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    3744:	strbeq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    3748:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    374c:	cmpcs	r3, #64, 4	; <UNPREDICTABLE>
    3750:	str	r4, [fp, #1144]!	; 0x478
    3754:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    3758:	adcne	pc, sp, #64, 4
    375c:	ldrtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    3760:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3764:	svclt	0x004bf7fe
    3768:	ldrteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    376c:			; <UNDEFINED> instruction: 0xf7fe4478
    3770:	rsbsvs	lr, r8, #8064	; 0x1f80
    3774:			; <UNDEFINED> instruction: 0xf47f2800
    3778:			; <UNDEFINED> instruction: 0xf8dfa980
    377c:	vshl.s8	d19, d20, d16
    3780:			; <UNDEFINED> instruction: 0xf8df220b
    3784:	ldrbtmi	r1, [fp], #-1184	; 0xfffffb60
    3788:			; <UNDEFINED> instruction: 0xf5034479
    378c:	tstcc	r3, r4, lsl r3
    3790:	stc	7, cr15, [r0, #1016]	; 0x3f8
    3794:			; <UNDEFINED> instruction: 0xf7ff4607
    3798:	eorscc	fp, r8, r8, asr #16
    379c:	stcl	7, cr15, [r8, #-1016]	; 0xfffffc08
    37a0:			; <UNDEFINED> instruction: 0xf6bf1e07
    37a4:	strbmi	sl, [r8], -r4, ror #18
    37a8:	bl	15417a8 <log_oom_internal@plt+0x153f518>
    37ac:			; <UNDEFINED> instruction: 0xf77f2802
    37b0:			; <UNDEFINED> instruction: 0xf8dfa9b8
    37b4:			; <UNDEFINED> instruction: 0x46394474
    37b8:	ldrbtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    37bc:	movwcs	pc, #21056	; 0x5240	; <UNPREDICTABLE>
    37c0:	strbteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    37c4:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    37c8:	strb	r4, [pc, #-1144]!	; 3358 <log_oom_internal@plt+0x10c8>
    37cc:	andcs	r4, r0, r3, lsl #13
    37d0:	bl	10417d0 <log_oom_internal@plt+0x103f540>
    37d4:	vsub.i8	d2, d0, d2
    37d8:			; <UNDEFINED> instruction: 0xf1cb8088
    37dc:	rscslt	r0, pc, #0, 14
    37e0:			; <UNDEFINED> instruction: 0xf7fe427f
    37e4:			; <UNDEFINED> instruction: 0xf8dfbe8b
    37e8:	vshl.s8	<illegal reg q9.5>, q6, q0
    37ec:			; <UNDEFINED> instruction: 0xf8df2225
    37f0:	ldrbtmi	r1, [fp], #-1096	; 0xfffffbb8
    37f4:			; <UNDEFINED> instruction: 0xf5034479
    37f8:	tstcc	r3, r4, lsl r3
    37fc:	stcl	7, cr15, [sl, #-1016]	; 0xfffffc08
    3800:			; <UNDEFINED> instruction: 0xf7ff4607
    3804:	pkhbtmi	fp, r2, r2, lsl #16
    3808:			; <UNDEFINED> instruction: 0xf7fe4638
    380c:	stmdacs	r2, {r2, r5, r8, r9, fp, sp, lr, pc}
    3810:	adcshi	pc, fp, r0, lsl #6
    3814:	streq	pc, [r0, -sl, asr #3]
    3818:	rsbsmi	fp, pc, #-268435441	; 0xf000000f
    381c:			; <UNDEFINED> instruction: 0x4607e753
    3820:	stmdacs	r0, {r0, r5, fp, ip, pc}
    3824:	stmdage	r1, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    3828:	bl	fe941828 <log_oom_internal@plt+0xfe93f598>
    382c:	svclt	0x00fdf7fe
    3830:	ldrtmi	r4, [r8], -r3, lsl #13
    3834:	bl	3c1834 <log_oom_internal@plt+0x3bf5a4>
    3838:	vsub.i8	d2, d0, d2
    383c:			; <UNDEFINED> instruction: 0xf1cb809c
    3840:	rscslt	r0, pc, #0, 14
    3844:			; <UNDEFINED> instruction: 0xe7eb427f
    3848:			; <UNDEFINED> instruction: 0xf7fe4630
    384c:	stmdacs	r2, {r2, r8, r9, fp, sp, lr, pc}
    3850:	ldcge	7, cr15, [pc], {127}	; 0x7f
    3854:			; <UNDEFINED> instruction: 0x21164cf9
    3858:			; <UNDEFINED> instruction: 0xf2c44af9
    385c:	ldmmi	r9!, {r8}^
    3860:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    3864:	movtcs	pc, #62016	; 0xf240	; <UNPREDICTABLE>
    3868:	ldr	r4, [pc, #-1144]	; 33f8 <log_oom_internal@plt+0x1168>
    386c:	b	ffcc186c <log_oom_internal@plt+0xffcbf5dc>
    3870:			; <UNDEFINED> instruction: 0xf77f2802
    3874:	ldclmi	12, cr10, [r4], #568	; 0x238
    3878:	bmi	ffd0bcd8 <log_oom_internal@plt+0xffd09a48>
    387c:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    3880:	ldrbtmi	r4, [ip], #-2291	; 0xfffff70d
    3884:	vqshl.s8	q10, q13, q0
    3888:	ldrbtmi	r2, [r8], #-855	; 0xfffffca9
    388c:	strmi	lr, [r3], lr, lsl #10
    3890:			; <UNDEFINED> instruction: 0xf7fe4638
    3894:	stmdacs	r2, {r5, r6, r7, r9, fp, sp, lr, pc}
    3898:	stclmi	13, cr13, [lr], #836	; 0x344
    389c:	bmi	ffb95208 <log_oom_internal@plt+0xffb92f78>
    38a0:	bicvc	pc, r8, #1325400064	; 0x4f000000
    38a4:	ldrbtmi	r4, [ip], #-2285	; 0xfffff713
    38a8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    38ac:	andsvc	pc, r4, #8388608	; 0x800000
    38b0:	strcs	lr, [r0], #-2509	; 0xfffff633
    38b4:	andcs	r4, r3, r2, lsl #12
    38b8:			; <UNDEFINED> instruction: 0xf7fe3203
    38bc:			; <UNDEFINED> instruction: 0x4607ec76
    38c0:	bmi	ff9fd780 <log_oom_internal@plt+0xff9fb4f0>
    38c4:	stmiami	r7!, {r0, r5, r9, sl, lr}^
    38c8:	msrcs	CPSR_fsxc, #64, 4
    38cc:	cfstrdmi	mvd4, [r6, #488]!	; 0x1e8
    38d0:			; <UNDEFINED> instruction: 0xf5024478
    38d4:	ldrbtmi	r7, [sp], #-532	; 0xfffffdec
    38d8:	andls	r9, r0, #4194304	; 0x400000
    38dc:	andcs	r4, r3, r2, lsl #12
    38e0:			; <UNDEFINED> instruction: 0xf7fe3203
    38e4:	strmi	lr, [r7], -r2, ror #24
    38e8:	stclmi	6, cr14, [r0], #948	; 0x3b4
    38ec:	ldmdavs	r8!, {r0, r3, r4, r6, r9, sl, lr}
    38f0:	teqne	r5, #64, 4	; <UNPREDICTABLE>
    38f4:	strls	r4, [r1], #-1148	; 0xfffffb84
    38f8:	bmi	ff796c74 <log_oom_internal@plt+0xff7949e4>
    38fc:	andls	r4, r2, ip, ror r4
    3900:	andcs	r4, r3, sl, ror r4
    3904:	andsvc	pc, r4, #8388608	; 0x800000
    3908:	strtmi	r9, [r2], -r0, lsl #4
    390c:			; <UNDEFINED> instruction: 0xf7fe4402
    3910:	strmi	lr, [r7], -ip, asr #24
    3914:	svclt	0x0089f7fe
    3918:	vpadd.i8	q10, q8, <illegal reg q3.5>
    391c:	ldmibmi	r7, {r0, r1, r4, r5, r9, sp}^
    3920:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3924:	tstvc	r4, #12582912	; 0xc00000	; <UNPREDICTABLE>
    3928:			; <UNDEFINED> instruction: 0xf7fe3103
    392c:			; <UNDEFINED> instruction: 0x4607ecb4
    3930:	ldrtmi	lr, [r0], -r9, asr #13
    3934:	b	fe3c1934 <log_oom_internal@plt+0xfe3bf6a4>
    3938:			; <UNDEFINED> instruction: 0xf77f2802
    393c:	ldclmi	12, cr10, [r0], {42}	; 0x2a
    3940:	bmi	ff40bda0 <log_oom_internal@plt+0xff409b10>
    3944:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    3948:	ldrbtmi	r4, [ip], #-2255	; 0xfffff731
    394c:	vqshl.s8	q10, q13, q0
    3950:	ldrbtmi	r2, [r8], #-843	; 0xfffffcb5
    3954:	andcs	lr, r0, sl, lsr #9
    3958:	b	1f41958 <log_oom_internal@plt+0x1f3f6c8>
    395c:			; <UNDEFINED> instruction: 0xf77f2802
    3960:	stclmi	12, cr10, [sl, #756]	; 0x2f4
    3964:	bmi	ff295250 <log_oom_internal@plt+0xff292fc0>
    3968:	orrpl	pc, r6, #64, 4
    396c:	ldrbtmi	r4, [sp], #-2249	; 0xfffff737
    3970:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    3974:	cfstr64mi	mvdx14, [r8], {79}	; 0x4f
    3978:	bmi	ff2152e4 <log_oom_internal@plt+0xff213054>
    397c:	orrne	pc, r5, #64, 4
    3980:	ldrbtmi	r4, [ip], #-2247	; 0xfffff739
    3984:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    3988:	bmi	ff1bd7d0 <log_oom_internal@plt+0xff1bb540>
    398c:	stclmi	6, cr4, [r6], {81}	; 0x51
    3990:	bicsne	pc, fp, #64, 4
    3994:	ldrbtmi	r4, [sl], #-2245	; 0xfffff73b
    3998:			; <UNDEFINED> instruction: 0xf502447c
    399c:	ldrbtmi	r7, [r8], #-532	; 0xfffffdec
    39a0:	ldr	r9, [sl, r1, lsl #8]
    39a4:	stclmi	6, cr4, [r2], {32}
    39a8:	vpmax.s8	q10, q8, q1
    39ac:	stmibmi	r2, {r0, r3, r4, r6, r8, r9, ip, sp}^
    39b0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    39b4:	eorvc	pc, r4, #8388608	; 0x800000
    39b8:	andls	r4, r0, #2030043136	; 0x79000000
    39bc:	andcc	r4, r3, #35651584	; 0x2200000
    39c0:	bl	ff9c19c0 <log_oom_internal@plt+0xff9bf730>
    39c4:			; <UNDEFINED> instruction: 0xf7fe2000
    39c8:	rsbmi	lr, r9, #286720	; 0x46000
    39cc:	vsub.i8	d2, d0, d2
    39d0:	sbclt	r8, r9, #-1073741791	; 0xc0000021
    39d4:	str	r4, [r5], #591	; 0x24f
    39d8:			; <UNDEFINED> instruction: 0xf7fe2000
    39dc:	stmdacs	r2, {r2, r3, r4, r5, r9, fp, sp, lr, pc}
    39e0:	ldclge	7, cr15, [ip], #-508	; 0xfffffe04
    39e4:			; <UNDEFINED> instruction: 0x46394db5
    39e8:	vpmin.s8	d20, d16, d21
    39ec:	ldmmi	r5!, {r0, r1, r3, r7, r8, r9, ip, lr}
    39f0:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    39f4:	str	r4, [lr, #-1144]	; 0xfffffb88
    39f8:	b	b419f8 <log_oom_internal@plt+0xb3f768>
    39fc:			; <UNDEFINED> instruction: 0xf77f2802
    3a00:	vldmiami	r1!, {d10-<overflow reg d45>}
    3a04:	bmi	fec4be64 <log_oom_internal@plt+0xfec49bd4>
    3a08:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    3a0c:	ldrbtmi	r4, [ip], #-2224	; 0xfffff750
    3a10:	vst3.16	{d20-d22}, [pc :256], sl
    3a14:	ldrbtmi	r7, [r8], #-792	; 0xfffffce8
    3a18:	andcs	lr, r0, r8, asr #8
    3a1c:	b	6c1a1c <log_oom_internal@plt+0x6bf78c>
    3a20:			; <UNDEFINED> instruction: 0xf77f2802
    3a24:	vstmiami	fp!, {d10-<overflow reg d36>}
    3a28:	bmi	feacbe88 <log_oom_internal@plt+0xfeac9bf8>
    3a2c:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    3a30:	ldrbtmi	r4, [ip], #-2218	; 0xfffff756
    3a34:	vst3.16	{d20-d22}, [pc :256], sl
    3a38:	ldrbtmi	r7, [r8], #-791	; 0xfffffce9
    3a3c:	svclt	0x0000e436
    3a40:	strdeq	r5, [r0], -r2
    3a44:	ldrdeq	r4, [r0], -lr
    3a48:	andeq	r4, r0, ip, lsl #16
    3a4c:	andeq	r4, r0, lr, lsl r8
    3a50:	andeq	r4, r0, r4, ror #15
    3a54:	andeq	r4, r0, sl, lsl #10
    3a58:	andeq	r7, r1, r4, ror #5
    3a5c:	andeq	r4, r0, ip, lsl #16
    3a60:	andeq	r4, r0, r0, lsl r8
    3a64:	andeq	r4, r0, r8, asr #12
    3a68:	strdeq	r7, [r1], -lr
    3a6c:	andeq	r5, r0, lr, asr #26
    3a70:	andeq	r5, r0, r0, asr sp
    3a74:	andeq	r4, r0, ip, asr #19
    3a78:	andeq	r7, r1, r2, lsr #4
    3a7c:	andeq	r7, r1, r8, lsl #5
    3a80:			; <UNDEFINED> instruction: 0x000047b2
    3a84:	andeq	r5, r0, sl, lsr sp
    3a88:	andeq	r5, r0, r8, lsr sp
    3a8c:	andeq	r4, r0, ip, asr #7
    3a90:	strdeq	r5, [r0], -sl
    3a94:	ldrdeq	r5, [r0], -r2
    3a98:			; <UNDEFINED> instruction: 0x00005cbc
    3a9c:	andeq	r7, r1, sl, lsr r1
    3aa0:	andeq	r7, r1, sl, lsr #2
    3aa4:	strdeq	r7, [r1], -ip
    3aa8:	andeq	r5, r0, r6, lsl #26
    3aac:	strdeq	r5, [r0], -r8
    3ab0:	andeq	r7, r1, r2, lsr #1
    3ab4:	andeq	r5, r0, ip, ror #25
    3ab8:	ldrdeq	r5, [r0], -lr
    3abc:	andeq	r0, r0, r0, lsl r2
    3ac0:	andeq	r7, r1, r6, asr r0
    3ac4:	andeq	r7, r1, sl, lsr #32
    3ac8:	andeq	r4, r0, ip, asr #9
    3acc:	andeq	r5, r0, lr, ror #29
    3ad0:	strheq	r4, [r0], -r8
    3ad4:	ldrdeq	r4, [r0], -sl
    3ad8:	muleq	r0, ip, r9
    3adc:	andeq	r5, r0, r6, lsl #29
    3ae0:	andeq	r4, r0, r0, asr r0
    3ae4:	andeq	r6, r1, r8, lsr pc
    3ae8:	andeq	r6, r1, ip, lsr #30
    3aec:	andeq	r5, r0, ip, lsr lr
    3af0:	andeq	r4, r0, r6
    3af4:	andeq	r4, r0, r4, lsr r9
    3af8:	andeq	r4, r0, r2, lsl r9
    3afc:	strdeq	r4, [r0], -ip
    3b00:	ldrdeq	r5, [r0], -lr
    3b04:	andeq	r3, r0, r8, lsr #31
    3b08:	andeq	r5, r0, r2, asr #7
    3b0c:	andeq	r4, r0, r6, ror r3
    3b10:	andeq	r6, r1, r2, lsl #28
    3b14:	andeq	r5, r0, ip, asr sp
    3b18:	andeq	r3, r0, r6, lsr #30
    3b1c:	strdeq	r3, [r0], -ip
    3b20:	andeq	r5, r0, lr, lsr #26
    3b24:	andeq	r5, r0, r8, asr r4
    3b28:	muleq	r0, sl, r4
    3b2c:	strdeq	r5, [r0], -r8
    3b30:			; <UNDEFINED> instruction: 0x00003ebe
    3b34:	andeq	r5, r0, r6, ror ip
    3b38:	andeq	r3, r0, r0, asr #28
    3b3c:	andeq	r5, r0, r6, asr #7
    3b40:	andeq	r5, r0, r8, lsr ip
    3b44:	andeq	r3, r0, r2, lsl #28
    3b48:	andeq	r5, r0, ip, lsl r7
    3b4c:	andeq	r5, r0, r2, lsl r4
    3b50:			; <UNDEFINED> instruction: 0x00005bb4
    3b54:	andeq	r3, r0, sl, ror sp
    3b58:	andeq	r5, r0, r0, asr #13
    3b5c:	andeq	r5, r0, sl, lsl #23
    3b60:	andeq	r3, r0, r4, asr sp
    3b64:	andeq	r6, r1, r8, lsr #24
    3b68:	andeq	r3, r0, r6, lsr #26
    3b6c:	andeq	r5, r0, r4, lsr fp
    3b70:	strdeq	r3, [r0], -lr
    3b74:	andeq	r5, r0, ip, lsl #22
    3b78:	ldrdeq	r3, [r0], -r4
    3b7c:	muleq	r0, ip, r2
    3b80:	andeq	r5, r0, r6, lsr #21
    3b84:	andeq	r3, r0, ip, ror #24
    3b88:	andeq	r6, r1, r0, ror #22
    3b8c:	andeq	r6, r1, sl, lsr fp
    3b90:	andeq	r6, r1, r6, lsr #22
    3b94:			; <UNDEFINED> instruction: 0x000054b2
    3b98:	andeq	r5, r0, r8, lsl sl
    3b9c:	ldrdeq	r3, [r0], -lr
    3ba0:	andeq	r5, r0, r0, asr #9
    3ba4:	strdeq	r5, [r0], -r8
    3ba8:			; <UNDEFINED> instruction: 0x00003bb6
    3bac:	muleq	r0, r4, fp
    3bb0:	andeq	r5, r0, r6, asr #19
    3bb4:	andeq	r3, r0, r4, ror ip
    3bb8:	andeq	r3, r0, lr, ror #22
    3bbc:	andeq	r5, r0, r0, lsr #19
    3bc0:	andeq	r5, r0, sl, lsr #9
    3bc4:	andeq	r3, r0, r0, ror #22
    3bc8:	andeq	r5, r0, lr, ror #18
    3bcc:	andeq	r3, r0, r8, lsr fp
    3bd0:	andeq	r5, r0, ip, asr r9
    3bd4:	andeq	r3, r0, r6, lsr #22
    3bd8:	andeq	r3, r0, r6, lsr #22
    3bdc:	andeq	r5, r0, r4, lsr r9
    3be0:	strdeq	r3, [r0], -lr
    3be4:	andeq	r5, r0, r8, lsr #2
    3be8:	andeq	r5, r0, lr, lsl #18
    3bec:	ldrdeq	r3, [r0], -r4
    3bf0:	muleq	r0, lr, sl
    3bf4:	andeq	r5, r0, ip, lsr #17
    3bf8:	andeq	r3, r0, r6, ror sl
    3bfc:	andeq	r5, r0, r8, ror #2
    3c00:	andeq	r5, r0, r6, lsl #17
    3c04:	andeq	r3, r0, ip, asr #20
    3c08:	strdeq	r5, [r0], -r4
    3c0c:	andeq	r5, r0, r2, asr r8
    3c10:	andeq	r3, r0, r8, lsl sl
    3c14:	andeq	r5, r0, ip, lsr r8
    3c18:	andeq	r3, r0, r6, lsl #20
    3c1c:	andeq	r4, r0, r8, asr #31
    3c20:	andeq	r5, r0, r6, lsl r8
    3c24:	andeq	r3, r0, r0, ror #19
    3c28:	ldrdeq	r4, [r0], -ip
    3c2c:	ldrdeq	r5, [r0], -r6
    3c30:	andeq	r3, r0, r0, lsr #19
    3c34:	andeq	r5, r0, sl, lsr #15
    3c38:	andeq	r3, r0, r4, ror r9
    3c3c:	andeq	r5, r0, ip, lsr #1
    3c40:	andeq	r5, r0, sl, lsr r7
    3c44:	andeq	r3, r0, r0, lsl #18
    3c48:	strdeq	r5, [r0], -lr
    3c4c:	andeq	r5, r0, r8, lsl r7
    3c50:	ldrdeq	r3, [r0], -lr
    3c54:	andeq	r4, r0, r6, lsr #26
    3c58:	strdeq	r5, [r0], -r4
    3c5c:			; <UNDEFINED> instruction: 0x000038be
    3c60:	ldrdeq	r5, [r0], -r0
    3c64:	muleq	r0, r8, r8
    3c68:	muleq	r0, sl, lr
    3c6c:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    3c70:	andeq	r3, r0, ip, ror #16
    3c74:	muleq	r0, ip, r6
    3c78:	andeq	r5, r0, ip, ror r6
    3c7c:	andeq	r3, r0, r6, asr #16
    3c80:	andeq	r4, r0, lr, ror #30
    3c84:	andeq	r5, r0, r0, asr r6
    3c88:	andeq	r3, r0, r6, lsl r8
    3c8c:	andeq	r3, r0, lr, lsl r8
    3c90:	andeq	r5, r0, ip, lsr #12
    3c94:	strdeq	r3, [r0], -r6
    3c98:	ldrdeq	r4, [r0], -r2
    3c9c:	andeq	r5, r0, r8, lsl r6
    3ca0:	andeq	r3, r0, r2, ror #15
    3ca4:	andeq	r5, r0, r6, lsl #12
    3ca8:	andeq	r4, r0, r8, lsl #26
    3cac:	andeq	r3, r0, sl, asr #15
    3cb0:			; <UNDEFINED> instruction: 0x000037b8
    3cb4:	andeq	r5, r0, sl, ror #11
    3cb8:	andeq	r3, r0, r8, asr r8
    3cbc:	muleq	r0, ip, r7
    3cc0:	andeq	r5, r0, sl, lsr #11
    3cc4:	andeq	r3, r0, r4, ror r7
    3cc8:	andeq	r4, r0, r2, ror #31
    3ccc:	andeq	r5, r0, ip, lsl #11
    3cd0:	andeq	r3, r0, r2, asr r7
    3cd4:	muleq	r0, r2, pc	; <UNPREDICTABLE>
    3cd8:	andeq	r5, r0, r8, ror #10
    3cdc:	andeq	r3, r0, lr, lsr #14
    3ce0:	cdpmi	6, 15, cr4, cr3, cr0, {1}
    3ce4:	b	641ce4 <log_oom_internal@plt+0x63fa54>
    3ce8:			; <UNDEFINED> instruction: 0x46294af2
    3cec:	ldrbtmi	r4, [sl], #-3570	; 0xfffff20e
    3cf0:	orrspl	pc, r1, #64, 4
    3cf4:	andsvc	pc, lr, #8388608	; 0x800000
    3cf8:	ldrbtmi	r4, [lr], #-1149	; 0xfffffb83
    3cfc:	andls	r9, r2, r1, lsl #12
    3d00:	andls	r2, r0, #3
    3d04:	strmi	r4, [r2], #-1578	; 0xfffff9d6
    3d08:	b	13c1d08 <log_oom_internal@plt+0x13bfa78>
    3d0c:			; <UNDEFINED> instruction: 0xf7ff4607
    3d10:			; <UNDEFINED> instruction: 0xf7febae9
    3d14:	strmi	lr, [r3], -r6, lsr #20
    3d18:	ldmdavs	pc, {sp}	; <UNPREDICTABLE>
    3d1c:	ldm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d20:	ldcle	8, cr2, [r0], {2}
    3d24:	svclt	0x00b82f00
    3d28:	rscslt	r4, pc, #-268435449	; 0xf0000007
    3d2c:			; <UNDEFINED> instruction: 0xf7ff427f
    3d30:	ldrdcs	fp, [r0], -r9
    3d34:	stm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d38:	ldcle	8, cr2, [r4], {2}
    3d3c:	rscslt	r4, pc, #-268435449	; 0xf0000007
    3d40:			; <UNDEFINED> instruction: 0xf7ff427f
    3d44:	vldrmi	s23, [sp, #828]	; 0x33c
    3d48:	stmdals	r1!, {r0, r3, r4, r5, r9, sl, lr}
    3d4c:			; <UNDEFINED> instruction: 0x63b6f44f
    3d50:	ldrbtmi	r4, [sp], #-2779	; 0xfffff525
    3d54:	cfldr64mi	mvdx9, [fp, #4]
    3d58:	andls	r4, r2, sl, ror r4
    3d5c:	andsvc	pc, lr, #8388608	; 0x800000
    3d60:	andcs	r4, r3, sp, ror r4
    3d64:	ldclmi	7, cr14, [r8, #820]	; 0x334
    3d68:			; <UNDEFINED> instruction: 0xf8da4639
    3d6c:	vhadd.s8	d16, d0, d28
    3d70:	bmi	ff598c2c <log_oom_internal@plt+0xff59699c>
    3d74:	strls	r4, [r1, #-1149]	; 0xfffffb83
    3d78:	ldrbtmi	r4, [sl], #-3541	; 0xfffff22b
    3d7c:			; <UNDEFINED> instruction: 0xf5029002
    3d80:	ldrbtmi	r7, [sp], #-542	; 0xfffffde2
    3d84:	ldr	r2, [ip, r3]!
    3d88:	ldm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d8c:			; <UNDEFINED> instruction: 0x463148d1
    3d90:	vpmin.s8	q10, q8, <illegal reg q0.5>
    3d94:	ldrbtmi	r5, [r8], #-994	; 0xfffffc1e
    3d98:	ldrbtmi	r4, [sl], #-4048	; 0xfffff030
    3d9c:			; <UNDEFINED> instruction: 0xf502447f
    3da0:	stmib	sp, {r1, r2, r3, r4, r9, ip, sp, lr}^
    3da4:	strmi	r2, [r2], -r0, lsl #14
    3da8:	andcc	r2, r3, #3
    3dac:	ldmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3db0:			; <UNDEFINED> instruction: 0xf7ff4607
    3db4:	andcs	fp, r0, r9, asr r9
    3db8:	stmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3dbc:	stcle	8, cr2, [fp], {2}
    3dc0:	rscslt	r4, pc, #-268435449	; 0xf0000007
    3dc4:	svccs	0x0000427f
    3dc8:	svcge	0x00f4f6be
    3dcc:	bllt	1601dd0 <log_oom_internal@plt+0x15ffb40>
    3dd0:	andls	r2, pc, #268435456	; 0x10000000
    3dd4:	bllt	fea81dd8 <log_oom_internal@plt+0xfea7fb48>
    3dd8:	ldrtmi	r4, [r9], -r1, asr #17
    3ddc:	vpmax.s8	q10, q8, <illegal reg q0.5>
    3de0:	ldrbtmi	r3, [r8], #-873	; 0xfffffc97
    3de4:	ldrbtmi	r4, [sl], #-3520	; 0xfffff240
    3de8:	eorvc	pc, ip, #8388608	; 0x800000
    3dec:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    3df0:	strmi	r2, [r2], -r0, lsl #10
    3df4:	andcc	r2, r3, #3
    3df8:	ldmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3dfc:	strb	r4, [r2, r7, lsl #12]!
    3e00:	vpadd.i8	d20, d16, d26
    3e04:	ldmibmi	sl!, {r0, r1, r3, r4, r6, r7, r9, ip, lr}
    3e08:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3e0c:	tstvc	lr, #12582912	; 0xc00000	; <UNPREDICTABLE>
    3e10:			; <UNDEFINED> instruction: 0xf7fe3103
    3e14:	strmi	lr, [r7], -r0, asr #20
    3e18:	blt	1941e1c <log_oom_internal@plt+0x193fb8c>
    3e1c:			; <UNDEFINED> instruction: 0xf7fe2000
    3e20:	stmdacs	r2, {r1, r3, r4, fp, sp, lr, pc}
    3e24:	rsbmi	sp, pc, #7936	; 0x1f00
    3e28:	rsbsmi	fp, pc, #-268435441	; 0xf000000f
    3e2c:	blt	16c1e30 <log_oom_internal@plt+0x16bfba0>
    3e30:			; <UNDEFINED> instruction: 0xf7fe4638
    3e34:	stmdacs	r2, {r4, fp, sp, lr, pc}
    3e38:			; <UNDEFINED> instruction: 0xf1c9dc2a
    3e3c:	rscslt	r0, pc, #0, 14
    3e40:			; <UNDEFINED> instruction: 0xf8dd427f
    3e44:			; <UNDEFINED> instruction: 0xf1bcc06c
    3e48:			; <UNDEFINED> instruction: 0xf47f0f00
    3e4c:			; <UNDEFINED> instruction: 0xf7ffa82b
    3e50:	ldrtmi	fp, [r8], -ip, lsr #16
    3e54:	svc	0x00fef7fd
    3e58:	stmdacs	r2, {r0, r1, r2, r3, r8, fp, ip, pc}
    3e5c:	submi	sp, pc, #44, 24	; 0x2c00
    3e60:	rsbsmi	fp, pc, #-268435441	; 0xf000000f
    3e64:	cdpmi	7, 10, cr14, cr3, cr13, {7}
    3e68:	bmi	fe8d5714 <log_oom_internal@plt+0xfe8d3484>
    3e6c:	orrspl	pc, r5, #64, 4
    3e70:	ldrbtmi	r4, [lr], #-2210	; 0xfffff75e
    3e74:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    3e78:	andsvc	pc, lr, #8388608	; 0x800000
    3e7c:	strcs	lr, [r0], -sp, asr #19
    3e80:	andcs	r4, r3, r2, lsl #12
    3e84:			; <UNDEFINED> instruction: 0xf7fe3203
    3e88:			; <UNDEFINED> instruction: 0x4607e990
    3e8c:	blt	ac1e90 <log_oom_internal@plt+0xabfc00>
    3e90:			; <UNDEFINED> instruction: 0x4649489b
    3e94:	vpmin.s8	d20, d16, d11
    3e98:	ldrbtmi	r5, [r8], #-834	; 0xfffffcbe
    3e9c:	ldrbtmi	r4, [sl], #-3994	; 0xfffff066
    3ea0:			; <UNDEFINED> instruction: 0xf502447f
    3ea4:	stmib	sp, {r2, r4, r5, r9, ip, sp, lr}^
    3ea8:	strmi	r2, [r2], -r0, lsl #14
    3eac:	andcc	r2, r3, #3
    3eb0:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3eb4:	strb	r4, [r4, r7, lsl #12]
    3eb8:	svcmi	0x00944628
    3ebc:	stmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ec0:	ldrbtmi	r4, [pc], #-2707	; 3ec8 <log_oom_internal@plt+0x1c38>
    3ec4:	svcmi	0x00939701
    3ec8:			; <UNDEFINED> instruction: 0xf502447a
    3ecc:	stmdbls	pc, {r2, r4, r5, r9, ip, sp, lr}	; <UNPREDICTABLE>
    3ed0:	andls	r4, r0, #2130706432	; 0x7f000000
    3ed4:	teqpl	lr, #64, 4	; <UNPREDICTABLE>
    3ed8:	andls	r4, r2, sl, lsr r6
    3edc:	strmi	r2, [r2], #-3
    3ee0:	stmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ee4:	str	r4, [ip, r7, lsl #12]!
    3ee8:	vqdmulh.s<illegal width 8>	d20, d16, d11
    3eec:	stmibmi	fp, {r0, r5, r7, r9, ip, lr}
    3ef0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3ef4:	tstvc	lr, #12582912	; 0xc00000	; <UNPREDICTABLE>
    3ef8:	andcs	r3, r0, r3, lsl #2
    3efc:	stmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f00:			; <UNDEFINED> instruction: 0xf7ff4607
    3f04:	strtmi	fp, [r8], -pc, ror #19
    3f08:	ldreq	pc, [r5, -pc, rrx]
    3f0c:	svc	0x00ccf7fd
    3f10:	stmiblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f14:	ldrcs	r4, [r0, -r2, lsl #17]
    3f18:	tstcs	r6, r2, lsl #21
    3f1c:	blmi	fe095104 <log_oom_internal@plt+0xfe092e74>
    3f20:	smlsdxls	r3, sl, r4, r4
    3f24:			; <UNDEFINED> instruction: 0xf502447b
    3f28:	movwls	r7, #4660	; 0x1234
    3f2c:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    3f30:	vhsub.s8	d25, d0, d0
    3f34:	strmi	r5, [r2], -r5, asr #6
    3f38:	andls	pc, r8, sp, asr #17
    3f3c:	andcs	r3, r3, r3, lsl #4
    3f40:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f44:	ldrb	r4, [ip, -r7, lsl #12]!
    3f48:			; <UNDEFINED> instruction: 0xf10d9b1c
    3f4c:			; <UNDEFINED> instruction: 0xf8dd0e90
    3f50:	ldmdavs	r8, {r2, r3, r5, r6, lr, pc}
    3f54:	ldmvs	sl, {r0, r3, r4, r6, fp, sp, lr}
    3f58:	stmia	lr!, {r0, r1, r3, r4, r6, r7, fp, sp, lr}
    3f5c:			; <UNDEFINED> instruction: 0xf1bc000f
    3f60:			; <UNDEFINED> instruction: 0xf47e0f00
    3f64:	qadd8mi	sl, r8, pc	; <UNPREDICTABLE>
    3f68:	svc	0x009ef7fd
    3f6c:	svclt	0x00a3f7fe
    3f70:	vqdmulh.s<illegal width 8>	q10, q0, q15
    3f74:	stmdbmi	lr!, {r1, r3, r6, r7, r9, ip, lr}^
    3f78:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3f7c:	blmi	1b7de6c <log_oom_internal@plt+0x1b7bbdc>
    3f80:	sbcpl	pc, r5, #64, 4
    3f84:	ldrbtmi	r4, [fp], #-2412	; 0xfffff694
    3f88:			; <UNDEFINED> instruction: 0xe7b34479
    3f8c:			; <UNDEFINED> instruction: 0xf7fd2000
    3f90:	stmdacs	r2, {r1, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    3f94:	svcge	0x0047f77f
    3f98:	stclmi	6, cr4, [r8, #-164]!	; 0xffffff5c
    3f9c:	vpmin.s8	d22, d16, d24
    3fa0:	bmi	19d8e90 <log_oom_internal@plt+0x19d6c00>
    3fa4:	strls	r4, [r1, #-1149]	; 0xfffffb83
    3fa8:	ldrbtmi	r4, [sl], #-3430	; 0xfffff29a
    3fac:			; <UNDEFINED> instruction: 0xf5029002
    3fb0:	ldrbtmi	r7, [sp], #-542	; 0xfffffde2
    3fb4:	strt	r2, [r4], r3
    3fb8:	blvs	168c3c0 <log_oom_internal@plt+0x168a130>
    3fbc:			; <UNDEFINED> instruction: 0xf7fe4608
    3fc0:	stmdacs	r0, {r1, r3, fp, sp, lr, pc}
    3fc4:	svcge	0x00b9f6be
    3fc8:	stmia	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3fcc:	andcs	r4, r0, r3, lsl #12
    3fd0:			; <UNDEFINED> instruction: 0xf7fd681f
    3fd4:	stmdacs	r2, {r6, r8, r9, sl, fp, sp, lr, pc}
    3fd8:	mcrge	7, 5, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
    3fdc:			; <UNDEFINED> instruction: 0x46394e5a
    3fe0:	vpmin.s8	q10, q0, q5
    3fe4:	ldmdami	sl, {r0, r2, r5, r7, r8, r9, ip, lr}^
    3fe8:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    3fec:	smlsldx	r4, r3, r8, r4
    3ff0:	vpadd.i8	q10, q0, q4
    3ff4:	ldmdbmi	r8, {r0, r1, r2, r3, r4, r5, r7, r9, ip, lr}^
    3ff8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3ffc:	bls	87ddec <log_oom_internal@plt+0x87bb5c>
    4000:			; <UNDEFINED> instruction: 0x46104611
    4004:	mrc	7, 3, APSR_nzcv, cr4, cr13, {7}
    4008:			; <UNDEFINED> instruction: 0xf6be2800
    400c:			; <UNDEFINED> instruction: 0xf7feaff2
    4010:	strmi	lr, [r3], -r8, lsr #17
    4014:	ldmdavs	pc, {r3, r5, r9, sl, lr}	; <UNPREDICTABLE>
    4018:	svc	0x001cf7fd
    401c:			; <UNDEFINED> instruction: 0xf77f2802
    4020:	stclmi	14, cr10, [lr, #-516]	; 0xfffffdfc
    4024:	stmdals	r1!, {r0, r3, r4, r5, r9, sl, lr}
    4028:	bicspl	pc, r2, #64, 4
    402c:	ldrbtmi	r4, [sp], #-2636	; 0xfffff5b4
    4030:	cfstr64mi	mvdx9, [ip, #-4]
    4034:	andls	r4, r2, sl, ror r4
    4038:	andsvc	pc, lr, #8388608	; 0x800000
    403c:	andcs	r4, r3, sp, ror r4
    4040:	blmi	127d9c4 <log_oom_internal@plt+0x127b734>
    4044:	sbcpl	pc, lr, #64, 4
    4048:	ldrbtmi	r4, [fp], #-2376	; 0xfffff6b8
    404c:			; <UNDEFINED> instruction: 0xe7514479
    4050:	stm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4054:	andcs	r4, r0, r3, lsl #12
    4058:			; <UNDEFINED> instruction: 0xf7fd681f
    405c:	stmdacs	r2, {r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    4060:	mcrge	7, 3, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    4064:	ldrtmi	r4, [r9], -r2, asr #26
    4068:	vtst.8	d25, d0, d13
    406c:	bmi	1058fcc <log_oom_internal@plt+0x1056d3c>
    4070:	strls	r4, [r1, #-1149]	; 0xfffffb83
    4074:	ldrbtmi	r4, [sl], #-3392	; 0xfffff2c0
    4078:			; <UNDEFINED> instruction: 0xf5029002
    407c:	ldrbtmi	r7, [sp], #-542	; 0xfffffde2
    4080:	ldrt	r2, [lr], -r3
    4084:			; <UNDEFINED> instruction: 0xf2404e3d
    4088:	ldmdals	r9, {r1, r2, r3, r4, r6, r7, r8, r9, ip, lr}
    408c:			; <UNDEFINED> instruction: 0x9601447e
    4090:	bmi	f17984 <log_oom_internal@plt+0xf156f4>
    4094:	andls	r4, r2, lr, ror r4
    4098:	andcs	r4, r6, sl, ror r4
    409c:	andsvc	pc, lr, #8388608	; 0x800000
    40a0:	ldrtmi	r9, [r2], -r0, lsl #4
    40a4:			; <UNDEFINED> instruction: 0xf7fe3203
    40a8:			; <UNDEFINED> instruction: 0xf7fee880
    40ac:	svclt	0x0000bfc5
    40b0:	andeq	r4, r0, r2, lsl #28
    40b4:	andeq	r5, r0, lr, lsr #5
    40b8:	andeq	r3, r0, r0, ror r4
    40bc:	andeq	r4, r0, lr, lsl #30
    40c0:	andeq	r5, r0, r4, asr #4
    40c4:	andeq	r3, r0, r8, lsl #8
    40c8:	andeq	r4, r0, ip, asr #29
    40cc:	andeq	r5, r0, r2, lsr #4
    40d0:	andeq	r3, r0, r6, ror #7
    40d4:	ldrdeq	r3, [r0], -r2
    40d8:	andeq	r5, r0, r2, lsl #4
    40dc:	andeq	r4, r0, r8, ror #30
    40e0:	andeq	r3, r0, r6, lsl #7
    40e4:			; <UNDEFINED> instruction: 0x000051b6
    40e8:	andeq	r3, r0, r0, lsr #7
    40ec:	muleq	r0, r4, r1
    40f0:	andeq	r3, r0, lr, asr r3
    40f4:	andeq	r3, r0, lr, asr #14
    40f8:	andeq	r5, r0, r8, lsr #2
    40fc:	strdeq	r3, [r0], -r2
    4100:	andeq	r3, r0, lr, asr #5
    4104:	strdeq	r5, [r0], -lr
    4108:	andeq	r3, r0, r0, lsr #14
    410c:			; <UNDEFINED> instruction: 0x00004cbe
    4110:	ldrdeq	r5, [r0], -r4
    4114:	muleq	r0, r8, r2
    4118:	andeq	r5, r0, ip, lsr #1
    411c:	andeq	r3, r0, r6, ror r2
    4120:	andeq	r3, r0, ip, asr #4
    4124:	andeq	r5, r0, ip, ror r0
    4128:	andeq	r4, r0, ip, lsl #25
    412c:	andeq	r5, r0, r4, lsr #32
    4130:	andeq	r3, r0, lr, ror #3
    4134:	andeq	r5, r0, r6, lsl r0
    4138:	andeq	r3, r0, r0, ror #3
    413c:	ldrdeq	r4, [r0], -ip
    4140:	strdeq	r4, [r0], -r2
    4144:			; <UNDEFINED> instruction: 0x000031b6
    4148:	andeq	r4, r0, r8, lsr ip
    414c:			; <UNDEFINED> instruction: 0x00004fb2
    4150:	andeq	r3, r0, ip, ror r1
    4154:	andeq	r4, r0, r4, lsr #31
    4158:	andeq	r3, r0, lr, ror #2
    415c:	andeq	r4, r0, r2, lsr ip
    4160:	andeq	r4, r0, r8, ror #30
    4164:	andeq	r3, r0, ip, lsr #2
    4168:	andeq	r4, r0, r2, asr pc
    416c:	andeq	r3, r0, ip, lsl r1
    4170:	andeq	r4, r0, r8, asr ip
    4174:	andeq	r4, r0, r6, lsr #30
    4178:	andeq	r3, r0, sl, ror #1
    417c:	andeq	r4, r0, ip, asr ip
    4180:	ldrdeq	r3, [r0], -r4
    4184:	andeq	r4, r0, r4, lsl #30
    4188:	bleq	402cc <log_oom_internal@plt+0x3e03c>
    418c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    4190:	strbtmi	fp, [sl], -r2, lsl #24
    4194:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    4198:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    419c:	ldrmi	sl, [sl], #776	; 0x308
    41a0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    41a4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    41a8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    41ac:			; <UNDEFINED> instruction: 0xf85a4b06
    41b0:	stmdami	r6, {r0, r1, ip, sp}
    41b4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    41b8:	ldmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    41bc:	mcr	7, 3, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    41c0:	andeq	r5, r1, r4, lsl #24
    41c4:	andeq	r0, r0, r8, lsr #4
    41c8:	andeq	r0, r0, ip, lsl r2
    41cc:	andeq	r0, r0, r4, lsl #4
    41d0:	ldr	r3, [pc, #20]	; 41ec <log_oom_internal@plt+0x1f5c>
    41d4:	ldr	r2, [pc, #20]	; 41f0 <log_oom_internal@plt+0x1f60>
    41d8:	add	r3, pc, r3
    41dc:	ldr	r2, [r3, r2]
    41e0:	cmp	r2, #0
    41e4:	bxeq	lr
    41e8:	b	220c <__gmon_start__@plt>
    41ec:	andeq	r5, r1, r4, ror #23
    41f0:	andeq	r0, r0, r0, lsr r2
    41f4:	blmi	1d6214 <log_oom_internal@plt+0x1d3f84>
    41f8:	bmi	1d53e0 <log_oom_internal@plt+0x1d3150>
    41fc:	addmi	r4, r3, #2063597568	; 0x7b000000
    4200:	andle	r4, r3, sl, ror r4
    4204:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    4208:	ldrmi	fp, [r8, -r3, lsl #2]
    420c:	svclt	0x00004770
    4210:	andeq	r5, r1, r4, lsr lr
    4214:	andeq	r5, r1, r0, lsr lr
    4218:	andeq	r5, r1, r0, asr #23
    421c:	andeq	r0, r0, r4, lsr #4
    4220:	stmdbmi	r9, {r3, fp, lr}
    4224:	bmi	25540c <log_oom_internal@plt+0x25317c>
    4228:	bne	255414 <log_oom_internal@plt+0x253184>
    422c:	svceq	0x00cb447a
    4230:			; <UNDEFINED> instruction: 0x01a1eb03
    4234:	andle	r1, r3, r9, asr #32
    4238:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    423c:	ldrmi	fp, [r8, -r3, lsl #2]
    4240:	svclt	0x00004770
    4244:	andeq	r5, r1, r8, lsl #28
    4248:	andeq	r5, r1, r4, lsl #28
    424c:	muleq	r1, r4, fp
    4250:	andeq	r0, r0, r4, lsr r2
    4254:	blmi	2b167c <log_oom_internal@plt+0x2af3ec>
    4258:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    425c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    4260:	blmi	272814 <log_oom_internal@plt+0x270584>
    4264:	ldrdlt	r5, [r3, -r3]!
    4268:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    426c:			; <UNDEFINED> instruction: 0xf7fd6818
    4270:			; <UNDEFINED> instruction: 0xf7ffefe6
    4274:	blmi	1c4178 <log_oom_internal@plt+0x1c1ee8>
    4278:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    427c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    4280:	andeq	r5, r1, sl, lsl #28
    4284:	andeq	r5, r1, r4, ror #22
    4288:	andeq	r0, r0, r8, lsr r2
    428c:	muleq	r1, r2, sp
    4290:	andeq	r5, r1, sl, ror #27
    4294:	svclt	0x0000e7c4
    4298:			; <UNDEFINED> instruction: 0xf7fd6800
    429c:	svclt	0x0000bd3b
    42a0:	tstlt	r8, r0, lsl #16
    42a4:	svclt	0x008cf7fd
    42a8:	svclt	0x00004770
    42ac:	svclt	0x0000e7f8
    42b0:	svclt	0x0000e7f6
    42b4:	svclt	0x0000e7f4
    42b8:	svclt	0x0000e7f2
    42bc:	svclt	0x0000e7f0
    42c0:	addlt	fp, r3, r0, lsr r5
    42c4:	blmi	730a2c <log_oom_internal@plt+0x72e79c>
    42c8:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    42cc:	andcs	fp, r0, r3, lsl r9
    42d0:	ldclt	0, cr11, [r0, #-12]!
    42d4:	blmi	64cae0 <log_oom_internal@plt+0x64a850>
    42d8:	ldmdbmi	r9, {r9, ip, pc}
    42dc:	bmi	6554d0 <log_oom_internal@plt+0x653240>
    42e0:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    42e4:	svc	0x0098f7fd
    42e8:	ble	ffc0bb00 <log_oom_internal@plt+0xffc09870>
    42ec:			; <UNDEFINED> instruction: 0xf7fd2000
    42f0:	stmdacs	r2, {r1, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    42f4:	rsbmi	sp, r0, #3840	; 0xf00
    42f8:	submi	fp, r0, #192, 4
    42fc:	bmi	4be2a4 <log_oom_internal@plt+0x4bc014>
    4300:	orrscs	pc, r7, #64, 4
    4304:	ldmdbmi	r2, {r0, r4, sl, fp, lr}
    4308:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    430c:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    4310:			; <UNDEFINED> instruction: 0xf7fd9400
    4314:	qasxmi	lr, r1, lr
    4318:			; <UNDEFINED> instruction: 0x4c0f4a0e
    431c:	msrvc	CPSR_sxc, #1325400064	; 0x4f000000
    4320:	ldrbtmi	r4, [sl], #-3342	; 0xfffff2f2
    4324:	andcs	r4, r3, ip, ror r4
    4328:	strtcc	r4, [r0], #-1149	; 0xfffffb83
    432c:	stmib	sp, {r1, sl, lr}^
    4330:			; <UNDEFINED> instruction: 0xf7fd4500
    4334:			; <UNDEFINED> instruction: 0xe7cbef3a
    4338:	andeq	r5, r1, r0, lsr #27
    433c:	andeq	r2, r0, r0, lsr #29
    4340:	strheq	r3, [r0], -r4
    4344:	muleq	r0, lr, lr
    4348:	andeq	r2, r0, r0, ror #28
    434c:	muleq	r0, r2, ip
    4350:	andeq	r2, r0, r2, lsl #30
    4354:	andeq	r2, r0, r6, asr #28
    4358:	andeq	r4, r0, r8, ror ip
    435c:	andeq	r2, r0, r4, ror #28
    4360:	blmi	1156c78 <log_oom_internal@plt+0x11549e8>
    4364:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4368:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    436c:	movwls	r6, #22555	; 0x581b
    4370:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4374:	suble	r2, r8, r0, lsl #16
    4378:	strmi	r4, [r5], -r0, asr #30
    437c:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    4380:	tstlt	r8, r4, lsl #12
    4384:	stmdblt	r4!, {r2, fp, ip, sp, lr}^
    4388:	blmi	ed6c84 <log_oom_internal@plt+0xed49f4>
    438c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4390:	blls	15e400 <log_oom_internal@plt+0x15c170>
    4394:			; <UNDEFINED> instruction: 0xf04f405a
    4398:	cmnle	r9, r0, lsl #6
    439c:	andlt	r4, r7, r0, lsr #12
    43a0:	bvc	eb3b68 <log_oom_internal@plt+0xeb18d8>
    43a4:	blmi	dcd3ac <log_oom_internal@plt+0xdcb11c>
    43a8:	ldmdbmi	r7!, {r9, fp, sp}
    43ac:	ldrbtmi	sl, [fp], #-2564	; 0xfffff5fc
    43b0:	ldrbtmi	r9, [r9], #-512	; 0xfffffe00
    43b4:	andcs	fp, r2, #12, 30	; 0x30
    43b8:	strls	r2, [r4], #-512	; 0xfffffe00
    43bc:	mrc	7, 2, APSR_nzcv, cr2, cr13, {7}
    43c0:	blle	64bbe0 <log_oom_internal@plt+0x649950>
    43c4:	strtmi	r9, [r8], -r4, lsl #18
    43c8:	bmi	c57090 <log_oom_internal@plt+0xc54e00>
    43cc:	ldrbtmi	r9, [fp], #-256	; 0xffffff00
    43d0:	ldrbtmi	r4, [sl], #-2352	; 0xfffff6d0
    43d4:			; <UNDEFINED> instruction: 0xf7fd4479
    43d8:	cdpne	15, 0, cr14, cr5, cr0, {1}
    43dc:	stmdals	r4, {r0, r1, r8, r9, fp, ip, lr, pc}
    43e0:	ldc	7, cr15, [sl], {253}	; 0xfd
    43e4:			; <UNDEFINED> instruction: 0x4620e7d0
    43e8:	ldc	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    43ec:	stcle	8, cr2, [sp], #-8
    43f0:	sbclt	r4, r0, #104, 4	; 0x80000006
    43f4:	ldrb	r4, [r2, r4, asr #4]!
    43f8:			; <UNDEFINED> instruction: 0xf7fd4620
    43fc:	stmdacs	r2, {r2, r3, r5, r8, sl, fp, sp, lr, pc}
    4400:	rsbsmi	sp, r0, #16, 24	; 0x1000
    4404:	submi	fp, r4, #192, 4
    4408:	stcmi	7, cr14, [r3], #-932	; 0xfffffc5c
    440c:	orrcs	pc, r1, #64, 4
    4410:	stmdbmi	r3!, {r1, r5, r9, fp, lr}
    4414:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    4418:	ldrbtmi	r3, [r9], #-1088	; 0xfffffbc0
    441c:	strls	r3, [r0], #-515	; 0xfffffdfd
    4420:	mrc	7, 5, APSR_nzcv, cr6, cr13, {7}
    4424:	andcs	r6, r3, sl, ror r8
    4428:			; <UNDEFINED> instruction: 0x46314c1e
    442c:	vmla.f32	d20, d0, d14
    4430:	andls	r2, r2, #671088642	; 0x28000002
    4434:	bmi	75562c <log_oom_internal@plt+0x75339c>
    4438:	ldrbtmi	r3, [sp], #-1120	; 0xfffffba0
    443c:	strmi	lr, [r0, #-2509]	; 0xfffff633
    4440:	strmi	r4, [r2], #-1146	; 0xfffffb86
    4444:	mrc	7, 5, APSR_nzcv, cr0, cr13, {7}
    4448:	strb	r4, [r8, r4, lsl #12]
    444c:	andcs	r4, r3, r8, lsl ip
    4450:			; <UNDEFINED> instruction: 0x46294a18
    4454:	ldrbtmi	r4, [ip], #-3608	; 0xfffff1e8
    4458:	strbtcc	r4, [r0], #-1146	; 0xfffffb86
    445c:	strmi	r4, [r2], #-1150	; 0xfffffb82
    4460:	strmi	lr, [r0], -sp, asr #19
    4464:	orrcs	pc, lr, #64, 4
    4468:	mrc	7, 4, APSR_nzcv, cr14, cr13, {7}
    446c:	ldr	r4, [r6, r4, lsl #12]!
    4470:	stcl	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    4474:	andeq	r5, r1, ip, asr sl
    4478:	strdeq	r0, [r0], -r8
    447c:	andeq	r5, r1, ip, ror #25
    4480:	andeq	r5, r1, r4, lsr sl
    4484:	andeq	r2, r0, r2, lsl #28
    4488:	andeq	r2, r0, r6, lsl #28
    448c:	andeq	r3, r0, r2, ror #6
    4490:	andeq	r2, r0, r2, lsl lr
    4494:	andeq	r2, r0, r0, asr #31
    4498:	andeq	r4, r0, r8, lsl #23
    449c:	andeq	r2, r0, r2, asr sp
    44a0:	strdeq	r2, [r0], -r6
    44a4:	andeq	r4, r0, r8, ror #22
    44a8:	andeq	r2, r0, sl, lsl #27
    44ac:	andeq	r2, r0, r8, lsr #26
    44b0:	andeq	r4, r0, r6, asr #22
    44b4:	andeq	r2, r0, r0, lsl sp
    44b8:	andeq	r2, r0, r0, lsr sp
    44bc:	blmi	a56d64 <log_oom_internal@plt+0xa54ad4>
    44c0:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    44c4:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    44c8:	movwls	r6, #22555	; 0x581b
    44cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    44d0:	eorsle	r2, r6, r0, lsl #16
    44d4:	strmi	r6, [r4], -r3, asr #17
    44d8:	stmdbvs	r5, {r0, r1, r8, r9, ip, sp, pc}
    44dc:	blmi	8b1198 <log_oom_internal@plt+0x8aef08>
    44e0:	ldm	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
    44e4:	blge	84508 <log_oom_internal@plt+0x82278>
    44e8:	andeq	lr, r7, r3, lsl #17
    44ec:			; <UNDEFINED> instruction: 0x46294618
    44f0:	bl	ffe424ec <log_oom_internal@plt+0xffe4025c>
    44f4:	stmiavs	r0!, {r3, r6, r7, r8, ip, sp, pc}
    44f8:	bmi	732b60 <log_oom_internal@plt+0x7308d0>
    44fc:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    4500:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4504:	subsmi	r9, sl, r5, lsl #22
    4508:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    450c:	stmdavs	r0!, {r1, r2, r5, r8, ip, lr, pc}^
    4510:	andlt	r2, r7, r0, lsl #2
    4514:	ldrhtmi	lr, [r0], -sp
    4518:	stcllt	7, cr15, [sl], #-1012	; 0xfffffc0c
    451c:	stmdacs	r0, {r7, fp, sp, lr}
    4520:			; <UNDEFINED> instruction: 0xf7fdd0eb
    4524:	stmdacs	r0, {r2, r4, r6, r7, sl, fp, sp, lr, pc}
    4528:	bmi	478ccc <log_oom_internal@plt+0x476a3c>
    452c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    4530:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4534:	subsmi	r9, sl, r5, lsl #22
    4538:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    453c:	andlt	sp, r7, lr, lsl #2
    4540:	stcmi	13, cr11, [ip], {48}	; 0x30
    4544:	biccc	pc, pc, #64, 4
    4548:	stmdbmi	ip, {r0, r1, r3, r9, fp, lr}
    454c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    4550:	ldrbtmi	r3, [r9], #-1152	; 0xfffffb80
    4554:	strls	r3, [r0], #-515	; 0xfffffdfd
    4558:	mrc	7, 0, APSR_nzcv, cr10, cr13, {7}
    455c:	stcl	7, cr15, [ip], #1012	; 0x3f4
    4560:	andeq	r5, r1, r0, lsl #18
    4564:	strdeq	r0, [r0], -r8
    4568:	andeq	r5, r1, r0, lsr #22
    456c:	andeq	r5, r1, r2, asr #17
    4570:	muleq	r1, r2, r8
    4574:	andeq	r4, r0, r0, asr sl
    4578:	andeq	r2, r0, sl, lsl ip
    457c:	strdeq	r3, [r0], -lr
    4580:	addlt	fp, r5, r0, lsr r5
    4584:	andne	lr, r2, #3358720	; 0x334000
    4588:	stmdbcs	r0, {r4, r5, r8, r9, ip, sp, pc}
    458c:	blle	155dc4 <log_oom_internal@plt+0x153b34>
    4590:			; <UNDEFINED> instruction: 0xf7ff4610
    4594:	mulcs	r0, r3, pc	; <UNPREDICTABLE>
    4598:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    459c:	tstcs	r1, r0, asr r8
    45a0:	stc	7, cr15, [r8], #-1012	; 0xfffffc0c
    45a4:			; <UNDEFINED> instruction: 0xf7fd2000
    45a8:	stmdacs	r2, {r1, r2, r4, r6, sl, fp, sp, lr, pc}
    45ac:	rsbmi	fp, r0, #888	; 0x378
    45b0:	submi	fp, r0, #192, 4
    45b4:			; <UNDEFINED> instruction: 0x4621ddf0
    45b8:			; <UNDEFINED> instruction: 0x4c0f4a0e
    45bc:	tstmi	r2, #64, 4	; <UNPREDICTABLE>
    45c0:	ldrbtmi	r4, [sl], #-3342	; 0xfffff2f2
    45c4:	andcs	r4, r3, ip, ror r4
    45c8:	strtcc	r4, [ip], #1149	; 0x47d
    45cc:	stmib	sp, {r1, sl, lr}^
    45d0:			; <UNDEFINED> instruction: 0xf7fd4500
    45d4:	ldrb	lr, [pc, sl, ror #27]
    45d8:			; <UNDEFINED> instruction: 0xf2404c09
    45dc:	bmi	25521c <log_oom_internal@plt+0x252f8c>
    45e0:	ldrbtmi	r4, [ip], #-2313	; 0xfffff6f7
    45e4:	ldrcc	r4, [r8], #1146	; 0x47a
    45e8:	andcc	r4, r3, #2030043136	; 0x79000000
    45ec:			; <UNDEFINED> instruction: 0xf7fd9400
    45f0:	svclt	0x0000edd0
    45f4:	andeq	r2, r0, r6, lsr #23
    45f8:	ldrdeq	r4, [r0], -r8
    45fc:	andeq	r2, r0, r8, lsr #24
    4600:			; <UNDEFINED> instruction: 0x000049ba
    4604:	andeq	r2, r0, r4, lsl #23
    4608:	andeq	r2, r0, r4, lsl #24
    460c:	stmdbmi	lr!, {r1, r3, r9, sl, lr}
    4610:	push	{r1, r2, r3, r5, r8, r9, fp, lr}
    4614:	ldrbtmi	r4, [r9], #-496	; 0xfffffe10
    4618:	strcs	fp, [r0], #-138	; 0xffffff76
    461c:	strmi	sl, [r5], -r6, lsl #30
    4620:			; <UNDEFINED> instruction: 0xf04f9005
    4624:	andls	r0, r3, r1, lsl #16
    4628:	stmdavs	r0, {r0, r8, r9, sl, ip, pc}
    462c:	stmiapl	fp, {r1, sl, ip, pc}^
    4630:	ldmdavs	fp, {r0, r1, r2, r5, r8, fp, lr}
    4634:			; <UNDEFINED> instruction: 0xf04f9309
    4638:	blmi	985240 <log_oom_internal@plt+0x982fb0>
    463c:			; <UNDEFINED> instruction: 0xf8cd4479
    4640:	ldrbtmi	r8, [fp], #-0
    4644:	strmi	lr, [r6], #-2509	; 0xfffff633
    4648:			; <UNDEFINED> instruction: 0xf7fd9408
    464c:	mcrne	12, 0, lr, cr6, cr8, {2}
    4650:			; <UNDEFINED> instruction: 0x4628db13
    4654:			; <UNDEFINED> instruction: 0xff32f7ff
    4658:			; <UNDEFINED> instruction: 0xf7fd4638
    465c:	bmi	7bf6fc <log_oom_internal@plt+0x7bd46c>
    4660:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
    4664:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4668:	subsmi	r9, sl, r9, lsl #22
    466c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4670:	strtmi	sp, [r0], -r7, lsr #2
    4674:	pop	{r1, r3, ip, sp, pc}
    4678:			; <UNDEFINED> instruction: 0x464181f0
    467c:			; <UNDEFINED> instruction: 0xf7fd6868
    4680:			; <UNDEFINED> instruction: 0x4620ebba
    4684:	bl	ff9c2680 <log_oom_internal@plt+0xff9c03f0>
    4688:	svclt	0x00de2802
    468c:	rsclt	r4, r4, #116, 4	; 0x40000007
    4690:	sfmle	f4, 2, [r1, #400]!	; 0x190
    4694:			; <UNDEFINED> instruction: 0x46384631
    4698:	ldc	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    469c:	bmi	4176e0 <log_oom_internal@plt+0x415450>
    46a0:	ldcmi	6, cr4, [r0, #-196]	; 0xffffff3c
    46a4:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    46a8:	ldrbtmi	r3, [sp], #-1216	; 0xfffffb40
    46ac:	andcc	r9, r3, #0, 8
    46b0:	mvnscc	pc, #64, 4
    46b4:	andls	r9, r2, r1, lsl #10
    46b8:			; <UNDEFINED> instruction: 0xf7fd2003
    46bc:			; <UNDEFINED> instruction: 0x4604ed76
    46c0:			; <UNDEFINED> instruction: 0xf7fde7ca
    46c4:	svclt	0x0000ec3a
    46c8:	andeq	r5, r1, sl, lsr #15
    46cc:	strdeq	r0, [r0], -r8
    46d0:	ldrdeq	r2, [r0], -r8
    46d4:	andeq	r5, r1, lr, lsl r3
    46d8:	andeq	r5, r1, lr, asr r7
    46dc:	strdeq	r4, [r0], -r8
    46e0:	andeq	r2, r0, r2, asr #21
    46e4:	andeq	r2, r0, r6, lsl #23
    46e8:	addlt	fp, r2, r0, lsl r5
    46ec:	strmi	fp, [ip], -r8, asr #2
    46f0:			; <UNDEFINED> instruction: 0xf7fdb1a1
    46f4:			; <UNDEFINED> instruction: 0x4601eaf2
    46f8:	andlt	r4, r2, r0, lsr #12
    46fc:			; <UNDEFINED> instruction: 0x4010e8bd
    4700:	stcmi	7, cr14, [lr], {132}	; 0x84
    4704:	movwmi	pc, #21056	; 0x5240	; <UNPREDICTABLE>
    4708:	stmdbmi	lr, {r0, r2, r3, r9, fp, lr}
    470c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    4710:	ldrbtmi	r3, [r9], #-1236	; 0xfffffb2c
    4714:	strls	r3, [r0], #-515	; 0xfffffdfd
    4718:	ldc	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    471c:	strtmi	r4, [r0], -sl, lsl #18
    4720:	vpmax.s8	d20, d0, d10
    4724:	ldrbtmi	r4, [r9], #-774	; 0xfffffcfa
    4728:			; <UNDEFINED> instruction: 0x460c447a
    472c:	ldrbcc	r4, [r4], #2312	; 0x908
    4730:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    4734:			; <UNDEFINED> instruction: 0xf7fd9400
    4738:	svclt	0x0000ed2c
    473c:	muleq	r0, r0, r8
    4740:	andeq	r2, r0, sl, asr sl
    4744:	strdeq	r2, [r0], -lr
    4748:	andeq	r4, r0, r6, ror r8
    474c:	andeq	r2, r0, r0, asr #20
    4750:	andeq	r3, r0, lr, lsl lr
    4754:			; <UNDEFINED> instruction: 0x4604b510
    4758:			; <UNDEFINED> instruction: 0xf7fd6880
    475c:	strmi	lr, [r3], -sl, asr #23
    4760:	adcvs	r6, r3, r0, ror #17
    4764:	ldc	7, cr15, [r4], #1012	; 0x3f4
    4768:	stmdavs	r0!, {r0, r1, r9, sl, lr}
    476c:			; <UNDEFINED> instruction: 0xf7fd60e3
    4770:	strmi	lr, [r3], -sl, lsr #25
    4774:	eorvs	r6, r3, r0, ror #16
    4778:	stcl	7, cr15, [r0], #1012	; 0x3f4
    477c:	stmdbvs	r0!, {r0, r1, r9, sl, lr}
    4780:			; <UNDEFINED> instruction: 0xf7fd6063
    4784:	bvs	fe83f2b4 <log_oom_internal@plt+0xfe83d024>
    4788:			; <UNDEFINED> instruction: 0x4010e8bd
    478c:	blt	ff0c2788 <log_oom_internal@plt+0xff0c04f8>
    4790:			; <UNDEFINED> instruction: 0x4616b5f0
    4794:	addslt	r4, r9, sp, ror #20
    4798:	ldrbtmi	r4, [sl], #-2925	; 0xfffff493
    479c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    47a0:			; <UNDEFINED> instruction: 0xf04f9317
    47a4:	stmdacs	r0, {r8, r9}
    47a8:			; <UNDEFINED> instruction: 0x460dd077
    47ac:			; <UNDEFINED> instruction: 0xf7fda911
    47b0:	stmdacs	r0, {r2, r3, r4, r7, sl, fp, sp, lr, pc}
    47b4:	svcls	0x0011db2e
    47b8:	stmdbmi	r6!, {r0, r1, r9, sp}^
    47bc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    47c0:	b	ff5427bc <log_oom_internal@plt+0xff54052c>
    47c4:	stmiblt	r8!, {r2, r9, sl, lr}^
    47c8:			; <UNDEFINED> instruction: 0xf7fd4628
    47cc:	bmi	18bf5bc <log_oom_internal@plt+0x18bd32c>
    47d0:	strls	r1, [r0], #-3321	; 0xfffff307
    47d4:			; <UNDEFINED> instruction: 0x4603447a
    47d8:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
    47dc:	ldc	7, cr15, [ip], #-1012	; 0xfffffc0c
    47e0:			; <UNDEFINED> instruction: 0xf0002800
    47e4:	eorsvs	r8, r0, r5, lsl #1
    47e8:	blmi	1657164 <log_oom_internal@plt+0x1654ed4>
    47ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    47f0:	blls	5de860 <log_oom_internal@plt+0x5dc5d0>
    47f4:			; <UNDEFINED> instruction: 0xf04f405a
    47f8:			; <UNDEFINED> instruction: 0xf0400300
    47fc:	strtmi	r8, [r0], -r4, lsr #1
    4800:	ldcllt	0, cr11, [r0, #100]!	; 0x64
    4804:			; <UNDEFINED> instruction: 0xf7fd2000
    4808:	stmdacs	r2, {r1, r2, r5, r8, r9, fp, sp, lr, pc}
    480c:			; <UNDEFINED> instruction: 0xf06fdc5b
    4810:			; <UNDEFINED> instruction: 0xe7e90415
    4814:			; <UNDEFINED> instruction: 0xf7fda812
    4818:	vmlane.f64	d14, d20, d18
    481c:	strtmi	sp, [r8], -sl, asr #22
    4820:	bl	13c281c <log_oom_internal@plt+0x13c058c>
    4824:			; <UNDEFINED> instruction: 0x4055f89d
    4828:			; <UNDEFINED> instruction: 0x2054f89d
    482c:			; <UNDEFINED> instruction: 0xf89d2101
    4830:	strls	r5, [ip], #-86	; 0xffffffaa
    4834:			; <UNDEFINED> instruction: 0xf89d920b
    4838:			; <UNDEFINED> instruction: 0xf89d4050
    483c:	strls	r2, [sp, #-79]	; 0xffffffb1
    4840:			; <UNDEFINED> instruction: 0x5051f89d
    4844:	andls	r9, r6, #117440512	; 0x7000000
    4848:	umaalmi	pc, fp, sp, r8	; <UNPREDICTABLE>
    484c:	umaalcs	pc, sl, sp, r8	; <UNPREDICTABLE>
    4850:			; <UNDEFINED> instruction: 0x7057f89d
    4854:			; <UNDEFINED> instruction: 0xf89d9508
    4858:	stmib	sp, {r2, r3, r6, ip, lr}^
    485c:	bmi	104d868 <log_oom_internal@plt+0x104b5d8>
    4860:	ldrbtmi	r9, [sl], #-1806	; 0xfffff8f2
    4864:	movwls	r4, #62979	; 0xf603
    4868:			; <UNDEFINED> instruction: 0x3053f89d
    486c:			; <UNDEFINED> instruction: 0xf89d4630
    4870:	movwls	r6, #41042	; 0xa052
    4874:	umaalcc	pc, lr, sp, r8	; <UNPREDICTABLE>
    4878:			; <UNDEFINED> instruction: 0xf89d9609
    487c:	movwls	r6, #20557	; 0x504d
    4880:	umaalcc	pc, r9, sp, r8	; <UNPREDICTABLE>
    4884:	strpl	lr, [r3], -sp, asr #19
    4888:			; <UNDEFINED> instruction: 0xf89d9300
    488c:			; <UNDEFINED> instruction: 0xf7fd3048
    4890:	stmdacs	r0, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    4894:	strcs	sp, [r0], #-2872	; 0xfffff4c8
    4898:	ldcmi	7, cr14, [r3], #-664	; 0xfffffd68
    489c:	msrvc	SPSR_c, #1325400064	; 0x4f000000
    48a0:	ldmdbmi	r3!, {r1, r4, r5, r9, fp, lr}
    48a4:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    48a8:	ldrbtmi	r3, [r9], #-1260	; 0xfffffb14
    48ac:	strls	r3, [r0], #-515	; 0xfffffdfd
    48b0:	stcl	7, cr15, [lr], #-1012	; 0xfffffc0c
    48b4:			; <UNDEFINED> instruction: 0xf7fd2000
    48b8:	stmdacs	r2, {r1, r2, r3, r6, r7, r9, fp, sp, lr, pc}
    48bc:	rsbmi	sp, r0, #12544	; 0x3100
    48c0:	submi	fp, r4, #192, 4
    48c4:	stmdami	fp!, {r4, r7, r8, r9, sl, sp, lr, pc}
    48c8:	bmi	accd28 <log_oom_internal@plt+0xacaa98>
    48cc:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    48d0:	ldrbtmi	r4, [r8], #-3114	; 0xfffff3d6
    48d4:	rscscc	r4, ip, sl, ror r4
    48d8:	andls	r4, r0, ip, ror r4
    48dc:	andcc	r9, r3, #16777216	; 0x1000000
    48e0:	msrvc	SPSR_f, #1325400064	; 0x4f000000
    48e4:	strls	r2, [r2, -r3]
    48e8:	mrrc	7, 15, pc, lr, cr13	; <UNPREDICTABLE>
    48ec:	ldrb	r4, [fp, -r4, lsl #12]!
    48f0:	vqdmulh.s<illegal width 8>	d20, d0, d19
    48f4:	stmdbmi	r3!, {r1, r2, r5, r7, r9, ip, sp}
    48f8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    48fc:	strdcc	r3, [r3, -ip]
    4900:	stcl	7, cr15, [r8], {253}	; 0xfd
    4904:	strb	r4, [pc, -r4, lsl #12]!
    4908:	vpadd.i8	d20, d0, d15
    490c:	ldmdbmi	pc, {r1, r2, r4, r7, r9, ip, sp}	; <UNPREDICTABLE>
    4910:	ldrbtmi	r2, [fp], #-0
    4914:	mvnscc	r4, #2030043136	; 0x79000000
    4918:			; <UNDEFINED> instruction: 0xf7fd3103
    491c:			; <UNDEFINED> instruction: 0x4604ecbc
    4920:	strtmi	lr, [r1], -r2, ror #14
    4924:			; <UNDEFINED> instruction: 0x4c1b4a1a
    4928:	ldcmi	0, cr2, [fp, #-12]
    492c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    4930:	ldrbtcc	r4, [ip], #1026	; 0x402
    4934:	vqshl.s8	q10, <illegal reg q14.5>, q0
    4938:	stmib	sp, {r0, r1, r4, r7, r8, r9, ip, sp}^
    493c:			; <UNDEFINED> instruction: 0xf7fd4500
    4940:			; <UNDEFINED> instruction: 0x4604ec34
    4944:			; <UNDEFINED> instruction: 0xf7fde750
    4948:	svclt	0x0000eaf8
    494c:	andeq	r5, r1, r6, lsr #12
    4950:	strdeq	r0, [r0], -r8
    4954:	andeq	r2, r0, lr, lsl #22
    4958:	andeq	r3, r0, r4, lsr #1
    495c:	strdeq	r2, [r0], -r6
    4960:	ldrdeq	r5, [r1], -r4
    4964:	andeq	r2, r0, lr, lsl sl
    4968:	strdeq	r4, [r0], -r8
    496c:	andeq	r2, r0, r2, asr #17
    4970:	andeq	r2, r0, r6, lsr #19
    4974:	andeq	r4, r0, sl, asr #13
    4978:	muleq	r0, r4, r8
    497c:	andeq	r2, r0, r0, lsl #20
    4980:	andeq	r4, r0, r4, lsr #13
    4984:	andeq	r2, r0, lr, ror #16
    4988:	andeq	r4, r0, sl, lsl #13
    498c:	andeq	r2, r0, r4, asr r8
    4990:	andeq	r2, r0, ip, lsr r8
    4994:	andeq	r4, r0, lr, ror #12
    4998:	andeq	r2, r0, r0, lsr #18
    499c:	mvnsmi	lr, #737280	; 0xb4000
    49a0:			; <UNDEFINED> instruction: 0xf8df4617
    49a4:	strhlt	r8, [r5], r0
    49a8:	ldrdls	pc, [ip], pc	; <UNPREDICTABLE>
    49ac:	ldrbtmi	r4, [r8], #1550	; 0x60e
    49b0:	bmi	ad7660 <log_oom_internal@plt+0xad53d0>
    49b4:			; <UNDEFINED> instruction: 0xf8d844f9
    49b8:	ldrbtmi	r4, [fp], #-12
    49bc:			; <UNDEFINED> instruction: 0x4649447a
    49c0:	strmi	r9, [r5], -r3, lsl #6
    49c4:			; <UNDEFINED> instruction: 0xf7fd9400
    49c8:	blls	ffa70 <log_oom_internal@plt+0xfd7e0>
    49cc:	blle	80c1e4 <log_oom_internal@plt+0x809f54>
    49d0:	mulscs	r0, r8, r8
    49d4:	ldrtmi	fp, [sl], -sl, asr #18
    49d8:			; <UNDEFINED> instruction: 0x46284631
    49dc:	stmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    49e0:	rscvc	lr, r0, r0, lsl #20
    49e4:	pop	{r0, r2, ip, sp, pc}
    49e8:	ldcmi	3, cr8, [lr], {240}	; 0xf0
    49ec:	bmi	796318 <log_oom_internal@plt+0x794088>
    49f0:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    49f4:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    49f8:	stc	7, cr15, [lr], {253}	; 0xfd
    49fc:	ble	ffa8c214 <log_oom_internal@plt+0xffa89f84>
    4a00:			; <UNDEFINED> instruction: 0xf7fd2000
    4a04:	stmdacs	r2, {r3, r5, r9, fp, sp, lr, pc}
    4a08:	rsbmi	sp, r0, #6656	; 0x1a00
    4a0c:	submi	fp, r0, #192, 4
    4a10:	andcs	lr, r0, r8, ror #15
    4a14:	b	7c2a10 <log_oom_internal@plt+0x7c0780>
    4a18:	ldclle	8, cr2, [r6, #8]!
    4a1c:			; <UNDEFINED> instruction: 0x46214d13
    4a20:	vst1.8	{d20-d21}, [pc :64], r3
    4a24:	ldcmi	3, cr7, [r3], {28}
    4a28:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    4a2c:			; <UNDEFINED> instruction: 0xf504447c
    4a30:	andcs	r7, r3, r6, lsl #9
    4a34:	strmi	lr, [r0, #-2509]	; 0xfffff633
    4a38:			; <UNDEFINED> instruction: 0xf7fd4402
    4a3c:			; <UNDEFINED> instruction: 0xe7d1ebb6
    4a40:	strtmi	r4, [r1], -sp, lsl #26
    4a44:	vpmax.s8	d20, d0, d13
    4a48:	stcmi	3, cr2, [sp], {117}	; 0x75
    4a4c:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    4a50:			; <UNDEFINED> instruction: 0xe7ec447c
    4a54:			; <UNDEFINED> instruction: 0x000156ba
    4a58:	andeq	r2, r0, r0, ror #19
    4a5c:	andeq	r2, r0, r6, ror sp
    4a60:	andeq	r2, r0, r4, asr #18
    4a64:	andeq	r2, r0, r6, lsr #18
    4a68:	andeq	r2, r0, r6, lsl r9
    4a6c:	andeq	r2, r0, r4, ror #14
    4a70:	andeq	r2, r0, lr, lsr r7
    4a74:	andeq	r4, r0, r0, ror r5
    4a78:	andeq	r2, r0, r0, asr #14
    4a7c:	andeq	r2, r0, sl, lsl r7
    4a80:	andeq	r4, r0, ip, asr #10
    4a84:	ldmdacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4a88:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4a8c:	push	{r1, r3, r4, r5, r6, sl, lr}
    4a90:	strdlt	r4, [sp], r0
    4a94:	svcge	0x000a58d3
    4a98:	rsbsvs	r6, fp, fp, lsl r8
    4a9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4aa0:			; <UNDEFINED> instruction: 0xf0002800
    4aa4:			; <UNDEFINED> instruction: 0xf8df81a9
    4aa8:			; <UNDEFINED> instruction: 0x460d6858
    4aac:	strmi	r2, [r4], -r0, lsl #2
    4ab0:	ldmdbvs	r2!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    4ab4:			; <UNDEFINED> instruction: 0xff72f7ff
    4ab8:	vmlal.s8	q9, d0, d0
    4abc:	strtmi	r8, [r0], -ip, lsl #3
    4ac0:	blx	fffc2ac6 <log_oom_internal@plt+0xfffc0836>
    4ac4:	vmlal.s8	q9, d0, d0
    4ac8:	strtmi	r8, [r0], -r6, lsl #3
    4acc:	mcrr2	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    4ad0:	vmlal.s8	q9, d0, d0
    4ad4:	rndvcd	f0, f0
    4ad8:	ldmibvs	r3!, {r0, r1, r3, r8, fp, ip, sp, pc}^
    4adc:	andcs	fp, r1, #-1073741792	; 0xc0000020
    4ae0:	stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4ae4:	strtmi	r9, [r0], -r0, lsl #4
    4ae8:	ldmdacs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4aec:			; <UNDEFINED> instruction: 0xf8df447b
    4af0:	ldrbtmi	r1, [sl], #-2076	; 0xfffff7e4
    4af4:			; <UNDEFINED> instruction: 0xf7fd4479
    4af8:	vmovne.32	d22[0], lr
    4afc:	andshi	pc, r0, #192, 4
    4b00:	stmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4b04:			; <UNDEFINED> instruction: 0xf893447b
    4b08:	blcs	10b90 <log_oom_internal@plt+0xe900>
    4b0c:	orrhi	pc, r5, r0, asr #32
    4b10:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4b14:	bvs	16d5d08 <log_oom_internal@plt+0x16d3a78>
    4b18:	movwls	fp, #379	; 0x17b
    4b1c:			; <UNDEFINED> instruction: 0xf8df4620
    4b20:			; <UNDEFINED> instruction: 0xf8df37f8
    4b24:			; <UNDEFINED> instruction: 0xf8df27f8
    4b28:	ldrbtmi	r1, [fp], #-2040	; 0xfffff808
    4b2c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    4b30:	bl	1cc2b2c <log_oom_internal@plt+0x1cc089c>
    4b34:	vmull.p8	<illegal reg q8.5>, d0, d6
    4b38:			; <UNDEFINED> instruction: 0xf8df8230
    4b3c:	ldrbtmi	r3, [fp], #-2024	; 0xfffff818
    4b40:			; <UNDEFINED> instruction: 0xb17b6a9b
    4b44:	strtmi	r9, [r0], -r0, lsl #6
    4b48:			; <UNDEFINED> instruction: 0x37dcf8df
    4b4c:			; <UNDEFINED> instruction: 0x27dcf8df
    4b50:			; <UNDEFINED> instruction: 0x17dcf8df
    4b54:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    4b58:			; <UNDEFINED> instruction: 0xf7fd4479
    4b5c:			; <UNDEFINED> instruction: 0x1e06eb5e
    4b60:	eorhi	pc, sp, #192, 4
    4b64:			; <UNDEFINED> instruction: 0x37ccf8df
    4b68:	bvs	ff6d5d5c <log_oom_internal@plt+0xff6d3acc>
    4b6c:	movwls	fp, #379	; 0x17b
    4b70:			; <UNDEFINED> instruction: 0xf8df4620
    4b74:			; <UNDEFINED> instruction: 0xf8df37c4
    4b78:			; <UNDEFINED> instruction: 0xf8df27c4
    4b7c:	ldrbtmi	r1, [fp], #-1988	; 0xfffff83c
    4b80:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    4b84:	bl	1242b80 <log_oom_internal@plt+0x12408f0>
    4b88:	vmull.p8	<illegal reg q8.5>, d0, d6
    4b8c:			; <UNDEFINED> instruction: 0xf8df81ad
    4b90:	ldrbtmi	r3, [fp], #-1972	; 0xfffff84c
    4b94:	mlascs	r0, r3, r8, pc	; <UNPREDICTABLE>
    4b98:			; <UNDEFINED> instruction: 0xf0402a00
    4b9c:			; <UNDEFINED> instruction: 0xf8df81db
    4ba0:	ldrbtmi	r3, [fp], #-1960	; 0xfffff858
    4ba4:			; <UNDEFINED> instruction: 0xb17b6b9b
    4ba8:	strtmi	r9, [r0], -r0, lsl #6
    4bac:			; <UNDEFINED> instruction: 0x379cf8df
    4bb0:			; <UNDEFINED> instruction: 0x279cf8df
    4bb4:			; <UNDEFINED> instruction: 0x179cf8df
    4bb8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    4bbc:			; <UNDEFINED> instruction: 0xf7fd4479
    4bc0:	vmlane.f64	d14, d6, d28
    4bc4:	orrshi	pc, sl, r0, asr #5
    4bc8:			; <UNDEFINED> instruction: 0xf0002d00
    4bcc:			; <UNDEFINED> instruction: 0xf8df8151
    4bd0:	strtmi	ip, [r0], -r8, lsl #15
    4bd4:			; <UNDEFINED> instruction: 0x2784f8df
    4bd8:			; <UNDEFINED> instruction: 0x1784f8df
    4bdc:	ldrbtmi	r4, [sl], #-1276	; 0xfffffb04
    4be0:			; <UNDEFINED> instruction: 0x3780f8df
    4be4:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    4be8:	andls	r2, r3, #1536	; 0x600
    4bec:	andls	r4, r0, #2063597568	; 0x7b000000
    4bf0:			; <UNDEFINED> instruction: 0xf8df9101
    4bf4:			; <UNDEFINED> instruction: 0xf8df6774
    4bf8:			; <UNDEFINED> instruction: 0xf8df2774
    4bfc:	ldrbtmi	r1, [lr], #-1908	; 0xfffff88c
    4c00:	strcc	lr, [r8, #-2509]	; 0xfffff633
    4c04:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    4c08:	movwls	r9, #8965	; 0x2305
    4c0c:			; <UNDEFINED> instruction: 0xf7fd9604
    4c10:	vmlane.f64	d14, d5, d4
    4c14:	mvnhi	pc, r0, asr #5
    4c18:	smmlseq	r8, pc, r8, pc	; <UNPREDICTABLE>
    4c1c:			; <UNDEFINED> instruction: 0xf7fd4478
    4c20:			; <UNDEFINED> instruction: 0x4605eade
    4c24:			; <UNDEFINED> instruction: 0xf7fdb360
    4c28:	vstrne	s28, [r3, #240]	; 0xf0
    4c2c:	svceq	0x0080f5b3
    4c30:	rsbshi	pc, lr, #0, 4
    4c34:			; <UNDEFINED> instruction: 0x2740f8df
    4c38:	movweq	pc, #53504	; 0xd100	; <UNPREDICTABLE>
    4c3c:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    4c40:	bl	feb55e30 <log_oom_internal@plt+0xfeb53ba0>
    4c44:	cdpge	13, 0, cr0, cr10, cr3, {0}
    4c48:	ldrdeq	lr, [r0, -r2]
    4c4c:			; <UNDEFINED> instruction: 0xf10d900a
    4c50:			; <UNDEFINED> instruction: 0xf88d002d
    4c54:	strtmi	r1, [r9], -ip, lsr #32
    4c58:	stmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c5c:			; <UNDEFINED> instruction: 0xf8df2201
    4c60:			; <UNDEFINED> instruction: 0x4620371c
    4c64:			; <UNDEFINED> instruction: 0xf8df9200
    4c68:	ldrbtmi	r1, [fp], #-1816	; 0xfffff8e8
    4c6c:			; <UNDEFINED> instruction: 0x2714f8df
    4c70:			; <UNDEFINED> instruction: 0x96014479
    4c74:			; <UNDEFINED> instruction: 0xf7fd447a
    4c78:			; <UNDEFINED> instruction: 0x1e05ead0
    4c7c:	bicshi	pc, r4, r0, asr #5
    4c80:			; <UNDEFINED> instruction: 0x6704f8df
    4c84:	blvs	ffcd5e84 <log_oom_internal@plt+0xffcd3bf4>
    4c88:	ldmdavs	fp, {r0, r1, r5, r7, r8, r9, ip, sp, pc}
    4c8c:			; <UNDEFINED> instruction: 0xf8dfb393
    4c90:	ldrshcs	r2, [r2, #-108]!	; 0xffffff94
    4c94:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    4c98:	ldmib	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c9c:	vmull.p8	<illegal reg q8.5>, d0, d5
    4ca0:			; <UNDEFINED> instruction: 0xf8df81a9
    4ca4:	strtmi	r2, [r0], -ip, ror #13
    4ca8:	usatne	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    4cac:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    4cb0:	b	fecc2cac <log_oom_internal@plt+0xfecc0a1c>
    4cb4:	vmull.p8	<illegal reg q8.5>, d0, d5
    4cb8:			; <UNDEFINED> instruction: 0xf8df81eb
    4cbc:	ldrsbcs	r2, [r6, #-108]!	; 0xffffff94
    4cc0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    4cc4:	ldmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4cc8:	vmull.p8	<illegal reg q8.5>, d0, d5
    4ccc:	blvs	ffc65558 <log_oom_internal@plt+0xffc632c8>
    4cd0:			; <UNDEFINED> instruction: 0xf7fd4620
    4cd4:			; <UNDEFINED> instruction: 0x1e05e956
    4cd8:	subhi	pc, r9, #192, 4
    4cdc:			; <UNDEFINED> instruction: 0xf7fd4620
    4ce0:			; <UNDEFINED> instruction: 0x1e05e9b0
    4ce4:	rsbhi	pc, r3, #192, 4
    4ce8:			; <UNDEFINED> instruction: 0xf7fd4620
    4cec:	vmlane.f16	s28, s11, s21	; <UNPREDICTABLE>
    4cf0:	addhi	pc, pc, #192, 4
    4cf4:	ssatvs	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    4cf8:	cfldrsvs	mvf4, [r3], #-504	; 0xfffffe08
    4cfc:	rsble	r2, r9, r0, lsl #22
    4d00:	blcs	1ed74 <log_oom_internal@plt+0x1cae4>
    4d04:			; <UNDEFINED> instruction: 0xf8dfd066
    4d08:			; <UNDEFINED> instruction: 0x21722698
    4d0c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    4d10:	ldmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d14:	vmull.p8	<illegal reg q8.5>, d0, d5
    4d18:			; <UNDEFINED> instruction: 0xf8df81ac
    4d1c:	strtmi	r8, [r0], -r8, lsl #13
    4d20:	pkhtbcs	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    4d24:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
    4d28:			; <UNDEFINED> instruction: 0xf7fd4641
    4d2c:			; <UNDEFINED> instruction: 0x1e05ea76
    4d30:	bichi	pc, r7, r0, asr #5
    4d34:			; <UNDEFINED> instruction: 0x2674f8df
    4d38:			; <UNDEFINED> instruction: 0x46202176
    4d3c:			; <UNDEFINED> instruction: 0xf7fd447a
    4d40:			; <UNDEFINED> instruction: 0x1e05e93e
    4d44:	andhi	pc, r3, #192, 4
    4d48:			; <UNDEFINED> instruction: 0x2664f8df
    4d4c:	strtmi	r2, [r0], -r1, ror #2
    4d50:			; <UNDEFINED> instruction: 0xf7fd447a
    4d54:			; <UNDEFINED> instruction: 0x1e05e934
    4d58:	andshi	pc, r9, #192, 4
    4d5c:			; <UNDEFINED> instruction: 0x2654f8df
    4d60:			; <UNDEFINED> instruction: 0x46202172
    4d64:			; <UNDEFINED> instruction: 0xf7fd447a
    4d68:	vmlane.f16	s28, s10, s21	; <UNPREDICTABLE>
    4d6c:	eorhi	pc, pc, #192, 4
    4d70:			; <UNDEFINED> instruction: 0x46416c33
    4d74:	ldmdavs	sl, {r5, r9, sl, lr}
    4d78:	b	13c2d74 <log_oom_internal@plt+0x13c0ae4>
    4d7c:	vmull.p8	<illegal reg q8.5>, d0, d5
    4d80:	lfmvs	f0, 1, [r1], #-216	; 0xffffff28
    4d84:			; <UNDEFINED> instruction: 0xf7fd4620
    4d88:	mcrne	8, 0, lr, cr5, cr12, {7}
    4d8c:	subshi	pc, r1, #192, 4
    4d90:			; <UNDEFINED> instruction: 0x1624f8df
    4d94:	strtmi	r2, [r0], -r0, lsl #4
    4d98:			; <UNDEFINED> instruction: 0xf7fd4479
    4d9c:			; <UNDEFINED> instruction: 0x1e05ea3e
    4da0:	subshi	pc, r7, #192, 4
    4da4:			; <UNDEFINED> instruction: 0xf7fd4620
    4da8:	vmlsne.f16	s28, s10, s24	; <UNPREDICTABLE>
    4dac:	rsbhi	pc, r1, #192, 4
    4db0:			; <UNDEFINED> instruction: 0xf7fd4620
    4db4:	vmlsne.f16	s28, s10, s12	; <UNPREDICTABLE>
    4db8:	rsbhi	pc, fp, #192, 4
    4dbc:			; <UNDEFINED> instruction: 0xf7fd4620
    4dc0:	vmlsne.f16	s28, s10, s0	; <UNPREDICTABLE>
    4dc4:	rsbshi	pc, lr, #192, 4
    4dc8:			; <UNDEFINED> instruction: 0xf7fd4620
    4dcc:			; <UNDEFINED> instruction: 0x1e04e93a
    4dd0:	rsbhi	pc, pc, #192, 4
    4dd4:			; <UNDEFINED> instruction: 0xf8df2000
    4dd8:			; <UNDEFINED> instruction: 0xf8df25e4
    4ddc:	ldrbtmi	r3, [sl], #-1312	; 0xfffffae0
    4de0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4de4:	subsmi	r6, sl, fp, ror r8
    4de8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4dec:	andhi	pc, pc, #64	; 0x40
    4df0:	ldrtmi	r3, [sp], ip, lsl #14
    4df4:	mvnshi	lr, #12386304	; 0xbd0000
    4df8:	strbmi	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    4dfc:			; <UNDEFINED> instruction: 0x23a6f240
    4e00:	strbcs	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    4e04:	strbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    4e08:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    4e0c:	ldrvc	pc, [r6], #1284	; 0x504
    4e10:	andcc	r4, r3, #2030043136	; 0x79000000
    4e14:			; <UNDEFINED> instruction: 0xf7fd9400
    4e18:	andcs	lr, r1, #188, 18	; 0x2f0000
    4e1c:	strcc	pc, [ip, #2271]!	; 0x8df
    4e20:	strtmi	r9, [r0], -r0, lsl #4
    4e24:	strcs	pc, [r8, #2271]!	; 0x8df
    4e28:			; <UNDEFINED> instruction: 0xf8df447b
    4e2c:	ldrbtmi	r1, [sl], #-1448	; 0xfffffa58
    4e30:			; <UNDEFINED> instruction: 0xf7fd4479
    4e34:			; <UNDEFINED> instruction: 0x1e06e9f2
    4e38:	mcrge	6, 3, pc, cr10, cr15, {5}	; <UNPREDICTABLE>
    4e3c:			; <UNDEFINED> instruction: 0xf7fd2000
    4e40:	stmdacs	r2, {r1, r3, fp, sp, lr, pc}
    4e44:			; <UNDEFINED> instruction: 0xf8dfdd56
    4e48:			; <UNDEFINED> instruction: 0x46315590
    4e4c:	strcs	pc, [ip, #2271]	; 0x8df
    4e50:			; <UNDEFINED> instruction: 0x23bdf240
    4e54:	strmi	pc, [r8, #2271]	; 0x8df
    4e58:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    4e5c:			; <UNDEFINED> instruction: 0xf502447c
    4e60:	andcs	r7, r3, r8, lsr #5
    4e64:	strcs	lr, [r0, #-2509]	; 0xfffff633
    4e68:			; <UNDEFINED> instruction: 0xf7fd1822
    4e6c:			; <UNDEFINED> instruction: 0xe7b2e99e
    4e70:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    4e74:			; <UNDEFINED> instruction: 0xf8d3447b
    4e78:			; <UNDEFINED> instruction: 0xf1b8801c
    4e7c:			; <UNDEFINED> instruction: 0xf47f0f02
    4e80:			; <UNDEFINED> instruction: 0xf8dfaeff
    4e84:			; <UNDEFINED> instruction: 0xf04f1564
    4e88:			; <UNDEFINED> instruction: 0xf8df0901
    4e8c:	strtmi	r2, [r0], -r0, ror #10
    4e90:			; <UNDEFINED> instruction: 0xf8df4479
    4e94:	ldrbtmi	r3, [sl], #-1372	; 0xfffffaa4
    4e98:	andls	r9, r1, #4, 2
    4e9c:			; <UNDEFINED> instruction: 0xf8df447b
    4ea0:			; <UNDEFINED> instruction: 0xf8df2554
    4ea4:	ldrbtmi	r1, [sl], #-1364	; 0xfffffaac
    4ea8:	andshi	pc, r8, sp, asr #17
    4eac:	strls	r4, [r0, #-1145]	; 0xfffffb87
    4eb0:	movwls	r9, #8965	; 0x2305
    4eb4:	andls	pc, ip, sp, asr #17
    4eb8:	stmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ebc:	strtmi	r1, [r8], -r6, lsl #28
    4ec0:	smlabthi	lr, r0, r2, pc	; <UNPREDICTABLE>
    4ec4:	stmda	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4ec8:			; <UNDEFINED> instruction: 0xf47f2800
    4ecc:	strbmi	sl, [r8], -r5, lsr #29
    4ed0:	ldmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ed4:			; <UNDEFINED> instruction: 0xf47f2800
    4ed8:			; <UNDEFINED> instruction: 0x4640ae9f
    4edc:	ldmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ee0:			; <UNDEFINED> instruction: 0xf47f2800
    4ee4:			; <UNDEFINED> instruction: 0xe6cbae99
    4ee8:			; <UNDEFINED> instruction: 0xf7fc2000
    4eec:	stmdacs	r2, {r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    4ef0:	adcshi	pc, r5, r0, lsl #6
    4ef4:	sbclt	r4, r0, #112, 4
    4ef8:	strb	r4, [ip, -r0, asr #4]!
    4efc:			; <UNDEFINED> instruction: 0xf7fc2000
    4f00:	stmdacs	r2, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    4f04:			; <UNDEFINED> instruction: 0xf8dfddf6
    4f08:			; <UNDEFINED> instruction: 0x463154f4
    4f0c:	ldrbtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    4f10:	bicscs	pc, fp, #64, 4
    4f14:	strbtmi	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    4f18:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    4f1c:			; <UNDEFINED> instruction: 0xe79e447c
    4f20:			; <UNDEFINED> instruction: 0xf7fc2000
    4f24:	stmdacs	r2, {r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    4f28:			; <UNDEFINED> instruction: 0xf8dfdde4
    4f2c:			; <UNDEFINED> instruction: 0x463144dc
    4f30:	ldrbcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    4f34:			; <UNDEFINED> instruction: 0x23b7f240
    4f38:	ldrbpl	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    4f3c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    4f40:	strtvc	pc, [r8], #1284	; 0x504
    4f44:	andcs	r4, r3, sp, ror r4
    4f48:	strmi	lr, [r0, #-2509]	; 0xfffff633
    4f4c:			; <UNDEFINED> instruction: 0xf7fd4402
    4f50:	strb	lr, [r0, -ip, lsr #18]
    4f54:			; <UNDEFINED> instruction: 0x46206b59
    4f58:	ldrtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    4f5c:	ldrtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    4f60:	ldrbtmi	r9, [fp], #-256	; 0xffffff00
    4f64:	ldrtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    4f68:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    4f6c:	ldmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4f70:			; <UNDEFINED> instruction: 0xf6bf1e06
    4f74:	andcs	sl, r0, r4, lsl lr
    4f78:	svc	0x006cf7fc
    4f7c:	ldcle	8, cr2, [r9, #8]!
    4f80:	ldrpl	pc, [ip], #2271	; 0x8df
    4f84:			; <UNDEFINED> instruction: 0xf8df4631
    4f88:	vqshl.s8	d18, d12, d16
    4f8c:			; <UNDEFINED> instruction: 0xf8df23d5
    4f90:	ldrbtmi	r4, [sp], #-1176	; 0xfffffb68
    4f94:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    4f98:	andcs	lr, r0, r1, ror #14
    4f9c:	svc	0x005af7fc
    4fa0:	stcle	8, cr2, [r7, #8]!
    4fa4:	strpl	pc, [r4], #2271	; 0x8df
    4fa8:			; <UNDEFINED> instruction: 0xf8df4631
    4fac:	vshl.s8	d18, d4, d16
    4fb0:			; <UNDEFINED> instruction: 0xf8df23c3
    4fb4:	ldrbtmi	r4, [sp], #-1152	; 0xfffffb80
    4fb8:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    4fbc:	andcs	lr, r0, pc, asr #14
    4fc0:	svc	0x0048f7fc
    4fc4:	ldcle	8, cr2, [r5, #8]
    4fc8:	strbtpl	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4fcc:			; <UNDEFINED> instruction: 0xf8df4631
    4fd0:	vshl.s8	q9, q14, q0
    4fd4:			; <UNDEFINED> instruction: 0xf8df23c9
    4fd8:	ldrbtmi	r4, [sp], #-1128	; 0xfffffb98
    4fdc:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    4fe0:	andcs	lr, r0, sp, lsr r7
    4fe4:	svc	0x0036f7fc
    4fe8:	stclle	8, cr2, [r0], #-8
    4fec:	sbclt	r4, r0, #104, 4	; 0x80000006
    4ff0:	ldrbt	r4, [r0], r0, asr #4
    4ff4:			; <UNDEFINED> instruction: 0xf7fc2000
    4ff8:	stmdacs	r2, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    4ffc:			; <UNDEFINED> instruction: 0xf8dfddf6
    5000:	strtmi	r6, [r9], -r4, asr #8
    5004:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5008:	movwcc	pc, #37440	; 0x9240	; <UNPREDICTABLE>
    500c:	ldrtmi	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5010:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    5014:			; <UNDEFINED> instruction: 0xf502447c
    5018:	andcs	r7, r3, r8, lsr #5
    501c:	strcs	lr, [r0], -sp, asr #19
    5020:			; <UNDEFINED> instruction: 0xf7fd1822
    5024:	ldrb	lr, [r6], r2, asr #17
    5028:			; <UNDEFINED> instruction: 0xf7fc2000
    502c:	stmdacs	r2, {r2, r4, r8, r9, sl, fp, sp, lr, pc}
    5030:			; <UNDEFINED> instruction: 0xf8dfdddc
    5034:			; <UNDEFINED> instruction: 0x4629641c
    5038:	ldrcs	pc, [r8], #-2271	; 0xfffff721
    503c:	movwcc	pc, #8768	; 0x2240	; <UNPREDICTABLE>
    5040:	ldrmi	pc, [r4], #-2271	; 0xfffff721
    5044:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    5048:			; <UNDEFINED> instruction: 0xf502447c
    504c:	andcs	r7, r3, r8, lsr #5
    5050:	strcs	lr, [r0], -sp, asr #19
    5054:	strmi	r4, [r2], #-1570	; 0xfffff9de
    5058:	stmia	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    505c:	ldclmi	6, cr14, [pc, #748]!	; 5350 <log_oom_internal@plt+0x30c0>
    5060:	bmi	fffd692c <log_oom_internal@plt+0xfffd469c>
    5064:	biccs	pc, pc, #64, 4
    5068:	ldrbtmi	r4, [sp], #-3326	; 0xfffff302
    506c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    5070:	strdcs	lr, [r0], -r5
    5074:	mcr	7, 7, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    5078:	ldcle	8, cr2, [r7, #8]!
    507c:			; <UNDEFINED> instruction: 0x46294efa
    5080:	vst1.64	{d20-d21}, [pc :256], sl
    5084:	ldclmi	3, cr7, [sl], #292	; 0x124
    5088:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    508c:			; <UNDEFINED> instruction: 0xe7dc447c
    5090:			; <UNDEFINED> instruction: 0xf7fc2000
    5094:	stmdacs	r2, {r5, r6, r7, r9, sl, fp, sp, lr, pc}
    5098:	cdpmi	13, 15, cr13, cr6, cr8, {5}
    509c:	bmi	ffd96948 <log_oom_internal@plt+0xffd946b8>
    50a0:	movwcc	pc, #53824	; 0xd240	; <UNPREDICTABLE>
    50a4:	ldrbtmi	r4, [lr], #-3317	; 0xfffff30b
    50a8:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    50ac:	cdpmi	7, 15, cr14, cr4, cr13, {6}
    50b0:	bmi	ffd1695c <log_oom_internal@plt+0xffd146cc>
    50b4:	mvncs	pc, #64, 4
    50b8:	ldrbtmi	r4, [lr], #-3315	; 0xfffff30d
    50bc:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    50c0:	andcs	lr, r0, r9, lsr #15
    50c4:	mcr	7, 6, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    50c8:	stcle	8, cr2, [pc, #8]	; 50d8 <log_oom_internal@plt+0x2e48>
    50cc:	strtmi	r4, [r9], -pc, ror #29
    50d0:	vst1.64	{d20-d21}, [pc :128]
    50d4:	stclmi	3, cr7, [pc], #296	; 5204 <log_oom_internal@plt+0x2f74>
    50d8:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    50dc:			; <UNDEFINED> instruction: 0xe7b4447c
    50e0:	mrc	7, 5, APSR_nzcv, cr8, cr12, {7}
    50e4:			; <UNDEFINED> instruction: 0xf77f2802
    50e8:	stclmi	15, cr10, [fp, #20]!
    50ec:	bmi	ffad69b8 <log_oom_internal@plt+0xffad4728>
    50f0:	mvnscs	pc, #64, 4
    50f4:	ldrbtmi	r4, [sp], #-3306	; 0xfffff316
    50f8:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    50fc:	adcvc	pc, r8, #8388608	; 0x800000
    5100:	stmib	sp, {r0, r1, sp}^
    5104:	strtmi	r2, [r2], -r0, lsl #10
    5108:			; <UNDEFINED> instruction: 0xf7fd4402
    510c:	strbt	lr, [r2], -lr, asr #16
    5110:			; <UNDEFINED> instruction: 0xf7fc2000
    5114:	stmdacs	r2, {r5, r7, r9, sl, fp, sp, lr, pc}
    5118:	svcge	0x0068f77f
    511c:	strtmi	r4, [r9], -r1, ror #29
    5120:	vpmax.s8	q10, q8, <illegal reg q8.5>
    5124:	stclmi	3, cr3, [r1], #68	; 0x44
    5128:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    512c:			; <UNDEFINED> instruction: 0xe78c447c
    5130:	vpmin.s8	q10, q8, <illegal reg q7.5>
    5134:	ldclmi	3, cr2, [pc], {253}	; 0xfd
    5138:	ldmibmi	pc, {sp}^	; <UNPREDICTABLE>
    513c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    5140:	addsvc	pc, r6, #8388608	; 0x800000
    5144:	andls	r4, r0, #2030043136	; 0x79000000
    5148:			; <UNDEFINED> instruction: 0xf7fd1ce2
    514c:	andcs	lr, r0, r2, lsr #16
    5150:	mcr	7, 4, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    5154:			; <UNDEFINED> instruction: 0xf77f2802
    5158:	cdpmi	15, 13, cr10, cr8, cr9, {2}
    515c:	bmi	ff616a08 <log_oom_internal@plt+0xff614778>
    5160:	movtvc	pc, #46159	; 0xb44f	; <UNPREDICTABLE>
    5164:	ldrbtmi	r4, [lr], #-3287	; 0xfffff329
    5168:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    516c:	andcs	lr, r0, sp, ror #14
    5170:	mrc	7, 3, APSR_nzcv, cr0, cr12, {7}
    5174:			; <UNDEFINED> instruction: 0xf77f2802
    5178:	mrcmi	15, 6, sl, cr3, cr9, {1}
    517c:	bmi	ff4d6a28 <log_oom_internal@plt+0xff4d4798>
    5180:	tstcc	r5, #64, 4	; <UNPREDICTABLE>
    5184:	ldrbtmi	r4, [lr], #-3282	; 0xfffff32e
    5188:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    518c:	andcs	lr, r0, sp, asr r7
    5190:	mcr	7, 3, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    5194:			; <UNDEFINED> instruction: 0xf77f2802
    5198:	cdpmi	15, 12, cr10, cr14, cr9, {1}
    519c:	bmi	ff396a48 <log_oom_internal@plt+0xff3947b8>
    51a0:	movtvc	pc, #50255	; 0xc44f	; <UNPREDICTABLE>
    51a4:	ldrbtmi	r4, [lr], #-3277	; 0xfffff333
    51a8:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    51ac:	andcs	lr, r0, sp, asr #14
    51b0:	mrc	7, 2, APSR_nzcv, cr0, cr12, {7}
    51b4:			; <UNDEFINED> instruction: 0xf77f2802
    51b8:	mcrmi	15, 6, sl, cr9, cr9, {0}
    51bc:	bmi	ff256a68 <log_oom_internal@plt+0xff2547d8>
    51c0:	tstcc	r9, #64, 4	; <UNPREDICTABLE>
    51c4:	ldrbtmi	r4, [lr], #-3272	; 0xfffff338
    51c8:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    51cc:	andcs	lr, r0, sp, lsr r7
    51d0:	mcr	7, 2, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    51d4:			; <UNDEFINED> instruction: 0xf77f2802
    51d8:	cdpmi	15, 12, cr10, cr4, cr9, {0}
    51dc:	bmi	ff116a88 <log_oom_internal@plt+0xff1147f8>
    51e0:	movtvc	pc, #54351	; 0xd44f	; <UNPREDICTABLE>
    51e4:	ldrbtmi	r4, [lr], #-3267	; 0xfffff33d
    51e8:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    51ec:	andcs	lr, r0, sp, lsr #14
    51f0:	mrc	7, 1, APSR_nzcv, cr0, cr12, {7}
    51f4:			; <UNDEFINED> instruction: 0xf77f2802
    51f8:	mrcmi	14, 5, sl, cr15, cr9, {7}
    51fc:	bmi	fefd6aa8 <log_oom_internal@plt+0xfefd4818>
    5200:	movtvc	pc, #58447	; 0xe44f	; <UNPREDICTABLE>
    5204:	ldrbtmi	r4, [lr], #-3262	; 0xfffff342
    5208:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    520c:			; <UNDEFINED> instruction: 0xf7fce71d
    5210:	mulcs	r0, r4, lr
    5214:	mrc	7, 0, APSR_nzcv, cr14, cr12, {7}
    5218:			; <UNDEFINED> instruction: 0xf77f2802
    521c:	cdpmi	14, 11, cr10, cr9, cr7, {7}
    5220:	bmi	fee56acc <log_oom_internal@plt+0xfee5483c>
    5224:	tstcc	sp, #64, 4	; <UNPREDICTABLE>
    5228:	ldrbtmi	r4, [lr], #-3256	; 0xfffff348
    522c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    5230:	andcs	lr, r0, fp, lsl #14
    5234:	mcr	7, 0, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    5238:			; <UNDEFINED> instruction: 0xf77f2802
    523c:	mrcmi	14, 5, sl, cr4, cr7, {6}
    5240:	bmi	fed16aec <log_oom_internal@plt+0xfed1485c>
    5244:	movtvc	pc, #62543	; 0xf44f	; <UNPREDICTABLE>
    5248:	ldrbtmi	r4, [lr], #-3251	; 0xfffff34d
    524c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    5250:	strdcs	lr, [r0], -fp
    5254:	ldcl	7, cr15, [lr, #1008]!	; 0x3f0
    5258:			; <UNDEFINED> instruction: 0xf77f2802
    525c:	cdpmi	14, 10, cr10, cr15, cr7, {6}
    5260:	bmi	febd6b0c <log_oom_internal@plt+0xfebd487c>
    5264:	cmpvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    5268:	ldrbtmi	r4, [lr], #-3246	; 0xfffff352
    526c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    5270:	andcs	lr, r0, fp, ror #13
    5274:	stcl	7, cr15, [lr, #1008]!	; 0x3f0
    5278:			; <UNDEFINED> instruction: 0xf77f2802
    527c:	mcrmi	14, 5, sl, cr10, cr7, {5}
    5280:	bmi	fea96b2c <log_oom_internal@plt+0xfea9489c>
    5284:	cmpvc	r1, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    5288:	ldrbtmi	r4, [lr], #-3241	; 0xfffff357
    528c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    5290:	ldrdcs	lr, [r0], -fp
    5294:	ldcl	7, cr15, [lr, #1008]	; 0x3f0
    5298:			; <UNDEFINED> instruction: 0xf77f2802
    529c:	cdpmi	14, 10, cr10, cr5, cr7, {5}
    52a0:	bmi	fe956b4c <log_oom_internal@plt+0xfe9548bc>
    52a4:	cmpvc	r2, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    52a8:	ldrbtmi	r4, [lr], #-3236	; 0xfffff35c
    52ac:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    52b0:	andcs	lr, r0, fp, asr #13
    52b4:	stcl	7, cr15, [lr, #1008]	; 0x3f0
    52b8:	ldcle	8, cr2, [r3], {2}
    52bc:	sbclt	r4, r0, #96, 4
    52c0:	str	r4, [r8, #576]	; 0x240
    52c4:			; <UNDEFINED> instruction: 0xf7fc2000
    52c8:	stmdacs	r2, {r1, r2, r6, r7, r8, sl, fp, sp, lr, pc}
    52cc:	mcrge	7, 4, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
    52d0:			; <UNDEFINED> instruction: 0x46294e9b
    52d4:	vst1.32	{d20-d21}, [pc :64], fp
    52d8:	ldcmi	3, cr7, [fp], {83}	; 0x53
    52dc:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    52e0:	sxtah	r4, r2, ip, ror #8
    52e4:			; <UNDEFINED> instruction: 0x46214d99
    52e8:	vst1.32	{d20-d21}, [pc :64], r9
    52ec:	ldcmi	3, cr7, [r9], {84}	; 0x54
    52f0:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    52f4:	smlsdx	r1, ip, r4, r4
    52f8:	andeq	r5, r1, r4, lsr r3
    52fc:	strdeq	r0, [r0], -r8
    5300:			; <UNDEFINED> instruction: 0x000155b8
    5304:	muleq	r0, r0, r6
    5308:	andeq	r2, r0, sl, lsr r8
    530c:	andeq	r2, r0, r0, lsr #17
    5310:	andeq	r5, r1, r4, ror #10
    5314:	andeq	r5, r1, r4, asr r5
    5318:	andeq	r2, r0, r6, lsl #24
    531c:	andeq	r2, r0, r8, lsl r8
    5320:	andeq	r2, r0, r6, ror #16
    5324:	andeq	r5, r1, sl, lsr #10
    5328:	ldrdeq	r2, [r0], -ip
    532c:	strdeq	r2, [r0], -r6
    5330:	andeq	r2, r0, ip, lsr r8
    5334:	andeq	r5, r1, r0, lsl #10
    5338:			; <UNDEFINED> instruction: 0x00002bb2
    533c:	ldrdeq	r2, [r0], -r4
    5340:	andeq	r2, r0, r2, lsl r8
    5344:	ldrdeq	r5, [r1], -r6
    5348:	andeq	r5, r1, r6, asr #9
    534c:	andeq	r2, r0, r8, ror fp
    5350:	andeq	r2, r0, sl, lsr #15
    5354:	ldrdeq	r2, [r0], -r8
    5358:	andeq	r2, r0, r0, asr #15
    535c:	andeq	r2, r0, r6, asr #15
    5360:	ldrdeq	r2, [r0], -r4
    5364:	andeq	r2, r0, r4, asr #22
    5368:	andeq	r2, r0, sl, lsr #15
    536c:	andeq	r2, r0, r4, ror r7
    5370:	andeq	r2, r0, r2, lsl #15
    5374:	andeq	r2, r0, ip, lsr #15
    5378:	andeq	r2, r0, r8, lsl #16
    537c:	andeq	r2, r0, r6, ror #15
    5380:	andeq	r2, r0, r4, lsr #14
    5384:	andeq	r2, r0, r0, ror #15
    5388:	andeq	r5, r1, r4, ror #7
    538c:	andeq	r2, r0, lr, ror #15
    5390:	andeq	r2, r0, r8, lsr #15
    5394:	andeq	r2, r0, r2, lsl #21
    5398:	andeq	r2, r0, lr, lsl #15
    539c:	andeq	r5, r1, r0, ror r3
    53a0:	andeq	r2, r0, r6, ror r7
    53a4:	andeq	r2, r0, ip, lsl #20
    53a8:	andeq	r2, r0, sl, lsr r7
    53ac:	andeq	r2, r0, r0, lsr r7
    53b0:	andeq	r2, r0, r4, lsr #14
    53b4:	andeq	r2, r0, r8, lsl r7
    53b8:	andeq	r2, r0, r4, ror #7
    53bc:	andeq	r4, r1, r2, ror #31
    53c0:	muleq	r0, r4, r1
    53c4:	andeq	r2, r0, lr, asr r3
    53c8:	andeq	r2, r0, r0, lsl #8
    53cc:	andeq	r2, r0, r4, asr r3
    53d0:	andeq	r2, r0, r6, lsl #10
    53d4:	andeq	r2, r0, r4, ror #10
    53d8:	andeq	r2, r0, r4, lsr r3
    53dc:	andeq	r4, r0, r2, asr #2
    53e0:	andeq	r2, r0, ip, lsl #6
    53e4:	strdeq	r5, [r1], -r4
    53e8:	andeq	r2, r0, ip, asr r5
    53ec:	andeq	r2, r0, r2, ror r5
    53f0:			; <UNDEFINED> instruction: 0x000026b4
    53f4:	andeq	r2, r0, sl, lsr #10
    53f8:	andeq	r2, r0, r0, ror #9
    53fc:	andeq	r2, r0, r4, ror r2
    5400:	andeq	r4, r0, r2, lsl #1
    5404:	andeq	r2, r0, ip, asr #4
    5408:	andeq	r4, r0, r0, rrx
    540c:	andeq	r2, r0, sl, lsr #4
    5410:	andeq	r2, r0, r8, asr #4
    5414:	andeq	r2, r0, lr, lsr sl
    5418:	strdeq	r2, [r0], -r4
    541c:	andeq	r2, r0, sl, lsr #8
    5420:	strdeq	r2, [r0], -sl
    5424:	andeq	r4, r0, r8
    5428:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    542c:	ldrdeq	r2, [r0], -r6
    5430:	andeq	r3, r0, r4, ror #31
    5434:	andeq	r2, r0, lr, lsr #3
    5438:			; <UNDEFINED> instruction: 0x000021b2
    543c:	andeq	r3, r0, r0, asr #31
    5440:	andeq	r2, r0, sl, lsl #3
    5444:	andeq	r2, r0, ip, ror r1
    5448:	andeq	r3, r0, sl, lsl #31
    544c:	andeq	r2, r0, r4, asr r1
    5450:	andeq	r2, r0, r8, asr #2
    5454:	andeq	r3, r0, r6, asr pc
    5458:	andeq	r2, r0, r0, lsr #2
    545c:	andeq	r2, r0, r2, lsr #2
    5460:	andeq	r3, r0, r0, lsr pc
    5464:	strdeq	r2, [r0], -sl
    5468:	andeq	r2, r0, r4, lsl #2
    546c:	andeq	r3, r0, r2, lsl pc
    5470:	ldrdeq	r2, [r0], -ip
    5474:	andeq	r2, r0, r6, ror #1
    5478:	strdeq	r3, [r0], -r4
    547c:	strheq	r2, [r0], -lr
    5480:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    5484:	andeq	r3, r0, r0, ror #29
    5488:	andeq	r2, r0, sl, lsr #1
    548c:	strheq	r2, [r0], -r4
    5490:	andeq	r3, r0, r2, asr #29
    5494:	andeq	r2, r0, ip, lsl #1
    5498:	muleq	r0, r6, r0
    549c:	andeq	r3, r0, r4, lsr #29
    54a0:	andeq	r2, r0, lr, rrx
    54a4:	andeq	r2, r0, r4, rrx
    54a8:	andeq	r3, r0, r2, ror lr
    54ac:	andeq	r2, r0, ip, lsr r0
    54b0:	andeq	r3, r0, r0, ror #28
    54b4:	andeq	r2, r0, sl, lsr #32
    54b8:	andeq	r2, r0, r4, ror #5
    54bc:	andeq	r2, r0, r6, lsr #32
    54c0:	andeq	r3, r0, r4, lsr lr
    54c4:	strdeq	r1, [r0], -lr
    54c8:	andeq	r2, r0, r6
    54cc:	andeq	r3, r0, r4, lsl lr
    54d0:	ldrdeq	r1, [r0], -lr
    54d4:	andeq	r1, r0, r6, ror #31
    54d8:	strdeq	r3, [r0], -r4
    54dc:			; <UNDEFINED> instruction: 0x00001fbe
    54e0:	andeq	r1, r0, r6, asr #31
    54e4:	ldrdeq	r3, [r0], -r4
    54e8:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    54ec:	andeq	r1, r0, r6, lsr #31
    54f0:			; <UNDEFINED> instruction: 0x00003db4
    54f4:	andeq	r1, r0, lr, ror pc
    54f8:	andeq	r1, r0, r6, lsl #31
    54fc:	muleq	r0, r4, sp
    5500:	andeq	r1, r0, lr, asr pc
    5504:	andeq	r1, r0, r2, ror #30
    5508:	andeq	r3, r0, r0, ror sp
    550c:	andeq	r1, r0, sl, lsr pc
    5510:	andeq	r1, r0, r2, asr #30
    5514:	andeq	r3, r0, r0, asr sp
    5518:	andeq	r1, r0, sl, lsl pc
    551c:	andeq	r1, r0, r2, lsr #30
    5520:	andeq	r3, r0, r0, lsr sp
    5524:	strdeq	r1, [r0], -sl
    5528:	andeq	r1, r0, r2, lsl #30
    552c:	andeq	r3, r0, r0, lsl sp
    5530:	ldrdeq	r1, [r0], -sl
    5534:	andeq	r1, r0, r2, ror #29
    5538:	strdeq	r3, [r0], -r0
    553c:			; <UNDEFINED> instruction: 0x00001eba
    5540:			; <UNDEFINED> instruction: 0x00001eb0
    5544:			; <UNDEFINED> instruction: 0x00003cbe
    5548:	andeq	r1, r0, r8, lsl #29
    554c:	muleq	r0, ip, lr
    5550:	andeq	r3, r0, sl, lsr #25
    5554:	andeq	r1, r0, r4, ror lr
    5558:	sbfxcs	pc, pc, #17, #21
    555c:	sbfxcc	pc, pc, #17, #21
    5560:	push	{r1, r3, r4, r5, r6, sl, lr}
    5564:			; <UNDEFINED> instruction: 0xb09143f0
    5568:	strcs	r5, [r0], #-2259	; 0xfffff72d
    556c:	movwls	r6, #63515	; 0xf81b
    5570:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5574:	strmi	lr, [ip], #-2509	; 0xfffff633
    5578:	stmib	sp, {r1, r2, r3, sl, ip, pc}^
    557c:	stmib	sp, {r1, r3, sl, lr}^
    5580:	stmib	sp, {r3, sl, lr}^
    5584:	stmdacs	r0, {r1, r2, sl, lr}
    5588:	andshi	pc, r6, #0
    558c:	stmdbge	r9, {r1, r2, r3, r9, sl, lr}
    5590:			; <UNDEFINED> instruction: 0xf7fc4605
    5594:	stmdacs	r0, {r6, r7, sl, fp, sp, lr, pc}
    5598:	mvnhi	pc, r0, asr #5
    559c:			; <UNDEFINED> instruction: 0x8778f8df
    55a0:			; <UNDEFINED> instruction: 0xf8d844f8
    55a4:			; <UNDEFINED> instruction: 0xf1b99044
    55a8:			; <UNDEFINED> instruction: 0xf0000f00
    55ac:	strbmi	r8, [r8], -ip, ror #3
    55b0:	bl	ff2c35a8 <log_oom_internal@plt+0xff2c1318>
    55b4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    55b8:	cmphi	r0, r0	; <UNPREDICTABLE>
    55bc:			; <UNDEFINED> instruction: 0xf0402807
    55c0:			; <UNDEFINED> instruction: 0x46488114
    55c4:	mrc	7, 2, APSR_nzcv, cr2, cr12, {7}
    55c8:	stmdacs	r0, {r3, ip, pc}
    55cc:	cmnhi	r5, #0	; <UNPREDICTABLE>
    55d0:			; <UNDEFINED> instruction: 0x1748f8df
    55d4:	ldrbtmi	sl, [r9], #-2567	; 0xfffff5f9
    55d8:	stcl	7, cr15, [r6], {252}	; 0xfc
    55dc:	vmull.p8	<illegal reg q8.5>, d0, d7
    55e0:			; <UNDEFINED> instruction: 0xf8df81b0
    55e4:	stmdbge	fp, {r2, r3, r4, r5, r8, r9, sl, lr}
    55e8:			; <UNDEFINED> instruction: 0x2738f8df
    55ec:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    55f0:			; <UNDEFINED> instruction: 0x3734f8df
    55f4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    55f8:			; <UNDEFINED> instruction: 0xf8df2400
    55fc:	ldrbtmi	r2, [fp], #-1840	; 0xfffff8d0
    5600:			; <UNDEFINED> instruction: 0xf7fc447a
    5604:	mcrne	12, 0, lr, cr4, cr4, {4}
    5608:	msrhi	(UNDEF: 101), r0
    560c:			; <UNDEFINED> instruction: 0x3720f8df
    5610:	ldrbtmi	r9, [fp], #-2059	; 0xfffff7f5
    5614:			; <UNDEFINED> instruction: 0xf7fc7b19
    5618:	vmovne.16	d20[1], lr
    561c:	cmnhi	r6, r0, asr #5	; <UNPREDICTABLE>
    5620:			; <UNDEFINED> instruction: 0x3710f8df
    5624:			; <UNDEFINED> instruction: 0x1710f8df
    5628:	ldrbtmi	r9, [fp], #-2568	; 0xfffff5f8
    562c:	ldrbtmi	r9, [r9], #-2059	; 0xfffff7f5
    5630:	ldcl	7, cr15, [r2, #1008]!	; 0x3f0
    5634:	vmull.p8	<illegal reg q8.5>, d0, d4
    5638:			; <UNDEFINED> instruction: 0xf8df81d0
    563c:	cmncs	r1, r0, lsl #14
    5640:	ldrbtmi	r9, [pc], #-2059	; 5648 <log_oom_internal@plt+0x33b8>
    5644:			; <UNDEFINED> instruction: 0xf7fc463a
    5648:	mcrne	12, 0, lr, cr4, cr10, {5}
    564c:	mvnshi	pc, r0, asr #5
    5650:	usatne	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    5654:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    5658:	stcl	7, cr15, [r4, #-1008]!	; 0xfffffc10
    565c:			; <UNDEFINED> instruction: 0xf0002800
    5660:			; <UNDEFINED> instruction: 0xf8df81cc
    5664:	ldrtmi	r1, [r0], -r0, ror #13
    5668:			; <UNDEFINED> instruction: 0xf7fc4479
    566c:	stmdacs	r0, {r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    5670:	andhi	pc, fp, #0
    5674:			; <UNDEFINED> instruction: 0x16d0f8df
    5678:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    567c:	ldcl	7, cr15, [r2, #-1008]	; 0xfffffc10
    5680:	stmdacs	r0, {r7, r9, sl, lr}
    5684:	teqhi	r3, #64	; 0x40	; <UNPREDICTABLE>
    5688:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
    568c:	svceq	0x0000f1b9
    5690:	subshi	pc, r1, #0
    5694:	ssatcc	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    5698:	strbmi	r2, [r8], -r7, lsl #2
    569c:	cfldrsvs	mvf4, [sl, #-492]	; 0xfffffe14
    56a0:			; <UNDEFINED> instruction: 0xf97cf7ff
    56a4:	vmull.p8	<illegal reg q8.5>, d0, d4
    56a8:			; <UNDEFINED> instruction: 0xf8df80f0
    56ac:	ldrtmi	r3, [r9], -r4, lsr #13
    56b0:	ssatcs	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    56b4:	ldrbtmi	r4, [fp], #-1608	; 0xfffff9b8
    56b8:	andhi	pc, r0, sp, asr #17
    56bc:			; <UNDEFINED> instruction: 0xf7fc447a
    56c0:	cdpne	13, 0, cr14, cr4, cr12, {5}
    56c4:	andhi	pc, lr, #192, 4
    56c8:			; <UNDEFINED> instruction: 0xf7fc980b
    56cc:	mcrne	12, 0, lr, cr4, cr10, {5}
    56d0:	bichi	pc, r3, r0, asr #5
    56d4:	pkhtbcs	pc, r0, pc, asr #17	; <UNPREDICTABLE>
    56d8:	stmdals	fp, {r0, r5, r6, r8, sp}
    56dc:			; <UNDEFINED> instruction: 0xf7fc447a
    56e0:	cdpne	12, 0, cr14, cr4, cr14, {3}
    56e4:	mvnhi	pc, r0, asr #5
    56e8:			; <UNDEFINED> instruction: 0x3670f8df
    56ec:	cfldrsvs	mvf4, [fp], {123}	; 0x7b
    56f0:	ldmdavs	fp, {r0, r1, r4, r7, r8, r9, ip, sp, pc}
    56f4:			; <UNDEFINED> instruction: 0xf8dfb383
    56f8:	cmncs	r2, r8, ror #12
    56fc:	ldrbtmi	r9, [sl], #-2059	; 0xfffff7f5
    5700:	mrrc	7, 15, pc, ip, cr12	; <UNPREDICTABLE>
    5704:	vmull.p8	<illegal reg q8.5>, d0, d4
    5708:			; <UNDEFINED> instruction: 0xf8df8206
    570c:	bls	1cb074 <log_oom_internal@plt+0x1c8de4>
    5710:	ldrbtmi	r9, [r9], #-2059	; 0xfffff7f5
    5714:	stc	7, cr15, [r0, #1008]	; 0x3f0
    5718:	vmull.p8	<illegal reg q8.5>, d0, d4
    571c:			; <UNDEFINED> instruction: 0xf8df8223
    5720:	cmncs	r1, r8, asr #12
    5724:	ldrbtmi	r9, [sl], #-2059	; 0xfffff7f5
    5728:	mcrr	7, 15, pc, r8, cr12	; <UNPREDICTABLE>
    572c:	vmull.p8	<illegal reg q8.5>, d0, d4
    5730:	stmdals	fp, {r0, r2, r3, r6, r9, pc}
    5734:			; <UNDEFINED> instruction: 0xf7ff2100
    5738:	vmlane.f16	s30, s9, s11	; <UNPREDICTABLE>
    573c:	adchi	pc, r5, r0, asr #5
    5740:			; <UNDEFINED> instruction: 0xf7fc980b
    5744:	mcrne	12, 0, lr, cr4, cr14, {3}
    5748:	rsbhi	pc, r9, #192, 4
    574c:			; <UNDEFINED> instruction: 0xf7fc980b
    5750:	mcrne	12, 0, lr, cr4, cr8, {3}
    5754:	adchi	pc, r1, #192, 4
    5758:			; <UNDEFINED> instruction: 0xf7fc980b
    575c:	mcrne	12, 0, lr, cr4, cr2, {3}
    5760:	bichi	pc, r9, r0, asr #5
    5764:			; <UNDEFINED> instruction: 0x3604f8df
    5768:	ldmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    576c:			; <UNDEFINED> instruction: 0x7600f8df
    5770:	ldrbtmi	r4, [pc], #-1147	; 5778 <log_oom_internal@plt+0x34e8>
    5774:	fldmdbxvs	r8!, {d23-d34}	;@ Deprecated
    5778:	bl	5c3770 <log_oom_internal@plt+0x5c14e0>
    577c:	stmdbls	fp, {r1, r3, r8, r9, fp, sp, pc}
    5780:	movwls	r4, #5672	; 0x1628
    5784:	movwcs	r2, #512	; 0x200
    5788:	andhi	pc, r0, sp, asr #17
    578c:	ldcl	7, cr15, [r4], #1008	; 0x3f0
    5790:	vmull.p8	<illegal reg q8.5>, d0, d4
    5794:			; <UNDEFINED> instruction: 0xf8df81de
    5798:	bge	18af10 <log_oom_internal@plt+0x188c80>
    579c:	ldrbtmi	r9, [r9], #-2058	; 0xfffff7f6
    57a0:	mrrc	7, 15, pc, r4, cr12	; <UNPREDICTABLE>
    57a4:	vmull.p8	<illegal reg q8.5>, d0, d4
    57a8:	bvc	ea5fb4 <log_oom_internal@plt+0xea3d24>
    57ac:	stmdals	r9, {r1, r2, r8, fp, ip, pc}
    57b0:	bl	6437a8 <log_oom_internal@plt+0x641518>
    57b4:	blle	1a0cfcc <log_oom_internal@plt+0x1a0ad3c>
    57b8:	stmiblt	r1!, {r0, r3, r4, r5, r9, fp, ip, sp, lr}
    57bc:	tstls	r5, r8, lsl #12
    57c0:	bl	12437b8 <log_oom_internal@plt+0x1241528>
    57c4:	stmdacs	r5, {r0, r2, r8, fp, ip, pc}
    57c8:	eorshi	pc, fp, #0, 6
    57cc:	strcc	pc, [r8, #2271]!	; 0x8df
    57d0:	cfldrsvs	mvf4, [fp], {123}	; 0x7b
    57d4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
    57d8:	andcs	fp, r0, fp, lsr #2
    57dc:	bl	ec37d4 <log_oom_internal@plt+0xec1544>
    57e0:	vsub.i8	d2, d0, d5
    57e4:	strcs	r8, [r0], #-580	; 0xfffffdbc
    57e8:			; <UNDEFINED> instruction: 0xf898e04f
    57ec:	strbmi	r2, [r8], -r8
    57f0:	strcc	pc, [r8, #2271]	; 0x8df
    57f4:			; <UNDEFINED> instruction: 0xf8df2a00
    57f8:	bge	1cae20 <log_oom_internal@plt+0x1c8b90>
    57fc:	andls	r4, r0, #2063597568	; 0x7b000000
    5800:	svclt	0x000c4479
    5804:	andcs	r2, r0, #536870912	; 0x20000000
    5808:	stc	7, cr15, [ip], #-1008	; 0xfffffc10
    580c:	vmull.p8	<illegal reg q8.5>, d0, d7
    5810:			; <UNDEFINED> instruction: 0xf898808f
    5814:	ldrtmi	r2, [r3], -r8
    5818:	strbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    581c:			; <UNDEFINED> instruction: 0xf8d82a00
    5820:	bge	205938 <log_oom_internal@plt+0x2036a8>
    5824:	andls	r4, r0, #2030043136	; 0x79000000
    5828:	andcs	fp, r2, #12, 30	; 0x30
    582c:			; <UNDEFINED> instruction: 0xf7fc2200
    5830:	mcrne	12, 0, lr, cr7, cr10, {0}
    5834:	mrcge	6, 6, APSR_nzcv, cr5, cr15, {5}
    5838:			; <UNDEFINED> instruction: 0xf7fc4620
    583c:	stmdacs	r2, {r2, r3, r8, r9, fp, sp, lr, pc}
    5840:			; <UNDEFINED> instruction: 0xf8dfdd7b
    5844:	ldrtmi	r5, [r9], -r4, asr #10
    5848:	strbmi	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    584c:	bicvs	pc, r3, #1325400064	; 0x4f000000
    5850:	ldrcs	pc, [ip, #-2271]!	; 0xfffff721
    5854:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    5858:	sub	r4, sp, sl, ror r4
    585c:			; <UNDEFINED> instruction: 0xf7fc4648
    5860:	andls	lr, r7, r6, lsl #26
    5864:			; <UNDEFINED> instruction: 0xf0002800
    5868:	bge	226144 <log_oom_internal@plt+0x223eb4>
    586c:			; <UNDEFINED> instruction: 0xf7fc4631
    5870:	vmovne.16	d4[1], lr
    5874:	mrcge	6, 5, APSR_nzcv, cr5, cr15, {5}
    5878:			; <UNDEFINED> instruction: 0xf7fc4638
    587c:	stmdacs	r2, {r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    5880:	sbcshi	pc, r1, r0, lsl #6
    5884:	sbclt	r4, r0, #96, 4
    5888:	stmdals	r7, {r2, r6, r9, lr}
    588c:	b	1143884 <log_oom_internal@plt+0x11415f4>
    5890:			; <UNDEFINED> instruction: 0xf7fc9808
    5894:	stmdals	r9, {r1, r6, r9, fp, sp, lr, pc}
    5898:			; <UNDEFINED> instruction: 0xf7fcb108
    589c:	stmdals	sl, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
    58a0:			; <UNDEFINED> instruction: 0xf7fcb108
    58a4:	stmdals	fp, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    58a8:			; <UNDEFINED> instruction: 0xf7fcb108
    58ac:	stmdage	ip, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    58b0:	b	ffec38a8 <log_oom_internal@plt+0xffec1618>
    58b4:	ldrbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    58b8:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    58bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    58c0:	blls	3df930 <log_oom_internal@plt+0x3dd6a0>
    58c4:			; <UNDEFINED> instruction: 0xf04f405a
    58c8:			; <UNDEFINED> instruction: 0xf0400300
    58cc:			; <UNDEFINED> instruction: 0x462081b8
    58d0:	pop	{r0, r4, ip, sp, pc}
    58d4:	strdcs	r8, [r0], -r0
    58d8:	b	fef438d0 <log_oom_internal@plt+0xfef41640>
    58dc:	ldclle	8, cr2, [r1, #8]
    58e0:	ldrtpl	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    58e4:			; <UNDEFINED> instruction: 0xf8df4621
    58e8:	vqshl.s8	d18, d20, d16
    58ec:			; <UNDEFINED> instruction: 0xf8df632e
    58f0:	ldrbtmi	r4, [sp], #-1200	; 0xfffffb50
    58f4:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    58f8:	strbvc	pc, [r6], #1284	; 0x504	; <UNPREDICTABLE>
    58fc:	stmib	sp, {r0, r1, sp}^
    5900:	strmi	r4, [r2], #-1280	; 0xfffffb00
    5904:	mrrc	7, 15, pc, r0, cr12	; <UNPREDICTABLE>
    5908:	ldr	r4, [lr, r4, lsl #12]!
    590c:			; <UNDEFINED> instruction: 0xf7fc2000
    5910:	stmdacs	r2, {r1, r5, r7, r9, fp, sp, lr, pc}
    5914:			; <UNDEFINED> instruction: 0xf8dfddb6
    5918:	strtmi	r5, [r1], -ip, lsl #9
    591c:	strcs	pc, [r8], #2271	; 0x8df
    5920:	teqvs	r2, #64, 4	; <UNPREDICTABLE>
    5924:	strmi	pc, [r4], #2271	; 0x8df
    5928:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    592c:			; <UNDEFINED> instruction: 0xe7e3447c
    5930:			; <UNDEFINED> instruction: 0xf7fc4620
    5934:	stmdacs	r2, {r4, r7, r9, fp, sp, lr, pc}
    5938:	rsbsmi	sp, r8, #27392	; 0x6b00
    593c:	submi	fp, r4, #192, 4
    5940:	strtmi	lr, [r0], -r3, lsr #15
    5944:	b	fe1c393c <log_oom_internal@plt+0xfe1c16ac>
    5948:	ldclle	8, cr2, [r6, #8]!
    594c:	strbtpl	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5950:			; <UNDEFINED> instruction: 0xf8df4639
    5954:	vshl.s8	q10, q8, q0
    5958:			; <UNDEFINED> instruction: 0xf8df630a
    595c:	ldrbtmi	r2, [sp], #-1116	; 0xfffffba4
    5960:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5964:			; <UNDEFINED> instruction: 0xf8dfe7c8
    5968:			; <UNDEFINED> instruction: 0x46203454
    596c:	ldrbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5970:	rscspl	pc, r4, #64, 4
    5974:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5978:	bicvc	pc, r6, #12582912	; 0xc00000
    597c:			; <UNDEFINED> instruction: 0xf7fc3103
    5980:	strmi	lr, [r4], -sl, lsl #25
    5984:	bge	1ff790 <log_oom_internal@plt+0x1fd500>
    5988:	strtmi	r4, [r8], -r9, asr #12
    598c:			; <UNDEFINED> instruction: 0xff00f7fe
    5990:			; <UNDEFINED> instruction: 0xf6ff1e04
    5994:	stmdals	r7, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    5998:	ldrtmi	sl, [r1], -r8, lsl #20
    599c:	b	ff943994 <log_oom_internal@plt+0xff941704>
    59a0:			; <UNDEFINED> instruction: 0xf6bf1e04
    59a4:			; <UNDEFINED> instruction: 0x4648ae1e
    59a8:	b	15439a0 <log_oom_internal@plt+0x1541710>
    59ac:	ldclle	8, cr2, [r5], #-8
    59b0:	rsclt	r4, r4, #100, 4	; 0x40000006
    59b4:	strb	r4, [r8, -r4, ror #4]!
    59b8:	strmi	pc, [r8], #-2271	; 0xfffff721
    59bc:			; <UNDEFINED> instruction: 0x63bef44f
    59c0:	strcs	pc, [r4], #-2271	; 0xfffff721
    59c4:	strne	pc, [r4], #-2271	; 0xfffff721
    59c8:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    59cc:	ldrtvc	pc, [sl], #1284	; 0x504	; <UNPREDICTABLE>
    59d0:	andcc	r4, r3, #2030043136	; 0x79000000
    59d4:			; <UNDEFINED> instruction: 0xf7fc9400
    59d8:	ldrdcs	lr, [r0], -ip
    59dc:	b	ec39d4 <log_oom_internal@plt+0xec1744>
    59e0:			; <UNDEFINED> instruction: 0xf77f2802
    59e4:	ldclmi	15, cr10, [sl, #316]!	; 0x13c
    59e8:	bmi	ffe97274 <log_oom_internal@plt+0xffe94fe4>
    59ec:	teqvs	r7, #64, 4	; <UNPREDICTABLE>
    59f0:	ldrbtmi	r4, [sp], #-3321	; 0xfffff307
    59f4:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    59f8:	blmi	ffe3f7f8 <log_oom_internal@plt+0xffe3d568>
    59fc:	stmdals	fp, {r3, r8, sp}
    5a00:	cfldrsvs	mvf4, [sl], {123}	; 0x7b
    5a04:			; <UNDEFINED> instruction: 0xffcaf7fe
    5a08:	stccs	6, cr4, [r0], {4}
    5a0c:	mrcge	6, 2, APSR_nzcv, cr12, cr15, {5}
    5a10:	ldclmi	7, cr14, [r3, #236]!	; 0xec
    5a14:	ldclmi	6, cr4, [r3], #228	; 0xe4
    5a18:	tstvs	r2, #64, 4	; <UNPREDICTABLE>
    5a1c:	ldrbtmi	r4, [sp], #-2802	; 0xfffff50e
    5a20:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5a24:	ldclmi	7, cr14, [r1, #416]!	; 0x1a0
    5a28:	bmi	ffc572b4 <log_oom_internal@plt+0xffc55024>
    5a2c:	bicvs	pc, r0, #1325400064	; 0x4f000000
    5a30:	ldrbtmi	r4, [sp], #-3312	; 0xfffff310
    5a34:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    5a38:	andcs	lr, r0, lr, asr r7
    5a3c:	b	2c3a34 <log_oom_internal@plt+0x2c17a4>
    5a40:			; <UNDEFINED> instruction: 0xf77f2802
    5a44:	stclmi	15, cr10, [ip, #124]!	; 0x7c
    5a48:	bmi	ffb172d4 <log_oom_internal@plt+0xffb15044>
    5a4c:	teqvs	ip, #64, 4	; <UNPREDICTABLE>
    5a50:	ldrbtmi	r4, [sp], #-3307	; 0xfffff315
    5a54:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    5a58:	andcs	lr, r0, lr, asr #14
    5a5c:	ldmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5a60:	stcle	8, cr2, [r5, #8]!
    5a64:	strtmi	r4, [r1], -r7, ror #27
    5a68:	vpmax.s8	q10, q8, <illegal reg q11.5>
    5a6c:	stclmi	3, cr6, [r7], #300	; 0x12c
    5a70:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    5a74:			; <UNDEFINED> instruction: 0xf502447c
    5a78:	andcs	r7, r3, r6, asr #5
    5a7c:	strcs	lr, [r0, #-2509]	; 0xfffff633
    5a80:			; <UNDEFINED> instruction: 0xf7fc1822
    5a84:			; <UNDEFINED> instruction: 0x4604eb92
    5a88:	blmi	ff87f68c <log_oom_internal@plt+0xff87d3fc>
    5a8c:	stmdals	fp, {r0, r1, r8, sp}
    5a90:	cfldrdvs	mvd4, [sl], {123}	; 0x7b
    5a94:			; <UNDEFINED> instruction: 0xff82f7fe
    5a98:	ldr	r4, [r6, r4, lsl #12]!
    5a9c:			; <UNDEFINED> instruction: 0x46214ddd
    5aa0:	vpmin.s8	q10, q8, <illegal reg q6.5>
    5aa4:	ldclmi	3, cr6, [sp], {35}	; 0x23
    5aa8:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    5aac:			; <UNDEFINED> instruction: 0xe7e2447c
    5ab0:			; <UNDEFINED> instruction: 0xf7fc2000
    5ab4:	stmdacs	r2, {r4, r6, r7, r8, fp, sp, lr, pc}
    5ab8:	svcge	0x007af77f
    5abc:			; <UNDEFINED> instruction: 0x46214dd8
    5ac0:	vpmin.s8	q10, q8, q4
    5ac4:	ldclmi	3, cr6, [r8], {79}	; 0x4f
    5ac8:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    5acc:			; <UNDEFINED> instruction: 0xf502447c
    5ad0:	andcs	r7, r3, r6, asr #5
    5ad4:	strcs	lr, [r0, #-2509]	; 0xfffff633
    5ad8:	strmi	r4, [r2], #-1570	; 0xfffff9de
    5adc:	bl	1943ad4 <log_oom_internal@plt+0x1941844>
    5ae0:	ldrb	r4, [r2], r4, lsl #12
    5ae4:			; <UNDEFINED> instruction: 0xf7fc2000
    5ae8:	stmdacs	r2, {r1, r2, r4, r5, r7, r8, fp, sp, lr, pc}
    5aec:	rsbmi	sp, r4, #18944	; 0x4a00
    5af0:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    5af4:	andcs	lr, r0, r9, lsl #15
    5af8:	stmib	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5afc:			; <UNDEFINED> instruction: 0xf77f2802
    5b00:	stclmi	15, cr10, [sl, #348]	; 0x15c
    5b04:	bmi	ff297390 <log_oom_internal@plt+0xff295100>
    5b08:	msrvs	SPSR_fsc, #64, 4
    5b0c:	ldrbtmi	r4, [sp], #-3273	; 0xfffff337
    5b10:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    5b14:	ldrdcs	lr, [r0], -fp
    5b18:	ldmib	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b1c:			; <UNDEFINED> instruction: 0xf77f2802
    5b20:	stclmi	15, cr10, [r5, #284]	; 0x11c
    5b24:	bmi	ff1573b0 <log_oom_internal@plt+0xff155120>
    5b28:	cmpvs	r4, #64, 4	; <UNPREDICTABLE>
    5b2c:	ldrbtmi	r4, [sp], #-3268	; 0xfffff33c
    5b30:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    5b34:	bmi	ff0ffa68 <log_oom_internal@plt+0xff0fd7d8>
    5b38:	cmncc	r1, #64, 4	; <UNPREDICTABLE>
    5b3c:	stmibmi	r3, {r1, r6, r7, sl, fp, lr}^
    5b40:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    5b44:	sbcsvc	pc, r2, #8388608	; 0x800000
    5b48:	andls	r4, r0, #2030043136	; 0x79000000
    5b4c:			; <UNDEFINED> instruction: 0xf7fc1ce2
    5b50:	andcs	lr, r0, r0, lsr #22
    5b54:	ldmdb	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5b58:	stmdacs	r2, {r0, r5, r6, r9, lr}
    5b5c:	sbclt	sp, r9, #17920	; 0x4600
    5b60:	ldr	r4, [r2], ip, asr #4
    5b64:			; <UNDEFINED> instruction: 0xf7fc2000
    5b68:	stmdacs	r2, {r1, r2, r4, r5, r6, r8, fp, sp, lr, pc}
    5b6c:	svcge	0x0020f77f
    5b70:			; <UNDEFINED> instruction: 0x46214db7
    5b74:	vst1.32	{d20-d21}, [pc :256], r7
    5b78:	ldcmi	3, cr6, [r7], #812	; 0x32c
    5b7c:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    5b80:			; <UNDEFINED> instruction: 0xe7a4447c
    5b84:			; <UNDEFINED> instruction: 0x462148b5
    5b88:	vpmin.s8	d20, d16, d21
    5b8c:	ldrbtmi	r3, [r8], #-890	; 0xfffffc86
    5b90:	ldrbtmi	r4, [sl], #-4020	; 0xfffff04c
    5b94:	rscvc	pc, r2, #8388608	; 0x800000
    5b98:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    5b9c:	strmi	r2, [r2], -r0, lsl #14
    5ba0:	andcc	r2, r3, #3
    5ba4:	bl	43b9c <log_oom_internal@plt+0x4190c>
    5ba8:	str	r4, [lr, -r4, lsl #12]!
    5bac:			; <UNDEFINED> instruction: 0xf7fc2000
    5bb0:	stmdacs	r2, {r1, r4, r6, r8, fp, sp, lr, pc}
    5bb4:	mrcge	7, 7, APSR_nzcv, cr12, cr15, {3}
    5bb8:	strtmi	r4, [r1], -fp, lsr #27
    5bbc:	vpmax.s8	d20, d16, d27
    5bc0:	stcmi	3, cr6, [fp], #476	; 0x1dc
    5bc4:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    5bc8:			; <UNDEFINED> instruction: 0xe780447c
    5bcc:			; <UNDEFINED> instruction: 0xf7fc2000
    5bd0:	stmdacs	r2, {r1, r6, r8, fp, sp, lr, pc}
    5bd4:	mcrge	7, 7, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
    5bd8:	strtmi	r4, [r1], -r6, lsr #27
    5bdc:	vpmax.s8	d20, d16, d22
    5be0:	stcmi	3, cr6, [r6], #368	; 0x170
    5be4:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    5be8:			; <UNDEFINED> instruction: 0xe770447c
    5bec:	stcmi	6, cr4, [r4, #256]!	; 0x100
    5bf0:	b	fe4c3be8 <log_oom_internal@plt+0xfe4c1958>
    5bf4:	bmi	fe918a88 <log_oom_internal@plt+0xfe9167f8>
    5bf8:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    5bfc:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    5c00:	bicvc	pc, r6, #12582912	; 0xc00000
    5c04:	movwls	r3, #1537	; 0x601
    5c08:	vhsub.s8	d19, d0, d3
    5c0c:			; <UNDEFINED> instruction: 0x96026373
    5c10:	andls	r9, r3, r1, lsl #10
    5c14:			; <UNDEFINED> instruction: 0xf7fc2003
    5c18:	strmi	lr, [r4], -r8, asr #21
    5c1c:	andcs	lr, r0, r5, lsr r6
    5c20:	ldmdb	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c24:			; <UNDEFINED> instruction: 0xf77f2802
    5c28:	ldcmi	14, cr10, [r8, #780]	; 0x30c
    5c2c:	bmi	fe6174b8 <log_oom_internal@plt+0xfe615228>
    5c30:	msrvs	SPSR_s, #64, 4
    5c34:	ldrbtmi	r4, [sp], #-3223	; 0xfffff369
    5c38:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    5c3c:			; <UNDEFINED> instruction: 0xf7fce747
    5c40:			; <UNDEFINED> instruction: 0x9c08e97c
    5c44:	bmi	fe513450 <log_oom_internal@plt+0xfe5111c0>
    5c48:	cmnvs	lr, #64, 4	; <UNPREDICTABLE>
    5c4c:	mulcs	r6, r3, sp
    5c50:	ldrbtmi	r9, [sl], #-1027	; 0xfffffbfd
    5c54:	ldrbtmi	r4, [sp], #-3218	; 0xfffff36e
    5c58:	sbcvc	pc, r6, #8388608	; 0x800000
    5c5c:	ldrbtmi	r9, [ip], #-1538	; 0xfffff9fe
    5c60:	strcs	lr, [r0, #-2509]	; 0xfffff633
    5c64:	andcc	r4, r3, #35651584	; 0x2200000
    5c68:	b	fe7c3c60 <log_oom_internal@plt+0xfe7c19d0>
    5c6c:	cfstr32mi	mvfx14, [sp, #696]	; 0x2b8
    5c70:	stflss	f2, [r7], {-0}
    5c74:	bicsvs	pc, r0, #1325400064	; 0x4f000000
    5c78:	strls	r4, [r1, #-1149]	; 0xfffffb83
    5c7c:	andcs	r4, r6, sl, lsl #27
    5c80:	ldrbtmi	r4, [sp], #-2698	; 0xfffff576
    5c84:	ldrbtmi	r9, [sl], #-1026	; 0xfffffbfe
    5c88:			; <UNDEFINED> instruction: 0xf502460c
    5c8c:	andls	r7, r0, #1610612748	; 0x6000000c
    5c90:	andcc	r4, r3, #44040192	; 0x2a00000
    5c94:	b	fe243c8c <log_oom_internal@plt+0xfe2419fc>
    5c98:	strdcs	lr, [r0], -r7
    5c9c:	ldm	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ca0:			; <UNDEFINED> instruction: 0xf77f2802
    5ca4:	stcmi	14, cr10, [r2, #532]	; 0x214
    5ca8:	bmi	fe097534 <log_oom_internal@plt+0xfe0952a4>
    5cac:	bicvs	pc, sp, #1325400064	; 0x4f000000
    5cb0:	ldrbtmi	r4, [sp], #-3201	; 0xfffff37f
    5cb4:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    5cb8:	blmi	fe03f8e4 <log_oom_internal@plt+0xfe03d654>
    5cbc:	andvs	pc, r6, #64, 4
    5cc0:	ldrbtmi	r4, [fp], #-2431	; 0xfffff681
    5cc4:			; <UNDEFINED> instruction: 0xf5034479
    5cc8:	smlabtcc	r3, r6, r3, r7
    5ccc:	b	ff8c3cc4 <log_oom_internal@plt+0xff8c1a34>
    5cd0:	ldrb	r4, [sl, #1540]	; 0x604
    5cd4:	vpadd.i8	q10, q0, <illegal reg q13.5>
    5cd8:	ldmdbmi	fp!, {r2, r3, r4, r5, r6, r7, r9, ip, lr}^
    5cdc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5ce0:	bicvc	pc, r6, #12582912	; 0xc00000
    5ce4:			; <UNDEFINED> instruction: 0xf7fc3103
    5ce8:			; <UNDEFINED> instruction: 0x4604ead6
    5cec:	cfldr64mi	mvdx14, [r7], #-820	; 0xfffffccc
    5cf0:	movtvs	pc, #21056	; 0x5240	; <UNPREDICTABLE>
    5cf4:	andcs	r4, r0, r6, ror sl
    5cf8:	ldrbtmi	r4, [ip], #-2422	; 0xfffff68a
    5cfc:			; <UNDEFINED> instruction: 0xf502447a
    5d00:	ldrbtmi	r7, [r9], #-698	; 0xfffffd46
    5d04:	strtmi	r9, [r2], -r0, lsl #4
    5d08:			; <UNDEFINED> instruction: 0xf7fc3203
    5d0c:	svclt	0x0000e824
    5d10:	andeq	r4, r1, r0, ror #16
    5d14:	strdeq	r0, [r0], -r8
    5d18:	andeq	r4, r1, r8, asr #21
    5d1c:	ldrdeq	r1, [r0], -r6
    5d20:	andeq	r1, r0, sl, lsl pc
    5d24:	andeq	r1, r0, r8, lsr #30
    5d28:	andeq	r1, r0, lr, ror #29
    5d2c:	andeq	r1, r0, r4, lsl ip
    5d30:	andeq	r4, r1, lr, ror #19
    5d34:	andeq	r1, r0, r6, lsl pc
    5d38:	andeq	r1, r0, sl, lsl pc
    5d3c:	andeq	r1, r0, r2, asr sp
    5d40:	strdeq	r1, [r0], -r6
    5d44:	andeq	r1, r0, ip, ror #29
    5d48:	andeq	r1, r0, r2, ror #29
    5d4c:	andeq	r4, r1, ip, asr #19
    5d50:	andeq	r1, r0, r6, asr #21
    5d54:	andeq	r1, r0, r8, lsr #29
    5d58:	andeq	r1, r0, ip, lsr #29
    5d5c:	andeq	r4, r1, ip, ror r9
    5d60:	andeq	r1, r0, sl, lsl pc
    5d64:	andeq	r2, r0, lr, lsl r0
    5d68:	andeq	r1, r0, lr, ror #24
    5d6c:	muleq	r1, r0, r8
    5d70:	strdeq	r4, [r1], -r6
    5d74:	andeq	r1, r0, lr, lsl lr
    5d78:	muleq	r1, r8, r8
    5d7c:			; <UNDEFINED> instruction: 0x00001cb0
    5d80:			; <UNDEFINED> instruction: 0x00001cb8
    5d84:			; <UNDEFINED> instruction: 0x00001cbc
    5d88:	andeq	r1, r0, ip, ror #24
    5d8c:	andeq	r3, r0, r6, asr #14
    5d90:	andeq	r1, r0, r0, lsl r9
    5d94:	andeq	r4, r1, r4, lsl #10
    5d98:	muleq	r0, sl, r8
    5d9c:	andeq	r1, r0, r4, ror r8
    5da0:	andeq	r3, r0, r6, lsr #13
    5da4:	andeq	r1, r0, r4, ror #16
    5da8:	andeq	r1, r0, lr, lsr r8
    5dac:	andeq	r3, r0, r0, ror r6
    5db0:	andeq	r1, r0, sl, lsr #22
    5db4:	andeq	r3, r0, ip, lsr r6
    5db8:	andeq	r1, r0, r6, lsl #16
    5dbc:	andeq	r3, r0, r8, lsr #12
    5dc0:	strdeq	r1, [r0], -r2
    5dc4:	ldrdeq	r3, [r0], -r4
    5dc8:	muleq	r0, lr, r7
    5dcc:	andeq	r1, r0, r0, lsl #17
    5dd0:	muleq	r0, sl, r7
    5dd4:	andeq	r1, r0, r4, ror r7
    5dd8:	andeq	r3, r0, r6, lsr #11
    5ddc:	andeq	r4, r1, r8, ror #12
    5de0:	andeq	r1, r0, r2, lsr #21
    5de4:	andeq	r3, r0, ip, ror r5
    5de8:	andeq	r1, r0, r6, asr #14
    5dec:	andeq	r1, r0, r6, asr sl
    5df0:	andeq	r1, r0, r4, lsr r7
    5df4:	andeq	r3, r0, r6, ror #10
    5df8:	andeq	r1, r0, sl, lsr r7
    5dfc:	andeq	r1, r0, r4, lsl r7
    5e00:	andeq	r3, r0, r6, asr #10
    5e04:	andeq	r1, r0, ip, lsl r7
    5e08:	andeq	r3, r0, sl, lsr #10
    5e0c:	strdeq	r1, [r0], -r4
    5e10:	ldrdeq	r4, [r1], -r8
    5e14:	andeq	r1, r0, r0, ror #19
    5e18:	strdeq	r3, [r0], -r2
    5e1c:			; <UNDEFINED> instruction: 0x000016bc
    5e20:	andeq	r1, r0, r4, asr #13
    5e24:	ldrdeq	r3, [r0], -r2
    5e28:	muleq	r0, ip, r6
    5e2c:	andeq	r1, r0, lr, ror r6
    5e30:	andeq	r3, r0, ip, lsl #9
    5e34:	andeq	r1, r0, r6, asr r6
    5e38:	andeq	r1, r0, lr, asr r6
    5e3c:	andeq	r3, r0, ip, ror #8
    5e40:	andeq	r1, r0, r6, lsr r6
    5e44:	andeq	r3, r0, ip, asr r4
    5e48:	andeq	r1, r0, r6, lsr #12
    5e4c:	andeq	r1, r0, r8, asr #13
    5e50:	andeq	r1, r0, r0, lsl r6
    5e54:	andeq	r3, r0, lr, lsl r4
    5e58:	andeq	r1, r0, r8, ror #11
    5e5c:	ldrdeq	r1, [r0], -sl
    5e60:	andeq	r3, r0, sl, lsl #8
    5e64:	strdeq	r1, [r0], -r4
    5e68:	strdeq	r1, [r0], -ip
    5e6c:	ldrdeq	r3, [r0], -r6
    5e70:	andeq	r1, r0, r0, lsr #11
    5e74:	andeq	r1, r0, r8, lsr #11
    5e78:			; <UNDEFINED> instruction: 0x000033b6
    5e7c:	andeq	r1, r0, r0, lsl #11
    5e80:	muleq	r0, r8, r9
    5e84:	andeq	r3, r0, r2, lsr #7
    5e88:	andeq	r1, r0, sl, ror #10
    5e8c:	andeq	r1, r0, r6, asr r5
    5e90:	andeq	r3, r0, r4, ror #6
    5e94:	andeq	r1, r0, lr, lsr #10
    5e98:	andeq	r3, r0, sl, asr #6
    5e9c:	andeq	r1, r0, sl, lsl #19
    5ea0:	andeq	r1, r0, sl, lsl #10
    5ea4:	andeq	r1, r0, r0, lsl #19
    5ea8:	andeq	r1, r0, r6, ror #9
    5eac:	andeq	r3, r0, r6, lsl r3
    5eb0:	ldrdeq	r1, [r0], -sl
    5eb4:	andeq	r3, r0, r8, ror #5
    5eb8:			; <UNDEFINED> instruction: 0x000014b2
    5ebc:	ldrdeq	r3, [r0], -sl
    5ec0:	andeq	r1, r0, r4, lsr #9
    5ec4:	andeq	r3, r0, r0, asr #5
    5ec8:	andeq	r1, r0, sl, lsl #9
    5ecc:	andeq	r1, r0, lr, ror #8
    5ed0:	andeq	r3, r0, r0, lsr #5
    5ed4:	andeq	r1, r0, r6, ror r8
    5ed8:	stccs	8, cr15, [ip, #-892]!	; 0xfffffc84
    5edc:	stccc	8, cr15, [ip, #-892]!	; 0xfffffc84
    5ee0:	push	{r1, r3, r4, r5, r6, sl, lr}
    5ee4:	strdlt	r4, [r3], #240	; 0xf0
    5ee8:			; <UNDEFINED> instruction: 0x260058d3
    5eec:	stchi	8, cr15, [r0, #-892]!	; 0xfffffc84
    5ef0:	movtls	r6, #6171	; 0x181b
    5ef4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5ef8:	mvnscc	pc, #79	; 0x4f
    5efc:	stmib	sp, {r3, r4, r5, r6, r7, sl, lr}^
    5f00:	stmib	sp, {r0, r4, r9, sl, sp, lr}^
    5f04:			; <UNDEFINED> instruction: 0x96176615
    5f08:	strvs	lr, [pc], -sp, asr #19
    5f0c:	strcc	lr, [sp], -sp, asr #19
    5f10:			; <UNDEFINED> instruction: 0xf0002800
    5f14:			; <UNDEFINED> instruction: 0xf8df8289
    5f18:			; <UNDEFINED> instruction: 0x460c5cfc
    5f1c:	ldrbtmi	r4, [sp], #-1543	; 0xfffff9f9
    5f20:	blcs	606d4 <log_oom_internal@plt+0x5e444>
    5f24:	orrhi	pc, r5, r0
    5f28:			; <UNDEFINED> instruction: 0xf8dfad15
    5f2c:	ldrbtmi	r3, [fp], #-3308	; 0xfffff314
    5f30:			; <UNDEFINED> instruction: 0x605cf893
    5f34:			; <UNDEFINED> instruction: 0xf0002e00
    5f38:			; <UNDEFINED> instruction: 0xf8df81d5
    5f3c:	ldrbtmi	r3, [fp], #-3296	; 0xfffff320
    5f40:	stmdacs	r0, {r3, r4, r6, sl, fp, sp, lr}
    5f44:	andshi	pc, r3, #0
    5f48:			; <UNDEFINED> instruction: 0xf8df7a1a
    5f4c:	bcs	d2a4 <log_oom_internal@plt+0xb014>
    5f50:	ldclcc	8, cr15, [r0], {223}	; 0xdf
    5f54:	ldrbtmi	sl, [r9], #-2575	; 0xfffff5f1
    5f58:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    5f5c:	andcs	fp, r2, #12, 30	; 0x30
    5f60:			; <UNDEFINED> instruction: 0xf7fc2200
    5f64:	cdpne	8, 0, cr14, cr6, cr0, {4}
    5f68:	subhi	pc, ip, #192, 4
    5f6c:	ldcvs	8, cr15, [r8], #892	; 0x37c
    5f70:			; <UNDEFINED> instruction: 0xf8dfa912
    5f74:			; <UNDEFINED> instruction: 0x46382cb8
    5f78:			; <UNDEFINED> instruction: 0xf8df447e
    5f7c:	ldrbtmi	r3, [sl], #-3252	; 0xfffff34c
    5f80:	strcs	lr, [r0], -sp, asr #19
    5f84:	stccs	8, cr15, [ip], #892	; 0x37c
    5f88:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    5f8c:	svc	0x00cef7fb
    5f90:	vmull.p8	<illegal reg q8.5>, d0, d6
    5f94:			; <UNDEFINED> instruction: 0xf8df821c
    5f98:	ldmdals	r2, {r5, r7, sl, fp, ip, pc}
    5f9c:			; <UNDEFINED> instruction: 0xf89944f9
    5fa0:			; <UNDEFINED> instruction: 0xf7fb100c
    5fa4:	mcrne	15, 0, lr, cr6, cr4, {1}
    5fa8:			; <UNDEFINED> instruction: 0x81aff2c0
    5fac:	stccc	8, cr15, [ip], {223}	; 0xdf
    5fb0:	stcne	8, cr15, [ip], {223}	; 0xdf
    5fb4:	ldrbtmi	r9, [fp], #-2575	; 0xfffff5f1
    5fb8:	ldrbtmi	r9, [r9], #-2066	; 0xfffff7ee
    5fbc:	stmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5fc0:	vmull.p8	<illegal reg q8.5>, d0, d6
    5fc4:			; <UNDEFINED> instruction: 0xf8df8257
    5fc8:	smccs	4812	; 0x12cc
    5fcc:	ldrbtmi	r9, [sl], #-2066	; 0xfffff7ee
    5fd0:	svc	0x00f4f7fb
    5fd4:	vmull.p8	<illegal reg q8.5>, d0, d6
    5fd8:	stmdbls	lr, {r5, r6, r9, pc}
    5fdc:			; <UNDEFINED> instruction: 0xf7fe9812
    5fe0:	mcrne	13, 0, pc, cr6, cr1, {2}	; <UNPREDICTABLE>
    5fe4:	orrshi	pc, sl, r0, asr #5
    5fe8:			; <UNDEFINED> instruction: 0xf7fc9812
    5fec:	cdpne	8, 0, cr14, cr6, cr10, {1}
    5ff0:	movwhi	pc, #37568	; 0x92c0	; <UNPREDICTABLE>
    5ff4:	mrrcne	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
    5ff8:	ldmdals	r2, {r9, sp}
    5ffc:			; <UNDEFINED> instruction: 0xf7fc4479
    6000:	vmlane.f16	s28, s12, s24	; <UNPREDICTABLE>
    6004:	teqhi	r5, #192, 4	; <UNPREDICTABLE>
    6008:	mcrrcc	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
    600c:	mulne	ip, r9, r8
    6010:	cfldrdvs	mvd4, [r8, #-492]	; 0xfffffe14
    6014:	mcr	7, 6, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    6018:	andcs	sl, r0, #278528	; 0x44000
    601c:	movwcs	r9, #257	; 0x101
    6020:			; <UNDEFINED> instruction: 0x46389912
    6024:			; <UNDEFINED> instruction: 0xf7fc9500
    6028:	cdpne	8, 0, cr14, cr6, cr8, {5}
    602c:	orrshi	pc, r4, #192, 4
    6030:			; <UNDEFINED> instruction: 0xb1a39b10
    6034:	ldcne	8, cr15, [r8], {223}	; 0xdf
    6038:	ldmdals	r1, {r3, r4, r9, fp, sp, pc}
    603c:			; <UNDEFINED> instruction: 0xf7fc4479
    6040:	cdpne	8, 0, cr14, cr6, cr6, {0}
    6044:			; <UNDEFINED> instruction: 0x83aaf2c0
    6048:	stccc	8, cr15, [r8], {223}	; 0xdf
    604c:	ldrbtmi	r9, [fp], #-2328	; 0xfffff6e8
    6050:	bvc	6ac098 <log_oom_internal@plt+0x6a9e08>
    6054:	mcr	7, 6, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    6058:	vmull.p8	<illegal reg q8.5>, d0, d6
    605c:			; <UNDEFINED> instruction: 0xf8df815f
    6060:	ldrbtmi	r3, [fp], #-3064	; 0xfffff408
    6064:	stmdblt	lr!, {r1, r2, r3, r4, r9, fp, ip, sp, lr}
    6068:			; <UNDEFINED> instruction: 0xf7fb4630
    606c:	stmdacs	r5, {r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    6070:			; <UNDEFINED> instruction: 0x83bcf300
    6074:	blcc	ff9443f8 <log_oom_internal@plt+0xff942168>
    6078:	mrcvc	4, 0, r4, cr10, cr11, {3}
    607c:	ldmibvs	lr, {r1, r3, r4, r8, fp, ip, sp, pc}^
    6080:			; <UNDEFINED> instruction: 0xf0002e00
    6084:			; <UNDEFINED> instruction: 0xf10d814b
    6088:	tstcs	r0, r0, ror #22
    608c:	ldrbmi	r2, [r8], -r0, ror #4
    6090:	mrc	7, 6, APSR_nzcv, cr10, cr11, {7}
    6094:			; <UNDEFINED> instruction: 0xf04f4638
    6098:			; <UNDEFINED> instruction: 0xf04f32ff
    609c:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    60a0:	stmib	sp, {r1, r2, r3, r4, r8, r9, sp}^
    60a4:	stmib	sp, {r5, r8, r9, sp}^
    60a8:	stmib	sp, {r2, r5, r8, r9, sp}^
    60ac:	stmib	sp, {r1, r2, r5, r8, r9, sp}^
    60b0:	stmib	sp, {r3, r5, r8, r9, sp}^
    60b4:	stmib	sp, {r1, r3, r5, r8, r9, sp}^
    60b8:			; <UNDEFINED> instruction: 0xf7fb232c
    60bc:			; <UNDEFINED> instruction: 0x4603ee52
    60c0:	tstls	r8, #1638400	; 0x190000
    60c4:	mrc	7, 5, APSR_nzcv, cr10, cr11, {7}
    60c8:	vmull.p8	<illegal reg q8.5>, d0, d6
    60cc:	blls	366ee4 <log_oom_internal@plt+0x364c54>
    60d0:	blle	fd0cd8 <log_oom_internal@plt+0xfcea48>
    60d4:			; <UNDEFINED> instruction: 0xf04f2100
    60d8:			; <UNDEFINED> instruction: 0x460833ff
    60dc:	strcs	r9, [r2], -r1, lsl #6
    60e0:	andscs	r2, ip, #1006632960	; 0x3c000000
    60e4:			; <UNDEFINED> instruction: 0xf7fc9600
    60e8:	stmdacs	r0, {r1, r2, r4, r5, r7, fp, sp, lr, pc}
    60ec:	ldrhi	pc, [r9], #-704	; 0xfffffd40
    60f0:	ldrtmi	r2, [r2], -r0, lsl #6
    60f4:	movwls	r4, #1561	; 0x619
    60f8:			; <UNDEFINED> instruction: 0xf7fb9819
    60fc:	movwcs	lr, #3768	; 0xeb8
    6100:	movwls	r4, #1561	; 0x619
    6104:	andcs	r9, pc, #1638400	; 0x190000
    6108:	mrc	7, 5, APSR_nzcv, cr0, cr11, {7}
    610c:	blcc	1444490 <log_oom_internal@plt+0x1442200>
    6110:	bvc	657304 <log_oom_internal@plt+0x655074>
    6114:			; <UNDEFINED> instruction: 0x4608b939
    6118:			; <UNDEFINED> instruction: 0xf7fb910b
    611c:	stmdbls	fp, {r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    6120:	vsub.i8	d2, d0, d5
    6124:	stmdbls	sp, {r0, r1, r3, r6, r7, r8, r9, pc}
    6128:	ldmdals	r9, {r1, r3, r4, r8, r9, fp, sp, pc}
    612c:			; <UNDEFINED> instruction: 0xf7fb2204
    6130:	mcrne	14, 0, lr, cr6, cr6, {1}
    6134:	rschi	pc, ip, #192, 4
    6138:	blne	a444bc <log_oom_internal@plt+0xa4222c>
    613c:	ldmdals	sl, {r1, r3, r4, r6, r9, sl, lr}
    6140:			; <UNDEFINED> instruction: 0xf7fb4479
    6144:	ldmdals	sl, {r1, r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    6148:	rsbeq	pc, r3, #111	; 0x6f
    614c:	mvnscc	pc, #79	; 0x4f
    6150:	svc	0x0022f7fb
    6154:			; <UNDEFINED> instruction: 0xf7fb980f
    6158:	strmi	lr, [r2], ip, ror #28
    615c:			; <UNDEFINED> instruction: 0xf0002800
    6160:			; <UNDEFINED> instruction: 0xf8df8366
    6164:	ldmdbge	fp, {r2, r8, r9, fp, sp, lr}
    6168:	blcs	444ec <log_oom_internal@plt+0x4225c>
    616c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6170:			; <UNDEFINED> instruction: 0xf8df447e
    6174:	ldrbtmi	r0, [sl], #-2812	; 0xfffff504
    6178:	strcs	lr, [r0], -sp, asr #19
    617c:	bcs	ffd44500 <log_oom_internal@plt+0xffd42270>
    6180:			; <UNDEFINED> instruction: 0x46534478
    6184:	ldrbtmi	r9, [sl], #-2
    6188:			; <UNDEFINED> instruction: 0xf8cd4638
    618c:			; <UNDEFINED> instruction: 0xf8cdb010
    6190:			; <UNDEFINED> instruction: 0xf7fb900c
    6194:	cdpne	13, 0, cr14, cr6, cr8, {6}
    6198:	movthi	pc, #704	; 0x2c0	; <UNPREDICTABLE>
    619c:			; <UNDEFINED> instruction: 0x46389919
    61a0:			; <UNDEFINED> instruction: 0xf7fb464a
    61a4:	mcrne	14, 0, lr, cr6, cr4, {7}
    61a8:	cmphi	r2, #192, 4	; <UNPREDICTABLE>
    61ac:			; <UNDEFINED> instruction: 0x46584651
    61b0:	blx	b441b0 <log_oom_internal@plt+0xb41f20>
    61b4:	vmull.p8	<illegal reg q8.5>, d0, d6
    61b8:	ldmdals	r9, {r3, r6, r7, r9, pc}
    61bc:	stc	7, cr15, [r4, #1004]!	; 0x3ec
    61c0:	vmull.p8	<illegal reg q8.5>, d0, d6
    61c4:	ldmdals	sl, {r0, r6, r7, r8, r9, pc}
    61c8:	ldmdbge	r4, {r3, r4, r5, r7, r8, ip, sp, pc}
    61cc:	subsls	pc, r0, sp, lsl #17
    61d0:	ldmda	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    61d4:	blle	4101dc <log_oom_internal@plt+0x40df4c>
    61d8:	bcc	fe74455c <log_oom_internal@plt+0xfe7422cc>
    61dc:	bvc	6d73d0 <log_oom_internal@plt+0x6d5140>
    61e0:			; <UNDEFINED> instruction: 0xf89db95b
    61e4:	blcs	29232c <log_oom_internal@plt+0x29009c>
    61e8:			; <UNDEFINED> instruction: 0xf8dfd007
    61ec:	mulcs	sl, r0, sl
    61f0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    61f4:			; <UNDEFINED> instruction: 0xf7fb6819
    61f8:			; <UNDEFINED> instruction: 0xf8dfef42
    61fc:	ldrbtmi	r3, [fp], #-2692	; 0xfffff57c
    6200:	tstlt	sl, sl, lsl lr
    6204:			; <UNDEFINED> instruction: 0x2e007a1e
    6208:			; <UNDEFINED> instruction: 0x83bdf000
    620c:			; <UNDEFINED> instruction: 0xf8df9e22
    6210:			; <UNDEFINED> instruction: 0x46301a74
    6214:			; <UNDEFINED> instruction: 0xf7fb4479
    6218:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    621c:	cmnhi	r6, #64	; 0x40	; <UNPREDICTABLE>
    6220:	ldrbmi	r6, [r0], -r0, lsr #32
    6224:			; <UNDEFINED> instruction: 0xf7fb2600
    6228:			; <UNDEFINED> instruction: 0x4658ed78
    622c:	blx	fe4c422c <log_oom_internal@plt+0xfe4c1f9c>
    6230:			; <UNDEFINED> instruction: 0xf8d5e074
    6234:			; <UNDEFINED> instruction: 0xf1b99054
    6238:			; <UNDEFINED> instruction: 0xf0000f00
    623c:			; <UNDEFINED> instruction: 0xf1b980a1
    6240:			; <UNDEFINED> instruction: 0xf0400f02
    6244:	ldmdage	r8, {r4, r6, r8, r9, pc}
    6248:			; <UNDEFINED> instruction: 0x96149618
    624c:	mcr	7, 1, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    6250:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    6254:	rscshi	pc, r9, r0, asr #5
    6258:	ldcge	13, cr6, [r5, #-676]	; 0xfffffd5c
    625c:	bcs	a445e0 <log_oom_internal@plt+0xa42350>
    6260:	bcc	a445e4 <log_oom_internal@plt+0xa42354>
    6264:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    6268:	ldrbtmi	r2, [fp], #-259	; 0xfffffefd
    626c:	bcs	8445f0 <log_oom_internal@plt+0x842360>
    6270:	blge	52ae78 <log_oom_internal@plt+0x528be8>
    6274:	bne	7445f8 <log_oom_internal@plt+0x742368>
    6278:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    627c:			; <UNDEFINED> instruction: 0xf8df5301
    6280:	ldrbtmi	r3, [r9], #-2584	; 0xfffff5e8
    6284:	ldrbtmi	r9, [fp], #-2072	; 0xfffff7e8
    6288:	svc	0x005ef7fb
    628c:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    6290:	teqhi	r9, r0, asr #5	; <UNPREDICTABLE>
    6294:	bne	144618 <log_oom_internal@plt+0x142388>
    6298:	ldmdals	r4, {r0, r1, r4, r8, r9, fp, sp, pc}
    629c:	ldrbtmi	sl, [r9], #-2573	; 0xfffff5f3
    62a0:	mrc	7, 6, APSR_nzcv, cr4, cr11, {7}
    62a4:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    62a8:	smlabthi	sl, r0, r2, pc	; <UNPREDICTABLE>
    62ac:	andcs	r9, r3, #851968	; 0xd0000
    62b0:	tstmi	r6, r0, asr #4	; <UNPREDICTABLE>
    62b4:	svc	0x0024f7fb
    62b8:	andls	r2, sp, r0, lsl #16
    62bc:	msrhi	(UNDEF: 97), r0
    62c0:			; <UNDEFINED> instruction: 0xf7fb9813
    62c4:	ldrdls	lr, [lr], -r4
    62c8:			; <UNDEFINED> instruction: 0xf0002800
    62cc:	ldmdals	r4, {r1, r4, r9, sl, pc}
    62d0:			; <UNDEFINED> instruction: 0xf7fbb108
    62d4:	ldmdals	r8, {r2, r5, r7, r9, sl, fp, sp, lr, pc}
    62d8:			; <UNDEFINED> instruction: 0xf43f2800
    62dc:			; <UNDEFINED> instruction: 0xf7fbae26
    62e0:			; <UNDEFINED> instruction: 0xe622eef2
    62e4:			; <UNDEFINED> instruction: 0x4638a910
    62e8:	mrc	7, 0, APSR_nzcv, cr4, cr11, {7}
    62ec:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    62f0:	mcrge	6, 1, pc, cr3, cr15, {5}	; <UNPREDICTABLE>
    62f4:			; <UNDEFINED> instruction: 0xf7fb4630
    62f8:	stmdacs	r2, {r1, r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    62fc:	rscshi	pc, r6, r0, lsl #6
    6300:	andeq	pc, r0, r9, asr #3
    6304:	submi	fp, r6, #192, 4
    6308:	andcs	lr, r0, r8
    630c:	stc	7, cr15, [r2, #1004]!	; 0x3ec
    6310:	vsub.i8	d2, d0, d2
    6314:	rsbsmi	r8, r0, #-2147483644	; 0x80000004
    6318:	submi	fp, r6, #192, 4
    631c:			; <UNDEFINED> instruction: 0xf7fb980d
    6320:	stmdals	lr, {r9, sl, fp, sp, lr, pc}
    6324:	ldcl	7, cr15, [r8], #1004	; 0x3ec
    6328:			; <UNDEFINED> instruction: 0xf7fb980f
    632c:	ldmdals	r0, {r1, r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    6330:			; <UNDEFINED> instruction: 0xf7fbb108
    6334:			; <UNDEFINED> instruction: 0x4628ed96
    6338:	ldc	7, cr15, [r6, #1004]!	; 0x3ec
    633c:	tstlt	r8, r1, lsl r8
    6340:	mcr	7, 3, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    6344:	tstlt	r8, r2, lsl r8
    6348:	mcr	7, 3, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    634c:	ldmdbcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6350:	ldmcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6354:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6358:	blls	10603c8 <log_oom_internal@plt+0x105e138>
    635c:			; <UNDEFINED> instruction: 0xf04f405a
    6360:			; <UNDEFINED> instruction: 0xf0400300
    6364:			; <UNDEFINED> instruction: 0x46308273
    6368:	pop	{r0, r1, r6, ip, sp, pc}
    636c:			; <UNDEFINED> instruction: 0x46018ff0
    6370:	ldrtmi	sl, [r8], -pc, lsl #20
    6374:	blx	344374 <log_oom_internal@plt+0x3420e4>
    6378:			; <UNDEFINED> instruction: 0xf6bf1e06
    637c:			; <UNDEFINED> instruction: 0xe7cdadf7
    6380:	andne	pc, r2, r0, asr #12
    6384:	andeq	pc, r8, r0, asr #5
    6388:	mrc	7, 2, APSR_nzcv, cr4, cr11, {7}
    638c:	andls	r2, sp, r0, lsl #16
    6390:	sbchi	pc, r3, r0, asr #5
    6394:			; <UNDEFINED> instruction: 0xf7fba90e
    6398:	mcrne	14, 0, lr, cr5, cr10, {5}
    639c:	addshi	pc, fp, r0, asr #5
    63a0:			; <UNDEFINED> instruction: 0xf7fb980d
    63a4:	stmdacs	r0, {r1, r2, r5, r6, r9, sl, fp, sp, lr, pc}
    63a8:	ldcge	6, cr15, [lr, #764]!	; 0x2fc
    63ac:	mrc	7, 6, APSR_nzcv, cr8, cr11, {7}
    63b0:	strbmi	r4, [r8], -r3, lsl #12
    63b4:			; <UNDEFINED> instruction: 0xf7fb681e
    63b8:	stmdacs	r2, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
    63bc:	orrshi	pc, r7, r0, lsl #6
    63c0:	ldcge	14, cr2, [r5, #-0]
    63c4:	rsbsmi	fp, r6, #184, 30	; 0x2e0
    63c8:	rsbsmi	fp, r6, #1610612751	; 0x6000000f
    63cc:	andcs	lr, r0, r6, lsr #15
    63d0:	stcl	7, cr15, [r0, #-1004]	; 0xfffffc14
    63d4:	ldcle	8, cr2, [lr, #8]
    63d8:	stmiami	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    63dc:			; <UNDEFINED> instruction: 0xf8df4631
    63e0:	vadd.i8	q8, q8, q4
    63e4:			; <UNDEFINED> instruction: 0xf8df4372
    63e8:	ldrbtmi	r2, [ip], #-2244	; 0xfffff73c
    63ec:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    63f0:	rscsvc	pc, lr, r0, lsl #10
    63f4:	stmib	sp, {r0, r1, r9, ip, sp}^
    63f8:	andcs	r0, r3, r0, lsl #8
    63fc:	mrc	7, 6, APSR_nzcv, cr4, cr11, {7}
    6400:	str	r4, [fp, r6, lsl #12]
    6404:			; <UNDEFINED> instruction: 0xf7fb2000
    6408:	stmdacs	r2, {r1, r2, r5, r8, sl, fp, sp, lr, pc}
    640c:			; <UNDEFINED> instruction: 0xf8dfdd83
    6410:	ldrtmi	r4, [r1], -r0, lsr #17
    6414:	ldmeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6418:	msrmi	SPSR_xc, #64, 4
    641c:	ldmcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6420:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    6424:			; <UNDEFINED> instruction: 0xe7e3447a
    6428:	ldmmi	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    642c:	msrmi	CPSR_s, #64, 4
    6430:	stmcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6434:	stmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6438:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    643c:	ldrbtvc	pc, [r2], #1284	; 0x504	; <UNPREDICTABLE>
    6440:	andcc	r4, r3, #2030043136	; 0x79000000
    6444:			; <UNDEFINED> instruction: 0xf7fb9400
    6448:	ldrtmi	lr, [r0], -r4, lsr #29
    644c:	stc	7, cr15, [r2, #-1004]	; 0xfffffc14
    6450:	ldclle	8, cr2, [pc], #-8	; 6450 <log_oom_internal@plt+0x41c0>
    6454:	andeq	pc, r0, r9, asr #3
    6458:	sbclt	sl, r0, #1344	; 0x540
    645c:	ldmdals	r4, {r1, r2, r6, r9, lr}
    6460:			; <UNDEFINED> instruction: 0xf7fbb108
    6464:	ldmdals	r8, {r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    6468:			; <UNDEFINED> instruction: 0xf43f2800
    646c:			; <UNDEFINED> instruction: 0xf7fbaf57
    6470:	ldrb	lr, [r3, -sl, lsr #28]
    6474:			; <UNDEFINED> instruction: 0xf7fb2000
    6478:	stmdacs	r2, {r1, r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    647c:	svcge	0x004bf77f
    6480:	stmdami	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6484:			; <UNDEFINED> instruction: 0xf8df4631
    6488:	vadd.i8	q8, q0, q2
    648c:			; <UNDEFINED> instruction: 0xf8df437b
    6490:	ldrbtmi	r2, [ip], #-2112	; 0xfffff7c0
    6494:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    6498:	andcs	lr, r0, sl, lsr #15
    649c:	ldcl	7, cr15, [sl], {251}	; 0xfb
    64a0:			; <UNDEFINED> instruction: 0xf77f2802
    64a4:			; <UNDEFINED> instruction: 0xf8dfaf38
    64a8:	ldrtmi	r4, [r1], -ip, lsr #16
    64ac:	stmdaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    64b0:	orrsvs	pc, r0, #1325400064	; 0x4f000000
    64b4:	stmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    64b8:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    64bc:			; <UNDEFINED> instruction: 0xe797447a
    64c0:			; <UNDEFINED> instruction: 0xf7fb4630
    64c4:	stmdacs	r2, {r3, r6, r7, sl, fp, sp, lr, pc}
    64c8:	adchi	pc, r6, r0, lsl #6
    64cc:	andeq	pc, r0, r9, asr #3
    64d0:	submi	fp, r6, #192, 4
    64d4:	strbmi	lr, [r8], -r3, asr #15
    64d8:	ldc	7, cr15, [ip], #1004	; 0x3ec
    64dc:	vsub.i8	d2, d0, d2
    64e0:	rsbmi	r8, lr, #177	; 0xb1
    64e4:	rscslt	sl, r6, #1344	; 0x540
    64e8:			; <UNDEFINED> instruction: 0xe7174276
    64ec:	ubfxmi	pc, pc, #17, #17
    64f0:			; <UNDEFINED> instruction: 0xf8df4649
    64f4:	vaba.s8	q8, q8, q8
    64f8:			; <UNDEFINED> instruction: 0xf8df435b
    64fc:	ldrbtmi	r2, [ip], #-2028	; 0xfffff814
    6500:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    6504:			; <UNDEFINED> instruction: 0x4630e774
    6508:	stc	7, cr15, [r4], #1004	; 0x3ec
    650c:	smlabteq	r0, r9, r1, pc	; <UNPREDICTABLE>
    6510:	mcrrle	8, 0, r2, r7, cr2
    6514:	submi	fp, r6, #200, 4	; 0x8000000c
    6518:			; <UNDEFINED> instruction: 0xf7fbe7a1
    651c:	strmi	lr, [r3], -r2, lsr #28
    6520:	ldmdavs	ip, {r3, r6, r9, sl, lr}
    6524:	ldc	7, cr15, [r6], {251}	; 0xfb
    6528:	mrrcle	8, 0, r2, r5, cr2
    652c:	ldcge	12, cr2, [r5, #-0]
    6530:	rsbmi	fp, r4, #184, 30	; 0x2e0
    6534:	submi	fp, r6, #224, 4
    6538:			; <UNDEFINED> instruction: 0xf8dfe6f0
    653c:			; <UNDEFINED> instruction: 0x463147b0
    6540:	sbfxeq	pc, pc, #17, #13
    6544:	cmnmi	r6, #64, 4	; <UNPREDICTABLE>
    6548:	sbfxcs	pc, pc, #17, #9
    654c:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    6550:	smlsldx	r4, sp, sl, r4
    6554:	sbfxmi	pc, pc, #17, #1
    6558:			; <UNDEFINED> instruction: 0xf8df2003
    655c:	strbmi	r2, [r9], -r0, lsr #15
    6560:			; <UNDEFINED> instruction: 0x579cf8df
    6564:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    6568:	ldrbtvc	pc, [lr], #1284	; 0x504	; <UNPREDICTABLE>
    656c:	strmi	r4, [r2], #-1149	; 0xfffffb83
    6570:	strmi	lr, [r0, #-2509]	; 0xfffff633
    6574:	teqmi	ip, #64, 4	; <UNPREDICTABLE>
    6578:	mrc	7, 0, APSR_nzcv, cr6, cr11, {7}
    657c:			; <UNDEFINED> instruction: 0x4606ad15
    6580:			; <UNDEFINED> instruction: 0xf7fbe76d
    6584:	strmi	lr, [r3], -lr, ror #27
    6588:	ldmdavs	ip, {r4, r5, r9, sl, lr}
    658c:	stcl	7, cr15, [r2], #-1004	; 0xfffffc14
    6590:	vsub.i8	d2, d0, d2
    6594:	b	fe1267c0 <log_oom_internal@plt+0xfe124530>
    6598:	bl	fe9a4130 <log_oom_internal@plt+0xfe9a1ea0>
    659c:	rscslt	r7, r6, #228, 12	; 0xe400000
    65a0:			; <UNDEFINED> instruction: 0xe75c4276
    65a4:			; <UNDEFINED> instruction: 0xf8df4628
    65a8:			; <UNDEFINED> instruction: 0xf7fb675c
    65ac:			; <UNDEFINED> instruction: 0xf8dfedb6
    65b0:	ldrbtmi	r2, [lr], #-1880	; 0xfffff8a8
    65b4:	ldrbtmi	r4, [sl], #-1609	; 0xfffff9b7
    65b8:			; <UNDEFINED> instruction: 0xf5029601
    65bc:			; <UNDEFINED> instruction: 0xf8df74fe
    65c0:	vabd.s8	q9, q0, q6
    65c4:	strls	r4, [r0], #-839	; 0xfffffcb9
    65c8:	andls	r4, r2, sl, ror r4
    65cc:	strmi	r2, [r2], #-3
    65d0:	stcl	7, cr15, [sl, #1004]!	; 0x3ec
    65d4:	strb	r4, [r2, -r6, lsl #12]
    65d8:			; <UNDEFINED> instruction: 0xf8df4621
    65dc:			; <UNDEFINED> instruction: 0xf8df2734
    65e0:	andcs	r4, r3, r4, lsr r7
    65e4:			; <UNDEFINED> instruction: 0x5730f8df
    65e8:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    65ec:	ldrbtmi	r4, [sp], #-1026	; 0xfffffbfe
    65f0:	ldrbtvc	pc, [lr], #1284	; 0x504	; <UNPREDICTABLE>
    65f4:	msrmi	CPSR_fs, #64, 4
    65f8:	strmi	lr, [r0, #-2509]	; 0xfffff633
    65fc:	ldcl	7, cr15, [r4, #1004]	; 0x3ec
    6600:			; <UNDEFINED> instruction: 0x4606ad15
    6604:	andcs	lr, r0, sl, lsl #13
    6608:	stc	7, cr15, [r4], #-1004	; 0xfffffc14
    660c:	stclle	8, cr2, [r1], #-8
    6610:	rscslt	r4, r6, #1610612743	; 0x60000007
    6614:			; <UNDEFINED> instruction: 0xe6814276
    6618:			; <UNDEFINED> instruction: 0x0700f8df
    661c:			; <UNDEFINED> instruction: 0xf8df4649
    6620:	vabd.s8	d18, d0, d0
    6624:			; <UNDEFINED> instruction: 0xf8df434b
    6628:	ldrbtmi	r4, [r8], #-1788	; 0xfffff904
    662c:			; <UNDEFINED> instruction: 0xf500447a
    6630:	ldrbtmi	r7, [ip], #-254	; 0xffffff02
    6634:	stmib	sp, {r0, r1, r9, ip, sp}^
    6638:	andcs	r0, r3, r0, lsl #8
    663c:	ldc	7, cr15, [r4, #1004]!	; 0x3ec
    6640:	str	r4, [ip, -r6, lsl #12]
    6644:	usatcs	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    6648:			; <UNDEFINED> instruction: 0xf8df4629
    664c:	vst1.64	{d20-d22}, [pc :128], r0
    6650:	ldrbtmi	r6, [sl], #-902	; 0xfffffc7a
    6654:			; <UNDEFINED> instruction: 0x66d8f8df
    6658:			; <UNDEFINED> instruction: 0xf502447c
    665c:	strdcs	r7, [r3], -lr
    6660:			; <UNDEFINED> instruction: 0x9601447e
    6664:	stmdane	r2!, {r9, ip, pc}
    6668:	ldc	7, cr15, [lr, #1004]	; 0x3ec
    666c:			; <UNDEFINED> instruction: 0x4606ad15
    6670:	andcs	lr, r0, r4, asr r6
    6674:	bl	ffbc4668 <log_oom_internal@plt+0xffbc23d8>
    6678:	stclle	8, cr2, [r9, #8]
    667c:	ssatmi	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    6680:			; <UNDEFINED> instruction: 0xf8df4631
    6684:	vmin.s8	d18, d16, d20
    6688:			; <UNDEFINED> instruction: 0xf8df438d
    668c:	ldrbtmi	r0, [ip], #-1712	; 0xfffff950
    6690:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    6694:	rscsvc	pc, lr, #8388608	; 0x800000
    6698:	strcs	lr, [r0], #-2509	; 0xfffff633
    669c:	andcs	r1, r3, r2, asr #25
    66a0:	stc	7, cr15, [r2, #1004]	; 0x3ec
    66a4:	ldrt	r4, [r9], -r6, lsl #12
    66a8:			; <UNDEFINED> instruction: 0x2694f8df
    66ac:			; <UNDEFINED> instruction: 0xf8df4621
    66b0:	vmin.s8	d16, d16, d4
    66b4:			; <UNDEFINED> instruction: 0xf8df434f
    66b8:	ldrbtmi	r6, [sl], #-1680	; 0xfffff970
    66bc:			; <UNDEFINED> instruction: 0xf5024478
    66c0:	ldrbtmi	r7, [lr], #-766	; 0xfffffd02
    66c4:	strcs	lr, [r0], -sp, asr #19
    66c8:	andcs	r1, r3, r2, asr #25
    66cc:	stcl	7, cr15, [ip, #-1004]!	; 0xfffffc14
    66d0:	strb	r4, [r4], r6, lsl #12
    66d4:			; <UNDEFINED> instruction: 0x4674f8df
    66d8:			; <UNDEFINED> instruction: 0xf8df4631
    66dc:	vst1.16	{d18-d20}, [pc :256], r4
    66e0:			; <UNDEFINED> instruction: 0xf8df6391
    66e4:	ldrbtmi	r0, [ip], #-1648	; 0xfffff990
    66e8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    66ec:			; <UNDEFINED> instruction: 0xf8dfe7d2
    66f0:	ldrtmi	r2, [r1], -r8, ror #12
    66f4:			; <UNDEFINED> instruction: 0x5664f8df
    66f8:	teqmi	r3, #64, 4	; <UNPREDICTABLE>
    66fc:			; <UNDEFINED> instruction: 0x4660f8df
    6700:	ldrbtmi	r4, [sp], #-1146	; 0xfffffb86
    6704:	rscsvc	pc, lr, #8388608	; 0x800000
    6708:	andcs	r4, r3, ip, ror r4
    670c:	str	r9, [r9, r1, lsl #10]!
    6710:			; <UNDEFINED> instruction: 0xf7fb2000
    6714:	stmdacs	r2, {r5, r7, r8, r9, fp, sp, lr, pc}
    6718:			; <UNDEFINED> instruction: 0xf8dfdd62
    671c:	ldrtmi	r4, [r1], -r8, asr #12
    6720:			; <UNDEFINED> instruction: 0x2644f8df
    6724:	orrsvs	pc, r8, #1325400064	; 0x4f000000
    6728:			; <UNDEFINED> instruction: 0x0640f8df
    672c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    6730:			; <UNDEFINED> instruction: 0xf5024478
    6734:	stmib	sp, {r1, r2, r3, r4, r5, r6, r7, r9, ip, sp, lr}^
    6738:	strmi	r2, [r2], -r0, lsl #8
    673c:	andcc	r2, r3, #3
    6740:	beq	42884 <log_oom_internal@plt+0x405f4>
    6744:	ldc	7, cr15, [r0, #-1004]!	; 0xfffffc14
    6748:	ldrbmi	r4, [r0], -r6, lsl #12
    674c:	b	ff944740 <log_oom_internal@plt+0xff9424b0>
    6750:			; <UNDEFINED> instruction: 0xf7fd4658
    6754:	strb	pc, [r1, #4095]!	; 0xfff	; <UNPREDICTABLE>
    6758:			; <UNDEFINED> instruction: 0xf7fb2000
    675c:	stmdacs	r2, {r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    6760:	svcge	0x0056f77f
    6764:			; <UNDEFINED> instruction: 0x46284631
    6768:	ldcl	7, cr15, [r6], {251}	; 0xfb
    676c:			; <UNDEFINED> instruction: 0x4600f8df
    6770:			; <UNDEFINED> instruction: 0x2600f8df
    6774:	ldrbtmi	r4, [ip], #-1585	; 0xfffff9cf
    6778:			; <UNDEFINED> instruction: 0xf8df9401
    677c:	ldrbtmi	r4, [sl], #-1532	; 0xfffffa04
    6780:	rscsvc	pc, lr, #8388608	; 0x800000
    6784:	orrsmi	pc, r3, #64, 4
    6788:	andls	r4, r0, #124, 8	; 0x7c000000
    678c:	andls	r4, r2, r2, lsr #12
    6790:	strmi	r2, [r2], #-3
    6794:	stc	7, cr15, [r8, #-1004]	; 0xfffffc14
    6798:	ldr	r4, [pc, #1542]!	; 6da6 <log_oom_internal@plt+0x4b16>
    679c:			; <UNDEFINED> instruction: 0xf7fb2000
    67a0:	stmdacs	r2, {r1, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    67a4:	svcge	0x0034f77f
    67a8:	ldrbeq	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    67ac:			; <UNDEFINED> instruction: 0xf8df4631
    67b0:	vqrshl.s8	q9, q0, q8
    67b4:	ldrbtmi	r4, [r8], #-922	; 0xfffffc66
    67b8:	strbmi	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    67bc:			; <UNDEFINED> instruction: 0xf502447a
    67c0:	ldrbtmi	r7, [ip], #-766	; 0xfffffd02
    67c4:	strcs	lr, [r0], #-2509	; 0xfffff633
    67c8:	andcs	r4, r3, r2, lsl #12
    67cc:			; <UNDEFINED> instruction: 0xf7fb3203
    67d0:	strmi	lr, [r6], -ip, ror #25
    67d4:	andcs	lr, r0, r2, lsr #11
    67d8:	bl	f447cc <log_oom_internal@plt+0xf4253c>
    67dc:	mrrcle	8, 0, r2, r3, cr2
    67e0:			; <UNDEFINED> instruction: 0xf04f4276
    67e4:	rscslt	r0, r6, #0, 20
    67e8:			; <UNDEFINED> instruction: 0xe7ae4276
    67ec:			; <UNDEFINED> instruction: 0xf8df4631
    67f0:	stmdals	pc, {r3, r4, r7, r8, sl, sp, lr}	; <UNPREDICTABLE>
    67f4:			; <UNDEFINED> instruction: 0x43a2f240
    67f8:			; <UNDEFINED> instruction: 0x9601447e
    67fc:	strvs	pc, [ip, #2271]	; 0x8df
    6800:	strcs	pc, [ip, #2271]	; 0x8df
    6804:	andls	r4, r2, lr, ror r4
    6808:	andcs	r4, r6, sl, ror r4
    680c:	rscsvc	pc, lr, #8388608	; 0x800000
    6810:	ldrtmi	r9, [r2], -r0, lsl #4
    6814:			; <UNDEFINED> instruction: 0xf7fb3203
    6818:	strt	lr, [fp], #-3272	; 0xfffff338
    681c:			; <UNDEFINED> instruction: 0xf7fb4648
    6820:	stmdacs	r2, {r1, r3, r4, r8, r9, fp, sp, lr, pc}
    6824:	rsbsmi	sp, r6, #15616	; 0x3d00
    6828:	rsbsmi	fp, r6, #1610612751	; 0x6000000f
    682c:			; <UNDEFINED> instruction: 0xf8dfe78d
    6830:	vrshl.s8	<illegal reg q9.5>, q10, q0
    6834:			; <UNDEFINED> instruction: 0xf8df42ca
    6838:	ldrbtmi	r1, [fp], #-1376	; 0xfffffaa0
    683c:			; <UNDEFINED> instruction: 0xf5034479
    6840:	strdcc	r7, [r3, -lr]
    6844:	stc	7, cr15, [r6, #-1004]!	; 0xfffffc14
    6848:	ldrb	r4, [lr, -r6, lsl #12]!
    684c:	bl	1d44840 <log_oom_internal@plt+0x1d425b0>
    6850:			; <UNDEFINED> instruction: 0xf7fb4648
    6854:	stmdacs	r2, {r8, r9, fp, sp, lr, pc}
    6858:			; <UNDEFINED> instruction: 0xf8dfdde5
    685c:	ldrtmi	r4, [r1], -r0, asr #10
    6860:	ldrcs	pc, [ip, #-2271]!	; 0xfffff721
    6864:	bicsmi	pc, r9, #64, 4
    6868:	ldreq	pc, [r8, #-2271]!	; 0xfffff721
    686c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    6870:			; <UNDEFINED> instruction: 0xf5024478
    6874:	stmib	sp, {r1, r2, r3, r4, r5, r6, r7, r9, ip, sp, lr}^
    6878:	strmi	r2, [r2], -r0, lsl #8
    687c:	andcc	r2, r3, #3
    6880:	ldc	7, cr15, [r2], {251}	; 0xfb
    6884:	strb	r4, [r0, -r6, lsl #12]!
    6888:	ldrmi	pc, [ip, #-2271]	; 0xfffff721
    688c:			; <UNDEFINED> instruction: 0xf8df4631
    6890:	vqrshl.s8	d18, d12, d0
    6894:			; <UNDEFINED> instruction: 0xf8df43b4
    6898:	ldrbtmi	r0, [ip], #-1304	; 0xfffffae8
    689c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    68a0:			; <UNDEFINED> instruction: 0xf8dfe747
    68a4:			; <UNDEFINED> instruction: 0x46314510
    68a8:	strcs	pc, [ip, #-2271]	; 0xfffff721
    68ac:	bicsmi	pc, r5, #64, 4
    68b0:	streq	pc, [r8, #-2271]	; 0xfffff721
    68b4:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    68b8:			; <UNDEFINED> instruction: 0xe7da4478
    68bc:	streq	pc, [r0, #-2271]	; 0xfffff721
    68c0:			; <UNDEFINED> instruction: 0x43bcf240
    68c4:	ldrbtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    68c8:			; <UNDEFINED> instruction: 0xf8df4478
    68cc:	ldrbtmi	r6, [sl], #-1276	; 0xfffffb04
    68d0:			; <UNDEFINED> instruction: 0xf502447e
    68d4:	stmib	sp, {r1, r2, r3, r4, r5, r6, r7, r9, ip, sp, lr}^
    68d8:	strmi	r2, [r2], -r0, lsl #12
    68dc:	andcc	r2, r3, #6
    68e0:	stcl	7, cr15, [r2], #-1004	; 0xfffffc14
    68e4:			; <UNDEFINED> instruction: 0xf8dfe41f
    68e8:	ldrtmi	r4, [r0], -r4, ror #9
    68ec:	strbtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    68f0:	cmpmi	r5, #64, 4	; <UNPREDICTABLE>
    68f4:	ldrbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    68f8:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    68fc:	rscsvc	pc, r2, #8388608	; 0x800000
    6900:	andls	r4, r0, #2030043136	; 0x79000000
    6904:	andcc	r4, r3, #35651584	; 0x2200000
    6908:	b	9448fc <log_oom_internal@plt+0x94266c>
    690c:	strbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    6910:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    6914:	b	13c4908 <log_oom_internal@plt+0x13c2678>
    6918:	blls	bf5640 <log_oom_internal@plt+0xbf33b0>
    691c:	eorvs	fp, r3, fp, lsr r3
    6920:			; <UNDEFINED> instruction: 0xf8dfe47f
    6924:	vqshl.s8	d20, d24, d16
    6928:			; <UNDEFINED> instruction: 0xf8df43b7
    692c:			; <UNDEFINED> instruction: 0x200024b4
    6930:	ldrtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    6934:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    6938:	rscsvc	pc, r2, #8388608	; 0x800000
    693c:	andls	r4, r0, #2030043136	; 0x79000000
    6940:	andcc	r4, r3, #35651584	; 0x2200000
    6944:	stc	7, cr15, [r4], #-1004	; 0xfffffc14
    6948:			; <UNDEFINED> instruction: 0xf7fb4648
    694c:	stmdacs	r2, {r2, r7, r9, fp, sp, lr, pc}
    6950:	svcge	0x0069f77f
    6954:	ldrmi	pc, [r0], #2271	; 0x8df
    6958:			; <UNDEFINED> instruction: 0xf8df4631
    695c:	vqshl.s8	d18, d0, d16
    6960:			; <UNDEFINED> instruction: 0xf8df43e1
    6964:	ldrbtmi	r0, [ip], #-1164	; 0xfffffb74
    6968:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    696c:			; <UNDEFINED> instruction: 0xf8dfe781
    6970:	ldrtmi	r1, [r0], -r4, lsl #9
    6974:			; <UNDEFINED> instruction: 0xf7fb4479
    6978:	stmdacs	r0, {r1, r2, r3, r4, r9, fp, sp, lr, pc}
    697c:	sbchi	pc, r7, #64	; 0x40
    6980:	strdvs	r2, [r3], -pc	; <UNPREDICTABLE>
    6984:	ldmdals	sl, {r0, r2, r3, r6, sl, sp, lr, pc}
    6988:	b	fecc497c <log_oom_internal@plt+0xfecc26ec>
    698c:	andsls	r9, sl, r2, lsr #30
    6990:	ldmdavc	fp!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, sp, pc}
    6994:			; <UNDEFINED> instruction: 0x4630b1db
    6998:	b	174498c <log_oom_internal@plt+0x17426fc>
    699c:	ldcle	8, cr2, [lr, #-20]!	; 0xffffffec
    69a0:			; <UNDEFINED> instruction: 0xf8df4631
    69a4:			; <UNDEFINED> instruction: 0xf8df6454
    69a8:	vqshl.s8	q9, q2, q0
    69ac:			; <UNDEFINED> instruction: 0xf8df43f3
    69b0:	ldrbtmi	ip, [lr], #-1104	; 0xfffffbb0
    69b4:	andcs	r4, r6, sl, ror r4
    69b8:	rscsvc	pc, lr, #8388608	; 0x800000
    69bc:	andls	r4, r0, #252, 8	; 0xfc000000
    69c0:	smladxls	r2, r2, r6, r4
    69c4:			; <UNDEFINED> instruction: 0xf8cd3203
    69c8:			; <UNDEFINED> instruction: 0xf7fbc004
    69cc:	vnmulls.f64	d14, d30, d30
    69d0:			; <UNDEFINED> instruction: 0xf0002e01
    69d4:	tstlt	r6, #249	; 0xf9
    69d8:			; <UNDEFINED> instruction: 0xf7fb2000
    69dc:	stmdacs	r5, {r2, r3, r4, r5, r9, fp, sp, lr, pc}
    69e0:			; <UNDEFINED> instruction: 0x4630dd1d
    69e4:	ldrvc	pc, [ip], #-2271	; 0xfffff721
    69e8:	bl	ff0449dc <log_oom_internal@plt+0xff04274c>
    69ec:			; <UNDEFINED> instruction: 0x4606447f
    69f0:			; <UNDEFINED> instruction: 0xf7fb982f
    69f4:	strls	lr, [r2], -sl, ror #21
    69f8:	strvs	pc, [ip], #-2271	; 0xfffff721
    69fc:	mvnsmi	pc, #64, 4
    6a00:	strcs	pc, [r8], #-2271	; 0xfffff721
    6a04:	ldrbtmi	r2, [lr], #-256	; 0xffffff00
    6a08:	ldrbtmi	r9, [sl], #-1793	; 0xfffff8ff
    6a0c:	rscsvc	pc, lr, #8388608	; 0x800000
    6a10:	ldrtmi	r9, [r2], -r0, lsl #4
    6a14:	andls	r3, r3, r3, lsl #4
    6a18:			; <UNDEFINED> instruction: 0xf7fb2006
    6a1c:	ldmib	sp, {r1, r2, r6, r7, r8, r9, fp, sp, lr, pc}^
    6a20:			; <UNDEFINED> instruction: 0xf04f8920
    6a24:			; <UNDEFINED> instruction: 0xf06f33ff
    6a28:			; <UNDEFINED> instruction: 0xf1180202
    6a2c:	strdls	r3, [r6, -pc]
    6a30:	mvnscc	pc, r9, asr #2
    6a34:	ldmib	sp, {r0, r1, r2, r8, ip, pc}^
    6a38:	addmi	r0, fp, #-2147483647	; 0x80000001
    6a3c:	addmi	fp, r2, #8, 30
    6a40:	ldmib	sp, {r1, r4, r8, r9, ip, lr, pc}^
    6a44:			; <UNDEFINED> instruction: 0xf116671e
    6a48:	strdls	r3, [r8, -pc]
    6a4c:	mvnscc	pc, r7, asr #2
    6a50:	ldmib	sp, {r0, r3, r8, ip, pc}^
    6a54:	addmi	r0, fp, #8, 2
    6a58:	addmi	fp, r2, #8, 30
    6a5c:	strbmi	sp, [pc, #-772]	; 6760 <log_oom_internal@plt+0x44d0>
    6a60:	strbmi	fp, [r6, #-3848]	; 0xfffff0f8
    6a64:	mvnshi	pc, r0, asr #1
    6a68:			; <UNDEFINED> instruction: 0x6724e9dd
    6a6c:	svclt	0x00081c7b
    6a70:	svccc	0x00fff1b6
    6a74:	andcs	sp, r0, r5
    6a78:	stmib	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6a7c:	vsub.i8	d2, d0, d5
    6a80:	ldmib	sp, {r2, r3, r9, pc}^
    6a84:	ldclne	7, cr6, [r8], #-152	; 0xffffff68
    6a88:			; <UNDEFINED> instruction: 0xf1b6bf08
    6a8c:	strdle	r3, [r4], -pc	; <UNPREDICTABLE>
    6a90:			; <UNDEFINED> instruction: 0xf7fb2000
    6a94:	stmdacs	r5, {r5, r6, r7, r8, fp, sp, lr, pc}
    6a98:	ldmib	sp, {r1, r2, r3, r4, r6, sl, fp, ip, lr, pc}^
    6a9c:	ldclne	7, cr6, [r9], #-160	; 0xffffff60
    6aa0:			; <UNDEFINED> instruction: 0xf1b6bf08
    6aa4:	strdle	r3, [r4], -pc	; <UNPREDICTABLE>
    6aa8:			; <UNDEFINED> instruction: 0xf7fb2000
    6aac:	stmdacs	r5, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
    6ab0:	ldmib	sp, {r1, r2, r3, r5, r6, sl, fp, ip, lr, pc}^
    6ab4:	ldclne	7, cr6, [sl], #-168	; 0xffffff58
    6ab8:			; <UNDEFINED> instruction: 0xf1b6bf08
    6abc:	strdle	r3, [r4], -pc	; <UNPREDICTABLE>
    6ac0:			; <UNDEFINED> instruction: 0xf7fb2000
    6ac4:	stmdacs	r5, {r3, r6, r7, r8, fp, sp, lr, pc}
    6ac8:	ldmib	sp, {r1, r3, r5, sl, fp, ip, lr, pc}^
    6acc:	ldclne	7, cr6, [fp], #-176	; 0xffffff50
    6ad0:			; <UNDEFINED> instruction: 0xf1b6bf08
    6ad4:			; <UNDEFINED> instruction: 0xf43f3fff
    6ad8:	mulcs	r0, r9, fp
    6adc:	ldmib	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6ae0:			; <UNDEFINED> instruction: 0xf77f2805
    6ae4:			; <UNDEFINED> instruction: 0x4632ab93
    6ae8:	andcs	r4, r7, fp, lsr r6
    6aec:	andls	r2, r0, r0, lsl r1
    6af0:			; <UNDEFINED> instruction: 0xf7fba831
    6af4:			; <UNDEFINED> instruction: 0x4ec6eae2
    6af8:	vst1.64	{d20-d21}, [pc], r6
    6afc:	ldrbtmi	r6, [lr], #-931	; 0xfffffc5d
    6b00:	cdpmi	6, 12, cr9, cr5, cr1, {0}
    6b04:			; <UNDEFINED> instruction: 0xf502447a
    6b08:	strdcs	r7, [r0, -lr]
    6b0c:	andls	r4, r0, #2113929216	; 0x7e000000
    6b10:	andcc	r4, r3, #52428800	; 0x3200000
    6b14:	andcs	r9, r6, r2
    6b18:	bl	11c4b0c <log_oom_internal@plt+0x11c287c>
    6b1c:	bllt	1dc4b20 <log_oom_internal@plt+0x1dc2890>
    6b20:			; <UNDEFINED> instruction: 0x463b4632
    6b24:	tstcs	r0, r7
    6b28:	ldmdage	r1!, {ip, pc}
    6b2c:	b	ff144b20 <log_oom_internal@plt+0xff142890>
    6b30:	bmi	feeda620 <log_oom_internal@plt+0xfeed8390>
    6b34:	tstpl	r4, #64, 4	; <UNPREDICTABLE>
    6b38:			; <UNDEFINED> instruction: 0x9601447e
    6b3c:	ldrbtmi	r4, [sl], #-3769	; 0xfffff147
    6b40:	rscsvc	pc, lr, #8388608	; 0x800000
    6b44:	ldrbtmi	r2, [lr], #-256	; 0xffffff00
    6b48:	ldrtmi	r9, [r2], -r0, lsl #4
    6b4c:	andls	r3, r2, r3, lsl #4
    6b50:			; <UNDEFINED> instruction: 0xf7fb2006
    6b54:	ldr	lr, [r8, sl, lsr #22]!
    6b58:			; <UNDEFINED> instruction: 0x463b4632
    6b5c:	tstcs	r0, r7
    6b60:	ldmdage	r1!, {ip, pc}
    6b64:	b	fea44b58 <log_oom_internal@plt+0xfea428c8>
    6b68:	bmi	fec1a62c <log_oom_internal@plt+0xfec1839c>
    6b6c:	movwpl	pc, #49728	; 0xc240	; <UNPREDICTABLE>
    6b70:			; <UNDEFINED> instruction: 0x9601447e
    6b74:	ldrbtmi	r4, [sl], #-3758	; 0xfffff152
    6b78:	rscsvc	pc, lr, #8388608	; 0x800000
    6b7c:	ldrbtmi	r2, [lr], #-256	; 0xffffff00
    6b80:	ldrtmi	r9, [r2], -r0, lsl #4
    6b84:	andls	r3, r2, r3, lsl #4
    6b88:			; <UNDEFINED> instruction: 0xf7fb2006
    6b8c:	str	lr, [r4, lr, lsl #22]
    6b90:			; <UNDEFINED> instruction: 0x463b4632
    6b94:	tstcs	r0, r7
    6b98:	ldmdage	r1!, {ip, pc}
    6b9c:	b	fe344b90 <log_oom_internal@plt+0xfe342900>
    6ba0:	bmi	fe95a638 <log_oom_internal@plt+0xfe9583a8>
    6ba4:			; <UNDEFINED> instruction: 0x63a2f44f
    6ba8:			; <UNDEFINED> instruction: 0x9601447e
    6bac:	ldrbtmi	r4, [sl], #-3747	; 0xfffff15d
    6bb0:	rscsvc	pc, lr, #8388608	; 0x800000
    6bb4:	ldrbtmi	r2, [lr], #-256	; 0xffffff00
    6bb8:	ldrtmi	r9, [r2], -r0, lsl #4
    6bbc:	andls	r3, r2, r3, lsl #4
    6bc0:			; <UNDEFINED> instruction: 0xf7fb2006
    6bc4:			; <UNDEFINED> instruction: 0xe774eaf2
    6bc8:			; <UNDEFINED> instruction: 0xf7fb2000
    6bcc:	stmdacs	r5, {r2, r6, r8, fp, sp, lr, pc}
    6bd0:	svcge	0x0025f77f
    6bd4:	mrcmi	6, 4, r4, cr10, cr0, {1}
    6bd8:	b	ff244bcc <log_oom_internal@plt+0xff24293c>
    6bdc:	ldrbtmi	r9, [lr], #-3887	; 0xfffff0d1
    6be0:	cdpmi	6, 9, cr9, cr8, cr1, {0}
    6be4:	mvnsmi	pc, #64, 4
    6be8:			; <UNDEFINED> instruction: 0x21004a97
    6bec:	smlsdxls	r3, lr, r4, r4
    6bf0:			; <UNDEFINED> instruction: 0xf502447a
    6bf4:	andls	r7, r0, #-536870897	; 0xe000000f
    6bf8:	andcc	r4, r3, #52428800	; 0x3200000
    6bfc:	andcs	r9, r6, r2
    6c00:	b	ff4c4bf4 <log_oom_internal@plt+0xff4c2964>
    6c04:	svclt	0x0000e70b
    6c08:	andeq	r3, r1, r0, ror #29
    6c0c:	strdeq	r0, [r0], -r8
    6c10:	andeq	r3, r1, r4, asr #29
    6c14:	andeq	r4, r1, sl, asr #2
    6c18:	andeq	r4, r1, sl, lsr r1
    6c1c:	andeq	r4, r1, sl, lsr #2
    6c20:	andeq	r1, r0, r2, ror #10
    6c24:	andeq	r1, r0, r2, asr r5
    6c28:	muleq	r0, r0, r5
    6c2c:	muleq	r0, lr, r5
    6c30:	andeq	r1, r0, r4, ror #10
    6c34:	andeq	r1, r0, sl, lsl #5
    6c38:	andeq	r4, r1, r4, rrx
    6c3c:	andeq	r1, r0, sl, lsl #11
    6c40:	andeq	r1, r0, lr, lsl #11
    6c44:	andeq	r1, r0, r6, asr #7
    6c48:	muleq	r0, r8, r7
    6c4c:	andeq	r4, r1, r8, asr r0
    6c50:	andeq	r1, r0, r0, lsl #11
    6c54:	andeq	r4, r1, sl, lsl r0
    6c58:	andeq	r4, r1, r6
    6c5c:	strdeq	r3, [r1], -r0
    6c60:	andeq	r3, r1, r8, asr pc
    6c64:			; <UNDEFINED> instruction: 0xffffe43d
    6c68:	andeq	r1, r0, r0, lsr r7
    6c6c:	andeq	r1, r0, lr, lsr r7
    6c70:			; <UNDEFINED> instruction: 0xffffe565
    6c74:	andeq	r1, r0, lr, lsl #1
    6c78:	andeq	r3, r1, ip, lsl #29
    6c7c:	andeq	r0, r0, r0, lsr #4
    6c80:	andeq	r3, r1, sl, ror #28
    6c84:	andeq	r1, r0, r8, asr #16
    6c88:	andeq	r1, r0, ip, asr #9
    6c8c:	muleq	r0, sl, r4
    6c90:	andeq	r1, r0, r4, asr r4
    6c94:	andeq	r1, r0, r6, ror #8
    6c98:	andeq	r1, r0, r2, lsr #8
    6c9c:	muleq	r0, r6, r4
    6ca0:	andeq	r3, r1, ip, ror #20
    6ca4:	andeq	r0, r0, r2, lsr #27
    6ca8:			; <UNDEFINED> instruction: 0x00002bb0
    6cac:	andeq	r0, r0, sl, ror sp
    6cb0:	andeq	r1, r0, r0, lsr #1
    6cb4:	andeq	r2, r0, sl, ror fp
    6cb8:	andeq	r0, r0, r4, asr #26
    6cbc:	andeq	r2, r0, r4, ror #22
    6cc0:	andeq	r0, r0, lr, lsr #26
    6cc4:	andeq	r0, r0, r0, lsl lr
    6cc8:	strdeq	r0, [r0], -sl
    6ccc:	andeq	r2, r0, r8, lsl #22
    6cd0:	ldrdeq	r0, [r0], -r2
    6cd4:	ldrdeq	r0, [r0], -r4
    6cd8:	andeq	r2, r0, r2, ror #21
    6cdc:	andeq	r0, r0, ip, lsr #25
    6ce0:	andeq	r1, r0, sl, ror r2
    6ce4:	muleq	r0, ip, sl
    6ce8:	andeq	r0, r0, r6, ror #24
    6cec:	andeq	r0, r0, r0, asr #24
    6cf0:	andeq	r2, r0, lr, asr #20
    6cf4:	andeq	r0, r0, r8, lsl ip
    6cf8:	andeq	r2, r0, r8, lsr sl
    6cfc:	andeq	r0, r0, r2, lsl #24
    6d00:	andeq	r1, r0, r8, lsl r1
    6d04:	andeq	r1, r0, r2, ror #2
    6d08:	andeq	r2, r0, r6, ror #19
    6d0c:	andeq	r0, r0, r0, lsr #23
    6d10:	andeq	r0, r0, r0, lsl #23
    6d14:			; <UNDEFINED> instruction: 0x000029b2
    6d18:	andeq	r1, r0, r2, lsr r0
    6d1c:	andeq	r2, r0, r2, ror r9
    6d20:	andeq	r0, r0, ip, lsr fp
    6d24:	andeq	r0, r0, lr, lsl #31
    6d28:	andeq	r2, r0, sl, asr #18
    6d2c:	andeq	r0, r0, r0, lsl fp
    6d30:	andeq	r0, r0, r4, ror #31
    6d34:	strdeq	r0, [r0], -lr
    6d38:	andeq	r2, r0, ip, lsl #18
    6d3c:	ldrdeq	r0, [r0], -r6
    6d40:	andeq	r2, r0, r2, ror #17
    6d44:	andeq	r0, r0, ip, lsr #21
    6d48:	andeq	r1, r0, r6, ror r0
    6d4c:	andeq	r0, r0, r6, lsr #21
    6d50:			; <UNDEFINED> instruction: 0x000028b4
    6d54:	andeq	r0, r0, lr, ror sl
    6d58:	muleq	r0, ip, r8
    6d5c:	andeq	r0, r0, r6, ror #30
    6d60:	andeq	r0, r0, r0, ror #20
    6d64:	andeq	r1, r0, r0, asr r1
    6d68:	andeq	r2, r0, lr, ror #16
    6d6c:	andeq	r0, r0, r8, lsr sl
    6d70:	andeq	r1, r0, sl, lsr #32
    6d74:	andeq	r2, r0, lr, lsl r8
    6d78:	andeq	r0, r0, r0, ror #19
    6d7c:			; <UNDEFINED> instruction: 0x000009b2
    6d80:	andeq	r2, r0, r0, ror #15
    6d84:	strdeq	r0, [r0], -lr
    6d88:	ldrdeq	r0, [r0], -r4
    6d8c:	andeq	r0, r0, r4, ror #18
    6d90:	muleq	r0, r4, r7
    6d94:	andeq	r2, r0, r2, ror #14
    6d98:	andeq	r0, r0, ip, lsr #18
    6d9c:	andeq	r1, r0, r0, lsr #1
    6da0:	andeq	r2, r0, lr, lsr #14
    6da4:	strdeq	r0, [r0], -r8
    6da8:	andeq	r0, r0, r6, asr #30
    6dac:	andeq	r2, r0, r0, lsl #14
    6db0:	andeq	r0, r0, sl, asr #17
    6db4:	andeq	r1, r0, r0, lsr #32
    6db8:	andeq	r2, r0, r6, ror #13
    6dbc:			; <UNDEFINED> instruction: 0x000008b0
    6dc0:	andeq	r0, r0, r0, lsr #17
    6dc4:	andeq	r2, r0, lr, asr #13
    6dc8:	andeq	r0, r0, r8, ror pc
    6dcc:	andeq	r0, r0, r0, ror r8
    6dd0:	andeq	r2, r0, r2, lsr #13
    6dd4:	andeq	r0, r0, ip, asr lr
    6dd8:	andeq	r1, r0, r2, asr r1
    6ddc:	andeq	r0, r0, r4, lsr r8
    6de0:	andeq	r2, r0, r6, ror #12
    6de4:	andeq	r0, r0, r4, asr #29
    6de8:	andeq	r0, r0, lr, asr #31
    6dec:	andeq	r2, r0, r4, lsr r6
    6df0:	strdeq	r0, [r0], -lr
    6df4:	strdeq	r1, [r0], -ip
    6df8:			; <UNDEFINED> instruction: 0x000007b6
    6dfc:	andeq	r2, r0, r8, ror #11
    6e00:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    6e04:			; <UNDEFINED> instruction: 0x00000fb8
    6e08:	andeq	r0, r0, r2, ror #14
    6e0c:	muleq	r0, r2, r5
    6e10:	andeq	r0, r0, r6, asr #30
    6e14:	muleq	r0, r8, r4
    6e18:	andeq	r0, r0, ip, asr r6
    6e1c:	strdeq	r0, [r0], -r8
    6e20:	andeq	r2, r0, lr, asr r4
    6e24:	andeq	r0, r0, r2, lsr #12
    6e28:	muleq	r0, r4, lr
    6e2c:	andeq	r2, r0, r6, lsr #8
    6e30:	andeq	r0, r0, sl, ror #11
    6e34:	andeq	r0, r0, r4, ror lr
    6e38:	andeq	r2, r0, lr, ror #7
    6e3c:			; <UNDEFINED> instruction: 0x000005b2
    6e40:	muleq	r0, r2, sp
    6e44:	andeq	r0, r0, ip, ror r5
    6e48:	andeq	r2, r0, ip, lsr #7
    6e4c:			; <UNDEFINED> instruction: 0xf7fb2000
    6e50:	stmdacs	r5, {r1, fp, sp, lr, pc}
    6e54:	mcrge	7, 0, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
    6e58:	andeq	lr, r6, #184, 22	; 0x2e000
    6e5c:	bl	1a70f28 <log_oom_internal@plt+0x1a6ec98>
    6e60:	cmpcs	r0, r7, lsl #6
    6e64:	ldrbtvc	pc, [sl], -pc, asr #8	; <UNPREDICTABLE>
    6e68:	stmib	sp, {r8, r9, sl, sp}^
    6e6c:			; <UNDEFINED> instruction: 0xf7fb6700
    6e70:	vmulmi.f16	s28, s17, s5	; <UNPREDICTABLE>
    6e74:	vst1.8	{d20-d21}, [pc :128], r8
    6e78:	ldrbtmi	r6, [lr], #-928	; 0xfffffc60
    6e7c:	ldrbtmi	r4, [sl], #-3879	; 0xfffff0d9
    6e80:	ldrbtmi	r2, [pc], #-256	; 6e88 <log_oom_internal@plt+0x4bf8>
    6e84:	andls	r9, r2, r1, lsl #14
    6e88:	rscsvc	pc, lr, r2, lsl #10
    6e8c:	andls	r4, r0, r2, lsr r6
    6e90:	andcs	r3, r6, r3, lsl #4
    6e94:	stmib	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6e98:	vrshl.s8	q15, q11, q8
    6e9c:	ldmdane	r0!, {r0, r1, r2, r5, r6, r7, ip, sp}
    6ea0:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
    6ea4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6ea8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    6eac:	tsteq	r1, r7, asr #22
    6eb0:			; <UNDEFINED> instruction: 0xf88af000
    6eb4:	ldrbtmi	r4, [lr], #-3610	; 0xfffff1e6
    6eb8:	strmi	r4, [fp], -r2, lsl #12
    6ebc:	rsbsvc	pc, sl, pc, asr #8
    6ec0:	stmib	sp, {r8, sp}^
    6ec4:	ldmdage	r1!, {r8}
    6ec8:			; <UNDEFINED> instruction: 0xf7fb2140
    6ecc:			; <UNDEFINED> instruction: 0x9601e974
    6ed0:			; <UNDEFINED> instruction: 0xf2404e14
    6ed4:	bmi	51baf4 <log_oom_internal@plt+0x519864>
    6ed8:	ldrbtmi	r2, [lr], #-256	; 0xffffff00
    6edc:			; <UNDEFINED> instruction: 0xf502447a
    6ee0:	andls	r7, r0, #-536870897	; 0xe000000f
    6ee4:	andcc	r4, r3, #52428800	; 0x3200000
    6ee8:	andcs	r9, r6, r2
    6eec:	ldmdb	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6ef0:	blmi	3c0614 <log_oom_internal@plt+0x3be384>
    6ef4:	subsmi	pc, r3, #64, 4
    6ef8:	ldrbtmi	r4, [fp], #-2317	; 0xfffff6f3
    6efc:			; <UNDEFINED> instruction: 0xf5034479
    6f00:	strdcc	r7, [r3, -lr]
    6f04:	stmib	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6f08:			; <UNDEFINED> instruction: 0xf7ff4606
    6f0c:	movwcs	fp, #6824	; 0x1aa8
    6f10:	svclt	0x0000e505
    6f14:	andeq	r0, r0, lr, ror #5
    6f18:	andeq	r2, r0, lr, lsl r1
    6f1c:	andeq	r0, r0, r6, asr fp
    6f20:	andeq	r0, r0, r6, lsr fp
    6f24:	andeq	r0, r0, lr, lsl #5
    6f28:	andeq	r2, r0, r0, asr #1
    6f2c:	andeq	r2, r0, r2, lsr #1
    6f30:	andeq	r0, r0, ip, ror #4
    6f34:			; <UNDEFINED> instruction: 0x460ab510
    6f38:			; <UNDEFINED> instruction: 0xb321b082
    6f3c:	movwcs	r4, #2329	; 0x919
    6f40:			; <UNDEFINED> instruction: 0xf7fb4479
    6f44:	strmi	lr, [r1], -sl, lsl #17
    6f48:	ldmdami	r7, {r3, r6, r8, ip, sp, pc}
    6f4c:	subscc	r4, r0, r8, ror r4
    6f50:	svc	0x00daf7fa
    6f54:	blle	3d0f5c <log_oom_internal@plt+0x3ceccc>
    6f58:	andlt	r2, r2, r0
    6f5c:	blmi	4f63a4 <log_oom_internal@plt+0x4f4114>
    6f60:	ldmdbmi	r3, {r2, r4, r7, r9, sp}
    6f64:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6f68:	movwvc	pc, #42243	; 0xa503	; <UNPREDICTABLE>
    6f6c:	andlt	r3, r2, r3, lsl #2
    6f70:			; <UNDEFINED> instruction: 0x4010e8bd
    6f74:	stmiblt	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f78:	addscs	r4, r7, #14336	; 0x3800
    6f7c:	andcs	r4, r0, lr, lsl #18
    6f80:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6f84:	stcmi	7, cr14, [sp], {240}	; 0xf0
    6f88:	bmi	3587b0 <log_oom_internal@plt+0x356520>
    6f8c:	stmdbmi	sp, {r4, r7, r8, r9, sp}
    6f90:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    6f94:	strvc	pc, [r5], #-1284	; 0xfffffafc
    6f98:	andcc	r4, r3, #2030043136	; 0x79000000
    6f9c:			; <UNDEFINED> instruction: 0xf7fb9400
    6fa0:	svclt	0x0000e8f8
    6fa4:	andeq	r0, r0, ip, lsl #10
    6fa8:	andeq	r3, r1, ip, lsl r1
    6fac:	andeq	r2, r0, r8, lsr r0
    6fb0:	andeq	r0, r0, r2, lsl #4
    6fb4:	andeq	r2, r0, ip, lsl r0
    6fb8:	andeq	r0, r0, r6, ror #3
    6fbc:	andeq	r2, r0, ip
    6fc0:	ldrdeq	r0, [r0], -r6
    6fc4:	andeq	r0, r0, r0, ror #21
    6fc8:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    6fcc:	svclt	0x00082900
    6fd0:	svclt	0x001c2800
    6fd4:	mvnscc	pc, pc, asr #32
    6fd8:	rscscc	pc, pc, pc, asr #32
    6fdc:	stmdalt	ip, {ip, sp, lr, pc}
    6fe0:	stfeqd	f7, [r8], {173}	; 0xad
    6fe4:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    6fe8:			; <UNDEFINED> instruction: 0xf80cf000
    6fec:	ldrd	pc, [r4], -sp
    6ff0:	movwcs	lr, #10717	; 0x29dd
    6ff4:	ldrbmi	fp, [r0, -r4]!
    6ff8:			; <UNDEFINED> instruction: 0xf04fb502
    6ffc:			; <UNDEFINED> instruction: 0xf7fb0008
    7000:	stclt	8, cr14, [r2, #-32]	; 0xffffffe0
    7004:	svclt	0x00084299
    7008:	push	{r4, r7, r9, lr}
    700c:			; <UNDEFINED> instruction: 0x46044ff0
    7010:	andcs	fp, r0, r8, lsr pc
    7014:			; <UNDEFINED> instruction: 0xf8dd460d
    7018:	svclt	0x0038c024
    701c:	cmnle	fp, #1048576	; 0x100000
    7020:			; <UNDEFINED> instruction: 0x46994690
    7024:			; <UNDEFINED> instruction: 0xf283fab3
    7028:	rsbsle	r2, r0, r0, lsl #22
    702c:			; <UNDEFINED> instruction: 0xf385fab5
    7030:	rsble	r2, r8, r0, lsl #26
    7034:			; <UNDEFINED> instruction: 0xf1a21ad2
    7038:	blx	24a8c0 <log_oom_internal@plt+0x248630>
    703c:	blx	245c4c <log_oom_internal@plt+0x2439bc>
    7040:			; <UNDEFINED> instruction: 0xf1c2f30e
    7044:	b	12c8ccc <log_oom_internal@plt+0x12c6a3c>
    7048:	blx	a09c5c <log_oom_internal@plt+0xa079cc>
    704c:	b	1303c70 <log_oom_internal@plt+0x13019e0>
    7050:	blx	209c64 <log_oom_internal@plt+0x2079d4>
    7054:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    7058:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    705c:	andcs	fp, r0, ip, lsr pc
    7060:	movwle	r4, #42497	; 0xa601
    7064:	bl	fed0f070 <log_oom_internal@plt+0xfed0cde0>
    7068:	blx	8098 <log_oom_internal@plt+0x5e08>
    706c:	blx	8434ac <log_oom_internal@plt+0x84121c>
    7070:	bl	1983c94 <log_oom_internal@plt+0x1981a04>
    7074:	tstmi	r9, #46137344	; 0x2c00000
    7078:	bcs	172c0 <log_oom_internal@plt+0x15030>
    707c:	b	13fb174 <log_oom_internal@plt+0x13f8ee4>
    7080:	b	13c91f0 <log_oom_internal@plt+0x13c6f60>
    7084:	b	12095f8 <log_oom_internal@plt+0x1207368>
    7088:	ldrmi	r7, [r6], -fp, asr #17
    708c:	bl	fed3f0c0 <log_oom_internal@plt+0xfed3ce30>
    7090:	bl	1947cb8 <log_oom_internal@plt+0x1945a28>
    7094:	ldmne	fp, {r0, r3, r9, fp}^
    7098:	beq	2c1dc8 <log_oom_internal@plt+0x2bfb38>
    709c:			; <UNDEFINED> instruction: 0xf14a1c5c
    70a0:	cfsh32cc	mvfx0, mvfx1, #0
    70a4:	strbmi	sp, [sp, #-7]
    70a8:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    70ac:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    70b0:	adfccsz	f4, f1, #5.0
    70b4:	blx	17b898 <log_oom_internal@plt+0x179608>
    70b8:	blx	944cdc <log_oom_internal@plt+0x942a4c>
    70bc:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    70c0:	vseleq.f32	s30, s28, s11
    70c4:	blx	94d4cc <log_oom_internal@plt+0x94b23c>
    70c8:	b	11050d8 <log_oom_internal@plt+0x1102e48>
    70cc:			; <UNDEFINED> instruction: 0xf1a2040e
    70d0:			; <UNDEFINED> instruction: 0xf1c20720
    70d4:	blx	20895c <log_oom_internal@plt+0x2066cc>
    70d8:	blx	143ce8 <log_oom_internal@plt+0x141a58>
    70dc:	blx	144d00 <log_oom_internal@plt+0x142a70>
    70e0:	b	11038f0 <log_oom_internal@plt+0x1101660>
    70e4:	blx	907d08 <log_oom_internal@plt+0x905a78>
    70e8:	bl	1184908 <log_oom_internal@plt+0x1182678>
    70ec:	teqmi	r3, #1073741824	; 0x40000000
    70f0:	strbmi	r1, [r5], -r0, lsl #21
    70f4:	tsteq	r3, r1, ror #22
    70f8:	svceq	0x0000f1bc
    70fc:	stmib	ip, {r0, ip, lr, pc}^
    7100:	pop	{r8, sl, lr}
    7104:	blx	fed2b0cc <log_oom_internal@plt+0xfed28e3c>
    7108:	msrcc	CPSR_, #132, 6	; 0x10000002
    710c:	blx	fee40f5c <log_oom_internal@plt+0xfee3eccc>
    7110:	blx	fed83b38 <log_oom_internal@plt+0xfed818a8>
    7114:	eorcc	pc, r0, #335544322	; 0x14000002
    7118:	orrle	r2, fp, r0, lsl #26
    711c:	svclt	0x0000e7f3
    7120:	mvnsmi	lr, #737280	; 0xb4000
    7124:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    7128:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    712c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    7130:	ldc	7, cr15, [ip, #1000]!	; 0x3e8
    7134:	blne	1d98330 <log_oom_internal@plt+0x1d960a0>
    7138:	strhle	r1, [sl], -r6
    713c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    7140:	svccc	0x0004f855
    7144:	strbmi	r3, [sl], -r1, lsl #8
    7148:	ldrtmi	r4, [r8], -r1, asr #12
    714c:	adcmi	r4, r6, #152, 14	; 0x2600000
    7150:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    7154:	svclt	0x000083f8
    7158:	andeq	r2, r1, lr, lsr #16
    715c:	andeq	r2, r1, r4, lsr #16
    7160:	svclt	0x00004770

Disassembly of section .fini:

00007164 <.fini>:
    7164:	push	{r3, lr}
    7168:	pop	{r3, pc}
