[2025-09-17 18:12:12] START suite=cs trace=cloud9_phase3_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2464218 heartbeat IPC: 4.058 cumulative IPC: 4.058 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4659858 heartbeat IPC: 4.554 cumulative IPC: 4.292 (Simulation time: 00 hr 01 min 04 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4659858 cumulative IPC: 4.292 (Simulation time: 00 hr 01 min 04 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4659858 cumulative IPC: 4.292 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 15319130 heartbeat IPC: 0.9382 cumulative IPC: 0.9382 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 26067036 heartbeat IPC: 0.9304 cumulative IPC: 0.9343 (Simulation time: 00 hr 03 min 14 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 36951583 heartbeat IPC: 0.9187 cumulative IPC: 0.929 (Simulation time: 00 hr 04 min 25 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 47935494 heartbeat IPC: 0.9104 cumulative IPC: 0.9243 (Simulation time: 00 hr 05 min 36 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 58943106 heartbeat IPC: 0.9085 cumulative IPC: 0.9211 (Simulation time: 00 hr 06 min 46 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 70213343 heartbeat IPC: 0.8873 cumulative IPC: 0.9153 (Simulation time: 00 hr 07 min 57 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 81638634 heartbeat IPC: 0.8753 cumulative IPC: 0.9093 (Simulation time: 00 hr 09 min 08 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000009 cycles: 93086700 heartbeat IPC: 0.8735 cumulative IPC: 0.9047 (Simulation time: 00 hr 10 min 15 sec)
Heartbeat CPU 0 instructions: 110000009 cycles: 104544667 heartbeat IPC: 0.8728 cumulative IPC: 0.901 (Simulation time: 00 hr 11 min 28 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 111329804 cumulative IPC: 0.8982 (Simulation time: 00 hr 12 min 37 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 111329804 cumulative IPC: 0.8982 (Simulation time: 00 hr 12 min 37 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase3_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8982 instructions: 100000001 cycles: 111329804
CPU 0 Branch Prediction Accuracy: 96.31% MPKI: 0.6457 Average ROB Occupancy at Mispredict: 858.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.6407
BRANCH_INDIRECT: 0.0007
BRANCH_CONDITIONAL: 0.00436
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 55362
LQ_STALL: 0
SQ_STALL: 7


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 163.79453
REPLAY_LOAD: 68.06692
NON_REPLAY_LOAD: 53.167374

== Total ==
ADDR_TRANS: 11957
REPLAY_LOAD: 18310
NON_REPLAY_LOAD: 25095

== Counts ==
ADDR_TRANS: 73
REPLAY_LOAD: 269
NON_REPLAY_LOAD: 472

cpu0->cpu0_STLB TOTAL        ACCESS:     156858 HIT:     142911 MISS:      13947 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     156858 HIT:     142911 MISS:      13947 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 199.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     475261 HIT:     226306 MISS:     248955 MSHR_MERGE:        380
cpu0->cpu0_L2C LOAD         ACCESS:     228060 HIT:      48278 MISS:     179782 MSHR_MERGE:          2
cpu0->cpu0_L2C RFO          ACCESS:       1362 HIT:       1050 MISS:        312 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     118721 HIT:      76773 MISS:      41948 MSHR_MERGE:        378
cpu0->cpu0_L2C WRITE        ACCESS:      99249 HIT:      99174 MISS:         75 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      27869 HIT:       1031 MISS:      26838 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      87593 ISSUED:      87593 USEFUL:      37929 USELESS:        652
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 87.67 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12274478 HIT:   12272327 MISS:       2151 MSHR_MERGE:        612
cpu0->cpu0_L1I LOAD         ACCESS:   12274478 HIT:   12272327 MISS:       2151 MSHR_MERGE:        612
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 141.9 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19187667 HIT:   18848837 MISS:     338830 MSHR_MERGE:      51948
cpu0->cpu0_L1D LOAD         ACCESS:   12873098 HIT:   12597067 MISS:     276031 MSHR_MERGE:      49510
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     264672 HIT:     233334 MISS:      31338 MSHR_MERGE:        208
cpu0->cpu0_L1D WRITE        ACCESS:    6020600 HIT:    6017120 MISS:       3480 MSHR_MERGE:       2118
cpu0->cpu0_L1D TRANSLATION  ACCESS:      29297 HIT:       1316 MISS:      27981 MSHR_MERGE:        112
cpu0->cpu0_L1D PREFETCH REQUESTED:     264672 ISSUED:     264672 USEFUL:      30566 USELESS:        558
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 79.58 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10406279 HIT:   10405780 MISS:        499 MSHR_MERGE:        246
cpu0->cpu0_ITLB LOAD         ACCESS:   10406279 HIT:   10405780 MISS:        499 MSHR_MERGE:        246
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 319.7 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18791777 HIT:   18612439 MISS:     179338 MSHR_MERGE:      22733
cpu0->cpu0_DTLB LOAD         ACCESS:   18791777 HIT:   18612439 MISS:     179338 MSHR_MERGE:      22733
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 21.98 cycles
cpu0->LLC TOTAL        ACCESS:     342187 HIT:     153437 MISS:     188750 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     179780 HIT:      42606 MISS:     137174 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        312 HIT:         76 MISS:        236 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      41570 HIT:       9616 MISS:      31954 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      93687 HIT:      93624 MISS:         63 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      26838 HIT:       7515 MISS:      19323 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 86.01 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        282
  ROW_BUFFER_MISS:     188404
  AVG DBUS CONGESTED CYCLE: 7.192
Channel 0 WQ ROW_BUFFER_HIT:      10232
  ROW_BUFFER_MISS:      68427
  FULL:          0
Channel 0 REFRESHES ISSUED:       9277

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        64686        20986        25323        44041
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           22          112          635         1950
  STLB miss resolved @ L2C                0           36          104          491         1165
  STLB miss resolved @ LLC                0           56          231         1859         5997
  STLB miss resolved @ MEM                0           45          426         6891        17341

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                136            4            0           11           74
---------------------------------------------------------------
  STLB miss resolved @ L1D               13            1            0            9           58
  STLB miss resolved @ L2C                2            1            0            2            8
  STLB miss resolved @ LLC               29            1            0           24           40
  STLB miss resolved @ MEM               83            1            2           39          291
[2025-09-17 18:24:49] END   suite=cs trace=cloud9_phase3_core3 (rc=0)
