-- ==============================================================
-- Generated by Vitis HLS v2024.1.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Infeasi_Res_S2_Compute_Primal_Infeasibility_stage2 is
port (
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    y : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    dSlackPos : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_WREADY : IN STD_LOGIC;
    m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_RVALID : IN STD_LOGIC;
    m_axi_gmem2_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem2_RLAST : IN STD_LOGIC;
    m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BVALID : IN STD_LOGIC;
    m_axi_gmem2_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    dSlackNeg : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem3_AWVALID : OUT STD_LOGIC;
    m_axi_gmem3_AWREADY : IN STD_LOGIC;
    m_axi_gmem3_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem3_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_WVALID : OUT STD_LOGIC;
    m_axi_gmem3_WREADY : IN STD_LOGIC;
    m_axi_gmem3_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem3_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem3_WLAST : OUT STD_LOGIC;
    m_axi_gmem3_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_ARVALID : OUT STD_LOGIC;
    m_axi_gmem3_ARREADY : IN STD_LOGIC;
    m_axi_gmem3_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem3_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_RVALID : IN STD_LOGIC;
    m_axi_gmem3_RREADY : OUT STD_LOGIC;
    m_axi_gmem3_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem3_RLAST : IN STD_LOGIC;
    m_axi_gmem3_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem3_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_BVALID : IN STD_LOGIC;
    m_axi_gmem3_BREADY : OUT STD_LOGIC;
    m_axi_gmem3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    aty : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem4_AWVALID : OUT STD_LOGIC;
    m_axi_gmem4_AWREADY : IN STD_LOGIC;
    m_axi_gmem4_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem4_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem4_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem4_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem4_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_WVALID : OUT STD_LOGIC;
    m_axi_gmem4_WREADY : IN STD_LOGIC;
    m_axi_gmem4_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem4_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem4_WLAST : OUT STD_LOGIC;
    m_axi_gmem4_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_ARVALID : OUT STD_LOGIC;
    m_axi_gmem4_ARREADY : IN STD_LOGIC;
    m_axi_gmem4_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem4_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem4_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem4_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem4_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_RVALID : IN STD_LOGIC;
    m_axi_gmem4_RREADY : OUT STD_LOGIC;
    m_axi_gmem4_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem4_RLAST : IN STD_LOGIC;
    m_axi_gmem4_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem4_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_BVALID : IN STD_LOGIC;
    m_axi_gmem4_BREADY : OUT STD_LOGIC;
    m_axi_gmem4_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem4_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    colScale0 : IN STD_LOGIC_VECTOR (63 downto 0);
    dPrimalInfeasRes_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    dPrimalInfeasRes_full_n : IN STD_LOGIC;
    dPrimalInfeasRes_write : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    ifScaled : IN STD_LOGIC_VECTOR (31 downto 0);
    inverse_dScale : IN STD_LOGIC_VECTOR (63 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    inverse_dScale_ap_vld : IN STD_LOGIC;
    y_ap_vld : IN STD_LOGIC;
    p_read_ap_vld : IN STD_LOGIC;
    dSlackPos_ap_vld : IN STD_LOGIC;
    p_read1_ap_vld : IN STD_LOGIC;
    dSlackNeg_ap_vld : IN STD_LOGIC;
    aty_ap_vld : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    colScale0_ap_vld : IN STD_LOGIC;
    ifScaled_ap_vld : IN STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of Infeasi_Res_S2_Compute_Primal_Infeasibility_stage2 is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal internal_ap_ready : STD_LOGIC;
    signal entry_proc_U0_ap_start : STD_LOGIC;
    signal entry_proc_U0_start_full_n : STD_LOGIC;
    signal entry_proc_U0_ap_done : STD_LOGIC;
    signal entry_proc_U0_ap_continue : STD_LOGIC;
    signal entry_proc_U0_ap_idle : STD_LOGIC;
    signal entry_proc_U0_ap_ready : STD_LOGIC;
    signal entry_proc_U0_start_out : STD_LOGIC;
    signal entry_proc_U0_start_write : STD_LOGIC;
    signal entry_proc_U0_inverse_dScale_c_din : STD_LOGIC_VECTOR (63 downto 0);
    signal entry_proc_U0_inverse_dScale_c_write : STD_LOGIC;
    signal entry_proc_U0_inverse_dScale_c5_din : STD_LOGIC_VECTOR (63 downto 0);
    signal entry_proc_U0_inverse_dScale_c5_write : STD_LOGIC;
    signal entry_proc_U0_inverse_dScale_c6_din : STD_LOGIC_VECTOR (63 downto 0);
    signal entry_proc_U0_inverse_dScale_c6_write : STD_LOGIC;
    signal entry_proc_U0_inverse_dScale_c7_din : STD_LOGIC_VECTOR (63 downto 0);
    signal entry_proc_U0_inverse_dScale_c7_write : STD_LOGIC;
    signal loadDDR_data_U0_ap_start : STD_LOGIC;
    signal loadDDR_data_U0_ap_done : STD_LOGIC;
    signal loadDDR_data_U0_ap_continue : STD_LOGIC;
    signal loadDDR_data_U0_ap_idle : STD_LOGIC;
    signal loadDDR_data_U0_ap_ready : STD_LOGIC;
    signal loadDDR_data_U0_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal loadDDR_data_U0_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_WVALID : STD_LOGIC;
    signal loadDDR_data_U0_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_WLAST : STD_LOGIC;
    signal loadDDR_data_U0_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal loadDDR_data_U0_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_U0_m_axi_gmem0_RREADY : STD_LOGIC;
    signal loadDDR_data_U0_m_axi_gmem0_BREADY : STD_LOGIC;
    signal loadDDR_data_U0_dualInfeasRay_fifo_i_din : STD_LOGIC_VECTOR (511 downto 0);
    signal loadDDR_data_U0_dualInfeasRay_fifo_i_write : STD_LOGIC;
    signal loadDDR_data_U0_nRows_assign_c1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_U0_nRows_assign_c1_write : STD_LOGIC;
    signal loadDDR_data_15_U0_ap_start : STD_LOGIC;
    signal loadDDR_data_15_U0_ap_done : STD_LOGIC;
    signal loadDDR_data_15_U0_ap_continue : STD_LOGIC;
    signal loadDDR_data_15_U0_ap_idle : STD_LOGIC;
    signal loadDDR_data_15_U0_ap_ready : STD_LOGIC;
    signal loadDDR_data_15_U0_m_axi_gmem1_AWVALID : STD_LOGIC;
    signal loadDDR_data_15_U0_m_axi_gmem1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_WVALID : STD_LOGIC;
    signal loadDDR_data_15_U0_m_axi_gmem1_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_WLAST : STD_LOGIC;
    signal loadDDR_data_15_U0_m_axi_gmem1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_ARVALID : STD_LOGIC;
    signal loadDDR_data_15_U0_m_axi_gmem1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_15_U0_m_axi_gmem1_RREADY : STD_LOGIC;
    signal loadDDR_data_15_U0_m_axi_gmem1_BREADY : STD_LOGIC;
    signal loadDDR_data_15_U0_dualInfeasLbRay_fifo_i_din : STD_LOGIC_VECTOR (511 downto 0);
    signal loadDDR_data_15_U0_dualInfeasLbRay_fifo_i_write : STD_LOGIC;
    signal loadDDR_data_15_U0_nCols_assign_c4_din : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_15_U0_nCols_assign_c4_write : STD_LOGIC;
    signal loadDDR_data_16_U0_ap_start : STD_LOGIC;
    signal loadDDR_data_16_U0_ap_done : STD_LOGIC;
    signal loadDDR_data_16_U0_ap_continue : STD_LOGIC;
    signal loadDDR_data_16_U0_ap_idle : STD_LOGIC;
    signal loadDDR_data_16_U0_ap_ready : STD_LOGIC;
    signal loadDDR_data_16_U0_m_axi_gmem2_AWVALID : STD_LOGIC;
    signal loadDDR_data_16_U0_m_axi_gmem2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_WVALID : STD_LOGIC;
    signal loadDDR_data_16_U0_m_axi_gmem2_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_WLAST : STD_LOGIC;
    signal loadDDR_data_16_U0_m_axi_gmem2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_ARVALID : STD_LOGIC;
    signal loadDDR_data_16_U0_m_axi_gmem2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_16_U0_m_axi_gmem2_RREADY : STD_LOGIC;
    signal loadDDR_data_16_U0_m_axi_gmem2_BREADY : STD_LOGIC;
    signal loadDDR_data_16_U0_dualInfeasUbRay_fifo_i_din : STD_LOGIC_VECTOR (511 downto 0);
    signal loadDDR_data_16_U0_dualInfeasUbRay_fifo_i_write : STD_LOGIC;
    signal loadDDR_data_16_U0_nCols_assign_c3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_16_U0_nCols_assign_c3_write : STD_LOGIC;
    signal loadDDR_data_17_U0_ap_start : STD_LOGIC;
    signal loadDDR_data_17_U0_ap_done : STD_LOGIC;
    signal loadDDR_data_17_U0_ap_continue : STD_LOGIC;
    signal loadDDR_data_17_U0_ap_idle : STD_LOGIC;
    signal loadDDR_data_17_U0_ap_ready : STD_LOGIC;
    signal loadDDR_data_17_U0_m_axi_gmem3_AWVALID : STD_LOGIC;
    signal loadDDR_data_17_U0_m_axi_gmem3_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_WVALID : STD_LOGIC;
    signal loadDDR_data_17_U0_m_axi_gmem3_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_WLAST : STD_LOGIC;
    signal loadDDR_data_17_U0_m_axi_gmem3_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_ARVALID : STD_LOGIC;
    signal loadDDR_data_17_U0_m_axi_gmem3_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_17_U0_m_axi_gmem3_RREADY : STD_LOGIC;
    signal loadDDR_data_17_U0_m_axi_gmem3_BREADY : STD_LOGIC;
    signal loadDDR_data_17_U0_dualInfeasConstr_fifo_i_din : STD_LOGIC_VECTOR (511 downto 0);
    signal loadDDR_data_17_U0_dualInfeasConstr_fifo_i_write : STD_LOGIC;
    signal loadDDR_data_17_U0_nCols_assign_c2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_17_U0_nCols_assign_c2_write : STD_LOGIC;
    signal scaleVector_12_U0_ap_start : STD_LOGIC;
    signal scaleVector_12_U0_ap_done : STD_LOGIC;
    signal scaleVector_12_U0_ap_continue : STD_LOGIC;
    signal scaleVector_12_U0_ap_idle : STD_LOGIC;
    signal scaleVector_12_U0_ap_ready : STD_LOGIC;
    signal scaleVector_12_U0_start_out : STD_LOGIC;
    signal scaleVector_12_U0_start_write : STD_LOGIC;
    signal scaleVector_12_U0_inverse_dScale_read : STD_LOGIC;
    signal scaleVector_12_U0_dualInfeasRay_fifo_i_read : STD_LOGIC;
    signal scaleVector_12_U0_dualInfeasRay_SVfifo_i_din : STD_LOGIC_VECTOR (511 downto 0);
    signal scaleVector_12_U0_dualInfeasRay_SVfifo_i_write : STD_LOGIC;
    signal scaleVector_12_U0_nRows_assign_read : STD_LOGIC;
    signal scaleVector_12_U0_nRows_assign_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal scaleVector_12_U0_nRows_assign_c_write : STD_LOGIC;
    signal scaleVector_13_U0_ap_start : STD_LOGIC;
    signal scaleVector_13_U0_ap_done : STD_LOGIC;
    signal scaleVector_13_U0_ap_continue : STD_LOGIC;
    signal scaleVector_13_U0_ap_idle : STD_LOGIC;
    signal scaleVector_13_U0_ap_ready : STD_LOGIC;
    signal scaleVector_13_U0_start_out : STD_LOGIC;
    signal scaleVector_13_U0_start_write : STD_LOGIC;
    signal scaleVector_13_U0_inverse_dScale_read : STD_LOGIC;
    signal scaleVector_13_U0_dualInfeasLbRay_fifo_i_read : STD_LOGIC;
    signal scaleVector_13_U0_dualInfeasLbRay_SVfifo_i_din : STD_LOGIC_VECTOR (511 downto 0);
    signal scaleVector_13_U0_dualInfeasLbRay_SVfifo_i_write : STD_LOGIC;
    signal scaleVector_13_U0_nCols_assign_read : STD_LOGIC;
    signal scaleVector_14_U0_ap_start : STD_LOGIC;
    signal scaleVector_14_U0_ap_done : STD_LOGIC;
    signal scaleVector_14_U0_ap_continue : STD_LOGIC;
    signal scaleVector_14_U0_ap_idle : STD_LOGIC;
    signal scaleVector_14_U0_ap_ready : STD_LOGIC;
    signal scaleVector_14_U0_inverse_dScale_read : STD_LOGIC;
    signal scaleVector_14_U0_dualInfeasUbRay_fifo_i_read : STD_LOGIC;
    signal scaleVector_14_U0_dualInfeasUbRay_SVfifo_i_din : STD_LOGIC_VECTOR (511 downto 0);
    signal scaleVector_14_U0_dualInfeasUbRay_SVfifo_i_write : STD_LOGIC;
    signal scaleVector_14_U0_nCols_assign_read : STD_LOGIC;
    signal scaleVector_U0_ap_start : STD_LOGIC;
    signal scaleVector_U0_ap_done : STD_LOGIC;
    signal scaleVector_U0_ap_continue : STD_LOGIC;
    signal scaleVector_U0_ap_idle : STD_LOGIC;
    signal scaleVector_U0_ap_ready : STD_LOGIC;
    signal scaleVector_U0_inverse_dScale_read : STD_LOGIC;
    signal scaleVector_U0_dualInfeasConstr_fifo_i_read : STD_LOGIC;
    signal scaleVector_U0_dualInfeasConstr_SVfifo_i_din : STD_LOGIC_VECTOR (511 downto 0);
    signal scaleVector_U0_dualInfeasConstr_SVfifo_i_write : STD_LOGIC;
    signal scaleVector_U0_nCols_assign_read : STD_LOGIC;
    signal scaleVector_U0_nCols_assign_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal scaleVector_U0_nCols_assign_c_write : STD_LOGIC;
    signal consumer_U0_ap_start : STD_LOGIC;
    signal consumer_U0_ap_done : STD_LOGIC;
    signal consumer_U0_ap_continue : STD_LOGIC;
    signal consumer_U0_ap_idle : STD_LOGIC;
    signal consumer_U0_ap_ready : STD_LOGIC;
    signal consumer_U0_dualInfeasRay_SVfifo_i_read : STD_LOGIC;
    signal consumer_U0_nRows_assign_read : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal axpy_2fused_U0_ap_start : STD_LOGIC;
    signal axpy_2fused_U0_ap_done : STD_LOGIC;
    signal axpy_2fused_U0_ap_continue : STD_LOGIC;
    signal axpy_2fused_U0_ap_idle : STD_LOGIC;
    signal axpy_2fused_U0_ap_ready : STD_LOGIC;
    signal axpy_2fused_U0_dualInfeasConstr_SVfifo_i_read : STD_LOGIC;
    signal axpy_2fused_U0_dualInfeasLbRay_SVfifo_i_read : STD_LOGIC;
    signal axpy_2fused_U0_dualInfeasUbRay_SVfifo_i_read : STD_LOGIC;
    signal axpy_2fused_U0_dualInfeasConstr_axpyfifo_i_din : STD_LOGIC_VECTOR (511 downto 0);
    signal axpy_2fused_U0_dualInfeasConstr_axpyfifo_i_write : STD_LOGIC;
    signal axpy_2fused_U0_nCols_assign_read : STD_LOGIC;
    signal scale_and_twoNorm_U0_ap_start : STD_LOGIC;
    signal scale_and_twoNorm_U0_ap_done : STD_LOGIC;
    signal scale_and_twoNorm_U0_ap_continue : STD_LOGIC;
    signal scale_and_twoNorm_U0_ap_idle : STD_LOGIC;
    signal scale_and_twoNorm_U0_ap_ready : STD_LOGIC;
    signal scale_and_twoNorm_U0_m_axi_gmem4_AWVALID : STD_LOGIC;
    signal scale_and_twoNorm_U0_m_axi_gmem4_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_WVALID : STD_LOGIC;
    signal scale_and_twoNorm_U0_m_axi_gmem4_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_WLAST : STD_LOGIC;
    signal scale_and_twoNorm_U0_m_axi_gmem4_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_ARVALID : STD_LOGIC;
    signal scale_and_twoNorm_U0_m_axi_gmem4_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal scale_and_twoNorm_U0_m_axi_gmem4_RREADY : STD_LOGIC;
    signal scale_and_twoNorm_U0_m_axi_gmem4_BREADY : STD_LOGIC;
    signal scale_and_twoNorm_U0_dualInfeasConstr_axpyfifo_i_read : STD_LOGIC;
    signal scale_and_twoNorm_U0_dPrimalInfeasRes_din : STD_LOGIC_VECTOR (63 downto 0);
    signal scale_and_twoNorm_U0_dPrimalInfeasRes_write : STD_LOGIC;
    signal inverse_dScale_c_full_n : STD_LOGIC;
    signal inverse_dScale_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal inverse_dScale_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal inverse_dScale_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal inverse_dScale_c_empty_n : STD_LOGIC;
    signal inverse_dScale_c5_full_n : STD_LOGIC;
    signal inverse_dScale_c5_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal inverse_dScale_c5_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal inverse_dScale_c5_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal inverse_dScale_c5_empty_n : STD_LOGIC;
    signal inverse_dScale_c6_full_n : STD_LOGIC;
    signal inverse_dScale_c6_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal inverse_dScale_c6_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal inverse_dScale_c6_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal inverse_dScale_c6_empty_n : STD_LOGIC;
    signal inverse_dScale_c7_full_n : STD_LOGIC;
    signal inverse_dScale_c7_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal inverse_dScale_c7_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal inverse_dScale_c7_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal inverse_dScale_c7_empty_n : STD_LOGIC;
    signal dualInfeasRay_fifo_i_full_n : STD_LOGIC;
    signal dualInfeasRay_fifo_i_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal dualInfeasRay_fifo_i_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal dualInfeasRay_fifo_i_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal dualInfeasRay_fifo_i_empty_n : STD_LOGIC;
    signal nRows_assign_c1_full_n : STD_LOGIC;
    signal nRows_assign_c1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal nRows_assign_c1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal nRows_assign_c1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal nRows_assign_c1_empty_n : STD_LOGIC;
    signal dualInfeasLbRay_fifo_i_full_n : STD_LOGIC;
    signal dualInfeasLbRay_fifo_i_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal dualInfeasLbRay_fifo_i_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal dualInfeasLbRay_fifo_i_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal dualInfeasLbRay_fifo_i_empty_n : STD_LOGIC;
    signal nCols_assign_c4_full_n : STD_LOGIC;
    signal nCols_assign_c4_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal nCols_assign_c4_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_assign_c4_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_assign_c4_empty_n : STD_LOGIC;
    signal dualInfeasUbRay_fifo_i_full_n : STD_LOGIC;
    signal dualInfeasUbRay_fifo_i_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal dualInfeasUbRay_fifo_i_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal dualInfeasUbRay_fifo_i_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal dualInfeasUbRay_fifo_i_empty_n : STD_LOGIC;
    signal nCols_assign_c3_full_n : STD_LOGIC;
    signal nCols_assign_c3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal nCols_assign_c3_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_assign_c3_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_assign_c3_empty_n : STD_LOGIC;
    signal dualInfeasConstr_fifo_i_full_n : STD_LOGIC;
    signal dualInfeasConstr_fifo_i_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal dualInfeasConstr_fifo_i_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal dualInfeasConstr_fifo_i_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal dualInfeasConstr_fifo_i_empty_n : STD_LOGIC;
    signal nCols_assign_c2_full_n : STD_LOGIC;
    signal nCols_assign_c2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal nCols_assign_c2_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_assign_c2_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_assign_c2_empty_n : STD_LOGIC;
    signal dualInfeasRay_SVfifo_i_full_n : STD_LOGIC;
    signal dualInfeasRay_SVfifo_i_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal dualInfeasRay_SVfifo_i_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal dualInfeasRay_SVfifo_i_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal dualInfeasRay_SVfifo_i_empty_n : STD_LOGIC;
    signal nRows_assign_c_full_n : STD_LOGIC;
    signal nRows_assign_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal nRows_assign_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal nRows_assign_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal nRows_assign_c_empty_n : STD_LOGIC;
    signal dualInfeasLbRay_SVfifo_i_full_n : STD_LOGIC;
    signal dualInfeasLbRay_SVfifo_i_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal dualInfeasLbRay_SVfifo_i_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal dualInfeasLbRay_SVfifo_i_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal dualInfeasLbRay_SVfifo_i_empty_n : STD_LOGIC;
    signal dualInfeasUbRay_SVfifo_i_full_n : STD_LOGIC;
    signal dualInfeasUbRay_SVfifo_i_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal dualInfeasUbRay_SVfifo_i_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal dualInfeasUbRay_SVfifo_i_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal dualInfeasUbRay_SVfifo_i_empty_n : STD_LOGIC;
    signal dualInfeasConstr_SVfifo_i_full_n : STD_LOGIC;
    signal dualInfeasConstr_SVfifo_i_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal dualInfeasConstr_SVfifo_i_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal dualInfeasConstr_SVfifo_i_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal dualInfeasConstr_SVfifo_i_empty_n : STD_LOGIC;
    signal nCols_assign_c_full_n : STD_LOGIC;
    signal nCols_assign_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal nCols_assign_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_assign_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_assign_c_empty_n : STD_LOGIC;
    signal dualInfeasConstr_axpyfifo_i_full_n : STD_LOGIC;
    signal dualInfeasConstr_axpyfifo_i_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal dualInfeasConstr_axpyfifo_i_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal dualInfeasConstr_axpyfifo_i_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal dualInfeasConstr_axpyfifo_i_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_entry_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_entry_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_loadDDR_data_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_loadDDR_data_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_loadDDR_data_15_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_loadDDR_data_15_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_loadDDR_data_16_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_loadDDR_data_16_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_loadDDR_data_17_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_loadDDR_data_17_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_scale_and_twoNorm_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_scale_and_twoNorm_U0_ap_ready : STD_LOGIC;
    signal start_for_scaleVector_12_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_scaleVector_12_U0_full_n : STD_LOGIC;
    signal start_for_scaleVector_12_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_scaleVector_12_U0_empty_n : STD_LOGIC;
    signal start_for_scaleVector_13_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_scaleVector_13_U0_full_n : STD_LOGIC;
    signal start_for_scaleVector_13_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_scaleVector_13_U0_empty_n : STD_LOGIC;
    signal start_for_scaleVector_14_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_scaleVector_14_U0_full_n : STD_LOGIC;
    signal start_for_scaleVector_14_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_scaleVector_14_U0_empty_n : STD_LOGIC;
    signal start_for_scaleVector_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_scaleVector_U0_full_n : STD_LOGIC;
    signal start_for_scaleVector_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_scaleVector_U0_empty_n : STD_LOGIC;
    signal start_for_consumer_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_consumer_U0_full_n : STD_LOGIC;
    signal start_for_consumer_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_consumer_U0_empty_n : STD_LOGIC;
    signal start_for_axpy_2fused_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_axpy_2fused_U0_full_n : STD_LOGIC;
    signal start_for_axpy_2fused_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_axpy_2fused_U0_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Infeasi_Res_S2_entry_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        inverse_dScale : IN STD_LOGIC_VECTOR (63 downto 0);
        inverse_dScale_c_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        inverse_dScale_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inverse_dScale_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        inverse_dScale_c_full_n : IN STD_LOGIC;
        inverse_dScale_c_write : OUT STD_LOGIC;
        inverse_dScale_c5_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        inverse_dScale_c5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inverse_dScale_c5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        inverse_dScale_c5_full_n : IN STD_LOGIC;
        inverse_dScale_c5_write : OUT STD_LOGIC;
        inverse_dScale_c6_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        inverse_dScale_c6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inverse_dScale_c6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        inverse_dScale_c6_full_n : IN STD_LOGIC;
        inverse_dScale_c6_write : OUT STD_LOGIC;
        inverse_dScale_c7_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        inverse_dScale_c7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inverse_dScale_c7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        inverse_dScale_c7_full_n : IN STD_LOGIC;
        inverse_dScale_c7_write : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_loadDDR_data IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        y : IN STD_LOGIC_VECTOR (63 downto 0);
        dualInfeasRay_fifo_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        dualInfeasRay_fifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasRay_fifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasRay_fifo_i_full_n : IN STD_LOGIC;
        dualInfeasRay_fifo_i_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        nRows_assign_c1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        nRows_assign_c1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        nRows_assign_c1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        nRows_assign_c1_full_n : IN STD_LOGIC;
        nRows_assign_c1_write : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_loadDDR_data_15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem1_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_WREADY : IN STD_LOGIC;
        m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RVALID : IN STD_LOGIC;
        m_axi_gmem1_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem1_RLAST : IN STD_LOGIC;
        m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BVALID : IN STD_LOGIC;
        m_axi_gmem1_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        dSlackPos : IN STD_LOGIC_VECTOR (63 downto 0);
        dualInfeasLbRay_fifo_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        dualInfeasLbRay_fifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasLbRay_fifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasLbRay_fifo_i_full_n : IN STD_LOGIC;
        dualInfeasLbRay_fifo_i_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        nCols_assign_c4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        nCols_assign_c4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_c4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_c4_full_n : IN STD_LOGIC;
        nCols_assign_c4_write : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_loadDDR_data_16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem2_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_WREADY : IN STD_LOGIC;
        m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RVALID : IN STD_LOGIC;
        m_axi_gmem2_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem2_RLAST : IN STD_LOGIC;
        m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BVALID : IN STD_LOGIC;
        m_axi_gmem2_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        dSlackNeg : IN STD_LOGIC_VECTOR (63 downto 0);
        dualInfeasUbRay_fifo_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        dualInfeasUbRay_fifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasUbRay_fifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasUbRay_fifo_i_full_n : IN STD_LOGIC;
        dualInfeasUbRay_fifo_i_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        nCols_assign_c3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        nCols_assign_c3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_c3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_c3_full_n : IN STD_LOGIC;
        nCols_assign_c3_write : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_loadDDR_data_17 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem3_AWVALID : OUT STD_LOGIC;
        m_axi_gmem3_AWREADY : IN STD_LOGIC;
        m_axi_gmem3_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_WVALID : OUT STD_LOGIC;
        m_axi_gmem3_WREADY : IN STD_LOGIC;
        m_axi_gmem3_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem3_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_WLAST : OUT STD_LOGIC;
        m_axi_gmem3_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_ARVALID : OUT STD_LOGIC;
        m_axi_gmem3_ARREADY : IN STD_LOGIC;
        m_axi_gmem3_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RVALID : IN STD_LOGIC;
        m_axi_gmem3_RREADY : OUT STD_LOGIC;
        m_axi_gmem3_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem3_RLAST : IN STD_LOGIC;
        m_axi_gmem3_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem3_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_BVALID : IN STD_LOGIC;
        m_axi_gmem3_BREADY : OUT STD_LOGIC;
        m_axi_gmem3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        aty : IN STD_LOGIC_VECTOR (63 downto 0);
        dualInfeasConstr_fifo_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        dualInfeasConstr_fifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasConstr_fifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasConstr_fifo_i_full_n : IN STD_LOGIC;
        dualInfeasConstr_fifo_i_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        nCols_assign_c2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        nCols_assign_c2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_c2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_c2_full_n : IN STD_LOGIC;
        nCols_assign_c2_write : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_scaleVector_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        inverse_dScale_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        inverse_dScale_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inverse_dScale_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        inverse_dScale_empty_n : IN STD_LOGIC;
        inverse_dScale_read : OUT STD_LOGIC;
        dualInfeasRay_fifo_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        dualInfeasRay_fifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasRay_fifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasRay_fifo_i_empty_n : IN STD_LOGIC;
        dualInfeasRay_fifo_i_read : OUT STD_LOGIC;
        dualInfeasRay_SVfifo_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        dualInfeasRay_SVfifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasRay_SVfifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasRay_SVfifo_i_full_n : IN STD_LOGIC;
        dualInfeasRay_SVfifo_i_write : OUT STD_LOGIC;
        nRows_assign_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        nRows_assign_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        nRows_assign_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        nRows_assign_empty_n : IN STD_LOGIC;
        nRows_assign_read : OUT STD_LOGIC;
        nRows_assign_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        nRows_assign_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        nRows_assign_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        nRows_assign_c_full_n : IN STD_LOGIC;
        nRows_assign_c_write : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_scaleVector_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        inverse_dScale_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        inverse_dScale_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inverse_dScale_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        inverse_dScale_empty_n : IN STD_LOGIC;
        inverse_dScale_read : OUT STD_LOGIC;
        dualInfeasLbRay_fifo_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        dualInfeasLbRay_fifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasLbRay_fifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasLbRay_fifo_i_empty_n : IN STD_LOGIC;
        dualInfeasLbRay_fifo_i_read : OUT STD_LOGIC;
        dualInfeasLbRay_SVfifo_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        dualInfeasLbRay_SVfifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasLbRay_SVfifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasLbRay_SVfifo_i_full_n : IN STD_LOGIC;
        dualInfeasLbRay_SVfifo_i_write : OUT STD_LOGIC;
        nCols_assign_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        nCols_assign_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_empty_n : IN STD_LOGIC;
        nCols_assign_read : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_scaleVector_14 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inverse_dScale_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        inverse_dScale_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inverse_dScale_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        inverse_dScale_empty_n : IN STD_LOGIC;
        inverse_dScale_read : OUT STD_LOGIC;
        dualInfeasUbRay_fifo_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        dualInfeasUbRay_fifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasUbRay_fifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasUbRay_fifo_i_empty_n : IN STD_LOGIC;
        dualInfeasUbRay_fifo_i_read : OUT STD_LOGIC;
        dualInfeasUbRay_SVfifo_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        dualInfeasUbRay_SVfifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasUbRay_SVfifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasUbRay_SVfifo_i_full_n : IN STD_LOGIC;
        dualInfeasUbRay_SVfifo_i_write : OUT STD_LOGIC;
        nCols_assign_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        nCols_assign_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_empty_n : IN STD_LOGIC;
        nCols_assign_read : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_scaleVector IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inverse_dScale_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        inverse_dScale_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        inverse_dScale_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        inverse_dScale_empty_n : IN STD_LOGIC;
        inverse_dScale_read : OUT STD_LOGIC;
        dualInfeasConstr_fifo_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        dualInfeasConstr_fifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasConstr_fifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasConstr_fifo_i_empty_n : IN STD_LOGIC;
        dualInfeasConstr_fifo_i_read : OUT STD_LOGIC;
        dualInfeasConstr_SVfifo_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        dualInfeasConstr_SVfifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasConstr_SVfifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasConstr_SVfifo_i_full_n : IN STD_LOGIC;
        dualInfeasConstr_SVfifo_i_write : OUT STD_LOGIC;
        nCols_assign_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        nCols_assign_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_empty_n : IN STD_LOGIC;
        nCols_assign_read : OUT STD_LOGIC;
        nCols_assign_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        nCols_assign_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_c_full_n : IN STD_LOGIC;
        nCols_assign_c_write : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_consumer IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dualInfeasRay_SVfifo_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        dualInfeasRay_SVfifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasRay_SVfifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasRay_SVfifo_i_empty_n : IN STD_LOGIC;
        dualInfeasRay_SVfifo_i_read : OUT STD_LOGIC;
        nRows_assign_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        nRows_assign_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        nRows_assign_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        nRows_assign_empty_n : IN STD_LOGIC;
        nRows_assign_read : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_axpy_2fused IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dualInfeasConstr_SVfifo_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        dualInfeasConstr_SVfifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasConstr_SVfifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasConstr_SVfifo_i_empty_n : IN STD_LOGIC;
        dualInfeasConstr_SVfifo_i_read : OUT STD_LOGIC;
        dualInfeasLbRay_SVfifo_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        dualInfeasLbRay_SVfifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasLbRay_SVfifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasLbRay_SVfifo_i_empty_n : IN STD_LOGIC;
        dualInfeasLbRay_SVfifo_i_read : OUT STD_LOGIC;
        dualInfeasUbRay_SVfifo_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        dualInfeasUbRay_SVfifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasUbRay_SVfifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasUbRay_SVfifo_i_empty_n : IN STD_LOGIC;
        dualInfeasUbRay_SVfifo_i_read : OUT STD_LOGIC;
        dualInfeasConstr_axpyfifo_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        dualInfeasConstr_axpyfifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasConstr_axpyfifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasConstr_axpyfifo_i_full_n : IN STD_LOGIC;
        dualInfeasConstr_axpyfifo_i_write : OUT STD_LOGIC;
        nCols_assign_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        nCols_assign_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_empty_n : IN STD_LOGIC;
        nCols_assign_read : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_scale_and_twoNorm IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem4_AWVALID : OUT STD_LOGIC;
        m_axi_gmem4_AWREADY : IN STD_LOGIC;
        m_axi_gmem4_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem4_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem4_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem4_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem4_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_WVALID : OUT STD_LOGIC;
        m_axi_gmem4_WREADY : IN STD_LOGIC;
        m_axi_gmem4_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem4_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem4_WLAST : OUT STD_LOGIC;
        m_axi_gmem4_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_ARVALID : OUT STD_LOGIC;
        m_axi_gmem4_ARREADY : IN STD_LOGIC;
        m_axi_gmem4_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem4_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem4_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem4_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem4_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_RVALID : IN STD_LOGIC;
        m_axi_gmem4_RREADY : OUT STD_LOGIC;
        m_axi_gmem4_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem4_RLAST : IN STD_LOGIC;
        m_axi_gmem4_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem4_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_BVALID : IN STD_LOGIC;
        m_axi_gmem4_BREADY : OUT STD_LOGIC;
        m_axi_gmem4_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        colScale0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dualInfeasConstr_axpyfifo_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        dualInfeasConstr_axpyfifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasConstr_axpyfifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dualInfeasConstr_axpyfifo_i_empty_n : IN STD_LOGIC;
        dualInfeasConstr_axpyfifo_i_read : OUT STD_LOGIC;
        dPrimalInfeasRes_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        dPrimalInfeasRes_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dPrimalInfeasRes_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dPrimalInfeasRes_full_n : IN STD_LOGIC;
        dPrimalInfeasRes_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ifScaled : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Infeasi_Res_S2_fifo_w64_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_fifo_w512_d2_S_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (511 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (511 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_fifo_w32_d2_S_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_fifo_w512_d3_S_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (511 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (511 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_start_for_scaleVector_12_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_start_for_scaleVector_13_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_start_for_scaleVector_14_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_start_for_scaleVector_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_start_for_consumer_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_start_for_axpy_2fused_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    entry_proc_U0 : component Infeasi_Res_S2_entry_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => entry_proc_U0_ap_start,
        start_full_n => entry_proc_U0_start_full_n,
        ap_done => entry_proc_U0_ap_done,
        ap_continue => entry_proc_U0_ap_continue,
        ap_idle => entry_proc_U0_ap_idle,
        ap_ready => entry_proc_U0_ap_ready,
        start_out => entry_proc_U0_start_out,
        start_write => entry_proc_U0_start_write,
        inverse_dScale => inverse_dScale,
        inverse_dScale_c_din => entry_proc_U0_inverse_dScale_c_din,
        inverse_dScale_c_num_data_valid => inverse_dScale_c_num_data_valid,
        inverse_dScale_c_fifo_cap => inverse_dScale_c_fifo_cap,
        inverse_dScale_c_full_n => inverse_dScale_c_full_n,
        inverse_dScale_c_write => entry_proc_U0_inverse_dScale_c_write,
        inverse_dScale_c5_din => entry_proc_U0_inverse_dScale_c5_din,
        inverse_dScale_c5_num_data_valid => inverse_dScale_c5_num_data_valid,
        inverse_dScale_c5_fifo_cap => inverse_dScale_c5_fifo_cap,
        inverse_dScale_c5_full_n => inverse_dScale_c5_full_n,
        inverse_dScale_c5_write => entry_proc_U0_inverse_dScale_c5_write,
        inverse_dScale_c6_din => entry_proc_U0_inverse_dScale_c6_din,
        inverse_dScale_c6_num_data_valid => inverse_dScale_c6_num_data_valid,
        inverse_dScale_c6_fifo_cap => inverse_dScale_c6_fifo_cap,
        inverse_dScale_c6_full_n => inverse_dScale_c6_full_n,
        inverse_dScale_c6_write => entry_proc_U0_inverse_dScale_c6_write,
        inverse_dScale_c7_din => entry_proc_U0_inverse_dScale_c7_din,
        inverse_dScale_c7_num_data_valid => inverse_dScale_c7_num_data_valid,
        inverse_dScale_c7_fifo_cap => inverse_dScale_c7_fifo_cap,
        inverse_dScale_c7_full_n => inverse_dScale_c7_full_n,
        inverse_dScale_c7_write => entry_proc_U0_inverse_dScale_c7_write);

    loadDDR_data_U0 : component Infeasi_Res_S2_loadDDR_data
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => loadDDR_data_U0_ap_start,
        ap_done => loadDDR_data_U0_ap_done,
        ap_continue => loadDDR_data_U0_ap_continue,
        ap_idle => loadDDR_data_U0_ap_idle,
        ap_ready => loadDDR_data_U0_ap_ready,
        m_axi_gmem0_AWVALID => loadDDR_data_U0_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_AWADDR => loadDDR_data_U0_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => loadDDR_data_U0_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => loadDDR_data_U0_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => loadDDR_data_U0_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => loadDDR_data_U0_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => loadDDR_data_U0_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => loadDDR_data_U0_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => loadDDR_data_U0_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => loadDDR_data_U0_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => loadDDR_data_U0_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => loadDDR_data_U0_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => loadDDR_data_U0_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => ap_const_logic_0,
        m_axi_gmem0_WDATA => loadDDR_data_U0_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => loadDDR_data_U0_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => loadDDR_data_U0_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => loadDDR_data_U0_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => loadDDR_data_U0_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => loadDDR_data_U0_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR => loadDDR_data_U0_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => loadDDR_data_U0_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => loadDDR_data_U0_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => loadDDR_data_U0_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => loadDDR_data_U0_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => loadDDR_data_U0_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => loadDDR_data_U0_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => loadDDR_data_U0_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => loadDDR_data_U0_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => loadDDR_data_U0_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => loadDDR_data_U0_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY => loadDDR_data_U0_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST => m_axi_gmem0_RLAST,
        m_axi_gmem0_RID => m_axi_gmem0_RID,
        m_axi_gmem0_RFIFONUM => m_axi_gmem0_RFIFONUM,
        m_axi_gmem0_RUSER => m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP => m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID => ap_const_logic_0,
        m_axi_gmem0_BREADY => loadDDR_data_U0_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_BID => ap_const_lv1_0,
        m_axi_gmem0_BUSER => ap_const_lv1_0,
        y => y,
        dualInfeasRay_fifo_i_din => loadDDR_data_U0_dualInfeasRay_fifo_i_din,
        dualInfeasRay_fifo_i_num_data_valid => dualInfeasRay_fifo_i_num_data_valid,
        dualInfeasRay_fifo_i_fifo_cap => dualInfeasRay_fifo_i_fifo_cap,
        dualInfeasRay_fifo_i_full_n => dualInfeasRay_fifo_i_full_n,
        dualInfeasRay_fifo_i_write => loadDDR_data_U0_dualInfeasRay_fifo_i_write,
        p_read => p_read,
        nRows_assign_c1_din => loadDDR_data_U0_nRows_assign_c1_din,
        nRows_assign_c1_num_data_valid => nRows_assign_c1_num_data_valid,
        nRows_assign_c1_fifo_cap => nRows_assign_c1_fifo_cap,
        nRows_assign_c1_full_n => nRows_assign_c1_full_n,
        nRows_assign_c1_write => loadDDR_data_U0_nRows_assign_c1_write);

    loadDDR_data_15_U0 : component Infeasi_Res_S2_loadDDR_data_15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => loadDDR_data_15_U0_ap_start,
        ap_done => loadDDR_data_15_U0_ap_done,
        ap_continue => loadDDR_data_15_U0_ap_continue,
        ap_idle => loadDDR_data_15_U0_ap_idle,
        ap_ready => loadDDR_data_15_U0_ap_ready,
        m_axi_gmem1_AWVALID => loadDDR_data_15_U0_m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY => ap_const_logic_0,
        m_axi_gmem1_AWADDR => loadDDR_data_15_U0_m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID => loadDDR_data_15_U0_m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN => loadDDR_data_15_U0_m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE => loadDDR_data_15_U0_m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST => loadDDR_data_15_U0_m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK => loadDDR_data_15_U0_m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE => loadDDR_data_15_U0_m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT => loadDDR_data_15_U0_m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS => loadDDR_data_15_U0_m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION => loadDDR_data_15_U0_m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER => loadDDR_data_15_U0_m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID => loadDDR_data_15_U0_m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY => ap_const_logic_0,
        m_axi_gmem1_WDATA => loadDDR_data_15_U0_m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB => loadDDR_data_15_U0_m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST => loadDDR_data_15_U0_m_axi_gmem1_WLAST,
        m_axi_gmem1_WID => loadDDR_data_15_U0_m_axi_gmem1_WID,
        m_axi_gmem1_WUSER => loadDDR_data_15_U0_m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID => loadDDR_data_15_U0_m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR => loadDDR_data_15_U0_m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID => loadDDR_data_15_U0_m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN => loadDDR_data_15_U0_m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE => loadDDR_data_15_U0_m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST => loadDDR_data_15_U0_m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK => loadDDR_data_15_U0_m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE => loadDDR_data_15_U0_m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT => loadDDR_data_15_U0_m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS => loadDDR_data_15_U0_m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION => loadDDR_data_15_U0_m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER => loadDDR_data_15_U0_m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY => loadDDR_data_15_U0_m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA => m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST => m_axi_gmem1_RLAST,
        m_axi_gmem1_RID => m_axi_gmem1_RID,
        m_axi_gmem1_RFIFONUM => m_axi_gmem1_RFIFONUM,
        m_axi_gmem1_RUSER => m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP => m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID => ap_const_logic_0,
        m_axi_gmem1_BREADY => loadDDR_data_15_U0_m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP => ap_const_lv2_0,
        m_axi_gmem1_BID => ap_const_lv1_0,
        m_axi_gmem1_BUSER => ap_const_lv1_0,
        dSlackPos => dSlackPos,
        dualInfeasLbRay_fifo_i_din => loadDDR_data_15_U0_dualInfeasLbRay_fifo_i_din,
        dualInfeasLbRay_fifo_i_num_data_valid => dualInfeasLbRay_fifo_i_num_data_valid,
        dualInfeasLbRay_fifo_i_fifo_cap => dualInfeasLbRay_fifo_i_fifo_cap,
        dualInfeasLbRay_fifo_i_full_n => dualInfeasLbRay_fifo_i_full_n,
        dualInfeasLbRay_fifo_i_write => loadDDR_data_15_U0_dualInfeasLbRay_fifo_i_write,
        p_read => p_read1,
        nCols_assign_c4_din => loadDDR_data_15_U0_nCols_assign_c4_din,
        nCols_assign_c4_num_data_valid => nCols_assign_c4_num_data_valid,
        nCols_assign_c4_fifo_cap => nCols_assign_c4_fifo_cap,
        nCols_assign_c4_full_n => nCols_assign_c4_full_n,
        nCols_assign_c4_write => loadDDR_data_15_U0_nCols_assign_c4_write);

    loadDDR_data_16_U0 : component Infeasi_Res_S2_loadDDR_data_16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => loadDDR_data_16_U0_ap_start,
        ap_done => loadDDR_data_16_U0_ap_done,
        ap_continue => loadDDR_data_16_U0_ap_continue,
        ap_idle => loadDDR_data_16_U0_ap_idle,
        ap_ready => loadDDR_data_16_U0_ap_ready,
        m_axi_gmem2_AWVALID => loadDDR_data_16_U0_m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY => ap_const_logic_0,
        m_axi_gmem2_AWADDR => loadDDR_data_16_U0_m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID => loadDDR_data_16_U0_m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN => loadDDR_data_16_U0_m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE => loadDDR_data_16_U0_m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST => loadDDR_data_16_U0_m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK => loadDDR_data_16_U0_m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE => loadDDR_data_16_U0_m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT => loadDDR_data_16_U0_m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS => loadDDR_data_16_U0_m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION => loadDDR_data_16_U0_m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER => loadDDR_data_16_U0_m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID => loadDDR_data_16_U0_m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY => ap_const_logic_0,
        m_axi_gmem2_WDATA => loadDDR_data_16_U0_m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB => loadDDR_data_16_U0_m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST => loadDDR_data_16_U0_m_axi_gmem2_WLAST,
        m_axi_gmem2_WID => loadDDR_data_16_U0_m_axi_gmem2_WID,
        m_axi_gmem2_WUSER => loadDDR_data_16_U0_m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID => loadDDR_data_16_U0_m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY => m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR => loadDDR_data_16_U0_m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID => loadDDR_data_16_U0_m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN => loadDDR_data_16_U0_m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE => loadDDR_data_16_U0_m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST => loadDDR_data_16_U0_m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK => loadDDR_data_16_U0_m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE => loadDDR_data_16_U0_m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT => loadDDR_data_16_U0_m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS => loadDDR_data_16_U0_m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION => loadDDR_data_16_U0_m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER => loadDDR_data_16_U0_m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID => m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY => loadDDR_data_16_U0_m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA => m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST => m_axi_gmem2_RLAST,
        m_axi_gmem2_RID => m_axi_gmem2_RID,
        m_axi_gmem2_RFIFONUM => m_axi_gmem2_RFIFONUM,
        m_axi_gmem2_RUSER => m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP => m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID => ap_const_logic_0,
        m_axi_gmem2_BREADY => loadDDR_data_16_U0_m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP => ap_const_lv2_0,
        m_axi_gmem2_BID => ap_const_lv1_0,
        m_axi_gmem2_BUSER => ap_const_lv1_0,
        dSlackNeg => dSlackNeg,
        dualInfeasUbRay_fifo_i_din => loadDDR_data_16_U0_dualInfeasUbRay_fifo_i_din,
        dualInfeasUbRay_fifo_i_num_data_valid => dualInfeasUbRay_fifo_i_num_data_valid,
        dualInfeasUbRay_fifo_i_fifo_cap => dualInfeasUbRay_fifo_i_fifo_cap,
        dualInfeasUbRay_fifo_i_full_n => dualInfeasUbRay_fifo_i_full_n,
        dualInfeasUbRay_fifo_i_write => loadDDR_data_16_U0_dualInfeasUbRay_fifo_i_write,
        p_read => p_read1,
        nCols_assign_c3_din => loadDDR_data_16_U0_nCols_assign_c3_din,
        nCols_assign_c3_num_data_valid => nCols_assign_c3_num_data_valid,
        nCols_assign_c3_fifo_cap => nCols_assign_c3_fifo_cap,
        nCols_assign_c3_full_n => nCols_assign_c3_full_n,
        nCols_assign_c3_write => loadDDR_data_16_U0_nCols_assign_c3_write);

    loadDDR_data_17_U0 : component Infeasi_Res_S2_loadDDR_data_17
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => loadDDR_data_17_U0_ap_start,
        ap_done => loadDDR_data_17_U0_ap_done,
        ap_continue => loadDDR_data_17_U0_ap_continue,
        ap_idle => loadDDR_data_17_U0_ap_idle,
        ap_ready => loadDDR_data_17_U0_ap_ready,
        m_axi_gmem3_AWVALID => loadDDR_data_17_U0_m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY => ap_const_logic_0,
        m_axi_gmem3_AWADDR => loadDDR_data_17_U0_m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID => loadDDR_data_17_U0_m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN => loadDDR_data_17_U0_m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE => loadDDR_data_17_U0_m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST => loadDDR_data_17_U0_m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK => loadDDR_data_17_U0_m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE => loadDDR_data_17_U0_m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT => loadDDR_data_17_U0_m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS => loadDDR_data_17_U0_m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION => loadDDR_data_17_U0_m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER => loadDDR_data_17_U0_m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID => loadDDR_data_17_U0_m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY => ap_const_logic_0,
        m_axi_gmem3_WDATA => loadDDR_data_17_U0_m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB => loadDDR_data_17_U0_m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST => loadDDR_data_17_U0_m_axi_gmem3_WLAST,
        m_axi_gmem3_WID => loadDDR_data_17_U0_m_axi_gmem3_WID,
        m_axi_gmem3_WUSER => loadDDR_data_17_U0_m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID => loadDDR_data_17_U0_m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY => m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR => loadDDR_data_17_U0_m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID => loadDDR_data_17_U0_m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN => loadDDR_data_17_U0_m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE => loadDDR_data_17_U0_m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST => loadDDR_data_17_U0_m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK => loadDDR_data_17_U0_m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE => loadDDR_data_17_U0_m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT => loadDDR_data_17_U0_m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS => loadDDR_data_17_U0_m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION => loadDDR_data_17_U0_m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER => loadDDR_data_17_U0_m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID => m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY => loadDDR_data_17_U0_m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA => m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST => m_axi_gmem3_RLAST,
        m_axi_gmem3_RID => m_axi_gmem3_RID,
        m_axi_gmem3_RFIFONUM => m_axi_gmem3_RFIFONUM,
        m_axi_gmem3_RUSER => m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP => m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID => ap_const_logic_0,
        m_axi_gmem3_BREADY => loadDDR_data_17_U0_m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP => ap_const_lv2_0,
        m_axi_gmem3_BID => ap_const_lv1_0,
        m_axi_gmem3_BUSER => ap_const_lv1_0,
        aty => aty,
        dualInfeasConstr_fifo_i_din => loadDDR_data_17_U0_dualInfeasConstr_fifo_i_din,
        dualInfeasConstr_fifo_i_num_data_valid => dualInfeasConstr_fifo_i_num_data_valid,
        dualInfeasConstr_fifo_i_fifo_cap => dualInfeasConstr_fifo_i_fifo_cap,
        dualInfeasConstr_fifo_i_full_n => dualInfeasConstr_fifo_i_full_n,
        dualInfeasConstr_fifo_i_write => loadDDR_data_17_U0_dualInfeasConstr_fifo_i_write,
        p_read => p_read1,
        nCols_assign_c2_din => loadDDR_data_17_U0_nCols_assign_c2_din,
        nCols_assign_c2_num_data_valid => nCols_assign_c2_num_data_valid,
        nCols_assign_c2_fifo_cap => nCols_assign_c2_fifo_cap,
        nCols_assign_c2_full_n => nCols_assign_c2_full_n,
        nCols_assign_c2_write => loadDDR_data_17_U0_nCols_assign_c2_write);

    scaleVector_12_U0 : component Infeasi_Res_S2_scaleVector_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => scaleVector_12_U0_ap_start,
        start_full_n => start_for_consumer_U0_full_n,
        ap_done => scaleVector_12_U0_ap_done,
        ap_continue => scaleVector_12_U0_ap_continue,
        ap_idle => scaleVector_12_U0_ap_idle,
        ap_ready => scaleVector_12_U0_ap_ready,
        start_out => scaleVector_12_U0_start_out,
        start_write => scaleVector_12_U0_start_write,
        inverse_dScale_dout => inverse_dScale_c7_dout,
        inverse_dScale_num_data_valid => inverse_dScale_c7_num_data_valid,
        inverse_dScale_fifo_cap => inverse_dScale_c7_fifo_cap,
        inverse_dScale_empty_n => inverse_dScale_c7_empty_n,
        inverse_dScale_read => scaleVector_12_U0_inverse_dScale_read,
        dualInfeasRay_fifo_i_dout => dualInfeasRay_fifo_i_dout,
        dualInfeasRay_fifo_i_num_data_valid => dualInfeasRay_fifo_i_num_data_valid,
        dualInfeasRay_fifo_i_fifo_cap => dualInfeasRay_fifo_i_fifo_cap,
        dualInfeasRay_fifo_i_empty_n => dualInfeasRay_fifo_i_empty_n,
        dualInfeasRay_fifo_i_read => scaleVector_12_U0_dualInfeasRay_fifo_i_read,
        dualInfeasRay_SVfifo_i_din => scaleVector_12_U0_dualInfeasRay_SVfifo_i_din,
        dualInfeasRay_SVfifo_i_num_data_valid => dualInfeasRay_SVfifo_i_num_data_valid,
        dualInfeasRay_SVfifo_i_fifo_cap => dualInfeasRay_SVfifo_i_fifo_cap,
        dualInfeasRay_SVfifo_i_full_n => dualInfeasRay_SVfifo_i_full_n,
        dualInfeasRay_SVfifo_i_write => scaleVector_12_U0_dualInfeasRay_SVfifo_i_write,
        nRows_assign_dout => nRows_assign_c1_dout,
        nRows_assign_num_data_valid => nRows_assign_c1_num_data_valid,
        nRows_assign_fifo_cap => nRows_assign_c1_fifo_cap,
        nRows_assign_empty_n => nRows_assign_c1_empty_n,
        nRows_assign_read => scaleVector_12_U0_nRows_assign_read,
        nRows_assign_c_din => scaleVector_12_U0_nRows_assign_c_din,
        nRows_assign_c_num_data_valid => nRows_assign_c_num_data_valid,
        nRows_assign_c_fifo_cap => nRows_assign_c_fifo_cap,
        nRows_assign_c_full_n => nRows_assign_c_full_n,
        nRows_assign_c_write => scaleVector_12_U0_nRows_assign_c_write);

    scaleVector_13_U0 : component Infeasi_Res_S2_scaleVector_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => scaleVector_13_U0_ap_start,
        start_full_n => start_for_axpy_2fused_U0_full_n,
        ap_done => scaleVector_13_U0_ap_done,
        ap_continue => scaleVector_13_U0_ap_continue,
        ap_idle => scaleVector_13_U0_ap_idle,
        ap_ready => scaleVector_13_U0_ap_ready,
        start_out => scaleVector_13_U0_start_out,
        start_write => scaleVector_13_U0_start_write,
        inverse_dScale_dout => inverse_dScale_c6_dout,
        inverse_dScale_num_data_valid => inverse_dScale_c6_num_data_valid,
        inverse_dScale_fifo_cap => inverse_dScale_c6_fifo_cap,
        inverse_dScale_empty_n => inverse_dScale_c6_empty_n,
        inverse_dScale_read => scaleVector_13_U0_inverse_dScale_read,
        dualInfeasLbRay_fifo_i_dout => dualInfeasLbRay_fifo_i_dout,
        dualInfeasLbRay_fifo_i_num_data_valid => dualInfeasLbRay_fifo_i_num_data_valid,
        dualInfeasLbRay_fifo_i_fifo_cap => dualInfeasLbRay_fifo_i_fifo_cap,
        dualInfeasLbRay_fifo_i_empty_n => dualInfeasLbRay_fifo_i_empty_n,
        dualInfeasLbRay_fifo_i_read => scaleVector_13_U0_dualInfeasLbRay_fifo_i_read,
        dualInfeasLbRay_SVfifo_i_din => scaleVector_13_U0_dualInfeasLbRay_SVfifo_i_din,
        dualInfeasLbRay_SVfifo_i_num_data_valid => dualInfeasLbRay_SVfifo_i_num_data_valid,
        dualInfeasLbRay_SVfifo_i_fifo_cap => dualInfeasLbRay_SVfifo_i_fifo_cap,
        dualInfeasLbRay_SVfifo_i_full_n => dualInfeasLbRay_SVfifo_i_full_n,
        dualInfeasLbRay_SVfifo_i_write => scaleVector_13_U0_dualInfeasLbRay_SVfifo_i_write,
        nCols_assign_dout => nCols_assign_c4_dout,
        nCols_assign_num_data_valid => nCols_assign_c4_num_data_valid,
        nCols_assign_fifo_cap => nCols_assign_c4_fifo_cap,
        nCols_assign_empty_n => nCols_assign_c4_empty_n,
        nCols_assign_read => scaleVector_13_U0_nCols_assign_read);

    scaleVector_14_U0 : component Infeasi_Res_S2_scaleVector_14
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => scaleVector_14_U0_ap_start,
        ap_done => scaleVector_14_U0_ap_done,
        ap_continue => scaleVector_14_U0_ap_continue,
        ap_idle => scaleVector_14_U0_ap_idle,
        ap_ready => scaleVector_14_U0_ap_ready,
        inverse_dScale_dout => inverse_dScale_c5_dout,
        inverse_dScale_num_data_valid => inverse_dScale_c5_num_data_valid,
        inverse_dScale_fifo_cap => inverse_dScale_c5_fifo_cap,
        inverse_dScale_empty_n => inverse_dScale_c5_empty_n,
        inverse_dScale_read => scaleVector_14_U0_inverse_dScale_read,
        dualInfeasUbRay_fifo_i_dout => dualInfeasUbRay_fifo_i_dout,
        dualInfeasUbRay_fifo_i_num_data_valid => dualInfeasUbRay_fifo_i_num_data_valid,
        dualInfeasUbRay_fifo_i_fifo_cap => dualInfeasUbRay_fifo_i_fifo_cap,
        dualInfeasUbRay_fifo_i_empty_n => dualInfeasUbRay_fifo_i_empty_n,
        dualInfeasUbRay_fifo_i_read => scaleVector_14_U0_dualInfeasUbRay_fifo_i_read,
        dualInfeasUbRay_SVfifo_i_din => scaleVector_14_U0_dualInfeasUbRay_SVfifo_i_din,
        dualInfeasUbRay_SVfifo_i_num_data_valid => dualInfeasUbRay_SVfifo_i_num_data_valid,
        dualInfeasUbRay_SVfifo_i_fifo_cap => dualInfeasUbRay_SVfifo_i_fifo_cap,
        dualInfeasUbRay_SVfifo_i_full_n => dualInfeasUbRay_SVfifo_i_full_n,
        dualInfeasUbRay_SVfifo_i_write => scaleVector_14_U0_dualInfeasUbRay_SVfifo_i_write,
        nCols_assign_dout => nCols_assign_c3_dout,
        nCols_assign_num_data_valid => nCols_assign_c3_num_data_valid,
        nCols_assign_fifo_cap => nCols_assign_c3_fifo_cap,
        nCols_assign_empty_n => nCols_assign_c3_empty_n,
        nCols_assign_read => scaleVector_14_U0_nCols_assign_read);

    scaleVector_U0 : component Infeasi_Res_S2_scaleVector
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => scaleVector_U0_ap_start,
        ap_done => scaleVector_U0_ap_done,
        ap_continue => scaleVector_U0_ap_continue,
        ap_idle => scaleVector_U0_ap_idle,
        ap_ready => scaleVector_U0_ap_ready,
        inverse_dScale_dout => inverse_dScale_c_dout,
        inverse_dScale_num_data_valid => inverse_dScale_c_num_data_valid,
        inverse_dScale_fifo_cap => inverse_dScale_c_fifo_cap,
        inverse_dScale_empty_n => inverse_dScale_c_empty_n,
        inverse_dScale_read => scaleVector_U0_inverse_dScale_read,
        dualInfeasConstr_fifo_i_dout => dualInfeasConstr_fifo_i_dout,
        dualInfeasConstr_fifo_i_num_data_valid => dualInfeasConstr_fifo_i_num_data_valid,
        dualInfeasConstr_fifo_i_fifo_cap => dualInfeasConstr_fifo_i_fifo_cap,
        dualInfeasConstr_fifo_i_empty_n => dualInfeasConstr_fifo_i_empty_n,
        dualInfeasConstr_fifo_i_read => scaleVector_U0_dualInfeasConstr_fifo_i_read,
        dualInfeasConstr_SVfifo_i_din => scaleVector_U0_dualInfeasConstr_SVfifo_i_din,
        dualInfeasConstr_SVfifo_i_num_data_valid => dualInfeasConstr_SVfifo_i_num_data_valid,
        dualInfeasConstr_SVfifo_i_fifo_cap => dualInfeasConstr_SVfifo_i_fifo_cap,
        dualInfeasConstr_SVfifo_i_full_n => dualInfeasConstr_SVfifo_i_full_n,
        dualInfeasConstr_SVfifo_i_write => scaleVector_U0_dualInfeasConstr_SVfifo_i_write,
        nCols_assign_dout => nCols_assign_c2_dout,
        nCols_assign_num_data_valid => nCols_assign_c2_num_data_valid,
        nCols_assign_fifo_cap => nCols_assign_c2_fifo_cap,
        nCols_assign_empty_n => nCols_assign_c2_empty_n,
        nCols_assign_read => scaleVector_U0_nCols_assign_read,
        nCols_assign_c_din => scaleVector_U0_nCols_assign_c_din,
        nCols_assign_c_num_data_valid => nCols_assign_c_num_data_valid,
        nCols_assign_c_fifo_cap => nCols_assign_c_fifo_cap,
        nCols_assign_c_full_n => nCols_assign_c_full_n,
        nCols_assign_c_write => scaleVector_U0_nCols_assign_c_write);

    consumer_U0 : component Infeasi_Res_S2_consumer
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => consumer_U0_ap_start,
        ap_done => consumer_U0_ap_done,
        ap_continue => consumer_U0_ap_continue,
        ap_idle => consumer_U0_ap_idle,
        ap_ready => consumer_U0_ap_ready,
        dualInfeasRay_SVfifo_i_dout => dualInfeasRay_SVfifo_i_dout,
        dualInfeasRay_SVfifo_i_num_data_valid => dualInfeasRay_SVfifo_i_num_data_valid,
        dualInfeasRay_SVfifo_i_fifo_cap => dualInfeasRay_SVfifo_i_fifo_cap,
        dualInfeasRay_SVfifo_i_empty_n => dualInfeasRay_SVfifo_i_empty_n,
        dualInfeasRay_SVfifo_i_read => consumer_U0_dualInfeasRay_SVfifo_i_read,
        nRows_assign_dout => nRows_assign_c_dout,
        nRows_assign_num_data_valid => nRows_assign_c_num_data_valid,
        nRows_assign_fifo_cap => nRows_assign_c_fifo_cap,
        nRows_assign_empty_n => nRows_assign_c_empty_n,
        nRows_assign_read => consumer_U0_nRows_assign_read);

    axpy_2fused_U0 : component Infeasi_Res_S2_axpy_2fused
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => axpy_2fused_U0_ap_start,
        ap_done => axpy_2fused_U0_ap_done,
        ap_continue => axpy_2fused_U0_ap_continue,
        ap_idle => axpy_2fused_U0_ap_idle,
        ap_ready => axpy_2fused_U0_ap_ready,
        dualInfeasConstr_SVfifo_i_dout => dualInfeasConstr_SVfifo_i_dout,
        dualInfeasConstr_SVfifo_i_num_data_valid => dualInfeasConstr_SVfifo_i_num_data_valid,
        dualInfeasConstr_SVfifo_i_fifo_cap => dualInfeasConstr_SVfifo_i_fifo_cap,
        dualInfeasConstr_SVfifo_i_empty_n => dualInfeasConstr_SVfifo_i_empty_n,
        dualInfeasConstr_SVfifo_i_read => axpy_2fused_U0_dualInfeasConstr_SVfifo_i_read,
        dualInfeasLbRay_SVfifo_i_dout => dualInfeasLbRay_SVfifo_i_dout,
        dualInfeasLbRay_SVfifo_i_num_data_valid => dualInfeasLbRay_SVfifo_i_num_data_valid,
        dualInfeasLbRay_SVfifo_i_fifo_cap => dualInfeasLbRay_SVfifo_i_fifo_cap,
        dualInfeasLbRay_SVfifo_i_empty_n => dualInfeasLbRay_SVfifo_i_empty_n,
        dualInfeasLbRay_SVfifo_i_read => axpy_2fused_U0_dualInfeasLbRay_SVfifo_i_read,
        dualInfeasUbRay_SVfifo_i_dout => dualInfeasUbRay_SVfifo_i_dout,
        dualInfeasUbRay_SVfifo_i_num_data_valid => dualInfeasUbRay_SVfifo_i_num_data_valid,
        dualInfeasUbRay_SVfifo_i_fifo_cap => dualInfeasUbRay_SVfifo_i_fifo_cap,
        dualInfeasUbRay_SVfifo_i_empty_n => dualInfeasUbRay_SVfifo_i_empty_n,
        dualInfeasUbRay_SVfifo_i_read => axpy_2fused_U0_dualInfeasUbRay_SVfifo_i_read,
        dualInfeasConstr_axpyfifo_i_din => axpy_2fused_U0_dualInfeasConstr_axpyfifo_i_din,
        dualInfeasConstr_axpyfifo_i_num_data_valid => dualInfeasConstr_axpyfifo_i_num_data_valid,
        dualInfeasConstr_axpyfifo_i_fifo_cap => dualInfeasConstr_axpyfifo_i_fifo_cap,
        dualInfeasConstr_axpyfifo_i_full_n => dualInfeasConstr_axpyfifo_i_full_n,
        dualInfeasConstr_axpyfifo_i_write => axpy_2fused_U0_dualInfeasConstr_axpyfifo_i_write,
        nCols_assign_dout => nCols_assign_c_dout,
        nCols_assign_num_data_valid => nCols_assign_c_num_data_valid,
        nCols_assign_fifo_cap => nCols_assign_c_fifo_cap,
        nCols_assign_empty_n => nCols_assign_c_empty_n,
        nCols_assign_read => axpy_2fused_U0_nCols_assign_read);

    scale_and_twoNorm_U0 : component Infeasi_Res_S2_scale_and_twoNorm
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => scale_and_twoNorm_U0_ap_start,
        ap_done => scale_and_twoNorm_U0_ap_done,
        ap_continue => scale_and_twoNorm_U0_ap_continue,
        ap_idle => scale_and_twoNorm_U0_ap_idle,
        ap_ready => scale_and_twoNorm_U0_ap_ready,
        m_axi_gmem4_AWVALID => scale_and_twoNorm_U0_m_axi_gmem4_AWVALID,
        m_axi_gmem4_AWREADY => ap_const_logic_0,
        m_axi_gmem4_AWADDR => scale_and_twoNorm_U0_m_axi_gmem4_AWADDR,
        m_axi_gmem4_AWID => scale_and_twoNorm_U0_m_axi_gmem4_AWID,
        m_axi_gmem4_AWLEN => scale_and_twoNorm_U0_m_axi_gmem4_AWLEN,
        m_axi_gmem4_AWSIZE => scale_and_twoNorm_U0_m_axi_gmem4_AWSIZE,
        m_axi_gmem4_AWBURST => scale_and_twoNorm_U0_m_axi_gmem4_AWBURST,
        m_axi_gmem4_AWLOCK => scale_and_twoNorm_U0_m_axi_gmem4_AWLOCK,
        m_axi_gmem4_AWCACHE => scale_and_twoNorm_U0_m_axi_gmem4_AWCACHE,
        m_axi_gmem4_AWPROT => scale_and_twoNorm_U0_m_axi_gmem4_AWPROT,
        m_axi_gmem4_AWQOS => scale_and_twoNorm_U0_m_axi_gmem4_AWQOS,
        m_axi_gmem4_AWREGION => scale_and_twoNorm_U0_m_axi_gmem4_AWREGION,
        m_axi_gmem4_AWUSER => scale_and_twoNorm_U0_m_axi_gmem4_AWUSER,
        m_axi_gmem4_WVALID => scale_and_twoNorm_U0_m_axi_gmem4_WVALID,
        m_axi_gmem4_WREADY => ap_const_logic_0,
        m_axi_gmem4_WDATA => scale_and_twoNorm_U0_m_axi_gmem4_WDATA,
        m_axi_gmem4_WSTRB => scale_and_twoNorm_U0_m_axi_gmem4_WSTRB,
        m_axi_gmem4_WLAST => scale_and_twoNorm_U0_m_axi_gmem4_WLAST,
        m_axi_gmem4_WID => scale_and_twoNorm_U0_m_axi_gmem4_WID,
        m_axi_gmem4_WUSER => scale_and_twoNorm_U0_m_axi_gmem4_WUSER,
        m_axi_gmem4_ARVALID => scale_and_twoNorm_U0_m_axi_gmem4_ARVALID,
        m_axi_gmem4_ARREADY => m_axi_gmem4_ARREADY,
        m_axi_gmem4_ARADDR => scale_and_twoNorm_U0_m_axi_gmem4_ARADDR,
        m_axi_gmem4_ARID => scale_and_twoNorm_U0_m_axi_gmem4_ARID,
        m_axi_gmem4_ARLEN => scale_and_twoNorm_U0_m_axi_gmem4_ARLEN,
        m_axi_gmem4_ARSIZE => scale_and_twoNorm_U0_m_axi_gmem4_ARSIZE,
        m_axi_gmem4_ARBURST => scale_and_twoNorm_U0_m_axi_gmem4_ARBURST,
        m_axi_gmem4_ARLOCK => scale_and_twoNorm_U0_m_axi_gmem4_ARLOCK,
        m_axi_gmem4_ARCACHE => scale_and_twoNorm_U0_m_axi_gmem4_ARCACHE,
        m_axi_gmem4_ARPROT => scale_and_twoNorm_U0_m_axi_gmem4_ARPROT,
        m_axi_gmem4_ARQOS => scale_and_twoNorm_U0_m_axi_gmem4_ARQOS,
        m_axi_gmem4_ARREGION => scale_and_twoNorm_U0_m_axi_gmem4_ARREGION,
        m_axi_gmem4_ARUSER => scale_and_twoNorm_U0_m_axi_gmem4_ARUSER,
        m_axi_gmem4_RVALID => m_axi_gmem4_RVALID,
        m_axi_gmem4_RREADY => scale_and_twoNorm_U0_m_axi_gmem4_RREADY,
        m_axi_gmem4_RDATA => m_axi_gmem4_RDATA,
        m_axi_gmem4_RLAST => m_axi_gmem4_RLAST,
        m_axi_gmem4_RID => m_axi_gmem4_RID,
        m_axi_gmem4_RFIFONUM => m_axi_gmem4_RFIFONUM,
        m_axi_gmem4_RUSER => m_axi_gmem4_RUSER,
        m_axi_gmem4_RRESP => m_axi_gmem4_RRESP,
        m_axi_gmem4_BVALID => ap_const_logic_0,
        m_axi_gmem4_BREADY => scale_and_twoNorm_U0_m_axi_gmem4_BREADY,
        m_axi_gmem4_BRESP => ap_const_lv2_0,
        m_axi_gmem4_BID => ap_const_lv1_0,
        m_axi_gmem4_BUSER => ap_const_lv1_0,
        colScale0 => colScale0,
        dualInfeasConstr_axpyfifo_i_dout => dualInfeasConstr_axpyfifo_i_dout,
        dualInfeasConstr_axpyfifo_i_num_data_valid => dualInfeasConstr_axpyfifo_i_num_data_valid,
        dualInfeasConstr_axpyfifo_i_fifo_cap => dualInfeasConstr_axpyfifo_i_fifo_cap,
        dualInfeasConstr_axpyfifo_i_empty_n => dualInfeasConstr_axpyfifo_i_empty_n,
        dualInfeasConstr_axpyfifo_i_read => scale_and_twoNorm_U0_dualInfeasConstr_axpyfifo_i_read,
        dPrimalInfeasRes_din => scale_and_twoNorm_U0_dPrimalInfeasRes_din,
        dPrimalInfeasRes_num_data_valid => ap_const_lv3_0,
        dPrimalInfeasRes_fifo_cap => ap_const_lv3_0,
        dPrimalInfeasRes_full_n => dPrimalInfeasRes_full_n,
        dPrimalInfeasRes_write => scale_and_twoNorm_U0_dPrimalInfeasRes_write,
        p_read => p_read1,
        ifScaled => ifScaled);

    inverse_dScale_c_U : component Infeasi_Res_S2_fifo_w64_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_inverse_dScale_c_din,
        if_full_n => inverse_dScale_c_full_n,
        if_write => entry_proc_U0_inverse_dScale_c_write,
        if_dout => inverse_dScale_c_dout,
        if_num_data_valid => inverse_dScale_c_num_data_valid,
        if_fifo_cap => inverse_dScale_c_fifo_cap,
        if_empty_n => inverse_dScale_c_empty_n,
        if_read => scaleVector_U0_inverse_dScale_read);

    inverse_dScale_c5_U : component Infeasi_Res_S2_fifo_w64_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_inverse_dScale_c5_din,
        if_full_n => inverse_dScale_c5_full_n,
        if_write => entry_proc_U0_inverse_dScale_c5_write,
        if_dout => inverse_dScale_c5_dout,
        if_num_data_valid => inverse_dScale_c5_num_data_valid,
        if_fifo_cap => inverse_dScale_c5_fifo_cap,
        if_empty_n => inverse_dScale_c5_empty_n,
        if_read => scaleVector_14_U0_inverse_dScale_read);

    inverse_dScale_c6_U : component Infeasi_Res_S2_fifo_w64_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_inverse_dScale_c6_din,
        if_full_n => inverse_dScale_c6_full_n,
        if_write => entry_proc_U0_inverse_dScale_c6_write,
        if_dout => inverse_dScale_c6_dout,
        if_num_data_valid => inverse_dScale_c6_num_data_valid,
        if_fifo_cap => inverse_dScale_c6_fifo_cap,
        if_empty_n => inverse_dScale_c6_empty_n,
        if_read => scaleVector_13_U0_inverse_dScale_read);

    inverse_dScale_c7_U : component Infeasi_Res_S2_fifo_w64_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_inverse_dScale_c7_din,
        if_full_n => inverse_dScale_c7_full_n,
        if_write => entry_proc_U0_inverse_dScale_c7_write,
        if_dout => inverse_dScale_c7_dout,
        if_num_data_valid => inverse_dScale_c7_num_data_valid,
        if_fifo_cap => inverse_dScale_c7_fifo_cap,
        if_empty_n => inverse_dScale_c7_empty_n,
        if_read => scaleVector_12_U0_inverse_dScale_read);

    dualInfeasRay_fifo_i_U : component Infeasi_Res_S2_fifo_w512_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => loadDDR_data_U0_dualInfeasRay_fifo_i_din,
        if_full_n => dualInfeasRay_fifo_i_full_n,
        if_write => loadDDR_data_U0_dualInfeasRay_fifo_i_write,
        if_dout => dualInfeasRay_fifo_i_dout,
        if_num_data_valid => dualInfeasRay_fifo_i_num_data_valid,
        if_fifo_cap => dualInfeasRay_fifo_i_fifo_cap,
        if_empty_n => dualInfeasRay_fifo_i_empty_n,
        if_read => scaleVector_12_U0_dualInfeasRay_fifo_i_read);

    nRows_assign_c1_U : component Infeasi_Res_S2_fifo_w32_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => loadDDR_data_U0_nRows_assign_c1_din,
        if_full_n => nRows_assign_c1_full_n,
        if_write => loadDDR_data_U0_nRows_assign_c1_write,
        if_dout => nRows_assign_c1_dout,
        if_num_data_valid => nRows_assign_c1_num_data_valid,
        if_fifo_cap => nRows_assign_c1_fifo_cap,
        if_empty_n => nRows_assign_c1_empty_n,
        if_read => scaleVector_12_U0_nRows_assign_read);

    dualInfeasLbRay_fifo_i_U : component Infeasi_Res_S2_fifo_w512_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => loadDDR_data_15_U0_dualInfeasLbRay_fifo_i_din,
        if_full_n => dualInfeasLbRay_fifo_i_full_n,
        if_write => loadDDR_data_15_U0_dualInfeasLbRay_fifo_i_write,
        if_dout => dualInfeasLbRay_fifo_i_dout,
        if_num_data_valid => dualInfeasLbRay_fifo_i_num_data_valid,
        if_fifo_cap => dualInfeasLbRay_fifo_i_fifo_cap,
        if_empty_n => dualInfeasLbRay_fifo_i_empty_n,
        if_read => scaleVector_13_U0_dualInfeasLbRay_fifo_i_read);

    nCols_assign_c4_U : component Infeasi_Res_S2_fifo_w32_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => loadDDR_data_15_U0_nCols_assign_c4_din,
        if_full_n => nCols_assign_c4_full_n,
        if_write => loadDDR_data_15_U0_nCols_assign_c4_write,
        if_dout => nCols_assign_c4_dout,
        if_num_data_valid => nCols_assign_c4_num_data_valid,
        if_fifo_cap => nCols_assign_c4_fifo_cap,
        if_empty_n => nCols_assign_c4_empty_n,
        if_read => scaleVector_13_U0_nCols_assign_read);

    dualInfeasUbRay_fifo_i_U : component Infeasi_Res_S2_fifo_w512_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => loadDDR_data_16_U0_dualInfeasUbRay_fifo_i_din,
        if_full_n => dualInfeasUbRay_fifo_i_full_n,
        if_write => loadDDR_data_16_U0_dualInfeasUbRay_fifo_i_write,
        if_dout => dualInfeasUbRay_fifo_i_dout,
        if_num_data_valid => dualInfeasUbRay_fifo_i_num_data_valid,
        if_fifo_cap => dualInfeasUbRay_fifo_i_fifo_cap,
        if_empty_n => dualInfeasUbRay_fifo_i_empty_n,
        if_read => scaleVector_14_U0_dualInfeasUbRay_fifo_i_read);

    nCols_assign_c3_U : component Infeasi_Res_S2_fifo_w32_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => loadDDR_data_16_U0_nCols_assign_c3_din,
        if_full_n => nCols_assign_c3_full_n,
        if_write => loadDDR_data_16_U0_nCols_assign_c3_write,
        if_dout => nCols_assign_c3_dout,
        if_num_data_valid => nCols_assign_c3_num_data_valid,
        if_fifo_cap => nCols_assign_c3_fifo_cap,
        if_empty_n => nCols_assign_c3_empty_n,
        if_read => scaleVector_14_U0_nCols_assign_read);

    dualInfeasConstr_fifo_i_U : component Infeasi_Res_S2_fifo_w512_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => loadDDR_data_17_U0_dualInfeasConstr_fifo_i_din,
        if_full_n => dualInfeasConstr_fifo_i_full_n,
        if_write => loadDDR_data_17_U0_dualInfeasConstr_fifo_i_write,
        if_dout => dualInfeasConstr_fifo_i_dout,
        if_num_data_valid => dualInfeasConstr_fifo_i_num_data_valid,
        if_fifo_cap => dualInfeasConstr_fifo_i_fifo_cap,
        if_empty_n => dualInfeasConstr_fifo_i_empty_n,
        if_read => scaleVector_U0_dualInfeasConstr_fifo_i_read);

    nCols_assign_c2_U : component Infeasi_Res_S2_fifo_w32_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => loadDDR_data_17_U0_nCols_assign_c2_din,
        if_full_n => nCols_assign_c2_full_n,
        if_write => loadDDR_data_17_U0_nCols_assign_c2_write,
        if_dout => nCols_assign_c2_dout,
        if_num_data_valid => nCols_assign_c2_num_data_valid,
        if_fifo_cap => nCols_assign_c2_fifo_cap,
        if_empty_n => nCols_assign_c2_empty_n,
        if_read => scaleVector_U0_nCols_assign_read);

    dualInfeasRay_SVfifo_i_U : component Infeasi_Res_S2_fifo_w512_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => scaleVector_12_U0_dualInfeasRay_SVfifo_i_din,
        if_full_n => dualInfeasRay_SVfifo_i_full_n,
        if_write => scaleVector_12_U0_dualInfeasRay_SVfifo_i_write,
        if_dout => dualInfeasRay_SVfifo_i_dout,
        if_num_data_valid => dualInfeasRay_SVfifo_i_num_data_valid,
        if_fifo_cap => dualInfeasRay_SVfifo_i_fifo_cap,
        if_empty_n => dualInfeasRay_SVfifo_i_empty_n,
        if_read => consumer_U0_dualInfeasRay_SVfifo_i_read);

    nRows_assign_c_U : component Infeasi_Res_S2_fifo_w32_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => scaleVector_12_U0_nRows_assign_c_din,
        if_full_n => nRows_assign_c_full_n,
        if_write => scaleVector_12_U0_nRows_assign_c_write,
        if_dout => nRows_assign_c_dout,
        if_num_data_valid => nRows_assign_c_num_data_valid,
        if_fifo_cap => nRows_assign_c_fifo_cap,
        if_empty_n => nRows_assign_c_empty_n,
        if_read => consumer_U0_nRows_assign_read);

    dualInfeasLbRay_SVfifo_i_U : component Infeasi_Res_S2_fifo_w512_d3_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => scaleVector_13_U0_dualInfeasLbRay_SVfifo_i_din,
        if_full_n => dualInfeasLbRay_SVfifo_i_full_n,
        if_write => scaleVector_13_U0_dualInfeasLbRay_SVfifo_i_write,
        if_dout => dualInfeasLbRay_SVfifo_i_dout,
        if_num_data_valid => dualInfeasLbRay_SVfifo_i_num_data_valid,
        if_fifo_cap => dualInfeasLbRay_SVfifo_i_fifo_cap,
        if_empty_n => dualInfeasLbRay_SVfifo_i_empty_n,
        if_read => axpy_2fused_U0_dualInfeasLbRay_SVfifo_i_read);

    dualInfeasUbRay_SVfifo_i_U : component Infeasi_Res_S2_fifo_w512_d3_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => scaleVector_14_U0_dualInfeasUbRay_SVfifo_i_din,
        if_full_n => dualInfeasUbRay_SVfifo_i_full_n,
        if_write => scaleVector_14_U0_dualInfeasUbRay_SVfifo_i_write,
        if_dout => dualInfeasUbRay_SVfifo_i_dout,
        if_num_data_valid => dualInfeasUbRay_SVfifo_i_num_data_valid,
        if_fifo_cap => dualInfeasUbRay_SVfifo_i_fifo_cap,
        if_empty_n => dualInfeasUbRay_SVfifo_i_empty_n,
        if_read => axpy_2fused_U0_dualInfeasUbRay_SVfifo_i_read);

    dualInfeasConstr_SVfifo_i_U : component Infeasi_Res_S2_fifo_w512_d3_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => scaleVector_U0_dualInfeasConstr_SVfifo_i_din,
        if_full_n => dualInfeasConstr_SVfifo_i_full_n,
        if_write => scaleVector_U0_dualInfeasConstr_SVfifo_i_write,
        if_dout => dualInfeasConstr_SVfifo_i_dout,
        if_num_data_valid => dualInfeasConstr_SVfifo_i_num_data_valid,
        if_fifo_cap => dualInfeasConstr_SVfifo_i_fifo_cap,
        if_empty_n => dualInfeasConstr_SVfifo_i_empty_n,
        if_read => axpy_2fused_U0_dualInfeasConstr_SVfifo_i_read);

    nCols_assign_c_U : component Infeasi_Res_S2_fifo_w32_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => scaleVector_U0_nCols_assign_c_din,
        if_full_n => nCols_assign_c_full_n,
        if_write => scaleVector_U0_nCols_assign_c_write,
        if_dout => nCols_assign_c_dout,
        if_num_data_valid => nCols_assign_c_num_data_valid,
        if_fifo_cap => nCols_assign_c_fifo_cap,
        if_empty_n => nCols_assign_c_empty_n,
        if_read => axpy_2fused_U0_nCols_assign_read);

    dualInfeasConstr_axpyfifo_i_U : component Infeasi_Res_S2_fifo_w512_d3_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => axpy_2fused_U0_dualInfeasConstr_axpyfifo_i_din,
        if_full_n => dualInfeasConstr_axpyfifo_i_full_n,
        if_write => axpy_2fused_U0_dualInfeasConstr_axpyfifo_i_write,
        if_dout => dualInfeasConstr_axpyfifo_i_dout,
        if_num_data_valid => dualInfeasConstr_axpyfifo_i_num_data_valid,
        if_fifo_cap => dualInfeasConstr_axpyfifo_i_fifo_cap,
        if_empty_n => dualInfeasConstr_axpyfifo_i_empty_n,
        if_read => scale_and_twoNorm_U0_dualInfeasConstr_axpyfifo_i_read);

    start_for_scaleVector_12_U0_U : component Infeasi_Res_S2_start_for_scaleVector_12_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_scaleVector_12_U0_din,
        if_full_n => start_for_scaleVector_12_U0_full_n,
        if_write => entry_proc_U0_start_write,
        if_dout => start_for_scaleVector_12_U0_dout,
        if_empty_n => start_for_scaleVector_12_U0_empty_n,
        if_read => scaleVector_12_U0_ap_ready);

    start_for_scaleVector_13_U0_U : component Infeasi_Res_S2_start_for_scaleVector_13_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_scaleVector_13_U0_din,
        if_full_n => start_for_scaleVector_13_U0_full_n,
        if_write => entry_proc_U0_start_write,
        if_dout => start_for_scaleVector_13_U0_dout,
        if_empty_n => start_for_scaleVector_13_U0_empty_n,
        if_read => scaleVector_13_U0_ap_ready);

    start_for_scaleVector_14_U0_U : component Infeasi_Res_S2_start_for_scaleVector_14_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_scaleVector_14_U0_din,
        if_full_n => start_for_scaleVector_14_U0_full_n,
        if_write => entry_proc_U0_start_write,
        if_dout => start_for_scaleVector_14_U0_dout,
        if_empty_n => start_for_scaleVector_14_U0_empty_n,
        if_read => scaleVector_14_U0_ap_ready);

    start_for_scaleVector_U0_U : component Infeasi_Res_S2_start_for_scaleVector_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_scaleVector_U0_din,
        if_full_n => start_for_scaleVector_U0_full_n,
        if_write => entry_proc_U0_start_write,
        if_dout => start_for_scaleVector_U0_dout,
        if_empty_n => start_for_scaleVector_U0_empty_n,
        if_read => scaleVector_U0_ap_ready);

    start_for_consumer_U0_U : component Infeasi_Res_S2_start_for_consumer_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_consumer_U0_din,
        if_full_n => start_for_consumer_U0_full_n,
        if_write => scaleVector_12_U0_start_write,
        if_dout => start_for_consumer_U0_dout,
        if_empty_n => start_for_consumer_U0_empty_n,
        if_read => consumer_U0_ap_ready);

    start_for_axpy_2fused_U0_U : component Infeasi_Res_S2_start_for_axpy_2fused_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_axpy_2fused_U0_din,
        if_full_n => start_for_axpy_2fused_U0_full_n,
        if_write => scaleVector_13_U0_start_write,
        if_dout => start_for_axpy_2fused_U0_dout,
        if_empty_n => start_for_axpy_2fused_U0_empty_n,
        if_read => axpy_2fused_U0_ap_ready);





    ap_sync_reg_entry_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((real_start and ap_sync_ready) = ap_const_logic_1)) then 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_loadDDR_data_15_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_loadDDR_data_15_U0_ap_ready <= ap_const_logic_0;
            else
                if (((real_start and ap_sync_ready) = ap_const_logic_1)) then 
                    ap_sync_reg_loadDDR_data_15_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_loadDDR_data_15_U0_ap_ready <= ap_sync_loadDDR_data_15_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_loadDDR_data_16_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_loadDDR_data_16_U0_ap_ready <= ap_const_logic_0;
            else
                if (((real_start and ap_sync_ready) = ap_const_logic_1)) then 
                    ap_sync_reg_loadDDR_data_16_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_loadDDR_data_16_U0_ap_ready <= ap_sync_loadDDR_data_16_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_loadDDR_data_17_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_loadDDR_data_17_U0_ap_ready <= ap_const_logic_0;
            else
                if (((real_start and ap_sync_ready) = ap_const_logic_1)) then 
                    ap_sync_reg_loadDDR_data_17_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_loadDDR_data_17_U0_ap_ready <= ap_sync_loadDDR_data_17_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_loadDDR_data_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_loadDDR_data_U0_ap_ready <= ap_const_logic_0;
            else
                if (((real_start and ap_sync_ready) = ap_const_logic_1)) then 
                    ap_sync_reg_loadDDR_data_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_loadDDR_data_U0_ap_ready <= ap_sync_loadDDR_data_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_scale_and_twoNorm_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_scale_and_twoNorm_U0_ap_ready <= ap_const_logic_0;
            else
                if (((real_start and ap_sync_ready) = ap_const_logic_1)) then 
                    ap_sync_reg_scale_and_twoNorm_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_scale_and_twoNorm_U0_ap_ready <= ap_sync_scale_and_twoNorm_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    ap_done <= ap_sync_done;
    ap_idle <= (scale_and_twoNorm_U0_ap_idle and scaleVector_U0_ap_idle and scaleVector_14_U0_ap_idle and scaleVector_13_U0_ap_idle and scaleVector_12_U0_ap_idle and loadDDR_data_U0_ap_idle and loadDDR_data_17_U0_ap_idle and loadDDR_data_16_U0_ap_idle and loadDDR_data_15_U0_ap_idle and entry_proc_U0_ap_idle and consumer_U0_ap_idle and axpy_2fused_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_continue <= (ap_sync_done and ap_continue);
    ap_sync_done <= (scale_and_twoNorm_U0_ap_done and consumer_U0_ap_done);
    ap_sync_entry_proc_U0_ap_ready <= (entry_proc_U0_ap_ready or ap_sync_reg_entry_proc_U0_ap_ready);
    ap_sync_loadDDR_data_15_U0_ap_ready <= (loadDDR_data_15_U0_ap_ready or ap_sync_reg_loadDDR_data_15_U0_ap_ready);
    ap_sync_loadDDR_data_16_U0_ap_ready <= (loadDDR_data_16_U0_ap_ready or ap_sync_reg_loadDDR_data_16_U0_ap_ready);
    ap_sync_loadDDR_data_17_U0_ap_ready <= (loadDDR_data_17_U0_ap_ready or ap_sync_reg_loadDDR_data_17_U0_ap_ready);
    ap_sync_loadDDR_data_U0_ap_ready <= (loadDDR_data_U0_ap_ready or ap_sync_reg_loadDDR_data_U0_ap_ready);
    ap_sync_ready <= (ap_sync_scale_and_twoNorm_U0_ap_ready and ap_sync_loadDDR_data_U0_ap_ready and ap_sync_loadDDR_data_17_U0_ap_ready and ap_sync_loadDDR_data_16_U0_ap_ready and ap_sync_loadDDR_data_15_U0_ap_ready and ap_sync_entry_proc_U0_ap_ready);
    ap_sync_scale_and_twoNorm_U0_ap_ready <= (scale_and_twoNorm_U0_ap_ready or ap_sync_reg_scale_and_twoNorm_U0_ap_ready);
    axpy_2fused_U0_ap_continue <= ap_const_logic_1;
    axpy_2fused_U0_ap_start <= start_for_axpy_2fused_U0_empty_n;
    consumer_U0_ap_continue <= ap_sync_continue;
    consumer_U0_ap_start <= start_for_consumer_U0_empty_n;
    dPrimalInfeasRes_din <= scale_and_twoNorm_U0_dPrimalInfeasRes_din;
    dPrimalInfeasRes_write <= scale_and_twoNorm_U0_dPrimalInfeasRes_write;
    entry_proc_U0_ap_continue <= ap_const_logic_1;
    entry_proc_U0_ap_start <= (real_start and (ap_sync_reg_entry_proc_U0_ap_ready xor ap_const_logic_1));
    entry_proc_U0_start_full_n <= (start_for_scaleVector_U0_full_n and start_for_scaleVector_14_U0_full_n and start_for_scaleVector_13_U0_full_n and start_for_scaleVector_12_U0_full_n);
    internal_ap_ready <= ap_sync_ready;
    loadDDR_data_15_U0_ap_continue <= ap_const_logic_1;
    loadDDR_data_15_U0_ap_start <= (real_start and (ap_sync_reg_loadDDR_data_15_U0_ap_ready xor ap_const_logic_1));
    loadDDR_data_16_U0_ap_continue <= ap_const_logic_1;
    loadDDR_data_16_U0_ap_start <= (real_start and (ap_sync_reg_loadDDR_data_16_U0_ap_ready xor ap_const_logic_1));
    loadDDR_data_17_U0_ap_continue <= ap_const_logic_1;
    loadDDR_data_17_U0_ap_start <= (real_start and (ap_sync_reg_loadDDR_data_17_U0_ap_ready xor ap_const_logic_1));
    loadDDR_data_U0_ap_continue <= ap_const_logic_1;
    loadDDR_data_U0_ap_start <= (real_start and (ap_sync_reg_loadDDR_data_U0_ap_ready xor ap_const_logic_1));
    m_axi_gmem0_ARADDR <= loadDDR_data_U0_m_axi_gmem0_ARADDR;
    m_axi_gmem0_ARBURST <= loadDDR_data_U0_m_axi_gmem0_ARBURST;
    m_axi_gmem0_ARCACHE <= loadDDR_data_U0_m_axi_gmem0_ARCACHE;
    m_axi_gmem0_ARID <= loadDDR_data_U0_m_axi_gmem0_ARID;
    m_axi_gmem0_ARLEN <= loadDDR_data_U0_m_axi_gmem0_ARLEN;
    m_axi_gmem0_ARLOCK <= loadDDR_data_U0_m_axi_gmem0_ARLOCK;
    m_axi_gmem0_ARPROT <= loadDDR_data_U0_m_axi_gmem0_ARPROT;
    m_axi_gmem0_ARQOS <= loadDDR_data_U0_m_axi_gmem0_ARQOS;
    m_axi_gmem0_ARREGION <= loadDDR_data_U0_m_axi_gmem0_ARREGION;
    m_axi_gmem0_ARSIZE <= loadDDR_data_U0_m_axi_gmem0_ARSIZE;
    m_axi_gmem0_ARUSER <= loadDDR_data_U0_m_axi_gmem0_ARUSER;
    m_axi_gmem0_ARVALID <= loadDDR_data_U0_m_axi_gmem0_ARVALID;
    m_axi_gmem0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem0_AWID <= ap_const_lv1_0;
    m_axi_gmem0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem0_AWVALID <= ap_const_logic_0;
    m_axi_gmem0_BREADY <= ap_const_logic_0;
    m_axi_gmem0_RREADY <= loadDDR_data_U0_m_axi_gmem0_RREADY;
    m_axi_gmem0_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem0_WID <= ap_const_lv1_0;
    m_axi_gmem0_WLAST <= ap_const_logic_0;
    m_axi_gmem0_WSTRB <= ap_const_lv64_0;
    m_axi_gmem0_WUSER <= ap_const_lv1_0;
    m_axi_gmem0_WVALID <= ap_const_logic_0;
    m_axi_gmem1_ARADDR <= loadDDR_data_15_U0_m_axi_gmem1_ARADDR;
    m_axi_gmem1_ARBURST <= loadDDR_data_15_U0_m_axi_gmem1_ARBURST;
    m_axi_gmem1_ARCACHE <= loadDDR_data_15_U0_m_axi_gmem1_ARCACHE;
    m_axi_gmem1_ARID <= loadDDR_data_15_U0_m_axi_gmem1_ARID;
    m_axi_gmem1_ARLEN <= loadDDR_data_15_U0_m_axi_gmem1_ARLEN;
    m_axi_gmem1_ARLOCK <= loadDDR_data_15_U0_m_axi_gmem1_ARLOCK;
    m_axi_gmem1_ARPROT <= loadDDR_data_15_U0_m_axi_gmem1_ARPROT;
    m_axi_gmem1_ARQOS <= loadDDR_data_15_U0_m_axi_gmem1_ARQOS;
    m_axi_gmem1_ARREGION <= loadDDR_data_15_U0_m_axi_gmem1_ARREGION;
    m_axi_gmem1_ARSIZE <= loadDDR_data_15_U0_m_axi_gmem1_ARSIZE;
    m_axi_gmem1_ARUSER <= loadDDR_data_15_U0_m_axi_gmem1_ARUSER;
    m_axi_gmem1_ARVALID <= loadDDR_data_15_U0_m_axi_gmem1_ARVALID;
    m_axi_gmem1_AWADDR <= ap_const_lv64_0;
    m_axi_gmem1_AWBURST <= ap_const_lv2_0;
    m_axi_gmem1_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem1_AWID <= ap_const_lv1_0;
    m_axi_gmem1_AWLEN <= ap_const_lv32_0;
    m_axi_gmem1_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem1_AWPROT <= ap_const_lv3_0;
    m_axi_gmem1_AWQOS <= ap_const_lv4_0;
    m_axi_gmem1_AWREGION <= ap_const_lv4_0;
    m_axi_gmem1_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem1_AWUSER <= ap_const_lv1_0;
    m_axi_gmem1_AWVALID <= ap_const_logic_0;
    m_axi_gmem1_BREADY <= ap_const_logic_0;
    m_axi_gmem1_RREADY <= loadDDR_data_15_U0_m_axi_gmem1_RREADY;
    m_axi_gmem1_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem1_WID <= ap_const_lv1_0;
    m_axi_gmem1_WLAST <= ap_const_logic_0;
    m_axi_gmem1_WSTRB <= ap_const_lv64_0;
    m_axi_gmem1_WUSER <= ap_const_lv1_0;
    m_axi_gmem1_WVALID <= ap_const_logic_0;
    m_axi_gmem2_ARADDR <= loadDDR_data_16_U0_m_axi_gmem2_ARADDR;
    m_axi_gmem2_ARBURST <= loadDDR_data_16_U0_m_axi_gmem2_ARBURST;
    m_axi_gmem2_ARCACHE <= loadDDR_data_16_U0_m_axi_gmem2_ARCACHE;
    m_axi_gmem2_ARID <= loadDDR_data_16_U0_m_axi_gmem2_ARID;
    m_axi_gmem2_ARLEN <= loadDDR_data_16_U0_m_axi_gmem2_ARLEN;
    m_axi_gmem2_ARLOCK <= loadDDR_data_16_U0_m_axi_gmem2_ARLOCK;
    m_axi_gmem2_ARPROT <= loadDDR_data_16_U0_m_axi_gmem2_ARPROT;
    m_axi_gmem2_ARQOS <= loadDDR_data_16_U0_m_axi_gmem2_ARQOS;
    m_axi_gmem2_ARREGION <= loadDDR_data_16_U0_m_axi_gmem2_ARREGION;
    m_axi_gmem2_ARSIZE <= loadDDR_data_16_U0_m_axi_gmem2_ARSIZE;
    m_axi_gmem2_ARUSER <= loadDDR_data_16_U0_m_axi_gmem2_ARUSER;
    m_axi_gmem2_ARVALID <= loadDDR_data_16_U0_m_axi_gmem2_ARVALID;
    m_axi_gmem2_AWADDR <= ap_const_lv64_0;
    m_axi_gmem2_AWBURST <= ap_const_lv2_0;
    m_axi_gmem2_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem2_AWID <= ap_const_lv1_0;
    m_axi_gmem2_AWLEN <= ap_const_lv32_0;
    m_axi_gmem2_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem2_AWPROT <= ap_const_lv3_0;
    m_axi_gmem2_AWQOS <= ap_const_lv4_0;
    m_axi_gmem2_AWREGION <= ap_const_lv4_0;
    m_axi_gmem2_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem2_AWUSER <= ap_const_lv1_0;
    m_axi_gmem2_AWVALID <= ap_const_logic_0;
    m_axi_gmem2_BREADY <= ap_const_logic_0;
    m_axi_gmem2_RREADY <= loadDDR_data_16_U0_m_axi_gmem2_RREADY;
    m_axi_gmem2_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem2_WID <= ap_const_lv1_0;
    m_axi_gmem2_WLAST <= ap_const_logic_0;
    m_axi_gmem2_WSTRB <= ap_const_lv64_0;
    m_axi_gmem2_WUSER <= ap_const_lv1_0;
    m_axi_gmem2_WVALID <= ap_const_logic_0;
    m_axi_gmem3_ARADDR <= loadDDR_data_17_U0_m_axi_gmem3_ARADDR;
    m_axi_gmem3_ARBURST <= loadDDR_data_17_U0_m_axi_gmem3_ARBURST;
    m_axi_gmem3_ARCACHE <= loadDDR_data_17_U0_m_axi_gmem3_ARCACHE;
    m_axi_gmem3_ARID <= loadDDR_data_17_U0_m_axi_gmem3_ARID;
    m_axi_gmem3_ARLEN <= loadDDR_data_17_U0_m_axi_gmem3_ARLEN;
    m_axi_gmem3_ARLOCK <= loadDDR_data_17_U0_m_axi_gmem3_ARLOCK;
    m_axi_gmem3_ARPROT <= loadDDR_data_17_U0_m_axi_gmem3_ARPROT;
    m_axi_gmem3_ARQOS <= loadDDR_data_17_U0_m_axi_gmem3_ARQOS;
    m_axi_gmem3_ARREGION <= loadDDR_data_17_U0_m_axi_gmem3_ARREGION;
    m_axi_gmem3_ARSIZE <= loadDDR_data_17_U0_m_axi_gmem3_ARSIZE;
    m_axi_gmem3_ARUSER <= loadDDR_data_17_U0_m_axi_gmem3_ARUSER;
    m_axi_gmem3_ARVALID <= loadDDR_data_17_U0_m_axi_gmem3_ARVALID;
    m_axi_gmem3_AWADDR <= ap_const_lv64_0;
    m_axi_gmem3_AWBURST <= ap_const_lv2_0;
    m_axi_gmem3_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem3_AWID <= ap_const_lv1_0;
    m_axi_gmem3_AWLEN <= ap_const_lv32_0;
    m_axi_gmem3_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem3_AWPROT <= ap_const_lv3_0;
    m_axi_gmem3_AWQOS <= ap_const_lv4_0;
    m_axi_gmem3_AWREGION <= ap_const_lv4_0;
    m_axi_gmem3_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem3_AWUSER <= ap_const_lv1_0;
    m_axi_gmem3_AWVALID <= ap_const_logic_0;
    m_axi_gmem3_BREADY <= ap_const_logic_0;
    m_axi_gmem3_RREADY <= loadDDR_data_17_U0_m_axi_gmem3_RREADY;
    m_axi_gmem3_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem3_WID <= ap_const_lv1_0;
    m_axi_gmem3_WLAST <= ap_const_logic_0;
    m_axi_gmem3_WSTRB <= ap_const_lv64_0;
    m_axi_gmem3_WUSER <= ap_const_lv1_0;
    m_axi_gmem3_WVALID <= ap_const_logic_0;
    m_axi_gmem4_ARADDR <= scale_and_twoNorm_U0_m_axi_gmem4_ARADDR;
    m_axi_gmem4_ARBURST <= scale_and_twoNorm_U0_m_axi_gmem4_ARBURST;
    m_axi_gmem4_ARCACHE <= scale_and_twoNorm_U0_m_axi_gmem4_ARCACHE;
    m_axi_gmem4_ARID <= scale_and_twoNorm_U0_m_axi_gmem4_ARID;
    m_axi_gmem4_ARLEN <= scale_and_twoNorm_U0_m_axi_gmem4_ARLEN;
    m_axi_gmem4_ARLOCK <= scale_and_twoNorm_U0_m_axi_gmem4_ARLOCK;
    m_axi_gmem4_ARPROT <= scale_and_twoNorm_U0_m_axi_gmem4_ARPROT;
    m_axi_gmem4_ARQOS <= scale_and_twoNorm_U0_m_axi_gmem4_ARQOS;
    m_axi_gmem4_ARREGION <= scale_and_twoNorm_U0_m_axi_gmem4_ARREGION;
    m_axi_gmem4_ARSIZE <= scale_and_twoNorm_U0_m_axi_gmem4_ARSIZE;
    m_axi_gmem4_ARUSER <= scale_and_twoNorm_U0_m_axi_gmem4_ARUSER;
    m_axi_gmem4_ARVALID <= scale_and_twoNorm_U0_m_axi_gmem4_ARVALID;
    m_axi_gmem4_AWADDR <= ap_const_lv64_0;
    m_axi_gmem4_AWBURST <= ap_const_lv2_0;
    m_axi_gmem4_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem4_AWID <= ap_const_lv1_0;
    m_axi_gmem4_AWLEN <= ap_const_lv32_0;
    m_axi_gmem4_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem4_AWPROT <= ap_const_lv3_0;
    m_axi_gmem4_AWQOS <= ap_const_lv4_0;
    m_axi_gmem4_AWREGION <= ap_const_lv4_0;
    m_axi_gmem4_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem4_AWUSER <= ap_const_lv1_0;
    m_axi_gmem4_AWVALID <= ap_const_logic_0;
    m_axi_gmem4_BREADY <= ap_const_logic_0;
    m_axi_gmem4_RREADY <= scale_and_twoNorm_U0_m_axi_gmem4_RREADY;
    m_axi_gmem4_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem4_WID <= ap_const_lv1_0;
    m_axi_gmem4_WLAST <= ap_const_logic_0;
    m_axi_gmem4_WSTRB <= ap_const_lv64_0;
    m_axi_gmem4_WUSER <= ap_const_lv1_0;
    m_axi_gmem4_WVALID <= ap_const_logic_0;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    scaleVector_12_U0_ap_continue <= ap_const_logic_1;
    scaleVector_12_U0_ap_start <= start_for_scaleVector_12_U0_empty_n;
    scaleVector_13_U0_ap_continue <= ap_const_logic_1;
    scaleVector_13_U0_ap_start <= start_for_scaleVector_13_U0_empty_n;
    scaleVector_14_U0_ap_continue <= ap_const_logic_1;
    scaleVector_14_U0_ap_start <= start_for_scaleVector_14_U0_empty_n;
    scaleVector_U0_ap_continue <= ap_const_logic_1;
    scaleVector_U0_ap_start <= start_for_scaleVector_U0_empty_n;
    scale_and_twoNorm_U0_ap_continue <= ap_sync_continue;
    scale_and_twoNorm_U0_ap_start <= (real_start and (ap_sync_reg_scale_and_twoNorm_U0_ap_ready xor ap_const_logic_1));
    start_for_axpy_2fused_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_consumer_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_scaleVector_12_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_scaleVector_13_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_scaleVector_14_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_scaleVector_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
