set_property SRC_FILE_INFO {cfile:c:/Users/adity/Documents/GitHub/Verilog_Projects/8x8_Led_Matrix_Cycler/8x8_Led_Matrix_Cycler.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc rfile:../8x8_Led_Matrix_Cycler.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc id:1 order:EARLY scoped_inst:generate_clks/inst} [current_design]
current_instance generate_clks/inst
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_in1]] 0.1
