# Reading pref.tcl
# OpenFile C:/Users/la741bue/digital_systems/aufgabe1_dateien/aufgabe1_tb.vhd
vsim work.aufgabe1_tb
# vsim work.aufgabe1_tb 
# Start time: 09:55:32 on Nov 21,2023
# //  ModelSim Microsemi Pro 2023.1 Jan 24 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi Pro and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.aufgabe1_tb(verhalten)
# ** Warning: (vsim-3473) Component instance "u1 : aufgabe1" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /aufgabe1_tb File: Z:/digitalesysteme/aufgabe1_dateien/aufgabe1_tb.vhd
add wave -position insertpoint  \
sim:/aufgabe1_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: la741bue  Hostname: F130-05  ProcessID: 15048
#           Attempting to use alternate WLF file "./wlft9tt61h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9tt61h
run
# ** Note: test1...
#    Time: 0 ps  Iteration: 0  Instance: /aufgabe1_tb
# ** Error: wrong segment
#    Time: 0 ps  Iteration: 0  Instance: /aufgabe1_tb
run -all
vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1_dateien/hex4x7seg.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:03:09 on Nov 21,2023
# vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1_dateien/hex4x7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity hex4x7seg
# -- Compiling architecture struktur of hex4x7seg
# End time: 10:03:09 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1_dateien/aufgabe1.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:03:34 on Nov 21,2023
# vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1_dateien/aufgabe1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aufgabe1
# -- Compiling architecture struktur of aufgabe1
# End time: 10:03:34 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:05:42 on Nov 21,2023
# vcom -reportprogress 300 -work work Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# ** Warning: Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(6): (vcom-1615) Existing entity 'hex4x7seg' at C:/Users/la741bue/digital_systems/aufgabe1_dateien/hex4x7seg.vhd(6) will be overwritten.
# -- Compiling entity hex4x7seg
# ** Warning: Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(17): (vcom-1615) Existing architecture 'hex4x7seg(struktur)' at C:/Users/la741bue/digital_systems/aufgabe1_dateien/hex4x7seg.vhd(17) will be overwritten.
# -- Compiling architecture struktur of hex4x7seg
# ** Error: Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(23): near "CONSTANT": syntax error
# ** Error: Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(29): Illegal target for signal assignment.
# ** Error: Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(29): (vcom-1136) Unknown identifier "cnt".
# ** Error: Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(31): (vcom-1136) Unknown identifier "en".
# ** Error: Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(31): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(32): (vcom-1136) Unknown identifier "N".
# ** Error: Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(32): (vcom-1136) Unknown identifier "cnt".
# ** Error: Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(32): (vcom-1590) Bad expression in right operand of infix expression '='.
# ** Error: Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(32): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(33): Illegal target for signal assignment.
# ** Error: Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(33): (vcom-1136) Unknown identifier "cnt".
# ** Error: Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(35): Illegal target for signal assignment.
# ** Error: Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(35): (vcom-1136) Unknown identifier "cnt".
# ** Error: Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(35): (vcom-1136) Unknown identifier "cnt".
# ** Note: Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(52): VHDL Compiler exiting
# End time: 10:05:42 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 14, Warnings: 2
vcom -reportprogress 300 -work work Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:06:33 on Nov 21,2023
# vcom -reportprogress 300 -work work Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity hex4x7seg
# ** Warning: Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(17): (vcom-1615) Existing architecture 'hex4x7seg(struktur)' at C:/Users/la741bue/digital_systems/aufgabe1_dateien/hex4x7seg.vhd(17) will be overwritten.
# -- Compiling architecture struktur of hex4x7seg
# ** Error: Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(33): (vcom-1136) Unknown identifier "en".
# ** Error: Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(33): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Note: Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(54): VHDL Compiler exiting
# End time: 10:06:33 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
vcom -reportprogress 300 -work work Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:07:26 on Nov 21,2023
# vcom -reportprogress 300 -work work Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity hex4x7seg
# ** Warning: Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(17): (vcom-1615) Existing architecture 'hex4x7seg(struktur)' at C:/Users/la741bue/digital_systems/aufgabe1_dateien/hex4x7seg.vhd(17) will be overwritten.
# -- Compiling architecture struktur of hex4x7seg
# End time: 10:07:26 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:08:23 on Nov 21,2023
# vcom -reportprogress 300 -work work Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity hex4x7seg
# -- Compiling architecture struktur of hex4x7seg
# End time: 10:08:23 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1_dateien/aufgabe1_tb.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:10:51 on Nov 21,2023
# vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1_dateien/aufgabe1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Warning: C:/Users/la741bue/digital_systems/aufgabe1_dateien/aufgabe1_tb.vhd(5): (vcom-1615) Existing entity 'aufgabe1_tb' at Z:/digitalesysteme/aufgabe1_dateien/aufgabe1_tb.vhd(5) will be overwritten.
# -- Compiling entity aufgabe1_tb
# ** Warning: C:/Users/la741bue/digital_systems/aufgabe1_dateien/aufgabe1_tb.vhd(9): (vcom-1615) Existing architecture 'aufgabe1_tb(verhalten)' at Z:/digitalesysteme/aufgabe1_dateien/aufgabe1_tb.vhd(9) will be overwritten.
# -- Compiling architecture verhalten of aufgabe1_tb
# End time: 10:10:51 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1_dateien/aufgabe1_tb.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:10:55 on Nov 21,2023
# vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1_dateien/aufgabe1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aufgabe1_tb
# -- Compiling architecture verhalten of aufgabe1_tb
# End time: 10:10:55 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1/hdl/hex4x7seg.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:16:16 on Nov 21,2023
# vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1/hdl/hex4x7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# ** Warning: C:/Users/la741bue/digital_systems/aufgabe1/hdl/hex4x7seg.vhd(6): (vcom-1615) Existing entity 'hex4x7seg' at Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(6) will be overwritten.
# -- Compiling entity hex4x7seg
# ** Warning: C:/Users/la741bue/digital_systems/aufgabe1/hdl/hex4x7seg.vhd(17): (vcom-1615) Existing architecture 'hex4x7seg(struktur)' at Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(17) will be overwritten.
# -- Compiling architecture struktur of hex4x7seg
# End time: 10:16:16 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1_dateien/aufgabe1_tb.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:17:28 on Nov 21,2023
# vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1_dateien/aufgabe1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aufgabe1_tb
# -- Compiling architecture verhalten of aufgabe1_tb
# End time: 10:17:28 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1_dateien/aufgabe1.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:23:17 on Nov 21,2023
# vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1_dateien/aufgabe1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aufgabe1
# -- Compiling architecture struktur of aufgabe1
# End time: 10:23:17 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1_dateien/aufgabe1_tb.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:23:17 on Nov 21,2023
# vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1_dateien/aufgabe1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aufgabe1_tb
# -- Compiling architecture verhalten of aufgabe1_tb
# End time: 10:23:17 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1_dateien/hex4x7seg.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:23:17 on Nov 21,2023
# vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1_dateien/hex4x7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# ** Warning: C:/Users/la741bue/digital_systems/aufgabe1_dateien/hex4x7seg.vhd(6): (vcom-1615) Existing entity 'hex4x7seg' at C:/Users/la741bue/digital_systems/aufgabe1/hdl/hex4x7seg.vhd(6) will be overwritten.
# -- Compiling entity hex4x7seg
# ** Warning: C:/Users/la741bue/digital_systems/aufgabe1_dateien/hex4x7seg.vhd(17): (vcom-1615) Existing architecture 'hex4x7seg(struktur)' at C:/Users/la741bue/digital_systems/aufgabe1/hdl/hex4x7seg.vhd(17) will be overwritten.
# -- Compiling architecture struktur of hex4x7seg
# End time: 10:23:17 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vcom -work work -O0 Z:/digitalesysteme/aufgabe1_dateien/aufgabe1_tb.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:23:39 on Nov 21,2023
# vcom -reportprogress 300 -work work -O0 Z:/digitalesysteme/aufgabe1_dateien/aufgabe1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Warning: Z:/digitalesysteme/aufgabe1_dateien/aufgabe1_tb.vhd(5): (vcom-1615) Existing entity 'aufgabe1_tb' at C:/Users/la741bue/digital_systems/aufgabe1_dateien/aufgabe1_tb.vhd(5) will be overwritten.
# -- Compiling entity aufgabe1_tb
# ** Warning: Z:/digitalesysteme/aufgabe1_dateien/aufgabe1_tb.vhd(9): (vcom-1615) Existing architecture 'aufgabe1_tb(verhalten)' at C:/Users/la741bue/digital_systems/aufgabe1_dateien/aufgabe1_tb.vhd(9) will be overwritten.
# -- Compiling architecture verhalten of aufgabe1_tb
# End time: 10:23:39 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vcom -work work -O0 Z:/digitalesysteme/aufgabe1_dateien/aufgabe1_tb.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:23:39 on Nov 21,2023
# vcom -reportprogress 300 -work work -O0 Z:/digitalesysteme/aufgabe1_dateien/aufgabe1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aufgabe1_tb
# -- Compiling architecture verhalten of aufgabe1_tb
# End time: 10:23:39 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work -O0 Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:23:39 on Nov 21,2023
# vcom -reportprogress 300 -work work -O0 Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# ** Warning: Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(6): (vcom-1615) Existing entity 'hex4x7seg' at C:/Users/la741bue/digital_systems/aufgabe1_dateien/hex4x7seg.vhd(6) will be overwritten.
# -- Compiling entity hex4x7seg
# ** Warning: Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(17): (vcom-1615) Existing architecture 'hex4x7seg(struktur)' at C:/Users/la741bue/digital_systems/aufgabe1_dateien/hex4x7seg.vhd(17) will be overwritten.
# -- Compiling architecture struktur of hex4x7seg
# End time: 10:23:39 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vlog -work C:/Users/la741bue/digital_systems/aufgabe1_dateien/work -refresh -force_refresh
# Model Technology ModelSim Microsemi Pro vlog 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:23:39 on Nov 21,2023
# vlog -reportprogress 300 -work C:/Users/la741bue/digital_systems/aufgabe1_dateien/work -refresh -force_refresh 
# -- Skipping entity aufgabe1
# -- Skipping entity aufgabe1_tb
# -- Skipping entity hex4x7seg
# End time: 10:23:40 on Nov 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work C:/Users/la741bue/digital_systems/aufgabe1_dateien/work -refresh -force_refresh
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:23:40 on Nov 21,2023
# vcom -reportprogress 300 -work C:/Users/la741bue/digital_systems/aufgabe1_dateien/work -refresh -force_refresh 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aufgabe1
# -- Compiling architecture struktur of aufgabe1
# -- Compiling entity aufgabe1_tb
# -- Compiling architecture verhalten of aufgabe1_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity hex4x7seg
# -- Compiling architecture struktur of hex4x7seg
# End time: 10:23:40 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work -O0 C:/Users/la741bue/digital_systems/aufgabe1/hdl/hex4x7seg.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:23:40 on Nov 21,2023
# vcom -reportprogress 300 -work work -O0 C:/Users/la741bue/digital_systems/aufgabe1/hdl/hex4x7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# ** Warning: C:/Users/la741bue/digital_systems/aufgabe1/hdl/hex4x7seg.vhd(6): (vcom-1615) Existing entity 'hex4x7seg' at Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(6) will be overwritten.
# -- Compiling entity hex4x7seg
# ** Warning: C:/Users/la741bue/digital_systems/aufgabe1/hdl/hex4x7seg.vhd(17): (vcom-1615) Existing architecture 'hex4x7seg(struktur)' at Z:/digitalesysteme/project_1/aufgabe1/hdl/hex4x7seg.vhd(17) will be overwritten.
# -- Compiling architecture struktur of hex4x7seg
# End time: 10:23:40 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vlog -work C:/Users/la741bue/digital_systems/aufgabe1_dateien/work -refresh -force_refresh
# Model Technology ModelSim Microsemi Pro vlog 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:23:40 on Nov 21,2023
# vlog -reportprogress 300 -work C:/Users/la741bue/digital_systems/aufgabe1_dateien/work -refresh -force_refresh 
# -- Skipping entity aufgabe1
# -- Skipping entity aufgabe1_tb
# -- Skipping entity hex4x7seg
# End time: 10:23:40 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work C:/Users/la741bue/digital_systems/aufgabe1_dateien/work -refresh -force_refresh
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:23:40 on Nov 21,2023
# vcom -reportprogress 300 -work C:/Users/la741bue/digital_systems/aufgabe1_dateien/work -refresh -force_refresh 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aufgabe1
# -- Compiling architecture struktur of aufgabe1
# -- Compiling entity aufgabe1_tb
# -- Compiling architecture verhalten of aufgabe1_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity hex4x7seg
# -- Compiling architecture struktur of hex4x7seg
# End time: 10:23:40 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work C:/Users/la741bue/digital_systems/aufgabe1_dateien/work -refresh -force_refresh
# Model Technology ModelSim Microsemi Pro vlog 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:23:44 on Nov 21,2023
# vlog -reportprogress 300 -work C:/Users/la741bue/digital_systems/aufgabe1_dateien/work -refresh -force_refresh 
# -- Skipping entity aufgabe1
# -- Skipping entity aufgabe1_tb
# -- Skipping entity hex4x7seg
# End time: 10:23:44 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work C:/Users/la741bue/digital_systems/aufgabe1_dateien/work -refresh -force_refresh
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:23:44 on Nov 21,2023
# vcom -reportprogress 300 -work C:/Users/la741bue/digital_systems/aufgabe1_dateien/work -refresh -force_refresh 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aufgabe1
# -- Compiling architecture struktur of aufgabe1
# -- Compiling entity aufgabe1_tb
# -- Compiling architecture verhalten of aufgabe1_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity hex4x7seg
# -- Compiling architecture struktur of hex4x7seg
# End time: 10:23:44 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.aufgabe1_tb
# End time: 10:24:08 on Nov 21,2023, Elapsed time: 0:28:36
# Errors: 1, Warnings: 3
# vsim work.aufgabe1_tb 
# Start time: 10:24:08 on Nov 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.aufgabe1_tb(verhalten)
# Loading work.aufgabe1(struktur)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.hex4x7seg(struktur)
# ** Warning: (vsim-8683) Uninitialized out port /aufgabe1_tb/u1/u1/ena(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /aufgabe1_tb/u1/u1/seg(7 downto 1) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /aufgabe1_tb/u1/u1/dp has no driver.
# This port will contribute value (U) to the signal network.
vsim work.hex4x7seg
# End time: 10:24:38 on Nov 21,2023, Elapsed time: 0:00:30
# Errors: 0, Warnings: 3
# vsim work.hex4x7seg 
# Start time: 10:24:38 on Nov 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.hex4x7seg(struktur)
add wave -position insertpoint sim:/hex4x7seg/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: la741bue  Hostname: F130-05  ProcessID: 15048
#           Attempting to use alternate WLF file "./wlftf01sw1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf01sw1
# Load canceled
run
run -continue
run -all
# WARNING: No extended dataflow license exists
run
add wave -position end sim:/hex4x7seg/*
add wave -position insertpoint sim:/hex4x7seg/p1/*
# (vish-4014) No objects found matching 'sim:/hex4x7seg/p1/*'.
vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1/vhdl/aufgabe1.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:29:10 on Nov 21,2023
# vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1/vhdl/aufgabe1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Warning: C:/Users/la741bue/digital_systems/aufgabe1/vhdl/aufgabe1.vhd(5): (vcom-1615) Existing entity 'aufgabe1' at C:/Users/la741bue/digital_systems/aufgabe1_dateien/aufgabe1.vhd(5) will be overwritten.
# -- Compiling entity aufgabe1
# ** Warning: C:/Users/la741bue/digital_systems/aufgabe1/vhdl/aufgabe1.vhd(15): (vcom-1615) Existing architecture 'aufgabe1(struktur)' at C:/Users/la741bue/digital_systems/aufgabe1_dateien/aufgabe1.vhd(15) will be overwritten.
# -- Compiling architecture struktur of aufgabe1
# End time: 10:29:10 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1/vhdl/hex4x7seg.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:29:10 on Nov 21,2023
# vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1/vhdl/hex4x7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# ** Warning: C:/Users/la741bue/digital_systems/aufgabe1/vhdl/hex4x7seg.vhd(6): (vcom-1615) Existing entity 'hex4x7seg' at C:/Users/la741bue/digital_systems/aufgabe1/hdl/hex4x7seg.vhd(6) will be overwritten.
# -- Compiling entity hex4x7seg
# ** Warning: C:/Users/la741bue/digital_systems/aufgabe1/vhdl/hex4x7seg.vhd(17): (vcom-1615) Existing architecture 'hex4x7seg(struktur)' at C:/Users/la741bue/digital_systems/aufgabe1/hdl/hex4x7seg.vhd(17) will be overwritten.
# -- Compiling architecture struktur of hex4x7seg
# End time: 10:29:10 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vsim work.aufgabe1
# End time: 10:29:24 on Nov 21,2023, Elapsed time: 0:04:46
# Errors: 0, Warnings: 2
# vsim work.aufgabe1 
# Start time: 10:29:24 on Nov 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.aufgabe1(struktur)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.hex4x7seg(struktur)
# ** Warning: (vsim-8683) Uninitialized out port /aufgabe1/u1/ena(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /aufgabe1/u1/seg(7 downto 1) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /aufgabe1/u1/dp has no driver.
# This port will contribute value (U) to the signal network.
vsim work.hex4x7seg(struktur)
# End time: 10:29:48 on Nov 21,2023, Elapsed time: 0:00:24
# Errors: 0, Warnings: 3
# vsim work.hex4x7seg(struktur) 
# Start time: 10:29:48 on Nov 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.hex4x7seg(struktur)
vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1/hdl/aufgabe1.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:30:25 on Nov 21,2023
# vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1/hdl/aufgabe1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Warning: C:/Users/la741bue/digital_systems/aufgabe1/hdl/aufgabe1.vhd(5): (vcom-1615) Existing entity 'aufgabe1' at C:/Users/la741bue/digital_systems/aufgabe1/vhdl/aufgabe1.vhd(5) will be overwritten.
# -- Compiling entity aufgabe1
# ** Warning: C:/Users/la741bue/digital_systems/aufgabe1/hdl/aufgabe1.vhd(15): (vcom-1615) Existing architecture 'aufgabe1(struktur)' at C:/Users/la741bue/digital_systems/aufgabe1/vhdl/aufgabe1.vhd(15) will be overwritten.
# -- Compiling architecture struktur of aufgabe1
# End time: 10:30:25 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1/hdl/hex4x7seg.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:30:25 on Nov 21,2023
# vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1/hdl/hex4x7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# ** Warning: C:/Users/la741bue/digital_systems/aufgabe1/hdl/hex4x7seg.vhd(6): (vcom-1615) Existing entity 'hex4x7seg' at C:/Users/la741bue/digital_systems/aufgabe1/vhdl/hex4x7seg.vhd(6) will be overwritten.
# -- Compiling entity hex4x7seg
# ** Warning: C:/Users/la741bue/digital_systems/aufgabe1/hdl/hex4x7seg.vhd(17): (vcom-1615) Existing architecture 'hex4x7seg(struktur)' at C:/Users/la741bue/digital_systems/aufgabe1/vhdl/hex4x7seg.vhd(17) will be overwritten.
# -- Compiling architecture struktur of hex4x7seg
# End time: 10:30:25 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vsim work.hex4x7seg
# End time: 10:30:43 on Nov 21,2023, Elapsed time: 0:00:55
# Errors: 0, Warnings: 0
# vsim work.hex4x7seg 
# Start time: 10:30:43 on Nov 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.hex4x7seg(struktur)
add wave -position insertpoint sim:/hex4x7seg/p1/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: la741bue  Hostname: F130-05  ProcessID: 15048
#           Attempting to use alternate WLF file "./wlftnx22xz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnx22xz
# (vish-4014) No objects found matching 'sim:/hex4x7seg/p1/*'.
run -all
add wave -position end sim:/hex4x7seg/p1/*
# (vish-4014) No objects found matching 'sim:/hex4x7seg/p1/*'.
add wave -position end sim:/hex4x7seg/*
run
vsim work.aufgabe1_tb(verhalten)
# End time: 10:34:28 on Nov 21,2023, Elapsed time: 0:03:45
# Errors: 0, Warnings: 2
# vsim work.aufgabe1_tb(verhalten) 
# Start time: 10:34:28 on Nov 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.aufgabe1_tb(verhalten)
# Loading work.aufgabe1(struktur)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.hex4x7seg(struktur)
# ** Warning: (vsim-8683) Uninitialized out port /aufgabe1_tb/u1/u1/ena(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /aufgabe1_tb/u1/u1/seg(7 downto 1) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /aufgabe1_tb/u1/u1/dp has no driver.
# This port will contribute value (U) to the signal network.
add wave -position end  sim:/aufgabe1_tb/hlt
add wave -position end  sim:/aufgabe1_tb/rst
add wave -position end  sim:/aufgabe1_tb/clk
add wave -position end  sim:/aufgabe1_tb/sw
add wave -position end  sim:/aufgabe1_tb/btn
add wave -position end  sim:/aufgabe1_tb/digi
add wave -position end  sim:/aufgabe1_tb/seg
add wave -position end  sim:/aufgabe1_tb/dp
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: la741bue  Hostname: F130-05  ProcessID: 15048
#           Attempting to use alternate WLF file "./wlftez599t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftez599t
run
# ** Note: test1...
#    Time: 0 ps  Iteration: 0  Instance: /aufgabe1_tb
add wave -position end  sim:/aufgabe1_tb/u1/u1/cnt
restart
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /aufgabe1_tb/u1/u1/ena(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /aufgabe1_tb/u1/u1/seg(7 downto 1) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /aufgabe1_tb/u1/u1/dp has no driver.
# This port will contribute value (U) to the signal network.
run
# ** Note: test1...
#    Time: 0 ps  Iteration: 0  Instance: /aufgabe1_tb
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -work work -O0 C:/Users/la741bue/digital_systems/aufgabe1/hdl/hex4x7seg.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:43:36 on Nov 21,2023
# vcom -reportprogress 300 -work work -O0 C:/Users/la741bue/digital_systems/aufgabe1/hdl/hex4x7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity hex4x7seg
# -- Compiling architecture struktur of hex4x7seg
# End time: 10:43:36 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1/hdl/hex4x7seg.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:44:31 on Nov 21,2023
# vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1/hdl/hex4x7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity hex4x7seg
# -- Compiling architecture struktur of hex4x7seg
# End time: 10:44:31 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1/hdl/hex4x7seg.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:45:36 on Nov 21,2023
# vcom -reportprogress 300 -work work C:/Users/la741bue/digital_systems/aufgabe1/hdl/hex4x7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity hex4x7seg
# -- Compiling architecture struktur of hex4x7seg
# End time: 10:45:36 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work -O0 C:/Users/la741bue/digital_systems/aufgabe1/hdl/hex4x7seg.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 10:48:44 on Nov 21,2023
# vcom -reportprogress 300 -work work -O0 C:/Users/la741bue/digital_systems/aufgabe1/hdl/hex4x7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity hex4x7seg
# -- Compiling architecture struktur of hex4x7seg
# End time: 10:48:44 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.hex4x7seg(struktur)
# ** Warning: (vsim-8683) Uninitialized out port /aufgabe1_tb/u1/u1/ena(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /aufgabe1_tb/u1/u1/seg(7 downto 1) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /aufgabe1_tb/u1/u1/dp has no driver.
# This port will contribute value (U) to the signal network.
# Load canceled
run
# ** Note: test1...
#    Time: 0 ps  Iteration: 0  Instance: /aufgabe1_tb
run
run
run
run
run
