// Seed: 4093314139
module module_0 (
    input tri id_0,
    input wand id_1,
    output wor id_2,
    output uwire id_3,
    input wor id_4,
    input uwire id_5,
    input uwire id_6,
    output uwire id_7,
    input wire id_8,
    input wor id_9,
    input supply0 id_10,
    input supply1 id_11
);
  assign id_7 = 1;
  wire id_13;
  assign id_7 = 1'd0 == 1'b0;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wor id_3,
    output tri id_4,
    output tri id_5
);
  wire id_7;
  always_comb @* begin
    id_8.id_9.id_10(1'b0);
    id_9#(.id_2(1)) <= #1 1;
    wait (1);
    id_7 = id_7;
  end
  module_0(
      id_3, id_1, id_5, id_4, id_3, id_0, id_1, id_4, id_2, id_2, id_3, id_2
  );
endmodule
