{
    "ImportPassName": "VerilogVerilatorImportPass",
    "verilog_hash": "4e399d60c31107734ac31642e76bc2728a776f7ee8ed3df0d81d19880aca8520e4756ef3365f75e76d0f907e07e327e98a6d15b731438b23f11330b0b66b2a71",
    "vl_line_trace": false,
    "vl_coverage": false,
    "vl_line_coverage": false,
    "vl_toggle_coverage": false,
    "vl_mk_dir": "obj_dir_RegIncrNstage__p_nstages_6",
    "vl_enable_assert": true,
    "vl_W_lint": true,
    "vl_W_style": true,
    "vl_W_fatal": true,
    "vl_Wno_list": [
        "UNOPTFLAT",
        "UNSIGNED",
        "WIDTH"
    ],
    "vl_xinit": "zeros",
    "vl_trace": false,
    "vl_trace_timescale": "10ps",
    "vl_trace_cycle_time": 100,
    "vl_trace_on_demand": false,
    "vl_trace_on_demand_portname": "",
    "c_flags": "",
    "c_include_path": [],
    "c_srcs": [],
    "ld_flags": "",
    "ld_libs": "-lpthread"
}