// Seed: 134940042
module module_0 (
    input tri id_0,
    output uwire id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri id_5,
    input wand id_6,
    input wire id_7,
    output uwire id_8
    , id_12,
    output tri1 id_9,
    input wand id_10
);
  wire  id_13 = (id_0#(.id_6(1)));
  logic id_14;
  ;
  wire [(  -1  ) : 1] id_15 = id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd74,
    parameter id_8 = 32'd14
) (
    output uwire id_0,
    input  uwire id_1,
    input  tri0  _id_2,
    output tri1  id_3,
    output wire  id_4,
    input  tri0  id_5,
    output uwire id_6
);
  logic _id_8, id_9;
  wire [id_8  &  id_2 : id_2] id_10;
  wor id_11 = -1;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_1,
      id_1,
      id_5,
      id_1,
      id_5,
      id_1,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_9 = 0;
  wire [-1 : 1] id_12;
  wire id_13;
  logic id_14;
  ;
  wire id_15;
endmodule
