
little_rescuer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b90  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  08008d18  08008d18  00018d18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008dd4  08008dd4  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08008dd4  08008dd4  00018dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ddc  08008ddc  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ddc  08008ddc  00018ddc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008de0  08008de0  00018de0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08008de4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005d4  20000080  08008e60  00020080  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000654  08008e60  00020654  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002b39b  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000046fe  00000000  00000000  0004b447  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001368  00000000  00000000  0004fb48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011c8  00000000  00000000  00050eb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025d36  00000000  00000000  00052078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d23a  00000000  00000000  00077dae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d37ba  00000000  00000000  00094fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001687a2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057c0  00000000  00000000  001687f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000080 	.word	0x20000080
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008d00 	.word	0x08008d00

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000084 	.word	0x20000084
 80001c4:	08008d00 	.word	0x08008d00

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2iz>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa8:	d215      	bcs.n	8000ad6 <__aeabi_d2iz+0x36>
 8000aaa:	d511      	bpl.n	8000ad0 <__aeabi_d2iz+0x30>
 8000aac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d912      	bls.n	8000adc <__aeabi_d2iz+0x3c>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aca:	bf18      	it	ne
 8000acc:	4240      	negne	r0, r0
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d105      	bne.n	8000ae8 <__aeabi_d2iz+0x48>
 8000adc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	bf08      	it	eq
 8000ae2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_uldivmod>:
 8000af0:	b953      	cbnz	r3, 8000b08 <__aeabi_uldivmod+0x18>
 8000af2:	b94a      	cbnz	r2, 8000b08 <__aeabi_uldivmod+0x18>
 8000af4:	2900      	cmp	r1, #0
 8000af6:	bf08      	it	eq
 8000af8:	2800      	cmpeq	r0, #0
 8000afa:	bf1c      	itt	ne
 8000afc:	f04f 31ff 	movne.w	r1, #4294967295
 8000b00:	f04f 30ff 	movne.w	r0, #4294967295
 8000b04:	f000 b96e 	b.w	8000de4 <__aeabi_idiv0>
 8000b08:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b0c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b10:	f000 f806 	bl	8000b20 <__udivmoddi4>
 8000b14:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1c:	b004      	add	sp, #16
 8000b1e:	4770      	bx	lr

08000b20 <__udivmoddi4>:
 8000b20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b24:	9d08      	ldr	r5, [sp, #32]
 8000b26:	4604      	mov	r4, r0
 8000b28:	468c      	mov	ip, r1
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	f040 8083 	bne.w	8000c36 <__udivmoddi4+0x116>
 8000b30:	428a      	cmp	r2, r1
 8000b32:	4617      	mov	r7, r2
 8000b34:	d947      	bls.n	8000bc6 <__udivmoddi4+0xa6>
 8000b36:	fab2 f282 	clz	r2, r2
 8000b3a:	b142      	cbz	r2, 8000b4e <__udivmoddi4+0x2e>
 8000b3c:	f1c2 0020 	rsb	r0, r2, #32
 8000b40:	fa24 f000 	lsr.w	r0, r4, r0
 8000b44:	4091      	lsls	r1, r2
 8000b46:	4097      	lsls	r7, r2
 8000b48:	ea40 0c01 	orr.w	ip, r0, r1
 8000b4c:	4094      	lsls	r4, r2
 8000b4e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b52:	0c23      	lsrs	r3, r4, #16
 8000b54:	fbbc f6f8 	udiv	r6, ip, r8
 8000b58:	fa1f fe87 	uxth.w	lr, r7
 8000b5c:	fb08 c116 	mls	r1, r8, r6, ip
 8000b60:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b64:	fb06 f10e 	mul.w	r1, r6, lr
 8000b68:	4299      	cmp	r1, r3
 8000b6a:	d909      	bls.n	8000b80 <__udivmoddi4+0x60>
 8000b6c:	18fb      	adds	r3, r7, r3
 8000b6e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b72:	f080 8119 	bcs.w	8000da8 <__udivmoddi4+0x288>
 8000b76:	4299      	cmp	r1, r3
 8000b78:	f240 8116 	bls.w	8000da8 <__udivmoddi4+0x288>
 8000b7c:	3e02      	subs	r6, #2
 8000b7e:	443b      	add	r3, r7
 8000b80:	1a5b      	subs	r3, r3, r1
 8000b82:	b2a4      	uxth	r4, r4
 8000b84:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b88:	fb08 3310 	mls	r3, r8, r0, r3
 8000b8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b94:	45a6      	cmp	lr, r4
 8000b96:	d909      	bls.n	8000bac <__udivmoddi4+0x8c>
 8000b98:	193c      	adds	r4, r7, r4
 8000b9a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b9e:	f080 8105 	bcs.w	8000dac <__udivmoddi4+0x28c>
 8000ba2:	45a6      	cmp	lr, r4
 8000ba4:	f240 8102 	bls.w	8000dac <__udivmoddi4+0x28c>
 8000ba8:	3802      	subs	r0, #2
 8000baa:	443c      	add	r4, r7
 8000bac:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bb0:	eba4 040e 	sub.w	r4, r4, lr
 8000bb4:	2600      	movs	r6, #0
 8000bb6:	b11d      	cbz	r5, 8000bc0 <__udivmoddi4+0xa0>
 8000bb8:	40d4      	lsrs	r4, r2
 8000bba:	2300      	movs	r3, #0
 8000bbc:	e9c5 4300 	strd	r4, r3, [r5]
 8000bc0:	4631      	mov	r1, r6
 8000bc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bc6:	b902      	cbnz	r2, 8000bca <__udivmoddi4+0xaa>
 8000bc8:	deff      	udf	#255	; 0xff
 8000bca:	fab2 f282 	clz	r2, r2
 8000bce:	2a00      	cmp	r2, #0
 8000bd0:	d150      	bne.n	8000c74 <__udivmoddi4+0x154>
 8000bd2:	1bcb      	subs	r3, r1, r7
 8000bd4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bd8:	fa1f f887 	uxth.w	r8, r7
 8000bdc:	2601      	movs	r6, #1
 8000bde:	fbb3 fcfe 	udiv	ip, r3, lr
 8000be2:	0c21      	lsrs	r1, r4, #16
 8000be4:	fb0e 331c 	mls	r3, lr, ip, r3
 8000be8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bec:	fb08 f30c 	mul.w	r3, r8, ip
 8000bf0:	428b      	cmp	r3, r1
 8000bf2:	d907      	bls.n	8000c04 <__udivmoddi4+0xe4>
 8000bf4:	1879      	adds	r1, r7, r1
 8000bf6:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000bfa:	d202      	bcs.n	8000c02 <__udivmoddi4+0xe2>
 8000bfc:	428b      	cmp	r3, r1
 8000bfe:	f200 80e9 	bhi.w	8000dd4 <__udivmoddi4+0x2b4>
 8000c02:	4684      	mov	ip, r0
 8000c04:	1ac9      	subs	r1, r1, r3
 8000c06:	b2a3      	uxth	r3, r4
 8000c08:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c0c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c10:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000c14:	fb08 f800 	mul.w	r8, r8, r0
 8000c18:	45a0      	cmp	r8, r4
 8000c1a:	d907      	bls.n	8000c2c <__udivmoddi4+0x10c>
 8000c1c:	193c      	adds	r4, r7, r4
 8000c1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c22:	d202      	bcs.n	8000c2a <__udivmoddi4+0x10a>
 8000c24:	45a0      	cmp	r8, r4
 8000c26:	f200 80d9 	bhi.w	8000ddc <__udivmoddi4+0x2bc>
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	eba4 0408 	sub.w	r4, r4, r8
 8000c30:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c34:	e7bf      	b.n	8000bb6 <__udivmoddi4+0x96>
 8000c36:	428b      	cmp	r3, r1
 8000c38:	d909      	bls.n	8000c4e <__udivmoddi4+0x12e>
 8000c3a:	2d00      	cmp	r5, #0
 8000c3c:	f000 80b1 	beq.w	8000da2 <__udivmoddi4+0x282>
 8000c40:	2600      	movs	r6, #0
 8000c42:	e9c5 0100 	strd	r0, r1, [r5]
 8000c46:	4630      	mov	r0, r6
 8000c48:	4631      	mov	r1, r6
 8000c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4e:	fab3 f683 	clz	r6, r3
 8000c52:	2e00      	cmp	r6, #0
 8000c54:	d14a      	bne.n	8000cec <__udivmoddi4+0x1cc>
 8000c56:	428b      	cmp	r3, r1
 8000c58:	d302      	bcc.n	8000c60 <__udivmoddi4+0x140>
 8000c5a:	4282      	cmp	r2, r0
 8000c5c:	f200 80b8 	bhi.w	8000dd0 <__udivmoddi4+0x2b0>
 8000c60:	1a84      	subs	r4, r0, r2
 8000c62:	eb61 0103 	sbc.w	r1, r1, r3
 8000c66:	2001      	movs	r0, #1
 8000c68:	468c      	mov	ip, r1
 8000c6a:	2d00      	cmp	r5, #0
 8000c6c:	d0a8      	beq.n	8000bc0 <__udivmoddi4+0xa0>
 8000c6e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000c72:	e7a5      	b.n	8000bc0 <__udivmoddi4+0xa0>
 8000c74:	f1c2 0320 	rsb	r3, r2, #32
 8000c78:	fa20 f603 	lsr.w	r6, r0, r3
 8000c7c:	4097      	lsls	r7, r2
 8000c7e:	fa01 f002 	lsl.w	r0, r1, r2
 8000c82:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c86:	40d9      	lsrs	r1, r3
 8000c88:	4330      	orrs	r0, r6
 8000c8a:	0c03      	lsrs	r3, r0, #16
 8000c8c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	fb0e 1116 	mls	r1, lr, r6, r1
 8000c98:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9c:	fb06 f108 	mul.w	r1, r6, r8
 8000ca0:	4299      	cmp	r1, r3
 8000ca2:	fa04 f402 	lsl.w	r4, r4, r2
 8000ca6:	d909      	bls.n	8000cbc <__udivmoddi4+0x19c>
 8000ca8:	18fb      	adds	r3, r7, r3
 8000caa:	f106 3cff 	add.w	ip, r6, #4294967295
 8000cae:	f080 808d 	bcs.w	8000dcc <__udivmoddi4+0x2ac>
 8000cb2:	4299      	cmp	r1, r3
 8000cb4:	f240 808a 	bls.w	8000dcc <__udivmoddi4+0x2ac>
 8000cb8:	3e02      	subs	r6, #2
 8000cba:	443b      	add	r3, r7
 8000cbc:	1a5b      	subs	r3, r3, r1
 8000cbe:	b281      	uxth	r1, r0
 8000cc0:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cc4:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cc8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ccc:	fb00 f308 	mul.w	r3, r0, r8
 8000cd0:	428b      	cmp	r3, r1
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x1c4>
 8000cd4:	1879      	adds	r1, r7, r1
 8000cd6:	f100 3cff 	add.w	ip, r0, #4294967295
 8000cda:	d273      	bcs.n	8000dc4 <__udivmoddi4+0x2a4>
 8000cdc:	428b      	cmp	r3, r1
 8000cde:	d971      	bls.n	8000dc4 <__udivmoddi4+0x2a4>
 8000ce0:	3802      	subs	r0, #2
 8000ce2:	4439      	add	r1, r7
 8000ce4:	1acb      	subs	r3, r1, r3
 8000ce6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000cea:	e778      	b.n	8000bde <__udivmoddi4+0xbe>
 8000cec:	f1c6 0c20 	rsb	ip, r6, #32
 8000cf0:	fa03 f406 	lsl.w	r4, r3, r6
 8000cf4:	fa22 f30c 	lsr.w	r3, r2, ip
 8000cf8:	431c      	orrs	r4, r3
 8000cfa:	fa20 f70c 	lsr.w	r7, r0, ip
 8000cfe:	fa01 f306 	lsl.w	r3, r1, r6
 8000d02:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d06:	fa21 f10c 	lsr.w	r1, r1, ip
 8000d0a:	431f      	orrs	r7, r3
 8000d0c:	0c3b      	lsrs	r3, r7, #16
 8000d0e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d12:	fa1f f884 	uxth.w	r8, r4
 8000d16:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d1a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d1e:	fb09 fa08 	mul.w	sl, r9, r8
 8000d22:	458a      	cmp	sl, r1
 8000d24:	fa02 f206 	lsl.w	r2, r2, r6
 8000d28:	fa00 f306 	lsl.w	r3, r0, r6
 8000d2c:	d908      	bls.n	8000d40 <__udivmoddi4+0x220>
 8000d2e:	1861      	adds	r1, r4, r1
 8000d30:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d34:	d248      	bcs.n	8000dc8 <__udivmoddi4+0x2a8>
 8000d36:	458a      	cmp	sl, r1
 8000d38:	d946      	bls.n	8000dc8 <__udivmoddi4+0x2a8>
 8000d3a:	f1a9 0902 	sub.w	r9, r9, #2
 8000d3e:	4421      	add	r1, r4
 8000d40:	eba1 010a 	sub.w	r1, r1, sl
 8000d44:	b2bf      	uxth	r7, r7
 8000d46:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d4a:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d4e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000d52:	fb00 f808 	mul.w	r8, r0, r8
 8000d56:	45b8      	cmp	r8, r7
 8000d58:	d907      	bls.n	8000d6a <__udivmoddi4+0x24a>
 8000d5a:	19e7      	adds	r7, r4, r7
 8000d5c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d60:	d22e      	bcs.n	8000dc0 <__udivmoddi4+0x2a0>
 8000d62:	45b8      	cmp	r8, r7
 8000d64:	d92c      	bls.n	8000dc0 <__udivmoddi4+0x2a0>
 8000d66:	3802      	subs	r0, #2
 8000d68:	4427      	add	r7, r4
 8000d6a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d6e:	eba7 0708 	sub.w	r7, r7, r8
 8000d72:	fba0 8902 	umull	r8, r9, r0, r2
 8000d76:	454f      	cmp	r7, r9
 8000d78:	46c6      	mov	lr, r8
 8000d7a:	4649      	mov	r1, r9
 8000d7c:	d31a      	bcc.n	8000db4 <__udivmoddi4+0x294>
 8000d7e:	d017      	beq.n	8000db0 <__udivmoddi4+0x290>
 8000d80:	b15d      	cbz	r5, 8000d9a <__udivmoddi4+0x27a>
 8000d82:	ebb3 020e 	subs.w	r2, r3, lr
 8000d86:	eb67 0701 	sbc.w	r7, r7, r1
 8000d8a:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000d8e:	40f2      	lsrs	r2, r6
 8000d90:	ea4c 0202 	orr.w	r2, ip, r2
 8000d94:	40f7      	lsrs	r7, r6
 8000d96:	e9c5 2700 	strd	r2, r7, [r5]
 8000d9a:	2600      	movs	r6, #0
 8000d9c:	4631      	mov	r1, r6
 8000d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da2:	462e      	mov	r6, r5
 8000da4:	4628      	mov	r0, r5
 8000da6:	e70b      	b.n	8000bc0 <__udivmoddi4+0xa0>
 8000da8:	4606      	mov	r6, r0
 8000daa:	e6e9      	b.n	8000b80 <__udivmoddi4+0x60>
 8000dac:	4618      	mov	r0, r3
 8000dae:	e6fd      	b.n	8000bac <__udivmoddi4+0x8c>
 8000db0:	4543      	cmp	r3, r8
 8000db2:	d2e5      	bcs.n	8000d80 <__udivmoddi4+0x260>
 8000db4:	ebb8 0e02 	subs.w	lr, r8, r2
 8000db8:	eb69 0104 	sbc.w	r1, r9, r4
 8000dbc:	3801      	subs	r0, #1
 8000dbe:	e7df      	b.n	8000d80 <__udivmoddi4+0x260>
 8000dc0:	4608      	mov	r0, r1
 8000dc2:	e7d2      	b.n	8000d6a <__udivmoddi4+0x24a>
 8000dc4:	4660      	mov	r0, ip
 8000dc6:	e78d      	b.n	8000ce4 <__udivmoddi4+0x1c4>
 8000dc8:	4681      	mov	r9, r0
 8000dca:	e7b9      	b.n	8000d40 <__udivmoddi4+0x220>
 8000dcc:	4666      	mov	r6, ip
 8000dce:	e775      	b.n	8000cbc <__udivmoddi4+0x19c>
 8000dd0:	4630      	mov	r0, r6
 8000dd2:	e74a      	b.n	8000c6a <__udivmoddi4+0x14a>
 8000dd4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dd8:	4439      	add	r1, r7
 8000dda:	e713      	b.n	8000c04 <__udivmoddi4+0xe4>
 8000ddc:	3802      	subs	r0, #2
 8000dde:	443c      	add	r4, r7
 8000de0:	e724      	b.n	8000c2c <__udivmoddi4+0x10c>
 8000de2:	bf00      	nop

08000de4 <__aeabi_idiv0>:
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop

08000de8 <Usart_Receivecheck>:
 * @param  void
 * @retval 0:无数据,否则为数据长度
 */

uint8_t Usart_Receivecheck(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
	uint8_t len;
	if (USART_RX_STA & 0X8000)
 8000dee:	4b0a      	ldr	r3, [pc, #40]	; (8000e18 <Usart_Receivecheck+0x30>)
 8000df0:	881b      	ldrh	r3, [r3, #0]
 8000df2:	b21b      	sxth	r3, r3
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	da0a      	bge.n	8000e0e <Usart_Receivecheck+0x26>
	{
		len = USART_RX_STA & 0x3fff;
 8000df8:	4b07      	ldr	r3, [pc, #28]	; (8000e18 <Usart_Receivecheck+0x30>)
 8000dfa:	881b      	ldrh	r3, [r3, #0]
 8000dfc:	71fb      	strb	r3, [r7, #7]
		USART_RX_STA = 0;
 8000dfe:	4b06      	ldr	r3, [pc, #24]	; (8000e18 <Usart_Receivecheck+0x30>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	801a      	strh	r2, [r3, #0]
		printf("Usart receive succesfully!\r\n");
 8000e04:	4805      	ldr	r0, [pc, #20]	; (8000e1c <Usart_Receivecheck+0x34>)
 8000e06:	f007 f915 	bl	8008034 <puts>
		return len;
 8000e0a:	79fb      	ldrb	r3, [r7, #7]
 8000e0c:	e000      	b.n	8000e10 <Usart_Receivecheck+0x28>
	}
	else
	{
		return 0;
 8000e0e:	2300      	movs	r3, #0
	}
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	3708      	adds	r7, #8
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	200000b8 	.word	0x200000b8
 8000e1c:	08008d18 	.word	0x08008d18

08000e20 <FSM>:
 *         mode:数据ID
 * @retval 0:数据不符格式,否则为内容长度
 */

uint8_t FSM(uint16_t len, uint8_t *msg1, uint8_t *mode) //状态机函数
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b086      	sub	sp, #24
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	60b9      	str	r1, [r7, #8]
 8000e2a:	607a      	str	r2, [r7, #4]
 8000e2c:	81fb      	strh	r3, [r7, #14]
	uint16_t n = 0;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	82fb      	strh	r3, [r7, #22]
	uint8_t lenth, i;
	uint32_t rx_data_;
	receive_state = WAITING_FF1;
 8000e32:	4b57      	ldr	r3, [pc, #348]	; (8000f90 <FSM+0x170>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	701a      	strb	r2, [r3, #0]
	while (1)
	{
		rx_data_ = USART_RX_BUF[n++];
 8000e38:	8afb      	ldrh	r3, [r7, #22]
 8000e3a:	1c5a      	adds	r2, r3, #1
 8000e3c:	82fa      	strh	r2, [r7, #22]
 8000e3e:	461a      	mov	r2, r3
 8000e40:	4b54      	ldr	r3, [pc, #336]	; (8000f94 <FSM+0x174>)
 8000e42:	5c9b      	ldrb	r3, [r3, r2]
 8000e44:	613b      	str	r3, [r7, #16]
		switch (receive_state)
 8000e46:	4b52      	ldr	r3, [pc, #328]	; (8000f90 <FSM+0x170>)
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	2b04      	cmp	r3, #4
 8000e4c:	d878      	bhi.n	8000f40 <FSM+0x120>
 8000e4e:	a201      	add	r2, pc, #4	; (adr r2, 8000e54 <FSM+0x34>)
 8000e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e54:	08000e69 	.word	0x08000e69
 8000e58:	08000e7f 	.word	0x08000e7f
 8000e5c:	08000ecd 	.word	0x08000ecd
 8000e60:	08000ef1 	.word	0x08000ef1
 8000e64:	08000f29 	.word	0x08000f29
		{
			case WAITING_FF1:
				if (rx_data_ == 0xff)
 8000e68:	693b      	ldr	r3, [r7, #16]
 8000e6a:	2bff      	cmp	r3, #255	; 0xff
 8000e6c:	d103      	bne.n	8000e76 <FSM+0x56>
					receive_state = RECEIVER1_ID;
 8000e6e:	4b48      	ldr	r3, [pc, #288]	; (8000f90 <FSM+0x170>)
 8000e70:	2201      	movs	r2, #1
 8000e72:	701a      	strb	r2, [r3, #0]
				else
				{
					receive_state = ERRORR;
				}
				break;
 8000e74:	e067      	b.n	8000f46 <FSM+0x126>
					receive_state = ERRORR;
 8000e76:	4b46      	ldr	r3, [pc, #280]	; (8000f90 <FSM+0x170>)
 8000e78:	2205      	movs	r2, #5
 8000e7a:	701a      	strb	r2, [r3, #0]
				break;
 8000e7c:	e063      	b.n	8000f46 <FSM+0x126>

			case RECEIVER1_ID:
				if (rx_data_ == 0xFF || rx_data_ == 0xFB || rx_data_ == 0x25 || rx_data_ == 0x37 || rx_data_ == 0x01 || rx_data_ == 0x13 || rx_data_ == 0xFA || rx_data_ == 0xFC || rx_data_ == 0xF0)
 8000e7e:	693b      	ldr	r3, [r7, #16]
 8000e80:	2bff      	cmp	r3, #255	; 0xff
 8000e82:	d017      	beq.n	8000eb4 <FSM+0x94>
 8000e84:	693b      	ldr	r3, [r7, #16]
 8000e86:	2bfb      	cmp	r3, #251	; 0xfb
 8000e88:	d014      	beq.n	8000eb4 <FSM+0x94>
 8000e8a:	693b      	ldr	r3, [r7, #16]
 8000e8c:	2b25      	cmp	r3, #37	; 0x25
 8000e8e:	d011      	beq.n	8000eb4 <FSM+0x94>
 8000e90:	693b      	ldr	r3, [r7, #16]
 8000e92:	2b37      	cmp	r3, #55	; 0x37
 8000e94:	d00e      	beq.n	8000eb4 <FSM+0x94>
 8000e96:	693b      	ldr	r3, [r7, #16]
 8000e98:	2b01      	cmp	r3, #1
 8000e9a:	d00b      	beq.n	8000eb4 <FSM+0x94>
 8000e9c:	693b      	ldr	r3, [r7, #16]
 8000e9e:	2b13      	cmp	r3, #19
 8000ea0:	d008      	beq.n	8000eb4 <FSM+0x94>
 8000ea2:	693b      	ldr	r3, [r7, #16]
 8000ea4:	2bfa      	cmp	r3, #250	; 0xfa
 8000ea6:	d005      	beq.n	8000eb4 <FSM+0x94>
 8000ea8:	693b      	ldr	r3, [r7, #16]
 8000eaa:	2bfc      	cmp	r3, #252	; 0xfc
 8000eac:	d002      	beq.n	8000eb4 <FSM+0x94>
 8000eae:	693b      	ldr	r3, [r7, #16]
 8000eb0:	2bf0      	cmp	r3, #240	; 0xf0
 8000eb2:	d107      	bne.n	8000ec4 <FSM+0xa4>
				{
					receive_state = LENTH1;
 8000eb4:	4b36      	ldr	r3, [pc, #216]	; (8000f90 <FSM+0x170>)
 8000eb6:	2202      	movs	r2, #2
 8000eb8:	701a      	strb	r2, [r3, #0]
					*mode = rx_data_;
 8000eba:	693b      	ldr	r3, [r7, #16]
 8000ebc:	b2da      	uxtb	r2, r3
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	701a      	strb	r2, [r3, #0]
				}
				else
				{
					receive_state = ERRORR;
				}
				break;
 8000ec2:	e040      	b.n	8000f46 <FSM+0x126>
					receive_state = ERRORR;
 8000ec4:	4b32      	ldr	r3, [pc, #200]	; (8000f90 <FSM+0x170>)
 8000ec6:	2205      	movs	r2, #5
 8000ec8:	701a      	strb	r2, [r3, #0]
				break;
 8000eca:	e03c      	b.n	8000f46 <FSM+0x126>

			case LENTH1:
				if (rx_data_ > 0 && rx_data_ < 10)
 8000ecc:	693b      	ldr	r3, [r7, #16]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d00a      	beq.n	8000ee8 <FSM+0xc8>
 8000ed2:	693b      	ldr	r3, [r7, #16]
 8000ed4:	2b09      	cmp	r3, #9
 8000ed6:	d807      	bhi.n	8000ee8 <FSM+0xc8>
				{
					lenth = rx_data_;
 8000ed8:	693b      	ldr	r3, [r7, #16]
 8000eda:	757b      	strb	r3, [r7, #21]
					receive_state = MESSAGE1;
 8000edc:	4b2c      	ldr	r3, [pc, #176]	; (8000f90 <FSM+0x170>)
 8000ede:	2203      	movs	r2, #3
 8000ee0:	701a      	strb	r2, [r3, #0]
					i = 0;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	753b      	strb	r3, [r7, #20]
				}
				else
				{
					receive_state = ERRORR;
				}
				break;
 8000ee6:	e02e      	b.n	8000f46 <FSM+0x126>
					receive_state = ERRORR;
 8000ee8:	4b29      	ldr	r3, [pc, #164]	; (8000f90 <FSM+0x170>)
 8000eea:	2205      	movs	r2, #5
 8000eec:	701a      	strb	r2, [r3, #0]
				break;
 8000eee:	e02a      	b.n	8000f46 <FSM+0x126>

			case MESSAGE1:
				if (rx_data_ > 0x00 && rx_data_ < 0xff)
 8000ef0:	693b      	ldr	r3, [r7, #16]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d013      	beq.n	8000f1e <FSM+0xfe>
 8000ef6:	693b      	ldr	r3, [r7, #16]
 8000ef8:	2bfe      	cmp	r3, #254	; 0xfe
 8000efa:	d810      	bhi.n	8000f1e <FSM+0xfe>
				{
					msg1[i] = rx_data_;
 8000efc:	7d3b      	ldrb	r3, [r7, #20]
 8000efe:	68ba      	ldr	r2, [r7, #8]
 8000f00:	4413      	add	r3, r2
 8000f02:	693a      	ldr	r2, [r7, #16]
 8000f04:	b2d2      	uxtb	r2, r2
 8000f06:	701a      	strb	r2, [r3, #0]
					i++;
 8000f08:	7d3b      	ldrb	r3, [r7, #20]
 8000f0a:	3301      	adds	r3, #1
 8000f0c:	753b      	strb	r3, [r7, #20]
					if (i >= lenth)
 8000f0e:	7d3a      	ldrb	r2, [r7, #20]
 8000f10:	7d7b      	ldrb	r3, [r7, #21]
 8000f12:	429a      	cmp	r2, r3
 8000f14:	d307      	bcc.n	8000f26 <FSM+0x106>
						receive_state = END; //RECEIVER2_ID;
 8000f16:	4b1e      	ldr	r3, [pc, #120]	; (8000f90 <FSM+0x170>)
 8000f18:	2204      	movs	r2, #4
 8000f1a:	701a      	strb	r2, [r3, #0]
					if (i >= lenth)
 8000f1c:	e003      	b.n	8000f26 <FSM+0x106>
				}
				else
				{
					receive_state = ERRORR;
 8000f1e:	4b1c      	ldr	r3, [pc, #112]	; (8000f90 <FSM+0x170>)
 8000f20:	2205      	movs	r2, #5
 8000f22:	701a      	strb	r2, [r3, #0]
				}
				break;
 8000f24:	e00f      	b.n	8000f46 <FSM+0x126>
 8000f26:	e00e      	b.n	8000f46 <FSM+0x126>

			case END:
				if (rx_data_ == 0xfe)
 8000f28:	693b      	ldr	r3, [r7, #16]
 8000f2a:	2bfe      	cmp	r3, #254	; 0xfe
 8000f2c:	d104      	bne.n	8000f38 <FSM+0x118>
				{
					receive_state = WAITING_FF1;
 8000f2e:	4b18      	ldr	r3, [pc, #96]	; (8000f90 <FSM+0x170>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	701a      	strb	r2, [r3, #0]
					return lenth;
 8000f34:	7d7b      	ldrb	r3, [r7, #21]
 8000f36:	e026      	b.n	8000f86 <FSM+0x166>
				}
				else
				{
					receive_state = ERRORR;
 8000f38:	4b15      	ldr	r3, [pc, #84]	; (8000f90 <FSM+0x170>)
 8000f3a:	2205      	movs	r2, #5
 8000f3c:	701a      	strb	r2, [r3, #0]
				}
				break;
 8000f3e:	e002      	b.n	8000f46 <FSM+0x126>

			default:
				receive_state = ERRORR;
 8000f40:	4b13      	ldr	r3, [pc, #76]	; (8000f90 <FSM+0x170>)
 8000f42:	2205      	movs	r2, #5
 8000f44:	701a      	strb	r2, [r3, #0]
		}
		//printf("%f",&n);
		if (receive_state == ERRORR)
 8000f46:	4b12      	ldr	r3, [pc, #72]	; (8000f90 <FSM+0x170>)
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	2b05      	cmp	r3, #5
 8000f4c:	d114      	bne.n	8000f78 <FSM+0x158>
		{
			M3508[0].PID.Goal_Speed = 0;
 8000f4e:	4b12      	ldr	r3, [pc, #72]	; (8000f98 <FSM+0x178>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
			M3508[1].PID.Goal_Speed = 0;
 8000f56:	4b10      	ldr	r3, [pc, #64]	; (8000f98 <FSM+0x178>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	f8a3 20b8 	strh.w	r2, [r3, #184]	; 0xb8
			M3508[2].PID.Goal_Speed = 0;
 8000f5e:	4b0e      	ldr	r3, [pc, #56]	; (8000f98 <FSM+0x178>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
			M3508[3].PID.Goal_Speed = 0;
 8000f66:	4b0c      	ldr	r3, [pc, #48]	; (8000f98 <FSM+0x178>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178
			printf("wrong\r\n");
 8000f6e:	480b      	ldr	r0, [pc, #44]	; (8000f9c <FSM+0x17c>)
 8000f70:	f007 f860 	bl	8008034 <puts>
			return 0;
 8000f74:	2300      	movs	r3, #0
 8000f76:	e006      	b.n	8000f86 <FSM+0x166>
		}

		if (n == len)
 8000f78:	8afa      	ldrh	r2, [r7, #22]
 8000f7a:	89fb      	ldrh	r3, [r7, #14]
 8000f7c:	429a      	cmp	r2, r3
 8000f7e:	d000      	beq.n	8000f82 <FSM+0x162>
		rx_data_ = USART_RX_BUF[n++];
 8000f80:	e75a      	b.n	8000e38 <FSM+0x18>
			break;
 8000f82:	bf00      	nop
	}
	return 0;
 8000f84:	2300      	movs	r3, #0
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	3718      	adds	r7, #24
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	200000c4 	.word	0x200000c4
 8000f94:	20000578 	.word	0x20000578
 8000f98:	200000d0 	.word	0x200000d0
 8000f9c:	08008d34 	.word	0x08008d34

08000fa0 <Control_Initialize>:
 * @param  void
 * @retval void
 */

void Control_Initialize(void) //ff fb 0a 3a fc 03 20 0e f6 3a 98 3a 98 fe 0d 0a
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
	uint8_t i;
	for (i = 0; i < 4; i++)
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	71fb      	strb	r3, [r7, #7]
 8000faa:	e091      	b.n	80010d0 <Control_Initialize+0x130>
	{
		// 电机机械角
		M3508[i].Angle = 0;
 8000fac:	79fa      	ldrb	r2, [r7, #7]
 8000fae:	4956      	ldr	r1, [pc, #344]	; (8001108 <Control_Initialize+0x168>)
 8000fb0:	4613      	mov	r3, r2
 8000fb2:	005b      	lsls	r3, r3, #1
 8000fb4:	4413      	add	r3, r2
 8000fb6:	015b      	lsls	r3, r3, #5
 8000fb8:	440b      	add	r3, r1
 8000fba:	2200      	movs	r2, #0
 8000fbc:	601a      	str	r2, [r3, #0]
		// 电机扭矩
		M3508[i].Moment = 0;
 8000fbe:	79fa      	ldrb	r2, [r7, #7]
 8000fc0:	4951      	ldr	r1, [pc, #324]	; (8001108 <Control_Initialize+0x168>)
 8000fc2:	4613      	mov	r3, r2
 8000fc4:	005b      	lsls	r3, r3, #1
 8000fc6:	4413      	add	r3, r2
 8000fc8:	015b      	lsls	r3, r3, #5
 8000fca:	440b      	add	r3, r1
 8000fcc:	3308      	adds	r3, #8
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
		// 电机当前速度
		M3508[i].Speed = 0;
 8000fd2:	79fa      	ldrb	r2, [r7, #7]
 8000fd4:	494c      	ldr	r1, [pc, #304]	; (8001108 <Control_Initialize+0x168>)
 8000fd6:	4613      	mov	r3, r2
 8000fd8:	005b      	lsls	r3, r3, #1
 8000fda:	4413      	add	r3, r2
 8000fdc:	015b      	lsls	r3, r3, #5
 8000fde:	440b      	add	r3, r1
 8000fe0:	3304      	adds	r3, #4
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	601a      	str	r2, [r3, #0]
		// 电机电流输出量
		M3508[i].Control_Current = 0;
 8000fe6:	79fa      	ldrb	r2, [r7, #7]
 8000fe8:	4947      	ldr	r1, [pc, #284]	; (8001108 <Control_Initialize+0x168>)
 8000fea:	4613      	mov	r3, r2
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	4413      	add	r3, r2
 8000ff0:	015b      	lsls	r3, r3, #5
 8000ff2:	440b      	add	r3, r1
 8000ff4:	3314      	adds	r3, #20
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	801a      	strh	r2, [r3, #0]
//		M3508[i].Last_Control_Current=0;
//		M3508[i].Stop_On = 0;
//		// 电机停止标志
//		M3508[i].Stop_Flag = 0;
		// 电机电流限幅值(绝对值)
		M3508[i].Current_Limit = 15000;
 8000ffa:	79fa      	ldrb	r2, [r7, #7]
 8000ffc:	4942      	ldr	r1, [pc, #264]	; (8001108 <Control_Initialize+0x168>)
 8000ffe:	4613      	mov	r3, r2
 8001000:	005b      	lsls	r3, r3, #1
 8001002:	4413      	add	r3, r2
 8001004:	015b      	lsls	r3, r3, #5
 8001006:	440b      	add	r3, r1
 8001008:	3316      	adds	r3, #22
 800100a:	f643 2298 	movw	r2, #15000	; 0x3a98
 800100e:	801a      	strh	r2, [r3, #0]
//		M3508[i].Round = 0;
		M3508[i].Motor_Length = 0;
 8001010:	79fa      	ldrb	r2, [r7, #7]
 8001012:	493d      	ldr	r1, [pc, #244]	; (8001108 <Control_Initialize+0x168>)
 8001014:	4613      	mov	r3, r2
 8001016:	005b      	lsls	r3, r3, #1
 8001018:	4413      	add	r3, r2
 800101a:	015b      	lsls	r3, r3, #5
 800101c:	440b      	add	r3, r1
 800101e:	3318      	adds	r3, #24
 8001020:	f04f 0200 	mov.w	r2, #0
 8001024:	601a      	str	r2, [r3, #0]
//		M3508[i].Last_Angle = 0;
		// PID结构体初始化
		M3508[i].PID.Kp = 15.1;
 8001026:	79fa      	ldrb	r2, [r7, #7]
 8001028:	4937      	ldr	r1, [pc, #220]	; (8001108 <Control_Initialize+0x168>)
 800102a:	4613      	mov	r3, r2
 800102c:	005b      	lsls	r3, r3, #1
 800102e:	4413      	add	r3, r2
 8001030:	015b      	lsls	r3, r3, #5
 8001032:	440b      	add	r3, r1
 8001034:	f103 0120 	add.w	r1, r3, #32
 8001038:	a32d      	add	r3, pc, #180	; (adr r3, 80010f0 <Control_Initialize+0x150>)
 800103a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800103e:	e9c1 2300 	strd	r2, r3, [r1]
		M3508[i].PID.Ki = 0.78;
 8001042:	79fa      	ldrb	r2, [r7, #7]
 8001044:	4930      	ldr	r1, [pc, #192]	; (8001108 <Control_Initialize+0x168>)
 8001046:	4613      	mov	r3, r2
 8001048:	005b      	lsls	r3, r3, #1
 800104a:	4413      	add	r3, r2
 800104c:	015b      	lsls	r3, r3, #5
 800104e:	440b      	add	r3, r1
 8001050:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8001054:	a328      	add	r3, pc, #160	; (adr r3, 80010f8 <Control_Initialize+0x158>)
 8001056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800105a:	e9c1 2300 	strd	r2, r3, [r1]
		M3508[i].PID.Kd = 3.83;
 800105e:	79fa      	ldrb	r2, [r7, #7]
 8001060:	4929      	ldr	r1, [pc, #164]	; (8001108 <Control_Initialize+0x168>)
 8001062:	4613      	mov	r3, r2
 8001064:	005b      	lsls	r3, r3, #1
 8001066:	4413      	add	r3, r2
 8001068:	015b      	lsls	r3, r3, #5
 800106a:	440b      	add	r3, r1
 800106c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8001070:	a323      	add	r3, pc, #140	; (adr r3, 8001100 <Control_Initialize+0x160>)
 8001072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001076:	e9c1 2300 	strd	r2, r3, [r1]
		M3508[i].PID.Last_Error = 0;
 800107a:	79fa      	ldrb	r2, [r7, #7]
 800107c:	4922      	ldr	r1, [pc, #136]	; (8001108 <Control_Initialize+0x168>)
 800107e:	4613      	mov	r3, r2
 8001080:	005b      	lsls	r3, r3, #1
 8001082:	4413      	add	r3, r2
 8001084:	015b      	lsls	r3, r3, #5
 8001086:	440b      	add	r3, r1
 8001088:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800108c:	f04f 0200 	mov.w	r2, #0
 8001090:	f04f 0300 	mov.w	r3, #0
 8001094:	e9c1 2300 	strd	r2, r3, [r1]
		M3508[i].PID.Goal_Speed = 0;
 8001098:	79fa      	ldrb	r2, [r7, #7]
 800109a:	491b      	ldr	r1, [pc, #108]	; (8001108 <Control_Initialize+0x168>)
 800109c:	4613      	mov	r3, r2
 800109e:	005b      	lsls	r3, r3, #1
 80010a0:	4413      	add	r3, r2
 80010a2:	015b      	lsls	r3, r3, #5
 80010a4:	440b      	add	r3, r1
 80010a6:	3358      	adds	r3, #88	; 0x58
 80010a8:	2200      	movs	r2, #0
 80010aa:	801a      	strh	r2, [r3, #0]
		M3508[i].PID.Error_Sum = 0;
 80010ac:	79fa      	ldrb	r2, [r7, #7]
 80010ae:	4916      	ldr	r1, [pc, #88]	; (8001108 <Control_Initialize+0x168>)
 80010b0:	4613      	mov	r3, r2
 80010b2:	005b      	lsls	r3, r3, #1
 80010b4:	4413      	add	r3, r2
 80010b6:	015b      	lsls	r3, r3, #5
 80010b8:	440b      	add	r3, r1
 80010ba:	f103 0150 	add.w	r1, r3, #80	; 0x50
 80010be:	f04f 0200 	mov.w	r2, #0
 80010c2:	f04f 0300 	mov.w	r3, #0
 80010c6:	e9c1 2300 	strd	r2, r3, [r1]
	for (i = 0; i < 4; i++)
 80010ca:	79fb      	ldrb	r3, [r7, #7]
 80010cc:	3301      	adds	r3, #1
 80010ce:	71fb      	strb	r3, [r7, #7]
 80010d0:	79fb      	ldrb	r3, [r7, #7]
 80010d2:	2b03      	cmp	r3, #3
 80010d4:	f67f af6a 	bls.w	8000fac <Control_Initialize+0xc>
	}
	Error_Sum_set = 15000;
 80010d8:	4b0c      	ldr	r3, [pc, #48]	; (800110c <Control_Initialize+0x16c>)
 80010da:	f643 2298 	movw	r2, #15000	; 0x3a98
 80010de:	601a      	str	r2, [r3, #0]
}
 80010e0:	bf00      	nop
 80010e2:	370c      	adds	r7, #12
 80010e4:	46bd      	mov	sp, r7
 80010e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ea:	4770      	bx	lr
 80010ec:	f3af 8000 	nop.w
 80010f0:	33333333 	.word	0x33333333
 80010f4:	402e3333 	.word	0x402e3333
 80010f8:	8f5c28f6 	.word	0x8f5c28f6
 80010fc:	3fe8f5c2 	.word	0x3fe8f5c2
 8001100:	0a3d70a4 	.word	0x0a3d70a4
 8001104:	400ea3d7 	.word	0x400ea3d7
 8001108:	200000d0 	.word	0x200000d0
 800110c:	200000c8 	.word	0x200000c8

08001110 <Data_Convert>:
 * @param  电机电调(1, 2, 3, 4, 5, 6)
 * @retval void
 */

void Data_Convert(uint8_t Motor_ID)
{
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	4603      	mov	r3, r0
 8001118:	71fb      	strb	r3, [r7, #7]
	M3508[Motor_ID].Angle = (int16_t) ((M3508[Motor_ID].Original_Data[0] << 8) + M3508[Motor_ID].Original_Data[1]);
 800111a:	79fa      	ldrb	r2, [r7, #7]
 800111c:	4936      	ldr	r1, [pc, #216]	; (80011f8 <Data_Convert+0xe8>)
 800111e:	4613      	mov	r3, r2
 8001120:	005b      	lsls	r3, r3, #1
 8001122:	4413      	add	r3, r2
 8001124:	015b      	lsls	r3, r3, #5
 8001126:	440b      	add	r3, r1
 8001128:	330c      	adds	r3, #12
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	b29b      	uxth	r3, r3
 800112e:	021b      	lsls	r3, r3, #8
 8001130:	b299      	uxth	r1, r3
 8001132:	79fa      	ldrb	r2, [r7, #7]
 8001134:	4830      	ldr	r0, [pc, #192]	; (80011f8 <Data_Convert+0xe8>)
 8001136:	4613      	mov	r3, r2
 8001138:	005b      	lsls	r3, r3, #1
 800113a:	4413      	add	r3, r2
 800113c:	015b      	lsls	r3, r3, #5
 800113e:	4403      	add	r3, r0
 8001140:	330d      	adds	r3, #13
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	b29b      	uxth	r3, r3
 8001146:	440b      	add	r3, r1
 8001148:	b29b      	uxth	r3, r3
 800114a:	b21b      	sxth	r3, r3
 800114c:	79fa      	ldrb	r2, [r7, #7]
 800114e:	4618      	mov	r0, r3
 8001150:	4929      	ldr	r1, [pc, #164]	; (80011f8 <Data_Convert+0xe8>)
 8001152:	4613      	mov	r3, r2
 8001154:	005b      	lsls	r3, r3, #1
 8001156:	4413      	add	r3, r2
 8001158:	015b      	lsls	r3, r3, #5
 800115a:	440b      	add	r3, r1
 800115c:	6018      	str	r0, [r3, #0]
	M3508[Motor_ID].Speed = (int16_t) ((M3508[Motor_ID].Original_Data[2] << 8) + M3508[Motor_ID].Original_Data[3]);
 800115e:	79fa      	ldrb	r2, [r7, #7]
 8001160:	4925      	ldr	r1, [pc, #148]	; (80011f8 <Data_Convert+0xe8>)
 8001162:	4613      	mov	r3, r2
 8001164:	005b      	lsls	r3, r3, #1
 8001166:	4413      	add	r3, r2
 8001168:	015b      	lsls	r3, r3, #5
 800116a:	440b      	add	r3, r1
 800116c:	330e      	adds	r3, #14
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	b29b      	uxth	r3, r3
 8001172:	021b      	lsls	r3, r3, #8
 8001174:	b299      	uxth	r1, r3
 8001176:	79fa      	ldrb	r2, [r7, #7]
 8001178:	481f      	ldr	r0, [pc, #124]	; (80011f8 <Data_Convert+0xe8>)
 800117a:	4613      	mov	r3, r2
 800117c:	005b      	lsls	r3, r3, #1
 800117e:	4413      	add	r3, r2
 8001180:	015b      	lsls	r3, r3, #5
 8001182:	4403      	add	r3, r0
 8001184:	330f      	adds	r3, #15
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	b29b      	uxth	r3, r3
 800118a:	440b      	add	r3, r1
 800118c:	b29b      	uxth	r3, r3
 800118e:	b21b      	sxth	r3, r3
 8001190:	79fa      	ldrb	r2, [r7, #7]
 8001192:	4618      	mov	r0, r3
 8001194:	4918      	ldr	r1, [pc, #96]	; (80011f8 <Data_Convert+0xe8>)
 8001196:	4613      	mov	r3, r2
 8001198:	005b      	lsls	r3, r3, #1
 800119a:	4413      	add	r3, r2
 800119c:	015b      	lsls	r3, r3, #5
 800119e:	440b      	add	r3, r1
 80011a0:	3304      	adds	r3, #4
 80011a2:	6018      	str	r0, [r3, #0]
	M3508[Motor_ID].Moment = (int16_t) ((M3508[Motor_ID].Original_Data[4] << 8) + M3508[Motor_ID].Original_Data[5]);
 80011a4:	79fa      	ldrb	r2, [r7, #7]
 80011a6:	4914      	ldr	r1, [pc, #80]	; (80011f8 <Data_Convert+0xe8>)
 80011a8:	4613      	mov	r3, r2
 80011aa:	005b      	lsls	r3, r3, #1
 80011ac:	4413      	add	r3, r2
 80011ae:	015b      	lsls	r3, r3, #5
 80011b0:	440b      	add	r3, r1
 80011b2:	3310      	adds	r3, #16
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	b29b      	uxth	r3, r3
 80011b8:	021b      	lsls	r3, r3, #8
 80011ba:	b299      	uxth	r1, r3
 80011bc:	79fa      	ldrb	r2, [r7, #7]
 80011be:	480e      	ldr	r0, [pc, #56]	; (80011f8 <Data_Convert+0xe8>)
 80011c0:	4613      	mov	r3, r2
 80011c2:	005b      	lsls	r3, r3, #1
 80011c4:	4413      	add	r3, r2
 80011c6:	015b      	lsls	r3, r3, #5
 80011c8:	4403      	add	r3, r0
 80011ca:	3311      	adds	r3, #17
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	b29b      	uxth	r3, r3
 80011d0:	440b      	add	r3, r1
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	b21b      	sxth	r3, r3
 80011d6:	79fa      	ldrb	r2, [r7, #7]
 80011d8:	4618      	mov	r0, r3
 80011da:	4907      	ldr	r1, [pc, #28]	; (80011f8 <Data_Convert+0xe8>)
 80011dc:	4613      	mov	r3, r2
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	4413      	add	r3, r2
 80011e2:	015b      	lsls	r3, r3, #5
 80011e4:	440b      	add	r3, r1
 80011e6:	3308      	adds	r3, #8
 80011e8:	6018      	str	r0, [r3, #0]
}
 80011ea:	bf00      	nop
 80011ec:	370c      	adds	r7, #12
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	200000d0 	.word	0x200000d0

080011fc <CAN_Send_Control_Value>:
 * @param  电机电调(1, 2, 3, 4, 5, 6)
 * @retval void
 */

void CAN_Send_Control_Value(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
//	uint8_t i;
	static uint8_t Motor14_Current[8];

	// 填入CAN包
	Motor14_Current[0] = (uint8_t) (((M3508[0].Control_Current) & 0xFF00) >> 8);
 8001200:	4b1d      	ldr	r3, [pc, #116]	; (8001278 <CAN_Send_Control_Value+0x7c>)
 8001202:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001206:	121b      	asrs	r3, r3, #8
 8001208:	b2da      	uxtb	r2, r3
 800120a:	4b1c      	ldr	r3, [pc, #112]	; (800127c <CAN_Send_Control_Value+0x80>)
 800120c:	701a      	strb	r2, [r3, #0]
	Motor14_Current[1] = (uint8_t) ((M3508[0].Control_Current) & 0x00FF);
 800120e:	4b1a      	ldr	r3, [pc, #104]	; (8001278 <CAN_Send_Control_Value+0x7c>)
 8001210:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001214:	b2da      	uxtb	r2, r3
 8001216:	4b19      	ldr	r3, [pc, #100]	; (800127c <CAN_Send_Control_Value+0x80>)
 8001218:	705a      	strb	r2, [r3, #1]

	Motor14_Current[2] = (uint8_t) (((M3508[1].Control_Current) & 0xFF00) >> 8);
 800121a:	4b17      	ldr	r3, [pc, #92]	; (8001278 <CAN_Send_Control_Value+0x7c>)
 800121c:	f9b3 3074 	ldrsh.w	r3, [r3, #116]	; 0x74
 8001220:	121b      	asrs	r3, r3, #8
 8001222:	b2da      	uxtb	r2, r3
 8001224:	4b15      	ldr	r3, [pc, #84]	; (800127c <CAN_Send_Control_Value+0x80>)
 8001226:	709a      	strb	r2, [r3, #2]
	Motor14_Current[3] = (uint8_t) ((M3508[1].Control_Current) & 0x00FF);
 8001228:	4b13      	ldr	r3, [pc, #76]	; (8001278 <CAN_Send_Control_Value+0x7c>)
 800122a:	f9b3 3074 	ldrsh.w	r3, [r3, #116]	; 0x74
 800122e:	b2da      	uxtb	r2, r3
 8001230:	4b12      	ldr	r3, [pc, #72]	; (800127c <CAN_Send_Control_Value+0x80>)
 8001232:	70da      	strb	r2, [r3, #3]

	Motor14_Current[4] = (uint8_t) (((M3508[2].Control_Current) & 0xFF00) >> 8);
 8001234:	4b10      	ldr	r3, [pc, #64]	; (8001278 <CAN_Send_Control_Value+0x7c>)
 8001236:	f9b3 30d4 	ldrsh.w	r3, [r3, #212]	; 0xd4
 800123a:	121b      	asrs	r3, r3, #8
 800123c:	b2da      	uxtb	r2, r3
 800123e:	4b0f      	ldr	r3, [pc, #60]	; (800127c <CAN_Send_Control_Value+0x80>)
 8001240:	711a      	strb	r2, [r3, #4]
	Motor14_Current[5] = (uint8_t) ((M3508[2].Control_Current) & 0x00FF);
 8001242:	4b0d      	ldr	r3, [pc, #52]	; (8001278 <CAN_Send_Control_Value+0x7c>)
 8001244:	f9b3 30d4 	ldrsh.w	r3, [r3, #212]	; 0xd4
 8001248:	b2da      	uxtb	r2, r3
 800124a:	4b0c      	ldr	r3, [pc, #48]	; (800127c <CAN_Send_Control_Value+0x80>)
 800124c:	715a      	strb	r2, [r3, #5]

	Motor14_Current[6] = (uint8_t) (((M3508[3].Control_Current) & 0xFF00) >> 8);
 800124e:	4b0a      	ldr	r3, [pc, #40]	; (8001278 <CAN_Send_Control_Value+0x7c>)
 8001250:	f9b3 3134 	ldrsh.w	r3, [r3, #308]	; 0x134
 8001254:	121b      	asrs	r3, r3, #8
 8001256:	b2da      	uxtb	r2, r3
 8001258:	4b08      	ldr	r3, [pc, #32]	; (800127c <CAN_Send_Control_Value+0x80>)
 800125a:	719a      	strb	r2, [r3, #6]
	Motor14_Current[7] = (uint8_t) ((M3508[3].Control_Current) & 0x00FF);
 800125c:	4b06      	ldr	r3, [pc, #24]	; (8001278 <CAN_Send_Control_Value+0x7c>)
 800125e:	f9b3 3134 	ldrsh.w	r3, [r3, #308]	; 0x134
 8001262:	b2da      	uxtb	r2, r3
 8001264:	4b05      	ldr	r3, [pc, #20]	; (800127c <CAN_Send_Control_Value+0x80>)
 8001266:	71da      	strb	r2, [r3, #7]

	// 电调 1 ~ 4 0x200
	CAN2_Send_Msg(Motor14_Current, 0x200);
 8001268:	f44f 7100 	mov.w	r1, #512	; 0x200
 800126c:	4803      	ldr	r0, [pc, #12]	; (800127c <CAN_Send_Control_Value+0x80>)
 800126e:	f000 fddd 	bl	8001e2c <CAN2_Send_Msg>
	//printf("Can Send Msg1 Successfully!");
//	// 电调 5 ~ 8 0x1FF
//	CAN2_Send_Msg(Motor14_Current, 8, 0x1ff);
//	  //printf("Can Send Msg1 Successfully!");
}
 8001272:	bf00      	nop
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	200000d0 	.word	0x200000d0
 800127c:	2000009c 	.word	0x2000009c

08001280 <Motor_Speed_Control>:
 *         Goal_Speed:目标速度
 * @retval void
 */

void Motor_Speed_Control(int16_t Goal_Speed, uint8_t Motor_ID)
{
 8001280:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001284:	b08b      	sub	sp, #44	; 0x2c
 8001286:	af00      	add	r7, sp, #0
 8001288:	4603      	mov	r3, r0
 800128a:	460a      	mov	r2, r1
 800128c:	82fb      	strh	r3, [r7, #22]
 800128e:	4613      	mov	r3, r2
 8001290:	757b      	strb	r3, [r7, #21]
	double Error;
	double Control_Current = 0;
 8001292:	f04f 0200 	mov.w	r2, #0
 8001296:	f04f 0300 	mov.w	r3, #0
 800129a:	e9c7 2306 	strd	r2, r3, [r7, #24]
	//	uint8_t ki = 0;          //积分量的系数，当定差较大时加入积分量
	// 计算偏差
	Error = Goal_Speed - M3508[Motor_ID].Speed;
 800129e:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 80012a2:	7d7a      	ldrb	r2, [r7, #21]
 80012a4:	48be      	ldr	r0, [pc, #760]	; (80015a0 <Motor_Speed_Control+0x320>)
 80012a6:	4613      	mov	r3, r2
 80012a8:	005b      	lsls	r3, r3, #1
 80012aa:	4413      	add	r3, r2
 80012ac:	015b      	lsls	r3, r3, #5
 80012ae:	4403      	add	r3, r0
 80012b0:	3304      	adds	r3, #4
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	1acb      	subs	r3, r1, r3
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff f8d8 	bl	800046c <__aeabi_i2d>
 80012bc:	4602      	mov	r2, r0
 80012be:	460b      	mov	r3, r1
 80012c0:	e9c7 2308 	strd	r2, r3, [r7, #32]
	if (Error > 200)                                         //Error滤波，使曲线平滑
 80012c4:	f04f 0200 	mov.w	r2, #0
 80012c8:	4bb6      	ldr	r3, [pc, #728]	; (80015a4 <Motor_Speed_Control+0x324>)
 80012ca:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80012ce:	f7ff fbc7 	bl	8000a60 <__aeabi_dcmpgt>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d018      	beq.n	800130a <Motor_Speed_Control+0x8a>
	{
		Error = 200 * log(Error) - 860;
 80012d8:	ed97 0b08 	vldr	d0, [r7, #32]
 80012dc:	f007 fb04 	bl	80088e8 <log>
 80012e0:	ec51 0b10 	vmov	r0, r1, d0
 80012e4:	f04f 0200 	mov.w	r2, #0
 80012e8:	4bae      	ldr	r3, [pc, #696]	; (80015a4 <Motor_Speed_Control+0x324>)
 80012ea:	f7ff f929 	bl	8000540 <__aeabi_dmul>
 80012ee:	4602      	mov	r2, r0
 80012f0:	460b      	mov	r3, r1
 80012f2:	4610      	mov	r0, r2
 80012f4:	4619      	mov	r1, r3
 80012f6:	f04f 0200 	mov.w	r2, #0
 80012fa:	4bab      	ldr	r3, [pc, #684]	; (80015a8 <Motor_Speed_Control+0x328>)
 80012fc:	f7fe ff68 	bl	80001d0 <__aeabi_dsub>
 8001300:	4602      	mov	r2, r0
 8001302:	460b      	mov	r3, r1
 8001304:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8001308:	e028      	b.n	800135c <Motor_Speed_Control+0xdc>
	}
	else if (Error < -200)
 800130a:	f04f 0200 	mov.w	r2, #0
 800130e:	4ba7      	ldr	r3, [pc, #668]	; (80015ac <Motor_Speed_Control+0x32c>)
 8001310:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001314:	f7ff fb86 	bl	8000a24 <__aeabi_dcmplt>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d01e      	beq.n	800135c <Motor_Speed_Control+0xdc>
	{
		Error = -(200 * log(-Error) - 860);
 800131e:	6a3c      	ldr	r4, [r7, #32]
 8001320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001322:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001326:	ec45 4b10 	vmov	d0, r4, r5
 800132a:	f007 fadd 	bl	80088e8 <log>
 800132e:	ec51 0b10 	vmov	r0, r1, d0
 8001332:	f04f 0200 	mov.w	r2, #0
 8001336:	4b9b      	ldr	r3, [pc, #620]	; (80015a4 <Motor_Speed_Control+0x324>)
 8001338:	f7ff f902 	bl	8000540 <__aeabi_dmul>
 800133c:	4602      	mov	r2, r0
 800133e:	460b      	mov	r3, r1
 8001340:	4610      	mov	r0, r2
 8001342:	4619      	mov	r1, r3
 8001344:	f04f 0200 	mov.w	r2, #0
 8001348:	4b97      	ldr	r3, [pc, #604]	; (80015a8 <Motor_Speed_Control+0x328>)
 800134a:	f7fe ff41 	bl	80001d0 <__aeabi_dsub>
 800134e:	4602      	mov	r2, r0
 8001350:	460b      	mov	r3, r1
 8001352:	4611      	mov	r1, r2
 8001354:	6239      	str	r1, [r7, #32]
 8001356:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800135a:	627b      	str	r3, [r7, #36]	; 0x24
	}

	M3508[Motor_ID].PID.Error_Sum += Error;        //计算积分量
 800135c:	7d7a      	ldrb	r2, [r7, #21]
 800135e:	4990      	ldr	r1, [pc, #576]	; (80015a0 <Motor_Speed_Control+0x320>)
 8001360:	4613      	mov	r3, r2
 8001362:	005b      	lsls	r3, r3, #1
 8001364:	4413      	add	r3, r2
 8001366:	015b      	lsls	r3, r3, #5
 8001368:	440b      	add	r3, r1
 800136a:	3350      	adds	r3, #80	; 0x50
 800136c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001370:	7d7c      	ldrb	r4, [r7, #21]
 8001372:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001376:	f7fe ff2d 	bl	80001d4 <__adddf3>
 800137a:	4602      	mov	r2, r0
 800137c:	460b      	mov	r3, r1
 800137e:	4610      	mov	r0, r2
 8001380:	4619      	mov	r1, r3
 8001382:	4a87      	ldr	r2, [pc, #540]	; (80015a0 <Motor_Speed_Control+0x320>)
 8001384:	4623      	mov	r3, r4
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	4423      	add	r3, r4
 800138a:	015b      	lsls	r3, r3, #5
 800138c:	4413      	add	r3, r2
 800138e:	3350      	adds	r3, #80	; 0x50
 8001390:	e9c3 0100 	strd	r0, r1, [r3]

	// PID积分限幅
	if (fabs(M3508[Motor_ID].PID.Error_Sum) > Error_Sum_set)
 8001394:	7d7a      	ldrb	r2, [r7, #21]
 8001396:	4982      	ldr	r1, [pc, #520]	; (80015a0 <Motor_Speed_Control+0x320>)
 8001398:	4613      	mov	r3, r2
 800139a:	005b      	lsls	r3, r3, #1
 800139c:	4413      	add	r3, r2
 800139e:	015b      	lsls	r3, r3, #5
 80013a0:	440b      	add	r3, r1
 80013a2:	3350      	adds	r3, #80	; 0x50
 80013a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013a8:	4690      	mov	r8, r2
 80013aa:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 80013ae:	4b80      	ldr	r3, [pc, #512]	; (80015b0 <Motor_Speed_Control+0x330>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff f85a 	bl	800046c <__aeabi_i2d>
 80013b8:	4602      	mov	r2, r0
 80013ba:	460b      	mov	r3, r1
 80013bc:	4640      	mov	r0, r8
 80013be:	4649      	mov	r1, r9
 80013c0:	f7ff fb4e 	bl	8000a60 <__aeabi_dcmpgt>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d032      	beq.n	8001430 <Motor_Speed_Control+0x1b0>
	{
		if (M3508[Motor_ID].PID.Error_Sum > 0)
 80013ca:	7d7a      	ldrb	r2, [r7, #21]
 80013cc:	4974      	ldr	r1, [pc, #464]	; (80015a0 <Motor_Speed_Control+0x320>)
 80013ce:	4613      	mov	r3, r2
 80013d0:	005b      	lsls	r3, r3, #1
 80013d2:	4413      	add	r3, r2
 80013d4:	015b      	lsls	r3, r3, #5
 80013d6:	440b      	add	r3, r1
 80013d8:	3350      	adds	r3, #80	; 0x50
 80013da:	e9d3 0100 	ldrd	r0, r1, [r3]
 80013de:	f04f 0200 	mov.w	r2, #0
 80013e2:	f04f 0300 	mov.w	r3, #0
 80013e6:	f7ff fb3b 	bl	8000a60 <__aeabi_dcmpgt>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d00f      	beq.n	8001410 <Motor_Speed_Control+0x190>
			M3508[Motor_ID].PID.Error_Sum = Error_Sum_set;
 80013f0:	4b6f      	ldr	r3, [pc, #444]	; (80015b0 <Motor_Speed_Control+0x330>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	7d7c      	ldrb	r4, [r7, #21]
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7ff f838 	bl	800046c <__aeabi_i2d>
 80013fc:	4a68      	ldr	r2, [pc, #416]	; (80015a0 <Motor_Speed_Control+0x320>)
 80013fe:	4623      	mov	r3, r4
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	4423      	add	r3, r4
 8001404:	015b      	lsls	r3, r3, #5
 8001406:	4413      	add	r3, r2
 8001408:	3350      	adds	r3, #80	; 0x50
 800140a:	e9c3 0100 	strd	r0, r1, [r3]
 800140e:	e00f      	b.n	8001430 <Motor_Speed_Control+0x1b0>
		else
			M3508[Motor_ID].PID.Error_Sum = -1 * Error_Sum_set;
 8001410:	4b67      	ldr	r3, [pc, #412]	; (80015b0 <Motor_Speed_Control+0x330>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	425b      	negs	r3, r3
 8001416:	7d7c      	ldrb	r4, [r7, #21]
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff f827 	bl	800046c <__aeabi_i2d>
 800141e:	4a60      	ldr	r2, [pc, #384]	; (80015a0 <Motor_Speed_Control+0x320>)
 8001420:	4623      	mov	r3, r4
 8001422:	005b      	lsls	r3, r3, #1
 8001424:	4423      	add	r3, r4
 8001426:	015b      	lsls	r3, r3, #5
 8001428:	4413      	add	r3, r2
 800142a:	3350      	adds	r3, #80	; 0x50
 800142c:	e9c3 0100 	strd	r0, r1, [r3]
	}

//	if((Error-M3508[Motor_ID].PID.Last_Error) < 10 && Error > 10 ) ki = 1;   //当微分量为零但是依然有误差时加入积分量

	// 计算电流输出量
	Control_Current = M3508[Motor_ID].PID.Kp * Error + M3508[Motor_ID].PID.Ki * M3508[Motor_ID].PID.Error_Sum + M3508[Motor_ID].PID.Kd * (Error - M3508[Motor_ID].PID.Last_Error);
 8001430:	7d7a      	ldrb	r2, [r7, #21]
 8001432:	495b      	ldr	r1, [pc, #364]	; (80015a0 <Motor_Speed_Control+0x320>)
 8001434:	4613      	mov	r3, r2
 8001436:	005b      	lsls	r3, r3, #1
 8001438:	4413      	add	r3, r2
 800143a:	015b      	lsls	r3, r3, #5
 800143c:	440b      	add	r3, r1
 800143e:	3320      	adds	r3, #32
 8001440:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001444:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001448:	f7ff f87a 	bl	8000540 <__aeabi_dmul>
 800144c:	4602      	mov	r2, r0
 800144e:	460b      	mov	r3, r1
 8001450:	4614      	mov	r4, r2
 8001452:	461d      	mov	r5, r3
 8001454:	7d7a      	ldrb	r2, [r7, #21]
 8001456:	4952      	ldr	r1, [pc, #328]	; (80015a0 <Motor_Speed_Control+0x320>)
 8001458:	4613      	mov	r3, r2
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	4413      	add	r3, r2
 800145e:	015b      	lsls	r3, r3, #5
 8001460:	440b      	add	r3, r1
 8001462:	3328      	adds	r3, #40	; 0x28
 8001464:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001468:	7d7a      	ldrb	r2, [r7, #21]
 800146a:	4e4d      	ldr	r6, [pc, #308]	; (80015a0 <Motor_Speed_Control+0x320>)
 800146c:	4613      	mov	r3, r2
 800146e:	005b      	lsls	r3, r3, #1
 8001470:	4413      	add	r3, r2
 8001472:	015b      	lsls	r3, r3, #5
 8001474:	4433      	add	r3, r6
 8001476:	3350      	adds	r3, #80	; 0x50
 8001478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800147c:	f7ff f860 	bl	8000540 <__aeabi_dmul>
 8001480:	4602      	mov	r2, r0
 8001482:	460b      	mov	r3, r1
 8001484:	4620      	mov	r0, r4
 8001486:	4629      	mov	r1, r5
 8001488:	f7fe fea4 	bl	80001d4 <__adddf3>
 800148c:	4602      	mov	r2, r0
 800148e:	460b      	mov	r3, r1
 8001490:	4690      	mov	r8, r2
 8001492:	4699      	mov	r9, r3
 8001494:	7d7a      	ldrb	r2, [r7, #21]
 8001496:	4942      	ldr	r1, [pc, #264]	; (80015a0 <Motor_Speed_Control+0x320>)
 8001498:	4613      	mov	r3, r2
 800149a:	005b      	lsls	r3, r3, #1
 800149c:	4413      	add	r3, r2
 800149e:	015b      	lsls	r3, r3, #5
 80014a0:	440b      	add	r3, r1
 80014a2:	3330      	adds	r3, #48	; 0x30
 80014a4:	e9d3 4500 	ldrd	r4, r5, [r3]
 80014a8:	7d7a      	ldrb	r2, [r7, #21]
 80014aa:	493d      	ldr	r1, [pc, #244]	; (80015a0 <Motor_Speed_Control+0x320>)
 80014ac:	4613      	mov	r3, r2
 80014ae:	005b      	lsls	r3, r3, #1
 80014b0:	4413      	add	r3, r2
 80014b2:	015b      	lsls	r3, r3, #5
 80014b4:	440b      	add	r3, r1
 80014b6:	3338      	adds	r3, #56	; 0x38
 80014b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014bc:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80014c0:	f7fe fe86 	bl	80001d0 <__aeabi_dsub>
 80014c4:	4602      	mov	r2, r0
 80014c6:	460b      	mov	r3, r1
 80014c8:	4620      	mov	r0, r4
 80014ca:	4629      	mov	r1, r5
 80014cc:	f7ff f838 	bl	8000540 <__aeabi_dmul>
 80014d0:	4602      	mov	r2, r0
 80014d2:	460b      	mov	r3, r1
 80014d4:	4640      	mov	r0, r8
 80014d6:	4649      	mov	r1, r9
 80014d8:	f7fe fe7c 	bl	80001d4 <__adddf3>
 80014dc:	4602      	mov	r2, r0
 80014de:	460b      	mov	r3, r1
 80014e0:	e9c7 2306 	strd	r2, r3, [r7, #24]
	M3508[Motor_ID].PID.Last_Error = Error;
 80014e4:	7d7a      	ldrb	r2, [r7, #21]
 80014e6:	492e      	ldr	r1, [pc, #184]	; (80015a0 <Motor_Speed_Control+0x320>)
 80014e8:	4613      	mov	r3, r2
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	4413      	add	r3, r2
 80014ee:	015b      	lsls	r3, r3, #5
 80014f0:	440b      	add	r3, r1
 80014f2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80014f6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80014fa:	e9c1 2300 	strd	r2, r3, [r1]

	// 电流限幅
	if (fabs(Control_Current) < 1)
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	60bb      	str	r3, [r7, #8]
 8001502:	69fb      	ldr	r3, [r7, #28]
 8001504:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001508:	60fb      	str	r3, [r7, #12]
 800150a:	f04f 0200 	mov.w	r2, #0
 800150e:	4b29      	ldr	r3, [pc, #164]	; (80015b4 <Motor_Speed_Control+0x334>)
 8001510:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001514:	f7ff fa86 	bl	8000a24 <__aeabi_dcmplt>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d006      	beq.n	800152c <Motor_Speed_Control+0x2ac>
		Control_Current = 0;  //滤波使曲线平滑
 800151e:	f04f 0200 	mov.w	r2, #0
 8001522:	f04f 0300 	mov.w	r3, #0
 8001526:	e9c7 2306 	strd	r2, r3, [r7, #24]
 800152a:	e065      	b.n	80015f8 <Motor_Speed_Control+0x378>
	else
	{
		// 限幅
		if (fabs(Control_Current) > M3508[Motor_ID].Current_Limit)
 800152c:	69bb      	ldr	r3, [r7, #24]
 800152e:	603b      	str	r3, [r7, #0]
 8001530:	69fb      	ldr	r3, [r7, #28]
 8001532:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001536:	607b      	str	r3, [r7, #4]
 8001538:	7d7a      	ldrb	r2, [r7, #21]
 800153a:	4919      	ldr	r1, [pc, #100]	; (80015a0 <Motor_Speed_Control+0x320>)
 800153c:	4613      	mov	r3, r2
 800153e:	005b      	lsls	r3, r3, #1
 8001540:	4413      	add	r3, r2
 8001542:	015b      	lsls	r3, r3, #5
 8001544:	440b      	add	r3, r1
 8001546:	3316      	adds	r3, #22
 8001548:	f9b3 3000 	ldrsh.w	r3, [r3]
 800154c:	4618      	mov	r0, r3
 800154e:	f7fe ff8d 	bl	800046c <__aeabi_i2d>
 8001552:	4602      	mov	r2, r0
 8001554:	460b      	mov	r3, r1
 8001556:	e9d7 0100 	ldrd	r0, r1, [r7]
 800155a:	f7ff fa81 	bl	8000a60 <__aeabi_dcmpgt>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d03c      	beq.n	80015de <Motor_Speed_Control+0x35e>
		{
			if (Control_Current > 0)
 8001564:	f04f 0200 	mov.w	r2, #0
 8001568:	f04f 0300 	mov.w	r3, #0
 800156c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001570:	f7ff fa76 	bl	8000a60 <__aeabi_dcmpgt>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d01e      	beq.n	80015b8 <Motor_Speed_Control+0x338>
				Control_Current = M3508[Motor_ID].Current_Limit;
 800157a:	7d7a      	ldrb	r2, [r7, #21]
 800157c:	4908      	ldr	r1, [pc, #32]	; (80015a0 <Motor_Speed_Control+0x320>)
 800157e:	4613      	mov	r3, r2
 8001580:	005b      	lsls	r3, r3, #1
 8001582:	4413      	add	r3, r2
 8001584:	015b      	lsls	r3, r3, #5
 8001586:	440b      	add	r3, r1
 8001588:	3316      	adds	r3, #22
 800158a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800158e:	4618      	mov	r0, r3
 8001590:	f7fe ff6c 	bl	800046c <__aeabi_i2d>
 8001594:	4602      	mov	r2, r0
 8001596:	460b      	mov	r3, r1
 8001598:	e9c7 2306 	strd	r2, r3, [r7, #24]
 800159c:	e02c      	b.n	80015f8 <Motor_Speed_Control+0x378>
 800159e:	bf00      	nop
 80015a0:	200000d0 	.word	0x200000d0
 80015a4:	40690000 	.word	0x40690000
 80015a8:	408ae000 	.word	0x408ae000
 80015ac:	c0690000 	.word	0xc0690000
 80015b0:	200000c8 	.word	0x200000c8
 80015b4:	3ff00000 	.word	0x3ff00000
			else
				Control_Current = -M3508[Motor_ID].Current_Limit;
 80015b8:	7d7a      	ldrb	r2, [r7, #21]
 80015ba:	491a      	ldr	r1, [pc, #104]	; (8001624 <Motor_Speed_Control+0x3a4>)
 80015bc:	4613      	mov	r3, r2
 80015be:	005b      	lsls	r3, r3, #1
 80015c0:	4413      	add	r3, r2
 80015c2:	015b      	lsls	r3, r3, #5
 80015c4:	440b      	add	r3, r1
 80015c6:	3316      	adds	r3, #22
 80015c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015cc:	425b      	negs	r3, r3
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7fe ff4c 	bl	800046c <__aeabi_i2d>
 80015d4:	4602      	mov	r2, r0
 80015d6:	460b      	mov	r3, r1
 80015d8:	e9c7 2306 	strd	r2, r3, [r7, #24]
 80015dc:	e00c      	b.n	80015f8 <Motor_Speed_Control+0x378>
		}
		else
		{
			Control_Current = (int16_t) (Control_Current);
 80015de:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80015e2:	f7ff fa5d 	bl	8000aa0 <__aeabi_d2iz>
 80015e6:	4603      	mov	r3, r0
 80015e8:	b21b      	sxth	r3, r3
 80015ea:	4618      	mov	r0, r3
 80015ec:	f7fe ff3e 	bl	800046c <__aeabi_i2d>
 80015f0:	4602      	mov	r2, r0
 80015f2:	460b      	mov	r3, r1
 80015f4:	e9c7 2306 	strd	r2, r3, [r7, #24]
		}
	}
	M3508[Motor_ID].Control_Current = Control_Current;
 80015f8:	7d7c      	ldrb	r4, [r7, #21]
 80015fa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80015fe:	f7ff fa4f 	bl	8000aa0 <__aeabi_d2iz>
 8001602:	4603      	mov	r3, r0
 8001604:	b219      	sxth	r1, r3
 8001606:	4a07      	ldr	r2, [pc, #28]	; (8001624 <Motor_Speed_Control+0x3a4>)
 8001608:	4623      	mov	r3, r4
 800160a:	005b      	lsls	r3, r3, #1
 800160c:	4423      	add	r3, r4
 800160e:	015b      	lsls	r3, r3, #5
 8001610:	4413      	add	r3, r2
 8001612:	3314      	adds	r3, #20
 8001614:	460a      	mov	r2, r1
 8001616:	801a      	strh	r2, [r3, #0]
}
 8001618:	bf00      	nop
 800161a:	372c      	adds	r7, #44	; 0x2c
 800161c:	46bd      	mov	sp, r7
 800161e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001622:	bf00      	nop
 8001624:	200000d0 	.word	0x200000d0

08001628 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800162e:	463b      	mov	r3, r7
 8001630:	2200      	movs	r2, #0
 8001632:	601a      	str	r2, [r3, #0]
 8001634:	605a      	str	r2, [r3, #4]
 8001636:	609a      	str	r2, [r3, #8]
 8001638:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800163a:	4b39      	ldr	r3, [pc, #228]	; (8001720 <MX_ADC1_Init+0xf8>)
 800163c:	4a39      	ldr	r2, [pc, #228]	; (8001724 <MX_ADC1_Init+0xfc>)
 800163e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001640:	4b37      	ldr	r3, [pc, #220]	; (8001720 <MX_ADC1_Init+0xf8>)
 8001642:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001646:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001648:	4b35      	ldr	r3, [pc, #212]	; (8001720 <MX_ADC1_Init+0xf8>)
 800164a:	2200      	movs	r2, #0
 800164c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800164e:	4b34      	ldr	r3, [pc, #208]	; (8001720 <MX_ADC1_Init+0xf8>)
 8001650:	2201      	movs	r2, #1
 8001652:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001654:	4b32      	ldr	r3, [pc, #200]	; (8001720 <MX_ADC1_Init+0xf8>)
 8001656:	2201      	movs	r2, #1
 8001658:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800165a:	4b31      	ldr	r3, [pc, #196]	; (8001720 <MX_ADC1_Init+0xf8>)
 800165c:	2200      	movs	r2, #0
 800165e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001662:	4b2f      	ldr	r3, [pc, #188]	; (8001720 <MX_ADC1_Init+0xf8>)
 8001664:	2200      	movs	r2, #0
 8001666:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001668:	4b2d      	ldr	r3, [pc, #180]	; (8001720 <MX_ADC1_Init+0xf8>)
 800166a:	4a2f      	ldr	r2, [pc, #188]	; (8001728 <MX_ADC1_Init+0x100>)
 800166c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800166e:	4b2c      	ldr	r3, [pc, #176]	; (8001720 <MX_ADC1_Init+0xf8>)
 8001670:	2200      	movs	r2, #0
 8001672:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8001674:	4b2a      	ldr	r3, [pc, #168]	; (8001720 <MX_ADC1_Init+0xf8>)
 8001676:	2204      	movs	r2, #4
 8001678:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800167a:	4b29      	ldr	r3, [pc, #164]	; (8001720 <MX_ADC1_Init+0xf8>)
 800167c:	2201      	movs	r2, #1
 800167e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001682:	4b27      	ldr	r3, [pc, #156]	; (8001720 <MX_ADC1_Init+0xf8>)
 8001684:	2201      	movs	r2, #1
 8001686:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001688:	4825      	ldr	r0, [pc, #148]	; (8001720 <MX_ADC1_Init+0xf8>)
 800168a:	f001 fe3b 	bl	8003304 <HAL_ADC_Init>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d001      	beq.n	8001698 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001694:	f000 fe40 	bl	8002318 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001698:	230a      	movs	r3, #10
 800169a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800169c:	2301      	movs	r3, #1
 800169e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80016a0:	2307      	movs	r3, #7
 80016a2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016a4:	463b      	mov	r3, r7
 80016a6:	4619      	mov	r1, r3
 80016a8:	481d      	ldr	r0, [pc, #116]	; (8001720 <MX_ADC1_Init+0xf8>)
 80016aa:	f001 ff9d 	bl	80035e8 <HAL_ADC_ConfigChannel>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80016b4:	f000 fe30 	bl	8002318 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80016b8:	230b      	movs	r3, #11
 80016ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80016bc:	2302      	movs	r3, #2
 80016be:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016c0:	463b      	mov	r3, r7
 80016c2:	4619      	mov	r1, r3
 80016c4:	4816      	ldr	r0, [pc, #88]	; (8001720 <MX_ADC1_Init+0xf8>)
 80016c6:	f001 ff8f 	bl	80035e8 <HAL_ADC_ConfigChannel>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80016d0:	f000 fe22 	bl	8002318 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80016d4:	230c      	movs	r3, #12
 80016d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80016d8:	2303      	movs	r3, #3
 80016da:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016dc:	463b      	mov	r3, r7
 80016de:	4619      	mov	r1, r3
 80016e0:	480f      	ldr	r0, [pc, #60]	; (8001720 <MX_ADC1_Init+0xf8>)
 80016e2:	f001 ff81 	bl	80035e8 <HAL_ADC_ConfigChannel>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80016ec:	f000 fe14 	bl	8002318 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80016f0:	2302      	movs	r3, #2
 80016f2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80016f4:	2304      	movs	r3, #4
 80016f6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016f8:	463b      	mov	r3, r7
 80016fa:	4619      	mov	r1, r3
 80016fc:	4808      	ldr	r0, [pc, #32]	; (8001720 <MX_ADC1_Init+0xf8>)
 80016fe:	f001 ff73 	bl	80035e8 <HAL_ADC_ConfigChannel>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001708:	f000 fe06 	bl	8002318 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, 4);
 800170c:	2204      	movs	r2, #4
 800170e:	4907      	ldr	r1, [pc, #28]	; (800172c <MX_ADC1_Init+0x104>)
 8001710:	4803      	ldr	r0, [pc, #12]	; (8001720 <MX_ADC1_Init+0xf8>)
 8001712:	f001 fe3b 	bl	800338c <HAL_ADC_Start_DMA>
  /* USER CODE END ADC1_Init 2 */

}
 8001716:	bf00      	nop
 8001718:	3710      	adds	r7, #16
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	20000250 	.word	0x20000250
 8001724:	40012000 	.word	0x40012000
 8001728:	0f000001 	.word	0x0f000001
 800172c:	200002f8 	.word	0x200002f8

08001730 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b08a      	sub	sp, #40	; 0x28
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001738:	f107 0314 	add.w	r3, r7, #20
 800173c:	2200      	movs	r2, #0
 800173e:	601a      	str	r2, [r3, #0]
 8001740:	605a      	str	r2, [r3, #4]
 8001742:	609a      	str	r2, [r3, #8]
 8001744:	60da      	str	r2, [r3, #12]
 8001746:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a3c      	ldr	r2, [pc, #240]	; (8001840 <HAL_ADC_MspInit+0x110>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d171      	bne.n	8001836 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001752:	2300      	movs	r3, #0
 8001754:	613b      	str	r3, [r7, #16]
 8001756:	4b3b      	ldr	r3, [pc, #236]	; (8001844 <HAL_ADC_MspInit+0x114>)
 8001758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800175a:	4a3a      	ldr	r2, [pc, #232]	; (8001844 <HAL_ADC_MspInit+0x114>)
 800175c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001760:	6453      	str	r3, [r2, #68]	; 0x44
 8001762:	4b38      	ldr	r3, [pc, #224]	; (8001844 <HAL_ADC_MspInit+0x114>)
 8001764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001766:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800176a:	613b      	str	r3, [r7, #16]
 800176c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800176e:	2300      	movs	r3, #0
 8001770:	60fb      	str	r3, [r7, #12]
 8001772:	4b34      	ldr	r3, [pc, #208]	; (8001844 <HAL_ADC_MspInit+0x114>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001776:	4a33      	ldr	r2, [pc, #204]	; (8001844 <HAL_ADC_MspInit+0x114>)
 8001778:	f043 0304 	orr.w	r3, r3, #4
 800177c:	6313      	str	r3, [r2, #48]	; 0x30
 800177e:	4b31      	ldr	r3, [pc, #196]	; (8001844 <HAL_ADC_MspInit+0x114>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001782:	f003 0304 	and.w	r3, r3, #4
 8001786:	60fb      	str	r3, [r7, #12]
 8001788:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800178a:	2300      	movs	r3, #0
 800178c:	60bb      	str	r3, [r7, #8]
 800178e:	4b2d      	ldr	r3, [pc, #180]	; (8001844 <HAL_ADC_MspInit+0x114>)
 8001790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001792:	4a2c      	ldr	r2, [pc, #176]	; (8001844 <HAL_ADC_MspInit+0x114>)
 8001794:	f043 0301 	orr.w	r3, r3, #1
 8001798:	6313      	str	r3, [r2, #48]	; 0x30
 800179a:	4b2a      	ldr	r3, [pc, #168]	; (8001844 <HAL_ADC_MspInit+0x114>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179e:	f003 0301 	and.w	r3, r3, #1
 80017a2:	60bb      	str	r3, [r7, #8]
 80017a4:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80017a6:	2307      	movs	r3, #7
 80017a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017aa:	2303      	movs	r3, #3
 80017ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ae:	2300      	movs	r3, #0
 80017b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017b2:	f107 0314 	add.w	r3, r7, #20
 80017b6:	4619      	mov	r1, r3
 80017b8:	4823      	ldr	r0, [pc, #140]	; (8001848 <HAL_ADC_MspInit+0x118>)
 80017ba:	f003 fd21 	bl	8005200 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80017be:	2304      	movs	r3, #4
 80017c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017c2:	2303      	movs	r3, #3
 80017c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c6:	2300      	movs	r3, #0
 80017c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ca:	f107 0314 	add.w	r3, r7, #20
 80017ce:	4619      	mov	r1, r3
 80017d0:	481e      	ldr	r0, [pc, #120]	; (800184c <HAL_ADC_MspInit+0x11c>)
 80017d2:	f003 fd15 	bl	8005200 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80017d6:	4b1e      	ldr	r3, [pc, #120]	; (8001850 <HAL_ADC_MspInit+0x120>)
 80017d8:	4a1e      	ldr	r2, [pc, #120]	; (8001854 <HAL_ADC_MspInit+0x124>)
 80017da:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80017dc:	4b1c      	ldr	r3, [pc, #112]	; (8001850 <HAL_ADC_MspInit+0x120>)
 80017de:	2200      	movs	r2, #0
 80017e0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017e2:	4b1b      	ldr	r3, [pc, #108]	; (8001850 <HAL_ADC_MspInit+0x120>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80017e8:	4b19      	ldr	r3, [pc, #100]	; (8001850 <HAL_ADC_MspInit+0x120>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80017ee:	4b18      	ldr	r3, [pc, #96]	; (8001850 <HAL_ADC_MspInit+0x120>)
 80017f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017f4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017f6:	4b16      	ldr	r3, [pc, #88]	; (8001850 <HAL_ADC_MspInit+0x120>)
 80017f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80017fc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80017fe:	4b14      	ldr	r3, [pc, #80]	; (8001850 <HAL_ADC_MspInit+0x120>)
 8001800:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001804:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001806:	4b12      	ldr	r3, [pc, #72]	; (8001850 <HAL_ADC_MspInit+0x120>)
 8001808:	f44f 7280 	mov.w	r2, #256	; 0x100
 800180c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800180e:	4b10      	ldr	r3, [pc, #64]	; (8001850 <HAL_ADC_MspInit+0x120>)
 8001810:	2200      	movs	r2, #0
 8001812:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001814:	4b0e      	ldr	r3, [pc, #56]	; (8001850 <HAL_ADC_MspInit+0x120>)
 8001816:	2200      	movs	r2, #0
 8001818:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800181a:	480d      	ldr	r0, [pc, #52]	; (8001850 <HAL_ADC_MspInit+0x120>)
 800181c:	f003 f8ee 	bl	80049fc <HAL_DMA_Init>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8001826:	f000 fd77 	bl	8002318 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	4a08      	ldr	r2, [pc, #32]	; (8001850 <HAL_ADC_MspInit+0x120>)
 800182e:	639a      	str	r2, [r3, #56]	; 0x38
 8001830:	4a07      	ldr	r2, [pc, #28]	; (8001850 <HAL_ADC_MspInit+0x120>)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001836:	bf00      	nop
 8001838:	3728      	adds	r7, #40	; 0x28
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	40012000 	.word	0x40012000
 8001844:	40023800 	.word	0x40023800
 8001848:	40020800 	.word	0x40020800
 800184c:	40020000 	.word	0x40020000
 8001850:	20000298 	.word	0x20000298
 8001854:	40026410 	.word	0x40026410

08001858 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800185c:	4b18      	ldr	r3, [pc, #96]	; (80018c0 <MX_CAN1_Init+0x68>)
 800185e:	4a19      	ldr	r2, [pc, #100]	; (80018c4 <MX_CAN1_Init+0x6c>)
 8001860:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8001862:	4b17      	ldr	r3, [pc, #92]	; (80018c0 <MX_CAN1_Init+0x68>)
 8001864:	2203      	movs	r2, #3
 8001866:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001868:	4b15      	ldr	r3, [pc, #84]	; (80018c0 <MX_CAN1_Init+0x68>)
 800186a:	2200      	movs	r2, #0
 800186c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800186e:	4b14      	ldr	r3, [pc, #80]	; (80018c0 <MX_CAN1_Init+0x68>)
 8001870:	2200      	movs	r2, #0
 8001872:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_7TQ;
 8001874:	4b12      	ldr	r3, [pc, #72]	; (80018c0 <MX_CAN1_Init+0x68>)
 8001876:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 800187a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_6TQ;
 800187c:	4b10      	ldr	r3, [pc, #64]	; (80018c0 <MX_CAN1_Init+0x68>)
 800187e:	f44f 02a0 	mov.w	r2, #5242880	; 0x500000
 8001882:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001884:	4b0e      	ldr	r3, [pc, #56]	; (80018c0 <MX_CAN1_Init+0x68>)
 8001886:	2200      	movs	r2, #0
 8001888:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800188a:	4b0d      	ldr	r3, [pc, #52]	; (80018c0 <MX_CAN1_Init+0x68>)
 800188c:	2200      	movs	r2, #0
 800188e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001890:	4b0b      	ldr	r3, [pc, #44]	; (80018c0 <MX_CAN1_Init+0x68>)
 8001892:	2200      	movs	r2, #0
 8001894:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8001896:	4b0a      	ldr	r3, [pc, #40]	; (80018c0 <MX_CAN1_Init+0x68>)
 8001898:	2201      	movs	r2, #1
 800189a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800189c:	4b08      	ldr	r3, [pc, #32]	; (80018c0 <MX_CAN1_Init+0x68>)
 800189e:	2200      	movs	r2, #0
 80018a0:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80018a2:	4b07      	ldr	r3, [pc, #28]	; (80018c0 <MX_CAN1_Init+0x68>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80018a8:	4805      	ldr	r0, [pc, #20]	; (80018c0 <MX_CAN1_Init+0x68>)
 80018aa:	f002 f93d 	bl	8003b28 <HAL_CAN_Init>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80018b4:	f000 fd30 	bl	8002318 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
	CAN1Filter_Config();
 80018b8:	f000 f8f0 	bl	8001a9c <CAN1Filter_Config>
  /* USER CODE END CAN1_Init 2 */

}
 80018bc:	bf00      	nop
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	20000328 	.word	0x20000328
 80018c4:	40006400 	.word	0x40006400

080018c8 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 80018cc:	4b18      	ldr	r3, [pc, #96]	; (8001930 <MX_CAN2_Init+0x68>)
 80018ce:	4a19      	ldr	r2, [pc, #100]	; (8001934 <MX_CAN2_Init+0x6c>)
 80018d0:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 3;
 80018d2:	4b17      	ldr	r3, [pc, #92]	; (8001930 <MX_CAN2_Init+0x68>)
 80018d4:	2203      	movs	r2, #3
 80018d6:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80018d8:	4b15      	ldr	r3, [pc, #84]	; (8001930 <MX_CAN2_Init+0x68>)
 80018da:	2200      	movs	r2, #0
 80018dc:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80018de:	4b14      	ldr	r3, [pc, #80]	; (8001930 <MX_CAN2_Init+0x68>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_7TQ;
 80018e4:	4b12      	ldr	r3, [pc, #72]	; (8001930 <MX_CAN2_Init+0x68>)
 80018e6:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 80018ea:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_6TQ;
 80018ec:	4b10      	ldr	r3, [pc, #64]	; (8001930 <MX_CAN2_Init+0x68>)
 80018ee:	f44f 02a0 	mov.w	r2, #5242880	; 0x500000
 80018f2:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 80018f4:	4b0e      	ldr	r3, [pc, #56]	; (8001930 <MX_CAN2_Init+0x68>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 80018fa:	4b0d      	ldr	r3, [pc, #52]	; (8001930 <MX_CAN2_Init+0x68>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8001900:	4b0b      	ldr	r3, [pc, #44]	; (8001930 <MX_CAN2_Init+0x68>)
 8001902:	2200      	movs	r2, #0
 8001904:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = ENABLE;
 8001906:	4b0a      	ldr	r3, [pc, #40]	; (8001930 <MX_CAN2_Init+0x68>)
 8001908:	2201      	movs	r2, #1
 800190a:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 800190c:	4b08      	ldr	r3, [pc, #32]	; (8001930 <MX_CAN2_Init+0x68>)
 800190e:	2200      	movs	r2, #0
 8001910:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8001912:	4b07      	ldr	r3, [pc, #28]	; (8001930 <MX_CAN2_Init+0x68>)
 8001914:	2200      	movs	r2, #0
 8001916:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8001918:	4805      	ldr	r0, [pc, #20]	; (8001930 <MX_CAN2_Init+0x68>)
 800191a:	f002 f905 	bl	8003b28 <HAL_CAN_Init>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8001924:	f000 fcf8 	bl	8002318 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */
	CAN2Filter_Config();
 8001928:	f000 f8f2 	bl	8001b10 <CAN2Filter_Config>
  /* USER CODE END CAN2_Init 2 */

}
 800192c:	bf00      	nop
 800192e:	bd80      	pop	{r7, pc}
 8001930:	20000300 	.word	0x20000300
 8001934:	40006800 	.word	0x40006800

08001938 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b08c      	sub	sp, #48	; 0x30
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001940:	f107 031c 	add.w	r3, r7, #28
 8001944:	2200      	movs	r2, #0
 8001946:	601a      	str	r2, [r3, #0]
 8001948:	605a      	str	r2, [r3, #4]
 800194a:	609a      	str	r2, [r3, #8]
 800194c:	60da      	str	r2, [r3, #12]
 800194e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a4b      	ldr	r2, [pc, #300]	; (8001a84 <HAL_CAN_MspInit+0x14c>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d13e      	bne.n	80019d8 <HAL_CAN_MspInit+0xa0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 800195a:	4b4b      	ldr	r3, [pc, #300]	; (8001a88 <HAL_CAN_MspInit+0x150>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	3301      	adds	r3, #1
 8001960:	4a49      	ldr	r2, [pc, #292]	; (8001a88 <HAL_CAN_MspInit+0x150>)
 8001962:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001964:	4b48      	ldr	r3, [pc, #288]	; (8001a88 <HAL_CAN_MspInit+0x150>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2b01      	cmp	r3, #1
 800196a:	d10d      	bne.n	8001988 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 800196c:	2300      	movs	r3, #0
 800196e:	61bb      	str	r3, [r7, #24]
 8001970:	4b46      	ldr	r3, [pc, #280]	; (8001a8c <HAL_CAN_MspInit+0x154>)
 8001972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001974:	4a45      	ldr	r2, [pc, #276]	; (8001a8c <HAL_CAN_MspInit+0x154>)
 8001976:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800197a:	6413      	str	r3, [r2, #64]	; 0x40
 800197c:	4b43      	ldr	r3, [pc, #268]	; (8001a8c <HAL_CAN_MspInit+0x154>)
 800197e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001980:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001984:	61bb      	str	r3, [r7, #24]
 8001986:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001988:	2300      	movs	r3, #0
 800198a:	617b      	str	r3, [r7, #20]
 800198c:	4b3f      	ldr	r3, [pc, #252]	; (8001a8c <HAL_CAN_MspInit+0x154>)
 800198e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001990:	4a3e      	ldr	r2, [pc, #248]	; (8001a8c <HAL_CAN_MspInit+0x154>)
 8001992:	f043 0301 	orr.w	r3, r3, #1
 8001996:	6313      	str	r3, [r2, #48]	; 0x30
 8001998:	4b3c      	ldr	r3, [pc, #240]	; (8001a8c <HAL_CAN_MspInit+0x154>)
 800199a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199c:	f003 0301 	and.w	r3, r3, #1
 80019a0:	617b      	str	r3, [r7, #20]
 80019a2:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80019a4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80019a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019aa:	2302      	movs	r3, #2
 80019ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ae:	2300      	movs	r3, #0
 80019b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019b2:	2303      	movs	r3, #3
 80019b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80019b6:	2309      	movs	r3, #9
 80019b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ba:	f107 031c 	add.w	r3, r7, #28
 80019be:	4619      	mov	r1, r3
 80019c0:	4833      	ldr	r0, [pc, #204]	; (8001a90 <HAL_CAN_MspInit+0x158>)
 80019c2:	f003 fc1d 	bl	8005200 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);
 80019c6:	2200      	movs	r2, #0
 80019c8:	2101      	movs	r1, #1
 80019ca:	2014      	movs	r0, #20
 80019cc:	f002 ffdf 	bl	800498e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80019d0:	2014      	movs	r0, #20
 80019d2:	f002 fff8 	bl	80049c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 80019d6:	e050      	b.n	8001a7a <HAL_CAN_MspInit+0x142>
  else if(canHandle->Instance==CAN2)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a2d      	ldr	r2, [pc, #180]	; (8001a94 <HAL_CAN_MspInit+0x15c>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d14b      	bne.n	8001a7a <HAL_CAN_MspInit+0x142>
    __HAL_RCC_CAN2_CLK_ENABLE();
 80019e2:	2300      	movs	r3, #0
 80019e4:	613b      	str	r3, [r7, #16]
 80019e6:	4b29      	ldr	r3, [pc, #164]	; (8001a8c <HAL_CAN_MspInit+0x154>)
 80019e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ea:	4a28      	ldr	r2, [pc, #160]	; (8001a8c <HAL_CAN_MspInit+0x154>)
 80019ec:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80019f0:	6413      	str	r3, [r2, #64]	; 0x40
 80019f2:	4b26      	ldr	r3, [pc, #152]	; (8001a8c <HAL_CAN_MspInit+0x154>)
 80019f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80019fa:	613b      	str	r3, [r7, #16]
 80019fc:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 80019fe:	4b22      	ldr	r3, [pc, #136]	; (8001a88 <HAL_CAN_MspInit+0x150>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	3301      	adds	r3, #1
 8001a04:	4a20      	ldr	r2, [pc, #128]	; (8001a88 <HAL_CAN_MspInit+0x150>)
 8001a06:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001a08:	4b1f      	ldr	r3, [pc, #124]	; (8001a88 <HAL_CAN_MspInit+0x150>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d10d      	bne.n	8001a2c <HAL_CAN_MspInit+0xf4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001a10:	2300      	movs	r3, #0
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	4b1d      	ldr	r3, [pc, #116]	; (8001a8c <HAL_CAN_MspInit+0x154>)
 8001a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a18:	4a1c      	ldr	r2, [pc, #112]	; (8001a8c <HAL_CAN_MspInit+0x154>)
 8001a1a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a1e:	6413      	str	r3, [r2, #64]	; 0x40
 8001a20:	4b1a      	ldr	r3, [pc, #104]	; (8001a8c <HAL_CAN_MspInit+0x154>)
 8001a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a28:	60fb      	str	r3, [r7, #12]
 8001a2a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	60bb      	str	r3, [r7, #8]
 8001a30:	4b16      	ldr	r3, [pc, #88]	; (8001a8c <HAL_CAN_MspInit+0x154>)
 8001a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a34:	4a15      	ldr	r2, [pc, #84]	; (8001a8c <HAL_CAN_MspInit+0x154>)
 8001a36:	f043 0302 	orr.w	r3, r3, #2
 8001a3a:	6313      	str	r3, [r2, #48]	; 0x30
 8001a3c:	4b13      	ldr	r3, [pc, #76]	; (8001a8c <HAL_CAN_MspInit+0x154>)
 8001a3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a40:	f003 0302 	and.w	r3, r3, #2
 8001a44:	60bb      	str	r3, [r7, #8]
 8001a46:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001a48:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001a4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a4e:	2302      	movs	r3, #2
 8001a50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a52:	2300      	movs	r3, #0
 8001a54:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a56:	2303      	movs	r3, #3
 8001a58:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001a5a:	2309      	movs	r3, #9
 8001a5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a5e:	f107 031c 	add.w	r3, r7, #28
 8001a62:	4619      	mov	r1, r3
 8001a64:	480c      	ldr	r0, [pc, #48]	; (8001a98 <HAL_CAN_MspInit+0x160>)
 8001a66:	f003 fbcb 	bl	8005200 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 2, 0);
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	2102      	movs	r1, #2
 8001a6e:	2041      	movs	r0, #65	; 0x41
 8001a70:	f002 ff8d 	bl	800498e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 8001a74:	2041      	movs	r0, #65	; 0x41
 8001a76:	f002 ffa6 	bl	80049c6 <HAL_NVIC_EnableIRQ>
}
 8001a7a:	bf00      	nop
 8001a7c:	3730      	adds	r7, #48	; 0x30
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	40006400 	.word	0x40006400
 8001a88:	200000a4 	.word	0x200000a4
 8001a8c:	40023800 	.word	0x40023800
 8001a90:	40020000 	.word	0x40020000
 8001a94:	40006800 	.word	0x40006800
 8001a98:	40020400 	.word	0x40020400

08001a9c <CAN1Filter_Config>:
  }
}

/* USER CODE BEGIN 1 */
void CAN1Filter_Config(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b08a      	sub	sp, #40	; 0x28
 8001aa0:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef sFilterConfig;

	sFilterConfig.FilterBank = 0;                       //CAN过滤器编号，范围0-27
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;   //CAN过滤器模式，掩码模式或列表模式
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;  //CAN过滤器尺度，16位或32位
 8001aaa:	2300      	movs	r3, #0
 8001aac:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = (0x01e0 >> 5) << 5;
 8001aae:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001ab2:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = (0x02e0 >> 5) << 5;
 8001ab4:	f44f 7338 	mov.w	r3, #736	; 0x2e0
 8001ab8:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 8001aba:	2300      	movs	r3, #0
 8001abc:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;				//报文通过过滤器的匹配后，存储到哪个FIFO
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;    		//激活过滤器
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank = 0;
 8001aca:	2300      	movs	r3, #0
 8001acc:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 8001ace:	463b      	mov	r3, r7
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	480e      	ldr	r0, [pc, #56]	; (8001b0c <CAN1Filter_Config+0x70>)
 8001ad4:	f002 f924 	bl	8003d20 <HAL_CAN_ConfigFilter>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <CAN1Filter_Config+0x46>
	{
		Error_Handler();
 8001ade:	f000 fc1b 	bl	8002318 <Error_Handler>
	}
	if (HAL_CAN_Start(&hcan1) != HAL_OK)
 8001ae2:	480a      	ldr	r0, [pc, #40]	; (8001b0c <CAN1Filter_Config+0x70>)
 8001ae4:	f002 f9fc 	bl	8003ee0 <HAL_CAN_Start>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <CAN1Filter_Config+0x56>
	{
		Error_Handler();
 8001aee:	f000 fc13 	bl	8002318 <Error_Handler>
	}
	if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8001af2:	2102      	movs	r1, #2
 8001af4:	4805      	ldr	r0, [pc, #20]	; (8001b0c <CAN1Filter_Config+0x70>)
 8001af6:	f002 fc24 	bl	8004342 <HAL_CAN_ActivateNotification>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <CAN1Filter_Config+0x68>
	{
		Error_Handler();
 8001b00:	f000 fc0a 	bl	8002318 <Error_Handler>
	}
}
 8001b04:	bf00      	nop
 8001b06:	3728      	adds	r7, #40	; 0x28
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	20000328 	.word	0x20000328

08001b10 <CAN2Filter_Config>:

void CAN2Filter_Config(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b08a      	sub	sp, #40	; 0x28
 8001b14:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef sFilterConfig;

	sFilterConfig.FilterBank = 14;                       //CAN过滤器编号，范围0-27
 8001b16:	230e      	movs	r3, #14
 8001b18:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;   //CAN过滤器模式，掩码模式或列表模式
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;  //CAN过滤器尺度，16位或32位
 8001b1e:	2300      	movs	r3, #0
 8001b20:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x0201 << 5;
 8001b22:	f244 0320 	movw	r3, #16416	; 0x4020
 8001b26:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0202 << 5;
 8001b28:	f244 0340 	movw	r3, #16448	; 0x4040
 8001b2c:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0203 << 5;
 8001b2e:	f244 0360 	movw	r3, #16480	; 0x4060
 8001b32:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0204 << 5;
 8001b34:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 8001b38:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO1;				//报文通过过滤器的匹配后，存储到哪个FIFO
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;    		//激活过滤器
 8001b3e:	2301      	movs	r3, #1
 8001b40:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 8001b42:	230e      	movs	r3, #14
 8001b44:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig) != HAL_OK)
 8001b46:	463b      	mov	r3, r7
 8001b48:	4619      	mov	r1, r3
 8001b4a:	480e      	ldr	r0, [pc, #56]	; (8001b84 <CAN2Filter_Config+0x74>)
 8001b4c:	f002 f8e8 	bl	8003d20 <HAL_CAN_ConfigFilter>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <CAN2Filter_Config+0x4a>
	{
		Error_Handler();
 8001b56:	f000 fbdf 	bl	8002318 <Error_Handler>
	}
	if (HAL_CAN_Start(&hcan2) != HAL_OK)
 8001b5a:	480a      	ldr	r0, [pc, #40]	; (8001b84 <CAN2Filter_Config+0x74>)
 8001b5c:	f002 f9c0 	bl	8003ee0 <HAL_CAN_Start>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <CAN2Filter_Config+0x5a>
	{
		Error_Handler();
 8001b66:	f000 fbd7 	bl	8002318 <Error_Handler>
	}
	if (HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO1_MSG_PENDING) != HAL_OK)
 8001b6a:	2110      	movs	r1, #16
 8001b6c:	4805      	ldr	r0, [pc, #20]	; (8001b84 <CAN2Filter_Config+0x74>)
 8001b6e:	f002 fbe8 	bl	8004342 <HAL_CAN_ActivateNotification>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d001      	beq.n	8001b7c <CAN2Filter_Config+0x6c>
	{
		Error_Handler();
 8001b78:	f000 fbce 	bl	8002318 <Error_Handler>
	}
}
 8001b7c:	bf00      	nop
 8001b7e:	3728      	adds	r7, #40	; 0x28
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	20000300 	.word	0x20000300

08001b88 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b08c      	sub	sp, #48	; 0x30
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
	if (hcan == &hcan1)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	4a4c      	ldr	r2, [pc, #304]	; (8001cc4 <HAL_CAN_RxFifo0MsgPendingCallback+0x13c>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	f040 8091 	bne.w	8001cbc <HAL_CAN_RxFifo0MsgPendingCallback+0x134>
	{
		CAN_RxHeaderTypeDef RxMessage;
		uint8_t data[8];

		if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxMessage, data) != HAL_OK)
 8001b9a:	f107 030c 	add.w	r3, r7, #12
 8001b9e:	f107 0214 	add.w	r2, r7, #20
 8001ba2:	2100      	movs	r1, #0
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	f002 faba 	bl	800411e <HAL_CAN_GetRxMessage>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>
		{
			Error_Handler();
 8001bb0:	f000 fbb2 	bl	8002318 <Error_Handler>
		}

		static float Goal_Speed = 0;

		switch (RxMessage.StdId)
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	2b0f      	cmp	r3, #15
 8001bb8:	d002      	beq.n	8001bc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>
 8001bba:	2b17      	cmp	r3, #23
 8001bbc:	d035      	beq.n	8001c2a <HAL_CAN_RxFifo0MsgPendingCallback+0xa2>

				break;
			}
		}
	}
}
 8001bbe:	e07d      	b.n	8001cbc <HAL_CAN_RxFifo0MsgPendingCallback+0x134>
 8001bc0:	68fb      	ldr	r3, [r7, #12]
				memcpy(&Goal_Speed, data, 4); 				//左前
 8001bc2:	4a41      	ldr	r2, [pc, #260]	; (8001cc8 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 8001bc4:	6013      	str	r3, [r2, #0]
				Goal_Speed *= SPEED_MULTIPLE;
 8001bc6:	4b40      	ldr	r3, [pc, #256]	; (8001cc8 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 8001bc8:	edd3 7a00 	vldr	s15, [r3]
 8001bcc:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8001ccc <HAL_CAN_RxFifo0MsgPendingCallback+0x144>
 8001bd0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bd4:	4b3c      	ldr	r3, [pc, #240]	; (8001cc8 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 8001bd6:	edc3 7a00 	vstr	s15, [r3]
				M3508[3].PID.Goal_Speed = (int16_t) Goal_Speed;
 8001bda:	4b3b      	ldr	r3, [pc, #236]	; (8001cc8 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 8001bdc:	edd3 7a00 	vldr	s15, [r3]
 8001be0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001be4:	ee17 3a90 	vmov	r3, s15
 8001be8:	b21a      	sxth	r2, r3
 8001bea:	4b39      	ldr	r3, [pc, #228]	; (8001cd0 <HAL_CAN_RxFifo0MsgPendingCallback+0x148>)
 8001bec:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178
				memcpy(&Goal_Speed, data + 4, 4);			//左后
 8001bf0:	f107 030c 	add.w	r3, r7, #12
 8001bf4:	3304      	adds	r3, #4
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	4b33      	ldr	r3, [pc, #204]	; (8001cc8 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 8001bfc:	601a      	str	r2, [r3, #0]
				Goal_Speed *= SPEED_MULTIPLE;
 8001bfe:	4b32      	ldr	r3, [pc, #200]	; (8001cc8 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 8001c00:	edd3 7a00 	vldr	s15, [r3]
 8001c04:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8001ccc <HAL_CAN_RxFifo0MsgPendingCallback+0x144>
 8001c08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c0c:	4b2e      	ldr	r3, [pc, #184]	; (8001cc8 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 8001c0e:	edc3 7a00 	vstr	s15, [r3]
				M3508[0].PID.Goal_Speed = (int16_t) Goal_Speed;
 8001c12:	4b2d      	ldr	r3, [pc, #180]	; (8001cc8 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 8001c14:	edd3 7a00 	vldr	s15, [r3]
 8001c18:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c1c:	ee17 3a90 	vmov	r3, s15
 8001c20:	b21a      	sxth	r2, r3
 8001c22:	4b2b      	ldr	r3, [pc, #172]	; (8001cd0 <HAL_CAN_RxFifo0MsgPendingCallback+0x148>)
 8001c24:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
				break;
 8001c28:	e048      	b.n	8001cbc <HAL_CAN_RxFifo0MsgPendingCallback+0x134>
 8001c2a:	68fb      	ldr	r3, [r7, #12]
				memcpy(&Goal_Speed, data, 4);						//右前
 8001c2c:	4a26      	ldr	r2, [pc, #152]	; (8001cc8 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 8001c2e:	6013      	str	r3, [r2, #0]
				Goal_Speed *= SPEED_MULTIPLE;
 8001c30:	4b25      	ldr	r3, [pc, #148]	; (8001cc8 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 8001c32:	edd3 7a00 	vldr	s15, [r3]
 8001c36:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8001ccc <HAL_CAN_RxFifo0MsgPendingCallback+0x144>
 8001c3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c3e:	4b22      	ldr	r3, [pc, #136]	; (8001cc8 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 8001c40:	edc3 7a00 	vstr	s15, [r3]
				M3508[2].PID.Goal_Speed = (int16_t) Goal_Speed;
 8001c44:	4b20      	ldr	r3, [pc, #128]	; (8001cc8 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 8001c46:	edd3 7a00 	vldr	s15, [r3]
 8001c4a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c4e:	ee17 3a90 	vmov	r3, s15
 8001c52:	b21a      	sxth	r2, r3
 8001c54:	4b1e      	ldr	r3, [pc, #120]	; (8001cd0 <HAL_CAN_RxFifo0MsgPendingCallback+0x148>)
 8001c56:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
				M3508[2].PID.Goal_Speed = -M3508[2].PID.Goal_Speed;
 8001c5a:	4b1d      	ldr	r3, [pc, #116]	; (8001cd0 <HAL_CAN_RxFifo0MsgPendingCallback+0x148>)
 8001c5c:	f9b3 3118 	ldrsh.w	r3, [r3, #280]	; 0x118
 8001c60:	b29b      	uxth	r3, r3
 8001c62:	425b      	negs	r3, r3
 8001c64:	b29b      	uxth	r3, r3
 8001c66:	b21a      	sxth	r2, r3
 8001c68:	4b19      	ldr	r3, [pc, #100]	; (8001cd0 <HAL_CAN_RxFifo0MsgPendingCallback+0x148>)
 8001c6a:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
				memcpy(&Goal_Speed, data + 4, 4);			//右后
 8001c6e:	f107 030c 	add.w	r3, r7, #12
 8001c72:	3304      	adds	r3, #4
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	461a      	mov	r2, r3
 8001c78:	4b13      	ldr	r3, [pc, #76]	; (8001cc8 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 8001c7a:	601a      	str	r2, [r3, #0]
				Goal_Speed *= SPEED_MULTIPLE;
 8001c7c:	4b12      	ldr	r3, [pc, #72]	; (8001cc8 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 8001c7e:	edd3 7a00 	vldr	s15, [r3]
 8001c82:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8001ccc <HAL_CAN_RxFifo0MsgPendingCallback+0x144>
 8001c86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c8a:	4b0f      	ldr	r3, [pc, #60]	; (8001cc8 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 8001c8c:	edc3 7a00 	vstr	s15, [r3]
				M3508[1].PID.Goal_Speed = (int16_t) Goal_Speed;
 8001c90:	4b0d      	ldr	r3, [pc, #52]	; (8001cc8 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 8001c92:	edd3 7a00 	vldr	s15, [r3]
 8001c96:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c9a:	ee17 3a90 	vmov	r3, s15
 8001c9e:	b21a      	sxth	r2, r3
 8001ca0:	4b0b      	ldr	r3, [pc, #44]	; (8001cd0 <HAL_CAN_RxFifo0MsgPendingCallback+0x148>)
 8001ca2:	f8a3 20b8 	strh.w	r2, [r3, #184]	; 0xb8
				M3508[1].PID.Goal_Speed = -M3508[1].PID.Goal_Speed;
 8001ca6:	4b0a      	ldr	r3, [pc, #40]	; (8001cd0 <HAL_CAN_RxFifo0MsgPendingCallback+0x148>)
 8001ca8:	f9b3 30b8 	ldrsh.w	r3, [r3, #184]	; 0xb8
 8001cac:	b29b      	uxth	r3, r3
 8001cae:	425b      	negs	r3, r3
 8001cb0:	b29b      	uxth	r3, r3
 8001cb2:	b21a      	sxth	r2, r3
 8001cb4:	4b06      	ldr	r3, [pc, #24]	; (8001cd0 <HAL_CAN_RxFifo0MsgPendingCallback+0x148>)
 8001cb6:	f8a3 20b8 	strh.w	r2, [r3, #184]	; 0xb8
				break;
 8001cba:	bf00      	nop
}
 8001cbc:	bf00      	nop
 8001cbe:	3730      	adds	r7, #48	; 0x30
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	20000328 	.word	0x20000328
 8001cc8:	200000a8 	.word	0x200000a8
 8001ccc:	443b8000 	.word	0x443b8000
 8001cd0:	200000d0 	.word	0x200000d0

08001cd4 <HAL_CAN_RxFifo1MsgPendingCallback>:
		Error_Handler();
	}
}

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b08c      	sub	sp, #48	; 0x30
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
	if (hcan == &hcan2)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	4a51      	ldr	r2, [pc, #324]	; (8001e24 <HAL_CAN_RxFifo1MsgPendingCallback+0x150>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	f040 809a 	bne.w	8001e1a <HAL_CAN_RxFifo1MsgPendingCallback+0x146>
	{
		CAN_RxHeaderTypeDef RxMessage;
		uint8_t data[8];

		if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &RxMessage, data) != HAL_OK)
 8001ce6:	f107 0308 	add.w	r3, r7, #8
 8001cea:	f107 0210 	add.w	r2, r7, #16
 8001cee:	2101      	movs	r1, #1
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	f002 fa14 	bl	800411e <HAL_CAN_GetRxMessage>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d001      	beq.n	8001d00 <HAL_CAN_RxFifo1MsgPendingCallback+0x2c>
		{
			Error_Handler();
 8001cfc:	f000 fb0c 	bl	8002318 <Error_Handler>
		}

		switch (RxMessage.StdId)
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8001d06:	2b03      	cmp	r3, #3
 8001d08:	f200 8087 	bhi.w	8001e1a <HAL_CAN_RxFifo1MsgPendingCallback+0x146>
 8001d0c:	a201      	add	r2, pc, #4	; (adr r2, 8001d14 <HAL_CAN_RxFifo1MsgPendingCallback+0x40>)
 8001d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d12:	bf00      	nop
 8001d14:	08001d25 	.word	0x08001d25
 8001d18:	08001d61 	.word	0x08001d61
 8001d1c:	08001d9f 	.word	0x08001d9f
 8001d20:	08001ddd 	.word	0x08001ddd
		{
			case 0x0201:
			{
				for (uint8_t i = 0; i < 8; ++i)
 8001d24:	2300      	movs	r3, #0
 8001d26:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001d2a:	e011      	b.n	8001d50 <HAL_CAN_RxFifo1MsgPendingCallback+0x7c>
				{
					//储存原始信息
					M3508[0].Original_Data[i] = data[i];
 8001d2c:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001d30:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001d34:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001d38:	440a      	add	r2, r1
 8001d3a:	f812 1c28 	ldrb.w	r1, [r2, #-40]
 8001d3e:	4a3a      	ldr	r2, [pc, #232]	; (8001e28 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>)
 8001d40:	4413      	add	r3, r2
 8001d42:	460a      	mov	r2, r1
 8001d44:	731a      	strb	r2, [r3, #12]
				for (uint8_t i = 0; i < 8; ++i)
 8001d46:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001d50:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001d54:	2b07      	cmp	r3, #7
 8001d56:	d9e9      	bls.n	8001d2c <HAL_CAN_RxFifo1MsgPendingCallback+0x58>
				}
				//进行消息的转换
				Data_Convert(0);
 8001d58:	2000      	movs	r0, #0
 8001d5a:	f7ff f9d9 	bl	8001110 <Data_Convert>

				break;
 8001d5e:	e05c      	b.n	8001e1a <HAL_CAN_RxFifo1MsgPendingCallback+0x146>
			}
			case 0x0202:
			{
				for (uint8_t i = 0; i < 8; ++i)
 8001d60:	2300      	movs	r3, #0
 8001d62:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8001d66:	e012      	b.n	8001d8e <HAL_CAN_RxFifo1MsgPendingCallback+0xba>
				{
					//储存原始信息
					M3508[1].Original_Data[i] = data[i];
 8001d68:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8001d6c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001d70:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001d74:	440a      	add	r2, r1
 8001d76:	f812 1c28 	ldrb.w	r1, [r2, #-40]
 8001d7a:	4a2b      	ldr	r2, [pc, #172]	; (8001e28 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>)
 8001d7c:	4413      	add	r3, r2
 8001d7e:	460a      	mov	r2, r1
 8001d80:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
				for (uint8_t i = 0; i < 8; ++i)
 8001d84:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001d88:	3301      	adds	r3, #1
 8001d8a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8001d8e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001d92:	2b07      	cmp	r3, #7
 8001d94:	d9e8      	bls.n	8001d68 <HAL_CAN_RxFifo1MsgPendingCallback+0x94>
				}
				//进行消息的转换
				Data_Convert(1);
 8001d96:	2001      	movs	r0, #1
 8001d98:	f7ff f9ba 	bl	8001110 <Data_Convert>

				break;
 8001d9c:	e03d      	b.n	8001e1a <HAL_CAN_RxFifo1MsgPendingCallback+0x146>
			}
			case 0x0203:
			{
				for (uint8_t i = 0; i < 8; ++i)
 8001d9e:	2300      	movs	r3, #0
 8001da0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8001da4:	e012      	b.n	8001dcc <HAL_CAN_RxFifo1MsgPendingCallback+0xf8>
				{
					//储存原始信息
					M3508[2].Original_Data[i] = data[i];
 8001da6:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8001daa:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001dae:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001db2:	440a      	add	r2, r1
 8001db4:	f812 1c28 	ldrb.w	r1, [r2, #-40]
 8001db8:	4a1b      	ldr	r2, [pc, #108]	; (8001e28 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>)
 8001dba:	4413      	add	r3, r2
 8001dbc:	460a      	mov	r2, r1
 8001dbe:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
				for (uint8_t i = 0; i < 8; ++i)
 8001dc2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001dc6:	3301      	adds	r3, #1
 8001dc8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8001dcc:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001dd0:	2b07      	cmp	r3, #7
 8001dd2:	d9e8      	bls.n	8001da6 <HAL_CAN_RxFifo1MsgPendingCallback+0xd2>
				}
				//进行消息的转换
				Data_Convert(2);
 8001dd4:	2002      	movs	r0, #2
 8001dd6:	f7ff f99b 	bl	8001110 <Data_Convert>

				break;
 8001dda:	e01e      	b.n	8001e1a <HAL_CAN_RxFifo1MsgPendingCallback+0x146>
			}
			case 0x0204:
			{
				for (uint8_t i = 0; i < 8; ++i)
 8001ddc:	2300      	movs	r3, #0
 8001dde:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8001de2:	e012      	b.n	8001e0a <HAL_CAN_RxFifo1MsgPendingCallback+0x136>
				{
					//储存原始信息
					M3508[3].Original_Data[i] = data[i];
 8001de4:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8001de8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001dec:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001df0:	440a      	add	r2, r1
 8001df2:	f812 1c28 	ldrb.w	r1, [r2, #-40]
 8001df6:	4a0c      	ldr	r2, [pc, #48]	; (8001e28 <HAL_CAN_RxFifo1MsgPendingCallback+0x154>)
 8001df8:	4413      	add	r3, r2
 8001dfa:	460a      	mov	r2, r1
 8001dfc:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
				for (uint8_t i = 0; i < 8; ++i)
 8001e00:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e04:	3301      	adds	r3, #1
 8001e06:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8001e0a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e0e:	2b07      	cmp	r3, #7
 8001e10:	d9e8      	bls.n	8001de4 <HAL_CAN_RxFifo1MsgPendingCallback+0x110>
				}
				//进行消息的转换
				Data_Convert(3);
 8001e12:	2003      	movs	r0, #3
 8001e14:	f7ff f97c 	bl	8001110 <Data_Convert>

				break;
 8001e18:	bf00      	nop
			}
		}
	}
}
 8001e1a:	bf00      	nop
 8001e1c:	3730      	adds	r7, #48	; 0x30
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	20000300 	.word	0x20000300
 8001e28:	200000d0 	.word	0x200000d0

08001e2c <CAN2_Send_Msg>:
void CAN2_Send_Msg(uint8_t *msg, uint32_t id)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b08c      	sub	sp, #48	; 0x30
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	6039      	str	r1, [r7, #0]
	CAN_TxHeaderTypeDef TxMessage;
	TxMessage.StdId = id;	 // 标准标识符为0
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	617b      	str	r3, [r7, #20]
	TxMessage.ExtId = 0x00;	 // 设置扩展标示符（29位）
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	61bb      	str	r3, [r7, #24]
	TxMessage.IDE = CAN_ID_STD;		  // 使用扩展标识符
 8001e3e:	2300      	movs	r3, #0
 8001e40:	61fb      	str	r3, [r7, #28]
	TxMessage.RTR = CAN_RTR_DATA;		  // 消息类型为数据帧，一帧8位
 8001e42:	2300      	movs	r3, #0
 8001e44:	623b      	str	r3, [r7, #32]
	TxMessage.DLC = 8;							 // 发送两帧信息
 8001e46:	2308      	movs	r3, #8
 8001e48:	627b      	str	r3, [r7, #36]	; 0x24
	TxMessage.TransmitGlobalTime = DISABLE;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

	uint8_t data[8];
	for(uint8_t i=0;i<8;i++)
 8001e50:	2300      	movs	r3, #0
 8001e52:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001e56:	e010      	b.n	8001e7a <CAN2_Send_Msg+0x4e>
		data[i]=msg[i];
 8001e58:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001e5c:	687a      	ldr	r2, [r7, #4]
 8001e5e:	441a      	add	r2, r3
 8001e60:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001e64:	7812      	ldrb	r2, [r2, #0]
 8001e66:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001e6a:	440b      	add	r3, r1
 8001e6c:	f803 2c24 	strb.w	r2, [r3, #-36]
	for(uint8_t i=0;i<8;i++)
 8001e70:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001e74:	3301      	adds	r3, #1
 8001e76:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001e7a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001e7e:	2b07      	cmp	r3, #7
 8001e80:	d9ea      	bls.n	8001e58 <CAN2_Send_Msg+0x2c>

	uint32_t TxMailbox;
	if (HAL_CAN_AddTxMessage(&hcan2, &TxMessage, data, &TxMailbox) != HAL_OK)
 8001e82:	f107 0308 	add.w	r3, r7, #8
 8001e86:	f107 020c 	add.w	r2, r7, #12
 8001e8a:	f107 0114 	add.w	r1, r7, #20
 8001e8e:	4806      	ldr	r0, [pc, #24]	; (8001ea8 <CAN2_Send_Msg+0x7c>)
 8001e90:	f002 f86a 	bl	8003f68 <HAL_CAN_AddTxMessage>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d001      	beq.n	8001e9e <CAN2_Send_Msg+0x72>
	{
		Error_Handler();
 8001e9a:	f000 fa3d 	bl	8002318 <Error_Handler>
	}
}
 8001e9e:	bf00      	nop
 8001ea0:	3730      	adds	r7, #48	; 0x30
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	20000300 	.word	0x20000300

08001eac <debug>:
 * @param  void
 * @retval void
 */

void debug()
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b088      	sub	sp, #32
 8001eb0:	af00      	add	r7, sp, #0
	uint8_t usart_receive_message[20];
	uint8_t receive_length = 0, message_length, mode;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	77bb      	strb	r3, [r7, #30]
	receive_length = Usart_Receivecheck();
 8001eb6:	f7fe ff97 	bl	8000de8 <Usart_Receivecheck>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	77bb      	strb	r3, [r7, #30]
	if (receive_length)
 8001ebe:	7fbb      	ldrb	r3, [r7, #30]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d074      	beq.n	8001fae <debug+0x102>
	{
		message_length = FSM(receive_length, usart_receive_message, &mode);
 8001ec4:	7fbb      	ldrb	r3, [r7, #30]
 8001ec6:	b29b      	uxth	r3, r3
 8001ec8:	1dfa      	adds	r2, r7, #7
 8001eca:	f107 0108 	add.w	r1, r7, #8
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7fe ffa6 	bl	8000e20 <FSM>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	777b      	strb	r3, [r7, #29]
		if (message_length != 0)
 8001ed8:	7f7b      	ldrb	r3, [r7, #29]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d064      	beq.n	8001fa8 <debug+0xfc>
		{
			switch (mode)
 8001ede:	79fb      	ldrb	r3, [r7, #7]
 8001ee0:	2bff      	cmp	r3, #255	; 0xff
 8001ee2:	d00d      	beq.n	8001f00 <debug+0x54>
 8001ee4:	2bff      	cmp	r3, #255	; 0xff
 8001ee6:	dc60      	bgt.n	8001faa <debug+0xfe>
 8001ee8:	2b37      	cmp	r3, #55	; 0x37
 8001eea:	d057      	beq.n	8001f9c <debug+0xf0>
 8001eec:	2b37      	cmp	r3, #55	; 0x37
 8001eee:	dc5c      	bgt.n	8001faa <debug+0xfe>
 8001ef0:	2b25      	cmp	r3, #37	; 0x25
 8001ef2:	d04d      	beq.n	8001f90 <debug+0xe4>
 8001ef4:	2b25      	cmp	r3, #37	; 0x25
 8001ef6:	dc58      	bgt.n	8001faa <debug+0xfe>
 8001ef8:	2b01      	cmp	r3, #1
 8001efa:	d045      	beq.n	8001f88 <debug+0xdc>
 8001efc:	2b13      	cmp	r3, #19
					refresh = 1;
					break;

				case 0x13:

					break;
 8001efe:	e054      	b.n	8001faa <debug+0xfe>
					for (uint8_t i = 0; i < 4; i++)
 8001f00:	2300      	movs	r3, #0
 8001f02:	77fb      	strb	r3, [r7, #31]
 8001f04:	e03c      	b.n	8001f80 <debug+0xd4>
						if (i == 0 || i == 3)
 8001f06:	7ffb      	ldrb	r3, [r7, #31]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d002      	beq.n	8001f12 <debug+0x66>
 8001f0c:	7ffb      	ldrb	r3, [r7, #31]
 8001f0e:	2b03      	cmp	r3, #3
 8001f10:	d11a      	bne.n	8001f48 <debug+0x9c>
							M3508[i].PID.Goal_Speed = (usart_receive_message[1] - 100) * 150 + (usart_receive_message[0] - 100) * 150;
 8001f12:	7a7b      	ldrb	r3, [r7, #9]
 8001f14:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8001f18:	7a3b      	ldrb	r3, [r7, #8]
 8001f1a:	3b64      	subs	r3, #100	; 0x64
 8001f1c:	4413      	add	r3, r2
 8001f1e:	b29b      	uxth	r3, r3
 8001f20:	461a      	mov	r2, r3
 8001f22:	0092      	lsls	r2, r2, #2
 8001f24:	4413      	add	r3, r2
 8001f26:	461a      	mov	r2, r3
 8001f28:	0112      	lsls	r2, r2, #4
 8001f2a:	1ad3      	subs	r3, r2, r3
 8001f2c:	005b      	lsls	r3, r3, #1
 8001f2e:	b29b      	uxth	r3, r3
 8001f30:	7ffa      	ldrb	r2, [r7, #31]
 8001f32:	b218      	sxth	r0, r3
 8001f34:	4920      	ldr	r1, [pc, #128]	; (8001fb8 <debug+0x10c>)
 8001f36:	4613      	mov	r3, r2
 8001f38:	005b      	lsls	r3, r3, #1
 8001f3a:	4413      	add	r3, r2
 8001f3c:	015b      	lsls	r3, r3, #5
 8001f3e:	440b      	add	r3, r1
 8001f40:	3358      	adds	r3, #88	; 0x58
 8001f42:	4602      	mov	r2, r0
 8001f44:	801a      	strh	r2, [r3, #0]
 8001f46:	e018      	b.n	8001f7a <debug+0xce>
							M3508[i].PID.Goal_Speed = -((usart_receive_message[1] - 100) * 150 - (usart_receive_message[0] - 100) * 150);
 8001f48:	7a7b      	ldrb	r3, [r7, #9]
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	7a3b      	ldrb	r3, [r7, #8]
 8001f4e:	1ad3      	subs	r3, r2, r3
 8001f50:	b29b      	uxth	r3, r3
 8001f52:	461a      	mov	r2, r3
 8001f54:	0092      	lsls	r2, r2, #2
 8001f56:	4413      	add	r3, r2
 8001f58:	461a      	mov	r2, r3
 8001f5a:	0112      	lsls	r2, r2, #4
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	005b      	lsls	r3, r3, #1
 8001f60:	425b      	negs	r3, r3
 8001f62:	b29b      	uxth	r3, r3
 8001f64:	7ffa      	ldrb	r2, [r7, #31]
 8001f66:	b218      	sxth	r0, r3
 8001f68:	4913      	ldr	r1, [pc, #76]	; (8001fb8 <debug+0x10c>)
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	005b      	lsls	r3, r3, #1
 8001f6e:	4413      	add	r3, r2
 8001f70:	015b      	lsls	r3, r3, #5
 8001f72:	440b      	add	r3, r1
 8001f74:	3358      	adds	r3, #88	; 0x58
 8001f76:	4602      	mov	r2, r0
 8001f78:	801a      	strh	r2, [r3, #0]
					for (uint8_t i = 0; i < 4; i++)
 8001f7a:	7ffb      	ldrb	r3, [r7, #31]
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	77fb      	strb	r3, [r7, #31]
 8001f80:	7ffb      	ldrb	r3, [r7, #31]
 8001f82:	2b03      	cmp	r3, #3
 8001f84:	d9bf      	bls.n	8001f06 <debug+0x5a>
					break;
 8001f86:	e010      	b.n	8001faa <debug+0xfe>
					refresh = 1;
 8001f88:	4b0c      	ldr	r3, [pc, #48]	; (8001fbc <debug+0x110>)
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	701a      	strb	r2, [r3, #0]
					break;
 8001f8e:	e00c      	b.n	8001faa <debug+0xfe>

				case 0x25:
					HAL_GPIO_TogglePin(HEADLIGHT_GPIO_Port, HEADLIGHT_Pin);
 8001f90:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f94:	480a      	ldr	r0, [pc, #40]	; (8001fc0 <debug+0x114>)
 8001f96:	f003 fb00 	bl	800559a <HAL_GPIO_TogglePin>
					break;
 8001f9a:	e006      	b.n	8001faa <debug+0xfe>

				case 0x37:
					HAL_GPIO_TogglePin(BUZZER_GPIO_Port,BUZZER_Pin);
 8001f9c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001fa0:	4807      	ldr	r0, [pc, #28]	; (8001fc0 <debug+0x114>)
 8001fa2:	f003 fafa 	bl	800559a <HAL_GPIO_TogglePin>
					break;
 8001fa6:	e000      	b.n	8001faa <debug+0xfe>
//				{
//					printf("未能成功设置PID！\r\n");
//				}
//				break;
			}
		}
 8001fa8:	bf00      	nop
		receive_length = 0;
 8001faa:	2300      	movs	r3, #0
 8001fac:	77bb      	strb	r3, [r7, #30]
	}
}
 8001fae:	bf00      	nop
 8001fb0:	3720      	adds	r7, #32
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	200000d0 	.word	0x200000d0
 8001fbc:	200000ad 	.word	0x200000ad
 8001fc0:	40020800 	.word	0x40020800

08001fc4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001fca:	2300      	movs	r3, #0
 8001fcc:	607b      	str	r3, [r7, #4]
 8001fce:	4b0c      	ldr	r3, [pc, #48]	; (8002000 <MX_DMA_Init+0x3c>)
 8001fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd2:	4a0b      	ldr	r2, [pc, #44]	; (8002000 <MX_DMA_Init+0x3c>)
 8001fd4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fda:	4b09      	ldr	r3, [pc, #36]	; (8002000 <MX_DMA_Init+0x3c>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fe2:	607b      	str	r3, [r7, #4]
 8001fe4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 2, 0);
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	2102      	movs	r1, #2
 8001fea:	2038      	movs	r0, #56	; 0x38
 8001fec:	f002 fccf 	bl	800498e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001ff0:	2038      	movs	r0, #56	; 0x38
 8001ff2:	f002 fce8 	bl	80049c6 <HAL_NVIC_EnableIRQ>

}
 8001ff6:	bf00      	nop
 8001ff8:	3708      	adds	r7, #8
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	40023800 	.word	0x40023800

08002004 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b08a      	sub	sp, #40	; 0x28
 8002008:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800200a:	f107 0314 	add.w	r3, r7, #20
 800200e:	2200      	movs	r2, #0
 8002010:	601a      	str	r2, [r3, #0]
 8002012:	605a      	str	r2, [r3, #4]
 8002014:	609a      	str	r2, [r3, #8]
 8002016:	60da      	str	r2, [r3, #12]
 8002018:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800201a:	2300      	movs	r3, #0
 800201c:	613b      	str	r3, [r7, #16]
 800201e:	4b5a      	ldr	r3, [pc, #360]	; (8002188 <MX_GPIO_Init+0x184>)
 8002020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002022:	4a59      	ldr	r2, [pc, #356]	; (8002188 <MX_GPIO_Init+0x184>)
 8002024:	f043 0304 	orr.w	r3, r3, #4
 8002028:	6313      	str	r3, [r2, #48]	; 0x30
 800202a:	4b57      	ldr	r3, [pc, #348]	; (8002188 <MX_GPIO_Init+0x184>)
 800202c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800202e:	f003 0304 	and.w	r3, r3, #4
 8002032:	613b      	str	r3, [r7, #16]
 8002034:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002036:	2300      	movs	r3, #0
 8002038:	60fb      	str	r3, [r7, #12]
 800203a:	4b53      	ldr	r3, [pc, #332]	; (8002188 <MX_GPIO_Init+0x184>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203e:	4a52      	ldr	r2, [pc, #328]	; (8002188 <MX_GPIO_Init+0x184>)
 8002040:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002044:	6313      	str	r3, [r2, #48]	; 0x30
 8002046:	4b50      	ldr	r3, [pc, #320]	; (8002188 <MX_GPIO_Init+0x184>)
 8002048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800204e:	60fb      	str	r3, [r7, #12]
 8002050:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002052:	2300      	movs	r3, #0
 8002054:	60bb      	str	r3, [r7, #8]
 8002056:	4b4c      	ldr	r3, [pc, #304]	; (8002188 <MX_GPIO_Init+0x184>)
 8002058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205a:	4a4b      	ldr	r2, [pc, #300]	; (8002188 <MX_GPIO_Init+0x184>)
 800205c:	f043 0301 	orr.w	r3, r3, #1
 8002060:	6313      	str	r3, [r2, #48]	; 0x30
 8002062:	4b49      	ldr	r3, [pc, #292]	; (8002188 <MX_GPIO_Init+0x184>)
 8002064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002066:	f003 0301 	and.w	r3, r3, #1
 800206a:	60bb      	str	r3, [r7, #8]
 800206c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800206e:	2300      	movs	r3, #0
 8002070:	607b      	str	r3, [r7, #4]
 8002072:	4b45      	ldr	r3, [pc, #276]	; (8002188 <MX_GPIO_Init+0x184>)
 8002074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002076:	4a44      	ldr	r2, [pc, #272]	; (8002188 <MX_GPIO_Init+0x184>)
 8002078:	f043 0302 	orr.w	r3, r3, #2
 800207c:	6313      	str	r3, [r2, #48]	; 0x30
 800207e:	4b42      	ldr	r3, [pc, #264]	; (8002188 <MX_GPIO_Init+0x184>)
 8002080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002082:	f003 0302 	and.w	r3, r3, #2
 8002086:	607b      	str	r3, [r7, #4]
 8002088:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED0_Pin|BUZZER_Pin|HEADLIGHT_Pin, GPIO_PIN_RESET);
 800208a:	2200      	movs	r2, #0
 800208c:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8002090:	483e      	ldr	r0, [pc, #248]	; (800218c <MX_GPIO_Init+0x188>)
 8002092:	f003 fa69 	bl	8005568 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_RESET);
 8002096:	2200      	movs	r2, #0
 8002098:	2102      	movs	r1, #2
 800209a:	483d      	ldr	r0, [pc, #244]	; (8002190 <MX_GPIO_Init+0x18c>)
 800209c:	f003 fa64 	bl	8005568 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M0_Pin|M1_Pin|LAMP_Pin, GPIO_PIN_RESET);
 80020a0:	2200      	movs	r2, #0
 80020a2:	f44f 710c 	mov.w	r1, #560	; 0x230
 80020a6:	483b      	ldr	r0, [pc, #236]	; (8002194 <MX_GPIO_Init+0x190>)
 80020a8:	f003 fa5e 	bl	8005568 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED0_Pin;
 80020ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020b2:	2301      	movs	r3, #1
 80020b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80020b6:	2302      	movs	r3, #2
 80020b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ba:	2300      	movs	r3, #0
 80020bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 80020be:	f107 0314 	add.w	r3, r7, #20
 80020c2:	4619      	mov	r1, r3
 80020c4:	4831      	ldr	r0, [pc, #196]	; (800218c <MX_GPIO_Init+0x188>)
 80020c6:	f003 f89b 	bl	8005200 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = BUZZER_Pin|HEADLIGHT_Pin;
 80020ca:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80020ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020d0:	2301      	movs	r3, #1
 80020d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020d4:	2301      	movs	r3, #1
 80020d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d8:	2300      	movs	r3, #0
 80020da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020dc:	f107 0314 	add.w	r3, r7, #20
 80020e0:	4619      	mov	r1, r3
 80020e2:	482a      	ldr	r0, [pc, #168]	; (800218c <MX_GPIO_Init+0x188>)
 80020e4:	f003 f88c 	bl	8005200 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = INFRARE_Pin;
 80020e8:	2308      	movs	r3, #8
 80020ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020ec:	2300      	movs	r3, #0
 80020ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80020f0:	2302      	movs	r3, #2
 80020f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INFRARE_GPIO_Port, &GPIO_InitStruct);
 80020f4:	f107 0314 	add.w	r3, r7, #20
 80020f8:	4619      	mov	r1, r3
 80020fa:	4824      	ldr	r0, [pc, #144]	; (800218c <MX_GPIO_Init+0x188>)
 80020fc:	f003 f880 	bl	8005200 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Echo_Pin;
 8002100:	2301      	movs	r3, #1
 8002102:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002104:	4b24      	ldr	r3, [pc, #144]	; (8002198 <MX_GPIO_Init+0x194>)
 8002106:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002108:	2302      	movs	r3, #2
 800210a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Echo_GPIO_Port, &GPIO_InitStruct);
 800210c:	f107 0314 	add.w	r3, r7, #20
 8002110:	4619      	mov	r1, r3
 8002112:	481f      	ldr	r0, [pc, #124]	; (8002190 <MX_GPIO_Init+0x18c>)
 8002114:	f003 f874 	bl	8005200 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Trig_Pin;
 8002118:	2302      	movs	r3, #2
 800211a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800211c:	2301      	movs	r3, #1
 800211e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002120:	2300      	movs	r3, #0
 8002122:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002124:	2303      	movs	r3, #3
 8002126:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Trig_GPIO_Port, &GPIO_InitStruct);
 8002128:	f107 0314 	add.w	r3, r7, #20
 800212c:	4619      	mov	r1, r3
 800212e:	4818      	ldr	r0, [pc, #96]	; (8002190 <MX_GPIO_Init+0x18c>)
 8002130:	f003 f866 	bl	8005200 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = M0_Pin|M1_Pin;
 8002134:	2330      	movs	r3, #48	; 0x30
 8002136:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002138:	2301      	movs	r3, #1
 800213a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800213c:	2302      	movs	r3, #2
 800213e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002140:	2302      	movs	r3, #2
 8002142:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002144:	f107 0314 	add.w	r3, r7, #20
 8002148:	4619      	mov	r1, r3
 800214a:	4812      	ldr	r0, [pc, #72]	; (8002194 <MX_GPIO_Init+0x190>)
 800214c:	f003 f858 	bl	8005200 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LAMP_Pin;
 8002150:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002154:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002156:	2301      	movs	r3, #1
 8002158:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800215a:	2301      	movs	r3, #1
 800215c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800215e:	2302      	movs	r3, #2
 8002160:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LAMP_GPIO_Port, &GPIO_InitStruct);
 8002162:	f107 0314 	add.w	r3, r7, #20
 8002166:	4619      	mov	r1, r3
 8002168:	480a      	ldr	r0, [pc, #40]	; (8002194 <MX_GPIO_Init+0x190>)
 800216a:	f003 f849 	bl	8005200 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 4, 0);
 800216e:	2200      	movs	r2, #0
 8002170:	2104      	movs	r1, #4
 8002172:	2006      	movs	r0, #6
 8002174:	f002 fc0b 	bl	800498e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002178:	2006      	movs	r0, #6
 800217a:	f002 fc24 	bl	80049c6 <HAL_NVIC_EnableIRQ>

}
 800217e:	bf00      	nop
 8002180:	3728      	adds	r7, #40	; 0x28
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	40023800 	.word	0x40023800
 800218c:	40020800 	.word	0x40020800
 8002190:	40020000 	.word	0x40020000
 8002194:	40020400 	.word	0x40020400
 8002198:	10310000 	.word	0x10310000

0800219c <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80021a0:	4b09      	ldr	r3, [pc, #36]	; (80021c8 <MX_IWDG_Init+0x2c>)
 80021a2:	4a0a      	ldr	r2, [pc, #40]	; (80021cc <MX_IWDG_Init+0x30>)
 80021a4:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 80021a6:	4b08      	ldr	r3, [pc, #32]	; (80021c8 <MX_IWDG_Init+0x2c>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 100;
 80021ac:	4b06      	ldr	r3, [pc, #24]	; (80021c8 <MX_IWDG_Init+0x2c>)
 80021ae:	2264      	movs	r2, #100	; 0x64
 80021b0:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80021b2:	4805      	ldr	r0, [pc, #20]	; (80021c8 <MX_IWDG_Init+0x2c>)
 80021b4:	f003 fa24 	bl	8005600 <HAL_IWDG_Init>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <MX_IWDG_Init+0x26>
  {
    Error_Handler();
 80021be:	f000 f8ab 	bl	8002318 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80021c2:	bf00      	nop
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	20000350 	.word	0x20000350
 80021cc:	40003000 	.word	0x40003000

080021d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021d4:	f001 f800 	bl	80031d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021d8:	f000 f832 	bl	8002240 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021dc:	f7ff ff12 	bl	8002004 <MX_GPIO_Init>
  MX_DMA_Init();
 80021e0:	f7ff fef0 	bl	8001fc4 <MX_DMA_Init>
  MX_ADC1_Init();
 80021e4:	f7ff fa20 	bl	8001628 <MX_ADC1_Init>
  MX_CAN1_Init();
 80021e8:	f7ff fb36 	bl	8001858 <MX_CAN1_Init>
  MX_CAN2_Init();
 80021ec:	f7ff fb6c 	bl	80018c8 <MX_CAN2_Init>
  MX_SPI1_Init();
 80021f0:	f000 f9c6 	bl	8002580 <MX_SPI1_Init>
  MX_TIM2_Init();
 80021f4:	f000 fb98 	bl	8002928 <MX_TIM2_Init>
  MX_TIM3_Init();
 80021f8:	f000 fc12 	bl	8002a20 <MX_TIM3_Init>
  MX_TIM4_Init();
 80021fc:	f000 fc60 	bl	8002ac0 <MX_TIM4_Init>
  MX_TIM5_Init();
 8002200:	f000 fcae 	bl	8002b60 <MX_TIM5_Init>
  MX_TIM7_Init();
 8002204:	f000 fcfe 	bl	8002c04 <MX_TIM7_Init>
  MX_USART1_UART_Init();
 8002208:	f000 fee2 	bl	8002fd0 <MX_USART1_UART_Init>
  MX_IWDG_Init();
 800220c:	f7ff ffc6 	bl	800219c <MX_IWDG_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  Control_Initialize();
 8002210:	f7fe fec6 	bl	8000fa0 <Control_Initialize>
  printf("start\r\n");
 8002214:	4807      	ldr	r0, [pc, #28]	; (8002234 <main+0x64>)
 8002216:	f005 ff0d 	bl	8008034 <puts>
	while (1)
	{
		if (refresh == 1)
 800221a:	4b07      	ldr	r3, [pc, #28]	; (8002238 <main+0x68>)
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	2b01      	cmp	r3, #1
 8002220:	d102      	bne.n	8002228 <main+0x58>
		{
			refresh = 0;
 8002222:	4b05      	ldr	r3, [pc, #20]	; (8002238 <main+0x68>)
 8002224:	2200      	movs	r2, #0
 8002226:	701a      	strb	r2, [r3, #0]
		}
		HAL_IWDG_Refresh(&hiwdg);   //看门狗喂狗
 8002228:	4804      	ldr	r0, [pc, #16]	; (800223c <main+0x6c>)
 800222a:	f003 fa2b 	bl	8005684 <HAL_IWDG_Refresh>

		debug();
 800222e:	f7ff fe3d 	bl	8001eac <debug>
		if (refresh == 1)
 8002232:	e7f2      	b.n	800221a <main+0x4a>
 8002234:	08008d3c 	.word	0x08008d3c
 8002238:	200000ad 	.word	0x200000ad
 800223c:	20000350 	.word	0x20000350

08002240 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b094      	sub	sp, #80	; 0x50
 8002244:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002246:	f107 0320 	add.w	r3, r7, #32
 800224a:	2230      	movs	r2, #48	; 0x30
 800224c:	2100      	movs	r1, #0
 800224e:	4618      	mov	r0, r3
 8002250:	f005 fe7a 	bl	8007f48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002254:	f107 030c 	add.w	r3, r7, #12
 8002258:	2200      	movs	r2, #0
 800225a:	601a      	str	r2, [r3, #0]
 800225c:	605a      	str	r2, [r3, #4]
 800225e:	609a      	str	r2, [r3, #8]
 8002260:	60da      	str	r2, [r3, #12]
 8002262:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002264:	2300      	movs	r3, #0
 8002266:	60bb      	str	r3, [r7, #8]
 8002268:	4b29      	ldr	r3, [pc, #164]	; (8002310 <SystemClock_Config+0xd0>)
 800226a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226c:	4a28      	ldr	r2, [pc, #160]	; (8002310 <SystemClock_Config+0xd0>)
 800226e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002272:	6413      	str	r3, [r2, #64]	; 0x40
 8002274:	4b26      	ldr	r3, [pc, #152]	; (8002310 <SystemClock_Config+0xd0>)
 8002276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002278:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800227c:	60bb      	str	r3, [r7, #8]
 800227e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002280:	2300      	movs	r3, #0
 8002282:	607b      	str	r3, [r7, #4]
 8002284:	4b23      	ldr	r3, [pc, #140]	; (8002314 <SystemClock_Config+0xd4>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a22      	ldr	r2, [pc, #136]	; (8002314 <SystemClock_Config+0xd4>)
 800228a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800228e:	6013      	str	r3, [r2, #0]
 8002290:	4b20      	ldr	r3, [pc, #128]	; (8002314 <SystemClock_Config+0xd4>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002298:	607b      	str	r3, [r7, #4]
 800229a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800229c:	230a      	movs	r3, #10
 800229e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022a0:	2301      	movs	r3, #1
 80022a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80022a4:	2310      	movs	r3, #16
 80022a6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80022a8:	2301      	movs	r3, #1
 80022aa:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022ac:	2302      	movs	r3, #2
 80022ae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80022b0:	2300      	movs	r3, #0
 80022b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80022b4:	2308      	movs	r3, #8
 80022b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80022b8:	23a8      	movs	r3, #168	; 0xa8
 80022ba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80022bc:	2302      	movs	r3, #2
 80022be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80022c0:	2304      	movs	r3, #4
 80022c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022c4:	f107 0320 	add.w	r3, r7, #32
 80022c8:	4618      	mov	r0, r3
 80022ca:	f003 f9eb 	bl	80056a4 <HAL_RCC_OscConfig>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80022d4:	f000 f820 	bl	8002318 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022d8:	230f      	movs	r3, #15
 80022da:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022dc:	2302      	movs	r3, #2
 80022de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022e0:	2300      	movs	r3, #0
 80022e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80022e4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80022e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80022ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022ee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80022f0:	f107 030c 	add.w	r3, r7, #12
 80022f4:	2105      	movs	r1, #5
 80022f6:	4618      	mov	r0, r3
 80022f8:	f003 fc4c 	bl	8005b94 <HAL_RCC_ClockConfig>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002302:	f000 f809 	bl	8002318 <Error_Handler>
  }
}
 8002306:	bf00      	nop
 8002308:	3750      	adds	r7, #80	; 0x50
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	40023800 	.word	0x40023800
 8002314:	40007000 	.word	0x40007000

08002318 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800231c:	b672      	cpsid	i
}
 800231e:	bf00      	nop
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
//  while (1)
//  {
//  }
	printf("ERROR\r\n");
 8002320:	4802      	ldr	r0, [pc, #8]	; (800232c <Error_Handler+0x14>)
 8002322:	f005 fe87 	bl	8008034 <puts>
  /* USER CODE END Error_Handler_Debug */
}
 8002326:	bf00      	nop
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	08008d44 	.word	0x08008d44

08002330 <Sonic_Trig>:
 */

float Distance = 500;

void Sonic_Trig(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_SET);
 8002334:	2201      	movs	r2, #1
 8002336:	2102      	movs	r1, #2
 8002338:	4806      	ldr	r0, [pc, #24]	; (8002354 <Sonic_Trig+0x24>)
 800233a:	f003 f915 	bl	8005568 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800233e:	2001      	movs	r0, #1
 8002340:	f000 ffbc 	bl	80032bc <HAL_Delay>
	HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_RESET);
 8002344:	2200      	movs	r2, #0
 8002346:	2102      	movs	r1, #2
 8002348:	4802      	ldr	r0, [pc, #8]	; (8002354 <Sonic_Trig+0x24>)
 800234a:	f003 f90d 	bl	8005568 <HAL_GPIO_WritePin>
}
 800234e:	bf00      	nop
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	40020000 	.word	0x40020000

08002358 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	4603      	mov	r3, r0
 8002360:	80fb      	strh	r3, [r7, #6]
	static uint8_t flag_Sta = 0;
	int32_t temp;
	if (GPIO_Pin == GPIO_PIN_0)
 8002362:	88fb      	ldrh	r3, [r7, #6]
 8002364:	2b01      	cmp	r3, #1
 8002366:	d14b      	bne.n	8002400 <HAL_GPIO_EXTI_Callback+0xa8>
	{
		if (HAL_GPIO_ReadPin(Echo_GPIO_Port, Echo_Pin) == 1)
 8002368:	2101      	movs	r1, #1
 800236a:	4829      	ldr	r0, [pc, #164]	; (8002410 <HAL_GPIO_EXTI_Callback+0xb8>)
 800236c:	f003 f8e4 	bl	8005538 <HAL_GPIO_ReadPin>
 8002370:	4603      	mov	r3, r0
 8002372:	2b01      	cmp	r3, #1
 8002374:	d10a      	bne.n	800238c <HAL_GPIO_EXTI_Callback+0x34>
		{
			__HAL_TIM_SET_COUNTER(&htim4, 0);
 8002376:	4b27      	ldr	r3, [pc, #156]	; (8002414 <HAL_GPIO_EXTI_Callback+0xbc>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	2200      	movs	r2, #0
 800237c:	625a      	str	r2, [r3, #36]	; 0x24
			flag_Sta = 1;
 800237e:	4b26      	ldr	r3, [pc, #152]	; (8002418 <HAL_GPIO_EXTI_Callback+0xc0>)
 8002380:	2201      	movs	r2, #1
 8002382:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Start(&htim4);
 8002384:	4823      	ldr	r0, [pc, #140]	; (8002414 <HAL_GPIO_EXTI_Callback+0xbc>)
 8002386:	f003 fed9 	bl	800613c <HAL_TIM_Base_Start>
					Distance = temp;
			}
			flag_Sta = 0;
		}
	}
}
 800238a:	e039      	b.n	8002400 <HAL_GPIO_EXTI_Callback+0xa8>
			HAL_TIM_Base_Stop(&htim4);
 800238c:	4821      	ldr	r0, [pc, #132]	; (8002414 <HAL_GPIO_EXTI_Callback+0xbc>)
 800238e:	f003 ff3d 	bl	800620c <HAL_TIM_Base_Stop>
			if (flag_Sta)
 8002392:	4b21      	ldr	r3, [pc, #132]	; (8002418 <HAL_GPIO_EXTI_Callback+0xc0>)
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d02f      	beq.n	80023fa <HAL_GPIO_EXTI_Callback+0xa2>
				temp = __HAL_TIM_GET_COUNTER(&htim4);
 800239a:	4b1e      	ldr	r3, [pc, #120]	; (8002414 <HAL_GPIO_EXTI_Callback+0xbc>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a0:	60fb      	str	r3, [r7, #12]
				temp = temp * 0.034;
 80023a2:	68f8      	ldr	r0, [r7, #12]
 80023a4:	f7fe f862 	bl	800046c <__aeabi_i2d>
 80023a8:	a317      	add	r3, pc, #92	; (adr r3, 8002408 <HAL_GPIO_EXTI_Callback+0xb0>)
 80023aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ae:	f7fe f8c7 	bl	8000540 <__aeabi_dmul>
 80023b2:	4602      	mov	r2, r0
 80023b4:	460b      	mov	r3, r1
 80023b6:	4610      	mov	r0, r2
 80023b8:	4619      	mov	r1, r3
 80023ba:	f7fe fb71 	bl	8000aa0 <__aeabi_d2iz>
 80023be:	4603      	mov	r3, r0
 80023c0:	60fb      	str	r3, [r7, #12]
				if (temp > 450)
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 80023c8:	dd02      	ble.n	80023d0 <HAL_GPIO_EXTI_Callback+0x78>
					temp = 450;
 80023ca:	f44f 73e1 	mov.w	r3, #450	; 0x1c2
 80023ce:	60fb      	str	r3, [r7, #12]
				if (temp < Distance)
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	ee07 3a90 	vmov	s15, r3
 80023d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023da:	4b10      	ldr	r3, [pc, #64]	; (800241c <HAL_GPIO_EXTI_Callback+0xc4>)
 80023dc:	edd3 7a00 	vldr	s15, [r3]
 80023e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023e8:	d507      	bpl.n	80023fa <HAL_GPIO_EXTI_Callback+0xa2>
					Distance = temp;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	ee07 3a90 	vmov	s15, r3
 80023f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023f4:	4b09      	ldr	r3, [pc, #36]	; (800241c <HAL_GPIO_EXTI_Callback+0xc4>)
 80023f6:	edc3 7a00 	vstr	s15, [r3]
			flag_Sta = 0;
 80023fa:	4b07      	ldr	r3, [pc, #28]	; (8002418 <HAL_GPIO_EXTI_Callback+0xc0>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	701a      	strb	r2, [r3, #0]
}
 8002400:	bf00      	nop
 8002402:	3710      	adds	r7, #16
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	b020c49c 	.word	0xb020c49c
 800240c:	3fa16872 	.word	0x3fa16872
 8002410:	40020000 	.word	0x40020000
 8002414:	200003c8 	.word	0x200003c8
 8002418:	200000ae 	.word	0x200000ae
 800241c:	20000000 	.word	0x20000000

08002420 <Flame_Calculate>:
 */

int32_t flame;

void Flame_Calculate(void)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
	int32_t temp = adc_buf[0] * 100 / 4096;
 8002426:	4b0d      	ldr	r3, [pc, #52]	; (800245c <Flame_Calculate+0x3c>)
 8002428:	881b      	ldrh	r3, [r3, #0]
 800242a:	461a      	mov	r2, r3
 800242c:	2364      	movs	r3, #100	; 0x64
 800242e:	fb03 f302 	mul.w	r3, r3, r2
 8002432:	2b00      	cmp	r3, #0
 8002434:	da01      	bge.n	800243a <Flame_Calculate+0x1a>
 8002436:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 800243a:	131b      	asrs	r3, r3, #12
 800243c:	607b      	str	r3, [r7, #4]
	if (temp < flame)
 800243e:	4b08      	ldr	r3, [pc, #32]	; (8002460 <Flame_Calculate+0x40>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	687a      	ldr	r2, [r7, #4]
 8002444:	429a      	cmp	r2, r3
 8002446:	da02      	bge.n	800244e <Flame_Calculate+0x2e>
		flame = (int32_t) temp;
 8002448:	4a05      	ldr	r2, [pc, #20]	; (8002460 <Flame_Calculate+0x40>)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6013      	str	r3, [r2, #0]
}
 800244e:	bf00      	nop
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	200002f8 	.word	0x200002f8
 8002460:	20000364 	.word	0x20000364

08002464 <Rain_Calculate>:
 */

int32_t rain;

void Rain_Calculate(void)
{
 8002464:	b480      	push	{r7}
 8002466:	b083      	sub	sp, #12
 8002468:	af00      	add	r7, sp, #0
	int32_t temp = adc_buf[1] * 100 / 4096;
 800246a:	4b0d      	ldr	r3, [pc, #52]	; (80024a0 <Rain_Calculate+0x3c>)
 800246c:	885b      	ldrh	r3, [r3, #2]
 800246e:	461a      	mov	r2, r3
 8002470:	2364      	movs	r3, #100	; 0x64
 8002472:	fb03 f302 	mul.w	r3, r3, r2
 8002476:	2b00      	cmp	r3, #0
 8002478:	da01      	bge.n	800247e <Rain_Calculate+0x1a>
 800247a:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 800247e:	131b      	asrs	r3, r3, #12
 8002480:	607b      	str	r3, [r7, #4]
	if (temp < rain)
 8002482:	4b08      	ldr	r3, [pc, #32]	; (80024a4 <Rain_Calculate+0x40>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	687a      	ldr	r2, [r7, #4]
 8002488:	429a      	cmp	r2, r3
 800248a:	da02      	bge.n	8002492 <Rain_Calculate+0x2e>
		rain = (int32_t) temp;
 800248c:	4a05      	ldr	r2, [pc, #20]	; (80024a4 <Rain_Calculate+0x40>)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6013      	str	r3, [r2, #0]
}
 8002492:	bf00      	nop
 8002494:	370c      	adds	r7, #12
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	200002f8 	.word	0x200002f8
 80024a4:	2000036c 	.word	0x2000036c

080024a8 <Infrare_Calculate>:
 */

int32_t infrare;

void Infrare_Calculate(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af00      	add	r7, sp, #0
	uint8_t temp = HAL_GPIO_ReadPin(INFRARE_GPIO_Port, INFRARE_Pin) * 100;
 80024ae:	2108      	movs	r1, #8
 80024b0:	480f      	ldr	r0, [pc, #60]	; (80024f0 <Infrare_Calculate+0x48>)
 80024b2:	f003 f841 	bl	8005538 <HAL_GPIO_ReadPin>
 80024b6:	4603      	mov	r3, r0
 80024b8:	461a      	mov	r2, r3
 80024ba:	0092      	lsls	r2, r2, #2
 80024bc:	4413      	add	r3, r2
 80024be:	461a      	mov	r2, r3
 80024c0:	0091      	lsls	r1, r2, #2
 80024c2:	461a      	mov	r2, r3
 80024c4:	460b      	mov	r3, r1
 80024c6:	4413      	add	r3, r2
 80024c8:	009b      	lsls	r3, r3, #2
 80024ca:	71fb      	strb	r3, [r7, #7]
	if (temp == 0)
 80024cc:	79fb      	ldrb	r3, [r7, #7]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d101      	bne.n	80024d6 <Infrare_Calculate+0x2e>
		temp = 1;
 80024d2:	2301      	movs	r3, #1
 80024d4:	71fb      	strb	r3, [r7, #7]
	if (temp > infrare)
 80024d6:	79fa      	ldrb	r2, [r7, #7]
 80024d8:	4b06      	ldr	r3, [pc, #24]	; (80024f4 <Infrare_Calculate+0x4c>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	429a      	cmp	r2, r3
 80024de:	dd02      	ble.n	80024e6 <Infrare_Calculate+0x3e>
		infrare = temp;
 80024e0:	79fb      	ldrb	r3, [r7, #7]
 80024e2:	4a04      	ldr	r2, [pc, #16]	; (80024f4 <Infrare_Calculate+0x4c>)
 80024e4:	6013      	str	r3, [r2, #0]
}
 80024e6:	bf00      	nop
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	40020800 	.word	0x40020800
 80024f4:	20000360 	.word	0x20000360

080024f8 <Smoke_Calculate>:
 */

int32_t smoke;

void Smoke_Calculate(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
	int32_t temp = adc_buf[2] * 100 / 4096;
 80024fe:	4b0d      	ldr	r3, [pc, #52]	; (8002534 <Smoke_Calculate+0x3c>)
 8002500:	889b      	ldrh	r3, [r3, #4]
 8002502:	461a      	mov	r2, r3
 8002504:	2364      	movs	r3, #100	; 0x64
 8002506:	fb03 f302 	mul.w	r3, r3, r2
 800250a:	2b00      	cmp	r3, #0
 800250c:	da01      	bge.n	8002512 <Smoke_Calculate+0x1a>
 800250e:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8002512:	131b      	asrs	r3, r3, #12
 8002514:	607b      	str	r3, [r7, #4]
	if (temp > smoke)
 8002516:	4b08      	ldr	r3, [pc, #32]	; (8002538 <Smoke_Calculate+0x40>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	429a      	cmp	r2, r3
 800251e:	dd02      	ble.n	8002526 <Smoke_Calculate+0x2e>
		smoke = (int32_t) temp;
 8002520:	4a05      	ldr	r2, [pc, #20]	; (8002538 <Smoke_Calculate+0x40>)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6013      	str	r3, [r2, #0]
}
 8002526:	bf00      	nop
 8002528:	370c      	adds	r7, #12
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	200002f8 	.word	0x200002f8
 8002538:	20000368 	.word	0x20000368

0800253c <Light_Calculate>:
 */

int32_t light;

void Light_Calculate(void)
{
 800253c:	b480      	push	{r7}
 800253e:	b083      	sub	sp, #12
 8002540:	af00      	add	r7, sp, #0
	int32_t temp = adc_buf[3] * 100 / 4096;
 8002542:	4b0d      	ldr	r3, [pc, #52]	; (8002578 <Light_Calculate+0x3c>)
 8002544:	88db      	ldrh	r3, [r3, #6]
 8002546:	461a      	mov	r2, r3
 8002548:	2364      	movs	r3, #100	; 0x64
 800254a:	fb03 f302 	mul.w	r3, r3, r2
 800254e:	2b00      	cmp	r3, #0
 8002550:	da01      	bge.n	8002556 <Light_Calculate+0x1a>
 8002552:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8002556:	131b      	asrs	r3, r3, #12
 8002558:	607b      	str	r3, [r7, #4]
	if (temp > light)
 800255a:	4b08      	ldr	r3, [pc, #32]	; (800257c <Light_Calculate+0x40>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	429a      	cmp	r2, r3
 8002562:	dd02      	ble.n	800256a <Light_Calculate+0x2e>
		light = (int32_t) temp;
 8002564:	4a05      	ldr	r2, [pc, #20]	; (800257c <Light_Calculate+0x40>)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6013      	str	r3, [r2, #0]
}
 800256a:	bf00      	nop
 800256c:	370c      	adds	r7, #12
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop
 8002578:	200002f8 	.word	0x200002f8
 800257c:	2000035c 	.word	0x2000035c

08002580 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002584:	4b17      	ldr	r3, [pc, #92]	; (80025e4 <MX_SPI1_Init+0x64>)
 8002586:	4a18      	ldr	r2, [pc, #96]	; (80025e8 <MX_SPI1_Init+0x68>)
 8002588:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800258a:	4b16      	ldr	r3, [pc, #88]	; (80025e4 <MX_SPI1_Init+0x64>)
 800258c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002590:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002592:	4b14      	ldr	r3, [pc, #80]	; (80025e4 <MX_SPI1_Init+0x64>)
 8002594:	2200      	movs	r2, #0
 8002596:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002598:	4b12      	ldr	r3, [pc, #72]	; (80025e4 <MX_SPI1_Init+0x64>)
 800259a:	2200      	movs	r2, #0
 800259c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800259e:	4b11      	ldr	r3, [pc, #68]	; (80025e4 <MX_SPI1_Init+0x64>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80025a4:	4b0f      	ldr	r3, [pc, #60]	; (80025e4 <MX_SPI1_Init+0x64>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80025aa:	4b0e      	ldr	r3, [pc, #56]	; (80025e4 <MX_SPI1_Init+0x64>)
 80025ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025b0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80025b2:	4b0c      	ldr	r3, [pc, #48]	; (80025e4 <MX_SPI1_Init+0x64>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80025b8:	4b0a      	ldr	r3, [pc, #40]	; (80025e4 <MX_SPI1_Init+0x64>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80025be:	4b09      	ldr	r3, [pc, #36]	; (80025e4 <MX_SPI1_Init+0x64>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025c4:	4b07      	ldr	r3, [pc, #28]	; (80025e4 <MX_SPI1_Init+0x64>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80025ca:	4b06      	ldr	r3, [pc, #24]	; (80025e4 <MX_SPI1_Init+0x64>)
 80025cc:	220a      	movs	r2, #10
 80025ce:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80025d0:	4804      	ldr	r0, [pc, #16]	; (80025e4 <MX_SPI1_Init+0x64>)
 80025d2:	f003 fcdb 	bl	8005f8c <HAL_SPI_Init>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d001      	beq.n	80025e0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80025dc:	f7ff fe9c 	bl	8002318 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80025e0:	bf00      	nop
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	20000370 	.word	0x20000370
 80025e8:	40013000 	.word	0x40013000

080025ec <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b08a      	sub	sp, #40	; 0x28
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025f4:	f107 0314 	add.w	r3, r7, #20
 80025f8:	2200      	movs	r2, #0
 80025fa:	601a      	str	r2, [r3, #0]
 80025fc:	605a      	str	r2, [r3, #4]
 80025fe:	609a      	str	r2, [r3, #8]
 8002600:	60da      	str	r2, [r3, #12]
 8002602:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a19      	ldr	r2, [pc, #100]	; (8002670 <HAL_SPI_MspInit+0x84>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d12b      	bne.n	8002666 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800260e:	2300      	movs	r3, #0
 8002610:	613b      	str	r3, [r7, #16]
 8002612:	4b18      	ldr	r3, [pc, #96]	; (8002674 <HAL_SPI_MspInit+0x88>)
 8002614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002616:	4a17      	ldr	r2, [pc, #92]	; (8002674 <HAL_SPI_MspInit+0x88>)
 8002618:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800261c:	6453      	str	r3, [r2, #68]	; 0x44
 800261e:	4b15      	ldr	r3, [pc, #84]	; (8002674 <HAL_SPI_MspInit+0x88>)
 8002620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002622:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002626:	613b      	str	r3, [r7, #16]
 8002628:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800262a:	2300      	movs	r3, #0
 800262c:	60fb      	str	r3, [r7, #12]
 800262e:	4b11      	ldr	r3, [pc, #68]	; (8002674 <HAL_SPI_MspInit+0x88>)
 8002630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002632:	4a10      	ldr	r2, [pc, #64]	; (8002674 <HAL_SPI_MspInit+0x88>)
 8002634:	f043 0301 	orr.w	r3, r3, #1
 8002638:	6313      	str	r3, [r2, #48]	; 0x30
 800263a:	4b0e      	ldr	r3, [pc, #56]	; (8002674 <HAL_SPI_MspInit+0x88>)
 800263c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800263e:	f003 0301 	and.w	r3, r3, #1
 8002642:	60fb      	str	r3, [r7, #12]
 8002644:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002646:	23e0      	movs	r3, #224	; 0xe0
 8002648:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800264a:	2302      	movs	r3, #2
 800264c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264e:	2300      	movs	r3, #0
 8002650:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002652:	2303      	movs	r3, #3
 8002654:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002656:	2305      	movs	r3, #5
 8002658:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800265a:	f107 0314 	add.w	r3, r7, #20
 800265e:	4619      	mov	r1, r3
 8002660:	4805      	ldr	r0, [pc, #20]	; (8002678 <HAL_SPI_MspInit+0x8c>)
 8002662:	f002 fdcd 	bl	8005200 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002666:	bf00      	nop
 8002668:	3728      	adds	r7, #40	; 0x28
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	40013000 	.word	0x40013000
 8002674:	40023800 	.word	0x40023800
 8002678:	40020000 	.word	0x40020000

0800267c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002682:	2300      	movs	r3, #0
 8002684:	607b      	str	r3, [r7, #4]
 8002686:	4b10      	ldr	r3, [pc, #64]	; (80026c8 <HAL_MspInit+0x4c>)
 8002688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800268a:	4a0f      	ldr	r2, [pc, #60]	; (80026c8 <HAL_MspInit+0x4c>)
 800268c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002690:	6453      	str	r3, [r2, #68]	; 0x44
 8002692:	4b0d      	ldr	r3, [pc, #52]	; (80026c8 <HAL_MspInit+0x4c>)
 8002694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002696:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800269a:	607b      	str	r3, [r7, #4]
 800269c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800269e:	2300      	movs	r3, #0
 80026a0:	603b      	str	r3, [r7, #0]
 80026a2:	4b09      	ldr	r3, [pc, #36]	; (80026c8 <HAL_MspInit+0x4c>)
 80026a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a6:	4a08      	ldr	r2, [pc, #32]	; (80026c8 <HAL_MspInit+0x4c>)
 80026a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026ac:	6413      	str	r3, [r2, #64]	; 0x40
 80026ae:	4b06      	ldr	r3, [pc, #24]	; (80026c8 <HAL_MspInit+0x4c>)
 80026b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026b6:	603b      	str	r3, [r7, #0]
 80026b8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80026ba:	2004      	movs	r0, #4
 80026bc:	f002 f95c 	bl	8004978 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026c0:	bf00      	nop
 80026c2:	3708      	adds	r7, #8
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	40023800 	.word	0x40023800

080026cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80026d0:	e7fe      	b.n	80026d0 <NMI_Handler+0x4>

080026d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026d2:	b480      	push	{r7}
 80026d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026d6:	e7fe      	b.n	80026d6 <HardFault_Handler+0x4>

080026d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026d8:	b480      	push	{r7}
 80026da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026dc:	e7fe      	b.n	80026dc <MemManage_Handler+0x4>

080026de <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026de:	b480      	push	{r7}
 80026e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026e2:	e7fe      	b.n	80026e2 <BusFault_Handler+0x4>

080026e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026e8:	e7fe      	b.n	80026e8 <UsageFault_Handler+0x4>

080026ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026ea:	b480      	push	{r7}
 80026ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026ee:	bf00      	nop
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr

080026f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026f8:	b480      	push	{r7}
 80026fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026fc:	bf00      	nop
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr

08002706 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002706:	b480      	push	{r7}
 8002708:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800270a:	bf00      	nop
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr

08002714 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002718:	f000 fdb0 	bl	800327c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800271c:	bf00      	nop
 800271e:	bd80      	pop	{r7, pc}

08002720 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002724:	2001      	movs	r0, #1
 8002726:	f002 ff53 	bl	80055d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800272a:	bf00      	nop
 800272c:	bd80      	pop	{r7, pc}
	...

08002730 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002734:	4802      	ldr	r0, [pc, #8]	; (8002740 <CAN1_RX0_IRQHandler+0x10>)
 8002736:	f001 fe2a 	bl	800438e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800273a:	bf00      	nop
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	20000328 	.word	0x20000328

08002744 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002748:	4802      	ldr	r0, [pc, #8]	; (8002754 <TIM3_IRQHandler+0x10>)
 800274a:	f003 ff19 	bl	8006580 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800274e:	bf00      	nop
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	20000458 	.word	0x20000458

08002758 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800275c:	4802      	ldr	r0, [pc, #8]	; (8002768 <USART1_IRQHandler+0x10>)
 800275e:	f004 fe71 	bl	8007444 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002762:	bf00      	nop
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	20000530 	.word	0x20000530

0800276c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002770:	4802      	ldr	r0, [pc, #8]	; (800277c <TIM5_IRQHandler+0x10>)
 8002772:	f003 ff05 	bl	8006580 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002776:	bf00      	nop
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	20000410 	.word	0x20000410

08002780 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002784:	4802      	ldr	r0, [pc, #8]	; (8002790 <TIM7_IRQHandler+0x10>)
 8002786:	f003 fefb 	bl	8006580 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800278a:	bf00      	nop
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	200004e8 	.word	0x200004e8

08002794 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002798:	4802      	ldr	r0, [pc, #8]	; (80027a4 <DMA2_Stream0_IRQHandler+0x10>)
 800279a:	f002 fac7 	bl	8004d2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800279e:	bf00      	nop
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	20000298 	.word	0x20000298

080027a8 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80027ac:	4802      	ldr	r0, [pc, #8]	; (80027b8 <CAN2_RX1_IRQHandler+0x10>)
 80027ae:	f001 fdee 	bl	800438e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 80027b2:	bf00      	nop
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	20000300 	.word	0x20000300

080027bc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b086      	sub	sp, #24
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	60f8      	str	r0, [r7, #12]
 80027c4:	60b9      	str	r1, [r7, #8]
 80027c6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027c8:	2300      	movs	r3, #0
 80027ca:	617b      	str	r3, [r7, #20]
 80027cc:	e00a      	b.n	80027e4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80027ce:	f3af 8000 	nop.w
 80027d2:	4601      	mov	r1, r0
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	1c5a      	adds	r2, r3, #1
 80027d8:	60ba      	str	r2, [r7, #8]
 80027da:	b2ca      	uxtb	r2, r1
 80027dc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	3301      	adds	r3, #1
 80027e2:	617b      	str	r3, [r7, #20]
 80027e4:	697a      	ldr	r2, [r7, #20]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	429a      	cmp	r2, r3
 80027ea:	dbf0      	blt.n	80027ce <_read+0x12>
	}

return len;
 80027ec:	687b      	ldr	r3, [r7, #4]
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3718      	adds	r7, #24
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}

080027f6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80027f6:	b580      	push	{r7, lr}
 80027f8:	b086      	sub	sp, #24
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	60f8      	str	r0, [r7, #12]
 80027fe:	60b9      	str	r1, [r7, #8]
 8002800:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002802:	2300      	movs	r3, #0
 8002804:	617b      	str	r3, [r7, #20]
 8002806:	e009      	b.n	800281c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	1c5a      	adds	r2, r3, #1
 800280c:	60ba      	str	r2, [r7, #8]
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	4618      	mov	r0, r3
 8002812:	f000 fbcb 	bl	8002fac <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	3301      	adds	r3, #1
 800281a:	617b      	str	r3, [r7, #20]
 800281c:	697a      	ldr	r2, [r7, #20]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	429a      	cmp	r2, r3
 8002822:	dbf1      	blt.n	8002808 <_write+0x12>
	}
	return len;
 8002824:	687b      	ldr	r3, [r7, #4]
}
 8002826:	4618      	mov	r0, r3
 8002828:	3718      	adds	r7, #24
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}

0800282e <_close>:

int _close(int file)
{
 800282e:	b480      	push	{r7}
 8002830:	b083      	sub	sp, #12
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
	return -1;
 8002836:	f04f 33ff 	mov.w	r3, #4294967295
}
 800283a:	4618      	mov	r0, r3
 800283c:	370c      	adds	r7, #12
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr

08002846 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002846:	b480      	push	{r7}
 8002848:	b083      	sub	sp, #12
 800284a:	af00      	add	r7, sp, #0
 800284c:	6078      	str	r0, [r7, #4]
 800284e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002856:	605a      	str	r2, [r3, #4]
	return 0;
 8002858:	2300      	movs	r3, #0
}
 800285a:	4618      	mov	r0, r3
 800285c:	370c      	adds	r7, #12
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr

08002866 <_isatty>:

int _isatty(int file)
{
 8002866:	b480      	push	{r7}
 8002868:	b083      	sub	sp, #12
 800286a:	af00      	add	r7, sp, #0
 800286c:	6078      	str	r0, [r7, #4]
	return 1;
 800286e:	2301      	movs	r3, #1
}
 8002870:	4618      	mov	r0, r3
 8002872:	370c      	adds	r7, #12
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr

0800287c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800287c:	b480      	push	{r7}
 800287e:	b085      	sub	sp, #20
 8002880:	af00      	add	r7, sp, #0
 8002882:	60f8      	str	r0, [r7, #12]
 8002884:	60b9      	str	r1, [r7, #8]
 8002886:	607a      	str	r2, [r7, #4]
	return 0;
 8002888:	2300      	movs	r3, #0
}
 800288a:	4618      	mov	r0, r3
 800288c:	3714      	adds	r7, #20
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
	...

08002898 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b086      	sub	sp, #24
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80028a0:	4a14      	ldr	r2, [pc, #80]	; (80028f4 <_sbrk+0x5c>)
 80028a2:	4b15      	ldr	r3, [pc, #84]	; (80028f8 <_sbrk+0x60>)
 80028a4:	1ad3      	subs	r3, r2, r3
 80028a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028ac:	4b13      	ldr	r3, [pc, #76]	; (80028fc <_sbrk+0x64>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d102      	bne.n	80028ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028b4:	4b11      	ldr	r3, [pc, #68]	; (80028fc <_sbrk+0x64>)
 80028b6:	4a12      	ldr	r2, [pc, #72]	; (8002900 <_sbrk+0x68>)
 80028b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028ba:	4b10      	ldr	r3, [pc, #64]	; (80028fc <_sbrk+0x64>)
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4413      	add	r3, r2
 80028c2:	693a      	ldr	r2, [r7, #16]
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d207      	bcs.n	80028d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028c8:	f005 fb14 	bl	8007ef4 <__errno>
 80028cc:	4603      	mov	r3, r0
 80028ce:	220c      	movs	r2, #12
 80028d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028d2:	f04f 33ff 	mov.w	r3, #4294967295
 80028d6:	e009      	b.n	80028ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028d8:	4b08      	ldr	r3, [pc, #32]	; (80028fc <_sbrk+0x64>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028de:	4b07      	ldr	r3, [pc, #28]	; (80028fc <_sbrk+0x64>)
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4413      	add	r3, r2
 80028e6:	4a05      	ldr	r2, [pc, #20]	; (80028fc <_sbrk+0x64>)
 80028e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028ea:	68fb      	ldr	r3, [r7, #12]
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3718      	adds	r7, #24
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	20020000 	.word	0x20020000
 80028f8:	00000400 	.word	0x00000400
 80028fc:	200000b0 	.word	0x200000b0
 8002900:	20000658 	.word	0x20000658

08002904 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002904:	b480      	push	{r7}
 8002906:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002908:	4b06      	ldr	r3, [pc, #24]	; (8002924 <SystemInit+0x20>)
 800290a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800290e:	4a05      	ldr	r2, [pc, #20]	; (8002924 <SystemInit+0x20>)
 8002910:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002914:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002918:	bf00      	nop
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop
 8002924:	e000ed00 	.word	0xe000ed00

08002928 <MX_TIM2_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b08e      	sub	sp, #56	; 0x38
 800292c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800292e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002932:	2200      	movs	r2, #0
 8002934:	601a      	str	r2, [r3, #0]
 8002936:	605a      	str	r2, [r3, #4]
 8002938:	609a      	str	r2, [r3, #8]
 800293a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800293c:	f107 0320 	add.w	r3, r7, #32
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]
 8002944:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002946:	1d3b      	adds	r3, r7, #4
 8002948:	2200      	movs	r2, #0
 800294a:	601a      	str	r2, [r3, #0]
 800294c:	605a      	str	r2, [r3, #4]
 800294e:	609a      	str	r2, [r3, #8]
 8002950:	60da      	str	r2, [r3, #12]
 8002952:	611a      	str	r2, [r3, #16]
 8002954:	615a      	str	r2, [r3, #20]
 8002956:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002958:	4b30      	ldr	r3, [pc, #192]	; (8002a1c <MX_TIM2_Init+0xf4>)
 800295a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800295e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8399;
 8002960:	4b2e      	ldr	r3, [pc, #184]	; (8002a1c <MX_TIM2_Init+0xf4>)
 8002962:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8002966:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002968:	4b2c      	ldr	r3, [pc, #176]	; (8002a1c <MX_TIM2_Init+0xf4>)
 800296a:	2200      	movs	r2, #0
 800296c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1999;
 800296e:	4b2b      	ldr	r3, [pc, #172]	; (8002a1c <MX_TIM2_Init+0xf4>)
 8002970:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8002974:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002976:	4b29      	ldr	r3, [pc, #164]	; (8002a1c <MX_TIM2_Init+0xf4>)
 8002978:	2200      	movs	r2, #0
 800297a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800297c:	4b27      	ldr	r3, [pc, #156]	; (8002a1c <MX_TIM2_Init+0xf4>)
 800297e:	2200      	movs	r2, #0
 8002980:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002982:	4826      	ldr	r0, [pc, #152]	; (8002a1c <MX_TIM2_Init+0xf4>)
 8002984:	f003 fb8b 	bl	800609e <HAL_TIM_Base_Init>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800298e:	f7ff fcc3 	bl	8002318 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002992:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002996:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002998:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800299c:	4619      	mov	r1, r3
 800299e:	481f      	ldr	r0, [pc, #124]	; (8002a1c <MX_TIM2_Init+0xf4>)
 80029a0:	f003 ffb4 	bl	800690c <HAL_TIM_ConfigClockSource>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d001      	beq.n	80029ae <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80029aa:	f7ff fcb5 	bl	8002318 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80029ae:	481b      	ldr	r0, [pc, #108]	; (8002a1c <MX_TIM2_Init+0xf4>)
 80029b0:	f003 fcc4 	bl	800633c <HAL_TIM_PWM_Init>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d001      	beq.n	80029be <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80029ba:	f7ff fcad 	bl	8002318 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029be:	2300      	movs	r3, #0
 80029c0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029c2:	2300      	movs	r3, #0
 80029c4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80029c6:	f107 0320 	add.w	r3, r7, #32
 80029ca:	4619      	mov	r1, r3
 80029cc:	4813      	ldr	r0, [pc, #76]	; (8002a1c <MX_TIM2_Init+0xf4>)
 80029ce:	f004 fb99 	bl	8007104 <HAL_TIMEx_MasterConfigSynchronization>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d001      	beq.n	80029dc <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80029d8:	f7ff fc9e 	bl	8002318 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80029dc:	2370      	movs	r3, #112	; 0x70
 80029de:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1750;
 80029e0:	f240 63d6 	movw	r3, #1750	; 0x6d6
 80029e4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029e6:	2300      	movs	r3, #0
 80029e8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80029ea:	2300      	movs	r3, #0
 80029ec:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80029ee:	1d3b      	adds	r3, r7, #4
 80029f0:	2204      	movs	r2, #4
 80029f2:	4619      	mov	r1, r3
 80029f4:	4809      	ldr	r0, [pc, #36]	; (8002a1c <MX_TIM2_Init+0xf4>)
 80029f6:	f003 fecb 	bl	8006790 <HAL_TIM_PWM_ConfigChannel>
 80029fa:	4603      	mov	r3, r0
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d001      	beq.n	8002a04 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8002a00:	f7ff fc8a 	bl	8002318 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8002a04:	2104      	movs	r1, #4
 8002a06:	4805      	ldr	r0, [pc, #20]	; (8002a1c <MX_TIM2_Init+0xf4>)
 8002a08:	f003 fcf2 	bl	80063f0 <HAL_TIM_PWM_Start>
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002a0c:	4803      	ldr	r0, [pc, #12]	; (8002a1c <MX_TIM2_Init+0xf4>)
 8002a0e:	f000 f9bf 	bl	8002d90 <HAL_TIM_MspPostInit>

}
 8002a12:	bf00      	nop
 8002a14:	3738      	adds	r7, #56	; 0x38
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	200004a0 	.word	0x200004a0

08002a20 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b086      	sub	sp, #24
 8002a24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a26:	f107 0308 	add.w	r3, r7, #8
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	601a      	str	r2, [r3, #0]
 8002a2e:	605a      	str	r2, [r3, #4]
 8002a30:	609a      	str	r2, [r3, #8]
 8002a32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a34:	463b      	mov	r3, r7
 8002a36:	2200      	movs	r2, #0
 8002a38:	601a      	str	r2, [r3, #0]
 8002a3a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002a3c:	4b1e      	ldr	r3, [pc, #120]	; (8002ab8 <MX_TIM3_Init+0x98>)
 8002a3e:	4a1f      	ldr	r2, [pc, #124]	; (8002abc <MX_TIM3_Init+0x9c>)
 8002a40:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 20999;
 8002a42:	4b1d      	ldr	r3, [pc, #116]	; (8002ab8 <MX_TIM3_Init+0x98>)
 8002a44:	f245 2207 	movw	r2, #20999	; 0x5207
 8002a48:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a4a:	4b1b      	ldr	r3, [pc, #108]	; (8002ab8 <MX_TIM3_Init+0x98>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 15;
 8002a50:	4b19      	ldr	r3, [pc, #100]	; (8002ab8 <MX_TIM3_Init+0x98>)
 8002a52:	220f      	movs	r2, #15
 8002a54:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a56:	4b18      	ldr	r3, [pc, #96]	; (8002ab8 <MX_TIM3_Init+0x98>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002a5c:	4b16      	ldr	r3, [pc, #88]	; (8002ab8 <MX_TIM3_Init+0x98>)
 8002a5e:	2280      	movs	r2, #128	; 0x80
 8002a60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002a62:	4815      	ldr	r0, [pc, #84]	; (8002ab8 <MX_TIM3_Init+0x98>)
 8002a64:	f003 fb1b 	bl	800609e <HAL_TIM_Base_Init>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d001      	beq.n	8002a72 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002a6e:	f7ff fc53 	bl	8002318 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a76:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002a78:	f107 0308 	add.w	r3, r7, #8
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	480e      	ldr	r0, [pc, #56]	; (8002ab8 <MX_TIM3_Init+0x98>)
 8002a80:	f003 ff44 	bl	800690c <HAL_TIM_ConfigClockSource>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d001      	beq.n	8002a8e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002a8a:	f7ff fc45 	bl	8002318 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a92:	2300      	movs	r3, #0
 8002a94:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002a96:	463b      	mov	r3, r7
 8002a98:	4619      	mov	r1, r3
 8002a9a:	4807      	ldr	r0, [pc, #28]	; (8002ab8 <MX_TIM3_Init+0x98>)
 8002a9c:	f004 fb32 	bl	8007104 <HAL_TIMEx_MasterConfigSynchronization>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d001      	beq.n	8002aaa <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002aa6:	f7ff fc37 	bl	8002318 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
	HAL_TIM_Base_Start_IT(&htim3);
 8002aaa:	4803      	ldr	r0, [pc, #12]	; (8002ab8 <MX_TIM3_Init+0x98>)
 8002aac:	f003 fbd6 	bl	800625c <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM3_Init 2 */

}
 8002ab0:	bf00      	nop
 8002ab2:	3718      	adds	r7, #24
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	20000458 	.word	0x20000458
 8002abc:	40000400 	.word	0x40000400

08002ac0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b086      	sub	sp, #24
 8002ac4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ac6:	f107 0308 	add.w	r3, r7, #8
 8002aca:	2200      	movs	r2, #0
 8002acc:	601a      	str	r2, [r3, #0]
 8002ace:	605a      	str	r2, [r3, #4]
 8002ad0:	609a      	str	r2, [r3, #8]
 8002ad2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ad4:	463b      	mov	r3, r7
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	601a      	str	r2, [r3, #0]
 8002ada:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002adc:	4b1e      	ldr	r3, [pc, #120]	; (8002b58 <MX_TIM4_Init+0x98>)
 8002ade:	4a1f      	ldr	r2, [pc, #124]	; (8002b5c <MX_TIM4_Init+0x9c>)
 8002ae0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 167;
 8002ae2:	4b1d      	ldr	r3, [pc, #116]	; (8002b58 <MX_TIM4_Init+0x98>)
 8002ae4:	22a7      	movs	r2, #167	; 0xa7
 8002ae6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ae8:	4b1b      	ldr	r3, [pc, #108]	; (8002b58 <MX_TIM4_Init+0x98>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0xffff;
 8002aee:	4b1a      	ldr	r3, [pc, #104]	; (8002b58 <MX_TIM4_Init+0x98>)
 8002af0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002af4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002af6:	4b18      	ldr	r3, [pc, #96]	; (8002b58 <MX_TIM4_Init+0x98>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002afc:	4b16      	ldr	r3, [pc, #88]	; (8002b58 <MX_TIM4_Init+0x98>)
 8002afe:	2280      	movs	r2, #128	; 0x80
 8002b00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002b02:	4815      	ldr	r0, [pc, #84]	; (8002b58 <MX_TIM4_Init+0x98>)
 8002b04:	f003 facb 	bl	800609e <HAL_TIM_Base_Init>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8002b0e:	f7ff fc03 	bl	8002318 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b16:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002b18:	f107 0308 	add.w	r3, r7, #8
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	480e      	ldr	r0, [pc, #56]	; (8002b58 <MX_TIM4_Init+0x98>)
 8002b20:	f003 fef4 	bl	800690c <HAL_TIM_ConfigClockSource>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d001      	beq.n	8002b2e <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8002b2a:	f7ff fbf5 	bl	8002318 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b32:	2300      	movs	r3, #0
 8002b34:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002b36:	463b      	mov	r3, r7
 8002b38:	4619      	mov	r1, r3
 8002b3a:	4807      	ldr	r0, [pc, #28]	; (8002b58 <MX_TIM4_Init+0x98>)
 8002b3c:	f004 fae2 	bl	8007104 <HAL_TIMEx_MasterConfigSynchronization>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d001      	beq.n	8002b4a <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8002b46:	f7ff fbe7 	bl	8002318 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
	HAL_TIM_Base_Stop(&htim4);
 8002b4a:	4803      	ldr	r0, [pc, #12]	; (8002b58 <MX_TIM4_Init+0x98>)
 8002b4c:	f003 fb5e 	bl	800620c <HAL_TIM_Base_Stop>
  /* USER CODE END TIM4_Init 2 */

}
 8002b50:	bf00      	nop
 8002b52:	3718      	adds	r7, #24
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	200003c8 	.word	0x200003c8
 8002b5c:	40000800 	.word	0x40000800

08002b60 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b086      	sub	sp, #24
 8002b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b66:	f107 0308 	add.w	r3, r7, #8
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	601a      	str	r2, [r3, #0]
 8002b6e:	605a      	str	r2, [r3, #4]
 8002b70:	609a      	str	r2, [r3, #8]
 8002b72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b74:	463b      	mov	r3, r7
 8002b76:	2200      	movs	r2, #0
 8002b78:	601a      	str	r2, [r3, #0]
 8002b7a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002b7c:	4b1f      	ldr	r3, [pc, #124]	; (8002bfc <MX_TIM5_Init+0x9c>)
 8002b7e:	4a20      	ldr	r2, [pc, #128]	; (8002c00 <MX_TIM5_Init+0xa0>)
 8002b80:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 8399;
 8002b82:	4b1e      	ldr	r3, [pc, #120]	; (8002bfc <MX_TIM5_Init+0x9c>)
 8002b84:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8002b88:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b8a:	4b1c      	ldr	r3, [pc, #112]	; (8002bfc <MX_TIM5_Init+0x9c>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 8002b90:	4b1a      	ldr	r3, [pc, #104]	; (8002bfc <MX_TIM5_Init+0x9c>)
 8002b92:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002b96:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b98:	4b18      	ldr	r3, [pc, #96]	; (8002bfc <MX_TIM5_Init+0x9c>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002b9e:	4b17      	ldr	r3, [pc, #92]	; (8002bfc <MX_TIM5_Init+0x9c>)
 8002ba0:	2280      	movs	r2, #128	; 0x80
 8002ba2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002ba4:	4815      	ldr	r0, [pc, #84]	; (8002bfc <MX_TIM5_Init+0x9c>)
 8002ba6:	f003 fa7a 	bl	800609e <HAL_TIM_Base_Init>
 8002baa:	4603      	mov	r3, r0
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d001      	beq.n	8002bb4 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8002bb0:	f7ff fbb2 	bl	8002318 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002bb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bb8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002bba:	f107 0308 	add.w	r3, r7, #8
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	480e      	ldr	r0, [pc, #56]	; (8002bfc <MX_TIM5_Init+0x9c>)
 8002bc2:	f003 fea3 	bl	800690c <HAL_TIM_ConfigClockSource>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d001      	beq.n	8002bd0 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8002bcc:	f7ff fba4 	bl	8002318 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002bd8:	463b      	mov	r3, r7
 8002bda:	4619      	mov	r1, r3
 8002bdc:	4807      	ldr	r0, [pc, #28]	; (8002bfc <MX_TIM5_Init+0x9c>)
 8002bde:	f004 fa91 	bl	8007104 <HAL_TIMEx_MasterConfigSynchronization>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d001      	beq.n	8002bec <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8002be8:	f7ff fb96 	bl	8002318 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */
	HAL_TIM_Base_Start_IT(&htim5);
 8002bec:	4803      	ldr	r0, [pc, #12]	; (8002bfc <MX_TIM5_Init+0x9c>)
 8002bee:	f003 fb35 	bl	800625c <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM5_Init 2 */

}
 8002bf2:	bf00      	nop
 8002bf4:	3718      	adds	r7, #24
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	20000410 	.word	0x20000410
 8002c00:	40000c00 	.word	0x40000c00

08002c04 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c0a:	463b      	mov	r3, r7
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	601a      	str	r2, [r3, #0]
 8002c10:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002c12:	4b16      	ldr	r3, [pc, #88]	; (8002c6c <MX_TIM7_Init+0x68>)
 8002c14:	4a16      	ldr	r2, [pc, #88]	; (8002c70 <MX_TIM7_Init+0x6c>)
 8002c16:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 5599;
 8002c18:	4b14      	ldr	r3, [pc, #80]	; (8002c6c <MX_TIM7_Init+0x68>)
 8002c1a:	f241 52df 	movw	r2, #5599	; 0x15df
 8002c1e:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c20:	4b12      	ldr	r3, [pc, #72]	; (8002c6c <MX_TIM7_Init+0x68>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 99;
 8002c26:	4b11      	ldr	r3, [pc, #68]	; (8002c6c <MX_TIM7_Init+0x68>)
 8002c28:	2263      	movs	r2, #99	; 0x63
 8002c2a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002c2c:	4b0f      	ldr	r3, [pc, #60]	; (8002c6c <MX_TIM7_Init+0x68>)
 8002c2e:	2280      	movs	r2, #128	; 0x80
 8002c30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002c32:	480e      	ldr	r0, [pc, #56]	; (8002c6c <MX_TIM7_Init+0x68>)
 8002c34:	f003 fa33 	bl	800609e <HAL_TIM_Base_Init>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d001      	beq.n	8002c42 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8002c3e:	f7ff fb6b 	bl	8002318 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c42:	2300      	movs	r3, #0
 8002c44:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c46:	2300      	movs	r3, #0
 8002c48:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002c4a:	463b      	mov	r3, r7
 8002c4c:	4619      	mov	r1, r3
 8002c4e:	4807      	ldr	r0, [pc, #28]	; (8002c6c <MX_TIM7_Init+0x68>)
 8002c50:	f004 fa58 	bl	8007104 <HAL_TIMEx_MasterConfigSynchronization>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d001      	beq.n	8002c5e <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8002c5a:	f7ff fb5d 	bl	8002318 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */
	HAL_TIM_Base_Start_IT(&htim7);
 8002c5e:	4803      	ldr	r0, [pc, #12]	; (8002c6c <MX_TIM7_Init+0x68>)
 8002c60:	f003 fafc 	bl	800625c <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM7_Init 2 */

}
 8002c64:	bf00      	nop
 8002c66:	3708      	adds	r7, #8
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	200004e8 	.word	0x200004e8
 8002c70:	40001400 	.word	0x40001400

08002c74 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b088      	sub	sp, #32
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c84:	d10e      	bne.n	8002ca4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c86:	2300      	movs	r3, #0
 8002c88:	61fb      	str	r3, [r7, #28]
 8002c8a:	4b3c      	ldr	r3, [pc, #240]	; (8002d7c <HAL_TIM_Base_MspInit+0x108>)
 8002c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8e:	4a3b      	ldr	r2, [pc, #236]	; (8002d7c <HAL_TIM_Base_MspInit+0x108>)
 8002c90:	f043 0301 	orr.w	r3, r3, #1
 8002c94:	6413      	str	r3, [r2, #64]	; 0x40
 8002c96:	4b39      	ldr	r3, [pc, #228]	; (8002d7c <HAL_TIM_Base_MspInit+0x108>)
 8002c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9a:	f003 0301 	and.w	r3, r3, #1
 8002c9e:	61fb      	str	r3, [r7, #28]
 8002ca0:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8002ca2:	e066      	b.n	8002d72 <HAL_TIM_Base_MspInit+0xfe>
  else if(tim_baseHandle->Instance==TIM3)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a35      	ldr	r2, [pc, #212]	; (8002d80 <HAL_TIM_Base_MspInit+0x10c>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d116      	bne.n	8002cdc <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002cae:	2300      	movs	r3, #0
 8002cb0:	61bb      	str	r3, [r7, #24]
 8002cb2:	4b32      	ldr	r3, [pc, #200]	; (8002d7c <HAL_TIM_Base_MspInit+0x108>)
 8002cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb6:	4a31      	ldr	r2, [pc, #196]	; (8002d7c <HAL_TIM_Base_MspInit+0x108>)
 8002cb8:	f043 0302 	orr.w	r3, r3, #2
 8002cbc:	6413      	str	r3, [r2, #64]	; 0x40
 8002cbe:	4b2f      	ldr	r3, [pc, #188]	; (8002d7c <HAL_TIM_Base_MspInit+0x108>)
 8002cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc2:	f003 0302 	and.w	r3, r3, #2
 8002cc6:	61bb      	str	r3, [r7, #24]
 8002cc8:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 8002cca:	2200      	movs	r2, #0
 8002ccc:	2103      	movs	r1, #3
 8002cce:	201d      	movs	r0, #29
 8002cd0:	f001 fe5d 	bl	800498e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002cd4:	201d      	movs	r0, #29
 8002cd6:	f001 fe76 	bl	80049c6 <HAL_NVIC_EnableIRQ>
}
 8002cda:	e04a      	b.n	8002d72 <HAL_TIM_Base_MspInit+0xfe>
  else if(tim_baseHandle->Instance==TIM4)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a28      	ldr	r2, [pc, #160]	; (8002d84 <HAL_TIM_Base_MspInit+0x110>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d10e      	bne.n	8002d04 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	617b      	str	r3, [r7, #20]
 8002cea:	4b24      	ldr	r3, [pc, #144]	; (8002d7c <HAL_TIM_Base_MspInit+0x108>)
 8002cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cee:	4a23      	ldr	r2, [pc, #140]	; (8002d7c <HAL_TIM_Base_MspInit+0x108>)
 8002cf0:	f043 0304 	orr.w	r3, r3, #4
 8002cf4:	6413      	str	r3, [r2, #64]	; 0x40
 8002cf6:	4b21      	ldr	r3, [pc, #132]	; (8002d7c <HAL_TIM_Base_MspInit+0x108>)
 8002cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfa:	f003 0304 	and.w	r3, r3, #4
 8002cfe:	617b      	str	r3, [r7, #20]
 8002d00:	697b      	ldr	r3, [r7, #20]
}
 8002d02:	e036      	b.n	8002d72 <HAL_TIM_Base_MspInit+0xfe>
  else if(tim_baseHandle->Instance==TIM5)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a1f      	ldr	r2, [pc, #124]	; (8002d88 <HAL_TIM_Base_MspInit+0x114>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d116      	bne.n	8002d3c <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002d0e:	2300      	movs	r3, #0
 8002d10:	613b      	str	r3, [r7, #16]
 8002d12:	4b1a      	ldr	r3, [pc, #104]	; (8002d7c <HAL_TIM_Base_MspInit+0x108>)
 8002d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d16:	4a19      	ldr	r2, [pc, #100]	; (8002d7c <HAL_TIM_Base_MspInit+0x108>)
 8002d18:	f043 0308 	orr.w	r3, r3, #8
 8002d1c:	6413      	str	r3, [r2, #64]	; 0x40
 8002d1e:	4b17      	ldr	r3, [pc, #92]	; (8002d7c <HAL_TIM_Base_MspInit+0x108>)
 8002d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d22:	f003 0308 	and.w	r3, r3, #8
 8002d26:	613b      	str	r3, [r7, #16]
 8002d28:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 4, 0);
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	2104      	movs	r1, #4
 8002d2e:	2032      	movs	r0, #50	; 0x32
 8002d30:	f001 fe2d 	bl	800498e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002d34:	2032      	movs	r0, #50	; 0x32
 8002d36:	f001 fe46 	bl	80049c6 <HAL_NVIC_EnableIRQ>
}
 8002d3a:	e01a      	b.n	8002d72 <HAL_TIM_Base_MspInit+0xfe>
  else if(tim_baseHandle->Instance==TIM7)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a12      	ldr	r2, [pc, #72]	; (8002d8c <HAL_TIM_Base_MspInit+0x118>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d115      	bne.n	8002d72 <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002d46:	2300      	movs	r3, #0
 8002d48:	60fb      	str	r3, [r7, #12]
 8002d4a:	4b0c      	ldr	r3, [pc, #48]	; (8002d7c <HAL_TIM_Base_MspInit+0x108>)
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4e:	4a0b      	ldr	r2, [pc, #44]	; (8002d7c <HAL_TIM_Base_MspInit+0x108>)
 8002d50:	f043 0320 	orr.w	r3, r3, #32
 8002d54:	6413      	str	r3, [r2, #64]	; 0x40
 8002d56:	4b09      	ldr	r3, [pc, #36]	; (8002d7c <HAL_TIM_Base_MspInit+0x108>)
 8002d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d5a:	f003 0320 	and.w	r3, r3, #32
 8002d5e:	60fb      	str	r3, [r7, #12]
 8002d60:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 6, 0);
 8002d62:	2200      	movs	r2, #0
 8002d64:	2106      	movs	r1, #6
 8002d66:	2037      	movs	r0, #55	; 0x37
 8002d68:	f001 fe11 	bl	800498e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002d6c:	2037      	movs	r0, #55	; 0x37
 8002d6e:	f001 fe2a 	bl	80049c6 <HAL_NVIC_EnableIRQ>
}
 8002d72:	bf00      	nop
 8002d74:	3720      	adds	r7, #32
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	bf00      	nop
 8002d7c:	40023800 	.word	0x40023800
 8002d80:	40000400 	.word	0x40000400
 8002d84:	40000800 	.word	0x40000800
 8002d88:	40000c00 	.word	0x40000c00
 8002d8c:	40001400 	.word	0x40001400

08002d90 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b088      	sub	sp, #32
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d98:	f107 030c 	add.w	r3, r7, #12
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	601a      	str	r2, [r3, #0]
 8002da0:	605a      	str	r2, [r3, #4]
 8002da2:	609a      	str	r2, [r3, #8]
 8002da4:	60da      	str	r2, [r3, #12]
 8002da6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002db0:	d11d      	bne.n	8002dee <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002db2:	2300      	movs	r3, #0
 8002db4:	60bb      	str	r3, [r7, #8]
 8002db6:	4b10      	ldr	r3, [pc, #64]	; (8002df8 <HAL_TIM_MspPostInit+0x68>)
 8002db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dba:	4a0f      	ldr	r2, [pc, #60]	; (8002df8 <HAL_TIM_MspPostInit+0x68>)
 8002dbc:	f043 0302 	orr.w	r3, r3, #2
 8002dc0:	6313      	str	r3, [r2, #48]	; 0x30
 8002dc2:	4b0d      	ldr	r3, [pc, #52]	; (8002df8 <HAL_TIM_MspPostInit+0x68>)
 8002dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc6:	f003 0302 	and.w	r3, r3, #2
 8002dca:	60bb      	str	r3, [r7, #8]
 8002dcc:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002dce:	2308      	movs	r3, #8
 8002dd0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dd2:	2302      	movs	r3, #2
 8002dd4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002dde:	2301      	movs	r3, #1
 8002de0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002de2:	f107 030c 	add.w	r3, r7, #12
 8002de6:	4619      	mov	r1, r3
 8002de8:	4804      	ldr	r0, [pc, #16]	; (8002dfc <HAL_TIM_MspPostInit+0x6c>)
 8002dea:	f002 fa09 	bl	8005200 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002dee:	bf00      	nop
 8002df0:	3720      	adds	r7, #32
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	40023800 	.word	0x40023800
 8002dfc:	40020400 	.word	0x40020400

08002e00 <HAL_TIM_PeriodElapsedCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b082      	sub	sp, #8
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
	if (htim->Instance == htim3.Instance)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	4b56      	ldr	r3, [pc, #344]	; (8002f68 <HAL_TIM_PeriodElapsedCallback+0x168>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d11e      	bne.n	8002e52 <HAL_TIM_PeriodElapsedCallback+0x52>
	{
		Motor_Speed_Control(M3508[0].PID.Goal_Speed, 0);
 8002e14:	4b55      	ldr	r3, [pc, #340]	; (8002f6c <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8002e16:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	; 0x58
 8002e1a:	2100      	movs	r1, #0
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7fe fa2f 	bl	8001280 <Motor_Speed_Control>
		Motor_Speed_Control(M3508[1].PID.Goal_Speed, 1);
 8002e22:	4b52      	ldr	r3, [pc, #328]	; (8002f6c <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8002e24:	f9b3 30b8 	ldrsh.w	r3, [r3, #184]	; 0xb8
 8002e28:	2101      	movs	r1, #1
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f7fe fa28 	bl	8001280 <Motor_Speed_Control>
		Motor_Speed_Control(M3508[2].PID.Goal_Speed, 2);
 8002e30:	4b4e      	ldr	r3, [pc, #312]	; (8002f6c <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8002e32:	f9b3 3118 	ldrsh.w	r3, [r3, #280]	; 0x118
 8002e36:	2102      	movs	r1, #2
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f7fe fa21 	bl	8001280 <Motor_Speed_Control>
		Motor_Speed_Control(M3508[3].PID.Goal_Speed, 3);
 8002e3e:	4b4b      	ldr	r3, [pc, #300]	; (8002f6c <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8002e40:	f9b3 3178 	ldrsh.w	r3, [r3, #376]	; 0x178
 8002e44:	2103      	movs	r1, #3
 8002e46:	4618      	mov	r0, r3
 8002e48:	f7fe fa1a 	bl	8001280 <Motor_Speed_Control>
		CAN_Send_Control_Value();
 8002e4c:	f7fe f9d6 	bl	80011fc <CAN_Send_Control_Value>
			change = 1;
		else if (angle <= 1750)
			change = 0;
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2,angle);
	}
}
 8002e50:	e086      	b.n	8002f60 <HAL_TIM_PeriodElapsedCallback+0x160>
	else if (htim->Instance == htim5.Instance)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	4b46      	ldr	r3, [pc, #280]	; (8002f70 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d153      	bne.n	8002f06 <HAL_TIM_PeriodElapsedCallback+0x106>
		HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 8002e5e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002e62:	4844      	ldr	r0, [pc, #272]	; (8002f74 <HAL_TIM_PeriodElapsedCallback+0x174>)
 8002e64:	f002 fb99 	bl	800559a <HAL_GPIO_TogglePin>
		Sonic_Trig();
 8002e68:	f7ff fa62 	bl	8002330 <Sonic_Trig>
		Flame_Calculate();
 8002e6c:	f7ff fad8 	bl	8002420 <Flame_Calculate>
		Rain_Calculate();
 8002e70:	f7ff faf8 	bl	8002464 <Rain_Calculate>
		Infrare_Calculate();
 8002e74:	f7ff fb18 	bl	80024a8 <Infrare_Calculate>
		Smoke_Calculate();
 8002e78:	f7ff fb3e 	bl	80024f8 <Smoke_Calculate>
		Light_Calculate();
 8002e7c:	f7ff fb5e 	bl	800253c <Light_Calculate>
		if (i++ >= 20)
 8002e80:	4b3d      	ldr	r3, [pc, #244]	; (8002f78 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	1c5a      	adds	r2, r3, #1
 8002e86:	493c      	ldr	r1, [pc, #240]	; (8002f78 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8002e88:	600a      	str	r2, [r1, #0]
 8002e8a:	2b13      	cmp	r3, #19
 8002e8c:	dd68      	ble.n	8002f60 <HAL_TIM_PeriodElapsedCallback+0x160>
			i = 0;
 8002e8e:	4b3a      	ldr	r3, [pc, #232]	; (8002f78 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	601a      	str	r2, [r3, #0]
			if (flame < 50 || rain < 70)
 8002e94:	4b39      	ldr	r3, [pc, #228]	; (8002f7c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	2b31      	cmp	r3, #49	; 0x31
 8002e9a:	dd03      	ble.n	8002ea4 <HAL_TIM_PeriodElapsedCallback+0xa4>
 8002e9c:	4b38      	ldr	r3, [pc, #224]	; (8002f80 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	2b45      	cmp	r3, #69	; 0x45
 8002ea2:	dc06      	bgt.n	8002eb2 <HAL_TIM_PeriodElapsedCallback+0xb2>
				HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002eaa:	4832      	ldr	r0, [pc, #200]	; (8002f74 <HAL_TIM_PeriodElapsedCallback+0x174>)
 8002eac:	f002 fb5c 	bl	8005568 <HAL_GPIO_WritePin>
 8002eb0:	e005      	b.n	8002ebe <HAL_TIM_PeriodElapsedCallback+0xbe>
				HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002eb8:	482e      	ldr	r0, [pc, #184]	; (8002f74 <HAL_TIM_PeriodElapsedCallback+0x174>)
 8002eba:	f002 fb55 	bl	8005568 <HAL_GPIO_WritePin>
			if (light > 50)
 8002ebe:	4b31      	ldr	r3, [pc, #196]	; (8002f84 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	2b32      	cmp	r3, #50	; 0x32
 8002ec4:	dd06      	ble.n	8002ed4 <HAL_TIM_PeriodElapsedCallback+0xd4>
				HAL_GPIO_WritePin(LAMP_GPIO_Port, LAMP_Pin, GPIO_PIN_SET);
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002ecc:	482e      	ldr	r0, [pc, #184]	; (8002f88 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8002ece:	f002 fb4b 	bl	8005568 <HAL_GPIO_WritePin>
 8002ed2:	e005      	b.n	8002ee0 <HAL_TIM_PeriodElapsedCallback+0xe0>
				HAL_GPIO_WritePin(LAMP_GPIO_Port, LAMP_Pin, GPIO_PIN_RESET);
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002eda:	482b      	ldr	r0, [pc, #172]	; (8002f88 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8002edc:	f002 fb44 	bl	8005568 <HAL_GPIO_WritePin>
			Distance = 500;
 8002ee0:	4b2a      	ldr	r3, [pc, #168]	; (8002f8c <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8002ee2:	4a2b      	ldr	r2, [pc, #172]	; (8002f90 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8002ee4:	601a      	str	r2, [r3, #0]
			flame = 100;
 8002ee6:	4b25      	ldr	r3, [pc, #148]	; (8002f7c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8002ee8:	2264      	movs	r2, #100	; 0x64
 8002eea:	601a      	str	r2, [r3, #0]
			rain = 100;
 8002eec:	4b24      	ldr	r3, [pc, #144]	; (8002f80 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8002eee:	2264      	movs	r2, #100	; 0x64
 8002ef0:	601a      	str	r2, [r3, #0]
			infrare = 0;
 8002ef2:	4b28      	ldr	r3, [pc, #160]	; (8002f94 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	601a      	str	r2, [r3, #0]
			smoke = 0;
 8002ef8:	4b27      	ldr	r3, [pc, #156]	; (8002f98 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8002efa:	2200      	movs	r2, #0
 8002efc:	601a      	str	r2, [r3, #0]
			light = 0;
 8002efe:	4b21      	ldr	r3, [pc, #132]	; (8002f84 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	601a      	str	r2, [r3, #0]
}
 8002f04:	e02c      	b.n	8002f60 <HAL_TIM_PeriodElapsedCallback+0x160>
	else if (htim->Instance == htim7.Instance)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	4b24      	ldr	r3, [pc, #144]	; (8002f9c <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d126      	bne.n	8002f60 <HAL_TIM_PeriodElapsedCallback+0x160>
		if (change == 0)
 8002f12:	4b23      	ldr	r3, [pc, #140]	; (8002fa0 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d105      	bne.n	8002f26 <HAL_TIM_PeriodElapsedCallback+0x126>
			angle += 1;
 8002f1a:	4b22      	ldr	r3, [pc, #136]	; (8002fa4 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	3301      	adds	r3, #1
 8002f20:	4a20      	ldr	r2, [pc, #128]	; (8002fa4 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8002f22:	6013      	str	r3, [r2, #0]
 8002f24:	e004      	b.n	8002f30 <HAL_TIM_PeriodElapsedCallback+0x130>
			angle -= 1;
 8002f26:	4b1f      	ldr	r3, [pc, #124]	; (8002fa4 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	3b01      	subs	r3, #1
 8002f2c:	4a1d      	ldr	r2, [pc, #116]	; (8002fa4 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8002f2e:	6013      	str	r3, [r2, #0]
		if (angle >= 1900)
 8002f30:	4b1c      	ldr	r3, [pc, #112]	; (8002fa4 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f240 726b 	movw	r2, #1899	; 0x76b
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	dd03      	ble.n	8002f44 <HAL_TIM_PeriodElapsedCallback+0x144>
			change = 1;
 8002f3c:	4b18      	ldr	r3, [pc, #96]	; (8002fa0 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8002f3e:	2201      	movs	r2, #1
 8002f40:	701a      	strb	r2, [r3, #0]
 8002f42:	e008      	b.n	8002f56 <HAL_TIM_PeriodElapsedCallback+0x156>
		else if (angle <= 1750)
 8002f44:	4b17      	ldr	r3, [pc, #92]	; (8002fa4 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f240 62d6 	movw	r2, #1750	; 0x6d6
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	dc02      	bgt.n	8002f56 <HAL_TIM_PeriodElapsedCallback+0x156>
			change = 0;
 8002f50:	4b13      	ldr	r3, [pc, #76]	; (8002fa0 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2,angle);
 8002f56:	4b13      	ldr	r3, [pc, #76]	; (8002fa4 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	4b13      	ldr	r3, [pc, #76]	; (8002fa8 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002f60:	bf00      	nop
 8002f62:	3708      	adds	r7, #8
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	20000458 	.word	0x20000458
 8002f6c:	200000d0 	.word	0x200000d0
 8002f70:	20000410 	.word	0x20000410
 8002f74:	40020800 	.word	0x40020800
 8002f78:	200000b4 	.word	0x200000b4
 8002f7c:	20000364 	.word	0x20000364
 8002f80:	2000036c 	.word	0x2000036c
 8002f84:	2000035c 	.word	0x2000035c
 8002f88:	40020400 	.word	0x40020400
 8002f8c:	20000000 	.word	0x20000000
 8002f90:	43fa0000 	.word	0x43fa0000
 8002f94:	20000360 	.word	0x20000360
 8002f98:	20000368 	.word	0x20000368
 8002f9c:	200004e8 	.word	0x200004e8
 8002fa0:	200000ac 	.word	0x200000ac
 8002fa4:	20000004 	.word	0x20000004
 8002fa8:	200004a0 	.word	0x200004a0

08002fac <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b082      	sub	sp, #8
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* 使用的串口可根据实际配置修改 */
	HAL_UART_Transmit(&huart1, (uint8_t*) &ch, 1, 0xFFFF);
 8002fb4:	1d39      	adds	r1, r7, #4
 8002fb6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002fba:	2201      	movs	r2, #1
 8002fbc:	4803      	ldr	r0, [pc, #12]	; (8002fcc <__io_putchar+0x20>)
 8002fbe:	f004 f97e 	bl	80072be <HAL_UART_Transmit>
	return ch;
 8002fc2:	687b      	ldr	r3, [r7, #4]
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3708      	adds	r7, #8
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	20000530 	.word	0x20000530

08002fd0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002fd4:	4b13      	ldr	r3, [pc, #76]	; (8003024 <MX_USART1_UART_Init+0x54>)
 8002fd6:	4a14      	ldr	r2, [pc, #80]	; (8003028 <MX_USART1_UART_Init+0x58>)
 8002fd8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002fda:	4b12      	ldr	r3, [pc, #72]	; (8003024 <MX_USART1_UART_Init+0x54>)
 8002fdc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002fe0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002fe2:	4b10      	ldr	r3, [pc, #64]	; (8003024 <MX_USART1_UART_Init+0x54>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002fe8:	4b0e      	ldr	r3, [pc, #56]	; (8003024 <MX_USART1_UART_Init+0x54>)
 8002fea:	2200      	movs	r2, #0
 8002fec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002fee:	4b0d      	ldr	r3, [pc, #52]	; (8003024 <MX_USART1_UART_Init+0x54>)
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ff4:	4b0b      	ldr	r3, [pc, #44]	; (8003024 <MX_USART1_UART_Init+0x54>)
 8002ff6:	220c      	movs	r2, #12
 8002ff8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ffa:	4b0a      	ldr	r3, [pc, #40]	; (8003024 <MX_USART1_UART_Init+0x54>)
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003000:	4b08      	ldr	r3, [pc, #32]	; (8003024 <MX_USART1_UART_Init+0x54>)
 8003002:	2200      	movs	r2, #0
 8003004:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003006:	4807      	ldr	r0, [pc, #28]	; (8003024 <MX_USART1_UART_Init+0x54>)
 8003008:	f004 f90c 	bl	8007224 <HAL_UART_Init>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d001      	beq.n	8003016 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003012:	f7ff f981 	bl	8002318 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  HAL_UART_Receive_IT(&huart1, aRxBuffer, 1);
 8003016:	2201      	movs	r2, #1
 8003018:	4904      	ldr	r1, [pc, #16]	; (800302c <MX_USART1_UART_Init+0x5c>)
 800301a:	4802      	ldr	r0, [pc, #8]	; (8003024 <MX_USART1_UART_Init+0x54>)
 800301c:	f004 f9e1 	bl	80073e2 <HAL_UART_Receive_IT>
  /* USER CODE END USART1_Init 2 */

}
 8003020:	bf00      	nop
 8003022:	bd80      	pop	{r7, pc}
 8003024:	20000530 	.word	0x20000530
 8003028:	40011000 	.word	0x40011000
 800302c:	20000574 	.word	0x20000574

08003030 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b08a      	sub	sp, #40	; 0x28
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003038:	f107 0314 	add.w	r3, r7, #20
 800303c:	2200      	movs	r2, #0
 800303e:	601a      	str	r2, [r3, #0]
 8003040:	605a      	str	r2, [r3, #4]
 8003042:	609a      	str	r2, [r3, #8]
 8003044:	60da      	str	r2, [r3, #12]
 8003046:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a1d      	ldr	r2, [pc, #116]	; (80030c4 <HAL_UART_MspInit+0x94>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d134      	bne.n	80030bc <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003052:	2300      	movs	r3, #0
 8003054:	613b      	str	r3, [r7, #16]
 8003056:	4b1c      	ldr	r3, [pc, #112]	; (80030c8 <HAL_UART_MspInit+0x98>)
 8003058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800305a:	4a1b      	ldr	r2, [pc, #108]	; (80030c8 <HAL_UART_MspInit+0x98>)
 800305c:	f043 0310 	orr.w	r3, r3, #16
 8003060:	6453      	str	r3, [r2, #68]	; 0x44
 8003062:	4b19      	ldr	r3, [pc, #100]	; (80030c8 <HAL_UART_MspInit+0x98>)
 8003064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003066:	f003 0310 	and.w	r3, r3, #16
 800306a:	613b      	str	r3, [r7, #16]
 800306c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800306e:	2300      	movs	r3, #0
 8003070:	60fb      	str	r3, [r7, #12]
 8003072:	4b15      	ldr	r3, [pc, #84]	; (80030c8 <HAL_UART_MspInit+0x98>)
 8003074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003076:	4a14      	ldr	r2, [pc, #80]	; (80030c8 <HAL_UART_MspInit+0x98>)
 8003078:	f043 0301 	orr.w	r3, r3, #1
 800307c:	6313      	str	r3, [r2, #48]	; 0x30
 800307e:	4b12      	ldr	r3, [pc, #72]	; (80030c8 <HAL_UART_MspInit+0x98>)
 8003080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003082:	f003 0301 	and.w	r3, r3, #1
 8003086:	60fb      	str	r3, [r7, #12]
 8003088:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800308a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800308e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003090:	2302      	movs	r3, #2
 8003092:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003094:	2300      	movs	r3, #0
 8003096:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003098:	2303      	movs	r3, #3
 800309a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800309c:	2307      	movs	r3, #7
 800309e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030a0:	f107 0314 	add.w	r3, r7, #20
 80030a4:	4619      	mov	r1, r3
 80030a6:	4809      	ldr	r0, [pc, #36]	; (80030cc <HAL_UART_MspInit+0x9c>)
 80030a8:	f002 f8aa 	bl	8005200 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 7, 0);
 80030ac:	2200      	movs	r2, #0
 80030ae:	2107      	movs	r1, #7
 80030b0:	2025      	movs	r0, #37	; 0x25
 80030b2:	f001 fc6c 	bl	800498e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80030b6:	2025      	movs	r0, #37	; 0x25
 80030b8:	f001 fc85 	bl	80049c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80030bc:	bf00      	nop
 80030be:	3728      	adds	r7, #40	; 0x28
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	40011000 	.word	0x40011000
 80030c8:	40023800 	.word	0x40023800
 80030cc:	40020000 	.word	0x40020000

080030d0 <HAL_UART_RxCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
	if (huart->Instance == huart1.Instance)       //如果是串口1
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	4b25      	ldr	r3, [pc, #148]	; (8003174 <HAL_UART_RxCpltCallback+0xa4>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d13d      	bne.n	8003160 <HAL_UART_RxCpltCallback+0x90>
	{
		if ((USART_RX_STA & 0x8000) == 0)       //接收未完成
 80030e4:	4b24      	ldr	r3, [pc, #144]	; (8003178 <HAL_UART_RxCpltCallback+0xa8>)
 80030e6:	881b      	ldrh	r3, [r3, #0]
 80030e8:	b21b      	sxth	r3, r3
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	db38      	blt.n	8003160 <HAL_UART_RxCpltCallback+0x90>
		{
			if (USART_RX_STA & 0x4000)       //接收到了0x0d
 80030ee:	4b22      	ldr	r3, [pc, #136]	; (8003178 <HAL_UART_RxCpltCallback+0xa8>)
 80030f0:	881b      	ldrh	r3, [r3, #0]
 80030f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d011      	beq.n	800311e <HAL_UART_RxCpltCallback+0x4e>
			{
				if (aRxBuffer[0] != 0x0a)
 80030fa:	4b20      	ldr	r3, [pc, #128]	; (800317c <HAL_UART_RxCpltCallback+0xac>)
 80030fc:	781b      	ldrb	r3, [r3, #0]
 80030fe:	2b0a      	cmp	r3, #10
 8003100:	d003      	beq.n	800310a <HAL_UART_RxCpltCallback+0x3a>
					USART_RX_STA = 0;       //接收错误,重新开始
 8003102:	4b1d      	ldr	r3, [pc, #116]	; (8003178 <HAL_UART_RxCpltCallback+0xa8>)
 8003104:	2200      	movs	r2, #0
 8003106:	801a      	strh	r2, [r3, #0]
 8003108:	e02a      	b.n	8003160 <HAL_UART_RxCpltCallback+0x90>
				else
					USART_RX_STA |= 0x8000;	//接收完成了
 800310a:	4b1b      	ldr	r3, [pc, #108]	; (8003178 <HAL_UART_RxCpltCallback+0xa8>)
 800310c:	881b      	ldrh	r3, [r3, #0]
 800310e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003112:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003116:	b29a      	uxth	r2, r3
 8003118:	4b17      	ldr	r3, [pc, #92]	; (8003178 <HAL_UART_RxCpltCallback+0xa8>)
 800311a:	801a      	strh	r2, [r3, #0]
 800311c:	e020      	b.n	8003160 <HAL_UART_RxCpltCallback+0x90>
			}
			else //还没收到0X0D
			{
				if (aRxBuffer[0] == 0x0d)
 800311e:	4b17      	ldr	r3, [pc, #92]	; (800317c <HAL_UART_RxCpltCallback+0xac>)
 8003120:	781b      	ldrb	r3, [r3, #0]
 8003122:	2b0d      	cmp	r3, #13
 8003124:	d107      	bne.n	8003136 <HAL_UART_RxCpltCallback+0x66>
					USART_RX_STA |= 0x4000;
 8003126:	4b14      	ldr	r3, [pc, #80]	; (8003178 <HAL_UART_RxCpltCallback+0xa8>)
 8003128:	881b      	ldrh	r3, [r3, #0]
 800312a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800312e:	b29a      	uxth	r2, r3
 8003130:	4b11      	ldr	r3, [pc, #68]	; (8003178 <HAL_UART_RxCpltCallback+0xa8>)
 8003132:	801a      	strh	r2, [r3, #0]
 8003134:	e014      	b.n	8003160 <HAL_UART_RxCpltCallback+0x90>
				else
				{
					USART_RX_BUF[USART_RX_STA & 0X3FFF] = aRxBuffer[0];
 8003136:	4b10      	ldr	r3, [pc, #64]	; (8003178 <HAL_UART_RxCpltCallback+0xa8>)
 8003138:	881b      	ldrh	r3, [r3, #0]
 800313a:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800313e:	4a0f      	ldr	r2, [pc, #60]	; (800317c <HAL_UART_RxCpltCallback+0xac>)
 8003140:	7811      	ldrb	r1, [r2, #0]
 8003142:	4a0f      	ldr	r2, [pc, #60]	; (8003180 <HAL_UART_RxCpltCallback+0xb0>)
 8003144:	54d1      	strb	r1, [r2, r3]
					USART_RX_STA++;
 8003146:	4b0c      	ldr	r3, [pc, #48]	; (8003178 <HAL_UART_RxCpltCallback+0xa8>)
 8003148:	881b      	ldrh	r3, [r3, #0]
 800314a:	3301      	adds	r3, #1
 800314c:	b29a      	uxth	r2, r3
 800314e:	4b0a      	ldr	r3, [pc, #40]	; (8003178 <HAL_UART_RxCpltCallback+0xa8>)
 8003150:	801a      	strh	r2, [r3, #0]
					if (USART_RX_STA > (USART_REC_LEN - 1))
 8003152:	4b09      	ldr	r3, [pc, #36]	; (8003178 <HAL_UART_RxCpltCallback+0xa8>)
 8003154:	881b      	ldrh	r3, [r3, #0]
 8003156:	2bc7      	cmp	r3, #199	; 0xc7
 8003158:	d902      	bls.n	8003160 <HAL_UART_RxCpltCallback+0x90>
						USART_RX_STA = 0; //接收数据错误,重新开始接收
 800315a:	4b07      	ldr	r3, [pc, #28]	; (8003178 <HAL_UART_RxCpltCallback+0xa8>)
 800315c:	2200      	movs	r2, #0
 800315e:	801a      	strh	r2, [r3, #0]
				}
			}
		}
	}
	HAL_UART_Receive_IT(&huart1, aRxBuffer, 1);
 8003160:	2201      	movs	r2, #1
 8003162:	4906      	ldr	r1, [pc, #24]	; (800317c <HAL_UART_RxCpltCallback+0xac>)
 8003164:	4803      	ldr	r0, [pc, #12]	; (8003174 <HAL_UART_RxCpltCallback+0xa4>)
 8003166:	f004 f93c 	bl	80073e2 <HAL_UART_Receive_IT>
}
 800316a:	bf00      	nop
 800316c:	3708      	adds	r7, #8
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	20000530 	.word	0x20000530
 8003178:	200000b8 	.word	0x200000b8
 800317c:	20000574 	.word	0x20000574
 8003180:	20000578 	.word	0x20000578

08003184 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003184:	f8df d034 	ldr.w	sp, [pc, #52]	; 80031bc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003188:	480d      	ldr	r0, [pc, #52]	; (80031c0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800318a:	490e      	ldr	r1, [pc, #56]	; (80031c4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800318c:	4a0e      	ldr	r2, [pc, #56]	; (80031c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800318e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003190:	e002      	b.n	8003198 <LoopCopyDataInit>

08003192 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003192:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003194:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003196:	3304      	adds	r3, #4

08003198 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003198:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800319a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800319c:	d3f9      	bcc.n	8003192 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800319e:	4a0b      	ldr	r2, [pc, #44]	; (80031cc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80031a0:	4c0b      	ldr	r4, [pc, #44]	; (80031d0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80031a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031a4:	e001      	b.n	80031aa <LoopFillZerobss>

080031a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031a8:	3204      	adds	r2, #4

080031aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031ac:	d3fb      	bcc.n	80031a6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80031ae:	f7ff fba9 	bl	8002904 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80031b2:	f004 fea5 	bl	8007f00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80031b6:	f7ff f80b 	bl	80021d0 <main>
  bx  lr    
 80031ba:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80031bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80031c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031c4:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80031c8:	08008de4 	.word	0x08008de4
  ldr r2, =_sbss
 80031cc:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80031d0:	20000654 	.word	0x20000654

080031d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80031d4:	e7fe      	b.n	80031d4 <ADC_IRQHandler>
	...

080031d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80031dc:	4b0e      	ldr	r3, [pc, #56]	; (8003218 <HAL_Init+0x40>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a0d      	ldr	r2, [pc, #52]	; (8003218 <HAL_Init+0x40>)
 80031e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80031e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80031e8:	4b0b      	ldr	r3, [pc, #44]	; (8003218 <HAL_Init+0x40>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a0a      	ldr	r2, [pc, #40]	; (8003218 <HAL_Init+0x40>)
 80031ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80031f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80031f4:	4b08      	ldr	r3, [pc, #32]	; (8003218 <HAL_Init+0x40>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a07      	ldr	r2, [pc, #28]	; (8003218 <HAL_Init+0x40>)
 80031fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003200:	2003      	movs	r0, #3
 8003202:	f001 fbb9 	bl	8004978 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003206:	2000      	movs	r0, #0
 8003208:	f000 f808 	bl	800321c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800320c:	f7ff fa36 	bl	800267c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003210:	2300      	movs	r3, #0
}
 8003212:	4618      	mov	r0, r3
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	40023c00 	.word	0x40023c00

0800321c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b082      	sub	sp, #8
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003224:	4b12      	ldr	r3, [pc, #72]	; (8003270 <HAL_InitTick+0x54>)
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	4b12      	ldr	r3, [pc, #72]	; (8003274 <HAL_InitTick+0x58>)
 800322a:	781b      	ldrb	r3, [r3, #0]
 800322c:	4619      	mov	r1, r3
 800322e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003232:	fbb3 f3f1 	udiv	r3, r3, r1
 8003236:	fbb2 f3f3 	udiv	r3, r2, r3
 800323a:	4618      	mov	r0, r3
 800323c:	f001 fbd1 	bl	80049e2 <HAL_SYSTICK_Config>
 8003240:	4603      	mov	r3, r0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d001      	beq.n	800324a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e00e      	b.n	8003268 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2b0f      	cmp	r3, #15
 800324e:	d80a      	bhi.n	8003266 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003250:	2200      	movs	r2, #0
 8003252:	6879      	ldr	r1, [r7, #4]
 8003254:	f04f 30ff 	mov.w	r0, #4294967295
 8003258:	f001 fb99 	bl	800498e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800325c:	4a06      	ldr	r2, [pc, #24]	; (8003278 <HAL_InitTick+0x5c>)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003262:	2300      	movs	r3, #0
 8003264:	e000      	b.n	8003268 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
}
 8003268:	4618      	mov	r0, r3
 800326a:	3708      	adds	r7, #8
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}
 8003270:	20000008 	.word	0x20000008
 8003274:	20000010 	.word	0x20000010
 8003278:	2000000c 	.word	0x2000000c

0800327c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800327c:	b480      	push	{r7}
 800327e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003280:	4b06      	ldr	r3, [pc, #24]	; (800329c <HAL_IncTick+0x20>)
 8003282:	781b      	ldrb	r3, [r3, #0]
 8003284:	461a      	mov	r2, r3
 8003286:	4b06      	ldr	r3, [pc, #24]	; (80032a0 <HAL_IncTick+0x24>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4413      	add	r3, r2
 800328c:	4a04      	ldr	r2, [pc, #16]	; (80032a0 <HAL_IncTick+0x24>)
 800328e:	6013      	str	r3, [r2, #0]
}
 8003290:	bf00      	nop
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop
 800329c:	20000010 	.word	0x20000010
 80032a0:	20000640 	.word	0x20000640

080032a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032a4:	b480      	push	{r7}
 80032a6:	af00      	add	r7, sp, #0
  return uwTick;
 80032a8:	4b03      	ldr	r3, [pc, #12]	; (80032b8 <HAL_GetTick+0x14>)
 80032aa:	681b      	ldr	r3, [r3, #0]
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop
 80032b8:	20000640 	.word	0x20000640

080032bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b084      	sub	sp, #16
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032c4:	f7ff ffee 	bl	80032a4 <HAL_GetTick>
 80032c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032d4:	d005      	beq.n	80032e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032d6:	4b0a      	ldr	r3, [pc, #40]	; (8003300 <HAL_Delay+0x44>)
 80032d8:	781b      	ldrb	r3, [r3, #0]
 80032da:	461a      	mov	r2, r3
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	4413      	add	r3, r2
 80032e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80032e2:	bf00      	nop
 80032e4:	f7ff ffde 	bl	80032a4 <HAL_GetTick>
 80032e8:	4602      	mov	r2, r0
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	68fa      	ldr	r2, [r7, #12]
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d8f7      	bhi.n	80032e4 <HAL_Delay+0x28>
  {
  }
}
 80032f4:	bf00      	nop
 80032f6:	bf00      	nop
 80032f8:	3710      	adds	r7, #16
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	bf00      	nop
 8003300:	20000010 	.word	0x20000010

08003304 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800330c:	2300      	movs	r3, #0
 800330e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d101      	bne.n	800331a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e033      	b.n	8003382 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331e:	2b00      	cmp	r3, #0
 8003320:	d109      	bne.n	8003336 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	f7fe fa04 	bl	8001730 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2200      	movs	r2, #0
 800332c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333a:	f003 0310 	and.w	r3, r3, #16
 800333e:	2b00      	cmp	r3, #0
 8003340:	d118      	bne.n	8003374 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003346:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800334a:	f023 0302 	bic.w	r3, r3, #2
 800334e:	f043 0202 	orr.w	r2, r3, #2
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f000 fa68 	bl	800382c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003366:	f023 0303 	bic.w	r3, r3, #3
 800336a:	f043 0201 	orr.w	r2, r3, #1
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	641a      	str	r2, [r3, #64]	; 0x40
 8003372:	e001      	b.n	8003378 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2200      	movs	r2, #0
 800337c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003380:	7bfb      	ldrb	r3, [r7, #15]
}
 8003382:	4618      	mov	r0, r3
 8003384:	3710      	adds	r7, #16
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}
	...

0800338c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b086      	sub	sp, #24
 8003390:	af00      	add	r7, sp, #0
 8003392:	60f8      	str	r0, [r7, #12]
 8003394:	60b9      	str	r1, [r7, #8]
 8003396:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003398:	2300      	movs	r3, #0
 800339a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033a2:	2b01      	cmp	r3, #1
 80033a4:	d101      	bne.n	80033aa <HAL_ADC_Start_DMA+0x1e>
 80033a6:	2302      	movs	r3, #2
 80033a8:	e0e9      	b.n	800357e <HAL_ADC_Start_DMA+0x1f2>
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2201      	movs	r2, #1
 80033ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	f003 0301 	and.w	r3, r3, #1
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d018      	beq.n	80033f2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	689a      	ldr	r2, [r3, #8]
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f042 0201 	orr.w	r2, r2, #1
 80033ce:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80033d0:	4b6d      	ldr	r3, [pc, #436]	; (8003588 <HAL_ADC_Start_DMA+0x1fc>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a6d      	ldr	r2, [pc, #436]	; (800358c <HAL_ADC_Start_DMA+0x200>)
 80033d6:	fba2 2303 	umull	r2, r3, r2, r3
 80033da:	0c9a      	lsrs	r2, r3, #18
 80033dc:	4613      	mov	r3, r2
 80033de:	005b      	lsls	r3, r3, #1
 80033e0:	4413      	add	r3, r2
 80033e2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80033e4:	e002      	b.n	80033ec <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	3b01      	subs	r3, #1
 80033ea:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80033ec:	693b      	ldr	r3, [r7, #16]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d1f9      	bne.n	80033e6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003400:	d107      	bne.n	8003412 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	689a      	ldr	r2, [r3, #8]
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003410:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	f003 0301 	and.w	r3, r3, #1
 800341c:	2b01      	cmp	r3, #1
 800341e:	f040 80a1 	bne.w	8003564 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003426:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800342a:	f023 0301 	bic.w	r3, r3, #1
 800342e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003440:	2b00      	cmp	r3, #0
 8003442:	d007      	beq.n	8003454 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003448:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800344c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003458:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800345c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003460:	d106      	bne.n	8003470 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003466:	f023 0206 	bic.w	r2, r3, #6
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	645a      	str	r2, [r3, #68]	; 0x44
 800346e:	e002      	b.n	8003476 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2200      	movs	r2, #0
 8003474:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2200      	movs	r2, #0
 800347a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800347e:	4b44      	ldr	r3, [pc, #272]	; (8003590 <HAL_ADC_Start_DMA+0x204>)
 8003480:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003486:	4a43      	ldr	r2, [pc, #268]	; (8003594 <HAL_ADC_Start_DMA+0x208>)
 8003488:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800348e:	4a42      	ldr	r2, [pc, #264]	; (8003598 <HAL_ADC_Start_DMA+0x20c>)
 8003490:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003496:	4a41      	ldr	r2, [pc, #260]	; (800359c <HAL_ADC_Start_DMA+0x210>)
 8003498:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80034a2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	685a      	ldr	r2, [r3, #4]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80034b2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	689a      	ldr	r2, [r3, #8]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034c2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	334c      	adds	r3, #76	; 0x4c
 80034ce:	4619      	mov	r1, r3
 80034d0:	68ba      	ldr	r2, [r7, #8]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	f001 fb40 	bl	8004b58 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	f003 031f 	and.w	r3, r3, #31
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d12a      	bne.n	800353a <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a2d      	ldr	r2, [pc, #180]	; (80035a0 <HAL_ADC_Start_DMA+0x214>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d015      	beq.n	800351a <HAL_ADC_Start_DMA+0x18e>
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a2c      	ldr	r2, [pc, #176]	; (80035a4 <HAL_ADC_Start_DMA+0x218>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d105      	bne.n	8003504 <HAL_ADC_Start_DMA+0x178>
 80034f8:	4b25      	ldr	r3, [pc, #148]	; (8003590 <HAL_ADC_Start_DMA+0x204>)
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	f003 031f 	and.w	r3, r3, #31
 8003500:	2b00      	cmp	r3, #0
 8003502:	d00a      	beq.n	800351a <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a27      	ldr	r2, [pc, #156]	; (80035a8 <HAL_ADC_Start_DMA+0x21c>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d136      	bne.n	800357c <HAL_ADC_Start_DMA+0x1f0>
 800350e:	4b20      	ldr	r3, [pc, #128]	; (8003590 <HAL_ADC_Start_DMA+0x204>)
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	f003 0310 	and.w	r3, r3, #16
 8003516:	2b00      	cmp	r3, #0
 8003518:	d130      	bne.n	800357c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003524:	2b00      	cmp	r3, #0
 8003526:	d129      	bne.n	800357c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	689a      	ldr	r2, [r3, #8]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003536:	609a      	str	r2, [r3, #8]
 8003538:	e020      	b.n	800357c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a18      	ldr	r2, [pc, #96]	; (80035a0 <HAL_ADC_Start_DMA+0x214>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d11b      	bne.n	800357c <HAL_ADC_Start_DMA+0x1f0>
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800354e:	2b00      	cmp	r3, #0
 8003550:	d114      	bne.n	800357c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	689a      	ldr	r2, [r3, #8]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003560:	609a      	str	r2, [r3, #8]
 8003562:	e00b      	b.n	800357c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003568:	f043 0210 	orr.w	r2, r3, #16
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003574:	f043 0201 	orr.w	r2, r3, #1
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800357c:	2300      	movs	r3, #0
}
 800357e:	4618      	mov	r0, r3
 8003580:	3718      	adds	r7, #24
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	20000008 	.word	0x20000008
 800358c:	431bde83 	.word	0x431bde83
 8003590:	40012300 	.word	0x40012300
 8003594:	08003a25 	.word	0x08003a25
 8003598:	08003adf 	.word	0x08003adf
 800359c:	08003afb 	.word	0x08003afb
 80035a0:	40012000 	.word	0x40012000
 80035a4:	40012100 	.word	0x40012100
 80035a8:	40012200 	.word	0x40012200

080035ac <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80035b4:	bf00      	nop
 80035b6:	370c      	adds	r7, #12
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr

080035c0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80035c8:	bf00      	nop
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80035dc:	bf00      	nop
 80035de:	370c      	adds	r7, #12
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr

080035e8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b085      	sub	sp, #20
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
 80035f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80035f2:	2300      	movs	r3, #0
 80035f4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d101      	bne.n	8003604 <HAL_ADC_ConfigChannel+0x1c>
 8003600:	2302      	movs	r3, #2
 8003602:	e105      	b.n	8003810 <HAL_ADC_ConfigChannel+0x228>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2201      	movs	r2, #1
 8003608:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	2b09      	cmp	r3, #9
 8003612:	d925      	bls.n	8003660 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	68d9      	ldr	r1, [r3, #12]
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	b29b      	uxth	r3, r3
 8003620:	461a      	mov	r2, r3
 8003622:	4613      	mov	r3, r2
 8003624:	005b      	lsls	r3, r3, #1
 8003626:	4413      	add	r3, r2
 8003628:	3b1e      	subs	r3, #30
 800362a:	2207      	movs	r2, #7
 800362c:	fa02 f303 	lsl.w	r3, r2, r3
 8003630:	43da      	mvns	r2, r3
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	400a      	ands	r2, r1
 8003638:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	68d9      	ldr	r1, [r3, #12]
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	689a      	ldr	r2, [r3, #8]
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	b29b      	uxth	r3, r3
 800364a:	4618      	mov	r0, r3
 800364c:	4603      	mov	r3, r0
 800364e:	005b      	lsls	r3, r3, #1
 8003650:	4403      	add	r3, r0
 8003652:	3b1e      	subs	r3, #30
 8003654:	409a      	lsls	r2, r3
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	430a      	orrs	r2, r1
 800365c:	60da      	str	r2, [r3, #12]
 800365e:	e022      	b.n	80036a6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	6919      	ldr	r1, [r3, #16]
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	b29b      	uxth	r3, r3
 800366c:	461a      	mov	r2, r3
 800366e:	4613      	mov	r3, r2
 8003670:	005b      	lsls	r3, r3, #1
 8003672:	4413      	add	r3, r2
 8003674:	2207      	movs	r2, #7
 8003676:	fa02 f303 	lsl.w	r3, r2, r3
 800367a:	43da      	mvns	r2, r3
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	400a      	ands	r2, r1
 8003682:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	6919      	ldr	r1, [r3, #16]
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	689a      	ldr	r2, [r3, #8]
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	b29b      	uxth	r3, r3
 8003694:	4618      	mov	r0, r3
 8003696:	4603      	mov	r3, r0
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	4403      	add	r3, r0
 800369c:	409a      	lsls	r2, r3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	430a      	orrs	r2, r1
 80036a4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	2b06      	cmp	r3, #6
 80036ac:	d824      	bhi.n	80036f8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	685a      	ldr	r2, [r3, #4]
 80036b8:	4613      	mov	r3, r2
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	4413      	add	r3, r2
 80036be:	3b05      	subs	r3, #5
 80036c0:	221f      	movs	r2, #31
 80036c2:	fa02 f303 	lsl.w	r3, r2, r3
 80036c6:	43da      	mvns	r2, r3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	400a      	ands	r2, r1
 80036ce:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	b29b      	uxth	r3, r3
 80036dc:	4618      	mov	r0, r3
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	685a      	ldr	r2, [r3, #4]
 80036e2:	4613      	mov	r3, r2
 80036e4:	009b      	lsls	r3, r3, #2
 80036e6:	4413      	add	r3, r2
 80036e8:	3b05      	subs	r3, #5
 80036ea:	fa00 f203 	lsl.w	r2, r0, r3
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	430a      	orrs	r2, r1
 80036f4:	635a      	str	r2, [r3, #52]	; 0x34
 80036f6:	e04c      	b.n	8003792 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	2b0c      	cmp	r3, #12
 80036fe:	d824      	bhi.n	800374a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	685a      	ldr	r2, [r3, #4]
 800370a:	4613      	mov	r3, r2
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	4413      	add	r3, r2
 8003710:	3b23      	subs	r3, #35	; 0x23
 8003712:	221f      	movs	r2, #31
 8003714:	fa02 f303 	lsl.w	r3, r2, r3
 8003718:	43da      	mvns	r2, r3
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	400a      	ands	r2, r1
 8003720:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	b29b      	uxth	r3, r3
 800372e:	4618      	mov	r0, r3
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	685a      	ldr	r2, [r3, #4]
 8003734:	4613      	mov	r3, r2
 8003736:	009b      	lsls	r3, r3, #2
 8003738:	4413      	add	r3, r2
 800373a:	3b23      	subs	r3, #35	; 0x23
 800373c:	fa00 f203 	lsl.w	r2, r0, r3
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	430a      	orrs	r2, r1
 8003746:	631a      	str	r2, [r3, #48]	; 0x30
 8003748:	e023      	b.n	8003792 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	685a      	ldr	r2, [r3, #4]
 8003754:	4613      	mov	r3, r2
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	4413      	add	r3, r2
 800375a:	3b41      	subs	r3, #65	; 0x41
 800375c:	221f      	movs	r2, #31
 800375e:	fa02 f303 	lsl.w	r3, r2, r3
 8003762:	43da      	mvns	r2, r3
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	400a      	ands	r2, r1
 800376a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	b29b      	uxth	r3, r3
 8003778:	4618      	mov	r0, r3
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	685a      	ldr	r2, [r3, #4]
 800377e:	4613      	mov	r3, r2
 8003780:	009b      	lsls	r3, r3, #2
 8003782:	4413      	add	r3, r2
 8003784:	3b41      	subs	r3, #65	; 0x41
 8003786:	fa00 f203 	lsl.w	r2, r0, r3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	430a      	orrs	r2, r1
 8003790:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003792:	4b22      	ldr	r3, [pc, #136]	; (800381c <HAL_ADC_ConfigChannel+0x234>)
 8003794:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a21      	ldr	r2, [pc, #132]	; (8003820 <HAL_ADC_ConfigChannel+0x238>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d109      	bne.n	80037b4 <HAL_ADC_ConfigChannel+0x1cc>
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	2b12      	cmp	r3, #18
 80037a6:	d105      	bne.n	80037b4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a19      	ldr	r2, [pc, #100]	; (8003820 <HAL_ADC_ConfigChannel+0x238>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d123      	bne.n	8003806 <HAL_ADC_ConfigChannel+0x21e>
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	2b10      	cmp	r3, #16
 80037c4:	d003      	beq.n	80037ce <HAL_ADC_ConfigChannel+0x1e6>
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	2b11      	cmp	r3, #17
 80037cc:	d11b      	bne.n	8003806 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	2b10      	cmp	r3, #16
 80037e0:	d111      	bne.n	8003806 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80037e2:	4b10      	ldr	r3, [pc, #64]	; (8003824 <HAL_ADC_ConfigChannel+0x23c>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a10      	ldr	r2, [pc, #64]	; (8003828 <HAL_ADC_ConfigChannel+0x240>)
 80037e8:	fba2 2303 	umull	r2, r3, r2, r3
 80037ec:	0c9a      	lsrs	r2, r3, #18
 80037ee:	4613      	mov	r3, r2
 80037f0:	009b      	lsls	r3, r3, #2
 80037f2:	4413      	add	r3, r2
 80037f4:	005b      	lsls	r3, r3, #1
 80037f6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80037f8:	e002      	b.n	8003800 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	3b01      	subs	r3, #1
 80037fe:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d1f9      	bne.n	80037fa <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2200      	movs	r2, #0
 800380a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800380e:	2300      	movs	r3, #0
}
 8003810:	4618      	mov	r0, r3
 8003812:	3714      	adds	r7, #20
 8003814:	46bd      	mov	sp, r7
 8003816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381a:	4770      	bx	lr
 800381c:	40012300 	.word	0x40012300
 8003820:	40012000 	.word	0x40012000
 8003824:	20000008 	.word	0x20000008
 8003828:	431bde83 	.word	0x431bde83

0800382c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800382c:	b480      	push	{r7}
 800382e:	b085      	sub	sp, #20
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003834:	4b79      	ldr	r3, [pc, #484]	; (8003a1c <ADC_Init+0x1f0>)
 8003836:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	685a      	ldr	r2, [r3, #4]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	431a      	orrs	r2, r3
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	685a      	ldr	r2, [r3, #4]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003860:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	6859      	ldr	r1, [r3, #4]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	691b      	ldr	r3, [r3, #16]
 800386c:	021a      	lsls	r2, r3, #8
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	430a      	orrs	r2, r1
 8003874:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	685a      	ldr	r2, [r3, #4]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003884:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	6859      	ldr	r1, [r3, #4]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	689a      	ldr	r2, [r3, #8]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	430a      	orrs	r2, r1
 8003896:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	689a      	ldr	r2, [r3, #8]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	6899      	ldr	r1, [r3, #8]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	68da      	ldr	r2, [r3, #12]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	430a      	orrs	r2, r1
 80038b8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038be:	4a58      	ldr	r2, [pc, #352]	; (8003a20 <ADC_Init+0x1f4>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d022      	beq.n	800390a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	689a      	ldr	r2, [r3, #8]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80038d2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	6899      	ldr	r1, [r3, #8]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	430a      	orrs	r2, r1
 80038e4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	689a      	ldr	r2, [r3, #8]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80038f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	6899      	ldr	r1, [r3, #8]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	430a      	orrs	r2, r1
 8003906:	609a      	str	r2, [r3, #8]
 8003908:	e00f      	b.n	800392a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	689a      	ldr	r2, [r3, #8]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003918:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	689a      	ldr	r2, [r3, #8]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003928:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	689a      	ldr	r2, [r3, #8]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f022 0202 	bic.w	r2, r2, #2
 8003938:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	6899      	ldr	r1, [r3, #8]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	7e1b      	ldrb	r3, [r3, #24]
 8003944:	005a      	lsls	r2, r3, #1
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	430a      	orrs	r2, r1
 800394c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d01b      	beq.n	8003990 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	685a      	ldr	r2, [r3, #4]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003966:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	685a      	ldr	r2, [r3, #4]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003976:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	6859      	ldr	r1, [r3, #4]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003982:	3b01      	subs	r3, #1
 8003984:	035a      	lsls	r2, r3, #13
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	430a      	orrs	r2, r1
 800398c:	605a      	str	r2, [r3, #4]
 800398e:	e007      	b.n	80039a0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	685a      	ldr	r2, [r3, #4]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800399e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80039ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	69db      	ldr	r3, [r3, #28]
 80039ba:	3b01      	subs	r3, #1
 80039bc:	051a      	lsls	r2, r3, #20
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	430a      	orrs	r2, r1
 80039c4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	689a      	ldr	r2, [r3, #8]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80039d4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	6899      	ldr	r1, [r3, #8]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80039e2:	025a      	lsls	r2, r3, #9
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	430a      	orrs	r2, r1
 80039ea:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	689a      	ldr	r2, [r3, #8]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	6899      	ldr	r1, [r3, #8]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	695b      	ldr	r3, [r3, #20]
 8003a06:	029a      	lsls	r2, r3, #10
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	430a      	orrs	r2, r1
 8003a0e:	609a      	str	r2, [r3, #8]
}
 8003a10:	bf00      	nop
 8003a12:	3714      	adds	r7, #20
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr
 8003a1c:	40012300 	.word	0x40012300
 8003a20:	0f000001 	.word	0x0f000001

08003a24 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b084      	sub	sp, #16
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a30:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a36:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d13c      	bne.n	8003ab8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a42:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d12b      	bne.n	8003ab0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d127      	bne.n	8003ab0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a66:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d006      	beq.n	8003a7c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d119      	bne.n	8003ab0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	685a      	ldr	r2, [r3, #4]
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f022 0220 	bic.w	r2, r2, #32
 8003a8a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a90:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a9c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d105      	bne.n	8003ab0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa8:	f043 0201 	orr.w	r2, r3, #1
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003ab0:	68f8      	ldr	r0, [r7, #12]
 8003ab2:	f7ff fd7b 	bl	80035ac <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003ab6:	e00e      	b.n	8003ad6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003abc:	f003 0310 	and.w	r3, r3, #16
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d003      	beq.n	8003acc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003ac4:	68f8      	ldr	r0, [r7, #12]
 8003ac6:	f7ff fd85 	bl	80035d4 <HAL_ADC_ErrorCallback>
}
 8003aca:	e004      	b.n	8003ad6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	4798      	blx	r3
}
 8003ad6:	bf00      	nop
 8003ad8:	3710      	adds	r7, #16
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}

08003ade <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003ade:	b580      	push	{r7, lr}
 8003ae0:	b084      	sub	sp, #16
 8003ae2:	af00      	add	r7, sp, #0
 8003ae4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aea:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003aec:	68f8      	ldr	r0, [r7, #12]
 8003aee:	f7ff fd67 	bl	80035c0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003af2:	bf00      	nop
 8003af4:	3710      	adds	r7, #16
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}

08003afa <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003afa:	b580      	push	{r7, lr}
 8003afc:	b084      	sub	sp, #16
 8003afe:	af00      	add	r7, sp, #0
 8003b00:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b06:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2240      	movs	r2, #64	; 0x40
 8003b0c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b12:	f043 0204 	orr.w	r2, r3, #4
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003b1a:	68f8      	ldr	r0, [r7, #12]
 8003b1c:	f7ff fd5a 	bl	80035d4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003b20:	bf00      	nop
 8003b22:	3710      	adds	r7, #16
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}

08003b28 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b084      	sub	sp, #16
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d101      	bne.n	8003b3a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e0ed      	b.n	8003d16 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d102      	bne.n	8003b4c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f7fd fef6 	bl	8001938 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f022 0202 	bic.w	r2, r2, #2
 8003b5a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b5c:	f7ff fba2 	bl	80032a4 <HAL_GetTick>
 8003b60:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003b62:	e012      	b.n	8003b8a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003b64:	f7ff fb9e 	bl	80032a4 <HAL_GetTick>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	1ad3      	subs	r3, r2, r3
 8003b6e:	2b0a      	cmp	r3, #10
 8003b70:	d90b      	bls.n	8003b8a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b76:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2205      	movs	r2, #5
 8003b82:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e0c5      	b.n	8003d16 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f003 0302 	and.w	r3, r3, #2
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d1e5      	bne.n	8003b64 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f042 0201 	orr.w	r2, r2, #1
 8003ba6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ba8:	f7ff fb7c 	bl	80032a4 <HAL_GetTick>
 8003bac:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003bae:	e012      	b.n	8003bd6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003bb0:	f7ff fb78 	bl	80032a4 <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	2b0a      	cmp	r3, #10
 8003bbc:	d90b      	bls.n	8003bd6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bc2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2205      	movs	r2, #5
 8003bce:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e09f      	b.n	8003d16 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	f003 0301 	and.w	r3, r3, #1
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d0e5      	beq.n	8003bb0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	7e1b      	ldrb	r3, [r3, #24]
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d108      	bne.n	8003bfe <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003bfa:	601a      	str	r2, [r3, #0]
 8003bfc:	e007      	b.n	8003c0e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c0c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	7e5b      	ldrb	r3, [r3, #25]
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d108      	bne.n	8003c28 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c24:	601a      	str	r2, [r3, #0]
 8003c26:	e007      	b.n	8003c38 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c36:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	7e9b      	ldrb	r3, [r3, #26]
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d108      	bne.n	8003c52 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f042 0220 	orr.w	r2, r2, #32
 8003c4e:	601a      	str	r2, [r3, #0]
 8003c50:	e007      	b.n	8003c62 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f022 0220 	bic.w	r2, r2, #32
 8003c60:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	7edb      	ldrb	r3, [r3, #27]
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	d108      	bne.n	8003c7c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f022 0210 	bic.w	r2, r2, #16
 8003c78:	601a      	str	r2, [r3, #0]
 8003c7a:	e007      	b.n	8003c8c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f042 0210 	orr.w	r2, r2, #16
 8003c8a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	7f1b      	ldrb	r3, [r3, #28]
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d108      	bne.n	8003ca6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f042 0208 	orr.w	r2, r2, #8
 8003ca2:	601a      	str	r2, [r3, #0]
 8003ca4:	e007      	b.n	8003cb6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f022 0208 	bic.w	r2, r2, #8
 8003cb4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	7f5b      	ldrb	r3, [r3, #29]
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d108      	bne.n	8003cd0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f042 0204 	orr.w	r2, r2, #4
 8003ccc:	601a      	str	r2, [r3, #0]
 8003cce:	e007      	b.n	8003ce0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f022 0204 	bic.w	r2, r2, #4
 8003cde:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	689a      	ldr	r2, [r3, #8]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	431a      	orrs	r2, r3
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	691b      	ldr	r3, [r3, #16]
 8003cee:	431a      	orrs	r2, r3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	695b      	ldr	r3, [r3, #20]
 8003cf4:	ea42 0103 	orr.w	r1, r2, r3
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	1e5a      	subs	r2, r3, #1
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	430a      	orrs	r2, r1
 8003d04:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2201      	movs	r2, #1
 8003d10:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003d14:	2300      	movs	r3, #0
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3710      	adds	r7, #16
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
	...

08003d20 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b087      	sub	sp, #28
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d36:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003d38:	7cfb      	ldrb	r3, [r7, #19]
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d003      	beq.n	8003d46 <HAL_CAN_ConfigFilter+0x26>
 8003d3e:	7cfb      	ldrb	r3, [r7, #19]
 8003d40:	2b02      	cmp	r3, #2
 8003d42:	f040 80be 	bne.w	8003ec2 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003d46:	4b65      	ldr	r3, [pc, #404]	; (8003edc <HAL_CAN_ConfigFilter+0x1bc>)
 8003d48:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003d50:	f043 0201 	orr.w	r2, r3, #1
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003d60:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d74:	021b      	lsls	r3, r3, #8
 8003d76:	431a      	orrs	r2, r3
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	695b      	ldr	r3, [r3, #20]
 8003d82:	f003 031f 	and.w	r3, r3, #31
 8003d86:	2201      	movs	r2, #1
 8003d88:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	43db      	mvns	r3, r3
 8003d98:	401a      	ands	r2, r3
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	69db      	ldr	r3, [r3, #28]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d123      	bne.n	8003df0 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	43db      	mvns	r3, r3
 8003db2:	401a      	ands	r2, r3
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003dc6:	683a      	ldr	r2, [r7, #0]
 8003dc8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003dca:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	3248      	adds	r2, #72	; 0x48
 8003dd0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003de4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003de6:	6979      	ldr	r1, [r7, #20]
 8003de8:	3348      	adds	r3, #72	; 0x48
 8003dea:	00db      	lsls	r3, r3, #3
 8003dec:	440b      	add	r3, r1
 8003dee:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	69db      	ldr	r3, [r3, #28]
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d122      	bne.n	8003e3e <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	431a      	orrs	r2, r3
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003e14:	683a      	ldr	r2, [r7, #0]
 8003e16:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003e18:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	3248      	adds	r2, #72	; 0x48
 8003e1e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003e32:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003e34:	6979      	ldr	r1, [r7, #20]
 8003e36:	3348      	adds	r3, #72	; 0x48
 8003e38:	00db      	lsls	r3, r3, #3
 8003e3a:	440b      	add	r3, r1
 8003e3c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	699b      	ldr	r3, [r3, #24]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d109      	bne.n	8003e5a <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	43db      	mvns	r3, r3
 8003e50:	401a      	ands	r2, r3
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003e58:	e007      	b.n	8003e6a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	431a      	orrs	r2, r3
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	691b      	ldr	r3, [r3, #16]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d109      	bne.n	8003e86 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	43db      	mvns	r3, r3
 8003e7c:	401a      	ands	r2, r3
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003e84:	e007      	b.n	8003e96 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	431a      	orrs	r2, r3
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	6a1b      	ldr	r3, [r3, #32]
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d107      	bne.n	8003eae <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	431a      	orrs	r2, r3
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003eb4:	f023 0201 	bic.w	r2, r3, #1
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	e006      	b.n	8003ed0 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
  }
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	371c      	adds	r7, #28
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eda:	4770      	bx	lr
 8003edc:	40006400 	.word	0x40006400

08003ee0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b084      	sub	sp, #16
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d12e      	bne.n	8003f52 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2202      	movs	r2, #2
 8003ef8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f022 0201 	bic.w	r2, r2, #1
 8003f0a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003f0c:	f7ff f9ca 	bl	80032a4 <HAL_GetTick>
 8003f10:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003f12:	e012      	b.n	8003f3a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003f14:	f7ff f9c6 	bl	80032a4 <HAL_GetTick>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	2b0a      	cmp	r3, #10
 8003f20:	d90b      	bls.n	8003f3a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f26:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2205      	movs	r2, #5
 8003f32:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e012      	b.n	8003f60 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	f003 0301 	and.w	r3, r3, #1
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d1e5      	bne.n	8003f14 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	e006      	b.n	8003f60 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f56:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
  }
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3710      	adds	r7, #16
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}

08003f68 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b089      	sub	sp, #36	; 0x24
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	60f8      	str	r0, [r7, #12]
 8003f70:	60b9      	str	r1, [r7, #8]
 8003f72:	607a      	str	r2, [r7, #4]
 8003f74:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f7c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003f86:	7ffb      	ldrb	r3, [r7, #31]
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d003      	beq.n	8003f94 <HAL_CAN_AddTxMessage+0x2c>
 8003f8c:	7ffb      	ldrb	r3, [r7, #31]
 8003f8e:	2b02      	cmp	r3, #2
 8003f90:	f040 80b8 	bne.w	8004104 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003f94:	69bb      	ldr	r3, [r7, #24]
 8003f96:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d10a      	bne.n	8003fb4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003f9e:	69bb      	ldr	r3, [r7, #24]
 8003fa0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d105      	bne.n	8003fb4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003fa8:	69bb      	ldr	r3, [r7, #24]
 8003faa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	f000 80a0 	beq.w	80040f4 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003fb4:	69bb      	ldr	r3, [r7, #24]
 8003fb6:	0e1b      	lsrs	r3, r3, #24
 8003fb8:	f003 0303 	and.w	r3, r3, #3
 8003fbc:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	2b02      	cmp	r3, #2
 8003fc2:	d907      	bls.n	8003fd4 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fc8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e09e      	b.n	8004112 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	409a      	lsls	r2, r3
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d10d      	bne.n	8004002 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003ff0:	68f9      	ldr	r1, [r7, #12]
 8003ff2:	6809      	ldr	r1, [r1, #0]
 8003ff4:	431a      	orrs	r2, r3
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	3318      	adds	r3, #24
 8003ffa:	011b      	lsls	r3, r3, #4
 8003ffc:	440b      	add	r3, r1
 8003ffe:	601a      	str	r2, [r3, #0]
 8004000:	e00f      	b.n	8004022 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800400c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004012:	68f9      	ldr	r1, [r7, #12]
 8004014:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004016:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	3318      	adds	r3, #24
 800401c:	011b      	lsls	r3, r3, #4
 800401e:	440b      	add	r3, r1
 8004020:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	6819      	ldr	r1, [r3, #0]
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	691a      	ldr	r2, [r3, #16]
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	3318      	adds	r3, #24
 800402e:	011b      	lsls	r3, r3, #4
 8004030:	440b      	add	r3, r1
 8004032:	3304      	adds	r3, #4
 8004034:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	7d1b      	ldrb	r3, [r3, #20]
 800403a:	2b01      	cmp	r3, #1
 800403c:	d111      	bne.n	8004062 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	3318      	adds	r3, #24
 8004046:	011b      	lsls	r3, r3, #4
 8004048:	4413      	add	r3, r2
 800404a:	3304      	adds	r3, #4
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	68fa      	ldr	r2, [r7, #12]
 8004050:	6811      	ldr	r1, [r2, #0]
 8004052:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	3318      	adds	r3, #24
 800405a:	011b      	lsls	r3, r3, #4
 800405c:	440b      	add	r3, r1
 800405e:	3304      	adds	r3, #4
 8004060:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	3307      	adds	r3, #7
 8004066:	781b      	ldrb	r3, [r3, #0]
 8004068:	061a      	lsls	r2, r3, #24
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	3306      	adds	r3, #6
 800406e:	781b      	ldrb	r3, [r3, #0]
 8004070:	041b      	lsls	r3, r3, #16
 8004072:	431a      	orrs	r2, r3
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	3305      	adds	r3, #5
 8004078:	781b      	ldrb	r3, [r3, #0]
 800407a:	021b      	lsls	r3, r3, #8
 800407c:	4313      	orrs	r3, r2
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	3204      	adds	r2, #4
 8004082:	7812      	ldrb	r2, [r2, #0]
 8004084:	4610      	mov	r0, r2
 8004086:	68fa      	ldr	r2, [r7, #12]
 8004088:	6811      	ldr	r1, [r2, #0]
 800408a:	ea43 0200 	orr.w	r2, r3, r0
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	011b      	lsls	r3, r3, #4
 8004092:	440b      	add	r3, r1
 8004094:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8004098:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	3303      	adds	r3, #3
 800409e:	781b      	ldrb	r3, [r3, #0]
 80040a0:	061a      	lsls	r2, r3, #24
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	3302      	adds	r3, #2
 80040a6:	781b      	ldrb	r3, [r3, #0]
 80040a8:	041b      	lsls	r3, r3, #16
 80040aa:	431a      	orrs	r2, r3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	3301      	adds	r3, #1
 80040b0:	781b      	ldrb	r3, [r3, #0]
 80040b2:	021b      	lsls	r3, r3, #8
 80040b4:	4313      	orrs	r3, r2
 80040b6:	687a      	ldr	r2, [r7, #4]
 80040b8:	7812      	ldrb	r2, [r2, #0]
 80040ba:	4610      	mov	r0, r2
 80040bc:	68fa      	ldr	r2, [r7, #12]
 80040be:	6811      	ldr	r1, [r2, #0]
 80040c0:	ea43 0200 	orr.w	r2, r3, r0
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	011b      	lsls	r3, r3, #4
 80040c8:	440b      	add	r3, r1
 80040ca:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80040ce:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	3318      	adds	r3, #24
 80040d8:	011b      	lsls	r3, r3, #4
 80040da:	4413      	add	r3, r2
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	68fa      	ldr	r2, [r7, #12]
 80040e0:	6811      	ldr	r1, [r2, #0]
 80040e2:	f043 0201 	orr.w	r2, r3, #1
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	3318      	adds	r3, #24
 80040ea:	011b      	lsls	r3, r3, #4
 80040ec:	440b      	add	r3, r1
 80040ee:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80040f0:	2300      	movs	r3, #0
 80040f2:	e00e      	b.n	8004112 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8004100:	2301      	movs	r3, #1
 8004102:	e006      	b.n	8004112 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004108:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004110:	2301      	movs	r3, #1
  }
}
 8004112:	4618      	mov	r0, r3
 8004114:	3724      	adds	r7, #36	; 0x24
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr

0800411e <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800411e:	b480      	push	{r7}
 8004120:	b087      	sub	sp, #28
 8004122:	af00      	add	r7, sp, #0
 8004124:	60f8      	str	r0, [r7, #12]
 8004126:	60b9      	str	r1, [r7, #8]
 8004128:	607a      	str	r2, [r7, #4]
 800412a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004132:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004134:	7dfb      	ldrb	r3, [r7, #23]
 8004136:	2b01      	cmp	r3, #1
 8004138:	d003      	beq.n	8004142 <HAL_CAN_GetRxMessage+0x24>
 800413a:	7dfb      	ldrb	r3, [r7, #23]
 800413c:	2b02      	cmp	r3, #2
 800413e:	f040 80f3 	bne.w	8004328 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d10e      	bne.n	8004166 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	f003 0303 	and.w	r3, r3, #3
 8004152:	2b00      	cmp	r3, #0
 8004154:	d116      	bne.n	8004184 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800415a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e0e7      	b.n	8004336 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	691b      	ldr	r3, [r3, #16]
 800416c:	f003 0303 	and.w	r3, r3, #3
 8004170:	2b00      	cmp	r3, #0
 8004172:	d107      	bne.n	8004184 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004178:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	e0d8      	b.n	8004336 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	331b      	adds	r3, #27
 800418c:	011b      	lsls	r3, r3, #4
 800418e:	4413      	add	r3, r2
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 0204 	and.w	r2, r3, #4
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d10c      	bne.n	80041bc <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	331b      	adds	r3, #27
 80041aa:	011b      	lsls	r3, r3, #4
 80041ac:	4413      	add	r3, r2
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	0d5b      	lsrs	r3, r3, #21
 80041b2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	601a      	str	r2, [r3, #0]
 80041ba:	e00b      	b.n	80041d4 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	331b      	adds	r3, #27
 80041c4:	011b      	lsls	r3, r3, #4
 80041c6:	4413      	add	r3, r2
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	08db      	lsrs	r3, r3, #3
 80041cc:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	331b      	adds	r3, #27
 80041dc:	011b      	lsls	r3, r3, #4
 80041de:	4413      	add	r3, r2
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f003 0202 	and.w	r2, r3, #2
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	331b      	adds	r3, #27
 80041f2:	011b      	lsls	r3, r3, #4
 80041f4:	4413      	add	r3, r2
 80041f6:	3304      	adds	r3, #4
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 020f 	and.w	r2, r3, #15
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	331b      	adds	r3, #27
 800420a:	011b      	lsls	r3, r3, #4
 800420c:	4413      	add	r3, r2
 800420e:	3304      	adds	r3, #4
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	0a1b      	lsrs	r3, r3, #8
 8004214:	b2da      	uxtb	r2, r3
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	331b      	adds	r3, #27
 8004222:	011b      	lsls	r3, r3, #4
 8004224:	4413      	add	r3, r2
 8004226:	3304      	adds	r3, #4
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	0c1b      	lsrs	r3, r3, #16
 800422c:	b29a      	uxth	r2, r3
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	011b      	lsls	r3, r3, #4
 800423a:	4413      	add	r3, r2
 800423c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	b2da      	uxtb	r2, r3
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	011b      	lsls	r3, r3, #4
 8004250:	4413      	add	r3, r2
 8004252:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	0a1a      	lsrs	r2, r3, #8
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	3301      	adds	r3, #1
 800425e:	b2d2      	uxtb	r2, r2
 8004260:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	011b      	lsls	r3, r3, #4
 800426a:	4413      	add	r3, r2
 800426c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	0c1a      	lsrs	r2, r3, #16
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	3302      	adds	r3, #2
 8004278:	b2d2      	uxtb	r2, r2
 800427a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	011b      	lsls	r3, r3, #4
 8004284:	4413      	add	r3, r2
 8004286:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	0e1a      	lsrs	r2, r3, #24
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	3303      	adds	r3, #3
 8004292:	b2d2      	uxtb	r2, r2
 8004294:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	011b      	lsls	r3, r3, #4
 800429e:	4413      	add	r3, r2
 80042a0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	3304      	adds	r3, #4
 80042aa:	b2d2      	uxtb	r2, r2
 80042ac:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	011b      	lsls	r3, r3, #4
 80042b6:	4413      	add	r3, r2
 80042b8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	0a1a      	lsrs	r2, r3, #8
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	3305      	adds	r3, #5
 80042c4:	b2d2      	uxtb	r2, r2
 80042c6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	011b      	lsls	r3, r3, #4
 80042d0:	4413      	add	r3, r2
 80042d2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	0c1a      	lsrs	r2, r3, #16
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	3306      	adds	r3, #6
 80042de:	b2d2      	uxtb	r2, r2
 80042e0:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	011b      	lsls	r3, r3, #4
 80042ea:	4413      	add	r3, r2
 80042ec:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	0e1a      	lsrs	r2, r3, #24
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	3307      	adds	r3, #7
 80042f8:	b2d2      	uxtb	r2, r2
 80042fa:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d108      	bne.n	8004314 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	68da      	ldr	r2, [r3, #12]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f042 0220 	orr.w	r2, r2, #32
 8004310:	60da      	str	r2, [r3, #12]
 8004312:	e007      	b.n	8004324 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	691a      	ldr	r2, [r3, #16]
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f042 0220 	orr.w	r2, r2, #32
 8004322:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004324:	2300      	movs	r3, #0
 8004326:	e006      	b.n	8004336 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004334:	2301      	movs	r3, #1
  }
}
 8004336:	4618      	mov	r0, r3
 8004338:	371c      	adds	r7, #28
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr

08004342 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004342:	b480      	push	{r7}
 8004344:	b085      	sub	sp, #20
 8004346:	af00      	add	r7, sp, #0
 8004348:	6078      	str	r0, [r7, #4]
 800434a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004352:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004354:	7bfb      	ldrb	r3, [r7, #15]
 8004356:	2b01      	cmp	r3, #1
 8004358:	d002      	beq.n	8004360 <HAL_CAN_ActivateNotification+0x1e>
 800435a:	7bfb      	ldrb	r3, [r7, #15]
 800435c:	2b02      	cmp	r3, #2
 800435e:	d109      	bne.n	8004374 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	6959      	ldr	r1, [r3, #20]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	683a      	ldr	r2, [r7, #0]
 800436c:	430a      	orrs	r2, r1
 800436e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004370:	2300      	movs	r3, #0
 8004372:	e006      	b.n	8004382 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004378:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004380:	2301      	movs	r3, #1
  }
}
 8004382:	4618      	mov	r0, r3
 8004384:	3714      	adds	r7, #20
 8004386:	46bd      	mov	sp, r7
 8004388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438c:	4770      	bx	lr

0800438e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800438e:	b580      	push	{r7, lr}
 8004390:	b08a      	sub	sp, #40	; 0x28
 8004392:	af00      	add	r7, sp, #0
 8004394:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004396:	2300      	movs	r3, #0
 8004398:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	695b      	ldr	r3, [r3, #20]
 80043a0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	68db      	ldr	r3, [r3, #12]
 80043b8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	691b      	ldr	r3, [r3, #16]
 80043c0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	699b      	ldr	r3, [r3, #24]
 80043c8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80043ca:	6a3b      	ldr	r3, [r7, #32]
 80043cc:	f003 0301 	and.w	r3, r3, #1
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d07c      	beq.n	80044ce <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80043d4:	69bb      	ldr	r3, [r7, #24]
 80043d6:	f003 0301 	and.w	r3, r3, #1
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d023      	beq.n	8004426 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	2201      	movs	r2, #1
 80043e4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80043e6:	69bb      	ldr	r3, [r7, #24]
 80043e8:	f003 0302 	and.w	r3, r3, #2
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d003      	beq.n	80043f8 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f000 f983 	bl	80046fc <HAL_CAN_TxMailbox0CompleteCallback>
 80043f6:	e016      	b.n	8004426 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80043f8:	69bb      	ldr	r3, [r7, #24]
 80043fa:	f003 0304 	and.w	r3, r3, #4
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d004      	beq.n	800440c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004404:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004408:	627b      	str	r3, [r7, #36]	; 0x24
 800440a:	e00c      	b.n	8004426 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800440c:	69bb      	ldr	r3, [r7, #24]
 800440e:	f003 0308 	and.w	r3, r3, #8
 8004412:	2b00      	cmp	r3, #0
 8004414:	d004      	beq.n	8004420 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004418:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800441c:	627b      	str	r3, [r7, #36]	; 0x24
 800441e:	e002      	b.n	8004426 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	f000 f989 	bl	8004738 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004426:	69bb      	ldr	r3, [r7, #24]
 8004428:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800442c:	2b00      	cmp	r3, #0
 800442e:	d024      	beq.n	800447a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004438:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800443a:	69bb      	ldr	r3, [r7, #24]
 800443c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004440:	2b00      	cmp	r3, #0
 8004442:	d003      	beq.n	800444c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f000 f963 	bl	8004710 <HAL_CAN_TxMailbox1CompleteCallback>
 800444a:	e016      	b.n	800447a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800444c:	69bb      	ldr	r3, [r7, #24]
 800444e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004452:	2b00      	cmp	r3, #0
 8004454:	d004      	beq.n	8004460 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004458:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800445c:	627b      	str	r3, [r7, #36]	; 0x24
 800445e:	e00c      	b.n	800447a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004460:	69bb      	ldr	r3, [r7, #24]
 8004462:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004466:	2b00      	cmp	r3, #0
 8004468:	d004      	beq.n	8004474 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800446a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004470:	627b      	str	r3, [r7, #36]	; 0x24
 8004472:	e002      	b.n	800447a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f000 f969 	bl	800474c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800447a:	69bb      	ldr	r3, [r7, #24]
 800447c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004480:	2b00      	cmp	r3, #0
 8004482:	d024      	beq.n	80044ce <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800448c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800448e:	69bb      	ldr	r3, [r7, #24]
 8004490:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004494:	2b00      	cmp	r3, #0
 8004496:	d003      	beq.n	80044a0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004498:	6878      	ldr	r0, [r7, #4]
 800449a:	f000 f943 	bl	8004724 <HAL_CAN_TxMailbox2CompleteCallback>
 800449e:	e016      	b.n	80044ce <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80044a0:	69bb      	ldr	r3, [r7, #24]
 80044a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d004      	beq.n	80044b4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80044aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80044b0:	627b      	str	r3, [r7, #36]	; 0x24
 80044b2:	e00c      	b.n	80044ce <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80044b4:	69bb      	ldr	r3, [r7, #24]
 80044b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d004      	beq.n	80044c8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80044be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044c4:	627b      	str	r3, [r7, #36]	; 0x24
 80044c6:	e002      	b.n	80044ce <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	f000 f949 	bl	8004760 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80044ce:	6a3b      	ldr	r3, [r7, #32]
 80044d0:	f003 0308 	and.w	r3, r3, #8
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d00c      	beq.n	80044f2 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	f003 0310 	and.w	r3, r3, #16
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d007      	beq.n	80044f2 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80044e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80044e8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	2210      	movs	r2, #16
 80044f0:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80044f2:	6a3b      	ldr	r3, [r7, #32]
 80044f4:	f003 0304 	and.w	r3, r3, #4
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d00b      	beq.n	8004514 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	f003 0308 	and.w	r3, r3, #8
 8004502:	2b00      	cmp	r3, #0
 8004504:	d006      	beq.n	8004514 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	2208      	movs	r2, #8
 800450c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 f930 	bl	8004774 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004514:	6a3b      	ldr	r3, [r7, #32]
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	2b00      	cmp	r3, #0
 800451c:	d009      	beq.n	8004532 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	f003 0303 	and.w	r3, r3, #3
 8004528:	2b00      	cmp	r3, #0
 800452a:	d002      	beq.n	8004532 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800452c:	6878      	ldr	r0, [r7, #4]
 800452e:	f7fd fb2b 	bl	8001b88 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004532:	6a3b      	ldr	r3, [r7, #32]
 8004534:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004538:	2b00      	cmp	r3, #0
 800453a:	d00c      	beq.n	8004556 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	f003 0310 	and.w	r3, r3, #16
 8004542:	2b00      	cmp	r3, #0
 8004544:	d007      	beq.n	8004556 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004548:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800454c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	2210      	movs	r2, #16
 8004554:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004556:	6a3b      	ldr	r3, [r7, #32]
 8004558:	f003 0320 	and.w	r3, r3, #32
 800455c:	2b00      	cmp	r3, #0
 800455e:	d00b      	beq.n	8004578 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	f003 0308 	and.w	r3, r3, #8
 8004566:	2b00      	cmp	r3, #0
 8004568:	d006      	beq.n	8004578 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	2208      	movs	r2, #8
 8004570:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f000 f908 	bl	8004788 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004578:	6a3b      	ldr	r3, [r7, #32]
 800457a:	f003 0310 	and.w	r3, r3, #16
 800457e:	2b00      	cmp	r3, #0
 8004580:	d009      	beq.n	8004596 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	691b      	ldr	r3, [r3, #16]
 8004588:	f003 0303 	and.w	r3, r3, #3
 800458c:	2b00      	cmp	r3, #0
 800458e:	d002      	beq.n	8004596 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004590:	6878      	ldr	r0, [r7, #4]
 8004592:	f7fd fb9f 	bl	8001cd4 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004596:	6a3b      	ldr	r3, [r7, #32]
 8004598:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800459c:	2b00      	cmp	r3, #0
 800459e:	d00b      	beq.n	80045b8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80045a0:	69fb      	ldr	r3, [r7, #28]
 80045a2:	f003 0310 	and.w	r3, r3, #16
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d006      	beq.n	80045b8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	2210      	movs	r2, #16
 80045b0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f000 f8f2 	bl	800479c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80045b8:	6a3b      	ldr	r3, [r7, #32]
 80045ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d00b      	beq.n	80045da <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80045c2:	69fb      	ldr	r3, [r7, #28]
 80045c4:	f003 0308 	and.w	r3, r3, #8
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d006      	beq.n	80045da <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	2208      	movs	r2, #8
 80045d2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f000 f8eb 	bl	80047b0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80045da:	6a3b      	ldr	r3, [r7, #32]
 80045dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d07b      	beq.n	80046dc <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80045e4:	69fb      	ldr	r3, [r7, #28]
 80045e6:	f003 0304 	and.w	r3, r3, #4
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d072      	beq.n	80046d4 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80045ee:	6a3b      	ldr	r3, [r7, #32]
 80045f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d008      	beq.n	800460a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d003      	beq.n	800460a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004604:	f043 0301 	orr.w	r3, r3, #1
 8004608:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800460a:	6a3b      	ldr	r3, [r7, #32]
 800460c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004610:	2b00      	cmp	r3, #0
 8004612:	d008      	beq.n	8004626 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800461a:	2b00      	cmp	r3, #0
 800461c:	d003      	beq.n	8004626 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800461e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004620:	f043 0302 	orr.w	r3, r3, #2
 8004624:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004626:	6a3b      	ldr	r3, [r7, #32]
 8004628:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800462c:	2b00      	cmp	r3, #0
 800462e:	d008      	beq.n	8004642 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004636:	2b00      	cmp	r3, #0
 8004638:	d003      	beq.n	8004642 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800463a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800463c:	f043 0304 	orr.w	r3, r3, #4
 8004640:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004642:	6a3b      	ldr	r3, [r7, #32]
 8004644:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004648:	2b00      	cmp	r3, #0
 800464a:	d043      	beq.n	80046d4 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004652:	2b00      	cmp	r3, #0
 8004654:	d03e      	beq.n	80046d4 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800465c:	2b60      	cmp	r3, #96	; 0x60
 800465e:	d02b      	beq.n	80046b8 <HAL_CAN_IRQHandler+0x32a>
 8004660:	2b60      	cmp	r3, #96	; 0x60
 8004662:	d82e      	bhi.n	80046c2 <HAL_CAN_IRQHandler+0x334>
 8004664:	2b50      	cmp	r3, #80	; 0x50
 8004666:	d022      	beq.n	80046ae <HAL_CAN_IRQHandler+0x320>
 8004668:	2b50      	cmp	r3, #80	; 0x50
 800466a:	d82a      	bhi.n	80046c2 <HAL_CAN_IRQHandler+0x334>
 800466c:	2b40      	cmp	r3, #64	; 0x40
 800466e:	d019      	beq.n	80046a4 <HAL_CAN_IRQHandler+0x316>
 8004670:	2b40      	cmp	r3, #64	; 0x40
 8004672:	d826      	bhi.n	80046c2 <HAL_CAN_IRQHandler+0x334>
 8004674:	2b30      	cmp	r3, #48	; 0x30
 8004676:	d010      	beq.n	800469a <HAL_CAN_IRQHandler+0x30c>
 8004678:	2b30      	cmp	r3, #48	; 0x30
 800467a:	d822      	bhi.n	80046c2 <HAL_CAN_IRQHandler+0x334>
 800467c:	2b10      	cmp	r3, #16
 800467e:	d002      	beq.n	8004686 <HAL_CAN_IRQHandler+0x2f8>
 8004680:	2b20      	cmp	r3, #32
 8004682:	d005      	beq.n	8004690 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004684:	e01d      	b.n	80046c2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004688:	f043 0308 	orr.w	r3, r3, #8
 800468c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800468e:	e019      	b.n	80046c4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004692:	f043 0310 	orr.w	r3, r3, #16
 8004696:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004698:	e014      	b.n	80046c4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800469a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800469c:	f043 0320 	orr.w	r3, r3, #32
 80046a0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80046a2:	e00f      	b.n	80046c4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80046a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046aa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80046ac:	e00a      	b.n	80046c4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80046ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046b4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80046b6:	e005      	b.n	80046c4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80046b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046be:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80046c0:	e000      	b.n	80046c4 <HAL_CAN_IRQHandler+0x336>
            break;
 80046c2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	699a      	ldr	r2, [r3, #24]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80046d2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	2204      	movs	r2, #4
 80046da:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80046dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d008      	beq.n	80046f4 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80046e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046e8:	431a      	orrs	r2, r3
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f000 f868 	bl	80047c4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80046f4:	bf00      	nop
 80046f6:	3728      	adds	r7, #40	; 0x28
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}

080046fc <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b083      	sub	sp, #12
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004704:	bf00      	nop
 8004706:	370c      	adds	r7, #12
 8004708:	46bd      	mov	sp, r7
 800470a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470e:	4770      	bx	lr

08004710 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004718:	bf00      	nop
 800471a:	370c      	adds	r7, #12
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr

08004724 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004724:	b480      	push	{r7}
 8004726:	b083      	sub	sp, #12
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800472c:	bf00      	nop
 800472e:	370c      	adds	r7, #12
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr

08004738 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004738:	b480      	push	{r7}
 800473a:	b083      	sub	sp, #12
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004740:	bf00      	nop
 8004742:	370c      	adds	r7, #12
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr

0800474c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800474c:	b480      	push	{r7}
 800474e:	b083      	sub	sp, #12
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004754:	bf00      	nop
 8004756:	370c      	adds	r7, #12
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr

08004760 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004768:	bf00      	nop
 800476a:	370c      	adds	r7, #12
 800476c:	46bd      	mov	sp, r7
 800476e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004772:	4770      	bx	lr

08004774 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004774:	b480      	push	{r7}
 8004776:	b083      	sub	sp, #12
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800477c:	bf00      	nop
 800477e:	370c      	adds	r7, #12
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004788:	b480      	push	{r7}
 800478a:	b083      	sub	sp, #12
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004790:	bf00      	nop
 8004792:	370c      	adds	r7, #12
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr

0800479c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800479c:	b480      	push	{r7}
 800479e:	b083      	sub	sp, #12
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80047a4:	bf00      	nop
 80047a6:	370c      	adds	r7, #12
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr

080047b0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b083      	sub	sp, #12
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80047b8:	bf00      	nop
 80047ba:	370c      	adds	r7, #12
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr

080047c4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80047cc:	bf00      	nop
 80047ce:	370c      	adds	r7, #12
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr

080047d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047d8:	b480      	push	{r7}
 80047da:	b085      	sub	sp, #20
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	f003 0307 	and.w	r3, r3, #7
 80047e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80047e8:	4b0c      	ldr	r3, [pc, #48]	; (800481c <__NVIC_SetPriorityGrouping+0x44>)
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80047ee:	68ba      	ldr	r2, [r7, #8]
 80047f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80047f4:	4013      	ands	r3, r2
 80047f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004800:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004804:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004808:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800480a:	4a04      	ldr	r2, [pc, #16]	; (800481c <__NVIC_SetPriorityGrouping+0x44>)
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	60d3      	str	r3, [r2, #12]
}
 8004810:	bf00      	nop
 8004812:	3714      	adds	r7, #20
 8004814:	46bd      	mov	sp, r7
 8004816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481a:	4770      	bx	lr
 800481c:	e000ed00 	.word	0xe000ed00

08004820 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004820:	b480      	push	{r7}
 8004822:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004824:	4b04      	ldr	r3, [pc, #16]	; (8004838 <__NVIC_GetPriorityGrouping+0x18>)
 8004826:	68db      	ldr	r3, [r3, #12]
 8004828:	0a1b      	lsrs	r3, r3, #8
 800482a:	f003 0307 	and.w	r3, r3, #7
}
 800482e:	4618      	mov	r0, r3
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr
 8004838:	e000ed00 	.word	0xe000ed00

0800483c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
 8004842:	4603      	mov	r3, r0
 8004844:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800484a:	2b00      	cmp	r3, #0
 800484c:	db0b      	blt.n	8004866 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800484e:	79fb      	ldrb	r3, [r7, #7]
 8004850:	f003 021f 	and.w	r2, r3, #31
 8004854:	4907      	ldr	r1, [pc, #28]	; (8004874 <__NVIC_EnableIRQ+0x38>)
 8004856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800485a:	095b      	lsrs	r3, r3, #5
 800485c:	2001      	movs	r0, #1
 800485e:	fa00 f202 	lsl.w	r2, r0, r2
 8004862:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004866:	bf00      	nop
 8004868:	370c      	adds	r7, #12
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr
 8004872:	bf00      	nop
 8004874:	e000e100 	.word	0xe000e100

08004878 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004878:	b480      	push	{r7}
 800487a:	b083      	sub	sp, #12
 800487c:	af00      	add	r7, sp, #0
 800487e:	4603      	mov	r3, r0
 8004880:	6039      	str	r1, [r7, #0]
 8004882:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004884:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004888:	2b00      	cmp	r3, #0
 800488a:	db0a      	blt.n	80048a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	b2da      	uxtb	r2, r3
 8004890:	490c      	ldr	r1, [pc, #48]	; (80048c4 <__NVIC_SetPriority+0x4c>)
 8004892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004896:	0112      	lsls	r2, r2, #4
 8004898:	b2d2      	uxtb	r2, r2
 800489a:	440b      	add	r3, r1
 800489c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80048a0:	e00a      	b.n	80048b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	b2da      	uxtb	r2, r3
 80048a6:	4908      	ldr	r1, [pc, #32]	; (80048c8 <__NVIC_SetPriority+0x50>)
 80048a8:	79fb      	ldrb	r3, [r7, #7]
 80048aa:	f003 030f 	and.w	r3, r3, #15
 80048ae:	3b04      	subs	r3, #4
 80048b0:	0112      	lsls	r2, r2, #4
 80048b2:	b2d2      	uxtb	r2, r2
 80048b4:	440b      	add	r3, r1
 80048b6:	761a      	strb	r2, [r3, #24]
}
 80048b8:	bf00      	nop
 80048ba:	370c      	adds	r7, #12
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr
 80048c4:	e000e100 	.word	0xe000e100
 80048c8:	e000ed00 	.word	0xe000ed00

080048cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b089      	sub	sp, #36	; 0x24
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	60b9      	str	r1, [r7, #8]
 80048d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f003 0307 	and.w	r3, r3, #7
 80048de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80048e0:	69fb      	ldr	r3, [r7, #28]
 80048e2:	f1c3 0307 	rsb	r3, r3, #7
 80048e6:	2b04      	cmp	r3, #4
 80048e8:	bf28      	it	cs
 80048ea:	2304      	movcs	r3, #4
 80048ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80048ee:	69fb      	ldr	r3, [r7, #28]
 80048f0:	3304      	adds	r3, #4
 80048f2:	2b06      	cmp	r3, #6
 80048f4:	d902      	bls.n	80048fc <NVIC_EncodePriority+0x30>
 80048f6:	69fb      	ldr	r3, [r7, #28]
 80048f8:	3b03      	subs	r3, #3
 80048fa:	e000      	b.n	80048fe <NVIC_EncodePriority+0x32>
 80048fc:	2300      	movs	r3, #0
 80048fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004900:	f04f 32ff 	mov.w	r2, #4294967295
 8004904:	69bb      	ldr	r3, [r7, #24]
 8004906:	fa02 f303 	lsl.w	r3, r2, r3
 800490a:	43da      	mvns	r2, r3
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	401a      	ands	r2, r3
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004914:	f04f 31ff 	mov.w	r1, #4294967295
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	fa01 f303 	lsl.w	r3, r1, r3
 800491e:	43d9      	mvns	r1, r3
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004924:	4313      	orrs	r3, r2
         );
}
 8004926:	4618      	mov	r0, r3
 8004928:	3724      	adds	r7, #36	; 0x24
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr
	...

08004934 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	3b01      	subs	r3, #1
 8004940:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004944:	d301      	bcc.n	800494a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004946:	2301      	movs	r3, #1
 8004948:	e00f      	b.n	800496a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800494a:	4a0a      	ldr	r2, [pc, #40]	; (8004974 <SysTick_Config+0x40>)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	3b01      	subs	r3, #1
 8004950:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004952:	210f      	movs	r1, #15
 8004954:	f04f 30ff 	mov.w	r0, #4294967295
 8004958:	f7ff ff8e 	bl	8004878 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800495c:	4b05      	ldr	r3, [pc, #20]	; (8004974 <SysTick_Config+0x40>)
 800495e:	2200      	movs	r2, #0
 8004960:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004962:	4b04      	ldr	r3, [pc, #16]	; (8004974 <SysTick_Config+0x40>)
 8004964:	2207      	movs	r2, #7
 8004966:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004968:	2300      	movs	r3, #0
}
 800496a:	4618      	mov	r0, r3
 800496c:	3708      	adds	r7, #8
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	e000e010 	.word	0xe000e010

08004978 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b082      	sub	sp, #8
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	f7ff ff29 	bl	80047d8 <__NVIC_SetPriorityGrouping>
}
 8004986:	bf00      	nop
 8004988:	3708      	adds	r7, #8
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}

0800498e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800498e:	b580      	push	{r7, lr}
 8004990:	b086      	sub	sp, #24
 8004992:	af00      	add	r7, sp, #0
 8004994:	4603      	mov	r3, r0
 8004996:	60b9      	str	r1, [r7, #8]
 8004998:	607a      	str	r2, [r7, #4]
 800499a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800499c:	2300      	movs	r3, #0
 800499e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80049a0:	f7ff ff3e 	bl	8004820 <__NVIC_GetPriorityGrouping>
 80049a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80049a6:	687a      	ldr	r2, [r7, #4]
 80049a8:	68b9      	ldr	r1, [r7, #8]
 80049aa:	6978      	ldr	r0, [r7, #20]
 80049ac:	f7ff ff8e 	bl	80048cc <NVIC_EncodePriority>
 80049b0:	4602      	mov	r2, r0
 80049b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049b6:	4611      	mov	r1, r2
 80049b8:	4618      	mov	r0, r3
 80049ba:	f7ff ff5d 	bl	8004878 <__NVIC_SetPriority>
}
 80049be:	bf00      	nop
 80049c0:	3718      	adds	r7, #24
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}

080049c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049c6:	b580      	push	{r7, lr}
 80049c8:	b082      	sub	sp, #8
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	4603      	mov	r3, r0
 80049ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80049d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049d4:	4618      	mov	r0, r3
 80049d6:	f7ff ff31 	bl	800483c <__NVIC_EnableIRQ>
}
 80049da:	bf00      	nop
 80049dc:	3708      	adds	r7, #8
 80049de:	46bd      	mov	sp, r7
 80049e0:	bd80      	pop	{r7, pc}

080049e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80049e2:	b580      	push	{r7, lr}
 80049e4:	b082      	sub	sp, #8
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f7ff ffa2 	bl	8004934 <SysTick_Config>
 80049f0:	4603      	mov	r3, r0
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3708      	adds	r7, #8
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
	...

080049fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b086      	sub	sp, #24
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004a04:	2300      	movs	r3, #0
 8004a06:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004a08:	f7fe fc4c 	bl	80032a4 <HAL_GetTick>
 8004a0c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d101      	bne.n	8004a18 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	e099      	b.n	8004b4c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2202      	movs	r2, #2
 8004a24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f022 0201 	bic.w	r2, r2, #1
 8004a36:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a38:	e00f      	b.n	8004a5a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004a3a:	f7fe fc33 	bl	80032a4 <HAL_GetTick>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	2b05      	cmp	r3, #5
 8004a46:	d908      	bls.n	8004a5a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2220      	movs	r2, #32
 8004a4c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2203      	movs	r2, #3
 8004a52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e078      	b.n	8004b4c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f003 0301 	and.w	r3, r3, #1
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d1e8      	bne.n	8004a3a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004a70:	697a      	ldr	r2, [r7, #20]
 8004a72:	4b38      	ldr	r3, [pc, #224]	; (8004b54 <HAL_DMA_Init+0x158>)
 8004a74:	4013      	ands	r3, r2
 8004a76:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685a      	ldr	r2, [r3, #4]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	689b      	ldr	r3, [r3, #8]
 8004a80:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004a86:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	691b      	ldr	r3, [r3, #16]
 8004a8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a92:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	699b      	ldr	r3, [r3, #24]
 8004a98:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a9e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6a1b      	ldr	r3, [r3, #32]
 8004aa4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004aa6:	697a      	ldr	r2, [r7, #20]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ab0:	2b04      	cmp	r3, #4
 8004ab2:	d107      	bne.n	8004ac4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004abc:	4313      	orrs	r3, r2
 8004abe:	697a      	ldr	r2, [r7, #20]
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	697a      	ldr	r2, [r7, #20]
 8004aca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	695b      	ldr	r3, [r3, #20]
 8004ad2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	f023 0307 	bic.w	r3, r3, #7
 8004ada:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ae0:	697a      	ldr	r2, [r7, #20]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aea:	2b04      	cmp	r3, #4
 8004aec:	d117      	bne.n	8004b1e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004af2:	697a      	ldr	r2, [r7, #20]
 8004af4:	4313      	orrs	r3, r2
 8004af6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d00e      	beq.n	8004b1e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004b00:	6878      	ldr	r0, [r7, #4]
 8004b02:	f000 fb01 	bl	8005108 <DMA_CheckFifoParam>
 8004b06:	4603      	mov	r3, r0
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d008      	beq.n	8004b1e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2240      	movs	r2, #64	; 0x40
 8004b10:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2201      	movs	r2, #1
 8004b16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e016      	b.n	8004b4c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	697a      	ldr	r2, [r7, #20]
 8004b24:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f000 fab8 	bl	800509c <DMA_CalcBaseAndBitshift>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b34:	223f      	movs	r2, #63	; 0x3f
 8004b36:	409a      	lsls	r2, r3
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2201      	movs	r2, #1
 8004b46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004b4a:	2300      	movs	r3, #0
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3718      	adds	r7, #24
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	f010803f 	.word	0xf010803f

08004b58 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b086      	sub	sp, #24
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	60f8      	str	r0, [r7, #12]
 8004b60:	60b9      	str	r1, [r7, #8]
 8004b62:	607a      	str	r2, [r7, #4]
 8004b64:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b66:	2300      	movs	r3, #0
 8004b68:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b6e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d101      	bne.n	8004b7e <HAL_DMA_Start_IT+0x26>
 8004b7a:	2302      	movs	r3, #2
 8004b7c:	e040      	b.n	8004c00 <HAL_DMA_Start_IT+0xa8>
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2201      	movs	r2, #1
 8004b82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	d12f      	bne.n	8004bf2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2202      	movs	r2, #2
 8004b96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	687a      	ldr	r2, [r7, #4]
 8004ba4:	68b9      	ldr	r1, [r7, #8]
 8004ba6:	68f8      	ldr	r0, [r7, #12]
 8004ba8:	f000 fa4a 	bl	8005040 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bb0:	223f      	movs	r2, #63	; 0x3f
 8004bb2:	409a      	lsls	r2, r3
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f042 0216 	orr.w	r2, r2, #22
 8004bc6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d007      	beq.n	8004be0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f042 0208 	orr.w	r2, r2, #8
 8004bde:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f042 0201 	orr.w	r2, r2, #1
 8004bee:	601a      	str	r2, [r3, #0]
 8004bf0:	e005      	b.n	8004bfe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004bfa:	2302      	movs	r3, #2
 8004bfc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004bfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	3718      	adds	r7, #24
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}

08004c08 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b084      	sub	sp, #16
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c14:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004c16:	f7fe fb45 	bl	80032a4 <HAL_GetTick>
 8004c1a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c22:	b2db      	uxtb	r3, r3
 8004c24:	2b02      	cmp	r3, #2
 8004c26:	d008      	beq.n	8004c3a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2280      	movs	r2, #128	; 0x80
 8004c2c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2200      	movs	r2, #0
 8004c32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e052      	b.n	8004ce0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f022 0216 	bic.w	r2, r2, #22
 8004c48:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	695a      	ldr	r2, [r3, #20]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c58:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d103      	bne.n	8004c6a <HAL_DMA_Abort+0x62>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d007      	beq.n	8004c7a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f022 0208 	bic.w	r2, r2, #8
 8004c78:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f022 0201 	bic.w	r2, r2, #1
 8004c88:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c8a:	e013      	b.n	8004cb4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004c8c:	f7fe fb0a 	bl	80032a4 <HAL_GetTick>
 8004c90:	4602      	mov	r2, r0
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	1ad3      	subs	r3, r2, r3
 8004c96:	2b05      	cmp	r3, #5
 8004c98:	d90c      	bls.n	8004cb4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2220      	movs	r2, #32
 8004c9e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2203      	movs	r2, #3
 8004cac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8004cb0:	2303      	movs	r3, #3
 8004cb2:	e015      	b.n	8004ce0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f003 0301 	and.w	r3, r3, #1
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d1e4      	bne.n	8004c8c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cc6:	223f      	movs	r2, #63	; 0x3f
 8004cc8:	409a      	lsls	r2, r3
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2201      	movs	r2, #1
 8004cda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8004cde:	2300      	movs	r3, #0
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3710      	adds	r7, #16
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}

08004ce8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b083      	sub	sp, #12
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004cf6:	b2db      	uxtb	r3, r3
 8004cf8:	2b02      	cmp	r3, #2
 8004cfa:	d004      	beq.n	8004d06 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2280      	movs	r2, #128	; 0x80
 8004d00:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e00c      	b.n	8004d20 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2205      	movs	r2, #5
 8004d0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	681a      	ldr	r2, [r3, #0]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f022 0201 	bic.w	r2, r2, #1
 8004d1c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004d1e:	2300      	movs	r3, #0
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	370c      	adds	r7, #12
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr

08004d2c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b086      	sub	sp, #24
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004d34:	2300      	movs	r3, #0
 8004d36:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004d38:	4b92      	ldr	r3, [pc, #584]	; (8004f84 <HAL_DMA_IRQHandler+0x258>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a92      	ldr	r2, [pc, #584]	; (8004f88 <HAL_DMA_IRQHandler+0x25c>)
 8004d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004d42:	0a9b      	lsrs	r3, r3, #10
 8004d44:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d4a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d56:	2208      	movs	r2, #8
 8004d58:	409a      	lsls	r2, r3
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	4013      	ands	r3, r2
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d01a      	beq.n	8004d98 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 0304 	and.w	r3, r3, #4
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d013      	beq.n	8004d98 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f022 0204 	bic.w	r2, r2, #4
 8004d7e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d84:	2208      	movs	r2, #8
 8004d86:	409a      	lsls	r2, r3
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d90:	f043 0201 	orr.w	r2, r3, #1
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	409a      	lsls	r2, r3
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	4013      	ands	r3, r2
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d012      	beq.n	8004dce <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	695b      	ldr	r3, [r3, #20]
 8004dae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d00b      	beq.n	8004dce <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dba:	2201      	movs	r2, #1
 8004dbc:	409a      	lsls	r2, r3
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dc6:	f043 0202 	orr.w	r2, r3, #2
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dd2:	2204      	movs	r2, #4
 8004dd4:	409a      	lsls	r2, r3
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	4013      	ands	r3, r2
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d012      	beq.n	8004e04 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f003 0302 	and.w	r3, r3, #2
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d00b      	beq.n	8004e04 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004df0:	2204      	movs	r2, #4
 8004df2:	409a      	lsls	r2, r3
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dfc:	f043 0204 	orr.w	r2, r3, #4
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e08:	2210      	movs	r2, #16
 8004e0a:	409a      	lsls	r2, r3
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	4013      	ands	r3, r2
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d043      	beq.n	8004e9c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f003 0308 	and.w	r3, r3, #8
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d03c      	beq.n	8004e9c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e26:	2210      	movs	r2, #16
 8004e28:	409a      	lsls	r2, r3
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d018      	beq.n	8004e6e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d108      	bne.n	8004e5c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d024      	beq.n	8004e9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	4798      	blx	r3
 8004e5a:	e01f      	b.n	8004e9c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d01b      	beq.n	8004e9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e68:	6878      	ldr	r0, [r7, #4]
 8004e6a:	4798      	blx	r3
 8004e6c:	e016      	b.n	8004e9c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d107      	bne.n	8004e8c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f022 0208 	bic.w	r2, r2, #8
 8004e8a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d003      	beq.n	8004e9c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e98:	6878      	ldr	r0, [r7, #4]
 8004e9a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ea0:	2220      	movs	r2, #32
 8004ea2:	409a      	lsls	r2, r3
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	f000 808e 	beq.w	8004fca <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f003 0310 	and.w	r3, r3, #16
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	f000 8086 	beq.w	8004fca <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ec2:	2220      	movs	r2, #32
 8004ec4:	409a      	lsls	r2, r3
 8004ec6:	693b      	ldr	r3, [r7, #16]
 8004ec8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ed0:	b2db      	uxtb	r3, r3
 8004ed2:	2b05      	cmp	r3, #5
 8004ed4:	d136      	bne.n	8004f44 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f022 0216 	bic.w	r2, r2, #22
 8004ee4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	695a      	ldr	r2, [r3, #20]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004ef4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d103      	bne.n	8004f06 <HAL_DMA_IRQHandler+0x1da>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d007      	beq.n	8004f16 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f022 0208 	bic.w	r2, r2, #8
 8004f14:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f1a:	223f      	movs	r2, #63	; 0x3f
 8004f1c:	409a      	lsls	r2, r3
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d07d      	beq.n	8005036 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	4798      	blx	r3
        }
        return;
 8004f42:	e078      	b.n	8005036 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d01c      	beq.n	8004f8c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d108      	bne.n	8004f72 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d030      	beq.n	8004fca <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f6c:	6878      	ldr	r0, [r7, #4]
 8004f6e:	4798      	blx	r3
 8004f70:	e02b      	b.n	8004fca <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d027      	beq.n	8004fca <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	4798      	blx	r3
 8004f82:	e022      	b.n	8004fca <HAL_DMA_IRQHandler+0x29e>
 8004f84:	20000008 	.word	0x20000008
 8004f88:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d10f      	bne.n	8004fba <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f022 0210 	bic.w	r2, r2, #16
 8004fa8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2200      	movs	r2, #0
 8004fae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d003      	beq.n	8004fca <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d032      	beq.n	8005038 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fd6:	f003 0301 	and.w	r3, r3, #1
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d022      	beq.n	8005024 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2205      	movs	r2, #5
 8004fe2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	681a      	ldr	r2, [r3, #0]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f022 0201 	bic.w	r2, r2, #1
 8004ff4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	3301      	adds	r3, #1
 8004ffa:	60bb      	str	r3, [r7, #8]
 8004ffc:	697a      	ldr	r2, [r7, #20]
 8004ffe:	429a      	cmp	r2, r3
 8005000:	d307      	bcc.n	8005012 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f003 0301 	and.w	r3, r3, #1
 800500c:	2b00      	cmp	r3, #0
 800500e:	d1f2      	bne.n	8004ff6 <HAL_DMA_IRQHandler+0x2ca>
 8005010:	e000      	b.n	8005014 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8005012:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2201      	movs	r2, #1
 8005020:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005028:	2b00      	cmp	r3, #0
 800502a:	d005      	beq.n	8005038 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005030:	6878      	ldr	r0, [r7, #4]
 8005032:	4798      	blx	r3
 8005034:	e000      	b.n	8005038 <HAL_DMA_IRQHandler+0x30c>
        return;
 8005036:	bf00      	nop
    }
  }
}
 8005038:	3718      	adds	r7, #24
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}
 800503e:	bf00      	nop

08005040 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005040:	b480      	push	{r7}
 8005042:	b085      	sub	sp, #20
 8005044:	af00      	add	r7, sp, #0
 8005046:	60f8      	str	r0, [r7, #12]
 8005048:	60b9      	str	r1, [r7, #8]
 800504a:	607a      	str	r2, [r7, #4]
 800504c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800505c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	683a      	ldr	r2, [r7, #0]
 8005064:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	2b40      	cmp	r3, #64	; 0x40
 800506c:	d108      	bne.n	8005080 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	687a      	ldr	r2, [r7, #4]
 8005074:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	68ba      	ldr	r2, [r7, #8]
 800507c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800507e:	e007      	b.n	8005090 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	68ba      	ldr	r2, [r7, #8]
 8005086:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	687a      	ldr	r2, [r7, #4]
 800508e:	60da      	str	r2, [r3, #12]
}
 8005090:	bf00      	nop
 8005092:	3714      	adds	r7, #20
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800509c:	b480      	push	{r7}
 800509e:	b085      	sub	sp, #20
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	b2db      	uxtb	r3, r3
 80050aa:	3b10      	subs	r3, #16
 80050ac:	4a14      	ldr	r2, [pc, #80]	; (8005100 <DMA_CalcBaseAndBitshift+0x64>)
 80050ae:	fba2 2303 	umull	r2, r3, r2, r3
 80050b2:	091b      	lsrs	r3, r3, #4
 80050b4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80050b6:	4a13      	ldr	r2, [pc, #76]	; (8005104 <DMA_CalcBaseAndBitshift+0x68>)
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	4413      	add	r3, r2
 80050bc:	781b      	ldrb	r3, [r3, #0]
 80050be:	461a      	mov	r2, r3
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2b03      	cmp	r3, #3
 80050c8:	d909      	bls.n	80050de <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80050d2:	f023 0303 	bic.w	r3, r3, #3
 80050d6:	1d1a      	adds	r2, r3, #4
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	659a      	str	r2, [r3, #88]	; 0x58
 80050dc:	e007      	b.n	80050ee <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80050e6:	f023 0303 	bic.w	r3, r3, #3
 80050ea:	687a      	ldr	r2, [r7, #4]
 80050ec:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80050f2:	4618      	mov	r0, r3
 80050f4:	3714      	adds	r7, #20
 80050f6:	46bd      	mov	sp, r7
 80050f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fc:	4770      	bx	lr
 80050fe:	bf00      	nop
 8005100:	aaaaaaab 	.word	0xaaaaaaab
 8005104:	08008d64 	.word	0x08008d64

08005108 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005108:	b480      	push	{r7}
 800510a:	b085      	sub	sp, #20
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005110:	2300      	movs	r3, #0
 8005112:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005118:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	699b      	ldr	r3, [r3, #24]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d11f      	bne.n	8005162 <DMA_CheckFifoParam+0x5a>
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	2b03      	cmp	r3, #3
 8005126:	d856      	bhi.n	80051d6 <DMA_CheckFifoParam+0xce>
 8005128:	a201      	add	r2, pc, #4	; (adr r2, 8005130 <DMA_CheckFifoParam+0x28>)
 800512a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800512e:	bf00      	nop
 8005130:	08005141 	.word	0x08005141
 8005134:	08005153 	.word	0x08005153
 8005138:	08005141 	.word	0x08005141
 800513c:	080051d7 	.word	0x080051d7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005144:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005148:	2b00      	cmp	r3, #0
 800514a:	d046      	beq.n	80051da <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005150:	e043      	b.n	80051da <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005156:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800515a:	d140      	bne.n	80051de <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800515c:	2301      	movs	r3, #1
 800515e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005160:	e03d      	b.n	80051de <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	699b      	ldr	r3, [r3, #24]
 8005166:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800516a:	d121      	bne.n	80051b0 <DMA_CheckFifoParam+0xa8>
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	2b03      	cmp	r3, #3
 8005170:	d837      	bhi.n	80051e2 <DMA_CheckFifoParam+0xda>
 8005172:	a201      	add	r2, pc, #4	; (adr r2, 8005178 <DMA_CheckFifoParam+0x70>)
 8005174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005178:	08005189 	.word	0x08005189
 800517c:	0800518f 	.word	0x0800518f
 8005180:	08005189 	.word	0x08005189
 8005184:	080051a1 	.word	0x080051a1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	73fb      	strb	r3, [r7, #15]
      break;
 800518c:	e030      	b.n	80051f0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005192:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005196:	2b00      	cmp	r3, #0
 8005198:	d025      	beq.n	80051e6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800519e:	e022      	b.n	80051e6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051a4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80051a8:	d11f      	bne.n	80051ea <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80051aa:	2301      	movs	r3, #1
 80051ac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80051ae:	e01c      	b.n	80051ea <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	2b02      	cmp	r3, #2
 80051b4:	d903      	bls.n	80051be <DMA_CheckFifoParam+0xb6>
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	2b03      	cmp	r3, #3
 80051ba:	d003      	beq.n	80051c4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80051bc:	e018      	b.n	80051f0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80051be:	2301      	movs	r3, #1
 80051c0:	73fb      	strb	r3, [r7, #15]
      break;
 80051c2:	e015      	b.n	80051f0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d00e      	beq.n	80051ee <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	73fb      	strb	r3, [r7, #15]
      break;
 80051d4:	e00b      	b.n	80051ee <DMA_CheckFifoParam+0xe6>
      break;
 80051d6:	bf00      	nop
 80051d8:	e00a      	b.n	80051f0 <DMA_CheckFifoParam+0xe8>
      break;
 80051da:	bf00      	nop
 80051dc:	e008      	b.n	80051f0 <DMA_CheckFifoParam+0xe8>
      break;
 80051de:	bf00      	nop
 80051e0:	e006      	b.n	80051f0 <DMA_CheckFifoParam+0xe8>
      break;
 80051e2:	bf00      	nop
 80051e4:	e004      	b.n	80051f0 <DMA_CheckFifoParam+0xe8>
      break;
 80051e6:	bf00      	nop
 80051e8:	e002      	b.n	80051f0 <DMA_CheckFifoParam+0xe8>
      break;   
 80051ea:	bf00      	nop
 80051ec:	e000      	b.n	80051f0 <DMA_CheckFifoParam+0xe8>
      break;
 80051ee:	bf00      	nop
    }
  } 
  
  return status; 
 80051f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3714      	adds	r7, #20
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr
 80051fe:	bf00      	nop

08005200 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005200:	b480      	push	{r7}
 8005202:	b089      	sub	sp, #36	; 0x24
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
 8005208:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800520a:	2300      	movs	r3, #0
 800520c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800520e:	2300      	movs	r3, #0
 8005210:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005212:	2300      	movs	r3, #0
 8005214:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005216:	2300      	movs	r3, #0
 8005218:	61fb      	str	r3, [r7, #28]
 800521a:	e16b      	b.n	80054f4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800521c:	2201      	movs	r2, #1
 800521e:	69fb      	ldr	r3, [r7, #28]
 8005220:	fa02 f303 	lsl.w	r3, r2, r3
 8005224:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	697a      	ldr	r2, [r7, #20]
 800522c:	4013      	ands	r3, r2
 800522e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005230:	693a      	ldr	r2, [r7, #16]
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	429a      	cmp	r2, r3
 8005236:	f040 815a 	bne.w	80054ee <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	f003 0303 	and.w	r3, r3, #3
 8005242:	2b01      	cmp	r3, #1
 8005244:	d005      	beq.n	8005252 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800524e:	2b02      	cmp	r3, #2
 8005250:	d130      	bne.n	80052b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005258:	69fb      	ldr	r3, [r7, #28]
 800525a:	005b      	lsls	r3, r3, #1
 800525c:	2203      	movs	r2, #3
 800525e:	fa02 f303 	lsl.w	r3, r2, r3
 8005262:	43db      	mvns	r3, r3
 8005264:	69ba      	ldr	r2, [r7, #24]
 8005266:	4013      	ands	r3, r2
 8005268:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	68da      	ldr	r2, [r3, #12]
 800526e:	69fb      	ldr	r3, [r7, #28]
 8005270:	005b      	lsls	r3, r3, #1
 8005272:	fa02 f303 	lsl.w	r3, r2, r3
 8005276:	69ba      	ldr	r2, [r7, #24]
 8005278:	4313      	orrs	r3, r2
 800527a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	69ba      	ldr	r2, [r7, #24]
 8005280:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005288:	2201      	movs	r2, #1
 800528a:	69fb      	ldr	r3, [r7, #28]
 800528c:	fa02 f303 	lsl.w	r3, r2, r3
 8005290:	43db      	mvns	r3, r3
 8005292:	69ba      	ldr	r2, [r7, #24]
 8005294:	4013      	ands	r3, r2
 8005296:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	091b      	lsrs	r3, r3, #4
 800529e:	f003 0201 	and.w	r2, r3, #1
 80052a2:	69fb      	ldr	r3, [r7, #28]
 80052a4:	fa02 f303 	lsl.w	r3, r2, r3
 80052a8:	69ba      	ldr	r2, [r7, #24]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	69ba      	ldr	r2, [r7, #24]
 80052b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	f003 0303 	and.w	r3, r3, #3
 80052bc:	2b03      	cmp	r3, #3
 80052be:	d017      	beq.n	80052f0 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	68db      	ldr	r3, [r3, #12]
 80052c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80052c6:	69fb      	ldr	r3, [r7, #28]
 80052c8:	005b      	lsls	r3, r3, #1
 80052ca:	2203      	movs	r2, #3
 80052cc:	fa02 f303 	lsl.w	r3, r2, r3
 80052d0:	43db      	mvns	r3, r3
 80052d2:	69ba      	ldr	r2, [r7, #24]
 80052d4:	4013      	ands	r3, r2
 80052d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	689a      	ldr	r2, [r3, #8]
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	005b      	lsls	r3, r3, #1
 80052e0:	fa02 f303 	lsl.w	r3, r2, r3
 80052e4:	69ba      	ldr	r2, [r7, #24]
 80052e6:	4313      	orrs	r3, r2
 80052e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	69ba      	ldr	r2, [r7, #24]
 80052ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	f003 0303 	and.w	r3, r3, #3
 80052f8:	2b02      	cmp	r3, #2
 80052fa:	d123      	bne.n	8005344 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80052fc:	69fb      	ldr	r3, [r7, #28]
 80052fe:	08da      	lsrs	r2, r3, #3
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	3208      	adds	r2, #8
 8005304:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005308:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800530a:	69fb      	ldr	r3, [r7, #28]
 800530c:	f003 0307 	and.w	r3, r3, #7
 8005310:	009b      	lsls	r3, r3, #2
 8005312:	220f      	movs	r2, #15
 8005314:	fa02 f303 	lsl.w	r3, r2, r3
 8005318:	43db      	mvns	r3, r3
 800531a:	69ba      	ldr	r2, [r7, #24]
 800531c:	4013      	ands	r3, r2
 800531e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	691a      	ldr	r2, [r3, #16]
 8005324:	69fb      	ldr	r3, [r7, #28]
 8005326:	f003 0307 	and.w	r3, r3, #7
 800532a:	009b      	lsls	r3, r3, #2
 800532c:	fa02 f303 	lsl.w	r3, r2, r3
 8005330:	69ba      	ldr	r2, [r7, #24]
 8005332:	4313      	orrs	r3, r2
 8005334:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005336:	69fb      	ldr	r3, [r7, #28]
 8005338:	08da      	lsrs	r2, r3, #3
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	3208      	adds	r2, #8
 800533e:	69b9      	ldr	r1, [r7, #24]
 8005340:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800534a:	69fb      	ldr	r3, [r7, #28]
 800534c:	005b      	lsls	r3, r3, #1
 800534e:	2203      	movs	r2, #3
 8005350:	fa02 f303 	lsl.w	r3, r2, r3
 8005354:	43db      	mvns	r3, r3
 8005356:	69ba      	ldr	r2, [r7, #24]
 8005358:	4013      	ands	r3, r2
 800535a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	f003 0203 	and.w	r2, r3, #3
 8005364:	69fb      	ldr	r3, [r7, #28]
 8005366:	005b      	lsls	r3, r3, #1
 8005368:	fa02 f303 	lsl.w	r3, r2, r3
 800536c:	69ba      	ldr	r2, [r7, #24]
 800536e:	4313      	orrs	r3, r2
 8005370:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	69ba      	ldr	r2, [r7, #24]
 8005376:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005380:	2b00      	cmp	r3, #0
 8005382:	f000 80b4 	beq.w	80054ee <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005386:	2300      	movs	r3, #0
 8005388:	60fb      	str	r3, [r7, #12]
 800538a:	4b60      	ldr	r3, [pc, #384]	; (800550c <HAL_GPIO_Init+0x30c>)
 800538c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800538e:	4a5f      	ldr	r2, [pc, #380]	; (800550c <HAL_GPIO_Init+0x30c>)
 8005390:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005394:	6453      	str	r3, [r2, #68]	; 0x44
 8005396:	4b5d      	ldr	r3, [pc, #372]	; (800550c <HAL_GPIO_Init+0x30c>)
 8005398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800539a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800539e:	60fb      	str	r3, [r7, #12]
 80053a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80053a2:	4a5b      	ldr	r2, [pc, #364]	; (8005510 <HAL_GPIO_Init+0x310>)
 80053a4:	69fb      	ldr	r3, [r7, #28]
 80053a6:	089b      	lsrs	r3, r3, #2
 80053a8:	3302      	adds	r3, #2
 80053aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80053b0:	69fb      	ldr	r3, [r7, #28]
 80053b2:	f003 0303 	and.w	r3, r3, #3
 80053b6:	009b      	lsls	r3, r3, #2
 80053b8:	220f      	movs	r2, #15
 80053ba:	fa02 f303 	lsl.w	r3, r2, r3
 80053be:	43db      	mvns	r3, r3
 80053c0:	69ba      	ldr	r2, [r7, #24]
 80053c2:	4013      	ands	r3, r2
 80053c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	4a52      	ldr	r2, [pc, #328]	; (8005514 <HAL_GPIO_Init+0x314>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d02b      	beq.n	8005426 <HAL_GPIO_Init+0x226>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	4a51      	ldr	r2, [pc, #324]	; (8005518 <HAL_GPIO_Init+0x318>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d025      	beq.n	8005422 <HAL_GPIO_Init+0x222>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	4a50      	ldr	r2, [pc, #320]	; (800551c <HAL_GPIO_Init+0x31c>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d01f      	beq.n	800541e <HAL_GPIO_Init+0x21e>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	4a4f      	ldr	r2, [pc, #316]	; (8005520 <HAL_GPIO_Init+0x320>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d019      	beq.n	800541a <HAL_GPIO_Init+0x21a>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	4a4e      	ldr	r2, [pc, #312]	; (8005524 <HAL_GPIO_Init+0x324>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d013      	beq.n	8005416 <HAL_GPIO_Init+0x216>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	4a4d      	ldr	r2, [pc, #308]	; (8005528 <HAL_GPIO_Init+0x328>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d00d      	beq.n	8005412 <HAL_GPIO_Init+0x212>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	4a4c      	ldr	r2, [pc, #304]	; (800552c <HAL_GPIO_Init+0x32c>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d007      	beq.n	800540e <HAL_GPIO_Init+0x20e>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	4a4b      	ldr	r2, [pc, #300]	; (8005530 <HAL_GPIO_Init+0x330>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d101      	bne.n	800540a <HAL_GPIO_Init+0x20a>
 8005406:	2307      	movs	r3, #7
 8005408:	e00e      	b.n	8005428 <HAL_GPIO_Init+0x228>
 800540a:	2308      	movs	r3, #8
 800540c:	e00c      	b.n	8005428 <HAL_GPIO_Init+0x228>
 800540e:	2306      	movs	r3, #6
 8005410:	e00a      	b.n	8005428 <HAL_GPIO_Init+0x228>
 8005412:	2305      	movs	r3, #5
 8005414:	e008      	b.n	8005428 <HAL_GPIO_Init+0x228>
 8005416:	2304      	movs	r3, #4
 8005418:	e006      	b.n	8005428 <HAL_GPIO_Init+0x228>
 800541a:	2303      	movs	r3, #3
 800541c:	e004      	b.n	8005428 <HAL_GPIO_Init+0x228>
 800541e:	2302      	movs	r3, #2
 8005420:	e002      	b.n	8005428 <HAL_GPIO_Init+0x228>
 8005422:	2301      	movs	r3, #1
 8005424:	e000      	b.n	8005428 <HAL_GPIO_Init+0x228>
 8005426:	2300      	movs	r3, #0
 8005428:	69fa      	ldr	r2, [r7, #28]
 800542a:	f002 0203 	and.w	r2, r2, #3
 800542e:	0092      	lsls	r2, r2, #2
 8005430:	4093      	lsls	r3, r2
 8005432:	69ba      	ldr	r2, [r7, #24]
 8005434:	4313      	orrs	r3, r2
 8005436:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005438:	4935      	ldr	r1, [pc, #212]	; (8005510 <HAL_GPIO_Init+0x310>)
 800543a:	69fb      	ldr	r3, [r7, #28]
 800543c:	089b      	lsrs	r3, r3, #2
 800543e:	3302      	adds	r3, #2
 8005440:	69ba      	ldr	r2, [r7, #24]
 8005442:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005446:	4b3b      	ldr	r3, [pc, #236]	; (8005534 <HAL_GPIO_Init+0x334>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	43db      	mvns	r3, r3
 8005450:	69ba      	ldr	r2, [r7, #24]
 8005452:	4013      	ands	r3, r2
 8005454:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800545e:	2b00      	cmp	r3, #0
 8005460:	d003      	beq.n	800546a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005462:	69ba      	ldr	r2, [r7, #24]
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	4313      	orrs	r3, r2
 8005468:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800546a:	4a32      	ldr	r2, [pc, #200]	; (8005534 <HAL_GPIO_Init+0x334>)
 800546c:	69bb      	ldr	r3, [r7, #24]
 800546e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005470:	4b30      	ldr	r3, [pc, #192]	; (8005534 <HAL_GPIO_Init+0x334>)
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005476:	693b      	ldr	r3, [r7, #16]
 8005478:	43db      	mvns	r3, r3
 800547a:	69ba      	ldr	r2, [r7, #24]
 800547c:	4013      	ands	r3, r2
 800547e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005488:	2b00      	cmp	r3, #0
 800548a:	d003      	beq.n	8005494 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800548c:	69ba      	ldr	r2, [r7, #24]
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	4313      	orrs	r3, r2
 8005492:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005494:	4a27      	ldr	r2, [pc, #156]	; (8005534 <HAL_GPIO_Init+0x334>)
 8005496:	69bb      	ldr	r3, [r7, #24]
 8005498:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800549a:	4b26      	ldr	r3, [pc, #152]	; (8005534 <HAL_GPIO_Init+0x334>)
 800549c:	689b      	ldr	r3, [r3, #8]
 800549e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	43db      	mvns	r3, r3
 80054a4:	69ba      	ldr	r2, [r7, #24]
 80054a6:	4013      	ands	r3, r2
 80054a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d003      	beq.n	80054be <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80054b6:	69ba      	ldr	r2, [r7, #24]
 80054b8:	693b      	ldr	r3, [r7, #16]
 80054ba:	4313      	orrs	r3, r2
 80054bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80054be:	4a1d      	ldr	r2, [pc, #116]	; (8005534 <HAL_GPIO_Init+0x334>)
 80054c0:	69bb      	ldr	r3, [r7, #24]
 80054c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80054c4:	4b1b      	ldr	r3, [pc, #108]	; (8005534 <HAL_GPIO_Init+0x334>)
 80054c6:	68db      	ldr	r3, [r3, #12]
 80054c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054ca:	693b      	ldr	r3, [r7, #16]
 80054cc:	43db      	mvns	r3, r3
 80054ce:	69ba      	ldr	r2, [r7, #24]
 80054d0:	4013      	ands	r3, r2
 80054d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d003      	beq.n	80054e8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80054e0:	69ba      	ldr	r2, [r7, #24]
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	4313      	orrs	r3, r2
 80054e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80054e8:	4a12      	ldr	r2, [pc, #72]	; (8005534 <HAL_GPIO_Init+0x334>)
 80054ea:	69bb      	ldr	r3, [r7, #24]
 80054ec:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80054ee:	69fb      	ldr	r3, [r7, #28]
 80054f0:	3301      	adds	r3, #1
 80054f2:	61fb      	str	r3, [r7, #28]
 80054f4:	69fb      	ldr	r3, [r7, #28]
 80054f6:	2b0f      	cmp	r3, #15
 80054f8:	f67f ae90 	bls.w	800521c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80054fc:	bf00      	nop
 80054fe:	bf00      	nop
 8005500:	3724      	adds	r7, #36	; 0x24
 8005502:	46bd      	mov	sp, r7
 8005504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005508:	4770      	bx	lr
 800550a:	bf00      	nop
 800550c:	40023800 	.word	0x40023800
 8005510:	40013800 	.word	0x40013800
 8005514:	40020000 	.word	0x40020000
 8005518:	40020400 	.word	0x40020400
 800551c:	40020800 	.word	0x40020800
 8005520:	40020c00 	.word	0x40020c00
 8005524:	40021000 	.word	0x40021000
 8005528:	40021400 	.word	0x40021400
 800552c:	40021800 	.word	0x40021800
 8005530:	40021c00 	.word	0x40021c00
 8005534:	40013c00 	.word	0x40013c00

08005538 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005538:	b480      	push	{r7}
 800553a:	b085      	sub	sp, #20
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
 8005540:	460b      	mov	r3, r1
 8005542:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	691a      	ldr	r2, [r3, #16]
 8005548:	887b      	ldrh	r3, [r7, #2]
 800554a:	4013      	ands	r3, r2
 800554c:	2b00      	cmp	r3, #0
 800554e:	d002      	beq.n	8005556 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005550:	2301      	movs	r3, #1
 8005552:	73fb      	strb	r3, [r7, #15]
 8005554:	e001      	b.n	800555a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005556:	2300      	movs	r3, #0
 8005558:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800555a:	7bfb      	ldrb	r3, [r7, #15]
}
 800555c:	4618      	mov	r0, r3
 800555e:	3714      	adds	r7, #20
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr

08005568 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005568:	b480      	push	{r7}
 800556a:	b083      	sub	sp, #12
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
 8005570:	460b      	mov	r3, r1
 8005572:	807b      	strh	r3, [r7, #2]
 8005574:	4613      	mov	r3, r2
 8005576:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005578:	787b      	ldrb	r3, [r7, #1]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d003      	beq.n	8005586 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800557e:	887a      	ldrh	r2, [r7, #2]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005584:	e003      	b.n	800558e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005586:	887b      	ldrh	r3, [r7, #2]
 8005588:	041a      	lsls	r2, r3, #16
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	619a      	str	r2, [r3, #24]
}
 800558e:	bf00      	nop
 8005590:	370c      	adds	r7, #12
 8005592:	46bd      	mov	sp, r7
 8005594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005598:	4770      	bx	lr

0800559a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800559a:	b480      	push	{r7}
 800559c:	b085      	sub	sp, #20
 800559e:	af00      	add	r7, sp, #0
 80055a0:	6078      	str	r0, [r7, #4]
 80055a2:	460b      	mov	r3, r1
 80055a4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	695b      	ldr	r3, [r3, #20]
 80055aa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80055ac:	887a      	ldrh	r2, [r7, #2]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	4013      	ands	r3, r2
 80055b2:	041a      	lsls	r2, r3, #16
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	43d9      	mvns	r1, r3
 80055b8:	887b      	ldrh	r3, [r7, #2]
 80055ba:	400b      	ands	r3, r1
 80055bc:	431a      	orrs	r2, r3
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	619a      	str	r2, [r3, #24]
}
 80055c2:	bf00      	nop
 80055c4:	3714      	adds	r7, #20
 80055c6:	46bd      	mov	sp, r7
 80055c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055cc:	4770      	bx	lr
	...

080055d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b082      	sub	sp, #8
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	4603      	mov	r3, r0
 80055d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80055da:	4b08      	ldr	r3, [pc, #32]	; (80055fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80055dc:	695a      	ldr	r2, [r3, #20]
 80055de:	88fb      	ldrh	r3, [r7, #6]
 80055e0:	4013      	ands	r3, r2
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d006      	beq.n	80055f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80055e6:	4a05      	ldr	r2, [pc, #20]	; (80055fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80055e8:	88fb      	ldrh	r3, [r7, #6]
 80055ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80055ec:	88fb      	ldrh	r3, [r7, #6]
 80055ee:	4618      	mov	r0, r3
 80055f0:	f7fc feb2 	bl	8002358 <HAL_GPIO_EXTI_Callback>
  }
}
 80055f4:	bf00      	nop
 80055f6:	3708      	adds	r7, #8
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}
 80055fc:	40013c00 	.word	0x40013c00

08005600 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b084      	sub	sp, #16
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d101      	bne.n	8005612 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e034      	b.n	800567c <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800561a:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f245 5255 	movw	r2, #21845	; 0x5555
 8005624:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	687a      	ldr	r2, [r7, #4]
 800562c:	6852      	ldr	r2, [r2, #4]
 800562e:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	687a      	ldr	r2, [r7, #4]
 8005636:	6892      	ldr	r2, [r2, #8]
 8005638:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800563a:	f7fd fe33 	bl	80032a4 <HAL_GetTick>
 800563e:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005640:	e00f      	b.n	8005662 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8005642:	f7fd fe2f 	bl	80032a4 <HAL_GetTick>
 8005646:	4602      	mov	r2, r0
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	1ad3      	subs	r3, r2, r3
 800564c:	2b30      	cmp	r3, #48	; 0x30
 800564e:	d908      	bls.n	8005662 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	68db      	ldr	r3, [r3, #12]
 8005656:	f003 0303 	and.w	r3, r3, #3
 800565a:	2b00      	cmp	r3, #0
 800565c:	d001      	beq.n	8005662 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 800565e:	2303      	movs	r3, #3
 8005660:	e00c      	b.n	800567c <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	68db      	ldr	r3, [r3, #12]
 8005668:	f003 0303 	and.w	r3, r3, #3
 800566c:	2b00      	cmp	r3, #0
 800566e:	d1e8      	bne.n	8005642 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8005678:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800567a:	2300      	movs	r3, #0
}
 800567c:	4618      	mov	r0, r3
 800567e:	3710      	adds	r7, #16
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}

08005684 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8005684:	b480      	push	{r7}
 8005686:	b083      	sub	sp, #12
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8005694:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005696:	2300      	movs	r3, #0
}
 8005698:	4618      	mov	r0, r3
 800569a:	370c      	adds	r7, #12
 800569c:	46bd      	mov	sp, r7
 800569e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a2:	4770      	bx	lr

080056a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b086      	sub	sp, #24
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d101      	bne.n	80056b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e264      	b.n	8005b80 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f003 0301 	and.w	r3, r3, #1
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d075      	beq.n	80057ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80056c2:	4ba3      	ldr	r3, [pc, #652]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	f003 030c 	and.w	r3, r3, #12
 80056ca:	2b04      	cmp	r3, #4
 80056cc:	d00c      	beq.n	80056e8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056ce:	4ba0      	ldr	r3, [pc, #640]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80056d6:	2b08      	cmp	r3, #8
 80056d8:	d112      	bne.n	8005700 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056da:	4b9d      	ldr	r3, [pc, #628]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80056e6:	d10b      	bne.n	8005700 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056e8:	4b99      	ldr	r3, [pc, #612]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d05b      	beq.n	80057ac <HAL_RCC_OscConfig+0x108>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d157      	bne.n	80057ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	e23f      	b.n	8005b80 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005708:	d106      	bne.n	8005718 <HAL_RCC_OscConfig+0x74>
 800570a:	4b91      	ldr	r3, [pc, #580]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a90      	ldr	r2, [pc, #576]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 8005710:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005714:	6013      	str	r3, [r2, #0]
 8005716:	e01d      	b.n	8005754 <HAL_RCC_OscConfig+0xb0>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005720:	d10c      	bne.n	800573c <HAL_RCC_OscConfig+0x98>
 8005722:	4b8b      	ldr	r3, [pc, #556]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a8a      	ldr	r2, [pc, #552]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 8005728:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800572c:	6013      	str	r3, [r2, #0]
 800572e:	4b88      	ldr	r3, [pc, #544]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a87      	ldr	r2, [pc, #540]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 8005734:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005738:	6013      	str	r3, [r2, #0]
 800573a:	e00b      	b.n	8005754 <HAL_RCC_OscConfig+0xb0>
 800573c:	4b84      	ldr	r3, [pc, #528]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a83      	ldr	r2, [pc, #524]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 8005742:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005746:	6013      	str	r3, [r2, #0]
 8005748:	4b81      	ldr	r3, [pc, #516]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4a80      	ldr	r2, [pc, #512]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 800574e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005752:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d013      	beq.n	8005784 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800575c:	f7fd fda2 	bl	80032a4 <HAL_GetTick>
 8005760:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005762:	e008      	b.n	8005776 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005764:	f7fd fd9e 	bl	80032a4 <HAL_GetTick>
 8005768:	4602      	mov	r2, r0
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	1ad3      	subs	r3, r2, r3
 800576e:	2b64      	cmp	r3, #100	; 0x64
 8005770:	d901      	bls.n	8005776 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005772:	2303      	movs	r3, #3
 8005774:	e204      	b.n	8005b80 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005776:	4b76      	ldr	r3, [pc, #472]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800577e:	2b00      	cmp	r3, #0
 8005780:	d0f0      	beq.n	8005764 <HAL_RCC_OscConfig+0xc0>
 8005782:	e014      	b.n	80057ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005784:	f7fd fd8e 	bl	80032a4 <HAL_GetTick>
 8005788:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800578a:	e008      	b.n	800579e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800578c:	f7fd fd8a 	bl	80032a4 <HAL_GetTick>
 8005790:	4602      	mov	r2, r0
 8005792:	693b      	ldr	r3, [r7, #16]
 8005794:	1ad3      	subs	r3, r2, r3
 8005796:	2b64      	cmp	r3, #100	; 0x64
 8005798:	d901      	bls.n	800579e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800579a:	2303      	movs	r3, #3
 800579c:	e1f0      	b.n	8005b80 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800579e:	4b6c      	ldr	r3, [pc, #432]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d1f0      	bne.n	800578c <HAL_RCC_OscConfig+0xe8>
 80057aa:	e000      	b.n	80057ae <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f003 0302 	and.w	r3, r3, #2
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d063      	beq.n	8005882 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80057ba:	4b65      	ldr	r3, [pc, #404]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 80057bc:	689b      	ldr	r3, [r3, #8]
 80057be:	f003 030c 	and.w	r3, r3, #12
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d00b      	beq.n	80057de <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057c6:	4b62      	ldr	r3, [pc, #392]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 80057c8:	689b      	ldr	r3, [r3, #8]
 80057ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80057ce:	2b08      	cmp	r3, #8
 80057d0:	d11c      	bne.n	800580c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057d2:	4b5f      	ldr	r3, [pc, #380]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d116      	bne.n	800580c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057de:	4b5c      	ldr	r3, [pc, #368]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f003 0302 	and.w	r3, r3, #2
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d005      	beq.n	80057f6 <HAL_RCC_OscConfig+0x152>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	68db      	ldr	r3, [r3, #12]
 80057ee:	2b01      	cmp	r3, #1
 80057f0:	d001      	beq.n	80057f6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	e1c4      	b.n	8005b80 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057f6:	4b56      	ldr	r3, [pc, #344]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	691b      	ldr	r3, [r3, #16]
 8005802:	00db      	lsls	r3, r3, #3
 8005804:	4952      	ldr	r1, [pc, #328]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 8005806:	4313      	orrs	r3, r2
 8005808:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800580a:	e03a      	b.n	8005882 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	68db      	ldr	r3, [r3, #12]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d020      	beq.n	8005856 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005814:	4b4f      	ldr	r3, [pc, #316]	; (8005954 <HAL_RCC_OscConfig+0x2b0>)
 8005816:	2201      	movs	r2, #1
 8005818:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800581a:	f7fd fd43 	bl	80032a4 <HAL_GetTick>
 800581e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005820:	e008      	b.n	8005834 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005822:	f7fd fd3f 	bl	80032a4 <HAL_GetTick>
 8005826:	4602      	mov	r2, r0
 8005828:	693b      	ldr	r3, [r7, #16]
 800582a:	1ad3      	subs	r3, r2, r3
 800582c:	2b02      	cmp	r3, #2
 800582e:	d901      	bls.n	8005834 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005830:	2303      	movs	r3, #3
 8005832:	e1a5      	b.n	8005b80 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005834:	4b46      	ldr	r3, [pc, #280]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f003 0302 	and.w	r3, r3, #2
 800583c:	2b00      	cmp	r3, #0
 800583e:	d0f0      	beq.n	8005822 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005840:	4b43      	ldr	r3, [pc, #268]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	691b      	ldr	r3, [r3, #16]
 800584c:	00db      	lsls	r3, r3, #3
 800584e:	4940      	ldr	r1, [pc, #256]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 8005850:	4313      	orrs	r3, r2
 8005852:	600b      	str	r3, [r1, #0]
 8005854:	e015      	b.n	8005882 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005856:	4b3f      	ldr	r3, [pc, #252]	; (8005954 <HAL_RCC_OscConfig+0x2b0>)
 8005858:	2200      	movs	r2, #0
 800585a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800585c:	f7fd fd22 	bl	80032a4 <HAL_GetTick>
 8005860:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005862:	e008      	b.n	8005876 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005864:	f7fd fd1e 	bl	80032a4 <HAL_GetTick>
 8005868:	4602      	mov	r2, r0
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	1ad3      	subs	r3, r2, r3
 800586e:	2b02      	cmp	r3, #2
 8005870:	d901      	bls.n	8005876 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005872:	2303      	movs	r3, #3
 8005874:	e184      	b.n	8005b80 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005876:	4b36      	ldr	r3, [pc, #216]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f003 0302 	and.w	r3, r3, #2
 800587e:	2b00      	cmp	r3, #0
 8005880:	d1f0      	bne.n	8005864 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f003 0308 	and.w	r3, r3, #8
 800588a:	2b00      	cmp	r3, #0
 800588c:	d030      	beq.n	80058f0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	695b      	ldr	r3, [r3, #20]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d016      	beq.n	80058c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005896:	4b30      	ldr	r3, [pc, #192]	; (8005958 <HAL_RCC_OscConfig+0x2b4>)
 8005898:	2201      	movs	r2, #1
 800589a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800589c:	f7fd fd02 	bl	80032a4 <HAL_GetTick>
 80058a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058a2:	e008      	b.n	80058b6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80058a4:	f7fd fcfe 	bl	80032a4 <HAL_GetTick>
 80058a8:	4602      	mov	r2, r0
 80058aa:	693b      	ldr	r3, [r7, #16]
 80058ac:	1ad3      	subs	r3, r2, r3
 80058ae:	2b02      	cmp	r3, #2
 80058b0:	d901      	bls.n	80058b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80058b2:	2303      	movs	r3, #3
 80058b4:	e164      	b.n	8005b80 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058b6:	4b26      	ldr	r3, [pc, #152]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 80058b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058ba:	f003 0302 	and.w	r3, r3, #2
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d0f0      	beq.n	80058a4 <HAL_RCC_OscConfig+0x200>
 80058c2:	e015      	b.n	80058f0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058c4:	4b24      	ldr	r3, [pc, #144]	; (8005958 <HAL_RCC_OscConfig+0x2b4>)
 80058c6:	2200      	movs	r2, #0
 80058c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058ca:	f7fd fceb 	bl	80032a4 <HAL_GetTick>
 80058ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058d0:	e008      	b.n	80058e4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80058d2:	f7fd fce7 	bl	80032a4 <HAL_GetTick>
 80058d6:	4602      	mov	r2, r0
 80058d8:	693b      	ldr	r3, [r7, #16]
 80058da:	1ad3      	subs	r3, r2, r3
 80058dc:	2b02      	cmp	r3, #2
 80058de:	d901      	bls.n	80058e4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80058e0:	2303      	movs	r3, #3
 80058e2:	e14d      	b.n	8005b80 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058e4:	4b1a      	ldr	r3, [pc, #104]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 80058e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058e8:	f003 0302 	and.w	r3, r3, #2
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d1f0      	bne.n	80058d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f003 0304 	and.w	r3, r3, #4
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	f000 80a0 	beq.w	8005a3e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058fe:	2300      	movs	r3, #0
 8005900:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005902:	4b13      	ldr	r3, [pc, #76]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 8005904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005906:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800590a:	2b00      	cmp	r3, #0
 800590c:	d10f      	bne.n	800592e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800590e:	2300      	movs	r3, #0
 8005910:	60bb      	str	r3, [r7, #8]
 8005912:	4b0f      	ldr	r3, [pc, #60]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 8005914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005916:	4a0e      	ldr	r2, [pc, #56]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 8005918:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800591c:	6413      	str	r3, [r2, #64]	; 0x40
 800591e:	4b0c      	ldr	r3, [pc, #48]	; (8005950 <HAL_RCC_OscConfig+0x2ac>)
 8005920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005922:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005926:	60bb      	str	r3, [r7, #8]
 8005928:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800592a:	2301      	movs	r3, #1
 800592c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800592e:	4b0b      	ldr	r3, [pc, #44]	; (800595c <HAL_RCC_OscConfig+0x2b8>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005936:	2b00      	cmp	r3, #0
 8005938:	d121      	bne.n	800597e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800593a:	4b08      	ldr	r3, [pc, #32]	; (800595c <HAL_RCC_OscConfig+0x2b8>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a07      	ldr	r2, [pc, #28]	; (800595c <HAL_RCC_OscConfig+0x2b8>)
 8005940:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005944:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005946:	f7fd fcad 	bl	80032a4 <HAL_GetTick>
 800594a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800594c:	e011      	b.n	8005972 <HAL_RCC_OscConfig+0x2ce>
 800594e:	bf00      	nop
 8005950:	40023800 	.word	0x40023800
 8005954:	42470000 	.word	0x42470000
 8005958:	42470e80 	.word	0x42470e80
 800595c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005960:	f7fd fca0 	bl	80032a4 <HAL_GetTick>
 8005964:	4602      	mov	r2, r0
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	1ad3      	subs	r3, r2, r3
 800596a:	2b02      	cmp	r3, #2
 800596c:	d901      	bls.n	8005972 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800596e:	2303      	movs	r3, #3
 8005970:	e106      	b.n	8005b80 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005972:	4b85      	ldr	r3, [pc, #532]	; (8005b88 <HAL_RCC_OscConfig+0x4e4>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800597a:	2b00      	cmp	r3, #0
 800597c:	d0f0      	beq.n	8005960 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	2b01      	cmp	r3, #1
 8005984:	d106      	bne.n	8005994 <HAL_RCC_OscConfig+0x2f0>
 8005986:	4b81      	ldr	r3, [pc, #516]	; (8005b8c <HAL_RCC_OscConfig+0x4e8>)
 8005988:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800598a:	4a80      	ldr	r2, [pc, #512]	; (8005b8c <HAL_RCC_OscConfig+0x4e8>)
 800598c:	f043 0301 	orr.w	r3, r3, #1
 8005990:	6713      	str	r3, [r2, #112]	; 0x70
 8005992:	e01c      	b.n	80059ce <HAL_RCC_OscConfig+0x32a>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	689b      	ldr	r3, [r3, #8]
 8005998:	2b05      	cmp	r3, #5
 800599a:	d10c      	bne.n	80059b6 <HAL_RCC_OscConfig+0x312>
 800599c:	4b7b      	ldr	r3, [pc, #492]	; (8005b8c <HAL_RCC_OscConfig+0x4e8>)
 800599e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059a0:	4a7a      	ldr	r2, [pc, #488]	; (8005b8c <HAL_RCC_OscConfig+0x4e8>)
 80059a2:	f043 0304 	orr.w	r3, r3, #4
 80059a6:	6713      	str	r3, [r2, #112]	; 0x70
 80059a8:	4b78      	ldr	r3, [pc, #480]	; (8005b8c <HAL_RCC_OscConfig+0x4e8>)
 80059aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059ac:	4a77      	ldr	r2, [pc, #476]	; (8005b8c <HAL_RCC_OscConfig+0x4e8>)
 80059ae:	f043 0301 	orr.w	r3, r3, #1
 80059b2:	6713      	str	r3, [r2, #112]	; 0x70
 80059b4:	e00b      	b.n	80059ce <HAL_RCC_OscConfig+0x32a>
 80059b6:	4b75      	ldr	r3, [pc, #468]	; (8005b8c <HAL_RCC_OscConfig+0x4e8>)
 80059b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059ba:	4a74      	ldr	r2, [pc, #464]	; (8005b8c <HAL_RCC_OscConfig+0x4e8>)
 80059bc:	f023 0301 	bic.w	r3, r3, #1
 80059c0:	6713      	str	r3, [r2, #112]	; 0x70
 80059c2:	4b72      	ldr	r3, [pc, #456]	; (8005b8c <HAL_RCC_OscConfig+0x4e8>)
 80059c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059c6:	4a71      	ldr	r2, [pc, #452]	; (8005b8c <HAL_RCC_OscConfig+0x4e8>)
 80059c8:	f023 0304 	bic.w	r3, r3, #4
 80059cc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d015      	beq.n	8005a02 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059d6:	f7fd fc65 	bl	80032a4 <HAL_GetTick>
 80059da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059dc:	e00a      	b.n	80059f4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80059de:	f7fd fc61 	bl	80032a4 <HAL_GetTick>
 80059e2:	4602      	mov	r2, r0
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	1ad3      	subs	r3, r2, r3
 80059e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80059ec:	4293      	cmp	r3, r2
 80059ee:	d901      	bls.n	80059f4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80059f0:	2303      	movs	r3, #3
 80059f2:	e0c5      	b.n	8005b80 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059f4:	4b65      	ldr	r3, [pc, #404]	; (8005b8c <HAL_RCC_OscConfig+0x4e8>)
 80059f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059f8:	f003 0302 	and.w	r3, r3, #2
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d0ee      	beq.n	80059de <HAL_RCC_OscConfig+0x33a>
 8005a00:	e014      	b.n	8005a2c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a02:	f7fd fc4f 	bl	80032a4 <HAL_GetTick>
 8005a06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a08:	e00a      	b.n	8005a20 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a0a:	f7fd fc4b 	bl	80032a4 <HAL_GetTick>
 8005a0e:	4602      	mov	r2, r0
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	1ad3      	subs	r3, r2, r3
 8005a14:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d901      	bls.n	8005a20 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005a1c:	2303      	movs	r3, #3
 8005a1e:	e0af      	b.n	8005b80 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a20:	4b5a      	ldr	r3, [pc, #360]	; (8005b8c <HAL_RCC_OscConfig+0x4e8>)
 8005a22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a24:	f003 0302 	and.w	r3, r3, #2
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d1ee      	bne.n	8005a0a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a2c:	7dfb      	ldrb	r3, [r7, #23]
 8005a2e:	2b01      	cmp	r3, #1
 8005a30:	d105      	bne.n	8005a3e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a32:	4b56      	ldr	r3, [pc, #344]	; (8005b8c <HAL_RCC_OscConfig+0x4e8>)
 8005a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a36:	4a55      	ldr	r2, [pc, #340]	; (8005b8c <HAL_RCC_OscConfig+0x4e8>)
 8005a38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a3c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	699b      	ldr	r3, [r3, #24]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	f000 809b 	beq.w	8005b7e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a48:	4b50      	ldr	r3, [pc, #320]	; (8005b8c <HAL_RCC_OscConfig+0x4e8>)
 8005a4a:	689b      	ldr	r3, [r3, #8]
 8005a4c:	f003 030c 	and.w	r3, r3, #12
 8005a50:	2b08      	cmp	r3, #8
 8005a52:	d05c      	beq.n	8005b0e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	699b      	ldr	r3, [r3, #24]
 8005a58:	2b02      	cmp	r3, #2
 8005a5a:	d141      	bne.n	8005ae0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a5c:	4b4c      	ldr	r3, [pc, #304]	; (8005b90 <HAL_RCC_OscConfig+0x4ec>)
 8005a5e:	2200      	movs	r2, #0
 8005a60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a62:	f7fd fc1f 	bl	80032a4 <HAL_GetTick>
 8005a66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a68:	e008      	b.n	8005a7c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a6a:	f7fd fc1b 	bl	80032a4 <HAL_GetTick>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	1ad3      	subs	r3, r2, r3
 8005a74:	2b02      	cmp	r3, #2
 8005a76:	d901      	bls.n	8005a7c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005a78:	2303      	movs	r3, #3
 8005a7a:	e081      	b.n	8005b80 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a7c:	4b43      	ldr	r3, [pc, #268]	; (8005b8c <HAL_RCC_OscConfig+0x4e8>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d1f0      	bne.n	8005a6a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	69da      	ldr	r2, [r3, #28]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6a1b      	ldr	r3, [r3, #32]
 8005a90:	431a      	orrs	r2, r3
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a96:	019b      	lsls	r3, r3, #6
 8005a98:	431a      	orrs	r2, r3
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a9e:	085b      	lsrs	r3, r3, #1
 8005aa0:	3b01      	subs	r3, #1
 8005aa2:	041b      	lsls	r3, r3, #16
 8005aa4:	431a      	orrs	r2, r3
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aaa:	061b      	lsls	r3, r3, #24
 8005aac:	4937      	ldr	r1, [pc, #220]	; (8005b8c <HAL_RCC_OscConfig+0x4e8>)
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ab2:	4b37      	ldr	r3, [pc, #220]	; (8005b90 <HAL_RCC_OscConfig+0x4ec>)
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ab8:	f7fd fbf4 	bl	80032a4 <HAL_GetTick>
 8005abc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005abe:	e008      	b.n	8005ad2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ac0:	f7fd fbf0 	bl	80032a4 <HAL_GetTick>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	2b02      	cmp	r3, #2
 8005acc:	d901      	bls.n	8005ad2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005ace:	2303      	movs	r3, #3
 8005ad0:	e056      	b.n	8005b80 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ad2:	4b2e      	ldr	r3, [pc, #184]	; (8005b8c <HAL_RCC_OscConfig+0x4e8>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d0f0      	beq.n	8005ac0 <HAL_RCC_OscConfig+0x41c>
 8005ade:	e04e      	b.n	8005b7e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ae0:	4b2b      	ldr	r3, [pc, #172]	; (8005b90 <HAL_RCC_OscConfig+0x4ec>)
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ae6:	f7fd fbdd 	bl	80032a4 <HAL_GetTick>
 8005aea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005aec:	e008      	b.n	8005b00 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005aee:	f7fd fbd9 	bl	80032a4 <HAL_GetTick>
 8005af2:	4602      	mov	r2, r0
 8005af4:	693b      	ldr	r3, [r7, #16]
 8005af6:	1ad3      	subs	r3, r2, r3
 8005af8:	2b02      	cmp	r3, #2
 8005afa:	d901      	bls.n	8005b00 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005afc:	2303      	movs	r3, #3
 8005afe:	e03f      	b.n	8005b80 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b00:	4b22      	ldr	r3, [pc, #136]	; (8005b8c <HAL_RCC_OscConfig+0x4e8>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d1f0      	bne.n	8005aee <HAL_RCC_OscConfig+0x44a>
 8005b0c:	e037      	b.n	8005b7e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	699b      	ldr	r3, [r3, #24]
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	d101      	bne.n	8005b1a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	e032      	b.n	8005b80 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005b1a:	4b1c      	ldr	r3, [pc, #112]	; (8005b8c <HAL_RCC_OscConfig+0x4e8>)
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	699b      	ldr	r3, [r3, #24]
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	d028      	beq.n	8005b7a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b32:	429a      	cmp	r2, r3
 8005b34:	d121      	bne.n	8005b7a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b40:	429a      	cmp	r2, r3
 8005b42:	d11a      	bne.n	8005b7a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b44:	68fa      	ldr	r2, [r7, #12]
 8005b46:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005b4a:	4013      	ands	r3, r2
 8005b4c:	687a      	ldr	r2, [r7, #4]
 8005b4e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005b50:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d111      	bne.n	8005b7a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b60:	085b      	lsrs	r3, r3, #1
 8005b62:	3b01      	subs	r3, #1
 8005b64:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b66:	429a      	cmp	r2, r3
 8005b68:	d107      	bne.n	8005b7a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b74:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d001      	beq.n	8005b7e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e000      	b.n	8005b80 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005b7e:	2300      	movs	r3, #0
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3718      	adds	r7, #24
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}
 8005b88:	40007000 	.word	0x40007000
 8005b8c:	40023800 	.word	0x40023800
 8005b90:	42470060 	.word	0x42470060

08005b94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b084      	sub	sp, #16
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
 8005b9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d101      	bne.n	8005ba8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	e0cc      	b.n	8005d42 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005ba8:	4b68      	ldr	r3, [pc, #416]	; (8005d4c <HAL_RCC_ClockConfig+0x1b8>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f003 0307 	and.w	r3, r3, #7
 8005bb0:	683a      	ldr	r2, [r7, #0]
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	d90c      	bls.n	8005bd0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bb6:	4b65      	ldr	r3, [pc, #404]	; (8005d4c <HAL_RCC_ClockConfig+0x1b8>)
 8005bb8:	683a      	ldr	r2, [r7, #0]
 8005bba:	b2d2      	uxtb	r2, r2
 8005bbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bbe:	4b63      	ldr	r3, [pc, #396]	; (8005d4c <HAL_RCC_ClockConfig+0x1b8>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f003 0307 	and.w	r3, r3, #7
 8005bc6:	683a      	ldr	r2, [r7, #0]
 8005bc8:	429a      	cmp	r2, r3
 8005bca:	d001      	beq.n	8005bd0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	e0b8      	b.n	8005d42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f003 0302 	and.w	r3, r3, #2
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d020      	beq.n	8005c1e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f003 0304 	and.w	r3, r3, #4
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d005      	beq.n	8005bf4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005be8:	4b59      	ldr	r3, [pc, #356]	; (8005d50 <HAL_RCC_ClockConfig+0x1bc>)
 8005bea:	689b      	ldr	r3, [r3, #8]
 8005bec:	4a58      	ldr	r2, [pc, #352]	; (8005d50 <HAL_RCC_ClockConfig+0x1bc>)
 8005bee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005bf2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f003 0308 	and.w	r3, r3, #8
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d005      	beq.n	8005c0c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c00:	4b53      	ldr	r3, [pc, #332]	; (8005d50 <HAL_RCC_ClockConfig+0x1bc>)
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	4a52      	ldr	r2, [pc, #328]	; (8005d50 <HAL_RCC_ClockConfig+0x1bc>)
 8005c06:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005c0a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c0c:	4b50      	ldr	r3, [pc, #320]	; (8005d50 <HAL_RCC_ClockConfig+0x1bc>)
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	494d      	ldr	r1, [pc, #308]	; (8005d50 <HAL_RCC_ClockConfig+0x1bc>)
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f003 0301 	and.w	r3, r3, #1
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d044      	beq.n	8005cb4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	2b01      	cmp	r3, #1
 8005c30:	d107      	bne.n	8005c42 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c32:	4b47      	ldr	r3, [pc, #284]	; (8005d50 <HAL_RCC_ClockConfig+0x1bc>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d119      	bne.n	8005c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e07f      	b.n	8005d42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	2b02      	cmp	r3, #2
 8005c48:	d003      	beq.n	8005c52 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c4e:	2b03      	cmp	r3, #3
 8005c50:	d107      	bne.n	8005c62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c52:	4b3f      	ldr	r3, [pc, #252]	; (8005d50 <HAL_RCC_ClockConfig+0x1bc>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d109      	bne.n	8005c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e06f      	b.n	8005d42 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c62:	4b3b      	ldr	r3, [pc, #236]	; (8005d50 <HAL_RCC_ClockConfig+0x1bc>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 0302 	and.w	r3, r3, #2
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d101      	bne.n	8005c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e067      	b.n	8005d42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c72:	4b37      	ldr	r3, [pc, #220]	; (8005d50 <HAL_RCC_ClockConfig+0x1bc>)
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	f023 0203 	bic.w	r2, r3, #3
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	4934      	ldr	r1, [pc, #208]	; (8005d50 <HAL_RCC_ClockConfig+0x1bc>)
 8005c80:	4313      	orrs	r3, r2
 8005c82:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c84:	f7fd fb0e 	bl	80032a4 <HAL_GetTick>
 8005c88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c8a:	e00a      	b.n	8005ca2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c8c:	f7fd fb0a 	bl	80032a4 <HAL_GetTick>
 8005c90:	4602      	mov	r2, r0
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	1ad3      	subs	r3, r2, r3
 8005c96:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d901      	bls.n	8005ca2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005c9e:	2303      	movs	r3, #3
 8005ca0:	e04f      	b.n	8005d42 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ca2:	4b2b      	ldr	r3, [pc, #172]	; (8005d50 <HAL_RCC_ClockConfig+0x1bc>)
 8005ca4:	689b      	ldr	r3, [r3, #8]
 8005ca6:	f003 020c 	and.w	r2, r3, #12
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	009b      	lsls	r3, r3, #2
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d1eb      	bne.n	8005c8c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005cb4:	4b25      	ldr	r3, [pc, #148]	; (8005d4c <HAL_RCC_ClockConfig+0x1b8>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f003 0307 	and.w	r3, r3, #7
 8005cbc:	683a      	ldr	r2, [r7, #0]
 8005cbe:	429a      	cmp	r2, r3
 8005cc0:	d20c      	bcs.n	8005cdc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cc2:	4b22      	ldr	r3, [pc, #136]	; (8005d4c <HAL_RCC_ClockConfig+0x1b8>)
 8005cc4:	683a      	ldr	r2, [r7, #0]
 8005cc6:	b2d2      	uxtb	r2, r2
 8005cc8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cca:	4b20      	ldr	r3, [pc, #128]	; (8005d4c <HAL_RCC_ClockConfig+0x1b8>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f003 0307 	and.w	r3, r3, #7
 8005cd2:	683a      	ldr	r2, [r7, #0]
 8005cd4:	429a      	cmp	r2, r3
 8005cd6:	d001      	beq.n	8005cdc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	e032      	b.n	8005d42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f003 0304 	and.w	r3, r3, #4
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d008      	beq.n	8005cfa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ce8:	4b19      	ldr	r3, [pc, #100]	; (8005d50 <HAL_RCC_ClockConfig+0x1bc>)
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	68db      	ldr	r3, [r3, #12]
 8005cf4:	4916      	ldr	r1, [pc, #88]	; (8005d50 <HAL_RCC_ClockConfig+0x1bc>)
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f003 0308 	and.w	r3, r3, #8
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d009      	beq.n	8005d1a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d06:	4b12      	ldr	r3, [pc, #72]	; (8005d50 <HAL_RCC_ClockConfig+0x1bc>)
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	691b      	ldr	r3, [r3, #16]
 8005d12:	00db      	lsls	r3, r3, #3
 8005d14:	490e      	ldr	r1, [pc, #56]	; (8005d50 <HAL_RCC_ClockConfig+0x1bc>)
 8005d16:	4313      	orrs	r3, r2
 8005d18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005d1a:	f000 f821 	bl	8005d60 <HAL_RCC_GetSysClockFreq>
 8005d1e:	4602      	mov	r2, r0
 8005d20:	4b0b      	ldr	r3, [pc, #44]	; (8005d50 <HAL_RCC_ClockConfig+0x1bc>)
 8005d22:	689b      	ldr	r3, [r3, #8]
 8005d24:	091b      	lsrs	r3, r3, #4
 8005d26:	f003 030f 	and.w	r3, r3, #15
 8005d2a:	490a      	ldr	r1, [pc, #40]	; (8005d54 <HAL_RCC_ClockConfig+0x1c0>)
 8005d2c:	5ccb      	ldrb	r3, [r1, r3]
 8005d2e:	fa22 f303 	lsr.w	r3, r2, r3
 8005d32:	4a09      	ldr	r2, [pc, #36]	; (8005d58 <HAL_RCC_ClockConfig+0x1c4>)
 8005d34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005d36:	4b09      	ldr	r3, [pc, #36]	; (8005d5c <HAL_RCC_ClockConfig+0x1c8>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	f7fd fa6e 	bl	800321c <HAL_InitTick>

  return HAL_OK;
 8005d40:	2300      	movs	r3, #0
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3710      	adds	r7, #16
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}
 8005d4a:	bf00      	nop
 8005d4c:	40023c00 	.word	0x40023c00
 8005d50:	40023800 	.word	0x40023800
 8005d54:	08008d4c 	.word	0x08008d4c
 8005d58:	20000008 	.word	0x20000008
 8005d5c:	2000000c 	.word	0x2000000c

08005d60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d60:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005d64:	b084      	sub	sp, #16
 8005d66:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005d68:	2300      	movs	r3, #0
 8005d6a:	607b      	str	r3, [r7, #4]
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	60fb      	str	r3, [r7, #12]
 8005d70:	2300      	movs	r3, #0
 8005d72:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005d74:	2300      	movs	r3, #0
 8005d76:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005d78:	4b67      	ldr	r3, [pc, #412]	; (8005f18 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	f003 030c 	and.w	r3, r3, #12
 8005d80:	2b08      	cmp	r3, #8
 8005d82:	d00d      	beq.n	8005da0 <HAL_RCC_GetSysClockFreq+0x40>
 8005d84:	2b08      	cmp	r3, #8
 8005d86:	f200 80bd 	bhi.w	8005f04 <HAL_RCC_GetSysClockFreq+0x1a4>
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d002      	beq.n	8005d94 <HAL_RCC_GetSysClockFreq+0x34>
 8005d8e:	2b04      	cmp	r3, #4
 8005d90:	d003      	beq.n	8005d9a <HAL_RCC_GetSysClockFreq+0x3a>
 8005d92:	e0b7      	b.n	8005f04 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005d94:	4b61      	ldr	r3, [pc, #388]	; (8005f1c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005d96:	60bb      	str	r3, [r7, #8]
       break;
 8005d98:	e0b7      	b.n	8005f0a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005d9a:	4b61      	ldr	r3, [pc, #388]	; (8005f20 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8005d9c:	60bb      	str	r3, [r7, #8]
      break;
 8005d9e:	e0b4      	b.n	8005f0a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005da0:	4b5d      	ldr	r3, [pc, #372]	; (8005f18 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005da8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005daa:	4b5b      	ldr	r3, [pc, #364]	; (8005f18 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d04d      	beq.n	8005e52 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005db6:	4b58      	ldr	r3, [pc, #352]	; (8005f18 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	099b      	lsrs	r3, r3, #6
 8005dbc:	461a      	mov	r2, r3
 8005dbe:	f04f 0300 	mov.w	r3, #0
 8005dc2:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005dc6:	f04f 0100 	mov.w	r1, #0
 8005dca:	ea02 0800 	and.w	r8, r2, r0
 8005dce:	ea03 0901 	and.w	r9, r3, r1
 8005dd2:	4640      	mov	r0, r8
 8005dd4:	4649      	mov	r1, r9
 8005dd6:	f04f 0200 	mov.w	r2, #0
 8005dda:	f04f 0300 	mov.w	r3, #0
 8005dde:	014b      	lsls	r3, r1, #5
 8005de0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005de4:	0142      	lsls	r2, r0, #5
 8005de6:	4610      	mov	r0, r2
 8005de8:	4619      	mov	r1, r3
 8005dea:	ebb0 0008 	subs.w	r0, r0, r8
 8005dee:	eb61 0109 	sbc.w	r1, r1, r9
 8005df2:	f04f 0200 	mov.w	r2, #0
 8005df6:	f04f 0300 	mov.w	r3, #0
 8005dfa:	018b      	lsls	r3, r1, #6
 8005dfc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005e00:	0182      	lsls	r2, r0, #6
 8005e02:	1a12      	subs	r2, r2, r0
 8005e04:	eb63 0301 	sbc.w	r3, r3, r1
 8005e08:	f04f 0000 	mov.w	r0, #0
 8005e0c:	f04f 0100 	mov.w	r1, #0
 8005e10:	00d9      	lsls	r1, r3, #3
 8005e12:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005e16:	00d0      	lsls	r0, r2, #3
 8005e18:	4602      	mov	r2, r0
 8005e1a:	460b      	mov	r3, r1
 8005e1c:	eb12 0208 	adds.w	r2, r2, r8
 8005e20:	eb43 0309 	adc.w	r3, r3, r9
 8005e24:	f04f 0000 	mov.w	r0, #0
 8005e28:	f04f 0100 	mov.w	r1, #0
 8005e2c:	0259      	lsls	r1, r3, #9
 8005e2e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8005e32:	0250      	lsls	r0, r2, #9
 8005e34:	4602      	mov	r2, r0
 8005e36:	460b      	mov	r3, r1
 8005e38:	4610      	mov	r0, r2
 8005e3a:	4619      	mov	r1, r3
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	461a      	mov	r2, r3
 8005e40:	f04f 0300 	mov.w	r3, #0
 8005e44:	f7fa fe54 	bl	8000af0 <__aeabi_uldivmod>
 8005e48:	4602      	mov	r2, r0
 8005e4a:	460b      	mov	r3, r1
 8005e4c:	4613      	mov	r3, r2
 8005e4e:	60fb      	str	r3, [r7, #12]
 8005e50:	e04a      	b.n	8005ee8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e52:	4b31      	ldr	r3, [pc, #196]	; (8005f18 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	099b      	lsrs	r3, r3, #6
 8005e58:	461a      	mov	r2, r3
 8005e5a:	f04f 0300 	mov.w	r3, #0
 8005e5e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005e62:	f04f 0100 	mov.w	r1, #0
 8005e66:	ea02 0400 	and.w	r4, r2, r0
 8005e6a:	ea03 0501 	and.w	r5, r3, r1
 8005e6e:	4620      	mov	r0, r4
 8005e70:	4629      	mov	r1, r5
 8005e72:	f04f 0200 	mov.w	r2, #0
 8005e76:	f04f 0300 	mov.w	r3, #0
 8005e7a:	014b      	lsls	r3, r1, #5
 8005e7c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005e80:	0142      	lsls	r2, r0, #5
 8005e82:	4610      	mov	r0, r2
 8005e84:	4619      	mov	r1, r3
 8005e86:	1b00      	subs	r0, r0, r4
 8005e88:	eb61 0105 	sbc.w	r1, r1, r5
 8005e8c:	f04f 0200 	mov.w	r2, #0
 8005e90:	f04f 0300 	mov.w	r3, #0
 8005e94:	018b      	lsls	r3, r1, #6
 8005e96:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005e9a:	0182      	lsls	r2, r0, #6
 8005e9c:	1a12      	subs	r2, r2, r0
 8005e9e:	eb63 0301 	sbc.w	r3, r3, r1
 8005ea2:	f04f 0000 	mov.w	r0, #0
 8005ea6:	f04f 0100 	mov.w	r1, #0
 8005eaa:	00d9      	lsls	r1, r3, #3
 8005eac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005eb0:	00d0      	lsls	r0, r2, #3
 8005eb2:	4602      	mov	r2, r0
 8005eb4:	460b      	mov	r3, r1
 8005eb6:	1912      	adds	r2, r2, r4
 8005eb8:	eb45 0303 	adc.w	r3, r5, r3
 8005ebc:	f04f 0000 	mov.w	r0, #0
 8005ec0:	f04f 0100 	mov.w	r1, #0
 8005ec4:	0299      	lsls	r1, r3, #10
 8005ec6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005eca:	0290      	lsls	r0, r2, #10
 8005ecc:	4602      	mov	r2, r0
 8005ece:	460b      	mov	r3, r1
 8005ed0:	4610      	mov	r0, r2
 8005ed2:	4619      	mov	r1, r3
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	461a      	mov	r2, r3
 8005ed8:	f04f 0300 	mov.w	r3, #0
 8005edc:	f7fa fe08 	bl	8000af0 <__aeabi_uldivmod>
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	460b      	mov	r3, r1
 8005ee4:	4613      	mov	r3, r2
 8005ee6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005ee8:	4b0b      	ldr	r3, [pc, #44]	; (8005f18 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	0c1b      	lsrs	r3, r3, #16
 8005eee:	f003 0303 	and.w	r3, r3, #3
 8005ef2:	3301      	adds	r3, #1
 8005ef4:	005b      	lsls	r3, r3, #1
 8005ef6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005ef8:	68fa      	ldr	r2, [r7, #12]
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f00:	60bb      	str	r3, [r7, #8]
      break;
 8005f02:	e002      	b.n	8005f0a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005f04:	4b05      	ldr	r3, [pc, #20]	; (8005f1c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005f06:	60bb      	str	r3, [r7, #8]
      break;
 8005f08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f0a:	68bb      	ldr	r3, [r7, #8]
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	3710      	adds	r7, #16
 8005f10:	46bd      	mov	sp, r7
 8005f12:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005f16:	bf00      	nop
 8005f18:	40023800 	.word	0x40023800
 8005f1c:	00f42400 	.word	0x00f42400
 8005f20:	007a1200 	.word	0x007a1200

08005f24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f24:	b480      	push	{r7}
 8005f26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f28:	4b03      	ldr	r3, [pc, #12]	; (8005f38 <HAL_RCC_GetHCLKFreq+0x14>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f34:	4770      	bx	lr
 8005f36:	bf00      	nop
 8005f38:	20000008 	.word	0x20000008

08005f3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005f40:	f7ff fff0 	bl	8005f24 <HAL_RCC_GetHCLKFreq>
 8005f44:	4602      	mov	r2, r0
 8005f46:	4b05      	ldr	r3, [pc, #20]	; (8005f5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f48:	689b      	ldr	r3, [r3, #8]
 8005f4a:	0a9b      	lsrs	r3, r3, #10
 8005f4c:	f003 0307 	and.w	r3, r3, #7
 8005f50:	4903      	ldr	r1, [pc, #12]	; (8005f60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f52:	5ccb      	ldrb	r3, [r1, r3]
 8005f54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	bd80      	pop	{r7, pc}
 8005f5c:	40023800 	.word	0x40023800
 8005f60:	08008d5c 	.word	0x08008d5c

08005f64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005f68:	f7ff ffdc 	bl	8005f24 <HAL_RCC_GetHCLKFreq>
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	4b05      	ldr	r3, [pc, #20]	; (8005f84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	0b5b      	lsrs	r3, r3, #13
 8005f74:	f003 0307 	and.w	r3, r3, #7
 8005f78:	4903      	ldr	r1, [pc, #12]	; (8005f88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f7a:	5ccb      	ldrb	r3, [r1, r3]
 8005f7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f80:	4618      	mov	r0, r3
 8005f82:	bd80      	pop	{r7, pc}
 8005f84:	40023800 	.word	0x40023800
 8005f88:	08008d5c 	.word	0x08008d5c

08005f8c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b082      	sub	sp, #8
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d101      	bne.n	8005f9e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	e07b      	b.n	8006096 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d108      	bne.n	8005fb8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fae:	d009      	beq.n	8005fc4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	61da      	str	r2, [r3, #28]
 8005fb6:	e005      	b.n	8005fc4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005fd0:	b2db      	uxtb	r3, r3
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d106      	bne.n	8005fe4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	f7fc fb04 	bl	80025ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2202      	movs	r2, #2
 8005fe8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	681a      	ldr	r2, [r3, #0]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ffa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	689b      	ldr	r3, [r3, #8]
 8006008:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800600c:	431a      	orrs	r2, r3
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	68db      	ldr	r3, [r3, #12]
 8006012:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006016:	431a      	orrs	r2, r3
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	691b      	ldr	r3, [r3, #16]
 800601c:	f003 0302 	and.w	r3, r3, #2
 8006020:	431a      	orrs	r2, r3
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	695b      	ldr	r3, [r3, #20]
 8006026:	f003 0301 	and.w	r3, r3, #1
 800602a:	431a      	orrs	r2, r3
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	699b      	ldr	r3, [r3, #24]
 8006030:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006034:	431a      	orrs	r2, r3
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	69db      	ldr	r3, [r3, #28]
 800603a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800603e:	431a      	orrs	r2, r3
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6a1b      	ldr	r3, [r3, #32]
 8006044:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006048:	ea42 0103 	orr.w	r1, r2, r3
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006050:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	430a      	orrs	r2, r1
 800605a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	699b      	ldr	r3, [r3, #24]
 8006060:	0c1b      	lsrs	r3, r3, #16
 8006062:	f003 0104 	and.w	r1, r3, #4
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800606a:	f003 0210 	and.w	r2, r3, #16
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	430a      	orrs	r2, r1
 8006074:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	69da      	ldr	r2, [r3, #28]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006084:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2200      	movs	r2, #0
 800608a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2201      	movs	r2, #1
 8006090:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006094:	2300      	movs	r3, #0
}
 8006096:	4618      	mov	r0, r3
 8006098:	3708      	adds	r7, #8
 800609a:	46bd      	mov	sp, r7
 800609c:	bd80      	pop	{r7, pc}

0800609e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800609e:	b580      	push	{r7, lr}
 80060a0:	b082      	sub	sp, #8
 80060a2:	af00      	add	r7, sp, #0
 80060a4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d101      	bne.n	80060b0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80060ac:	2301      	movs	r3, #1
 80060ae:	e041      	b.n	8006134 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060b6:	b2db      	uxtb	r3, r3
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d106      	bne.n	80060ca <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2200      	movs	r2, #0
 80060c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80060c4:	6878      	ldr	r0, [r7, #4]
 80060c6:	f7fc fdd5 	bl	8002c74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2202      	movs	r2, #2
 80060ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681a      	ldr	r2, [r3, #0]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	3304      	adds	r3, #4
 80060da:	4619      	mov	r1, r3
 80060dc:	4610      	mov	r0, r2
 80060de:	f000 fd01 	bl	8006ae4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2201      	movs	r2, #1
 80060e6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2201      	movs	r2, #1
 80060ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2201      	movs	r2, #1
 80060f6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2201      	movs	r2, #1
 80060fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2201      	movs	r2, #1
 8006106:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2201      	movs	r2, #1
 800610e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2201      	movs	r2, #1
 8006116:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2201      	movs	r2, #1
 800611e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2201      	movs	r2, #1
 8006126:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2201      	movs	r2, #1
 800612e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006132:	2300      	movs	r3, #0
}
 8006134:	4618      	mov	r0, r3
 8006136:	3708      	adds	r7, #8
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}

0800613c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800613c:	b480      	push	{r7}
 800613e:	b085      	sub	sp, #20
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800614a:	b2db      	uxtb	r3, r3
 800614c:	2b01      	cmp	r3, #1
 800614e:	d001      	beq.n	8006154 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006150:	2301      	movs	r3, #1
 8006152:	e046      	b.n	80061e2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2202      	movs	r2, #2
 8006158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a23      	ldr	r2, [pc, #140]	; (80061f0 <HAL_TIM_Base_Start+0xb4>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d022      	beq.n	80061ac <HAL_TIM_Base_Start+0x70>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800616e:	d01d      	beq.n	80061ac <HAL_TIM_Base_Start+0x70>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a1f      	ldr	r2, [pc, #124]	; (80061f4 <HAL_TIM_Base_Start+0xb8>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d018      	beq.n	80061ac <HAL_TIM_Base_Start+0x70>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a1e      	ldr	r2, [pc, #120]	; (80061f8 <HAL_TIM_Base_Start+0xbc>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d013      	beq.n	80061ac <HAL_TIM_Base_Start+0x70>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a1c      	ldr	r2, [pc, #112]	; (80061fc <HAL_TIM_Base_Start+0xc0>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d00e      	beq.n	80061ac <HAL_TIM_Base_Start+0x70>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a1b      	ldr	r2, [pc, #108]	; (8006200 <HAL_TIM_Base_Start+0xc4>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d009      	beq.n	80061ac <HAL_TIM_Base_Start+0x70>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a19      	ldr	r2, [pc, #100]	; (8006204 <HAL_TIM_Base_Start+0xc8>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d004      	beq.n	80061ac <HAL_TIM_Base_Start+0x70>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a18      	ldr	r2, [pc, #96]	; (8006208 <HAL_TIM_Base_Start+0xcc>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d111      	bne.n	80061d0 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	689b      	ldr	r3, [r3, #8]
 80061b2:	f003 0307 	and.w	r3, r3, #7
 80061b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2b06      	cmp	r3, #6
 80061bc:	d010      	beq.n	80061e0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	681a      	ldr	r2, [r3, #0]
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f042 0201 	orr.w	r2, r2, #1
 80061cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061ce:	e007      	b.n	80061e0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	681a      	ldr	r2, [r3, #0]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f042 0201 	orr.w	r2, r2, #1
 80061de:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80061e0:	2300      	movs	r3, #0
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	3714      	adds	r7, #20
 80061e6:	46bd      	mov	sp, r7
 80061e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ec:	4770      	bx	lr
 80061ee:	bf00      	nop
 80061f0:	40010000 	.word	0x40010000
 80061f4:	40000400 	.word	0x40000400
 80061f8:	40000800 	.word	0x40000800
 80061fc:	40000c00 	.word	0x40000c00
 8006200:	40010400 	.word	0x40010400
 8006204:	40014000 	.word	0x40014000
 8006208:	40001800 	.word	0x40001800

0800620c <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800620c:	b480      	push	{r7}
 800620e:	b083      	sub	sp, #12
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	6a1a      	ldr	r2, [r3, #32]
 800621a:	f241 1311 	movw	r3, #4369	; 0x1111
 800621e:	4013      	ands	r3, r2
 8006220:	2b00      	cmp	r3, #0
 8006222:	d10f      	bne.n	8006244 <HAL_TIM_Base_Stop+0x38>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	6a1a      	ldr	r2, [r3, #32]
 800622a:	f240 4344 	movw	r3, #1092	; 0x444
 800622e:	4013      	ands	r3, r2
 8006230:	2b00      	cmp	r3, #0
 8006232:	d107      	bne.n	8006244 <HAL_TIM_Base_Stop+0x38>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f022 0201 	bic.w	r2, r2, #1
 8006242:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2201      	movs	r2, #1
 8006248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800624c:	2300      	movs	r3, #0
}
 800624e:	4618      	mov	r0, r3
 8006250:	370c      	adds	r7, #12
 8006252:	46bd      	mov	sp, r7
 8006254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006258:	4770      	bx	lr
	...

0800625c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800625c:	b480      	push	{r7}
 800625e:	b085      	sub	sp, #20
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800626a:	b2db      	uxtb	r3, r3
 800626c:	2b01      	cmp	r3, #1
 800626e:	d001      	beq.n	8006274 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006270:	2301      	movs	r3, #1
 8006272:	e04e      	b.n	8006312 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2202      	movs	r2, #2
 8006278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	68da      	ldr	r2, [r3, #12]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f042 0201 	orr.w	r2, r2, #1
 800628a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a23      	ldr	r2, [pc, #140]	; (8006320 <HAL_TIM_Base_Start_IT+0xc4>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d022      	beq.n	80062dc <HAL_TIM_Base_Start_IT+0x80>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800629e:	d01d      	beq.n	80062dc <HAL_TIM_Base_Start_IT+0x80>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a1f      	ldr	r2, [pc, #124]	; (8006324 <HAL_TIM_Base_Start_IT+0xc8>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d018      	beq.n	80062dc <HAL_TIM_Base_Start_IT+0x80>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4a1e      	ldr	r2, [pc, #120]	; (8006328 <HAL_TIM_Base_Start_IT+0xcc>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d013      	beq.n	80062dc <HAL_TIM_Base_Start_IT+0x80>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a1c      	ldr	r2, [pc, #112]	; (800632c <HAL_TIM_Base_Start_IT+0xd0>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d00e      	beq.n	80062dc <HAL_TIM_Base_Start_IT+0x80>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a1b      	ldr	r2, [pc, #108]	; (8006330 <HAL_TIM_Base_Start_IT+0xd4>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d009      	beq.n	80062dc <HAL_TIM_Base_Start_IT+0x80>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a19      	ldr	r2, [pc, #100]	; (8006334 <HAL_TIM_Base_Start_IT+0xd8>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d004      	beq.n	80062dc <HAL_TIM_Base_Start_IT+0x80>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a18      	ldr	r2, [pc, #96]	; (8006338 <HAL_TIM_Base_Start_IT+0xdc>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d111      	bne.n	8006300 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	f003 0307 	and.w	r3, r3, #7
 80062e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2b06      	cmp	r3, #6
 80062ec:	d010      	beq.n	8006310 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	681a      	ldr	r2, [r3, #0]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f042 0201 	orr.w	r2, r2, #1
 80062fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062fe:	e007      	b.n	8006310 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	681a      	ldr	r2, [r3, #0]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f042 0201 	orr.w	r2, r2, #1
 800630e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006310:	2300      	movs	r3, #0
}
 8006312:	4618      	mov	r0, r3
 8006314:	3714      	adds	r7, #20
 8006316:	46bd      	mov	sp, r7
 8006318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631c:	4770      	bx	lr
 800631e:	bf00      	nop
 8006320:	40010000 	.word	0x40010000
 8006324:	40000400 	.word	0x40000400
 8006328:	40000800 	.word	0x40000800
 800632c:	40000c00 	.word	0x40000c00
 8006330:	40010400 	.word	0x40010400
 8006334:	40014000 	.word	0x40014000
 8006338:	40001800 	.word	0x40001800

0800633c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b082      	sub	sp, #8
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d101      	bne.n	800634e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800634a:	2301      	movs	r3, #1
 800634c:	e041      	b.n	80063d2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006354:	b2db      	uxtb	r3, r3
 8006356:	2b00      	cmp	r3, #0
 8006358:	d106      	bne.n	8006368 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2200      	movs	r2, #0
 800635e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f000 f839 	bl	80063da <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2202      	movs	r2, #2
 800636c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681a      	ldr	r2, [r3, #0]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	3304      	adds	r3, #4
 8006378:	4619      	mov	r1, r3
 800637a:	4610      	mov	r0, r2
 800637c:	f000 fbb2 	bl	8006ae4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2201      	movs	r2, #1
 8006384:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2201      	movs	r2, #1
 800638c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2201      	movs	r2, #1
 8006394:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2201      	movs	r2, #1
 800639c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2201      	movs	r2, #1
 80063a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2201      	movs	r2, #1
 80063ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2201      	movs	r2, #1
 80063b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2201      	movs	r2, #1
 80063bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2201      	movs	r2, #1
 80063c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2201      	movs	r2, #1
 80063cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063d0:	2300      	movs	r3, #0
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3708      	adds	r7, #8
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}

080063da <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80063da:	b480      	push	{r7}
 80063dc:	b083      	sub	sp, #12
 80063de:	af00      	add	r7, sp, #0
 80063e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80063e2:	bf00      	nop
 80063e4:	370c      	adds	r7, #12
 80063e6:	46bd      	mov	sp, r7
 80063e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ec:	4770      	bx	lr
	...

080063f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b084      	sub	sp, #16
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
 80063f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d109      	bne.n	8006414 <HAL_TIM_PWM_Start+0x24>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006406:	b2db      	uxtb	r3, r3
 8006408:	2b01      	cmp	r3, #1
 800640a:	bf14      	ite	ne
 800640c:	2301      	movne	r3, #1
 800640e:	2300      	moveq	r3, #0
 8006410:	b2db      	uxtb	r3, r3
 8006412:	e022      	b.n	800645a <HAL_TIM_PWM_Start+0x6a>
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	2b04      	cmp	r3, #4
 8006418:	d109      	bne.n	800642e <HAL_TIM_PWM_Start+0x3e>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006420:	b2db      	uxtb	r3, r3
 8006422:	2b01      	cmp	r3, #1
 8006424:	bf14      	ite	ne
 8006426:	2301      	movne	r3, #1
 8006428:	2300      	moveq	r3, #0
 800642a:	b2db      	uxtb	r3, r3
 800642c:	e015      	b.n	800645a <HAL_TIM_PWM_Start+0x6a>
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	2b08      	cmp	r3, #8
 8006432:	d109      	bne.n	8006448 <HAL_TIM_PWM_Start+0x58>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800643a:	b2db      	uxtb	r3, r3
 800643c:	2b01      	cmp	r3, #1
 800643e:	bf14      	ite	ne
 8006440:	2301      	movne	r3, #1
 8006442:	2300      	moveq	r3, #0
 8006444:	b2db      	uxtb	r3, r3
 8006446:	e008      	b.n	800645a <HAL_TIM_PWM_Start+0x6a>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800644e:	b2db      	uxtb	r3, r3
 8006450:	2b01      	cmp	r3, #1
 8006452:	bf14      	ite	ne
 8006454:	2301      	movne	r3, #1
 8006456:	2300      	moveq	r3, #0
 8006458:	b2db      	uxtb	r3, r3
 800645a:	2b00      	cmp	r3, #0
 800645c:	d001      	beq.n	8006462 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800645e:	2301      	movs	r3, #1
 8006460:	e07c      	b.n	800655c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d104      	bne.n	8006472 <HAL_TIM_PWM_Start+0x82>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2202      	movs	r2, #2
 800646c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006470:	e013      	b.n	800649a <HAL_TIM_PWM_Start+0xaa>
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	2b04      	cmp	r3, #4
 8006476:	d104      	bne.n	8006482 <HAL_TIM_PWM_Start+0x92>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2202      	movs	r2, #2
 800647c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006480:	e00b      	b.n	800649a <HAL_TIM_PWM_Start+0xaa>
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	2b08      	cmp	r3, #8
 8006486:	d104      	bne.n	8006492 <HAL_TIM_PWM_Start+0xa2>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2202      	movs	r2, #2
 800648c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006490:	e003      	b.n	800649a <HAL_TIM_PWM_Start+0xaa>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2202      	movs	r2, #2
 8006496:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	2201      	movs	r2, #1
 80064a0:	6839      	ldr	r1, [r7, #0]
 80064a2:	4618      	mov	r0, r3
 80064a4:	f000 fe08 	bl	80070b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	4a2d      	ldr	r2, [pc, #180]	; (8006564 <HAL_TIM_PWM_Start+0x174>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d004      	beq.n	80064bc <HAL_TIM_PWM_Start+0xcc>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4a2c      	ldr	r2, [pc, #176]	; (8006568 <HAL_TIM_PWM_Start+0x178>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d101      	bne.n	80064c0 <HAL_TIM_PWM_Start+0xd0>
 80064bc:	2301      	movs	r3, #1
 80064be:	e000      	b.n	80064c2 <HAL_TIM_PWM_Start+0xd2>
 80064c0:	2300      	movs	r3, #0
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d007      	beq.n	80064d6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80064d4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a22      	ldr	r2, [pc, #136]	; (8006564 <HAL_TIM_PWM_Start+0x174>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d022      	beq.n	8006526 <HAL_TIM_PWM_Start+0x136>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064e8:	d01d      	beq.n	8006526 <HAL_TIM_PWM_Start+0x136>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4a1f      	ldr	r2, [pc, #124]	; (800656c <HAL_TIM_PWM_Start+0x17c>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d018      	beq.n	8006526 <HAL_TIM_PWM_Start+0x136>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a1d      	ldr	r2, [pc, #116]	; (8006570 <HAL_TIM_PWM_Start+0x180>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d013      	beq.n	8006526 <HAL_TIM_PWM_Start+0x136>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4a1c      	ldr	r2, [pc, #112]	; (8006574 <HAL_TIM_PWM_Start+0x184>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d00e      	beq.n	8006526 <HAL_TIM_PWM_Start+0x136>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a16      	ldr	r2, [pc, #88]	; (8006568 <HAL_TIM_PWM_Start+0x178>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d009      	beq.n	8006526 <HAL_TIM_PWM_Start+0x136>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a18      	ldr	r2, [pc, #96]	; (8006578 <HAL_TIM_PWM_Start+0x188>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d004      	beq.n	8006526 <HAL_TIM_PWM_Start+0x136>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a16      	ldr	r2, [pc, #88]	; (800657c <HAL_TIM_PWM_Start+0x18c>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d111      	bne.n	800654a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	689b      	ldr	r3, [r3, #8]
 800652c:	f003 0307 	and.w	r3, r3, #7
 8006530:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2b06      	cmp	r3, #6
 8006536:	d010      	beq.n	800655a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f042 0201 	orr.w	r2, r2, #1
 8006546:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006548:	e007      	b.n	800655a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	681a      	ldr	r2, [r3, #0]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f042 0201 	orr.w	r2, r2, #1
 8006558:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800655a:	2300      	movs	r3, #0
}
 800655c:	4618      	mov	r0, r3
 800655e:	3710      	adds	r7, #16
 8006560:	46bd      	mov	sp, r7
 8006562:	bd80      	pop	{r7, pc}
 8006564:	40010000 	.word	0x40010000
 8006568:	40010400 	.word	0x40010400
 800656c:	40000400 	.word	0x40000400
 8006570:	40000800 	.word	0x40000800
 8006574:	40000c00 	.word	0x40000c00
 8006578:	40014000 	.word	0x40014000
 800657c:	40001800 	.word	0x40001800

08006580 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b082      	sub	sp, #8
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	691b      	ldr	r3, [r3, #16]
 800658e:	f003 0302 	and.w	r3, r3, #2
 8006592:	2b02      	cmp	r3, #2
 8006594:	d122      	bne.n	80065dc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	68db      	ldr	r3, [r3, #12]
 800659c:	f003 0302 	and.w	r3, r3, #2
 80065a0:	2b02      	cmp	r3, #2
 80065a2:	d11b      	bne.n	80065dc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f06f 0202 	mvn.w	r2, #2
 80065ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2201      	movs	r2, #1
 80065b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	699b      	ldr	r3, [r3, #24]
 80065ba:	f003 0303 	and.w	r3, r3, #3
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d003      	beq.n	80065ca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f000 fa70 	bl	8006aa8 <HAL_TIM_IC_CaptureCallback>
 80065c8:	e005      	b.n	80065d6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f000 fa62 	bl	8006a94 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065d0:	6878      	ldr	r0, [r7, #4]
 80065d2:	f000 fa73 	bl	8006abc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2200      	movs	r2, #0
 80065da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	691b      	ldr	r3, [r3, #16]
 80065e2:	f003 0304 	and.w	r3, r3, #4
 80065e6:	2b04      	cmp	r3, #4
 80065e8:	d122      	bne.n	8006630 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	68db      	ldr	r3, [r3, #12]
 80065f0:	f003 0304 	and.w	r3, r3, #4
 80065f4:	2b04      	cmp	r3, #4
 80065f6:	d11b      	bne.n	8006630 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f06f 0204 	mvn.w	r2, #4
 8006600:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2202      	movs	r2, #2
 8006606:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	699b      	ldr	r3, [r3, #24]
 800660e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006612:	2b00      	cmp	r3, #0
 8006614:	d003      	beq.n	800661e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f000 fa46 	bl	8006aa8 <HAL_TIM_IC_CaptureCallback>
 800661c:	e005      	b.n	800662a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f000 fa38 	bl	8006a94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f000 fa49 	bl	8006abc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2200      	movs	r2, #0
 800662e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	691b      	ldr	r3, [r3, #16]
 8006636:	f003 0308 	and.w	r3, r3, #8
 800663a:	2b08      	cmp	r3, #8
 800663c:	d122      	bne.n	8006684 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	68db      	ldr	r3, [r3, #12]
 8006644:	f003 0308 	and.w	r3, r3, #8
 8006648:	2b08      	cmp	r3, #8
 800664a:	d11b      	bne.n	8006684 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f06f 0208 	mvn.w	r2, #8
 8006654:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2204      	movs	r2, #4
 800665a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	69db      	ldr	r3, [r3, #28]
 8006662:	f003 0303 	and.w	r3, r3, #3
 8006666:	2b00      	cmp	r3, #0
 8006668:	d003      	beq.n	8006672 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f000 fa1c 	bl	8006aa8 <HAL_TIM_IC_CaptureCallback>
 8006670:	e005      	b.n	800667e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f000 fa0e 	bl	8006a94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f000 fa1f 	bl	8006abc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2200      	movs	r2, #0
 8006682:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	691b      	ldr	r3, [r3, #16]
 800668a:	f003 0310 	and.w	r3, r3, #16
 800668e:	2b10      	cmp	r3, #16
 8006690:	d122      	bne.n	80066d8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	68db      	ldr	r3, [r3, #12]
 8006698:	f003 0310 	and.w	r3, r3, #16
 800669c:	2b10      	cmp	r3, #16
 800669e:	d11b      	bne.n	80066d8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f06f 0210 	mvn.w	r2, #16
 80066a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2208      	movs	r2, #8
 80066ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	69db      	ldr	r3, [r3, #28]
 80066b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d003      	beq.n	80066c6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	f000 f9f2 	bl	8006aa8 <HAL_TIM_IC_CaptureCallback>
 80066c4:	e005      	b.n	80066d2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066c6:	6878      	ldr	r0, [r7, #4]
 80066c8:	f000 f9e4 	bl	8006a94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066cc:	6878      	ldr	r0, [r7, #4]
 80066ce:	f000 f9f5 	bl	8006abc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2200      	movs	r2, #0
 80066d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	691b      	ldr	r3, [r3, #16]
 80066de:	f003 0301 	and.w	r3, r3, #1
 80066e2:	2b01      	cmp	r3, #1
 80066e4:	d10e      	bne.n	8006704 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	68db      	ldr	r3, [r3, #12]
 80066ec:	f003 0301 	and.w	r3, r3, #1
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	d107      	bne.n	8006704 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f06f 0201 	mvn.w	r2, #1
 80066fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f7fc fb7e 	bl	8002e00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	691b      	ldr	r3, [r3, #16]
 800670a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800670e:	2b80      	cmp	r3, #128	; 0x80
 8006710:	d10e      	bne.n	8006730 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	68db      	ldr	r3, [r3, #12]
 8006718:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800671c:	2b80      	cmp	r3, #128	; 0x80
 800671e:	d107      	bne.n	8006730 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006728:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f000 fd70 	bl	8007210 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	691b      	ldr	r3, [r3, #16]
 8006736:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800673a:	2b40      	cmp	r3, #64	; 0x40
 800673c:	d10e      	bne.n	800675c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	68db      	ldr	r3, [r3, #12]
 8006744:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006748:	2b40      	cmp	r3, #64	; 0x40
 800674a:	d107      	bne.n	800675c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006754:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f000 f9ba 	bl	8006ad0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	691b      	ldr	r3, [r3, #16]
 8006762:	f003 0320 	and.w	r3, r3, #32
 8006766:	2b20      	cmp	r3, #32
 8006768:	d10e      	bne.n	8006788 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	68db      	ldr	r3, [r3, #12]
 8006770:	f003 0320 	and.w	r3, r3, #32
 8006774:	2b20      	cmp	r3, #32
 8006776:	d107      	bne.n	8006788 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f06f 0220 	mvn.w	r2, #32
 8006780:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	f000 fd3a 	bl	80071fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006788:	bf00      	nop
 800678a:	3708      	adds	r7, #8
 800678c:	46bd      	mov	sp, r7
 800678e:	bd80      	pop	{r7, pc}

08006790 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b084      	sub	sp, #16
 8006794:	af00      	add	r7, sp, #0
 8006796:	60f8      	str	r0, [r7, #12]
 8006798:	60b9      	str	r1, [r7, #8]
 800679a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067a2:	2b01      	cmp	r3, #1
 80067a4:	d101      	bne.n	80067aa <HAL_TIM_PWM_ConfigChannel+0x1a>
 80067a6:	2302      	movs	r3, #2
 80067a8:	e0ac      	b.n	8006904 <HAL_TIM_PWM_ConfigChannel+0x174>
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2201      	movs	r2, #1
 80067ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2b0c      	cmp	r3, #12
 80067b6:	f200 809f 	bhi.w	80068f8 <HAL_TIM_PWM_ConfigChannel+0x168>
 80067ba:	a201      	add	r2, pc, #4	; (adr r2, 80067c0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80067bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067c0:	080067f5 	.word	0x080067f5
 80067c4:	080068f9 	.word	0x080068f9
 80067c8:	080068f9 	.word	0x080068f9
 80067cc:	080068f9 	.word	0x080068f9
 80067d0:	08006835 	.word	0x08006835
 80067d4:	080068f9 	.word	0x080068f9
 80067d8:	080068f9 	.word	0x080068f9
 80067dc:	080068f9 	.word	0x080068f9
 80067e0:	08006877 	.word	0x08006877
 80067e4:	080068f9 	.word	0x080068f9
 80067e8:	080068f9 	.word	0x080068f9
 80067ec:	080068f9 	.word	0x080068f9
 80067f0:	080068b7 	.word	0x080068b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	68b9      	ldr	r1, [r7, #8]
 80067fa:	4618      	mov	r0, r3
 80067fc:	f000 fa12 	bl	8006c24 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	699a      	ldr	r2, [r3, #24]
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f042 0208 	orr.w	r2, r2, #8
 800680e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	699a      	ldr	r2, [r3, #24]
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f022 0204 	bic.w	r2, r2, #4
 800681e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	6999      	ldr	r1, [r3, #24]
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	691a      	ldr	r2, [r3, #16]
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	430a      	orrs	r2, r1
 8006830:	619a      	str	r2, [r3, #24]
      break;
 8006832:	e062      	b.n	80068fa <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	68b9      	ldr	r1, [r7, #8]
 800683a:	4618      	mov	r0, r3
 800683c:	f000 fa62 	bl	8006d04 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	699a      	ldr	r2, [r3, #24]
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800684e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	699a      	ldr	r2, [r3, #24]
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800685e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	6999      	ldr	r1, [r3, #24]
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	691b      	ldr	r3, [r3, #16]
 800686a:	021a      	lsls	r2, r3, #8
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	430a      	orrs	r2, r1
 8006872:	619a      	str	r2, [r3, #24]
      break;
 8006874:	e041      	b.n	80068fa <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	68b9      	ldr	r1, [r7, #8]
 800687c:	4618      	mov	r0, r3
 800687e:	f000 fab7 	bl	8006df0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	69da      	ldr	r2, [r3, #28]
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f042 0208 	orr.w	r2, r2, #8
 8006890:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	69da      	ldr	r2, [r3, #28]
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f022 0204 	bic.w	r2, r2, #4
 80068a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	69d9      	ldr	r1, [r3, #28]
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	691a      	ldr	r2, [r3, #16]
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	430a      	orrs	r2, r1
 80068b2:	61da      	str	r2, [r3, #28]
      break;
 80068b4:	e021      	b.n	80068fa <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	68b9      	ldr	r1, [r7, #8]
 80068bc:	4618      	mov	r0, r3
 80068be:	f000 fb0b 	bl	8006ed8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	69da      	ldr	r2, [r3, #28]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80068d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	69da      	ldr	r2, [r3, #28]
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	69d9      	ldr	r1, [r3, #28]
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	691b      	ldr	r3, [r3, #16]
 80068ec:	021a      	lsls	r2, r3, #8
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	430a      	orrs	r2, r1
 80068f4:	61da      	str	r2, [r3, #28]
      break;
 80068f6:	e000      	b.n	80068fa <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80068f8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	2200      	movs	r2, #0
 80068fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006902:	2300      	movs	r3, #0
}
 8006904:	4618      	mov	r0, r3
 8006906:	3710      	adds	r7, #16
 8006908:	46bd      	mov	sp, r7
 800690a:	bd80      	pop	{r7, pc}

0800690c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b084      	sub	sp, #16
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
 8006914:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800691c:	2b01      	cmp	r3, #1
 800691e:	d101      	bne.n	8006924 <HAL_TIM_ConfigClockSource+0x18>
 8006920:	2302      	movs	r3, #2
 8006922:	e0b3      	b.n	8006a8c <HAL_TIM_ConfigClockSource+0x180>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2201      	movs	r2, #1
 8006928:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2202      	movs	r2, #2
 8006930:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	689b      	ldr	r3, [r3, #8]
 800693a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006942:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800694a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	68fa      	ldr	r2, [r7, #12]
 8006952:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800695c:	d03e      	beq.n	80069dc <HAL_TIM_ConfigClockSource+0xd0>
 800695e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006962:	f200 8087 	bhi.w	8006a74 <HAL_TIM_ConfigClockSource+0x168>
 8006966:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800696a:	f000 8085 	beq.w	8006a78 <HAL_TIM_ConfigClockSource+0x16c>
 800696e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006972:	d87f      	bhi.n	8006a74 <HAL_TIM_ConfigClockSource+0x168>
 8006974:	2b70      	cmp	r3, #112	; 0x70
 8006976:	d01a      	beq.n	80069ae <HAL_TIM_ConfigClockSource+0xa2>
 8006978:	2b70      	cmp	r3, #112	; 0x70
 800697a:	d87b      	bhi.n	8006a74 <HAL_TIM_ConfigClockSource+0x168>
 800697c:	2b60      	cmp	r3, #96	; 0x60
 800697e:	d050      	beq.n	8006a22 <HAL_TIM_ConfigClockSource+0x116>
 8006980:	2b60      	cmp	r3, #96	; 0x60
 8006982:	d877      	bhi.n	8006a74 <HAL_TIM_ConfigClockSource+0x168>
 8006984:	2b50      	cmp	r3, #80	; 0x50
 8006986:	d03c      	beq.n	8006a02 <HAL_TIM_ConfigClockSource+0xf6>
 8006988:	2b50      	cmp	r3, #80	; 0x50
 800698a:	d873      	bhi.n	8006a74 <HAL_TIM_ConfigClockSource+0x168>
 800698c:	2b40      	cmp	r3, #64	; 0x40
 800698e:	d058      	beq.n	8006a42 <HAL_TIM_ConfigClockSource+0x136>
 8006990:	2b40      	cmp	r3, #64	; 0x40
 8006992:	d86f      	bhi.n	8006a74 <HAL_TIM_ConfigClockSource+0x168>
 8006994:	2b30      	cmp	r3, #48	; 0x30
 8006996:	d064      	beq.n	8006a62 <HAL_TIM_ConfigClockSource+0x156>
 8006998:	2b30      	cmp	r3, #48	; 0x30
 800699a:	d86b      	bhi.n	8006a74 <HAL_TIM_ConfigClockSource+0x168>
 800699c:	2b20      	cmp	r3, #32
 800699e:	d060      	beq.n	8006a62 <HAL_TIM_ConfigClockSource+0x156>
 80069a0:	2b20      	cmp	r3, #32
 80069a2:	d867      	bhi.n	8006a74 <HAL_TIM_ConfigClockSource+0x168>
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d05c      	beq.n	8006a62 <HAL_TIM_ConfigClockSource+0x156>
 80069a8:	2b10      	cmp	r3, #16
 80069aa:	d05a      	beq.n	8006a62 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80069ac:	e062      	b.n	8006a74 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6818      	ldr	r0, [r3, #0]
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	6899      	ldr	r1, [r3, #8]
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	685a      	ldr	r2, [r3, #4]
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	68db      	ldr	r3, [r3, #12]
 80069be:	f000 fb5b 	bl	8007078 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	689b      	ldr	r3, [r3, #8]
 80069c8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80069d0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	68fa      	ldr	r2, [r7, #12]
 80069d8:	609a      	str	r2, [r3, #8]
      break;
 80069da:	e04e      	b.n	8006a7a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6818      	ldr	r0, [r3, #0]
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	6899      	ldr	r1, [r3, #8]
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	685a      	ldr	r2, [r3, #4]
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	68db      	ldr	r3, [r3, #12]
 80069ec:	f000 fb44 	bl	8007078 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	689a      	ldr	r2, [r3, #8]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80069fe:	609a      	str	r2, [r3, #8]
      break;
 8006a00:	e03b      	b.n	8006a7a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6818      	ldr	r0, [r3, #0]
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	6859      	ldr	r1, [r3, #4]
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	68db      	ldr	r3, [r3, #12]
 8006a0e:	461a      	mov	r2, r3
 8006a10:	f000 fab8 	bl	8006f84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	2150      	movs	r1, #80	; 0x50
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	f000 fb11 	bl	8007042 <TIM_ITRx_SetConfig>
      break;
 8006a20:	e02b      	b.n	8006a7a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6818      	ldr	r0, [r3, #0]
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	6859      	ldr	r1, [r3, #4]
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	68db      	ldr	r3, [r3, #12]
 8006a2e:	461a      	mov	r2, r3
 8006a30:	f000 fad7 	bl	8006fe2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	2160      	movs	r1, #96	; 0x60
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	f000 fb01 	bl	8007042 <TIM_ITRx_SetConfig>
      break;
 8006a40:	e01b      	b.n	8006a7a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6818      	ldr	r0, [r3, #0]
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	6859      	ldr	r1, [r3, #4]
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	68db      	ldr	r3, [r3, #12]
 8006a4e:	461a      	mov	r2, r3
 8006a50:	f000 fa98 	bl	8006f84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	2140      	movs	r1, #64	; 0x40
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f000 faf1 	bl	8007042 <TIM_ITRx_SetConfig>
      break;
 8006a60:	e00b      	b.n	8006a7a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681a      	ldr	r2, [r3, #0]
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	4619      	mov	r1, r3
 8006a6c:	4610      	mov	r0, r2
 8006a6e:	f000 fae8 	bl	8007042 <TIM_ITRx_SetConfig>
        break;
 8006a72:	e002      	b.n	8006a7a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006a74:	bf00      	nop
 8006a76:	e000      	b.n	8006a7a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006a78:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2201      	movs	r2, #1
 8006a7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2200      	movs	r2, #0
 8006a86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a8a:	2300      	movs	r3, #0
}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	3710      	adds	r7, #16
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd80      	pop	{r7, pc}

08006a94 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b083      	sub	sp, #12
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a9c:	bf00      	nop
 8006a9e:	370c      	adds	r7, #12
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa6:	4770      	bx	lr

08006aa8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b083      	sub	sp, #12
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006ab0:	bf00      	nop
 8006ab2:	370c      	adds	r7, #12
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aba:	4770      	bx	lr

08006abc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b083      	sub	sp, #12
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006ac4:	bf00      	nop
 8006ac6:	370c      	adds	r7, #12
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ace:	4770      	bx	lr

08006ad0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b083      	sub	sp, #12
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006ad8:	bf00      	nop
 8006ada:	370c      	adds	r7, #12
 8006adc:	46bd      	mov	sp, r7
 8006ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae2:	4770      	bx	lr

08006ae4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b085      	sub	sp, #20
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
 8006aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	4a40      	ldr	r2, [pc, #256]	; (8006bf8 <TIM_Base_SetConfig+0x114>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d013      	beq.n	8006b24 <TIM_Base_SetConfig+0x40>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b02:	d00f      	beq.n	8006b24 <TIM_Base_SetConfig+0x40>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	4a3d      	ldr	r2, [pc, #244]	; (8006bfc <TIM_Base_SetConfig+0x118>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d00b      	beq.n	8006b24 <TIM_Base_SetConfig+0x40>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	4a3c      	ldr	r2, [pc, #240]	; (8006c00 <TIM_Base_SetConfig+0x11c>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d007      	beq.n	8006b24 <TIM_Base_SetConfig+0x40>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	4a3b      	ldr	r2, [pc, #236]	; (8006c04 <TIM_Base_SetConfig+0x120>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d003      	beq.n	8006b24 <TIM_Base_SetConfig+0x40>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	4a3a      	ldr	r2, [pc, #232]	; (8006c08 <TIM_Base_SetConfig+0x124>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d108      	bne.n	8006b36 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	685b      	ldr	r3, [r3, #4]
 8006b30:	68fa      	ldr	r2, [r7, #12]
 8006b32:	4313      	orrs	r3, r2
 8006b34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	4a2f      	ldr	r2, [pc, #188]	; (8006bf8 <TIM_Base_SetConfig+0x114>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d02b      	beq.n	8006b96 <TIM_Base_SetConfig+0xb2>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b44:	d027      	beq.n	8006b96 <TIM_Base_SetConfig+0xb2>
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	4a2c      	ldr	r2, [pc, #176]	; (8006bfc <TIM_Base_SetConfig+0x118>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d023      	beq.n	8006b96 <TIM_Base_SetConfig+0xb2>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	4a2b      	ldr	r2, [pc, #172]	; (8006c00 <TIM_Base_SetConfig+0x11c>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d01f      	beq.n	8006b96 <TIM_Base_SetConfig+0xb2>
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	4a2a      	ldr	r2, [pc, #168]	; (8006c04 <TIM_Base_SetConfig+0x120>)
 8006b5a:	4293      	cmp	r3, r2
 8006b5c:	d01b      	beq.n	8006b96 <TIM_Base_SetConfig+0xb2>
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	4a29      	ldr	r2, [pc, #164]	; (8006c08 <TIM_Base_SetConfig+0x124>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d017      	beq.n	8006b96 <TIM_Base_SetConfig+0xb2>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	4a28      	ldr	r2, [pc, #160]	; (8006c0c <TIM_Base_SetConfig+0x128>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d013      	beq.n	8006b96 <TIM_Base_SetConfig+0xb2>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	4a27      	ldr	r2, [pc, #156]	; (8006c10 <TIM_Base_SetConfig+0x12c>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d00f      	beq.n	8006b96 <TIM_Base_SetConfig+0xb2>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	4a26      	ldr	r2, [pc, #152]	; (8006c14 <TIM_Base_SetConfig+0x130>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d00b      	beq.n	8006b96 <TIM_Base_SetConfig+0xb2>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	4a25      	ldr	r2, [pc, #148]	; (8006c18 <TIM_Base_SetConfig+0x134>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d007      	beq.n	8006b96 <TIM_Base_SetConfig+0xb2>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	4a24      	ldr	r2, [pc, #144]	; (8006c1c <TIM_Base_SetConfig+0x138>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d003      	beq.n	8006b96 <TIM_Base_SetConfig+0xb2>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	4a23      	ldr	r2, [pc, #140]	; (8006c20 <TIM_Base_SetConfig+0x13c>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d108      	bne.n	8006ba8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	68db      	ldr	r3, [r3, #12]
 8006ba2:	68fa      	ldr	r2, [r7, #12]
 8006ba4:	4313      	orrs	r3, r2
 8006ba6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	695b      	ldr	r3, [r3, #20]
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	68fa      	ldr	r2, [r7, #12]
 8006bba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	689a      	ldr	r2, [r3, #8]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	4a0a      	ldr	r2, [pc, #40]	; (8006bf8 <TIM_Base_SetConfig+0x114>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d003      	beq.n	8006bdc <TIM_Base_SetConfig+0xf8>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	4a0c      	ldr	r2, [pc, #48]	; (8006c08 <TIM_Base_SetConfig+0x124>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d103      	bne.n	8006be4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	691a      	ldr	r2, [r3, #16]
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2201      	movs	r2, #1
 8006be8:	615a      	str	r2, [r3, #20]
}
 8006bea:	bf00      	nop
 8006bec:	3714      	adds	r7, #20
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf4:	4770      	bx	lr
 8006bf6:	bf00      	nop
 8006bf8:	40010000 	.word	0x40010000
 8006bfc:	40000400 	.word	0x40000400
 8006c00:	40000800 	.word	0x40000800
 8006c04:	40000c00 	.word	0x40000c00
 8006c08:	40010400 	.word	0x40010400
 8006c0c:	40014000 	.word	0x40014000
 8006c10:	40014400 	.word	0x40014400
 8006c14:	40014800 	.word	0x40014800
 8006c18:	40001800 	.word	0x40001800
 8006c1c:	40001c00 	.word	0x40001c00
 8006c20:	40002000 	.word	0x40002000

08006c24 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c24:	b480      	push	{r7}
 8006c26:	b087      	sub	sp, #28
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
 8006c2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6a1b      	ldr	r3, [r3, #32]
 8006c32:	f023 0201 	bic.w	r2, r3, #1
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6a1b      	ldr	r3, [r3, #32]
 8006c3e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	699b      	ldr	r3, [r3, #24]
 8006c4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	f023 0303 	bic.w	r3, r3, #3
 8006c5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	68fa      	ldr	r2, [r7, #12]
 8006c62:	4313      	orrs	r3, r2
 8006c64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006c66:	697b      	ldr	r3, [r7, #20]
 8006c68:	f023 0302 	bic.w	r3, r3, #2
 8006c6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	689b      	ldr	r3, [r3, #8]
 8006c72:	697a      	ldr	r2, [r7, #20]
 8006c74:	4313      	orrs	r3, r2
 8006c76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	4a20      	ldr	r2, [pc, #128]	; (8006cfc <TIM_OC1_SetConfig+0xd8>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d003      	beq.n	8006c88 <TIM_OC1_SetConfig+0x64>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	4a1f      	ldr	r2, [pc, #124]	; (8006d00 <TIM_OC1_SetConfig+0xdc>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d10c      	bne.n	8006ca2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006c88:	697b      	ldr	r3, [r7, #20]
 8006c8a:	f023 0308 	bic.w	r3, r3, #8
 8006c8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	68db      	ldr	r3, [r3, #12]
 8006c94:	697a      	ldr	r2, [r7, #20]
 8006c96:	4313      	orrs	r3, r2
 8006c98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	f023 0304 	bic.w	r3, r3, #4
 8006ca0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	4a15      	ldr	r2, [pc, #84]	; (8006cfc <TIM_OC1_SetConfig+0xd8>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d003      	beq.n	8006cb2 <TIM_OC1_SetConfig+0x8e>
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	4a14      	ldr	r2, [pc, #80]	; (8006d00 <TIM_OC1_SetConfig+0xdc>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d111      	bne.n	8006cd6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006cb2:	693b      	ldr	r3, [r7, #16]
 8006cb4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006cb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006cba:	693b      	ldr	r3, [r7, #16]
 8006cbc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006cc0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	695b      	ldr	r3, [r3, #20]
 8006cc6:	693a      	ldr	r2, [r7, #16]
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	699b      	ldr	r3, [r3, #24]
 8006cd0:	693a      	ldr	r2, [r7, #16]
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	693a      	ldr	r2, [r7, #16]
 8006cda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	68fa      	ldr	r2, [r7, #12]
 8006ce0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	685a      	ldr	r2, [r3, #4]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	697a      	ldr	r2, [r7, #20]
 8006cee:	621a      	str	r2, [r3, #32]
}
 8006cf0:	bf00      	nop
 8006cf2:	371c      	adds	r7, #28
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfa:	4770      	bx	lr
 8006cfc:	40010000 	.word	0x40010000
 8006d00:	40010400 	.word	0x40010400

08006d04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006d04:	b480      	push	{r7}
 8006d06:	b087      	sub	sp, #28
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
 8006d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6a1b      	ldr	r3, [r3, #32]
 8006d12:	f023 0210 	bic.w	r2, r3, #16
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6a1b      	ldr	r3, [r3, #32]
 8006d1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	699b      	ldr	r3, [r3, #24]
 8006d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	021b      	lsls	r3, r3, #8
 8006d42:	68fa      	ldr	r2, [r7, #12]
 8006d44:	4313      	orrs	r3, r2
 8006d46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	f023 0320 	bic.w	r3, r3, #32
 8006d4e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	689b      	ldr	r3, [r3, #8]
 8006d54:	011b      	lsls	r3, r3, #4
 8006d56:	697a      	ldr	r2, [r7, #20]
 8006d58:	4313      	orrs	r3, r2
 8006d5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	4a22      	ldr	r2, [pc, #136]	; (8006de8 <TIM_OC2_SetConfig+0xe4>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d003      	beq.n	8006d6c <TIM_OC2_SetConfig+0x68>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	4a21      	ldr	r2, [pc, #132]	; (8006dec <TIM_OC2_SetConfig+0xe8>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d10d      	bne.n	8006d88 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006d6c:	697b      	ldr	r3, [r7, #20]
 8006d6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	68db      	ldr	r3, [r3, #12]
 8006d78:	011b      	lsls	r3, r3, #4
 8006d7a:	697a      	ldr	r2, [r7, #20]
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d86:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	4a17      	ldr	r2, [pc, #92]	; (8006de8 <TIM_OC2_SetConfig+0xe4>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d003      	beq.n	8006d98 <TIM_OC2_SetConfig+0x94>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	4a16      	ldr	r2, [pc, #88]	; (8006dec <TIM_OC2_SetConfig+0xe8>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d113      	bne.n	8006dc0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006d98:	693b      	ldr	r3, [r7, #16]
 8006d9a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006d9e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006da0:	693b      	ldr	r3, [r7, #16]
 8006da2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006da6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	695b      	ldr	r3, [r3, #20]
 8006dac:	009b      	lsls	r3, r3, #2
 8006dae:	693a      	ldr	r2, [r7, #16]
 8006db0:	4313      	orrs	r3, r2
 8006db2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	699b      	ldr	r3, [r3, #24]
 8006db8:	009b      	lsls	r3, r3, #2
 8006dba:	693a      	ldr	r2, [r7, #16]
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	693a      	ldr	r2, [r7, #16]
 8006dc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	68fa      	ldr	r2, [r7, #12]
 8006dca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	685a      	ldr	r2, [r3, #4]
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	697a      	ldr	r2, [r7, #20]
 8006dd8:	621a      	str	r2, [r3, #32]
}
 8006dda:	bf00      	nop
 8006ddc:	371c      	adds	r7, #28
 8006dde:	46bd      	mov	sp, r7
 8006de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de4:	4770      	bx	lr
 8006de6:	bf00      	nop
 8006de8:	40010000 	.word	0x40010000
 8006dec:	40010400 	.word	0x40010400

08006df0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006df0:	b480      	push	{r7}
 8006df2:	b087      	sub	sp, #28
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
 8006df8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6a1b      	ldr	r3, [r3, #32]
 8006dfe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6a1b      	ldr	r3, [r3, #32]
 8006e0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	69db      	ldr	r3, [r3, #28]
 8006e16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f023 0303 	bic.w	r3, r3, #3
 8006e26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	68fa      	ldr	r2, [r7, #12]
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006e38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	689b      	ldr	r3, [r3, #8]
 8006e3e:	021b      	lsls	r3, r3, #8
 8006e40:	697a      	ldr	r2, [r7, #20]
 8006e42:	4313      	orrs	r3, r2
 8006e44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	4a21      	ldr	r2, [pc, #132]	; (8006ed0 <TIM_OC3_SetConfig+0xe0>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d003      	beq.n	8006e56 <TIM_OC3_SetConfig+0x66>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	4a20      	ldr	r2, [pc, #128]	; (8006ed4 <TIM_OC3_SetConfig+0xe4>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d10d      	bne.n	8006e72 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006e56:	697b      	ldr	r3, [r7, #20]
 8006e58:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006e5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	68db      	ldr	r3, [r3, #12]
 8006e62:	021b      	lsls	r3, r3, #8
 8006e64:	697a      	ldr	r2, [r7, #20]
 8006e66:	4313      	orrs	r3, r2
 8006e68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006e70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	4a16      	ldr	r2, [pc, #88]	; (8006ed0 <TIM_OC3_SetConfig+0xe0>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d003      	beq.n	8006e82 <TIM_OC3_SetConfig+0x92>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	4a15      	ldr	r2, [pc, #84]	; (8006ed4 <TIM_OC3_SetConfig+0xe4>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d113      	bne.n	8006eaa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006e82:	693b      	ldr	r3, [r7, #16]
 8006e84:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006e88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006e8a:	693b      	ldr	r3, [r7, #16]
 8006e8c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006e90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	695b      	ldr	r3, [r3, #20]
 8006e96:	011b      	lsls	r3, r3, #4
 8006e98:	693a      	ldr	r2, [r7, #16]
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	699b      	ldr	r3, [r3, #24]
 8006ea2:	011b      	lsls	r3, r3, #4
 8006ea4:	693a      	ldr	r2, [r7, #16]
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	693a      	ldr	r2, [r7, #16]
 8006eae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	68fa      	ldr	r2, [r7, #12]
 8006eb4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	685a      	ldr	r2, [r3, #4]
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	697a      	ldr	r2, [r7, #20]
 8006ec2:	621a      	str	r2, [r3, #32]
}
 8006ec4:	bf00      	nop
 8006ec6:	371c      	adds	r7, #28
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ece:	4770      	bx	lr
 8006ed0:	40010000 	.word	0x40010000
 8006ed4:	40010400 	.word	0x40010400

08006ed8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b087      	sub	sp, #28
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
 8006ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6a1b      	ldr	r3, [r3, #32]
 8006ee6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6a1b      	ldr	r3, [r3, #32]
 8006ef2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	69db      	ldr	r3, [r3, #28]
 8006efe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	021b      	lsls	r3, r3, #8
 8006f16:	68fa      	ldr	r2, [r7, #12]
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006f1c:	693b      	ldr	r3, [r7, #16]
 8006f1e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006f22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	689b      	ldr	r3, [r3, #8]
 8006f28:	031b      	lsls	r3, r3, #12
 8006f2a:	693a      	ldr	r2, [r7, #16]
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	4a12      	ldr	r2, [pc, #72]	; (8006f7c <TIM_OC4_SetConfig+0xa4>)
 8006f34:	4293      	cmp	r3, r2
 8006f36:	d003      	beq.n	8006f40 <TIM_OC4_SetConfig+0x68>
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	4a11      	ldr	r2, [pc, #68]	; (8006f80 <TIM_OC4_SetConfig+0xa8>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d109      	bne.n	8006f54 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006f40:	697b      	ldr	r3, [r7, #20]
 8006f42:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f46:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	695b      	ldr	r3, [r3, #20]
 8006f4c:	019b      	lsls	r3, r3, #6
 8006f4e:	697a      	ldr	r2, [r7, #20]
 8006f50:	4313      	orrs	r3, r2
 8006f52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	697a      	ldr	r2, [r7, #20]
 8006f58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	68fa      	ldr	r2, [r7, #12]
 8006f5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	685a      	ldr	r2, [r3, #4]
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	693a      	ldr	r2, [r7, #16]
 8006f6c:	621a      	str	r2, [r3, #32]
}
 8006f6e:	bf00      	nop
 8006f70:	371c      	adds	r7, #28
 8006f72:	46bd      	mov	sp, r7
 8006f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f78:	4770      	bx	lr
 8006f7a:	bf00      	nop
 8006f7c:	40010000 	.word	0x40010000
 8006f80:	40010400 	.word	0x40010400

08006f84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b087      	sub	sp, #28
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	60f8      	str	r0, [r7, #12]
 8006f8c:	60b9      	str	r1, [r7, #8]
 8006f8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	6a1b      	ldr	r3, [r3, #32]
 8006f94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	6a1b      	ldr	r3, [r3, #32]
 8006f9a:	f023 0201 	bic.w	r2, r3, #1
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	699b      	ldr	r3, [r3, #24]
 8006fa6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006fa8:	693b      	ldr	r3, [r7, #16]
 8006faa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006fae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	011b      	lsls	r3, r3, #4
 8006fb4:	693a      	ldr	r2, [r7, #16]
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	f023 030a 	bic.w	r3, r3, #10
 8006fc0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006fc2:	697a      	ldr	r2, [r7, #20]
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	4313      	orrs	r3, r2
 8006fc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	693a      	ldr	r2, [r7, #16]
 8006fce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	697a      	ldr	r2, [r7, #20]
 8006fd4:	621a      	str	r2, [r3, #32]
}
 8006fd6:	bf00      	nop
 8006fd8:	371c      	adds	r7, #28
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe0:	4770      	bx	lr

08006fe2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006fe2:	b480      	push	{r7}
 8006fe4:	b087      	sub	sp, #28
 8006fe6:	af00      	add	r7, sp, #0
 8006fe8:	60f8      	str	r0, [r7, #12]
 8006fea:	60b9      	str	r1, [r7, #8]
 8006fec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	6a1b      	ldr	r3, [r3, #32]
 8006ff2:	f023 0210 	bic.w	r2, r3, #16
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	699b      	ldr	r3, [r3, #24]
 8006ffe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	6a1b      	ldr	r3, [r3, #32]
 8007004:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007006:	697b      	ldr	r3, [r7, #20]
 8007008:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800700c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	031b      	lsls	r3, r3, #12
 8007012:	697a      	ldr	r2, [r7, #20]
 8007014:	4313      	orrs	r3, r2
 8007016:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007018:	693b      	ldr	r3, [r7, #16]
 800701a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800701e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	011b      	lsls	r3, r3, #4
 8007024:	693a      	ldr	r2, [r7, #16]
 8007026:	4313      	orrs	r3, r2
 8007028:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	697a      	ldr	r2, [r7, #20]
 800702e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	693a      	ldr	r2, [r7, #16]
 8007034:	621a      	str	r2, [r3, #32]
}
 8007036:	bf00      	nop
 8007038:	371c      	adds	r7, #28
 800703a:	46bd      	mov	sp, r7
 800703c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007040:	4770      	bx	lr

08007042 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007042:	b480      	push	{r7}
 8007044:	b085      	sub	sp, #20
 8007046:	af00      	add	r7, sp, #0
 8007048:	6078      	str	r0, [r7, #4]
 800704a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	689b      	ldr	r3, [r3, #8]
 8007050:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007058:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800705a:	683a      	ldr	r2, [r7, #0]
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	4313      	orrs	r3, r2
 8007060:	f043 0307 	orr.w	r3, r3, #7
 8007064:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	68fa      	ldr	r2, [r7, #12]
 800706a:	609a      	str	r2, [r3, #8]
}
 800706c:	bf00      	nop
 800706e:	3714      	adds	r7, #20
 8007070:	46bd      	mov	sp, r7
 8007072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007076:	4770      	bx	lr

08007078 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007078:	b480      	push	{r7}
 800707a:	b087      	sub	sp, #28
 800707c:	af00      	add	r7, sp, #0
 800707e:	60f8      	str	r0, [r7, #12]
 8007080:	60b9      	str	r1, [r7, #8]
 8007082:	607a      	str	r2, [r7, #4]
 8007084:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	689b      	ldr	r3, [r3, #8]
 800708a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800708c:	697b      	ldr	r3, [r7, #20]
 800708e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007092:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	021a      	lsls	r2, r3, #8
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	431a      	orrs	r2, r3
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	4313      	orrs	r3, r2
 80070a0:	697a      	ldr	r2, [r7, #20]
 80070a2:	4313      	orrs	r3, r2
 80070a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	697a      	ldr	r2, [r7, #20]
 80070aa:	609a      	str	r2, [r3, #8]
}
 80070ac:	bf00      	nop
 80070ae:	371c      	adds	r7, #28
 80070b0:	46bd      	mov	sp, r7
 80070b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b6:	4770      	bx	lr

080070b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80070b8:	b480      	push	{r7}
 80070ba:	b087      	sub	sp, #28
 80070bc:	af00      	add	r7, sp, #0
 80070be:	60f8      	str	r0, [r7, #12]
 80070c0:	60b9      	str	r1, [r7, #8]
 80070c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	f003 031f 	and.w	r3, r3, #31
 80070ca:	2201      	movs	r2, #1
 80070cc:	fa02 f303 	lsl.w	r3, r2, r3
 80070d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	6a1a      	ldr	r2, [r3, #32]
 80070d6:	697b      	ldr	r3, [r7, #20]
 80070d8:	43db      	mvns	r3, r3
 80070da:	401a      	ands	r2, r3
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	6a1a      	ldr	r2, [r3, #32]
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	f003 031f 	and.w	r3, r3, #31
 80070ea:	6879      	ldr	r1, [r7, #4]
 80070ec:	fa01 f303 	lsl.w	r3, r1, r3
 80070f0:	431a      	orrs	r2, r3
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	621a      	str	r2, [r3, #32]
}
 80070f6:	bf00      	nop
 80070f8:	371c      	adds	r7, #28
 80070fa:	46bd      	mov	sp, r7
 80070fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007100:	4770      	bx	lr
	...

08007104 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007104:	b480      	push	{r7}
 8007106:	b085      	sub	sp, #20
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007114:	2b01      	cmp	r3, #1
 8007116:	d101      	bne.n	800711c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007118:	2302      	movs	r3, #2
 800711a:	e05a      	b.n	80071d2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2201      	movs	r2, #1
 8007120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2202      	movs	r2, #2
 8007128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	685b      	ldr	r3, [r3, #4]
 8007132:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	689b      	ldr	r3, [r3, #8]
 800713a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007142:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	68fa      	ldr	r2, [r7, #12]
 800714a:	4313      	orrs	r3, r2
 800714c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	68fa      	ldr	r2, [r7, #12]
 8007154:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	4a21      	ldr	r2, [pc, #132]	; (80071e0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d022      	beq.n	80071a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007168:	d01d      	beq.n	80071a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	4a1d      	ldr	r2, [pc, #116]	; (80071e4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007170:	4293      	cmp	r3, r2
 8007172:	d018      	beq.n	80071a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4a1b      	ldr	r2, [pc, #108]	; (80071e8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d013      	beq.n	80071a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4a1a      	ldr	r2, [pc, #104]	; (80071ec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d00e      	beq.n	80071a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4a18      	ldr	r2, [pc, #96]	; (80071f0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d009      	beq.n	80071a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4a17      	ldr	r2, [pc, #92]	; (80071f4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d004      	beq.n	80071a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4a15      	ldr	r2, [pc, #84]	; (80071f8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d10c      	bne.n	80071c0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80071ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	685b      	ldr	r3, [r3, #4]
 80071b2:	68ba      	ldr	r2, [r7, #8]
 80071b4:	4313      	orrs	r3, r2
 80071b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	68ba      	ldr	r2, [r7, #8]
 80071be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2201      	movs	r2, #1
 80071c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2200      	movs	r2, #0
 80071cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80071d0:	2300      	movs	r3, #0
}
 80071d2:	4618      	mov	r0, r3
 80071d4:	3714      	adds	r7, #20
 80071d6:	46bd      	mov	sp, r7
 80071d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071dc:	4770      	bx	lr
 80071de:	bf00      	nop
 80071e0:	40010000 	.word	0x40010000
 80071e4:	40000400 	.word	0x40000400
 80071e8:	40000800 	.word	0x40000800
 80071ec:	40000c00 	.word	0x40000c00
 80071f0:	40010400 	.word	0x40010400
 80071f4:	40014000 	.word	0x40014000
 80071f8:	40001800 	.word	0x40001800

080071fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80071fc:	b480      	push	{r7}
 80071fe:	b083      	sub	sp, #12
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007204:	bf00      	nop
 8007206:	370c      	adds	r7, #12
 8007208:	46bd      	mov	sp, r7
 800720a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720e:	4770      	bx	lr

08007210 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007210:	b480      	push	{r7}
 8007212:	b083      	sub	sp, #12
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007218:	bf00      	nop
 800721a:	370c      	adds	r7, #12
 800721c:	46bd      	mov	sp, r7
 800721e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007222:	4770      	bx	lr

08007224 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b082      	sub	sp, #8
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d101      	bne.n	8007236 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007232:	2301      	movs	r3, #1
 8007234:	e03f      	b.n	80072b6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800723c:	b2db      	uxtb	r3, r3
 800723e:	2b00      	cmp	r3, #0
 8007240:	d106      	bne.n	8007250 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2200      	movs	r2, #0
 8007246:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f7fb fef0 	bl	8003030 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2224      	movs	r2, #36	; 0x24
 8007254:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	68da      	ldr	r2, [r3, #12]
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007266:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007268:	6878      	ldr	r0, [r7, #4]
 800726a:	f000 fc7b 	bl	8007b64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	691a      	ldr	r2, [r3, #16]
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800727c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	695a      	ldr	r2, [r3, #20]
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800728c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	68da      	ldr	r2, [r3, #12]
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800729c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2200      	movs	r2, #0
 80072a2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2220      	movs	r2, #32
 80072a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2220      	movs	r2, #32
 80072b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80072b4:	2300      	movs	r3, #0
}
 80072b6:	4618      	mov	r0, r3
 80072b8:	3708      	adds	r7, #8
 80072ba:	46bd      	mov	sp, r7
 80072bc:	bd80      	pop	{r7, pc}

080072be <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80072be:	b580      	push	{r7, lr}
 80072c0:	b08a      	sub	sp, #40	; 0x28
 80072c2:	af02      	add	r7, sp, #8
 80072c4:	60f8      	str	r0, [r7, #12]
 80072c6:	60b9      	str	r1, [r7, #8]
 80072c8:	603b      	str	r3, [r7, #0]
 80072ca:	4613      	mov	r3, r2
 80072cc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80072ce:	2300      	movs	r3, #0
 80072d0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072d8:	b2db      	uxtb	r3, r3
 80072da:	2b20      	cmp	r3, #32
 80072dc:	d17c      	bne.n	80073d8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d002      	beq.n	80072ea <HAL_UART_Transmit+0x2c>
 80072e4:	88fb      	ldrh	r3, [r7, #6]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d101      	bne.n	80072ee <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80072ea:	2301      	movs	r3, #1
 80072ec:	e075      	b.n	80073da <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072f4:	2b01      	cmp	r3, #1
 80072f6:	d101      	bne.n	80072fc <HAL_UART_Transmit+0x3e>
 80072f8:	2302      	movs	r3, #2
 80072fa:	e06e      	b.n	80073da <HAL_UART_Transmit+0x11c>
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	2201      	movs	r2, #1
 8007300:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	2200      	movs	r2, #0
 8007308:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	2221      	movs	r2, #33	; 0x21
 800730e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007312:	f7fb ffc7 	bl	80032a4 <HAL_GetTick>
 8007316:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	88fa      	ldrh	r2, [r7, #6]
 800731c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	88fa      	ldrh	r2, [r7, #6]
 8007322:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	689b      	ldr	r3, [r3, #8]
 8007328:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800732c:	d108      	bne.n	8007340 <HAL_UART_Transmit+0x82>
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	691b      	ldr	r3, [r3, #16]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d104      	bne.n	8007340 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007336:	2300      	movs	r3, #0
 8007338:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	61bb      	str	r3, [r7, #24]
 800733e:	e003      	b.n	8007348 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007344:	2300      	movs	r3, #0
 8007346:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	2200      	movs	r2, #0
 800734c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007350:	e02a      	b.n	80073a8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	9300      	str	r3, [sp, #0]
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	2200      	movs	r2, #0
 800735a:	2180      	movs	r1, #128	; 0x80
 800735c:	68f8      	ldr	r0, [r7, #12]
 800735e:	f000 fa3d 	bl	80077dc <UART_WaitOnFlagUntilTimeout>
 8007362:	4603      	mov	r3, r0
 8007364:	2b00      	cmp	r3, #0
 8007366:	d001      	beq.n	800736c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007368:	2303      	movs	r3, #3
 800736a:	e036      	b.n	80073da <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800736c:	69fb      	ldr	r3, [r7, #28]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d10b      	bne.n	800738a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007372:	69bb      	ldr	r3, [r7, #24]
 8007374:	881b      	ldrh	r3, [r3, #0]
 8007376:	461a      	mov	r2, r3
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007380:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007382:	69bb      	ldr	r3, [r7, #24]
 8007384:	3302      	adds	r3, #2
 8007386:	61bb      	str	r3, [r7, #24]
 8007388:	e007      	b.n	800739a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800738a:	69fb      	ldr	r3, [r7, #28]
 800738c:	781a      	ldrb	r2, [r3, #0]
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007394:	69fb      	ldr	r3, [r7, #28]
 8007396:	3301      	adds	r3, #1
 8007398:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800739e:	b29b      	uxth	r3, r3
 80073a0:	3b01      	subs	r3, #1
 80073a2:	b29a      	uxth	r2, r3
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80073ac:	b29b      	uxth	r3, r3
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d1cf      	bne.n	8007352 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	9300      	str	r3, [sp, #0]
 80073b6:	697b      	ldr	r3, [r7, #20]
 80073b8:	2200      	movs	r2, #0
 80073ba:	2140      	movs	r1, #64	; 0x40
 80073bc:	68f8      	ldr	r0, [r7, #12]
 80073be:	f000 fa0d 	bl	80077dc <UART_WaitOnFlagUntilTimeout>
 80073c2:	4603      	mov	r3, r0
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d001      	beq.n	80073cc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80073c8:	2303      	movs	r3, #3
 80073ca:	e006      	b.n	80073da <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	2220      	movs	r2, #32
 80073d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80073d4:	2300      	movs	r3, #0
 80073d6:	e000      	b.n	80073da <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80073d8:	2302      	movs	r3, #2
  }
}
 80073da:	4618      	mov	r0, r3
 80073dc:	3720      	adds	r7, #32
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}

080073e2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80073e2:	b580      	push	{r7, lr}
 80073e4:	b084      	sub	sp, #16
 80073e6:	af00      	add	r7, sp, #0
 80073e8:	60f8      	str	r0, [r7, #12]
 80073ea:	60b9      	str	r1, [r7, #8]
 80073ec:	4613      	mov	r3, r2
 80073ee:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80073f6:	b2db      	uxtb	r3, r3
 80073f8:	2b20      	cmp	r3, #32
 80073fa:	d11d      	bne.n	8007438 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d002      	beq.n	8007408 <HAL_UART_Receive_IT+0x26>
 8007402:	88fb      	ldrh	r3, [r7, #6]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d101      	bne.n	800740c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007408:	2301      	movs	r3, #1
 800740a:	e016      	b.n	800743a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007412:	2b01      	cmp	r3, #1
 8007414:	d101      	bne.n	800741a <HAL_UART_Receive_IT+0x38>
 8007416:	2302      	movs	r3, #2
 8007418:	e00f      	b.n	800743a <HAL_UART_Receive_IT+0x58>
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	2201      	movs	r2, #1
 800741e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2200      	movs	r2, #0
 8007426:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8007428:	88fb      	ldrh	r3, [r7, #6]
 800742a:	461a      	mov	r2, r3
 800742c:	68b9      	ldr	r1, [r7, #8]
 800742e:	68f8      	ldr	r0, [r7, #12]
 8007430:	f000 fa1e 	bl	8007870 <UART_Start_Receive_IT>
 8007434:	4603      	mov	r3, r0
 8007436:	e000      	b.n	800743a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007438:	2302      	movs	r3, #2
  }
}
 800743a:	4618      	mov	r0, r3
 800743c:	3710      	adds	r7, #16
 800743e:	46bd      	mov	sp, r7
 8007440:	bd80      	pop	{r7, pc}
	...

08007444 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b08a      	sub	sp, #40	; 0x28
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	68db      	ldr	r3, [r3, #12]
 800745a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	695b      	ldr	r3, [r3, #20]
 8007462:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8007464:	2300      	movs	r3, #0
 8007466:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8007468:	2300      	movs	r3, #0
 800746a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800746c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800746e:	f003 030f 	and.w	r3, r3, #15
 8007472:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8007474:	69bb      	ldr	r3, [r7, #24]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d10d      	bne.n	8007496 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800747a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800747c:	f003 0320 	and.w	r3, r3, #32
 8007480:	2b00      	cmp	r3, #0
 8007482:	d008      	beq.n	8007496 <HAL_UART_IRQHandler+0x52>
 8007484:	6a3b      	ldr	r3, [r7, #32]
 8007486:	f003 0320 	and.w	r3, r3, #32
 800748a:	2b00      	cmp	r3, #0
 800748c:	d003      	beq.n	8007496 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800748e:	6878      	ldr	r0, [r7, #4]
 8007490:	f000 fad1 	bl	8007a36 <UART_Receive_IT>
      return;
 8007494:	e17c      	b.n	8007790 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007496:	69bb      	ldr	r3, [r7, #24]
 8007498:	2b00      	cmp	r3, #0
 800749a:	f000 80b1 	beq.w	8007600 <HAL_UART_IRQHandler+0x1bc>
 800749e:	69fb      	ldr	r3, [r7, #28]
 80074a0:	f003 0301 	and.w	r3, r3, #1
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d105      	bne.n	80074b4 <HAL_UART_IRQHandler+0x70>
 80074a8:	6a3b      	ldr	r3, [r7, #32]
 80074aa:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	f000 80a6 	beq.w	8007600 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80074b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074b6:	f003 0301 	and.w	r3, r3, #1
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d00a      	beq.n	80074d4 <HAL_UART_IRQHandler+0x90>
 80074be:	6a3b      	ldr	r3, [r7, #32]
 80074c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d005      	beq.n	80074d4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074cc:	f043 0201 	orr.w	r2, r3, #1
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80074d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074d6:	f003 0304 	and.w	r3, r3, #4
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d00a      	beq.n	80074f4 <HAL_UART_IRQHandler+0xb0>
 80074de:	69fb      	ldr	r3, [r7, #28]
 80074e0:	f003 0301 	and.w	r3, r3, #1
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d005      	beq.n	80074f4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074ec:	f043 0202 	orr.w	r2, r3, #2
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80074f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074f6:	f003 0302 	and.w	r3, r3, #2
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d00a      	beq.n	8007514 <HAL_UART_IRQHandler+0xd0>
 80074fe:	69fb      	ldr	r3, [r7, #28]
 8007500:	f003 0301 	and.w	r3, r3, #1
 8007504:	2b00      	cmp	r3, #0
 8007506:	d005      	beq.n	8007514 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800750c:	f043 0204 	orr.w	r2, r3, #4
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007516:	f003 0308 	and.w	r3, r3, #8
 800751a:	2b00      	cmp	r3, #0
 800751c:	d00f      	beq.n	800753e <HAL_UART_IRQHandler+0xfa>
 800751e:	6a3b      	ldr	r3, [r7, #32]
 8007520:	f003 0320 	and.w	r3, r3, #32
 8007524:	2b00      	cmp	r3, #0
 8007526:	d104      	bne.n	8007532 <HAL_UART_IRQHandler+0xee>
 8007528:	69fb      	ldr	r3, [r7, #28]
 800752a:	f003 0301 	and.w	r3, r3, #1
 800752e:	2b00      	cmp	r3, #0
 8007530:	d005      	beq.n	800753e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007536:	f043 0208 	orr.w	r2, r3, #8
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007542:	2b00      	cmp	r3, #0
 8007544:	f000 811f 	beq.w	8007786 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800754a:	f003 0320 	and.w	r3, r3, #32
 800754e:	2b00      	cmp	r3, #0
 8007550:	d007      	beq.n	8007562 <HAL_UART_IRQHandler+0x11e>
 8007552:	6a3b      	ldr	r3, [r7, #32]
 8007554:	f003 0320 	and.w	r3, r3, #32
 8007558:	2b00      	cmp	r3, #0
 800755a:	d002      	beq.n	8007562 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800755c:	6878      	ldr	r0, [r7, #4]
 800755e:	f000 fa6a 	bl	8007a36 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	695b      	ldr	r3, [r3, #20]
 8007568:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800756c:	2b40      	cmp	r3, #64	; 0x40
 800756e:	bf0c      	ite	eq
 8007570:	2301      	moveq	r3, #1
 8007572:	2300      	movne	r3, #0
 8007574:	b2db      	uxtb	r3, r3
 8007576:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800757c:	f003 0308 	and.w	r3, r3, #8
 8007580:	2b00      	cmp	r3, #0
 8007582:	d102      	bne.n	800758a <HAL_UART_IRQHandler+0x146>
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d031      	beq.n	80075ee <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f000 f9aa 	bl	80078e4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	695b      	ldr	r3, [r3, #20]
 8007596:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800759a:	2b40      	cmp	r3, #64	; 0x40
 800759c:	d123      	bne.n	80075e6 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	695a      	ldr	r2, [r3, #20]
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80075ac:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d013      	beq.n	80075de <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075ba:	4a77      	ldr	r2, [pc, #476]	; (8007798 <HAL_UART_IRQHandler+0x354>)
 80075bc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075c2:	4618      	mov	r0, r3
 80075c4:	f7fd fb90 	bl	8004ce8 <HAL_DMA_Abort_IT>
 80075c8:	4603      	mov	r3, r0
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d016      	beq.n	80075fc <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075d4:	687a      	ldr	r2, [r7, #4]
 80075d6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80075d8:	4610      	mov	r0, r2
 80075da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075dc:	e00e      	b.n	80075fc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f000 f8e6 	bl	80077b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075e4:	e00a      	b.n	80075fc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80075e6:	6878      	ldr	r0, [r7, #4]
 80075e8:	f000 f8e2 	bl	80077b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075ec:	e006      	b.n	80075fc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f000 f8de 	bl	80077b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2200      	movs	r2, #0
 80075f8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80075fa:	e0c4      	b.n	8007786 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075fc:	bf00      	nop
    return;
 80075fe:	e0c2      	b.n	8007786 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007604:	2b01      	cmp	r3, #1
 8007606:	f040 80a2 	bne.w	800774e <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800760a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800760c:	f003 0310 	and.w	r3, r3, #16
 8007610:	2b00      	cmp	r3, #0
 8007612:	f000 809c 	beq.w	800774e <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8007616:	6a3b      	ldr	r3, [r7, #32]
 8007618:	f003 0310 	and.w	r3, r3, #16
 800761c:	2b00      	cmp	r3, #0
 800761e:	f000 8096 	beq.w	800774e <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007622:	2300      	movs	r3, #0
 8007624:	60fb      	str	r3, [r7, #12]
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	60fb      	str	r3, [r7, #12]
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	685b      	ldr	r3, [r3, #4]
 8007634:	60fb      	str	r3, [r7, #12]
 8007636:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	695b      	ldr	r3, [r3, #20]
 800763e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007642:	2b40      	cmp	r3, #64	; 0x40
 8007644:	d14f      	bne.n	80076e6 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	685b      	ldr	r3, [r3, #4]
 800764e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8007650:	8a3b      	ldrh	r3, [r7, #16]
 8007652:	2b00      	cmp	r3, #0
 8007654:	f000 8099 	beq.w	800778a <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800765c:	8a3a      	ldrh	r2, [r7, #16]
 800765e:	429a      	cmp	r2, r3
 8007660:	f080 8093 	bcs.w	800778a <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	8a3a      	ldrh	r2, [r7, #16]
 8007668:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800766e:	69db      	ldr	r3, [r3, #28]
 8007670:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007674:	d02b      	beq.n	80076ce <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	68da      	ldr	r2, [r3, #12]
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007684:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	695a      	ldr	r2, [r3, #20]
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f022 0201 	bic.w	r2, r2, #1
 8007694:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	695a      	ldr	r2, [r3, #20]
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076a4:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2220      	movs	r2, #32
 80076aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2200      	movs	r2, #0
 80076b2:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	68da      	ldr	r2, [r3, #12]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f022 0210 	bic.w	r2, r2, #16
 80076c2:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076c8:	4618      	mov	r0, r3
 80076ca:	f7fd fa9d 	bl	8004c08 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80076d6:	b29b      	uxth	r3, r3
 80076d8:	1ad3      	subs	r3, r2, r3
 80076da:	b29b      	uxth	r3, r3
 80076dc:	4619      	mov	r1, r3
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	f000 f870 	bl	80077c4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80076e4:	e051      	b.n	800778a <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80076ee:	b29b      	uxth	r3, r3
 80076f0:	1ad3      	subs	r3, r2, r3
 80076f2:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80076f8:	b29b      	uxth	r3, r3
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d047      	beq.n	800778e <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 80076fe:	8a7b      	ldrh	r3, [r7, #18]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d044      	beq.n	800778e <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	68da      	ldr	r2, [r3, #12]
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007712:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	695a      	ldr	r2, [r3, #20]
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f022 0201 	bic.w	r2, r2, #1
 8007722:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2220      	movs	r2, #32
 8007728:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2200      	movs	r2, #0
 8007730:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	68da      	ldr	r2, [r3, #12]
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f022 0210 	bic.w	r2, r2, #16
 8007740:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007742:	8a7b      	ldrh	r3, [r7, #18]
 8007744:	4619      	mov	r1, r3
 8007746:	6878      	ldr	r0, [r7, #4]
 8007748:	f000 f83c 	bl	80077c4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800774c:	e01f      	b.n	800778e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800774e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007750:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007754:	2b00      	cmp	r3, #0
 8007756:	d008      	beq.n	800776a <HAL_UART_IRQHandler+0x326>
 8007758:	6a3b      	ldr	r3, [r7, #32]
 800775a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800775e:	2b00      	cmp	r3, #0
 8007760:	d003      	beq.n	800776a <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f000 f8ff 	bl	8007966 <UART_Transmit_IT>
    return;
 8007768:	e012      	b.n	8007790 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800776a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800776c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007770:	2b00      	cmp	r3, #0
 8007772:	d00d      	beq.n	8007790 <HAL_UART_IRQHandler+0x34c>
 8007774:	6a3b      	ldr	r3, [r7, #32]
 8007776:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800777a:	2b00      	cmp	r3, #0
 800777c:	d008      	beq.n	8007790 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f000 f941 	bl	8007a06 <UART_EndTransmit_IT>
    return;
 8007784:	e004      	b.n	8007790 <HAL_UART_IRQHandler+0x34c>
    return;
 8007786:	bf00      	nop
 8007788:	e002      	b.n	8007790 <HAL_UART_IRQHandler+0x34c>
      return;
 800778a:	bf00      	nop
 800778c:	e000      	b.n	8007790 <HAL_UART_IRQHandler+0x34c>
      return;
 800778e:	bf00      	nop
  }
}
 8007790:	3728      	adds	r7, #40	; 0x28
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}
 8007796:	bf00      	nop
 8007798:	0800793f 	.word	0x0800793f

0800779c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800779c:	b480      	push	{r7}
 800779e:	b083      	sub	sp, #12
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80077a4:	bf00      	nop
 80077a6:	370c      	adds	r7, #12
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr

080077b0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b083      	sub	sp, #12
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80077b8:	bf00      	nop
 80077ba:	370c      	adds	r7, #12
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr

080077c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b083      	sub	sp, #12
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
 80077cc:	460b      	mov	r3, r1
 80077ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80077d0:	bf00      	nop
 80077d2:	370c      	adds	r7, #12
 80077d4:	46bd      	mov	sp, r7
 80077d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077da:	4770      	bx	lr

080077dc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b084      	sub	sp, #16
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	60f8      	str	r0, [r7, #12]
 80077e4:	60b9      	str	r1, [r7, #8]
 80077e6:	603b      	str	r3, [r7, #0]
 80077e8:	4613      	mov	r3, r2
 80077ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077ec:	e02c      	b.n	8007848 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80077ee:	69bb      	ldr	r3, [r7, #24]
 80077f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077f4:	d028      	beq.n	8007848 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80077f6:	69bb      	ldr	r3, [r7, #24]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d007      	beq.n	800780c <UART_WaitOnFlagUntilTimeout+0x30>
 80077fc:	f7fb fd52 	bl	80032a4 <HAL_GetTick>
 8007800:	4602      	mov	r2, r0
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	1ad3      	subs	r3, r2, r3
 8007806:	69ba      	ldr	r2, [r7, #24]
 8007808:	429a      	cmp	r2, r3
 800780a:	d21d      	bcs.n	8007848 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	68da      	ldr	r2, [r3, #12]
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800781a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	695a      	ldr	r2, [r3, #20]
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f022 0201 	bic.w	r2, r2, #1
 800782a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	2220      	movs	r2, #32
 8007830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	2220      	movs	r2, #32
 8007838:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	2200      	movs	r2, #0
 8007840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007844:	2303      	movs	r3, #3
 8007846:	e00f      	b.n	8007868 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	681a      	ldr	r2, [r3, #0]
 800784e:	68bb      	ldr	r3, [r7, #8]
 8007850:	4013      	ands	r3, r2
 8007852:	68ba      	ldr	r2, [r7, #8]
 8007854:	429a      	cmp	r2, r3
 8007856:	bf0c      	ite	eq
 8007858:	2301      	moveq	r3, #1
 800785a:	2300      	movne	r3, #0
 800785c:	b2db      	uxtb	r3, r3
 800785e:	461a      	mov	r2, r3
 8007860:	79fb      	ldrb	r3, [r7, #7]
 8007862:	429a      	cmp	r2, r3
 8007864:	d0c3      	beq.n	80077ee <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007866:	2300      	movs	r3, #0
}
 8007868:	4618      	mov	r0, r3
 800786a:	3710      	adds	r7, #16
 800786c:	46bd      	mov	sp, r7
 800786e:	bd80      	pop	{r7, pc}

08007870 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007870:	b480      	push	{r7}
 8007872:	b085      	sub	sp, #20
 8007874:	af00      	add	r7, sp, #0
 8007876:	60f8      	str	r0, [r7, #12]
 8007878:	60b9      	str	r1, [r7, #8]
 800787a:	4613      	mov	r3, r2
 800787c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	68ba      	ldr	r2, [r7, #8]
 8007882:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	88fa      	ldrh	r2, [r7, #6]
 8007888:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	88fa      	ldrh	r2, [r7, #6]
 800788e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	2200      	movs	r2, #0
 8007894:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	2222      	movs	r2, #34	; 0x22
 800789a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	2200      	movs	r2, #0
 80078a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	68da      	ldr	r2, [r3, #12]
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80078b4:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	695a      	ldr	r2, [r3, #20]
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	f042 0201 	orr.w	r2, r2, #1
 80078c4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	68da      	ldr	r2, [r3, #12]
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	f042 0220 	orr.w	r2, r2, #32
 80078d4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80078d6:	2300      	movs	r3, #0
}
 80078d8:	4618      	mov	r0, r3
 80078da:	3714      	adds	r7, #20
 80078dc:	46bd      	mov	sp, r7
 80078de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e2:	4770      	bx	lr

080078e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80078e4:	b480      	push	{r7}
 80078e6:	b083      	sub	sp, #12
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	68da      	ldr	r2, [r3, #12]
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80078fa:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	695a      	ldr	r2, [r3, #20]
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f022 0201 	bic.w	r2, r2, #1
 800790a:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007910:	2b01      	cmp	r3, #1
 8007912:	d107      	bne.n	8007924 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	68da      	ldr	r2, [r3, #12]
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f022 0210 	bic.w	r2, r2, #16
 8007922:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2220      	movs	r2, #32
 8007928:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2200      	movs	r2, #0
 8007930:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007932:	bf00      	nop
 8007934:	370c      	adds	r7, #12
 8007936:	46bd      	mov	sp, r7
 8007938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793c:	4770      	bx	lr

0800793e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800793e:	b580      	push	{r7, lr}
 8007940:	b084      	sub	sp, #16
 8007942:	af00      	add	r7, sp, #0
 8007944:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800794a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	2200      	movs	r2, #0
 8007950:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2200      	movs	r2, #0
 8007956:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007958:	68f8      	ldr	r0, [r7, #12]
 800795a:	f7ff ff29 	bl	80077b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800795e:	bf00      	nop
 8007960:	3710      	adds	r7, #16
 8007962:	46bd      	mov	sp, r7
 8007964:	bd80      	pop	{r7, pc}

08007966 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007966:	b480      	push	{r7}
 8007968:	b085      	sub	sp, #20
 800796a:	af00      	add	r7, sp, #0
 800796c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007974:	b2db      	uxtb	r3, r3
 8007976:	2b21      	cmp	r3, #33	; 0x21
 8007978:	d13e      	bne.n	80079f8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	689b      	ldr	r3, [r3, #8]
 800797e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007982:	d114      	bne.n	80079ae <UART_Transmit_IT+0x48>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	691b      	ldr	r3, [r3, #16]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d110      	bne.n	80079ae <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6a1b      	ldr	r3, [r3, #32]
 8007990:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	881b      	ldrh	r3, [r3, #0]
 8007996:	461a      	mov	r2, r3
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80079a0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6a1b      	ldr	r3, [r3, #32]
 80079a6:	1c9a      	adds	r2, r3, #2
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	621a      	str	r2, [r3, #32]
 80079ac:	e008      	b.n	80079c0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6a1b      	ldr	r3, [r3, #32]
 80079b2:	1c59      	adds	r1, r3, #1
 80079b4:	687a      	ldr	r2, [r7, #4]
 80079b6:	6211      	str	r1, [r2, #32]
 80079b8:	781a      	ldrb	r2, [r3, #0]
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80079c4:	b29b      	uxth	r3, r3
 80079c6:	3b01      	subs	r3, #1
 80079c8:	b29b      	uxth	r3, r3
 80079ca:	687a      	ldr	r2, [r7, #4]
 80079cc:	4619      	mov	r1, r3
 80079ce:	84d1      	strh	r1, [r2, #38]	; 0x26
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d10f      	bne.n	80079f4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	68da      	ldr	r2, [r3, #12]
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80079e2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	68da      	ldr	r2, [r3, #12]
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80079f2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80079f4:	2300      	movs	r3, #0
 80079f6:	e000      	b.n	80079fa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80079f8:	2302      	movs	r3, #2
  }
}
 80079fa:	4618      	mov	r0, r3
 80079fc:	3714      	adds	r7, #20
 80079fe:	46bd      	mov	sp, r7
 8007a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a04:	4770      	bx	lr

08007a06 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007a06:	b580      	push	{r7, lr}
 8007a08:	b082      	sub	sp, #8
 8007a0a:	af00      	add	r7, sp, #0
 8007a0c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	68da      	ldr	r2, [r3, #12]
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a1c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2220      	movs	r2, #32
 8007a22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007a26:	6878      	ldr	r0, [r7, #4]
 8007a28:	f7ff feb8 	bl	800779c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007a2c:	2300      	movs	r3, #0
}
 8007a2e:	4618      	mov	r0, r3
 8007a30:	3708      	adds	r7, #8
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bd80      	pop	{r7, pc}

08007a36 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007a36:	b580      	push	{r7, lr}
 8007a38:	b084      	sub	sp, #16
 8007a3a:	af00      	add	r7, sp, #0
 8007a3c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007a44:	b2db      	uxtb	r3, r3
 8007a46:	2b22      	cmp	r3, #34	; 0x22
 8007a48:	f040 8087 	bne.w	8007b5a <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	689b      	ldr	r3, [r3, #8]
 8007a50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a54:	d117      	bne.n	8007a86 <UART_Receive_IT+0x50>
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	691b      	ldr	r3, [r3, #16]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d113      	bne.n	8007a86 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007a5e:	2300      	movs	r3, #0
 8007a60:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a66:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	685b      	ldr	r3, [r3, #4]
 8007a6e:	b29b      	uxth	r3, r3
 8007a70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a74:	b29a      	uxth	r2, r3
 8007a76:	68bb      	ldr	r3, [r7, #8]
 8007a78:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a7e:	1c9a      	adds	r2, r3, #2
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	629a      	str	r2, [r3, #40]	; 0x28
 8007a84:	e026      	b.n	8007ad4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a8a:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	689b      	ldr	r3, [r3, #8]
 8007a94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a98:	d007      	beq.n	8007aaa <UART_Receive_IT+0x74>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	689b      	ldr	r3, [r3, #8]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d10a      	bne.n	8007ab8 <UART_Receive_IT+0x82>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	691b      	ldr	r3, [r3, #16]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d106      	bne.n	8007ab8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	685b      	ldr	r3, [r3, #4]
 8007ab0:	b2da      	uxtb	r2, r3
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	701a      	strb	r2, [r3, #0]
 8007ab6:	e008      	b.n	8007aca <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	685b      	ldr	r3, [r3, #4]
 8007abe:	b2db      	uxtb	r3, r3
 8007ac0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ac4:	b2da      	uxtb	r2, r3
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ace:	1c5a      	adds	r2, r3, #1
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007ad8:	b29b      	uxth	r3, r3
 8007ada:	3b01      	subs	r3, #1
 8007adc:	b29b      	uxth	r3, r3
 8007ade:	687a      	ldr	r2, [r7, #4]
 8007ae0:	4619      	mov	r1, r3
 8007ae2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d136      	bne.n	8007b56 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	68da      	ldr	r2, [r3, #12]
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f022 0220 	bic.w	r2, r2, #32
 8007af6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	68da      	ldr	r2, [r3, #12]
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007b06:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	695a      	ldr	r2, [r3, #20]
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f022 0201 	bic.w	r2, r2, #1
 8007b16:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2220      	movs	r2, #32
 8007b1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b24:	2b01      	cmp	r3, #1
 8007b26:	d10e      	bne.n	8007b46 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	68da      	ldr	r2, [r3, #12]
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f022 0210 	bic.w	r2, r2, #16
 8007b36:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007b3c:	4619      	mov	r1, r3
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f7ff fe40 	bl	80077c4 <HAL_UARTEx_RxEventCallback>
 8007b44:	e002      	b.n	8007b4c <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8007b46:	6878      	ldr	r0, [r7, #4]
 8007b48:	f7fb fac2 	bl	80030d0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2200      	movs	r2, #0
 8007b50:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8007b52:	2300      	movs	r3, #0
 8007b54:	e002      	b.n	8007b5c <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8007b56:	2300      	movs	r3, #0
 8007b58:	e000      	b.n	8007b5c <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8007b5a:	2302      	movs	r3, #2
  }
}
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	3710      	adds	r7, #16
 8007b60:	46bd      	mov	sp, r7
 8007b62:	bd80      	pop	{r7, pc}

08007b64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b68:	b09f      	sub	sp, #124	; 0x7c
 8007b6a:	af00      	add	r7, sp, #0
 8007b6c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	691b      	ldr	r3, [r3, #16]
 8007b74:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007b78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b7a:	68d9      	ldr	r1, [r3, #12]
 8007b7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b7e:	681a      	ldr	r2, [r3, #0]
 8007b80:	ea40 0301 	orr.w	r3, r0, r1
 8007b84:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007b86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b88:	689a      	ldr	r2, [r3, #8]
 8007b8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b8c:	691b      	ldr	r3, [r3, #16]
 8007b8e:	431a      	orrs	r2, r3
 8007b90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b92:	695b      	ldr	r3, [r3, #20]
 8007b94:	431a      	orrs	r2, r3
 8007b96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b98:	69db      	ldr	r3, [r3, #28]
 8007b9a:	4313      	orrs	r3, r2
 8007b9c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8007b9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	68db      	ldr	r3, [r3, #12]
 8007ba4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007ba8:	f021 010c 	bic.w	r1, r1, #12
 8007bac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bae:	681a      	ldr	r2, [r3, #0]
 8007bb0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007bb2:	430b      	orrs	r3, r1
 8007bb4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007bb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	695b      	ldr	r3, [r3, #20]
 8007bbc:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007bc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bc2:	6999      	ldr	r1, [r3, #24]
 8007bc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bc6:	681a      	ldr	r2, [r3, #0]
 8007bc8:	ea40 0301 	orr.w	r3, r0, r1
 8007bcc:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007bce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bd0:	681a      	ldr	r2, [r3, #0]
 8007bd2:	4bc5      	ldr	r3, [pc, #788]	; (8007ee8 <UART_SetConfig+0x384>)
 8007bd4:	429a      	cmp	r2, r3
 8007bd6:	d004      	beq.n	8007be2 <UART_SetConfig+0x7e>
 8007bd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bda:	681a      	ldr	r2, [r3, #0]
 8007bdc:	4bc3      	ldr	r3, [pc, #780]	; (8007eec <UART_SetConfig+0x388>)
 8007bde:	429a      	cmp	r2, r3
 8007be0:	d103      	bne.n	8007bea <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007be2:	f7fe f9bf 	bl	8005f64 <HAL_RCC_GetPCLK2Freq>
 8007be6:	6778      	str	r0, [r7, #116]	; 0x74
 8007be8:	e002      	b.n	8007bf0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007bea:	f7fe f9a7 	bl	8005f3c <HAL_RCC_GetPCLK1Freq>
 8007bee:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007bf0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bf2:	69db      	ldr	r3, [r3, #28]
 8007bf4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007bf8:	f040 80b6 	bne.w	8007d68 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007bfc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007bfe:	461c      	mov	r4, r3
 8007c00:	f04f 0500 	mov.w	r5, #0
 8007c04:	4622      	mov	r2, r4
 8007c06:	462b      	mov	r3, r5
 8007c08:	1891      	adds	r1, r2, r2
 8007c0a:	6439      	str	r1, [r7, #64]	; 0x40
 8007c0c:	415b      	adcs	r3, r3
 8007c0e:	647b      	str	r3, [r7, #68]	; 0x44
 8007c10:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007c14:	1912      	adds	r2, r2, r4
 8007c16:	eb45 0303 	adc.w	r3, r5, r3
 8007c1a:	f04f 0000 	mov.w	r0, #0
 8007c1e:	f04f 0100 	mov.w	r1, #0
 8007c22:	00d9      	lsls	r1, r3, #3
 8007c24:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007c28:	00d0      	lsls	r0, r2, #3
 8007c2a:	4602      	mov	r2, r0
 8007c2c:	460b      	mov	r3, r1
 8007c2e:	1911      	adds	r1, r2, r4
 8007c30:	6639      	str	r1, [r7, #96]	; 0x60
 8007c32:	416b      	adcs	r3, r5
 8007c34:	667b      	str	r3, [r7, #100]	; 0x64
 8007c36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c38:	685b      	ldr	r3, [r3, #4]
 8007c3a:	461a      	mov	r2, r3
 8007c3c:	f04f 0300 	mov.w	r3, #0
 8007c40:	1891      	adds	r1, r2, r2
 8007c42:	63b9      	str	r1, [r7, #56]	; 0x38
 8007c44:	415b      	adcs	r3, r3
 8007c46:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007c48:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007c4c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007c50:	f7f8 ff4e 	bl	8000af0 <__aeabi_uldivmod>
 8007c54:	4602      	mov	r2, r0
 8007c56:	460b      	mov	r3, r1
 8007c58:	4ba5      	ldr	r3, [pc, #660]	; (8007ef0 <UART_SetConfig+0x38c>)
 8007c5a:	fba3 2302 	umull	r2, r3, r3, r2
 8007c5e:	095b      	lsrs	r3, r3, #5
 8007c60:	011e      	lsls	r6, r3, #4
 8007c62:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007c64:	461c      	mov	r4, r3
 8007c66:	f04f 0500 	mov.w	r5, #0
 8007c6a:	4622      	mov	r2, r4
 8007c6c:	462b      	mov	r3, r5
 8007c6e:	1891      	adds	r1, r2, r2
 8007c70:	6339      	str	r1, [r7, #48]	; 0x30
 8007c72:	415b      	adcs	r3, r3
 8007c74:	637b      	str	r3, [r7, #52]	; 0x34
 8007c76:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007c7a:	1912      	adds	r2, r2, r4
 8007c7c:	eb45 0303 	adc.w	r3, r5, r3
 8007c80:	f04f 0000 	mov.w	r0, #0
 8007c84:	f04f 0100 	mov.w	r1, #0
 8007c88:	00d9      	lsls	r1, r3, #3
 8007c8a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007c8e:	00d0      	lsls	r0, r2, #3
 8007c90:	4602      	mov	r2, r0
 8007c92:	460b      	mov	r3, r1
 8007c94:	1911      	adds	r1, r2, r4
 8007c96:	65b9      	str	r1, [r7, #88]	; 0x58
 8007c98:	416b      	adcs	r3, r5
 8007c9a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007c9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c9e:	685b      	ldr	r3, [r3, #4]
 8007ca0:	461a      	mov	r2, r3
 8007ca2:	f04f 0300 	mov.w	r3, #0
 8007ca6:	1891      	adds	r1, r2, r2
 8007ca8:	62b9      	str	r1, [r7, #40]	; 0x28
 8007caa:	415b      	adcs	r3, r3
 8007cac:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007cae:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007cb2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007cb6:	f7f8 ff1b 	bl	8000af0 <__aeabi_uldivmod>
 8007cba:	4602      	mov	r2, r0
 8007cbc:	460b      	mov	r3, r1
 8007cbe:	4b8c      	ldr	r3, [pc, #560]	; (8007ef0 <UART_SetConfig+0x38c>)
 8007cc0:	fba3 1302 	umull	r1, r3, r3, r2
 8007cc4:	095b      	lsrs	r3, r3, #5
 8007cc6:	2164      	movs	r1, #100	; 0x64
 8007cc8:	fb01 f303 	mul.w	r3, r1, r3
 8007ccc:	1ad3      	subs	r3, r2, r3
 8007cce:	00db      	lsls	r3, r3, #3
 8007cd0:	3332      	adds	r3, #50	; 0x32
 8007cd2:	4a87      	ldr	r2, [pc, #540]	; (8007ef0 <UART_SetConfig+0x38c>)
 8007cd4:	fba2 2303 	umull	r2, r3, r2, r3
 8007cd8:	095b      	lsrs	r3, r3, #5
 8007cda:	005b      	lsls	r3, r3, #1
 8007cdc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007ce0:	441e      	add	r6, r3
 8007ce2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	f04f 0100 	mov.w	r1, #0
 8007cea:	4602      	mov	r2, r0
 8007cec:	460b      	mov	r3, r1
 8007cee:	1894      	adds	r4, r2, r2
 8007cf0:	623c      	str	r4, [r7, #32]
 8007cf2:	415b      	adcs	r3, r3
 8007cf4:	627b      	str	r3, [r7, #36]	; 0x24
 8007cf6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007cfa:	1812      	adds	r2, r2, r0
 8007cfc:	eb41 0303 	adc.w	r3, r1, r3
 8007d00:	f04f 0400 	mov.w	r4, #0
 8007d04:	f04f 0500 	mov.w	r5, #0
 8007d08:	00dd      	lsls	r5, r3, #3
 8007d0a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007d0e:	00d4      	lsls	r4, r2, #3
 8007d10:	4622      	mov	r2, r4
 8007d12:	462b      	mov	r3, r5
 8007d14:	1814      	adds	r4, r2, r0
 8007d16:	653c      	str	r4, [r7, #80]	; 0x50
 8007d18:	414b      	adcs	r3, r1
 8007d1a:	657b      	str	r3, [r7, #84]	; 0x54
 8007d1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d1e:	685b      	ldr	r3, [r3, #4]
 8007d20:	461a      	mov	r2, r3
 8007d22:	f04f 0300 	mov.w	r3, #0
 8007d26:	1891      	adds	r1, r2, r2
 8007d28:	61b9      	str	r1, [r7, #24]
 8007d2a:	415b      	adcs	r3, r3
 8007d2c:	61fb      	str	r3, [r7, #28]
 8007d2e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007d32:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007d36:	f7f8 fedb 	bl	8000af0 <__aeabi_uldivmod>
 8007d3a:	4602      	mov	r2, r0
 8007d3c:	460b      	mov	r3, r1
 8007d3e:	4b6c      	ldr	r3, [pc, #432]	; (8007ef0 <UART_SetConfig+0x38c>)
 8007d40:	fba3 1302 	umull	r1, r3, r3, r2
 8007d44:	095b      	lsrs	r3, r3, #5
 8007d46:	2164      	movs	r1, #100	; 0x64
 8007d48:	fb01 f303 	mul.w	r3, r1, r3
 8007d4c:	1ad3      	subs	r3, r2, r3
 8007d4e:	00db      	lsls	r3, r3, #3
 8007d50:	3332      	adds	r3, #50	; 0x32
 8007d52:	4a67      	ldr	r2, [pc, #412]	; (8007ef0 <UART_SetConfig+0x38c>)
 8007d54:	fba2 2303 	umull	r2, r3, r2, r3
 8007d58:	095b      	lsrs	r3, r3, #5
 8007d5a:	f003 0207 	and.w	r2, r3, #7
 8007d5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	4432      	add	r2, r6
 8007d64:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007d66:	e0b9      	b.n	8007edc <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007d68:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007d6a:	461c      	mov	r4, r3
 8007d6c:	f04f 0500 	mov.w	r5, #0
 8007d70:	4622      	mov	r2, r4
 8007d72:	462b      	mov	r3, r5
 8007d74:	1891      	adds	r1, r2, r2
 8007d76:	6139      	str	r1, [r7, #16]
 8007d78:	415b      	adcs	r3, r3
 8007d7a:	617b      	str	r3, [r7, #20]
 8007d7c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007d80:	1912      	adds	r2, r2, r4
 8007d82:	eb45 0303 	adc.w	r3, r5, r3
 8007d86:	f04f 0000 	mov.w	r0, #0
 8007d8a:	f04f 0100 	mov.w	r1, #0
 8007d8e:	00d9      	lsls	r1, r3, #3
 8007d90:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007d94:	00d0      	lsls	r0, r2, #3
 8007d96:	4602      	mov	r2, r0
 8007d98:	460b      	mov	r3, r1
 8007d9a:	eb12 0804 	adds.w	r8, r2, r4
 8007d9e:	eb43 0905 	adc.w	r9, r3, r5
 8007da2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007da4:	685b      	ldr	r3, [r3, #4]
 8007da6:	4618      	mov	r0, r3
 8007da8:	f04f 0100 	mov.w	r1, #0
 8007dac:	f04f 0200 	mov.w	r2, #0
 8007db0:	f04f 0300 	mov.w	r3, #0
 8007db4:	008b      	lsls	r3, r1, #2
 8007db6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007dba:	0082      	lsls	r2, r0, #2
 8007dbc:	4640      	mov	r0, r8
 8007dbe:	4649      	mov	r1, r9
 8007dc0:	f7f8 fe96 	bl	8000af0 <__aeabi_uldivmod>
 8007dc4:	4602      	mov	r2, r0
 8007dc6:	460b      	mov	r3, r1
 8007dc8:	4b49      	ldr	r3, [pc, #292]	; (8007ef0 <UART_SetConfig+0x38c>)
 8007dca:	fba3 2302 	umull	r2, r3, r3, r2
 8007dce:	095b      	lsrs	r3, r3, #5
 8007dd0:	011e      	lsls	r6, r3, #4
 8007dd2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	f04f 0100 	mov.w	r1, #0
 8007dda:	4602      	mov	r2, r0
 8007ddc:	460b      	mov	r3, r1
 8007dde:	1894      	adds	r4, r2, r2
 8007de0:	60bc      	str	r4, [r7, #8]
 8007de2:	415b      	adcs	r3, r3
 8007de4:	60fb      	str	r3, [r7, #12]
 8007de6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007dea:	1812      	adds	r2, r2, r0
 8007dec:	eb41 0303 	adc.w	r3, r1, r3
 8007df0:	f04f 0400 	mov.w	r4, #0
 8007df4:	f04f 0500 	mov.w	r5, #0
 8007df8:	00dd      	lsls	r5, r3, #3
 8007dfa:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007dfe:	00d4      	lsls	r4, r2, #3
 8007e00:	4622      	mov	r2, r4
 8007e02:	462b      	mov	r3, r5
 8007e04:	1814      	adds	r4, r2, r0
 8007e06:	64bc      	str	r4, [r7, #72]	; 0x48
 8007e08:	414b      	adcs	r3, r1
 8007e0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007e0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e0e:	685b      	ldr	r3, [r3, #4]
 8007e10:	4618      	mov	r0, r3
 8007e12:	f04f 0100 	mov.w	r1, #0
 8007e16:	f04f 0200 	mov.w	r2, #0
 8007e1a:	f04f 0300 	mov.w	r3, #0
 8007e1e:	008b      	lsls	r3, r1, #2
 8007e20:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007e24:	0082      	lsls	r2, r0, #2
 8007e26:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8007e2a:	f7f8 fe61 	bl	8000af0 <__aeabi_uldivmod>
 8007e2e:	4602      	mov	r2, r0
 8007e30:	460b      	mov	r3, r1
 8007e32:	4b2f      	ldr	r3, [pc, #188]	; (8007ef0 <UART_SetConfig+0x38c>)
 8007e34:	fba3 1302 	umull	r1, r3, r3, r2
 8007e38:	095b      	lsrs	r3, r3, #5
 8007e3a:	2164      	movs	r1, #100	; 0x64
 8007e3c:	fb01 f303 	mul.w	r3, r1, r3
 8007e40:	1ad3      	subs	r3, r2, r3
 8007e42:	011b      	lsls	r3, r3, #4
 8007e44:	3332      	adds	r3, #50	; 0x32
 8007e46:	4a2a      	ldr	r2, [pc, #168]	; (8007ef0 <UART_SetConfig+0x38c>)
 8007e48:	fba2 2303 	umull	r2, r3, r2, r3
 8007e4c:	095b      	lsrs	r3, r3, #5
 8007e4e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007e52:	441e      	add	r6, r3
 8007e54:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007e56:	4618      	mov	r0, r3
 8007e58:	f04f 0100 	mov.w	r1, #0
 8007e5c:	4602      	mov	r2, r0
 8007e5e:	460b      	mov	r3, r1
 8007e60:	1894      	adds	r4, r2, r2
 8007e62:	603c      	str	r4, [r7, #0]
 8007e64:	415b      	adcs	r3, r3
 8007e66:	607b      	str	r3, [r7, #4]
 8007e68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e6c:	1812      	adds	r2, r2, r0
 8007e6e:	eb41 0303 	adc.w	r3, r1, r3
 8007e72:	f04f 0400 	mov.w	r4, #0
 8007e76:	f04f 0500 	mov.w	r5, #0
 8007e7a:	00dd      	lsls	r5, r3, #3
 8007e7c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007e80:	00d4      	lsls	r4, r2, #3
 8007e82:	4622      	mov	r2, r4
 8007e84:	462b      	mov	r3, r5
 8007e86:	eb12 0a00 	adds.w	sl, r2, r0
 8007e8a:	eb43 0b01 	adc.w	fp, r3, r1
 8007e8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e90:	685b      	ldr	r3, [r3, #4]
 8007e92:	4618      	mov	r0, r3
 8007e94:	f04f 0100 	mov.w	r1, #0
 8007e98:	f04f 0200 	mov.w	r2, #0
 8007e9c:	f04f 0300 	mov.w	r3, #0
 8007ea0:	008b      	lsls	r3, r1, #2
 8007ea2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007ea6:	0082      	lsls	r2, r0, #2
 8007ea8:	4650      	mov	r0, sl
 8007eaa:	4659      	mov	r1, fp
 8007eac:	f7f8 fe20 	bl	8000af0 <__aeabi_uldivmod>
 8007eb0:	4602      	mov	r2, r0
 8007eb2:	460b      	mov	r3, r1
 8007eb4:	4b0e      	ldr	r3, [pc, #56]	; (8007ef0 <UART_SetConfig+0x38c>)
 8007eb6:	fba3 1302 	umull	r1, r3, r3, r2
 8007eba:	095b      	lsrs	r3, r3, #5
 8007ebc:	2164      	movs	r1, #100	; 0x64
 8007ebe:	fb01 f303 	mul.w	r3, r1, r3
 8007ec2:	1ad3      	subs	r3, r2, r3
 8007ec4:	011b      	lsls	r3, r3, #4
 8007ec6:	3332      	adds	r3, #50	; 0x32
 8007ec8:	4a09      	ldr	r2, [pc, #36]	; (8007ef0 <UART_SetConfig+0x38c>)
 8007eca:	fba2 2303 	umull	r2, r3, r2, r3
 8007ece:	095b      	lsrs	r3, r3, #5
 8007ed0:	f003 020f 	and.w	r2, r3, #15
 8007ed4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	4432      	add	r2, r6
 8007eda:	609a      	str	r2, [r3, #8]
}
 8007edc:	bf00      	nop
 8007ede:	377c      	adds	r7, #124	; 0x7c
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ee6:	bf00      	nop
 8007ee8:	40011000 	.word	0x40011000
 8007eec:	40011400 	.word	0x40011400
 8007ef0:	51eb851f 	.word	0x51eb851f

08007ef4 <__errno>:
 8007ef4:	4b01      	ldr	r3, [pc, #4]	; (8007efc <__errno+0x8>)
 8007ef6:	6818      	ldr	r0, [r3, #0]
 8007ef8:	4770      	bx	lr
 8007efa:	bf00      	nop
 8007efc:	20000014 	.word	0x20000014

08007f00 <__libc_init_array>:
 8007f00:	b570      	push	{r4, r5, r6, lr}
 8007f02:	4d0d      	ldr	r5, [pc, #52]	; (8007f38 <__libc_init_array+0x38>)
 8007f04:	4c0d      	ldr	r4, [pc, #52]	; (8007f3c <__libc_init_array+0x3c>)
 8007f06:	1b64      	subs	r4, r4, r5
 8007f08:	10a4      	asrs	r4, r4, #2
 8007f0a:	2600      	movs	r6, #0
 8007f0c:	42a6      	cmp	r6, r4
 8007f0e:	d109      	bne.n	8007f24 <__libc_init_array+0x24>
 8007f10:	4d0b      	ldr	r5, [pc, #44]	; (8007f40 <__libc_init_array+0x40>)
 8007f12:	4c0c      	ldr	r4, [pc, #48]	; (8007f44 <__libc_init_array+0x44>)
 8007f14:	f000 fef4 	bl	8008d00 <_init>
 8007f18:	1b64      	subs	r4, r4, r5
 8007f1a:	10a4      	asrs	r4, r4, #2
 8007f1c:	2600      	movs	r6, #0
 8007f1e:	42a6      	cmp	r6, r4
 8007f20:	d105      	bne.n	8007f2e <__libc_init_array+0x2e>
 8007f22:	bd70      	pop	{r4, r5, r6, pc}
 8007f24:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f28:	4798      	blx	r3
 8007f2a:	3601      	adds	r6, #1
 8007f2c:	e7ee      	b.n	8007f0c <__libc_init_array+0xc>
 8007f2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f32:	4798      	blx	r3
 8007f34:	3601      	adds	r6, #1
 8007f36:	e7f2      	b.n	8007f1e <__libc_init_array+0x1e>
 8007f38:	08008ddc 	.word	0x08008ddc
 8007f3c:	08008ddc 	.word	0x08008ddc
 8007f40:	08008ddc 	.word	0x08008ddc
 8007f44:	08008de0 	.word	0x08008de0

08007f48 <memset>:
 8007f48:	4402      	add	r2, r0
 8007f4a:	4603      	mov	r3, r0
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d100      	bne.n	8007f52 <memset+0xa>
 8007f50:	4770      	bx	lr
 8007f52:	f803 1b01 	strb.w	r1, [r3], #1
 8007f56:	e7f9      	b.n	8007f4c <memset+0x4>

08007f58 <_puts_r>:
 8007f58:	b570      	push	{r4, r5, r6, lr}
 8007f5a:	460e      	mov	r6, r1
 8007f5c:	4605      	mov	r5, r0
 8007f5e:	b118      	cbz	r0, 8007f68 <_puts_r+0x10>
 8007f60:	6983      	ldr	r3, [r0, #24]
 8007f62:	b90b      	cbnz	r3, 8007f68 <_puts_r+0x10>
 8007f64:	f000 fa48 	bl	80083f8 <__sinit>
 8007f68:	69ab      	ldr	r3, [r5, #24]
 8007f6a:	68ac      	ldr	r4, [r5, #8]
 8007f6c:	b913      	cbnz	r3, 8007f74 <_puts_r+0x1c>
 8007f6e:	4628      	mov	r0, r5
 8007f70:	f000 fa42 	bl	80083f8 <__sinit>
 8007f74:	4b2c      	ldr	r3, [pc, #176]	; (8008028 <_puts_r+0xd0>)
 8007f76:	429c      	cmp	r4, r3
 8007f78:	d120      	bne.n	8007fbc <_puts_r+0x64>
 8007f7a:	686c      	ldr	r4, [r5, #4]
 8007f7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007f7e:	07db      	lsls	r3, r3, #31
 8007f80:	d405      	bmi.n	8007f8e <_puts_r+0x36>
 8007f82:	89a3      	ldrh	r3, [r4, #12]
 8007f84:	0598      	lsls	r0, r3, #22
 8007f86:	d402      	bmi.n	8007f8e <_puts_r+0x36>
 8007f88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f8a:	f000 fad3 	bl	8008534 <__retarget_lock_acquire_recursive>
 8007f8e:	89a3      	ldrh	r3, [r4, #12]
 8007f90:	0719      	lsls	r1, r3, #28
 8007f92:	d51d      	bpl.n	8007fd0 <_puts_r+0x78>
 8007f94:	6923      	ldr	r3, [r4, #16]
 8007f96:	b1db      	cbz	r3, 8007fd0 <_puts_r+0x78>
 8007f98:	3e01      	subs	r6, #1
 8007f9a:	68a3      	ldr	r3, [r4, #8]
 8007f9c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007fa0:	3b01      	subs	r3, #1
 8007fa2:	60a3      	str	r3, [r4, #8]
 8007fa4:	bb39      	cbnz	r1, 8007ff6 <_puts_r+0x9e>
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	da38      	bge.n	800801c <_puts_r+0xc4>
 8007faa:	4622      	mov	r2, r4
 8007fac:	210a      	movs	r1, #10
 8007fae:	4628      	mov	r0, r5
 8007fb0:	f000 f848 	bl	8008044 <__swbuf_r>
 8007fb4:	3001      	adds	r0, #1
 8007fb6:	d011      	beq.n	8007fdc <_puts_r+0x84>
 8007fb8:	250a      	movs	r5, #10
 8007fba:	e011      	b.n	8007fe0 <_puts_r+0x88>
 8007fbc:	4b1b      	ldr	r3, [pc, #108]	; (800802c <_puts_r+0xd4>)
 8007fbe:	429c      	cmp	r4, r3
 8007fc0:	d101      	bne.n	8007fc6 <_puts_r+0x6e>
 8007fc2:	68ac      	ldr	r4, [r5, #8]
 8007fc4:	e7da      	b.n	8007f7c <_puts_r+0x24>
 8007fc6:	4b1a      	ldr	r3, [pc, #104]	; (8008030 <_puts_r+0xd8>)
 8007fc8:	429c      	cmp	r4, r3
 8007fca:	bf08      	it	eq
 8007fcc:	68ec      	ldreq	r4, [r5, #12]
 8007fce:	e7d5      	b.n	8007f7c <_puts_r+0x24>
 8007fd0:	4621      	mov	r1, r4
 8007fd2:	4628      	mov	r0, r5
 8007fd4:	f000 f888 	bl	80080e8 <__swsetup_r>
 8007fd8:	2800      	cmp	r0, #0
 8007fda:	d0dd      	beq.n	8007f98 <_puts_r+0x40>
 8007fdc:	f04f 35ff 	mov.w	r5, #4294967295
 8007fe0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007fe2:	07da      	lsls	r2, r3, #31
 8007fe4:	d405      	bmi.n	8007ff2 <_puts_r+0x9a>
 8007fe6:	89a3      	ldrh	r3, [r4, #12]
 8007fe8:	059b      	lsls	r3, r3, #22
 8007fea:	d402      	bmi.n	8007ff2 <_puts_r+0x9a>
 8007fec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007fee:	f000 faa2 	bl	8008536 <__retarget_lock_release_recursive>
 8007ff2:	4628      	mov	r0, r5
 8007ff4:	bd70      	pop	{r4, r5, r6, pc}
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	da04      	bge.n	8008004 <_puts_r+0xac>
 8007ffa:	69a2      	ldr	r2, [r4, #24]
 8007ffc:	429a      	cmp	r2, r3
 8007ffe:	dc06      	bgt.n	800800e <_puts_r+0xb6>
 8008000:	290a      	cmp	r1, #10
 8008002:	d004      	beq.n	800800e <_puts_r+0xb6>
 8008004:	6823      	ldr	r3, [r4, #0]
 8008006:	1c5a      	adds	r2, r3, #1
 8008008:	6022      	str	r2, [r4, #0]
 800800a:	7019      	strb	r1, [r3, #0]
 800800c:	e7c5      	b.n	8007f9a <_puts_r+0x42>
 800800e:	4622      	mov	r2, r4
 8008010:	4628      	mov	r0, r5
 8008012:	f000 f817 	bl	8008044 <__swbuf_r>
 8008016:	3001      	adds	r0, #1
 8008018:	d1bf      	bne.n	8007f9a <_puts_r+0x42>
 800801a:	e7df      	b.n	8007fdc <_puts_r+0x84>
 800801c:	6823      	ldr	r3, [r4, #0]
 800801e:	250a      	movs	r5, #10
 8008020:	1c5a      	adds	r2, r3, #1
 8008022:	6022      	str	r2, [r4, #0]
 8008024:	701d      	strb	r5, [r3, #0]
 8008026:	e7db      	b.n	8007fe0 <_puts_r+0x88>
 8008028:	08008d90 	.word	0x08008d90
 800802c:	08008db0 	.word	0x08008db0
 8008030:	08008d70 	.word	0x08008d70

08008034 <puts>:
 8008034:	4b02      	ldr	r3, [pc, #8]	; (8008040 <puts+0xc>)
 8008036:	4601      	mov	r1, r0
 8008038:	6818      	ldr	r0, [r3, #0]
 800803a:	f7ff bf8d 	b.w	8007f58 <_puts_r>
 800803e:	bf00      	nop
 8008040:	20000014 	.word	0x20000014

08008044 <__swbuf_r>:
 8008044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008046:	460e      	mov	r6, r1
 8008048:	4614      	mov	r4, r2
 800804a:	4605      	mov	r5, r0
 800804c:	b118      	cbz	r0, 8008056 <__swbuf_r+0x12>
 800804e:	6983      	ldr	r3, [r0, #24]
 8008050:	b90b      	cbnz	r3, 8008056 <__swbuf_r+0x12>
 8008052:	f000 f9d1 	bl	80083f8 <__sinit>
 8008056:	4b21      	ldr	r3, [pc, #132]	; (80080dc <__swbuf_r+0x98>)
 8008058:	429c      	cmp	r4, r3
 800805a:	d12b      	bne.n	80080b4 <__swbuf_r+0x70>
 800805c:	686c      	ldr	r4, [r5, #4]
 800805e:	69a3      	ldr	r3, [r4, #24]
 8008060:	60a3      	str	r3, [r4, #8]
 8008062:	89a3      	ldrh	r3, [r4, #12]
 8008064:	071a      	lsls	r2, r3, #28
 8008066:	d52f      	bpl.n	80080c8 <__swbuf_r+0x84>
 8008068:	6923      	ldr	r3, [r4, #16]
 800806a:	b36b      	cbz	r3, 80080c8 <__swbuf_r+0x84>
 800806c:	6923      	ldr	r3, [r4, #16]
 800806e:	6820      	ldr	r0, [r4, #0]
 8008070:	1ac0      	subs	r0, r0, r3
 8008072:	6963      	ldr	r3, [r4, #20]
 8008074:	b2f6      	uxtb	r6, r6
 8008076:	4283      	cmp	r3, r0
 8008078:	4637      	mov	r7, r6
 800807a:	dc04      	bgt.n	8008086 <__swbuf_r+0x42>
 800807c:	4621      	mov	r1, r4
 800807e:	4628      	mov	r0, r5
 8008080:	f000 f926 	bl	80082d0 <_fflush_r>
 8008084:	bb30      	cbnz	r0, 80080d4 <__swbuf_r+0x90>
 8008086:	68a3      	ldr	r3, [r4, #8]
 8008088:	3b01      	subs	r3, #1
 800808a:	60a3      	str	r3, [r4, #8]
 800808c:	6823      	ldr	r3, [r4, #0]
 800808e:	1c5a      	adds	r2, r3, #1
 8008090:	6022      	str	r2, [r4, #0]
 8008092:	701e      	strb	r6, [r3, #0]
 8008094:	6963      	ldr	r3, [r4, #20]
 8008096:	3001      	adds	r0, #1
 8008098:	4283      	cmp	r3, r0
 800809a:	d004      	beq.n	80080a6 <__swbuf_r+0x62>
 800809c:	89a3      	ldrh	r3, [r4, #12]
 800809e:	07db      	lsls	r3, r3, #31
 80080a0:	d506      	bpl.n	80080b0 <__swbuf_r+0x6c>
 80080a2:	2e0a      	cmp	r6, #10
 80080a4:	d104      	bne.n	80080b0 <__swbuf_r+0x6c>
 80080a6:	4621      	mov	r1, r4
 80080a8:	4628      	mov	r0, r5
 80080aa:	f000 f911 	bl	80082d0 <_fflush_r>
 80080ae:	b988      	cbnz	r0, 80080d4 <__swbuf_r+0x90>
 80080b0:	4638      	mov	r0, r7
 80080b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080b4:	4b0a      	ldr	r3, [pc, #40]	; (80080e0 <__swbuf_r+0x9c>)
 80080b6:	429c      	cmp	r4, r3
 80080b8:	d101      	bne.n	80080be <__swbuf_r+0x7a>
 80080ba:	68ac      	ldr	r4, [r5, #8]
 80080bc:	e7cf      	b.n	800805e <__swbuf_r+0x1a>
 80080be:	4b09      	ldr	r3, [pc, #36]	; (80080e4 <__swbuf_r+0xa0>)
 80080c0:	429c      	cmp	r4, r3
 80080c2:	bf08      	it	eq
 80080c4:	68ec      	ldreq	r4, [r5, #12]
 80080c6:	e7ca      	b.n	800805e <__swbuf_r+0x1a>
 80080c8:	4621      	mov	r1, r4
 80080ca:	4628      	mov	r0, r5
 80080cc:	f000 f80c 	bl	80080e8 <__swsetup_r>
 80080d0:	2800      	cmp	r0, #0
 80080d2:	d0cb      	beq.n	800806c <__swbuf_r+0x28>
 80080d4:	f04f 37ff 	mov.w	r7, #4294967295
 80080d8:	e7ea      	b.n	80080b0 <__swbuf_r+0x6c>
 80080da:	bf00      	nop
 80080dc:	08008d90 	.word	0x08008d90
 80080e0:	08008db0 	.word	0x08008db0
 80080e4:	08008d70 	.word	0x08008d70

080080e8 <__swsetup_r>:
 80080e8:	4b32      	ldr	r3, [pc, #200]	; (80081b4 <__swsetup_r+0xcc>)
 80080ea:	b570      	push	{r4, r5, r6, lr}
 80080ec:	681d      	ldr	r5, [r3, #0]
 80080ee:	4606      	mov	r6, r0
 80080f0:	460c      	mov	r4, r1
 80080f2:	b125      	cbz	r5, 80080fe <__swsetup_r+0x16>
 80080f4:	69ab      	ldr	r3, [r5, #24]
 80080f6:	b913      	cbnz	r3, 80080fe <__swsetup_r+0x16>
 80080f8:	4628      	mov	r0, r5
 80080fa:	f000 f97d 	bl	80083f8 <__sinit>
 80080fe:	4b2e      	ldr	r3, [pc, #184]	; (80081b8 <__swsetup_r+0xd0>)
 8008100:	429c      	cmp	r4, r3
 8008102:	d10f      	bne.n	8008124 <__swsetup_r+0x3c>
 8008104:	686c      	ldr	r4, [r5, #4]
 8008106:	89a3      	ldrh	r3, [r4, #12]
 8008108:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800810c:	0719      	lsls	r1, r3, #28
 800810e:	d42c      	bmi.n	800816a <__swsetup_r+0x82>
 8008110:	06dd      	lsls	r5, r3, #27
 8008112:	d411      	bmi.n	8008138 <__swsetup_r+0x50>
 8008114:	2309      	movs	r3, #9
 8008116:	6033      	str	r3, [r6, #0]
 8008118:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800811c:	81a3      	strh	r3, [r4, #12]
 800811e:	f04f 30ff 	mov.w	r0, #4294967295
 8008122:	e03e      	b.n	80081a2 <__swsetup_r+0xba>
 8008124:	4b25      	ldr	r3, [pc, #148]	; (80081bc <__swsetup_r+0xd4>)
 8008126:	429c      	cmp	r4, r3
 8008128:	d101      	bne.n	800812e <__swsetup_r+0x46>
 800812a:	68ac      	ldr	r4, [r5, #8]
 800812c:	e7eb      	b.n	8008106 <__swsetup_r+0x1e>
 800812e:	4b24      	ldr	r3, [pc, #144]	; (80081c0 <__swsetup_r+0xd8>)
 8008130:	429c      	cmp	r4, r3
 8008132:	bf08      	it	eq
 8008134:	68ec      	ldreq	r4, [r5, #12]
 8008136:	e7e6      	b.n	8008106 <__swsetup_r+0x1e>
 8008138:	0758      	lsls	r0, r3, #29
 800813a:	d512      	bpl.n	8008162 <__swsetup_r+0x7a>
 800813c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800813e:	b141      	cbz	r1, 8008152 <__swsetup_r+0x6a>
 8008140:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008144:	4299      	cmp	r1, r3
 8008146:	d002      	beq.n	800814e <__swsetup_r+0x66>
 8008148:	4630      	mov	r0, r6
 800814a:	f000 fa59 	bl	8008600 <_free_r>
 800814e:	2300      	movs	r3, #0
 8008150:	6363      	str	r3, [r4, #52]	; 0x34
 8008152:	89a3      	ldrh	r3, [r4, #12]
 8008154:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008158:	81a3      	strh	r3, [r4, #12]
 800815a:	2300      	movs	r3, #0
 800815c:	6063      	str	r3, [r4, #4]
 800815e:	6923      	ldr	r3, [r4, #16]
 8008160:	6023      	str	r3, [r4, #0]
 8008162:	89a3      	ldrh	r3, [r4, #12]
 8008164:	f043 0308 	orr.w	r3, r3, #8
 8008168:	81a3      	strh	r3, [r4, #12]
 800816a:	6923      	ldr	r3, [r4, #16]
 800816c:	b94b      	cbnz	r3, 8008182 <__swsetup_r+0x9a>
 800816e:	89a3      	ldrh	r3, [r4, #12]
 8008170:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008174:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008178:	d003      	beq.n	8008182 <__swsetup_r+0x9a>
 800817a:	4621      	mov	r1, r4
 800817c:	4630      	mov	r0, r6
 800817e:	f000 f9ff 	bl	8008580 <__smakebuf_r>
 8008182:	89a0      	ldrh	r0, [r4, #12]
 8008184:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008188:	f010 0301 	ands.w	r3, r0, #1
 800818c:	d00a      	beq.n	80081a4 <__swsetup_r+0xbc>
 800818e:	2300      	movs	r3, #0
 8008190:	60a3      	str	r3, [r4, #8]
 8008192:	6963      	ldr	r3, [r4, #20]
 8008194:	425b      	negs	r3, r3
 8008196:	61a3      	str	r3, [r4, #24]
 8008198:	6923      	ldr	r3, [r4, #16]
 800819a:	b943      	cbnz	r3, 80081ae <__swsetup_r+0xc6>
 800819c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80081a0:	d1ba      	bne.n	8008118 <__swsetup_r+0x30>
 80081a2:	bd70      	pop	{r4, r5, r6, pc}
 80081a4:	0781      	lsls	r1, r0, #30
 80081a6:	bf58      	it	pl
 80081a8:	6963      	ldrpl	r3, [r4, #20]
 80081aa:	60a3      	str	r3, [r4, #8]
 80081ac:	e7f4      	b.n	8008198 <__swsetup_r+0xb0>
 80081ae:	2000      	movs	r0, #0
 80081b0:	e7f7      	b.n	80081a2 <__swsetup_r+0xba>
 80081b2:	bf00      	nop
 80081b4:	20000014 	.word	0x20000014
 80081b8:	08008d90 	.word	0x08008d90
 80081bc:	08008db0 	.word	0x08008db0
 80081c0:	08008d70 	.word	0x08008d70

080081c4 <__sflush_r>:
 80081c4:	898a      	ldrh	r2, [r1, #12]
 80081c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081ca:	4605      	mov	r5, r0
 80081cc:	0710      	lsls	r0, r2, #28
 80081ce:	460c      	mov	r4, r1
 80081d0:	d458      	bmi.n	8008284 <__sflush_r+0xc0>
 80081d2:	684b      	ldr	r3, [r1, #4]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	dc05      	bgt.n	80081e4 <__sflush_r+0x20>
 80081d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80081da:	2b00      	cmp	r3, #0
 80081dc:	dc02      	bgt.n	80081e4 <__sflush_r+0x20>
 80081de:	2000      	movs	r0, #0
 80081e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80081e6:	2e00      	cmp	r6, #0
 80081e8:	d0f9      	beq.n	80081de <__sflush_r+0x1a>
 80081ea:	2300      	movs	r3, #0
 80081ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80081f0:	682f      	ldr	r7, [r5, #0]
 80081f2:	602b      	str	r3, [r5, #0]
 80081f4:	d032      	beq.n	800825c <__sflush_r+0x98>
 80081f6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80081f8:	89a3      	ldrh	r3, [r4, #12]
 80081fa:	075a      	lsls	r2, r3, #29
 80081fc:	d505      	bpl.n	800820a <__sflush_r+0x46>
 80081fe:	6863      	ldr	r3, [r4, #4]
 8008200:	1ac0      	subs	r0, r0, r3
 8008202:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008204:	b10b      	cbz	r3, 800820a <__sflush_r+0x46>
 8008206:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008208:	1ac0      	subs	r0, r0, r3
 800820a:	2300      	movs	r3, #0
 800820c:	4602      	mov	r2, r0
 800820e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008210:	6a21      	ldr	r1, [r4, #32]
 8008212:	4628      	mov	r0, r5
 8008214:	47b0      	blx	r6
 8008216:	1c43      	adds	r3, r0, #1
 8008218:	89a3      	ldrh	r3, [r4, #12]
 800821a:	d106      	bne.n	800822a <__sflush_r+0x66>
 800821c:	6829      	ldr	r1, [r5, #0]
 800821e:	291d      	cmp	r1, #29
 8008220:	d82c      	bhi.n	800827c <__sflush_r+0xb8>
 8008222:	4a2a      	ldr	r2, [pc, #168]	; (80082cc <__sflush_r+0x108>)
 8008224:	40ca      	lsrs	r2, r1
 8008226:	07d6      	lsls	r6, r2, #31
 8008228:	d528      	bpl.n	800827c <__sflush_r+0xb8>
 800822a:	2200      	movs	r2, #0
 800822c:	6062      	str	r2, [r4, #4]
 800822e:	04d9      	lsls	r1, r3, #19
 8008230:	6922      	ldr	r2, [r4, #16]
 8008232:	6022      	str	r2, [r4, #0]
 8008234:	d504      	bpl.n	8008240 <__sflush_r+0x7c>
 8008236:	1c42      	adds	r2, r0, #1
 8008238:	d101      	bne.n	800823e <__sflush_r+0x7a>
 800823a:	682b      	ldr	r3, [r5, #0]
 800823c:	b903      	cbnz	r3, 8008240 <__sflush_r+0x7c>
 800823e:	6560      	str	r0, [r4, #84]	; 0x54
 8008240:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008242:	602f      	str	r7, [r5, #0]
 8008244:	2900      	cmp	r1, #0
 8008246:	d0ca      	beq.n	80081de <__sflush_r+0x1a>
 8008248:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800824c:	4299      	cmp	r1, r3
 800824e:	d002      	beq.n	8008256 <__sflush_r+0x92>
 8008250:	4628      	mov	r0, r5
 8008252:	f000 f9d5 	bl	8008600 <_free_r>
 8008256:	2000      	movs	r0, #0
 8008258:	6360      	str	r0, [r4, #52]	; 0x34
 800825a:	e7c1      	b.n	80081e0 <__sflush_r+0x1c>
 800825c:	6a21      	ldr	r1, [r4, #32]
 800825e:	2301      	movs	r3, #1
 8008260:	4628      	mov	r0, r5
 8008262:	47b0      	blx	r6
 8008264:	1c41      	adds	r1, r0, #1
 8008266:	d1c7      	bne.n	80081f8 <__sflush_r+0x34>
 8008268:	682b      	ldr	r3, [r5, #0]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d0c4      	beq.n	80081f8 <__sflush_r+0x34>
 800826e:	2b1d      	cmp	r3, #29
 8008270:	d001      	beq.n	8008276 <__sflush_r+0xb2>
 8008272:	2b16      	cmp	r3, #22
 8008274:	d101      	bne.n	800827a <__sflush_r+0xb6>
 8008276:	602f      	str	r7, [r5, #0]
 8008278:	e7b1      	b.n	80081de <__sflush_r+0x1a>
 800827a:	89a3      	ldrh	r3, [r4, #12]
 800827c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008280:	81a3      	strh	r3, [r4, #12]
 8008282:	e7ad      	b.n	80081e0 <__sflush_r+0x1c>
 8008284:	690f      	ldr	r7, [r1, #16]
 8008286:	2f00      	cmp	r7, #0
 8008288:	d0a9      	beq.n	80081de <__sflush_r+0x1a>
 800828a:	0793      	lsls	r3, r2, #30
 800828c:	680e      	ldr	r6, [r1, #0]
 800828e:	bf08      	it	eq
 8008290:	694b      	ldreq	r3, [r1, #20]
 8008292:	600f      	str	r7, [r1, #0]
 8008294:	bf18      	it	ne
 8008296:	2300      	movne	r3, #0
 8008298:	eba6 0807 	sub.w	r8, r6, r7
 800829c:	608b      	str	r3, [r1, #8]
 800829e:	f1b8 0f00 	cmp.w	r8, #0
 80082a2:	dd9c      	ble.n	80081de <__sflush_r+0x1a>
 80082a4:	6a21      	ldr	r1, [r4, #32]
 80082a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80082a8:	4643      	mov	r3, r8
 80082aa:	463a      	mov	r2, r7
 80082ac:	4628      	mov	r0, r5
 80082ae:	47b0      	blx	r6
 80082b0:	2800      	cmp	r0, #0
 80082b2:	dc06      	bgt.n	80082c2 <__sflush_r+0xfe>
 80082b4:	89a3      	ldrh	r3, [r4, #12]
 80082b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082ba:	81a3      	strh	r3, [r4, #12]
 80082bc:	f04f 30ff 	mov.w	r0, #4294967295
 80082c0:	e78e      	b.n	80081e0 <__sflush_r+0x1c>
 80082c2:	4407      	add	r7, r0
 80082c4:	eba8 0800 	sub.w	r8, r8, r0
 80082c8:	e7e9      	b.n	800829e <__sflush_r+0xda>
 80082ca:	bf00      	nop
 80082cc:	20400001 	.word	0x20400001

080082d0 <_fflush_r>:
 80082d0:	b538      	push	{r3, r4, r5, lr}
 80082d2:	690b      	ldr	r3, [r1, #16]
 80082d4:	4605      	mov	r5, r0
 80082d6:	460c      	mov	r4, r1
 80082d8:	b913      	cbnz	r3, 80082e0 <_fflush_r+0x10>
 80082da:	2500      	movs	r5, #0
 80082dc:	4628      	mov	r0, r5
 80082de:	bd38      	pop	{r3, r4, r5, pc}
 80082e0:	b118      	cbz	r0, 80082ea <_fflush_r+0x1a>
 80082e2:	6983      	ldr	r3, [r0, #24]
 80082e4:	b90b      	cbnz	r3, 80082ea <_fflush_r+0x1a>
 80082e6:	f000 f887 	bl	80083f8 <__sinit>
 80082ea:	4b14      	ldr	r3, [pc, #80]	; (800833c <_fflush_r+0x6c>)
 80082ec:	429c      	cmp	r4, r3
 80082ee:	d11b      	bne.n	8008328 <_fflush_r+0x58>
 80082f0:	686c      	ldr	r4, [r5, #4]
 80082f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d0ef      	beq.n	80082da <_fflush_r+0xa>
 80082fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80082fc:	07d0      	lsls	r0, r2, #31
 80082fe:	d404      	bmi.n	800830a <_fflush_r+0x3a>
 8008300:	0599      	lsls	r1, r3, #22
 8008302:	d402      	bmi.n	800830a <_fflush_r+0x3a>
 8008304:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008306:	f000 f915 	bl	8008534 <__retarget_lock_acquire_recursive>
 800830a:	4628      	mov	r0, r5
 800830c:	4621      	mov	r1, r4
 800830e:	f7ff ff59 	bl	80081c4 <__sflush_r>
 8008312:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008314:	07da      	lsls	r2, r3, #31
 8008316:	4605      	mov	r5, r0
 8008318:	d4e0      	bmi.n	80082dc <_fflush_r+0xc>
 800831a:	89a3      	ldrh	r3, [r4, #12]
 800831c:	059b      	lsls	r3, r3, #22
 800831e:	d4dd      	bmi.n	80082dc <_fflush_r+0xc>
 8008320:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008322:	f000 f908 	bl	8008536 <__retarget_lock_release_recursive>
 8008326:	e7d9      	b.n	80082dc <_fflush_r+0xc>
 8008328:	4b05      	ldr	r3, [pc, #20]	; (8008340 <_fflush_r+0x70>)
 800832a:	429c      	cmp	r4, r3
 800832c:	d101      	bne.n	8008332 <_fflush_r+0x62>
 800832e:	68ac      	ldr	r4, [r5, #8]
 8008330:	e7df      	b.n	80082f2 <_fflush_r+0x22>
 8008332:	4b04      	ldr	r3, [pc, #16]	; (8008344 <_fflush_r+0x74>)
 8008334:	429c      	cmp	r4, r3
 8008336:	bf08      	it	eq
 8008338:	68ec      	ldreq	r4, [r5, #12]
 800833a:	e7da      	b.n	80082f2 <_fflush_r+0x22>
 800833c:	08008d90 	.word	0x08008d90
 8008340:	08008db0 	.word	0x08008db0
 8008344:	08008d70 	.word	0x08008d70

08008348 <std>:
 8008348:	2300      	movs	r3, #0
 800834a:	b510      	push	{r4, lr}
 800834c:	4604      	mov	r4, r0
 800834e:	e9c0 3300 	strd	r3, r3, [r0]
 8008352:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008356:	6083      	str	r3, [r0, #8]
 8008358:	8181      	strh	r1, [r0, #12]
 800835a:	6643      	str	r3, [r0, #100]	; 0x64
 800835c:	81c2      	strh	r2, [r0, #14]
 800835e:	6183      	str	r3, [r0, #24]
 8008360:	4619      	mov	r1, r3
 8008362:	2208      	movs	r2, #8
 8008364:	305c      	adds	r0, #92	; 0x5c
 8008366:	f7ff fdef 	bl	8007f48 <memset>
 800836a:	4b05      	ldr	r3, [pc, #20]	; (8008380 <std+0x38>)
 800836c:	6263      	str	r3, [r4, #36]	; 0x24
 800836e:	4b05      	ldr	r3, [pc, #20]	; (8008384 <std+0x3c>)
 8008370:	62a3      	str	r3, [r4, #40]	; 0x28
 8008372:	4b05      	ldr	r3, [pc, #20]	; (8008388 <std+0x40>)
 8008374:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008376:	4b05      	ldr	r3, [pc, #20]	; (800838c <std+0x44>)
 8008378:	6224      	str	r4, [r4, #32]
 800837a:	6323      	str	r3, [r4, #48]	; 0x30
 800837c:	bd10      	pop	{r4, pc}
 800837e:	bf00      	nop
 8008380:	08008775 	.word	0x08008775
 8008384:	08008797 	.word	0x08008797
 8008388:	080087cf 	.word	0x080087cf
 800838c:	080087f3 	.word	0x080087f3

08008390 <_cleanup_r>:
 8008390:	4901      	ldr	r1, [pc, #4]	; (8008398 <_cleanup_r+0x8>)
 8008392:	f000 b8af 	b.w	80084f4 <_fwalk_reent>
 8008396:	bf00      	nop
 8008398:	080082d1 	.word	0x080082d1

0800839c <__sfmoreglue>:
 800839c:	b570      	push	{r4, r5, r6, lr}
 800839e:	1e4a      	subs	r2, r1, #1
 80083a0:	2568      	movs	r5, #104	; 0x68
 80083a2:	4355      	muls	r5, r2
 80083a4:	460e      	mov	r6, r1
 80083a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80083aa:	f000 f979 	bl	80086a0 <_malloc_r>
 80083ae:	4604      	mov	r4, r0
 80083b0:	b140      	cbz	r0, 80083c4 <__sfmoreglue+0x28>
 80083b2:	2100      	movs	r1, #0
 80083b4:	e9c0 1600 	strd	r1, r6, [r0]
 80083b8:	300c      	adds	r0, #12
 80083ba:	60a0      	str	r0, [r4, #8]
 80083bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80083c0:	f7ff fdc2 	bl	8007f48 <memset>
 80083c4:	4620      	mov	r0, r4
 80083c6:	bd70      	pop	{r4, r5, r6, pc}

080083c8 <__sfp_lock_acquire>:
 80083c8:	4801      	ldr	r0, [pc, #4]	; (80083d0 <__sfp_lock_acquire+0x8>)
 80083ca:	f000 b8b3 	b.w	8008534 <__retarget_lock_acquire_recursive>
 80083ce:	bf00      	nop
 80083d0:	2000064c 	.word	0x2000064c

080083d4 <__sfp_lock_release>:
 80083d4:	4801      	ldr	r0, [pc, #4]	; (80083dc <__sfp_lock_release+0x8>)
 80083d6:	f000 b8ae 	b.w	8008536 <__retarget_lock_release_recursive>
 80083da:	bf00      	nop
 80083dc:	2000064c 	.word	0x2000064c

080083e0 <__sinit_lock_acquire>:
 80083e0:	4801      	ldr	r0, [pc, #4]	; (80083e8 <__sinit_lock_acquire+0x8>)
 80083e2:	f000 b8a7 	b.w	8008534 <__retarget_lock_acquire_recursive>
 80083e6:	bf00      	nop
 80083e8:	20000647 	.word	0x20000647

080083ec <__sinit_lock_release>:
 80083ec:	4801      	ldr	r0, [pc, #4]	; (80083f4 <__sinit_lock_release+0x8>)
 80083ee:	f000 b8a2 	b.w	8008536 <__retarget_lock_release_recursive>
 80083f2:	bf00      	nop
 80083f4:	20000647 	.word	0x20000647

080083f8 <__sinit>:
 80083f8:	b510      	push	{r4, lr}
 80083fa:	4604      	mov	r4, r0
 80083fc:	f7ff fff0 	bl	80083e0 <__sinit_lock_acquire>
 8008400:	69a3      	ldr	r3, [r4, #24]
 8008402:	b11b      	cbz	r3, 800840c <__sinit+0x14>
 8008404:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008408:	f7ff bff0 	b.w	80083ec <__sinit_lock_release>
 800840c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008410:	6523      	str	r3, [r4, #80]	; 0x50
 8008412:	4b13      	ldr	r3, [pc, #76]	; (8008460 <__sinit+0x68>)
 8008414:	4a13      	ldr	r2, [pc, #76]	; (8008464 <__sinit+0x6c>)
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	62a2      	str	r2, [r4, #40]	; 0x28
 800841a:	42a3      	cmp	r3, r4
 800841c:	bf04      	itt	eq
 800841e:	2301      	moveq	r3, #1
 8008420:	61a3      	streq	r3, [r4, #24]
 8008422:	4620      	mov	r0, r4
 8008424:	f000 f820 	bl	8008468 <__sfp>
 8008428:	6060      	str	r0, [r4, #4]
 800842a:	4620      	mov	r0, r4
 800842c:	f000 f81c 	bl	8008468 <__sfp>
 8008430:	60a0      	str	r0, [r4, #8]
 8008432:	4620      	mov	r0, r4
 8008434:	f000 f818 	bl	8008468 <__sfp>
 8008438:	2200      	movs	r2, #0
 800843a:	60e0      	str	r0, [r4, #12]
 800843c:	2104      	movs	r1, #4
 800843e:	6860      	ldr	r0, [r4, #4]
 8008440:	f7ff ff82 	bl	8008348 <std>
 8008444:	68a0      	ldr	r0, [r4, #8]
 8008446:	2201      	movs	r2, #1
 8008448:	2109      	movs	r1, #9
 800844a:	f7ff ff7d 	bl	8008348 <std>
 800844e:	68e0      	ldr	r0, [r4, #12]
 8008450:	2202      	movs	r2, #2
 8008452:	2112      	movs	r1, #18
 8008454:	f7ff ff78 	bl	8008348 <std>
 8008458:	2301      	movs	r3, #1
 800845a:	61a3      	str	r3, [r4, #24]
 800845c:	e7d2      	b.n	8008404 <__sinit+0xc>
 800845e:	bf00      	nop
 8008460:	08008d6c 	.word	0x08008d6c
 8008464:	08008391 	.word	0x08008391

08008468 <__sfp>:
 8008468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800846a:	4607      	mov	r7, r0
 800846c:	f7ff ffac 	bl	80083c8 <__sfp_lock_acquire>
 8008470:	4b1e      	ldr	r3, [pc, #120]	; (80084ec <__sfp+0x84>)
 8008472:	681e      	ldr	r6, [r3, #0]
 8008474:	69b3      	ldr	r3, [r6, #24]
 8008476:	b913      	cbnz	r3, 800847e <__sfp+0x16>
 8008478:	4630      	mov	r0, r6
 800847a:	f7ff ffbd 	bl	80083f8 <__sinit>
 800847e:	3648      	adds	r6, #72	; 0x48
 8008480:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008484:	3b01      	subs	r3, #1
 8008486:	d503      	bpl.n	8008490 <__sfp+0x28>
 8008488:	6833      	ldr	r3, [r6, #0]
 800848a:	b30b      	cbz	r3, 80084d0 <__sfp+0x68>
 800848c:	6836      	ldr	r6, [r6, #0]
 800848e:	e7f7      	b.n	8008480 <__sfp+0x18>
 8008490:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008494:	b9d5      	cbnz	r5, 80084cc <__sfp+0x64>
 8008496:	4b16      	ldr	r3, [pc, #88]	; (80084f0 <__sfp+0x88>)
 8008498:	60e3      	str	r3, [r4, #12]
 800849a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800849e:	6665      	str	r5, [r4, #100]	; 0x64
 80084a0:	f000 f847 	bl	8008532 <__retarget_lock_init_recursive>
 80084a4:	f7ff ff96 	bl	80083d4 <__sfp_lock_release>
 80084a8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80084ac:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80084b0:	6025      	str	r5, [r4, #0]
 80084b2:	61a5      	str	r5, [r4, #24]
 80084b4:	2208      	movs	r2, #8
 80084b6:	4629      	mov	r1, r5
 80084b8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80084bc:	f7ff fd44 	bl	8007f48 <memset>
 80084c0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80084c4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80084c8:	4620      	mov	r0, r4
 80084ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80084cc:	3468      	adds	r4, #104	; 0x68
 80084ce:	e7d9      	b.n	8008484 <__sfp+0x1c>
 80084d0:	2104      	movs	r1, #4
 80084d2:	4638      	mov	r0, r7
 80084d4:	f7ff ff62 	bl	800839c <__sfmoreglue>
 80084d8:	4604      	mov	r4, r0
 80084da:	6030      	str	r0, [r6, #0]
 80084dc:	2800      	cmp	r0, #0
 80084de:	d1d5      	bne.n	800848c <__sfp+0x24>
 80084e0:	f7ff ff78 	bl	80083d4 <__sfp_lock_release>
 80084e4:	230c      	movs	r3, #12
 80084e6:	603b      	str	r3, [r7, #0]
 80084e8:	e7ee      	b.n	80084c8 <__sfp+0x60>
 80084ea:	bf00      	nop
 80084ec:	08008d6c 	.word	0x08008d6c
 80084f0:	ffff0001 	.word	0xffff0001

080084f4 <_fwalk_reent>:
 80084f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084f8:	4606      	mov	r6, r0
 80084fa:	4688      	mov	r8, r1
 80084fc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008500:	2700      	movs	r7, #0
 8008502:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008506:	f1b9 0901 	subs.w	r9, r9, #1
 800850a:	d505      	bpl.n	8008518 <_fwalk_reent+0x24>
 800850c:	6824      	ldr	r4, [r4, #0]
 800850e:	2c00      	cmp	r4, #0
 8008510:	d1f7      	bne.n	8008502 <_fwalk_reent+0xe>
 8008512:	4638      	mov	r0, r7
 8008514:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008518:	89ab      	ldrh	r3, [r5, #12]
 800851a:	2b01      	cmp	r3, #1
 800851c:	d907      	bls.n	800852e <_fwalk_reent+0x3a>
 800851e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008522:	3301      	adds	r3, #1
 8008524:	d003      	beq.n	800852e <_fwalk_reent+0x3a>
 8008526:	4629      	mov	r1, r5
 8008528:	4630      	mov	r0, r6
 800852a:	47c0      	blx	r8
 800852c:	4307      	orrs	r7, r0
 800852e:	3568      	adds	r5, #104	; 0x68
 8008530:	e7e9      	b.n	8008506 <_fwalk_reent+0x12>

08008532 <__retarget_lock_init_recursive>:
 8008532:	4770      	bx	lr

08008534 <__retarget_lock_acquire_recursive>:
 8008534:	4770      	bx	lr

08008536 <__retarget_lock_release_recursive>:
 8008536:	4770      	bx	lr

08008538 <__swhatbuf_r>:
 8008538:	b570      	push	{r4, r5, r6, lr}
 800853a:	460e      	mov	r6, r1
 800853c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008540:	2900      	cmp	r1, #0
 8008542:	b096      	sub	sp, #88	; 0x58
 8008544:	4614      	mov	r4, r2
 8008546:	461d      	mov	r5, r3
 8008548:	da07      	bge.n	800855a <__swhatbuf_r+0x22>
 800854a:	2300      	movs	r3, #0
 800854c:	602b      	str	r3, [r5, #0]
 800854e:	89b3      	ldrh	r3, [r6, #12]
 8008550:	061a      	lsls	r2, r3, #24
 8008552:	d410      	bmi.n	8008576 <__swhatbuf_r+0x3e>
 8008554:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008558:	e00e      	b.n	8008578 <__swhatbuf_r+0x40>
 800855a:	466a      	mov	r2, sp
 800855c:	f000 f970 	bl	8008840 <_fstat_r>
 8008560:	2800      	cmp	r0, #0
 8008562:	dbf2      	blt.n	800854a <__swhatbuf_r+0x12>
 8008564:	9a01      	ldr	r2, [sp, #4]
 8008566:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800856a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800856e:	425a      	negs	r2, r3
 8008570:	415a      	adcs	r2, r3
 8008572:	602a      	str	r2, [r5, #0]
 8008574:	e7ee      	b.n	8008554 <__swhatbuf_r+0x1c>
 8008576:	2340      	movs	r3, #64	; 0x40
 8008578:	2000      	movs	r0, #0
 800857a:	6023      	str	r3, [r4, #0]
 800857c:	b016      	add	sp, #88	; 0x58
 800857e:	bd70      	pop	{r4, r5, r6, pc}

08008580 <__smakebuf_r>:
 8008580:	898b      	ldrh	r3, [r1, #12]
 8008582:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008584:	079d      	lsls	r5, r3, #30
 8008586:	4606      	mov	r6, r0
 8008588:	460c      	mov	r4, r1
 800858a:	d507      	bpl.n	800859c <__smakebuf_r+0x1c>
 800858c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008590:	6023      	str	r3, [r4, #0]
 8008592:	6123      	str	r3, [r4, #16]
 8008594:	2301      	movs	r3, #1
 8008596:	6163      	str	r3, [r4, #20]
 8008598:	b002      	add	sp, #8
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	ab01      	add	r3, sp, #4
 800859e:	466a      	mov	r2, sp
 80085a0:	f7ff ffca 	bl	8008538 <__swhatbuf_r>
 80085a4:	9900      	ldr	r1, [sp, #0]
 80085a6:	4605      	mov	r5, r0
 80085a8:	4630      	mov	r0, r6
 80085aa:	f000 f879 	bl	80086a0 <_malloc_r>
 80085ae:	b948      	cbnz	r0, 80085c4 <__smakebuf_r+0x44>
 80085b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085b4:	059a      	lsls	r2, r3, #22
 80085b6:	d4ef      	bmi.n	8008598 <__smakebuf_r+0x18>
 80085b8:	f023 0303 	bic.w	r3, r3, #3
 80085bc:	f043 0302 	orr.w	r3, r3, #2
 80085c0:	81a3      	strh	r3, [r4, #12]
 80085c2:	e7e3      	b.n	800858c <__smakebuf_r+0xc>
 80085c4:	4b0d      	ldr	r3, [pc, #52]	; (80085fc <__smakebuf_r+0x7c>)
 80085c6:	62b3      	str	r3, [r6, #40]	; 0x28
 80085c8:	89a3      	ldrh	r3, [r4, #12]
 80085ca:	6020      	str	r0, [r4, #0]
 80085cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80085d0:	81a3      	strh	r3, [r4, #12]
 80085d2:	9b00      	ldr	r3, [sp, #0]
 80085d4:	6163      	str	r3, [r4, #20]
 80085d6:	9b01      	ldr	r3, [sp, #4]
 80085d8:	6120      	str	r0, [r4, #16]
 80085da:	b15b      	cbz	r3, 80085f4 <__smakebuf_r+0x74>
 80085dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085e0:	4630      	mov	r0, r6
 80085e2:	f000 f93f 	bl	8008864 <_isatty_r>
 80085e6:	b128      	cbz	r0, 80085f4 <__smakebuf_r+0x74>
 80085e8:	89a3      	ldrh	r3, [r4, #12]
 80085ea:	f023 0303 	bic.w	r3, r3, #3
 80085ee:	f043 0301 	orr.w	r3, r3, #1
 80085f2:	81a3      	strh	r3, [r4, #12]
 80085f4:	89a0      	ldrh	r0, [r4, #12]
 80085f6:	4305      	orrs	r5, r0
 80085f8:	81a5      	strh	r5, [r4, #12]
 80085fa:	e7cd      	b.n	8008598 <__smakebuf_r+0x18>
 80085fc:	08008391 	.word	0x08008391

08008600 <_free_r>:
 8008600:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008602:	2900      	cmp	r1, #0
 8008604:	d048      	beq.n	8008698 <_free_r+0x98>
 8008606:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800860a:	9001      	str	r0, [sp, #4]
 800860c:	2b00      	cmp	r3, #0
 800860e:	f1a1 0404 	sub.w	r4, r1, #4
 8008612:	bfb8      	it	lt
 8008614:	18e4      	addlt	r4, r4, r3
 8008616:	f000 f947 	bl	80088a8 <__malloc_lock>
 800861a:	4a20      	ldr	r2, [pc, #128]	; (800869c <_free_r+0x9c>)
 800861c:	9801      	ldr	r0, [sp, #4]
 800861e:	6813      	ldr	r3, [r2, #0]
 8008620:	4615      	mov	r5, r2
 8008622:	b933      	cbnz	r3, 8008632 <_free_r+0x32>
 8008624:	6063      	str	r3, [r4, #4]
 8008626:	6014      	str	r4, [r2, #0]
 8008628:	b003      	add	sp, #12
 800862a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800862e:	f000 b941 	b.w	80088b4 <__malloc_unlock>
 8008632:	42a3      	cmp	r3, r4
 8008634:	d90b      	bls.n	800864e <_free_r+0x4e>
 8008636:	6821      	ldr	r1, [r4, #0]
 8008638:	1862      	adds	r2, r4, r1
 800863a:	4293      	cmp	r3, r2
 800863c:	bf04      	itt	eq
 800863e:	681a      	ldreq	r2, [r3, #0]
 8008640:	685b      	ldreq	r3, [r3, #4]
 8008642:	6063      	str	r3, [r4, #4]
 8008644:	bf04      	itt	eq
 8008646:	1852      	addeq	r2, r2, r1
 8008648:	6022      	streq	r2, [r4, #0]
 800864a:	602c      	str	r4, [r5, #0]
 800864c:	e7ec      	b.n	8008628 <_free_r+0x28>
 800864e:	461a      	mov	r2, r3
 8008650:	685b      	ldr	r3, [r3, #4]
 8008652:	b10b      	cbz	r3, 8008658 <_free_r+0x58>
 8008654:	42a3      	cmp	r3, r4
 8008656:	d9fa      	bls.n	800864e <_free_r+0x4e>
 8008658:	6811      	ldr	r1, [r2, #0]
 800865a:	1855      	adds	r5, r2, r1
 800865c:	42a5      	cmp	r5, r4
 800865e:	d10b      	bne.n	8008678 <_free_r+0x78>
 8008660:	6824      	ldr	r4, [r4, #0]
 8008662:	4421      	add	r1, r4
 8008664:	1854      	adds	r4, r2, r1
 8008666:	42a3      	cmp	r3, r4
 8008668:	6011      	str	r1, [r2, #0]
 800866a:	d1dd      	bne.n	8008628 <_free_r+0x28>
 800866c:	681c      	ldr	r4, [r3, #0]
 800866e:	685b      	ldr	r3, [r3, #4]
 8008670:	6053      	str	r3, [r2, #4]
 8008672:	4421      	add	r1, r4
 8008674:	6011      	str	r1, [r2, #0]
 8008676:	e7d7      	b.n	8008628 <_free_r+0x28>
 8008678:	d902      	bls.n	8008680 <_free_r+0x80>
 800867a:	230c      	movs	r3, #12
 800867c:	6003      	str	r3, [r0, #0]
 800867e:	e7d3      	b.n	8008628 <_free_r+0x28>
 8008680:	6825      	ldr	r5, [r4, #0]
 8008682:	1961      	adds	r1, r4, r5
 8008684:	428b      	cmp	r3, r1
 8008686:	bf04      	itt	eq
 8008688:	6819      	ldreq	r1, [r3, #0]
 800868a:	685b      	ldreq	r3, [r3, #4]
 800868c:	6063      	str	r3, [r4, #4]
 800868e:	bf04      	itt	eq
 8008690:	1949      	addeq	r1, r1, r5
 8008692:	6021      	streq	r1, [r4, #0]
 8008694:	6054      	str	r4, [r2, #4]
 8008696:	e7c7      	b.n	8008628 <_free_r+0x28>
 8008698:	b003      	add	sp, #12
 800869a:	bd30      	pop	{r4, r5, pc}
 800869c:	200000bc 	.word	0x200000bc

080086a0 <_malloc_r>:
 80086a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086a2:	1ccd      	adds	r5, r1, #3
 80086a4:	f025 0503 	bic.w	r5, r5, #3
 80086a8:	3508      	adds	r5, #8
 80086aa:	2d0c      	cmp	r5, #12
 80086ac:	bf38      	it	cc
 80086ae:	250c      	movcc	r5, #12
 80086b0:	2d00      	cmp	r5, #0
 80086b2:	4606      	mov	r6, r0
 80086b4:	db01      	blt.n	80086ba <_malloc_r+0x1a>
 80086b6:	42a9      	cmp	r1, r5
 80086b8:	d903      	bls.n	80086c2 <_malloc_r+0x22>
 80086ba:	230c      	movs	r3, #12
 80086bc:	6033      	str	r3, [r6, #0]
 80086be:	2000      	movs	r0, #0
 80086c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086c2:	f000 f8f1 	bl	80088a8 <__malloc_lock>
 80086c6:	4921      	ldr	r1, [pc, #132]	; (800874c <_malloc_r+0xac>)
 80086c8:	680a      	ldr	r2, [r1, #0]
 80086ca:	4614      	mov	r4, r2
 80086cc:	b99c      	cbnz	r4, 80086f6 <_malloc_r+0x56>
 80086ce:	4f20      	ldr	r7, [pc, #128]	; (8008750 <_malloc_r+0xb0>)
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	b923      	cbnz	r3, 80086de <_malloc_r+0x3e>
 80086d4:	4621      	mov	r1, r4
 80086d6:	4630      	mov	r0, r6
 80086d8:	f000 f83c 	bl	8008754 <_sbrk_r>
 80086dc:	6038      	str	r0, [r7, #0]
 80086de:	4629      	mov	r1, r5
 80086e0:	4630      	mov	r0, r6
 80086e2:	f000 f837 	bl	8008754 <_sbrk_r>
 80086e6:	1c43      	adds	r3, r0, #1
 80086e8:	d123      	bne.n	8008732 <_malloc_r+0x92>
 80086ea:	230c      	movs	r3, #12
 80086ec:	6033      	str	r3, [r6, #0]
 80086ee:	4630      	mov	r0, r6
 80086f0:	f000 f8e0 	bl	80088b4 <__malloc_unlock>
 80086f4:	e7e3      	b.n	80086be <_malloc_r+0x1e>
 80086f6:	6823      	ldr	r3, [r4, #0]
 80086f8:	1b5b      	subs	r3, r3, r5
 80086fa:	d417      	bmi.n	800872c <_malloc_r+0x8c>
 80086fc:	2b0b      	cmp	r3, #11
 80086fe:	d903      	bls.n	8008708 <_malloc_r+0x68>
 8008700:	6023      	str	r3, [r4, #0]
 8008702:	441c      	add	r4, r3
 8008704:	6025      	str	r5, [r4, #0]
 8008706:	e004      	b.n	8008712 <_malloc_r+0x72>
 8008708:	6863      	ldr	r3, [r4, #4]
 800870a:	42a2      	cmp	r2, r4
 800870c:	bf0c      	ite	eq
 800870e:	600b      	streq	r3, [r1, #0]
 8008710:	6053      	strne	r3, [r2, #4]
 8008712:	4630      	mov	r0, r6
 8008714:	f000 f8ce 	bl	80088b4 <__malloc_unlock>
 8008718:	f104 000b 	add.w	r0, r4, #11
 800871c:	1d23      	adds	r3, r4, #4
 800871e:	f020 0007 	bic.w	r0, r0, #7
 8008722:	1ac2      	subs	r2, r0, r3
 8008724:	d0cc      	beq.n	80086c0 <_malloc_r+0x20>
 8008726:	1a1b      	subs	r3, r3, r0
 8008728:	50a3      	str	r3, [r4, r2]
 800872a:	e7c9      	b.n	80086c0 <_malloc_r+0x20>
 800872c:	4622      	mov	r2, r4
 800872e:	6864      	ldr	r4, [r4, #4]
 8008730:	e7cc      	b.n	80086cc <_malloc_r+0x2c>
 8008732:	1cc4      	adds	r4, r0, #3
 8008734:	f024 0403 	bic.w	r4, r4, #3
 8008738:	42a0      	cmp	r0, r4
 800873a:	d0e3      	beq.n	8008704 <_malloc_r+0x64>
 800873c:	1a21      	subs	r1, r4, r0
 800873e:	4630      	mov	r0, r6
 8008740:	f000 f808 	bl	8008754 <_sbrk_r>
 8008744:	3001      	adds	r0, #1
 8008746:	d1dd      	bne.n	8008704 <_malloc_r+0x64>
 8008748:	e7cf      	b.n	80086ea <_malloc_r+0x4a>
 800874a:	bf00      	nop
 800874c:	200000bc 	.word	0x200000bc
 8008750:	200000c0 	.word	0x200000c0

08008754 <_sbrk_r>:
 8008754:	b538      	push	{r3, r4, r5, lr}
 8008756:	4d06      	ldr	r5, [pc, #24]	; (8008770 <_sbrk_r+0x1c>)
 8008758:	2300      	movs	r3, #0
 800875a:	4604      	mov	r4, r0
 800875c:	4608      	mov	r0, r1
 800875e:	602b      	str	r3, [r5, #0]
 8008760:	f7fa f89a 	bl	8002898 <_sbrk>
 8008764:	1c43      	adds	r3, r0, #1
 8008766:	d102      	bne.n	800876e <_sbrk_r+0x1a>
 8008768:	682b      	ldr	r3, [r5, #0]
 800876a:	b103      	cbz	r3, 800876e <_sbrk_r+0x1a>
 800876c:	6023      	str	r3, [r4, #0]
 800876e:	bd38      	pop	{r3, r4, r5, pc}
 8008770:	20000650 	.word	0x20000650

08008774 <__sread>:
 8008774:	b510      	push	{r4, lr}
 8008776:	460c      	mov	r4, r1
 8008778:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800877c:	f000 f8a0 	bl	80088c0 <_read_r>
 8008780:	2800      	cmp	r0, #0
 8008782:	bfab      	itete	ge
 8008784:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008786:	89a3      	ldrhlt	r3, [r4, #12]
 8008788:	181b      	addge	r3, r3, r0
 800878a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800878e:	bfac      	ite	ge
 8008790:	6563      	strge	r3, [r4, #84]	; 0x54
 8008792:	81a3      	strhlt	r3, [r4, #12]
 8008794:	bd10      	pop	{r4, pc}

08008796 <__swrite>:
 8008796:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800879a:	461f      	mov	r7, r3
 800879c:	898b      	ldrh	r3, [r1, #12]
 800879e:	05db      	lsls	r3, r3, #23
 80087a0:	4605      	mov	r5, r0
 80087a2:	460c      	mov	r4, r1
 80087a4:	4616      	mov	r6, r2
 80087a6:	d505      	bpl.n	80087b4 <__swrite+0x1e>
 80087a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087ac:	2302      	movs	r3, #2
 80087ae:	2200      	movs	r2, #0
 80087b0:	f000 f868 	bl	8008884 <_lseek_r>
 80087b4:	89a3      	ldrh	r3, [r4, #12]
 80087b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80087ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80087be:	81a3      	strh	r3, [r4, #12]
 80087c0:	4632      	mov	r2, r6
 80087c2:	463b      	mov	r3, r7
 80087c4:	4628      	mov	r0, r5
 80087c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80087ca:	f000 b817 	b.w	80087fc <_write_r>

080087ce <__sseek>:
 80087ce:	b510      	push	{r4, lr}
 80087d0:	460c      	mov	r4, r1
 80087d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087d6:	f000 f855 	bl	8008884 <_lseek_r>
 80087da:	1c43      	adds	r3, r0, #1
 80087dc:	89a3      	ldrh	r3, [r4, #12]
 80087de:	bf15      	itete	ne
 80087e0:	6560      	strne	r0, [r4, #84]	; 0x54
 80087e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80087e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80087ea:	81a3      	strheq	r3, [r4, #12]
 80087ec:	bf18      	it	ne
 80087ee:	81a3      	strhne	r3, [r4, #12]
 80087f0:	bd10      	pop	{r4, pc}

080087f2 <__sclose>:
 80087f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087f6:	f000 b813 	b.w	8008820 <_close_r>
	...

080087fc <_write_r>:
 80087fc:	b538      	push	{r3, r4, r5, lr}
 80087fe:	4d07      	ldr	r5, [pc, #28]	; (800881c <_write_r+0x20>)
 8008800:	4604      	mov	r4, r0
 8008802:	4608      	mov	r0, r1
 8008804:	4611      	mov	r1, r2
 8008806:	2200      	movs	r2, #0
 8008808:	602a      	str	r2, [r5, #0]
 800880a:	461a      	mov	r2, r3
 800880c:	f7f9 fff3 	bl	80027f6 <_write>
 8008810:	1c43      	adds	r3, r0, #1
 8008812:	d102      	bne.n	800881a <_write_r+0x1e>
 8008814:	682b      	ldr	r3, [r5, #0]
 8008816:	b103      	cbz	r3, 800881a <_write_r+0x1e>
 8008818:	6023      	str	r3, [r4, #0]
 800881a:	bd38      	pop	{r3, r4, r5, pc}
 800881c:	20000650 	.word	0x20000650

08008820 <_close_r>:
 8008820:	b538      	push	{r3, r4, r5, lr}
 8008822:	4d06      	ldr	r5, [pc, #24]	; (800883c <_close_r+0x1c>)
 8008824:	2300      	movs	r3, #0
 8008826:	4604      	mov	r4, r0
 8008828:	4608      	mov	r0, r1
 800882a:	602b      	str	r3, [r5, #0]
 800882c:	f7f9 ffff 	bl	800282e <_close>
 8008830:	1c43      	adds	r3, r0, #1
 8008832:	d102      	bne.n	800883a <_close_r+0x1a>
 8008834:	682b      	ldr	r3, [r5, #0]
 8008836:	b103      	cbz	r3, 800883a <_close_r+0x1a>
 8008838:	6023      	str	r3, [r4, #0]
 800883a:	bd38      	pop	{r3, r4, r5, pc}
 800883c:	20000650 	.word	0x20000650

08008840 <_fstat_r>:
 8008840:	b538      	push	{r3, r4, r5, lr}
 8008842:	4d07      	ldr	r5, [pc, #28]	; (8008860 <_fstat_r+0x20>)
 8008844:	2300      	movs	r3, #0
 8008846:	4604      	mov	r4, r0
 8008848:	4608      	mov	r0, r1
 800884a:	4611      	mov	r1, r2
 800884c:	602b      	str	r3, [r5, #0]
 800884e:	f7f9 fffa 	bl	8002846 <_fstat>
 8008852:	1c43      	adds	r3, r0, #1
 8008854:	d102      	bne.n	800885c <_fstat_r+0x1c>
 8008856:	682b      	ldr	r3, [r5, #0]
 8008858:	b103      	cbz	r3, 800885c <_fstat_r+0x1c>
 800885a:	6023      	str	r3, [r4, #0]
 800885c:	bd38      	pop	{r3, r4, r5, pc}
 800885e:	bf00      	nop
 8008860:	20000650 	.word	0x20000650

08008864 <_isatty_r>:
 8008864:	b538      	push	{r3, r4, r5, lr}
 8008866:	4d06      	ldr	r5, [pc, #24]	; (8008880 <_isatty_r+0x1c>)
 8008868:	2300      	movs	r3, #0
 800886a:	4604      	mov	r4, r0
 800886c:	4608      	mov	r0, r1
 800886e:	602b      	str	r3, [r5, #0]
 8008870:	f7f9 fff9 	bl	8002866 <_isatty>
 8008874:	1c43      	adds	r3, r0, #1
 8008876:	d102      	bne.n	800887e <_isatty_r+0x1a>
 8008878:	682b      	ldr	r3, [r5, #0]
 800887a:	b103      	cbz	r3, 800887e <_isatty_r+0x1a>
 800887c:	6023      	str	r3, [r4, #0]
 800887e:	bd38      	pop	{r3, r4, r5, pc}
 8008880:	20000650 	.word	0x20000650

08008884 <_lseek_r>:
 8008884:	b538      	push	{r3, r4, r5, lr}
 8008886:	4d07      	ldr	r5, [pc, #28]	; (80088a4 <_lseek_r+0x20>)
 8008888:	4604      	mov	r4, r0
 800888a:	4608      	mov	r0, r1
 800888c:	4611      	mov	r1, r2
 800888e:	2200      	movs	r2, #0
 8008890:	602a      	str	r2, [r5, #0]
 8008892:	461a      	mov	r2, r3
 8008894:	f7f9 fff2 	bl	800287c <_lseek>
 8008898:	1c43      	adds	r3, r0, #1
 800889a:	d102      	bne.n	80088a2 <_lseek_r+0x1e>
 800889c:	682b      	ldr	r3, [r5, #0]
 800889e:	b103      	cbz	r3, 80088a2 <_lseek_r+0x1e>
 80088a0:	6023      	str	r3, [r4, #0]
 80088a2:	bd38      	pop	{r3, r4, r5, pc}
 80088a4:	20000650 	.word	0x20000650

080088a8 <__malloc_lock>:
 80088a8:	4801      	ldr	r0, [pc, #4]	; (80088b0 <__malloc_lock+0x8>)
 80088aa:	f7ff be43 	b.w	8008534 <__retarget_lock_acquire_recursive>
 80088ae:	bf00      	nop
 80088b0:	20000648 	.word	0x20000648

080088b4 <__malloc_unlock>:
 80088b4:	4801      	ldr	r0, [pc, #4]	; (80088bc <__malloc_unlock+0x8>)
 80088b6:	f7ff be3e 	b.w	8008536 <__retarget_lock_release_recursive>
 80088ba:	bf00      	nop
 80088bc:	20000648 	.word	0x20000648

080088c0 <_read_r>:
 80088c0:	b538      	push	{r3, r4, r5, lr}
 80088c2:	4d07      	ldr	r5, [pc, #28]	; (80088e0 <_read_r+0x20>)
 80088c4:	4604      	mov	r4, r0
 80088c6:	4608      	mov	r0, r1
 80088c8:	4611      	mov	r1, r2
 80088ca:	2200      	movs	r2, #0
 80088cc:	602a      	str	r2, [r5, #0]
 80088ce:	461a      	mov	r2, r3
 80088d0:	f7f9 ff74 	bl	80027bc <_read>
 80088d4:	1c43      	adds	r3, r0, #1
 80088d6:	d102      	bne.n	80088de <_read_r+0x1e>
 80088d8:	682b      	ldr	r3, [r5, #0]
 80088da:	b103      	cbz	r3, 80088de <_read_r+0x1e>
 80088dc:	6023      	str	r3, [r4, #0]
 80088de:	bd38      	pop	{r3, r4, r5, pc}
 80088e0:	20000650 	.word	0x20000650
 80088e4:	00000000 	.word	0x00000000

080088e8 <log>:
 80088e8:	b538      	push	{r3, r4, r5, lr}
 80088ea:	ed2d 8b02 	vpush	{d8}
 80088ee:	ec55 4b10 	vmov	r4, r5, d0
 80088f2:	f000 f841 	bl	8008978 <__ieee754_log>
 80088f6:	4b1e      	ldr	r3, [pc, #120]	; (8008970 <log+0x88>)
 80088f8:	eeb0 8a40 	vmov.f32	s16, s0
 80088fc:	eef0 8a60 	vmov.f32	s17, s1
 8008900:	f993 3000 	ldrsb.w	r3, [r3]
 8008904:	3301      	adds	r3, #1
 8008906:	d01a      	beq.n	800893e <log+0x56>
 8008908:	4622      	mov	r2, r4
 800890a:	462b      	mov	r3, r5
 800890c:	4620      	mov	r0, r4
 800890e:	4629      	mov	r1, r5
 8008910:	f7f8 f8b0 	bl	8000a74 <__aeabi_dcmpun>
 8008914:	b998      	cbnz	r0, 800893e <log+0x56>
 8008916:	2200      	movs	r2, #0
 8008918:	2300      	movs	r3, #0
 800891a:	4620      	mov	r0, r4
 800891c:	4629      	mov	r1, r5
 800891e:	f7f8 f89f 	bl	8000a60 <__aeabi_dcmpgt>
 8008922:	b960      	cbnz	r0, 800893e <log+0x56>
 8008924:	2200      	movs	r2, #0
 8008926:	2300      	movs	r3, #0
 8008928:	4620      	mov	r0, r4
 800892a:	4629      	mov	r1, r5
 800892c:	f7f8 f870 	bl	8000a10 <__aeabi_dcmpeq>
 8008930:	b160      	cbz	r0, 800894c <log+0x64>
 8008932:	f7ff fadf 	bl	8007ef4 <__errno>
 8008936:	ed9f 8b0c 	vldr	d8, [pc, #48]	; 8008968 <log+0x80>
 800893a:	2322      	movs	r3, #34	; 0x22
 800893c:	6003      	str	r3, [r0, #0]
 800893e:	eeb0 0a48 	vmov.f32	s0, s16
 8008942:	eef0 0a68 	vmov.f32	s1, s17
 8008946:	ecbd 8b02 	vpop	{d8}
 800894a:	bd38      	pop	{r3, r4, r5, pc}
 800894c:	f7ff fad2 	bl	8007ef4 <__errno>
 8008950:	ecbd 8b02 	vpop	{d8}
 8008954:	2321      	movs	r3, #33	; 0x21
 8008956:	6003      	str	r3, [r0, #0]
 8008958:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800895c:	4805      	ldr	r0, [pc, #20]	; (8008974 <log+0x8c>)
 800895e:	f000 b9c7 	b.w	8008cf0 <nan>
 8008962:	bf00      	nop
 8008964:	f3af 8000 	nop.w
 8008968:	00000000 	.word	0x00000000
 800896c:	fff00000 	.word	0xfff00000
 8008970:	20000078 	.word	0x20000078
 8008974:	08008dd0 	.word	0x08008dd0

08008978 <__ieee754_log>:
 8008978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800897c:	ec51 0b10 	vmov	r0, r1, d0
 8008980:	ed2d 8b04 	vpush	{d8-d9}
 8008984:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8008988:	b083      	sub	sp, #12
 800898a:	460d      	mov	r5, r1
 800898c:	da29      	bge.n	80089e2 <__ieee754_log+0x6a>
 800898e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008992:	4303      	orrs	r3, r0
 8008994:	ee10 2a10 	vmov	r2, s0
 8008998:	d10c      	bne.n	80089b4 <__ieee754_log+0x3c>
 800899a:	49cf      	ldr	r1, [pc, #828]	; (8008cd8 <__ieee754_log+0x360>)
 800899c:	2200      	movs	r2, #0
 800899e:	2300      	movs	r3, #0
 80089a0:	2000      	movs	r0, #0
 80089a2:	f7f7 fef7 	bl	8000794 <__aeabi_ddiv>
 80089a6:	ec41 0b10 	vmov	d0, r0, r1
 80089aa:	b003      	add	sp, #12
 80089ac:	ecbd 8b04 	vpop	{d8-d9}
 80089b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089b4:	2900      	cmp	r1, #0
 80089b6:	da05      	bge.n	80089c4 <__ieee754_log+0x4c>
 80089b8:	460b      	mov	r3, r1
 80089ba:	f7f7 fc09 	bl	80001d0 <__aeabi_dsub>
 80089be:	2200      	movs	r2, #0
 80089c0:	2300      	movs	r3, #0
 80089c2:	e7ee      	b.n	80089a2 <__ieee754_log+0x2a>
 80089c4:	4bc5      	ldr	r3, [pc, #788]	; (8008cdc <__ieee754_log+0x364>)
 80089c6:	2200      	movs	r2, #0
 80089c8:	f7f7 fdba 	bl	8000540 <__aeabi_dmul>
 80089cc:	f06f 0335 	mvn.w	r3, #53	; 0x35
 80089d0:	460d      	mov	r5, r1
 80089d2:	4ac3      	ldr	r2, [pc, #780]	; (8008ce0 <__ieee754_log+0x368>)
 80089d4:	4295      	cmp	r5, r2
 80089d6:	dd06      	ble.n	80089e6 <__ieee754_log+0x6e>
 80089d8:	4602      	mov	r2, r0
 80089da:	460b      	mov	r3, r1
 80089dc:	f7f7 fbfa 	bl	80001d4 <__adddf3>
 80089e0:	e7e1      	b.n	80089a6 <__ieee754_log+0x2e>
 80089e2:	2300      	movs	r3, #0
 80089e4:	e7f5      	b.n	80089d2 <__ieee754_log+0x5a>
 80089e6:	152c      	asrs	r4, r5, #20
 80089e8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80089ec:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80089f0:	441c      	add	r4, r3
 80089f2:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 80089f6:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 80089fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80089fe:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 8008a02:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 8008a06:	ea42 0105 	orr.w	r1, r2, r5
 8008a0a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8008a0e:	2200      	movs	r2, #0
 8008a10:	4bb4      	ldr	r3, [pc, #720]	; (8008ce4 <__ieee754_log+0x36c>)
 8008a12:	f7f7 fbdd 	bl	80001d0 <__aeabi_dsub>
 8008a16:	1cab      	adds	r3, r5, #2
 8008a18:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a1c:	2b02      	cmp	r3, #2
 8008a1e:	4682      	mov	sl, r0
 8008a20:	468b      	mov	fp, r1
 8008a22:	f04f 0200 	mov.w	r2, #0
 8008a26:	dc53      	bgt.n	8008ad0 <__ieee754_log+0x158>
 8008a28:	2300      	movs	r3, #0
 8008a2a:	f7f7 fff1 	bl	8000a10 <__aeabi_dcmpeq>
 8008a2e:	b1d0      	cbz	r0, 8008a66 <__ieee754_log+0xee>
 8008a30:	2c00      	cmp	r4, #0
 8008a32:	f000 8122 	beq.w	8008c7a <__ieee754_log+0x302>
 8008a36:	4620      	mov	r0, r4
 8008a38:	f7f7 fd18 	bl	800046c <__aeabi_i2d>
 8008a3c:	a390      	add	r3, pc, #576	; (adr r3, 8008c80 <__ieee754_log+0x308>)
 8008a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a42:	4606      	mov	r6, r0
 8008a44:	460f      	mov	r7, r1
 8008a46:	f7f7 fd7b 	bl	8000540 <__aeabi_dmul>
 8008a4a:	a38f      	add	r3, pc, #572	; (adr r3, 8008c88 <__ieee754_log+0x310>)
 8008a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a50:	4604      	mov	r4, r0
 8008a52:	460d      	mov	r5, r1
 8008a54:	4630      	mov	r0, r6
 8008a56:	4639      	mov	r1, r7
 8008a58:	f7f7 fd72 	bl	8000540 <__aeabi_dmul>
 8008a5c:	4602      	mov	r2, r0
 8008a5e:	460b      	mov	r3, r1
 8008a60:	4620      	mov	r0, r4
 8008a62:	4629      	mov	r1, r5
 8008a64:	e7ba      	b.n	80089dc <__ieee754_log+0x64>
 8008a66:	a38a      	add	r3, pc, #552	; (adr r3, 8008c90 <__ieee754_log+0x318>)
 8008a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a6c:	4650      	mov	r0, sl
 8008a6e:	4659      	mov	r1, fp
 8008a70:	f7f7 fd66 	bl	8000540 <__aeabi_dmul>
 8008a74:	4602      	mov	r2, r0
 8008a76:	460b      	mov	r3, r1
 8008a78:	2000      	movs	r0, #0
 8008a7a:	499b      	ldr	r1, [pc, #620]	; (8008ce8 <__ieee754_log+0x370>)
 8008a7c:	f7f7 fba8 	bl	80001d0 <__aeabi_dsub>
 8008a80:	4652      	mov	r2, sl
 8008a82:	4606      	mov	r6, r0
 8008a84:	460f      	mov	r7, r1
 8008a86:	465b      	mov	r3, fp
 8008a88:	4650      	mov	r0, sl
 8008a8a:	4659      	mov	r1, fp
 8008a8c:	f7f7 fd58 	bl	8000540 <__aeabi_dmul>
 8008a90:	4602      	mov	r2, r0
 8008a92:	460b      	mov	r3, r1
 8008a94:	4630      	mov	r0, r6
 8008a96:	4639      	mov	r1, r7
 8008a98:	f7f7 fd52 	bl	8000540 <__aeabi_dmul>
 8008a9c:	4606      	mov	r6, r0
 8008a9e:	460f      	mov	r7, r1
 8008aa0:	b914      	cbnz	r4, 8008aa8 <__ieee754_log+0x130>
 8008aa2:	4632      	mov	r2, r6
 8008aa4:	463b      	mov	r3, r7
 8008aa6:	e0a2      	b.n	8008bee <__ieee754_log+0x276>
 8008aa8:	4620      	mov	r0, r4
 8008aaa:	f7f7 fcdf 	bl	800046c <__aeabi_i2d>
 8008aae:	a374      	add	r3, pc, #464	; (adr r3, 8008c80 <__ieee754_log+0x308>)
 8008ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ab4:	4680      	mov	r8, r0
 8008ab6:	4689      	mov	r9, r1
 8008ab8:	f7f7 fd42 	bl	8000540 <__aeabi_dmul>
 8008abc:	a372      	add	r3, pc, #456	; (adr r3, 8008c88 <__ieee754_log+0x310>)
 8008abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ac2:	4604      	mov	r4, r0
 8008ac4:	460d      	mov	r5, r1
 8008ac6:	4640      	mov	r0, r8
 8008ac8:	4649      	mov	r1, r9
 8008aca:	f7f7 fd39 	bl	8000540 <__aeabi_dmul>
 8008ace:	e0a7      	b.n	8008c20 <__ieee754_log+0x2a8>
 8008ad0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008ad4:	f7f7 fb7e 	bl	80001d4 <__adddf3>
 8008ad8:	4602      	mov	r2, r0
 8008ada:	460b      	mov	r3, r1
 8008adc:	4650      	mov	r0, sl
 8008ade:	4659      	mov	r1, fp
 8008ae0:	f7f7 fe58 	bl	8000794 <__aeabi_ddiv>
 8008ae4:	ec41 0b18 	vmov	d8, r0, r1
 8008ae8:	4620      	mov	r0, r4
 8008aea:	f7f7 fcbf 	bl	800046c <__aeabi_i2d>
 8008aee:	ec53 2b18 	vmov	r2, r3, d8
 8008af2:	ec41 0b19 	vmov	d9, r0, r1
 8008af6:	ec51 0b18 	vmov	r0, r1, d8
 8008afa:	f7f7 fd21 	bl	8000540 <__aeabi_dmul>
 8008afe:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 8008b02:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 8008b06:	9301      	str	r3, [sp, #4]
 8008b08:	4602      	mov	r2, r0
 8008b0a:	460b      	mov	r3, r1
 8008b0c:	4680      	mov	r8, r0
 8008b0e:	4689      	mov	r9, r1
 8008b10:	f7f7 fd16 	bl	8000540 <__aeabi_dmul>
 8008b14:	a360      	add	r3, pc, #384	; (adr r3, 8008c98 <__ieee754_log+0x320>)
 8008b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b1a:	4606      	mov	r6, r0
 8008b1c:	460f      	mov	r7, r1
 8008b1e:	f7f7 fd0f 	bl	8000540 <__aeabi_dmul>
 8008b22:	a35f      	add	r3, pc, #380	; (adr r3, 8008ca0 <__ieee754_log+0x328>)
 8008b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b28:	f7f7 fb54 	bl	80001d4 <__adddf3>
 8008b2c:	4632      	mov	r2, r6
 8008b2e:	463b      	mov	r3, r7
 8008b30:	f7f7 fd06 	bl	8000540 <__aeabi_dmul>
 8008b34:	a35c      	add	r3, pc, #368	; (adr r3, 8008ca8 <__ieee754_log+0x330>)
 8008b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b3a:	f7f7 fb4b 	bl	80001d4 <__adddf3>
 8008b3e:	4632      	mov	r2, r6
 8008b40:	463b      	mov	r3, r7
 8008b42:	f7f7 fcfd 	bl	8000540 <__aeabi_dmul>
 8008b46:	a35a      	add	r3, pc, #360	; (adr r3, 8008cb0 <__ieee754_log+0x338>)
 8008b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b4c:	f7f7 fb42 	bl	80001d4 <__adddf3>
 8008b50:	4642      	mov	r2, r8
 8008b52:	464b      	mov	r3, r9
 8008b54:	f7f7 fcf4 	bl	8000540 <__aeabi_dmul>
 8008b58:	a357      	add	r3, pc, #348	; (adr r3, 8008cb8 <__ieee754_log+0x340>)
 8008b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b5e:	4680      	mov	r8, r0
 8008b60:	4689      	mov	r9, r1
 8008b62:	4630      	mov	r0, r6
 8008b64:	4639      	mov	r1, r7
 8008b66:	f7f7 fceb 	bl	8000540 <__aeabi_dmul>
 8008b6a:	a355      	add	r3, pc, #340	; (adr r3, 8008cc0 <__ieee754_log+0x348>)
 8008b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b70:	f7f7 fb30 	bl	80001d4 <__adddf3>
 8008b74:	4632      	mov	r2, r6
 8008b76:	463b      	mov	r3, r7
 8008b78:	f7f7 fce2 	bl	8000540 <__aeabi_dmul>
 8008b7c:	a352      	add	r3, pc, #328	; (adr r3, 8008cc8 <__ieee754_log+0x350>)
 8008b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b82:	f7f7 fb27 	bl	80001d4 <__adddf3>
 8008b86:	4632      	mov	r2, r6
 8008b88:	463b      	mov	r3, r7
 8008b8a:	f7f7 fcd9 	bl	8000540 <__aeabi_dmul>
 8008b8e:	460b      	mov	r3, r1
 8008b90:	4602      	mov	r2, r0
 8008b92:	4649      	mov	r1, r9
 8008b94:	4640      	mov	r0, r8
 8008b96:	f7f7 fb1d 	bl	80001d4 <__adddf3>
 8008b9a:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8008b9e:	9b01      	ldr	r3, [sp, #4]
 8008ba0:	3551      	adds	r5, #81	; 0x51
 8008ba2:	431d      	orrs	r5, r3
 8008ba4:	2d00      	cmp	r5, #0
 8008ba6:	4680      	mov	r8, r0
 8008ba8:	4689      	mov	r9, r1
 8008baa:	dd48      	ble.n	8008c3e <__ieee754_log+0x2c6>
 8008bac:	4b4e      	ldr	r3, [pc, #312]	; (8008ce8 <__ieee754_log+0x370>)
 8008bae:	2200      	movs	r2, #0
 8008bb0:	4650      	mov	r0, sl
 8008bb2:	4659      	mov	r1, fp
 8008bb4:	f7f7 fcc4 	bl	8000540 <__aeabi_dmul>
 8008bb8:	4652      	mov	r2, sl
 8008bba:	465b      	mov	r3, fp
 8008bbc:	f7f7 fcc0 	bl	8000540 <__aeabi_dmul>
 8008bc0:	4602      	mov	r2, r0
 8008bc2:	460b      	mov	r3, r1
 8008bc4:	4606      	mov	r6, r0
 8008bc6:	460f      	mov	r7, r1
 8008bc8:	4640      	mov	r0, r8
 8008bca:	4649      	mov	r1, r9
 8008bcc:	f7f7 fb02 	bl	80001d4 <__adddf3>
 8008bd0:	ec53 2b18 	vmov	r2, r3, d8
 8008bd4:	f7f7 fcb4 	bl	8000540 <__aeabi_dmul>
 8008bd8:	4680      	mov	r8, r0
 8008bda:	4689      	mov	r9, r1
 8008bdc:	b964      	cbnz	r4, 8008bf8 <__ieee754_log+0x280>
 8008bde:	4602      	mov	r2, r0
 8008be0:	460b      	mov	r3, r1
 8008be2:	4630      	mov	r0, r6
 8008be4:	4639      	mov	r1, r7
 8008be6:	f7f7 faf3 	bl	80001d0 <__aeabi_dsub>
 8008bea:	4602      	mov	r2, r0
 8008bec:	460b      	mov	r3, r1
 8008bee:	4650      	mov	r0, sl
 8008bf0:	4659      	mov	r1, fp
 8008bf2:	f7f7 faed 	bl	80001d0 <__aeabi_dsub>
 8008bf6:	e6d6      	b.n	80089a6 <__ieee754_log+0x2e>
 8008bf8:	a321      	add	r3, pc, #132	; (adr r3, 8008c80 <__ieee754_log+0x308>)
 8008bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bfe:	ec51 0b19 	vmov	r0, r1, d9
 8008c02:	f7f7 fc9d 	bl	8000540 <__aeabi_dmul>
 8008c06:	a320      	add	r3, pc, #128	; (adr r3, 8008c88 <__ieee754_log+0x310>)
 8008c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c0c:	4604      	mov	r4, r0
 8008c0e:	460d      	mov	r5, r1
 8008c10:	ec51 0b19 	vmov	r0, r1, d9
 8008c14:	f7f7 fc94 	bl	8000540 <__aeabi_dmul>
 8008c18:	4642      	mov	r2, r8
 8008c1a:	464b      	mov	r3, r9
 8008c1c:	f7f7 fada 	bl	80001d4 <__adddf3>
 8008c20:	4602      	mov	r2, r0
 8008c22:	460b      	mov	r3, r1
 8008c24:	4630      	mov	r0, r6
 8008c26:	4639      	mov	r1, r7
 8008c28:	f7f7 fad2 	bl	80001d0 <__aeabi_dsub>
 8008c2c:	4652      	mov	r2, sl
 8008c2e:	465b      	mov	r3, fp
 8008c30:	f7f7 face 	bl	80001d0 <__aeabi_dsub>
 8008c34:	4602      	mov	r2, r0
 8008c36:	460b      	mov	r3, r1
 8008c38:	4620      	mov	r0, r4
 8008c3a:	4629      	mov	r1, r5
 8008c3c:	e7d9      	b.n	8008bf2 <__ieee754_log+0x27a>
 8008c3e:	4602      	mov	r2, r0
 8008c40:	460b      	mov	r3, r1
 8008c42:	4650      	mov	r0, sl
 8008c44:	4659      	mov	r1, fp
 8008c46:	f7f7 fac3 	bl	80001d0 <__aeabi_dsub>
 8008c4a:	ec53 2b18 	vmov	r2, r3, d8
 8008c4e:	f7f7 fc77 	bl	8000540 <__aeabi_dmul>
 8008c52:	4606      	mov	r6, r0
 8008c54:	460f      	mov	r7, r1
 8008c56:	2c00      	cmp	r4, #0
 8008c58:	f43f af23 	beq.w	8008aa2 <__ieee754_log+0x12a>
 8008c5c:	a308      	add	r3, pc, #32	; (adr r3, 8008c80 <__ieee754_log+0x308>)
 8008c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c62:	ec51 0b19 	vmov	r0, r1, d9
 8008c66:	f7f7 fc6b 	bl	8000540 <__aeabi_dmul>
 8008c6a:	a307      	add	r3, pc, #28	; (adr r3, 8008c88 <__ieee754_log+0x310>)
 8008c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c70:	4604      	mov	r4, r0
 8008c72:	460d      	mov	r5, r1
 8008c74:	ec51 0b19 	vmov	r0, r1, d9
 8008c78:	e727      	b.n	8008aca <__ieee754_log+0x152>
 8008c7a:	ed9f 0b15 	vldr	d0, [pc, #84]	; 8008cd0 <__ieee754_log+0x358>
 8008c7e:	e694      	b.n	80089aa <__ieee754_log+0x32>
 8008c80:	fee00000 	.word	0xfee00000
 8008c84:	3fe62e42 	.word	0x3fe62e42
 8008c88:	35793c76 	.word	0x35793c76
 8008c8c:	3dea39ef 	.word	0x3dea39ef
 8008c90:	55555555 	.word	0x55555555
 8008c94:	3fd55555 	.word	0x3fd55555
 8008c98:	df3e5244 	.word	0xdf3e5244
 8008c9c:	3fc2f112 	.word	0x3fc2f112
 8008ca0:	96cb03de 	.word	0x96cb03de
 8008ca4:	3fc74664 	.word	0x3fc74664
 8008ca8:	94229359 	.word	0x94229359
 8008cac:	3fd24924 	.word	0x3fd24924
 8008cb0:	55555593 	.word	0x55555593
 8008cb4:	3fe55555 	.word	0x3fe55555
 8008cb8:	d078c69f 	.word	0xd078c69f
 8008cbc:	3fc39a09 	.word	0x3fc39a09
 8008cc0:	1d8e78af 	.word	0x1d8e78af
 8008cc4:	3fcc71c5 	.word	0x3fcc71c5
 8008cc8:	9997fa04 	.word	0x9997fa04
 8008ccc:	3fd99999 	.word	0x3fd99999
	...
 8008cd8:	c3500000 	.word	0xc3500000
 8008cdc:	43500000 	.word	0x43500000
 8008ce0:	7fefffff 	.word	0x7fefffff
 8008ce4:	3ff00000 	.word	0x3ff00000
 8008ce8:	3fe00000 	.word	0x3fe00000
 8008cec:	00000000 	.word	0x00000000

08008cf0 <nan>:
 8008cf0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008cf8 <nan+0x8>
 8008cf4:	4770      	bx	lr
 8008cf6:	bf00      	nop
 8008cf8:	00000000 	.word	0x00000000
 8008cfc:	7ff80000 	.word	0x7ff80000

08008d00 <_init>:
 8008d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d02:	bf00      	nop
 8008d04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d06:	bc08      	pop	{r3}
 8008d08:	469e      	mov	lr, r3
 8008d0a:	4770      	bx	lr

08008d0c <_fini>:
 8008d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d0e:	bf00      	nop
 8008d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d12:	bc08      	pop	{r3}
 8008d14:	469e      	mov	lr, r3
 8008d16:	4770      	bx	lr
