#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5571b9c502c0 .scope module, "adder" "adder" 2 25;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "sum"
o0x7f7ebdf1c018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5571b9c6a480_0 .net "a", 31 0, o0x7f7ebdf1c018;  0 drivers
o0x7f7ebdf1c048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5571b9c38460_0 .net "b", 31 0, o0x7f7ebdf1c048;  0 drivers
v0x5571b9c66080_0 .var "sum", 31 0;
E_0x5571b9bf2ac0 .event edge, v0x5571b9c38460_0, v0x5571b9c6a480_0;
S_0x5571b9c219c0 .scope module, "pipeline_tb" "pipeline_tb" 3 27;
 .timescale -9 -12;
v0x5571b9c9b050_0 .var "clk", 0 0;
v0x5571b9c9b0f0_0 .var/i "i", 31 0;
S_0x5571b9c880e0 .scope module, "uut" "Pipeline" 3 35, 4 20 0, S_0x5571b9c219c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
L_0x5571b9c676e0 .functor NOT 1, v0x5571b9c8f140_0, C4<0>, C4<0>, C4<0>;
L_0x5571b9cab680 .functor NOT 1, v0x5571b9c8f140_0, C4<0>, C4<0>, C4<0>;
L_0x5571b9cacb50 .functor AND 1, v0x5571b9c89b70_0, L_0x5571b9cacff0, C4<1>, C4<1>;
L_0x5571b9cacf80 .functor AND 1, v0x5571b9c89c40_0, L_0x5571b9cad0e0, C4<1>, C4<1>;
L_0x5571b9cad250 .functor OR 1, L_0x5571b9cacb50, L_0x5571b9cacf80, C4<0>, C4<0>;
L_0x7f7ebded32a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5571b9cad360 .functor XNOR 1, L_0x5571b9cad250, L_0x7f7ebded32a0, C4<0>, C4<0>;
L_0x7f7ebded32e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5571b9cad5f0 .functor XNOR 1, v0x5571b9c89d00_0, L_0x7f7ebded32e8, C4<0>, C4<0>;
L_0x5571b9cad970 .functor OR 1, v0x5571b9c89d00_0, L_0x5571b9cad250, C4<0>, C4<0>;
L_0x7f7ebded3330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5571b9cadb70 .functor XNOR 1, v0x5571b9c905e0_0, L_0x7f7ebded3330, C4<0>, C4<0>;
v0x5571b9c95b20_0 .net "EX_MEM_aluSrc", 0 0, v0x5571b9c905e0_0;  1 drivers
v0x5571b9c95bc0_0 .net "EX_MEM_aluZero", 0 0, v0x5571b9c890d0_0;  1 drivers
v0x5571b9c95c60_0 .net "EX_MEM_alu_control", 3 0, v0x5571b9c894e0_0;  1 drivers
v0x5571b9c95d50_0 .net "EX_MEM_alu_in_one", 31 0, v0x5571b9c8dc00_0;  1 drivers
v0x5571b9c95e40_0 .net "EX_MEM_alu_in_two", 31 0, L_0x5571b9cadc80;  1 drivers
v0x5571b9c95f30_0 .net "EX_MEM_alu_op", 1 0, v0x5571b9c8f8d0_0;  1 drivers
v0x5571b9c96020_0 .net "EX_MEM_alu_result", 31 0, v0x5571b9c88e50_0;  1 drivers
v0x5571b9c96130_0 .net "EX_MEM_alu_temp_two", 31 0, v0x5571b9c8e470_0;  1 drivers
v0x5571b9c96240_0 .net "EX_MEM_memRead", 0 0, v0x5571b9c90680_0;  1 drivers
v0x5571b9c962e0_0 .net "EX_MEM_memWrite", 0 0, v0x5571b9c90770_0;  1 drivers
v0x5571b9c96380_0 .net "EX_MEM_memtoReg", 0 0, v0x5571b9c90810_0;  1 drivers
v0x5571b9c96470_0 .net "EX_MEM_regDst", 0 0, v0x5571b9c908e0_0;  1 drivers
v0x5571b9c96510_0 .net "EX_MEM_regWrite", 0 0, v0x5571b9c90980_0;  1 drivers
v0x5571b9c96600_0 .net "EX_MEM_reg_Rd", 4 0, v0x5571b9c8fa70_0;  1 drivers
v0x5571b9c966a0_0 .net "EX_MEM_reg_Rs", 4 0, v0x5571b9c8fcb0_0;  1 drivers
v0x5571b9c96790_0 .net "EX_MEM_reg_Rt", 4 0, v0x5571b9c8fe60_0;  1 drivers
v0x5571b9c96850_0 .net "EX_MEM_reg_read_data_1", 31 0, v0x5571b9c90af0_0;  1 drivers
v0x5571b9c96a70_0 .net "EX_MEM_reg_read_data_2", 31 0, v0x5571b9c90c80_0;  1 drivers
v0x5571b9c96b80_0 .net "EX_MEM_sign_extend", 31 0, v0x5571b9c90470_0;  1 drivers
v0x5571b9c96c40_0 .net "EX_reg", 4 0, L_0x5571b9cadd20;  1 drivers
v0x5571b9c96ce0_0 .net "ID_EX_PC_add4", 31 0, v0x5571b9c61cb0_0;  1 drivers
v0x5571b9c96d80_0 .net "ID_EX_PC_add4_res", 31 0, L_0x5571b9cacab0;  1 drivers
v0x5571b9c96e40_0 .net "ID_EX_Reg_Rd", 4 0, L_0x5571b9cab8d0;  1 drivers
v0x5571b9c96f00_0 .net "ID_EX_Reg_Rs", 4 0, L_0x5571b9cab740;  1 drivers
v0x5571b9c96fa0_0 .net "ID_EX_Reg_Rt", 4 0, L_0x5571b9cab830;  1 drivers
v0x5571b9c970f0_0 .net "ID_EX_aluSrc", 0 0, v0x5571b9c89ab0_0;  1 drivers
v0x5571b9c97190_0 .net "ID_EX_alu_op", 1 0, v0x5571b9c899b0_0;  1 drivers
v0x5571b9c97250_0 .net "ID_EX_branch", 0 0, L_0x5571b9cad250;  1 drivers
v0x5571b9c97310_0 .net "ID_EX_equal_reg_read_data", 0 0, L_0x5571b9cacff0;  1 drivers
v0x5571b9c973d0_0 .net "ID_EX_flush", 0 0, v0x5571b9c8f010_0;  1 drivers
v0x5571b9c974c0_0 .net "ID_EX_instrustion", 31 0, v0x5571b9c888a0_0;  1 drivers
v0x5571b9c97580_0 .net "ID_EX_jump", 0 0, v0x5571b9c89d00_0;  1 drivers
v0x5571b9c97620_0 .net "ID_EX_jump_addr", 31 0, L_0x5571b9cace90;  1 drivers
v0x5571b9c976c0_0 .net "ID_EX_memRead", 0 0, v0x5571b9c89e10_0;  1 drivers
v0x5571b9c977b0_0 .net "ID_EX_memWrite", 0 0, v0x5571b9c89ed0_0;  1 drivers
v0x5571b9c978a0_0 .net "ID_EX_memtoReg", 0 0, v0x5571b9c89f90_0;  1 drivers
v0x5571b9c97990_0 .net "ID_EX_regDst", 0 0, v0x5571b9c8a050_0;  1 drivers
v0x5571b9c97a80_0 .net "ID_EX_regWrite", 0 0, v0x5571b9c8a110_0;  1 drivers
v0x5571b9c97b70_0 .net "ID_EX_reg_read_data_1", 31 0, L_0x5571b9cabc80;  1 drivers
v0x5571b9c97c30_0 .net "ID_EX_reg_read_data_2", 31 0, L_0x5571b9cabfb0;  1 drivers
v0x5571b9c97cf0_0 .net "ID_EX_reg_read_new_data_1", 31 0, L_0x5571b9cac5c0;  1 drivers
v0x5571b9c97db0_0 .net "ID_EX_reg_read_new_data_2", 31 0, L_0x5571b9cac7c0;  1 drivers
v0x5571b9c97e50_0 .net "ID_EX_sign_extend", 31 0, L_0x5571b9cac120;  1 drivers
v0x5571b9c97f40_0 .net "IF_Flush", 0 0, L_0x5571b9cad970;  1 drivers
v0x5571b9c97fe0_0 .net "IF_ID_Write", 0 0, L_0x5571b9cab680;  1 drivers
v0x5571b9c98080_0 .net "MEM_WB_D_MEM_read_data", 31 0, L_0x5571b9cae870;  1 drivers
v0x5571b9c98170_0 .net "MEM_WB_alu_result", 31 0, v0x5571b9c8b850_0;  1 drivers
v0x5571b9c98210_0 .net "MEM_WB_memRead", 0 0, v0x5571b9c8bbe0_0;  1 drivers
v0x5571b9c982b0_0 .net "MEM_WB_memWrite", 0 0, v0x5571b9c8bd20_0;  1 drivers
v0x5571b9c983a0_0 .net "MEM_WB_memtoReg", 0 0, v0x5571b9c8bf20_0;  1 drivers
v0x5571b9c98490_0 .net "MEM_WB_regWrite", 0 0, L_0x5571b9cae280;  1 drivers
v0x5571b9c98580_0 .net "MEM_WB_reg_read_data_2", 31 0, v0x5571b9c8c2e0_0;  1 drivers
v0x5571b9c98690_0 .net "MEM_register", 4 0, v0x5571b9c8b920_0;  1 drivers
v0x5571b9c98750_0 .net "PC_add4_IF", 31 0, L_0x5571b9cab1e0;  1 drivers
v0x5571b9c98810_0 .net "PC_in_IF", 31 0, L_0x5571b9cad700;  1 drivers
v0x5571b9c988b0_0 .net "PC_out_IF", 31 0, v0x5571b9c93c60_0;  1 drivers
v0x5571b9c989a0_0 .net "WB_D_MEM_read_addr", 31 0, v0x5571b9c91ff0_0;  1 drivers
v0x5571b9c98a60_0 .net "WB_D_MEM_read_data", 31 0, v0x5571b9c921d0_0;  1 drivers
v0x5571b9c98b00_0 .net "WB_memtoReg", 0 0, v0x5571b9c92500_0;  1 drivers
v0x5571b9c98ba0_0 .net "WB_regWrite", 0 0, v0x5571b9c92700_0;  1 drivers
v0x5571b9c98c40_0 .net "WB_register", 4 0, v0x5571b9c923a0_0;  1 drivers
v0x5571b9c98ce0_0 .net "WB_write_data", 31 0, L_0x5571b9caed50;  1 drivers
L_0x7f7ebded3060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5571b9c98d80_0 .net/2u *"_s2", 31 0, L_0x7f7ebded3060;  1 drivers
v0x5571b9c98e60_0 .net *"_s20", 31 0, L_0x5571b9cac950;  1 drivers
v0x5571b9c98f40_0 .net *"_s22", 29 0, L_0x5571b9cac8b0;  1 drivers
L_0x7f7ebded3210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5571b9c993f0_0 .net *"_s24", 1 0, L_0x7f7ebded3210;  1 drivers
v0x5571b9c99490_0 .net *"_s29", 3 0, L_0x5571b9cacc60;  1 drivers
v0x5571b9c99530_0 .net *"_s31", 25 0, L_0x5571b9cacd60;  1 drivers
L_0x7f7ebded3258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5571b9c995d0_0 .net/2u *"_s32", 1 0, L_0x7f7ebded3258;  1 drivers
v0x5571b9c996b0_0 .net *"_s38", 0 0, L_0x5571b9cacb50;  1 drivers
v0x5571b9c99770_0 .net *"_s41", 0 0, L_0x5571b9cad0e0;  1 drivers
v0x5571b9c99830_0 .net *"_s42", 0 0, L_0x5571b9cacf80;  1 drivers
v0x5571b9c998f0_0 .net/2u *"_s46", 0 0, L_0x7f7ebded32a0;  1 drivers
v0x5571b9c999d0_0 .net *"_s48", 0 0, L_0x5571b9cad360;  1 drivers
v0x5571b9c99a90_0 .net/2u *"_s52", 0 0, L_0x7f7ebded32e8;  1 drivers
v0x5571b9c99b70_0 .net *"_s54", 0 0, L_0x5571b9cad5f0;  1 drivers
v0x5571b9c99c30_0 .net/2u *"_s62", 0 0, L_0x7f7ebded3330;  1 drivers
v0x5571b9c99d10_0 .net *"_s64", 0 0, L_0x5571b9cadb70;  1 drivers
v0x5571b9c99dd0_0 .net *"_s68", 31 0, L_0x5571b9cade60;  1 drivers
L_0x7f7ebded3378 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571b9c99eb0_0 .net *"_s71", 30 0, L_0x7f7ebded3378;  1 drivers
L_0x7f7ebded33c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571b9c99f90_0 .net/2u *"_s72", 31 0, L_0x7f7ebded33c0;  1 drivers
v0x5571b9c9a070_0 .net *"_s74", 0 0, L_0x5571b9cadfa0;  1 drivers
v0x5571b9c9a130_0 .net *"_s80", 31 0, L_0x5571b9caea00;  1 drivers
L_0x7f7ebded34e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571b9c9a210_0 .net *"_s83", 30 0, L_0x7f7ebded34e0;  1 drivers
L_0x7f7ebded3528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571b9c9a2f0_0 .net/2u *"_s84", 31 0, L_0x7f7ebded3528;  1 drivers
v0x5571b9c9a3d0_0 .net *"_s86", 0 0, L_0x5571b9caeb40;  1 drivers
v0x5571b9c9a490_0 .net "branch_result_IF", 31 0, L_0x5571b9cad4b0;  1 drivers
v0x5571b9c9a570_0 .var "buffer", 31 0;
v0x5571b9c9a650_0 .net "clk", 0 0, v0x5571b9c9b050_0;  1 drivers
v0x5571b9c9a6f0_0 .net "forward_A", 1 0, v0x5571b9c8cc00_0;  1 drivers
v0x5571b9c9a800_0 .net "forward_B", 1 0, v0x5571b9c8ccd0_0;  1 drivers
v0x5571b9c9a910_0 .net "forward_C", 0 0, v0x5571b9c8cdb0_0;  1 drivers
v0x5571b9c9aa00_0 .net "forward_D", 0 0, v0x5571b9c8cec0_0;  1 drivers
v0x5571b9c9aaf0_0 .net "ins_Beq", 0 0, v0x5571b9c89b70_0;  1 drivers
v0x5571b9c9abe0_0 .net "ins_Bne", 0 0, v0x5571b9c89c40_0;  1 drivers
v0x5571b9c9acd0_0 .net "instrustion_IF", 31 0, L_0x5571b9c6b6e0;  1 drivers
v0x5571b9c9ade0_0 .net "pc_wirte", 0 0, L_0x5571b9c676e0;  1 drivers
L_0x7f7ebded3018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5571b9c9ae80_0 .net "reset", 0 0, L_0x7f7ebded3018;  1 drivers
v0x5571b9c9afb0_0 .net "stall", 0 0, v0x5571b9c8f140_0;  1 drivers
L_0x5571b9cab1e0 .arith/sum 32, v0x5571b9c93c60_0, L_0x7f7ebded3060;
L_0x5571b9cab740 .part v0x5571b9c888a0_0, 21, 5;
L_0x5571b9cab830 .part v0x5571b9c888a0_0, 16, 5;
L_0x5571b9cab8d0 .part v0x5571b9c888a0_0, 11, 5;
L_0x5571b9caba50 .part v0x5571b9c888a0_0, 26, 6;
L_0x5571b9cac4e0 .part v0x5571b9c888a0_0, 0, 16;
L_0x5571b9cac8b0 .part L_0x5571b9cac120, 0, 30;
L_0x5571b9cac950 .concat [ 2 30 0 0], L_0x7f7ebded3210, L_0x5571b9cac8b0;
L_0x5571b9cacab0 .arith/sum 32, v0x5571b9c61cb0_0, L_0x5571b9cac950;
L_0x5571b9cacc60 .part v0x5571b9c61cb0_0, 28, 4;
L_0x5571b9cacd60 .part v0x5571b9c888a0_0, 0, 26;
L_0x5571b9cace90 .concat [ 2 26 4 0], L_0x7f7ebded3258, L_0x5571b9cacd60, L_0x5571b9cacc60;
L_0x5571b9cacff0 .cmp/eq 32, L_0x5571b9cac5c0, L_0x5571b9cac7c0;
L_0x5571b9cad0e0 .reduce/nor L_0x5571b9cacff0;
L_0x5571b9cad4b0 .functor MUXZ 32, L_0x5571b9cacab0, L_0x5571b9cab1e0, L_0x5571b9cad360, C4<>;
L_0x5571b9cad700 .functor MUXZ 32, L_0x5571b9cace90, L_0x5571b9cad4b0, L_0x5571b9cad5f0, C4<>;
L_0x5571b9cada80 .part v0x5571b9c90470_0, 0, 6;
L_0x5571b9cadc80 .functor MUXZ 32, v0x5571b9c90470_0, v0x5571b9c8e470_0, L_0x5571b9cadb70, C4<>;
L_0x5571b9cade60 .concat [ 1 31 0 0], v0x5571b9c908e0_0, L_0x7f7ebded3378;
L_0x5571b9cadfa0 .cmp/eq 32, L_0x5571b9cade60, L_0x7f7ebded33c0;
L_0x5571b9cadd20 .functor MUXZ 5, v0x5571b9c8fa70_0, v0x5571b9c8fe60_0, L_0x5571b9cadfa0, C4<>;
L_0x5571b9cae280 .part v0x5571b9c9a570_0, 0, 1;
L_0x5571b9caea00 .concat [ 1 31 0 0], v0x5571b9c92500_0, L_0x7f7ebded34e0;
L_0x5571b9caeb40 .cmp/eq 32, L_0x5571b9caea00, L_0x7f7ebded3528;
L_0x5571b9caed50 .functor MUXZ 32, v0x5571b9c921d0_0, v0x5571b9c91ff0_0, L_0x5571b9caeb40, C4<>;
S_0x5571b9c882a0 .scope module, "State_IF_ID" "IF_ID_Reg" 4 144, 5 5 0, S_0x5571b9c880e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "PC_plus4_in"
    .port_info 1 /INPUT 32 "instruction_in"
    .port_info 2 /INPUT 1 "IF_ID_Write"
    .port_info 3 /INPUT 1 "IF_Flush"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset"
    .port_info 6 /OUTPUT 32 "PC_plus4_out"
    .port_info 7 /OUTPUT 32 "instruction_out"
v0x5571b9c55740_0 .net "IF_Flush", 0 0, L_0x5571b9cad970;  alias, 1 drivers
v0x5571b9c55810_0 .net "IF_ID_Write", 0 0, L_0x5571b9cab680;  alias, 1 drivers
v0x5571b9c61be0_0 .net "PC_plus4_in", 31 0, L_0x5571b9cab1e0;  alias, 1 drivers
v0x5571b9c61cb0_0 .var "PC_plus4_out", 31 0;
v0x5571b9c886b0_0 .net "clk", 0 0, v0x5571b9c9b050_0;  alias, 1 drivers
v0x5571b9c887c0_0 .net "instruction_in", 31 0, L_0x5571b9c6b6e0;  alias, 1 drivers
v0x5571b9c888a0_0 .var "instruction_out", 31 0;
v0x5571b9c88980_0 .net "reset", 0 0, L_0x7f7ebded3018;  alias, 1 drivers
E_0x5571b9bf3190 .event posedge, v0x5571b9c88980_0, v0x5571b9c886b0_0;
S_0x5571b9c88b90 .scope module, "alu" "ALU" 4 297, 6 25 0, S_0x5571b9c880e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "ALUCtrl"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
    .port_info 3 /OUTPUT 1 "zero"
    .port_info 4 /OUTPUT 32 "ALU_result"
v0x5571b9c88d50_0 .net "ALUCtrl", 3 0, v0x5571b9c894e0_0;  alias, 1 drivers
v0x5571b9c88e50_0 .var "ALU_result", 31 0;
v0x5571b9c88f30_0 .net "a", 31 0, v0x5571b9c8dc00_0;  alias, 1 drivers
v0x5571b9c88ff0_0 .net "b", 31 0, L_0x5571b9cadc80;  alias, 1 drivers
v0x5571b9c890d0_0 .var "zero", 0 0;
E_0x5571b9bf2d20 .event edge, v0x5571b9c88d50_0, v0x5571b9c88ff0_0, v0x5571b9c88f30_0;
S_0x5571b9c89280 .scope module, "alu_control" "ALU_control" 4 271, 7 25 0, S_0x5571b9c880e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "ALUOp"
    .port_info 2 /OUTPUT 4 "ALUCtrl"
v0x5571b9c894e0_0 .var "ALUCtrl", 3 0;
v0x5571b9c895c0_0 .net "ALUOp", 1 0, v0x5571b9c8f8d0_0;  alias, 1 drivers
v0x5571b9c89680_0 .net "funct", 5 0, L_0x5571b9cada80;  1 drivers
E_0x5571b9bf2e60 .event edge, v0x5571b9c895c0_0, v0x5571b9c89680_0;
S_0x5571b9c897c0 .scope module, "control" "Control" 4 161, 8 7 0, S_0x5571b9c880e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "op_code"
    .port_info 1 /OUTPUT 2 "ALUOp"
    .port_info 2 /OUTPUT 1 "RegDst"
    .port_info 3 /OUTPUT 1 "Jump"
    .port_info 4 /OUTPUT 1 "Ins_Beq"
    .port_info 5 /OUTPUT 1 "Ins_Bne"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "MemtoReg"
    .port_info 8 /OUTPUT 1 "MemWrite"
    .port_info 9 /OUTPUT 1 "ALUSrc"
    .port_info 10 /OUTPUT 1 "RegWrite"
v0x5571b9c899b0_0 .var "ALUOp", 1 0;
v0x5571b9c89ab0_0 .var "ALUSrc", 0 0;
v0x5571b9c89b70_0 .var "Ins_Beq", 0 0;
v0x5571b9c89c40_0 .var "Ins_Bne", 0 0;
v0x5571b9c89d00_0 .var "Jump", 0 0;
v0x5571b9c89e10_0 .var "MemRead", 0 0;
v0x5571b9c89ed0_0 .var "MemWrite", 0 0;
v0x5571b9c89f90_0 .var "MemtoReg", 0 0;
v0x5571b9c8a050_0 .var "RegDst", 0 0;
v0x5571b9c8a110_0 .var "RegWrite", 0 0;
v0x5571b9c8a1d0_0 .net "op_code", 5 0, L_0x5571b9caba50;  1 drivers
E_0x5571b9bf2fa0 .event edge, v0x5571b9c8a1d0_0;
S_0x5571b9c8a410 .scope module, "dm" "data_memory" 4 330, 9 5 0, S_0x5571b9c880e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "MemRead"
    .port_info 2 /INPUT 1 "MemWrite"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /INPUT 32 "write_data"
    .port_info 5 /OUTPUT 32 "read_data"
P_0x5571b9c8a5e0 .param/l "size" 0 9 14, +C4<00000000000000000000000001000000>;
L_0x7f7ebded3450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5571b9cae570 .functor XNOR 1, v0x5571b9c8bbe0_0, L_0x7f7ebded3450, C4<0>, C4<0>;
v0x5571b9c8a7a0_0 .net "MemRead", 0 0, v0x5571b9c8bbe0_0;  alias, 1 drivers
v0x5571b9c8a880_0 .net "MemWrite", 0 0, v0x5571b9c8bd20_0;  alias, 1 drivers
v0x5571b9c8a940_0 .net *"_s10", 31 0, L_0x5571b9cae670;  1 drivers
L_0x7f7ebded3498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571b9c8aa00_0 .net/2u *"_s12", 31 0, L_0x7f7ebded3498;  1 drivers
v0x5571b9c8aae0_0 .net *"_s2", 29 0, L_0x5571b9cae3e0;  1 drivers
L_0x7f7ebded3408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5571b9c8ac10_0 .net *"_s4", 1 0, L_0x7f7ebded3408;  1 drivers
v0x5571b9c8acf0_0 .net/2u *"_s6", 0 0, L_0x7f7ebded3450;  1 drivers
v0x5571b9c8add0_0 .net *"_s8", 0 0, L_0x5571b9cae570;  1 drivers
v0x5571b9c8ae90_0 .net "address", 31 0, v0x5571b9c8b850_0;  alias, 1 drivers
v0x5571b9c8af70_0 .net "clk", 0 0, v0x5571b9c9b050_0;  alias, 1 drivers
v0x5571b9c8b010_0 .var/i "i", 31 0;
v0x5571b9c8b0d0_0 .net "index", 31 0, L_0x5571b9cae480;  1 drivers
v0x5571b9c8b1b0_0 .net "read_data", 31 0, L_0x5571b9cae870;  alias, 1 drivers
v0x5571b9c8b290 .array "register_memory", 63 0, 31 0;
v0x5571b9c8b350_0 .net "write_data", 31 0, v0x5571b9c8c2e0_0;  alias, 1 drivers
E_0x5571b9c8a720 .event posedge, v0x5571b9c886b0_0;
L_0x5571b9cae3e0 .part v0x5571b9c8b850_0, 2, 30;
L_0x5571b9cae480 .concat [ 30 2 0 0], L_0x5571b9cae3e0, L_0x7f7ebded3408;
L_0x5571b9cae670 .array/port v0x5571b9c8b290, L_0x5571b9cae480;
L_0x5571b9cae870 .functor MUXZ 32, L_0x7f7ebded3498, L_0x5571b9cae670, L_0x5571b9cae570, C4<>;
S_0x5571b9c8b530 .scope module, "exmem" "EX_MEM_Reg" 4 306, 5 135 0, S_0x5571b9c880e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "RegWrite"
    .port_info 3 /INPUT 1 "MemtoReg"
    .port_info 4 /INPUT 1 "MemRead"
    .port_info 5 /INPUT 1 "MemWrite"
    .port_info 6 /OUTPUT 1 "RegWrite_out"
    .port_info 7 /OUTPUT 1 "MemtoReg_out"
    .port_info 8 /OUTPUT 1 "MemRead_out"
    .port_info 9 /OUTPUT 1 "MemWrite_out"
    .port_info 10 /INPUT 32 "ALU_result"
    .port_info 11 /INPUT 32 "reg_read_data_2"
    .port_info 12 /OUTPUT 32 "ALU_result_out"
    .port_info 13 /OUTPUT 32 "reg_read_data_2_out"
    .port_info 14 /INPUT 5 "ID_EX_Regsiter_Rd"
    .port_info 15 /OUTPUT 5 "EX_MEM_Regsiter_Rd_out"
v0x5571b9c8b740_0 .net "ALU_result", 31 0, v0x5571b9c88e50_0;  alias, 1 drivers
v0x5571b9c8b850_0 .var "ALU_result_out", 31 0;
v0x5571b9c8b920_0 .var "EX_MEM_Regsiter_Rd_out", 4 0;
v0x5571b9c8b9f0_0 .net "ID_EX_Regsiter_Rd", 4 0, L_0x5571b9cadd20;  alias, 1 drivers
v0x5571b9c8bad0_0 .net "MemRead", 0 0, v0x5571b9c90680_0;  alias, 1 drivers
v0x5571b9c8bbe0_0 .var "MemRead_out", 0 0;
v0x5571b9c8bc80_0 .net "MemWrite", 0 0, v0x5571b9c90770_0;  alias, 1 drivers
v0x5571b9c8bd20_0 .var "MemWrite_out", 0 0;
v0x5571b9c8bdf0_0 .net "MemtoReg", 0 0, v0x5571b9c90810_0;  alias, 1 drivers
v0x5571b9c8bf20_0 .var "MemtoReg_out", 0 0;
o0x7f7ebdf1cfd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5571b9c8bfe0_0 .net "RegWrite", 0 0, o0x7f7ebdf1cfd8;  0 drivers
v0x5571b9c8c0a0_0 .var "RegWrite_out", 0 0;
v0x5571b9c8c160_0 .net "clk", 0 0, v0x5571b9c9b050_0;  alias, 1 drivers
v0x5571b9c8c200_0 .net "reg_read_data_2", 31 0, v0x5571b9c8e470_0;  alias, 1 drivers
v0x5571b9c8c2e0_0 .var "reg_read_data_2_out", 31 0;
v0x5571b9c8c3a0_0 .net "reset", 0 0, L_0x7f7ebded3018;  alias, 1 drivers
S_0x5571b9c8c6c0 .scope module, "forward" "Forwarding" 4 358, 10 4 0, S_0x5571b9c880e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "ID_EX_Reg_Rt"
    .port_info 1 /INPUT 5 "ID_EX_Reg_Rs"
    .port_info 2 /INPUT 5 "IF_ID_Reg_Rs"
    .port_info 3 /INPUT 5 "IF_ID_Reg_Rt"
    .port_info 4 /INPUT 5 "EX_MEM_Reg_Rd"
    .port_info 5 /INPUT 5 "MEM_WB_Reg_Rd"
    .port_info 6 /INPUT 1 "EX_MEM_RegWrite"
    .port_info 7 /INPUT 1 "MEM_WB_RegWrite"
    .port_info 8 /OUTPUT 2 "Forward_ALU_A"
    .port_info 9 /OUTPUT 2 "Forward_ALU_B"
    .port_info 10 /OUTPUT 1 "Forward_C"
    .port_info 11 /OUTPUT 1 "Forward_D"
v0x5571b9c8ca30_0 .net "EX_MEM_RegWrite", 0 0, L_0x5571b9cae280;  alias, 1 drivers
v0x5571b9c8cb10_0 .net "EX_MEM_Reg_Rd", 4 0, v0x5571b9c8b920_0;  alias, 1 drivers
v0x5571b9c8cc00_0 .var "Forward_ALU_A", 1 0;
v0x5571b9c8ccd0_0 .var "Forward_ALU_B", 1 0;
v0x5571b9c8cdb0_0 .var "Forward_C", 0 0;
v0x5571b9c8cec0_0 .var "Forward_D", 0 0;
v0x5571b9c8cf80_0 .net "ID_EX_Reg_Rs", 4 0, v0x5571b9c8fcb0_0;  alias, 1 drivers
v0x5571b9c8d060_0 .net "ID_EX_Reg_Rt", 4 0, v0x5571b9c8fe60_0;  alias, 1 drivers
v0x5571b9c8d140_0 .net "IF_ID_Reg_Rs", 4 0, L_0x5571b9cab740;  alias, 1 drivers
v0x5571b9c8d220_0 .net "IF_ID_Reg_Rt", 4 0, L_0x5571b9cab830;  alias, 1 drivers
v0x5571b9c8d300_0 .net "MEM_WB_RegWrite", 0 0, v0x5571b9c92700_0;  alias, 1 drivers
v0x5571b9c8d3c0_0 .net "MEM_WB_Reg_Rd", 4 0, v0x5571b9c923a0_0;  alias, 1 drivers
E_0x5571b9c6b540/0 .event edge, v0x5571b9c8ca30_0, v0x5571b9c8b920_0, v0x5571b9c8cf80_0, v0x5571b9c8d300_0;
E_0x5571b9c6b540/1 .event edge, v0x5571b9c8d3c0_0, v0x5571b9c8d060_0, v0x5571b9c8d140_0, v0x5571b9c8d220_0;
E_0x5571b9c6b540 .event/or E_0x5571b9c6b540/0, E_0x5571b9c6b540/1;
S_0x5571b9c8d620 .scope module, "forward_A_Mux" "Mux_32bit_3to1" 4 277, 4 376 0, S_0x5571b9c880e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in00"
    .port_info 1 /INPUT 32 "in01"
    .port_info 2 /INPUT 32 "in10"
    .port_info 3 /OUTPUT 32 "mux_out"
    .port_info 4 /INPUT 2 "control"
v0x5571b9c8d830_0 .net "control", 1 0, v0x5571b9c8cc00_0;  alias, 1 drivers
v0x5571b9c8d940_0 .net "in00", 31 0, v0x5571b9c90af0_0;  alias, 1 drivers
v0x5571b9c8da00_0 .net "in01", 31 0, L_0x5571b9caed50;  alias, 1 drivers
v0x5571b9c8daf0_0 .net "in10", 31 0, v0x5571b9c8b850_0;  alias, 1 drivers
v0x5571b9c8dc00_0 .var "mux_out", 31 0;
E_0x5571b9c8d7a0 .event edge, v0x5571b9c8cc00_0, v0x5571b9c8ae90_0, v0x5571b9c8da00_0, v0x5571b9c8d940_0;
S_0x5571b9c8dd90 .scope module, "forward_B_Mux" "Mux_32bit_3to1" 4 285, 4 376 0, S_0x5571b9c880e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in00"
    .port_info 1 /INPUT 32 "in01"
    .port_info 2 /INPUT 32 "in10"
    .port_info 3 /OUTPUT 32 "mux_out"
    .port_info 4 /INPUT 2 "control"
v0x5571b9c8e100_0 .net "control", 1 0, v0x5571b9c8ccd0_0;  alias, 1 drivers
v0x5571b9c8e210_0 .net "in00", 31 0, v0x5571b9c90c80_0;  alias, 1 drivers
v0x5571b9c8e2d0_0 .net "in01", 31 0, L_0x5571b9caed50;  alias, 1 drivers
v0x5571b9c8e3d0_0 .net "in10", 31 0, v0x5571b9c8b850_0;  alias, 1 drivers
v0x5571b9c8e470_0 .var "mux_out", 31 0;
E_0x5571b9c8e070 .event edge, v0x5571b9c8ccd0_0, v0x5571b9c8ae90_0, v0x5571b9c8da00_0, v0x5571b9c8e210_0;
S_0x5571b9c8e5e0 .scope module, "hazard" "hazard_detection" 4 257, 11 5 0, S_0x5571b9c880e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "ID_Reg_Rt"
    .port_info 1 /INPUT 5 "IF_Reg_Rs"
    .port_info 2 /INPUT 5 "IF_Reg_Rt"
    .port_info 3 /INPUT 1 "EX_MemRead"
    .port_info 4 /INPUT 1 "EX_regWirte"
    .port_info 5 /INPUT 1 "MEM_MemRead"
    .port_info 6 /INPUT 1 "Ins_Beq"
    .port_info 7 /INPUT 1 "Ins_Bne"
    .port_info 8 /OUTPUT 1 "stall"
    .port_info 9 /OUTPUT 1 "flush"
v0x5571b9c8e960_0 .net "EX_MemRead", 0 0, v0x5571b9c90680_0;  alias, 1 drivers
v0x5571b9c8ea20_0 .net "EX_regWirte", 0 0, v0x5571b9c90980_0;  alias, 1 drivers
v0x5571b9c8eac0_0 .net "ID_Reg_Rt", 4 0, v0x5571b9c8fe60_0;  alias, 1 drivers
v0x5571b9c8ebc0_0 .net "IF_Reg_Rs", 4 0, L_0x5571b9cab740;  alias, 1 drivers
v0x5571b9c8ec90_0 .net "IF_Reg_Rt", 4 0, L_0x5571b9cab830;  alias, 1 drivers
v0x5571b9c8ed80_0 .net "Ins_Beq", 0 0, v0x5571b9c89b70_0;  alias, 1 drivers
v0x5571b9c8ee50_0 .net "Ins_Bne", 0 0, v0x5571b9c89c40_0;  alias, 1 drivers
v0x5571b9c8ef20_0 .net "MEM_MemRead", 0 0, v0x5571b9c8bbe0_0;  alias, 1 drivers
v0x5571b9c8f010_0 .var "flush", 0 0;
v0x5571b9c8f140_0 .var "stall", 0 0;
E_0x5571b9c8e8b0/0 .event edge, v0x5571b9c8bad0_0, v0x5571b9c8d060_0, v0x5571b9c8d140_0, v0x5571b9c8d220_0;
E_0x5571b9c8e8b0/1 .event edge, v0x5571b9c89b70_0, v0x5571b9c89c40_0, v0x5571b9c8ea20_0, v0x5571b9c8a7a0_0;
E_0x5571b9c8e8b0 .event/or E_0x5571b9c8e8b0/0, E_0x5571b9c8e8b0/1;
S_0x5571b9c8f300 .scope module, "idex" "ID_EX_Reg" 4 221, 5 31 0, S_0x5571b9c880e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "flush"
    .port_info 3 /INPUT 1 "RegDst"
    .port_info 4 /INPUT 1 "MemtoReg"
    .port_info 5 /INPUT 1 "MemRead"
    .port_info 6 /INPUT 1 "MemWrite"
    .port_info 7 /INPUT 1 "ALUSrc"
    .port_info 8 /INPUT 1 "RegWrite"
    .port_info 9 /INPUT 2 "ALUop"
    .port_info 10 /INPUT 32 "reg_read_data_1"
    .port_info 11 /INPUT 32 "reg_read_data_2"
    .port_info 12 /INPUT 32 "extended_imm"
    .port_info 13 /INPUT 5 "IF_ID_Register_Rs"
    .port_info 14 /INPUT 5 "IF_ID_Register_Rt"
    .port_info 15 /INPUT 5 "IF_ID_Register_Rd"
    .port_info 16 /OUTPUT 1 "out_RegDst"
    .port_info 17 /OUTPUT 1 "out_MemRead"
    .port_info 18 /OUTPUT 1 "out_MemtoReg"
    .port_info 19 /OUTPUT 1 "out_MemWrite"
    .port_info 20 /OUTPUT 1 "out_ALUSrc"
    .port_info 21 /OUTPUT 1 "out_RegWrite"
    .port_info 22 /OUTPUT 32 "reg_read_data_1_out"
    .port_info 23 /OUTPUT 32 "reg_read_data_2_out"
    .port_info 24 /OUTPUT 32 "extended_imm_out"
    .port_info 25 /OUTPUT 5 "IF_ID_Register_Rs_out"
    .port_info 26 /OUTPUT 5 "IF_ID_Register_Rd_out"
    .port_info 27 /OUTPUT 5 "IF_ID_Register_Rt_out"
    .port_info 28 /OUTPUT 2 "ALUop_out"
v0x5571b9c8f740_0 .net "ALUSrc", 0 0, v0x5571b9c89ab0_0;  alias, 1 drivers
v0x5571b9c8f800_0 .net "ALUop", 1 0, v0x5571b9c899b0_0;  alias, 1 drivers
v0x5571b9c8f8d0_0 .var "ALUop_out", 1 0;
v0x5571b9c8f9d0_0 .net "IF_ID_Register_Rd", 4 0, L_0x5571b9cab8d0;  alias, 1 drivers
v0x5571b9c8fa70_0 .var "IF_ID_Register_Rd_out", 4 0;
v0x5571b9c8fba0_0 .net "IF_ID_Register_Rs", 4 0, L_0x5571b9cab740;  alias, 1 drivers
v0x5571b9c8fcb0_0 .var "IF_ID_Register_Rs_out", 4 0;
v0x5571b9c8fd70_0 .net "IF_ID_Register_Rt", 4 0, L_0x5571b9cab830;  alias, 1 drivers
v0x5571b9c8fe60_0 .var "IF_ID_Register_Rt_out", 4 0;
v0x5571b9c8ffb0_0 .net "MemRead", 0 0, v0x5571b9c89e10_0;  alias, 1 drivers
v0x5571b9c90050_0 .net "MemWrite", 0 0, v0x5571b9c89ed0_0;  alias, 1 drivers
v0x5571b9c900f0_0 .net "MemtoReg", 0 0, v0x5571b9c89f90_0;  alias, 1 drivers
v0x5571b9c90190_0 .net "RegDst", 0 0, v0x5571b9c8a050_0;  alias, 1 drivers
v0x5571b9c90260_0 .net "RegWrite", 0 0, v0x5571b9c8a110_0;  alias, 1 drivers
v0x5571b9c90330_0 .net "clk", 0 0, v0x5571b9c9b050_0;  alias, 1 drivers
v0x5571b9c903d0_0 .net "extended_imm", 31 0, L_0x5571b9cac120;  alias, 1 drivers
v0x5571b9c90470_0 .var "extended_imm_out", 31 0;
v0x5571b9c90510_0 .net "flush", 0 0, v0x5571b9c8f010_0;  alias, 1 drivers
v0x5571b9c905e0_0 .var "out_ALUSrc", 0 0;
v0x5571b9c90680_0 .var "out_MemRead", 0 0;
v0x5571b9c90770_0 .var "out_MemWrite", 0 0;
v0x5571b9c90810_0 .var "out_MemtoReg", 0 0;
v0x5571b9c908e0_0 .var "out_RegDst", 0 0;
v0x5571b9c90980_0 .var "out_RegWrite", 0 0;
v0x5571b9c90a50_0 .net "reg_read_data_1", 31 0, L_0x5571b9cabc80;  alias, 1 drivers
v0x5571b9c90af0_0 .var "reg_read_data_1_out", 31 0;
v0x5571b9c90bc0_0 .net "reg_read_data_2", 31 0, L_0x5571b9cabfb0;  alias, 1 drivers
v0x5571b9c90c80_0 .var "reg_read_data_2_out", 31 0;
v0x5571b9c90d70_0 .net "reset", 0 0, L_0x7f7ebded3018;  alias, 1 drivers
S_0x5571b9c911e0 .scope module, "ins_mem" "instruction_memory" 4 136, 12 4 0, S_0x5571b9c880e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "instruction"
P_0x5571b9c913b0 .param/l "size" 0 12 9, +C4<00000000000000000000000010000000>;
L_0x5571b9c6b6e0 .functor BUFZ 32, L_0x5571b9cab390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5571b9c914b0_0 .net *"_s0", 31 0, L_0x5571b9cab390;  1 drivers
v0x5571b9c915b0_0 .net *"_s2", 31 0, L_0x5571b9cab4f0;  1 drivers
v0x5571b9c91690_0 .net *"_s4", 29 0, L_0x5571b9cab450;  1 drivers
L_0x7f7ebded30a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5571b9c91780_0 .net *"_s6", 1 0, L_0x7f7ebded30a8;  1 drivers
v0x5571b9c91860_0 .net "address", 31 0, v0x5571b9c93c60_0;  alias, 1 drivers
v0x5571b9c91990_0 .var/i "i", 31 0;
v0x5571b9c91a70_0 .net "instruction", 31 0, L_0x5571b9c6b6e0;  alias, 1 drivers
v0x5571b9c91b30 .array "memory", 127 0, 31 0;
L_0x5571b9cab390 .array/port v0x5571b9c91b30, L_0x5571b9cab4f0;
L_0x5571b9cab450 .part v0x5571b9c93c60_0, 2, 30;
L_0x5571b9cab4f0 .concat [ 30 2 0 0], L_0x5571b9cab450, L_0x7f7ebded30a8;
S_0x5571b9c91c30 .scope module, "mem_wb" "MEM_WB_Reg" 4 340, 5 223 0, S_0x5571b9c880e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RegWrite"
    .port_info 1 /INPUT 1 "MemtoReg"
    .port_info 2 /INPUT 32 "D_MEM_read_data_in"
    .port_info 3 /INPUT 32 "ALU_result"
    .port_info 4 /INPUT 5 "EX_MEM_Reg_Rd"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "reset"
    .port_info 7 /OUTPUT 1 "RegWrite_out"
    .port_info 8 /OUTPUT 1 "MemtoReg_out"
    .port_info 9 /OUTPUT 32 "D_MEM_read_data_out"
    .port_info 10 /OUTPUT 32 "D_MEM_read_addr_out"
    .port_info 11 /OUTPUT 5 "MEM_WB_Reg_Rd"
v0x5571b9c91f30_0 .net "ALU_result", 31 0, v0x5571b9c8b850_0;  alias, 1 drivers
v0x5571b9c91ff0_0 .var "D_MEM_read_addr_out", 31 0;
v0x5571b9c920d0_0 .net "D_MEM_read_data_in", 31 0, L_0x5571b9cae870;  alias, 1 drivers
v0x5571b9c921d0_0 .var "D_MEM_read_data_out", 31 0;
v0x5571b9c92290_0 .net "EX_MEM_Reg_Rd", 4 0, v0x5571b9c8b920_0;  alias, 1 drivers
v0x5571b9c923a0_0 .var "MEM_WB_Reg_Rd", 4 0;
v0x5571b9c92460_0 .net "MemtoReg", 0 0, v0x5571b9c8bf20_0;  alias, 1 drivers
v0x5571b9c92500_0 .var "MemtoReg_out", 0 0;
v0x5571b9c925a0_0 .net "RegWrite", 0 0, L_0x5571b9cae280;  alias, 1 drivers
v0x5571b9c92700_0 .var "RegWrite_out", 0 0;
v0x5571b9c927d0_0 .net "clk", 0 0, v0x5571b9c9b050_0;  alias, 1 drivers
v0x5571b9c92900_0 .net "reset", 0 0, L_0x7f7ebded3018;  alias, 1 drivers
S_0x5571b9c92ac0 .scope module, "mux_one" "Mux_N_bit" 4 193, 13 3 0, S_0x5571b9c880e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "out"
    .port_info 3 /INPUT 1 "select"
P_0x5571b9c8dbb0 .param/l "N" 0 13 4, +C4<00000000000000000000000000100000>;
v0x5571b9c92d80_0 .net "in1", 31 0, v0x5571b9c8b850_0;  alias, 1 drivers
v0x5571b9c92e60_0 .net "in2", 31 0, L_0x5571b9cabc80;  alias, 1 drivers
v0x5571b9c92f50_0 .net "out", 31 0, L_0x5571b9cac5c0;  alias, 1 drivers
v0x5571b9c93020_0 .net "select", 0 0, v0x5571b9c8cdb0_0;  alias, 1 drivers
L_0x5571b9cac5c0 .functor MUXZ 32, v0x5571b9c8b850_0, L_0x5571b9cabc80, v0x5571b9c8cdb0_0, C4<>;
S_0x5571b9c93180 .scope module, "mux_two" "Mux_N_bit" 4 200, 13 3 0, S_0x5571b9c880e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "out"
    .port_info 3 /INPUT 1 "select"
P_0x5571b9c93350 .param/l "N" 0 13 4, +C4<00000000000000000000000000100000>;
v0x5571b9c93420_0 .net "in1", 31 0, v0x5571b9c8b850_0;  alias, 1 drivers
v0x5571b9c93500_0 .net "in2", 31 0, L_0x5571b9cabfb0;  alias, 1 drivers
v0x5571b9c935f0_0 .net "out", 31 0, L_0x5571b9cac7c0;  alias, 1 drivers
v0x5571b9c936c0_0 .net "select", 0 0, v0x5571b9c8cec0_0;  alias, 1 drivers
L_0x5571b9cac7c0 .functor MUXZ 32, v0x5571b9c8b850_0, L_0x5571b9cabfb0, v0x5571b9c8cec0_0, C4<>;
S_0x5571b9c93820 .scope module, "program_counter" "PC" 4 129, 14 5 0, S_0x5571b9c880e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "PCWrite"
    .port_info 2 /INPUT 32 "in"
    .port_info 3 /OUTPUT 32 "out"
v0x5571b9c939f0_0 .net "PCWrite", 0 0, L_0x5571b9c676e0;  alias, 1 drivers
v0x5571b9c93ad0_0 .net "clk", 0 0, v0x5571b9c9b050_0;  alias, 1 drivers
v0x5571b9c93b90_0 .net "in", 31 0, L_0x5571b9cad700;  alias, 1 drivers
v0x5571b9c93c60_0 .var "out", 31 0;
S_0x5571b9c93de0 .scope module, "register" "Registers" 4 176, 15 5 0, S_0x5571b9c880e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "regWrite"
    .port_info 2 /INPUT 5 "read_register_1"
    .port_info 3 /INPUT 5 "read_register_2"
    .port_info 4 /INPUT 5 "write_register"
    .port_info 5 /INPUT 32 "write_data"
    .port_info 6 /OUTPUT 32 "read_data_1"
    .port_info 7 /OUTPUT 32 "read_data_2"
P_0x5571b9c940c0 .param/l "size" 0 15 13, +C4<00000000000000000000000000100000>;
L_0x5571b9cabc80 .functor BUFZ 32, L_0x5571b9cabaf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5571b9cabfb0 .functor BUFZ 32, L_0x5571b9cabd80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5571b9c94300_0 .net *"_s0", 31 0, L_0x5571b9cabaf0;  1 drivers
v0x5571b9c94400_0 .net *"_s10", 6 0, L_0x5571b9cabe20;  1 drivers
L_0x7f7ebded3138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5571b9c944e0_0 .net *"_s13", 1 0, L_0x7f7ebded3138;  1 drivers
v0x5571b9c945d0_0 .net *"_s2", 6 0, L_0x5571b9cabb90;  1 drivers
L_0x7f7ebded30f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5571b9c946b0_0 .net *"_s5", 1 0, L_0x7f7ebded30f0;  1 drivers
v0x5571b9c947e0_0 .net *"_s8", 31 0, L_0x5571b9cabd80;  1 drivers
v0x5571b9c948c0_0 .net "clk", 0 0, v0x5571b9c9b050_0;  alias, 1 drivers
v0x5571b9c94960_0 .var/i "i", 31 0;
v0x5571b9c94a40_0 .net "read_data_1", 31 0, L_0x5571b9cabc80;  alias, 1 drivers
v0x5571b9c94b00_0 .net "read_data_2", 31 0, L_0x5571b9cabfb0;  alias, 1 drivers
v0x5571b9c94c10_0 .net "read_register_1", 4 0, L_0x5571b9cab740;  alias, 1 drivers
v0x5571b9c94cd0_0 .net "read_register_2", 4 0, L_0x5571b9cab830;  alias, 1 drivers
v0x5571b9c94d90_0 .net "regWrite", 0 0, v0x5571b9c92700_0;  alias, 1 drivers
v0x5571b9c94e80 .array "register_memory", 31 0, 31 0;
v0x5571b9c94f40_0 .net "write_data", 31 0, L_0x5571b9caed50;  alias, 1 drivers
v0x5571b9c95050_0 .net "write_register", 4 0, v0x5571b9c923a0_0;  alias, 1 drivers
E_0x5571b9c94280 .event negedge, v0x5571b9c886b0_0;
L_0x5571b9cabaf0 .array/port v0x5571b9c94e80, L_0x5571b9cabb90;
L_0x5571b9cabb90 .concat [ 5 2 0 0], L_0x5571b9cab740, L_0x7f7ebded30f0;
L_0x5571b9cabd80 .array/port v0x5571b9c94e80, L_0x5571b9cabe20;
L_0x5571b9cabe20 .concat [ 5 2 0 0], L_0x5571b9cab830, L_0x7f7ebded3138;
S_0x5571b9c952b0 .scope module, "sign" "sign_extension" 4 188, 16 25 0, S_0x5571b9c880e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "shortInput"
    .port_info 1 /OUTPUT 32 "longOutput"
L_0x5571b9cac0b0 .functor BUFZ 16, L_0x5571b9cac4e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f7ebded31c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5571b9c95490_0 .net/2u *"_s11", 15 0, L_0x7f7ebded31c8;  1 drivers
v0x5571b9c95590_0 .net *"_s13", 15 0, L_0x5571b9cac300;  1 drivers
v0x5571b9c95670_0 .net *"_s3", 15 0, L_0x5571b9cac0b0;  1 drivers
v0x5571b9c95730_0 .net *"_s8", 0 0, L_0x5571b9cac210;  1 drivers
L_0x7f7ebded3180 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5571b9c95810_0 .net/2u *"_s9", 15 0, L_0x7f7ebded3180;  1 drivers
v0x5571b9c95940_0 .net "longOutput", 31 0, L_0x5571b9cac120;  alias, 1 drivers
v0x5571b9c95a00_0 .net "shortInput", 15 0, L_0x5571b9cac4e0;  1 drivers
L_0x5571b9cac120 .concat8 [ 16 16 0 0], L_0x5571b9cac0b0, L_0x5571b9cac300;
L_0x5571b9cac210 .part L_0x5571b9cac4e0, 15, 1;
L_0x5571b9cac300 .functor MUXZ 16, L_0x7f7ebded31c8, L_0x7f7ebded3180, L_0x5571b9cac210, C4<>;
    .scope S_0x5571b9c502c0;
T_0 ;
    %wait E_0x5571b9bf2ac0;
    %load/vec4 v0x5571b9c6a480_0;
    %load/vec4 v0x5571b9c38460_0;
    %add;
    %store/vec4 v0x5571b9c66080_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5571b9c93820;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571b9c93c60_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x5571b9c93820;
T_2 ;
    %wait E_0x5571b9c8a720;
    %load/vec4 v0x5571b9c939f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5571b9c93b90_0;
    %assign/vec4 v0x5571b9c93c60_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5571b9c911e0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571b9c91990_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x5571b9c91990_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5571b9c91990_0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %load/vec4 v0x5571b9c91990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5571b9c91990_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pushi/vec4 537395232, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 537460791, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 17399844, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 17399845, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 2886729732, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 2886205448, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 17401888, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 17403938, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 305266697, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 2349924356, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 842137672, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 305266697, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 2350055432, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 303235082, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 38903850, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 310378511, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 35688480, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 134217759, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 537395201, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 537460737, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 134217759, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 537395202, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 537460738, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 134217759, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 537395203, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 537460739, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %pushi/vec4 134217759, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5571b9c91b30, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x5571b9c882a0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5571b9c61cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5571b9c888a0_0, 0;
    %end;
    .thread T_4;
    .scope S_0x5571b9c882a0;
T_5 ;
    %wait E_0x5571b9bf3190;
    %load/vec4 v0x5571b9c88980_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x5571b9c55740_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5571b9c61cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5571b9c888a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5571b9c55810_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x5571b9c61be0_0;
    %assign/vec4 v0x5571b9c61cb0_0, 0;
    %load/vec4 v0x5571b9c887c0_0;
    %assign/vec4 v0x5571b9c888a0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5571b9c897c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c8a050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c89d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c89b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c89c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c89f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c89ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c89ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c8a110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5571b9c899b0_0, 0, 2;
    %end;
    .thread T_6;
    .scope S_0x5571b9c897c0;
T_7 ;
    %wait E_0x5571b9bf2fa0;
    %load/vec4 v0x5571b9c8a1d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.9;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b9c8a050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b9c8a110_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5571b9c899b0_0, 0;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b9c8a050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b9c89d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c8a110_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5571b9c899b0_0, 0;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b9c8a050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b9c89b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c8a110_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5571b9c899b0_0, 0;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b9c8a050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b9c89c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c8a110_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5571b9c899b0_0, 0;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c8a050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b9c89ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b9c8a110_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5571b9c899b0_0, 0;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c8a050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b9c89ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b9c8a110_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5571b9c899b0_0, 0;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c8a050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b9c89e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b9c89f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b9c89ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b9c8a110_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5571b9c899b0_0, 0;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c8a050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c89f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b9c89ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571b9c89ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571b9c8a110_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5571b9c899b0_0, 0;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5571b9c93de0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571b9c94960_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x5571b9c94960_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5571b9c94960_0;
    %store/vec4a v0x5571b9c94e80, 4, 0;
    %load/vec4 v0x5571b9c94960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5571b9c94960_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x5571b9c93de0;
T_9 ;
    %wait E_0x5571b9c94280;
    %load/vec4 v0x5571b9c94d90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x5571b9c94f40_0;
    %load/vec4 v0x5571b9c95050_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5571b9c94e80, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5571b9c8f300;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c908e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c90680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c90810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c90770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c905e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c90980_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5571b9c8f8d0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571b9c90af0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571b9c90c80_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5571b9c8fa70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5571b9c8fcb0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5571b9c8fe60_0, 0, 5;
    %end;
    .thread T_10;
    .scope S_0x5571b9c8f300;
T_11 ;
    %wait E_0x5571b9bf3190;
    %load/vec4 v0x5571b9c90d70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c908e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c90680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c90810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c90770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c905e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c90980_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5571b9c8f8d0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571b9c90af0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571b9c90c80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571b9c90470_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5571b9c8fa70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5571b9c8fcb0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5571b9c8fe60_0, 0, 5;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5571b9c90510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c90980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c90810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c90680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c90770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c905e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c908e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5571b9c8f8d0_0, 0, 2;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x5571b9c90260_0;
    %assign/vec4 v0x5571b9c90980_0, 0;
    %load/vec4 v0x5571b9c900f0_0;
    %assign/vec4 v0x5571b9c90810_0, 0;
    %load/vec4 v0x5571b9c8ffb0_0;
    %assign/vec4 v0x5571b9c90680_0, 0;
    %load/vec4 v0x5571b9c90050_0;
    %assign/vec4 v0x5571b9c90770_0, 0;
    %load/vec4 v0x5571b9c90190_0;
    %assign/vec4 v0x5571b9c908e0_0, 0;
    %load/vec4 v0x5571b9c8f740_0;
    %assign/vec4 v0x5571b9c905e0_0, 0;
    %load/vec4 v0x5571b9c8f800_0;
    %assign/vec4 v0x5571b9c8f8d0_0, 0;
    %load/vec4 v0x5571b9c90a50_0;
    %assign/vec4 v0x5571b9c90af0_0, 0;
    %load/vec4 v0x5571b9c90bc0_0;
    %assign/vec4 v0x5571b9c90c80_0, 0;
    %load/vec4 v0x5571b9c903d0_0;
    %assign/vec4 v0x5571b9c90470_0, 0;
    %load/vec4 v0x5571b9c8fba0_0;
    %assign/vec4 v0x5571b9c8fcb0_0, 0;
    %load/vec4 v0x5571b9c8fd70_0;
    %assign/vec4 v0x5571b9c8fe60_0, 0;
    %load/vec4 v0x5571b9c8f9d0_0;
    %assign/vec4 v0x5571b9c8fa70_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5571b9c8e5e0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c8f140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c8f010_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x5571b9c8e5e0;
T_13 ;
    %wait E_0x5571b9c8e8b0;
    %load/vec4 v0x5571b9c8e960_0;
    %load/vec4 v0x5571b9c8eac0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5571b9c8eac0_0;
    %load/vec4 v0x5571b9c8ebc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5571b9c8eac0_0;
    %load/vec4 v0x5571b9c8ec90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b9c8f140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b9c8f010_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5571b9c8ed80_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5571b9c8ee50_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.2, 9;
    %load/vec4 v0x5571b9c8ea20_0;
    %load/vec4 v0x5571b9c8eac0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5571b9c8eac0_0;
    %load/vec4 v0x5571b9c8ebc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5571b9c8eac0_0;
    %load/vec4 v0x5571b9c8ec90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b9c8f140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b9c8f010_0, 0, 1;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x5571b9c8ef20_0;
    %load/vec4 v0x5571b9c8eac0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5571b9c8eac0_0;
    %load/vec4 v0x5571b9c8ebc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5571b9c8eac0_0;
    %load/vec4 v0x5571b9c8ec90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b9c8f140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b9c8f010_0, 0, 1;
    %jmp T_13.7;
T_13.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b9c8f140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b9c8f010_0, 0, 1;
T_13.7 ;
T_13.5 ;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c8f140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c8f010_0, 0, 1;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5571b9c89280;
T_14 ;
    %wait E_0x5571b9bf2e60;
    %load/vec4 v0x5571b9c895c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %pushi/vec4 2, 0, 4;
    %cassign/vec4 v0x5571b9c894e0_0;
    %jmp T_14.4;
T_14.1 ;
    %pushi/vec4 6, 0, 4;
    %cassign/vec4 v0x5571b9c894e0_0;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x5571b9c89680_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_14.5, 4;
    %pushi/vec4 2, 0, 4;
    %cassign/vec4 v0x5571b9c894e0_0;
    %jmp T_14.6;
T_14.5 ;
    %load/vec4 v0x5571b9c89680_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_14.7, 4;
    %pushi/vec4 6, 0, 4;
    %cassign/vec4 v0x5571b9c894e0_0;
    %jmp T_14.8;
T_14.7 ;
    %load/vec4 v0x5571b9c89680_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_14.9, 4;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x5571b9c894e0_0;
    %jmp T_14.10;
T_14.9 ;
    %load/vec4 v0x5571b9c89680_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_14.11, 4;
    %pushi/vec4 1, 0, 4;
    %cassign/vec4 v0x5571b9c894e0_0;
    %jmp T_14.12;
T_14.11 ;
    %load/vec4 v0x5571b9c89680_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_14.13, 4;
    %pushi/vec4 7, 0, 4;
    %cassign/vec4 v0x5571b9c894e0_0;
T_14.13 ;
T_14.12 ;
T_14.10 ;
T_14.8 ;
T_14.6 ;
    %jmp T_14.4;
T_14.3 ;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x5571b9c894e0_0;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5571b9c8d620;
T_15 ;
    %wait E_0x5571b9c8d7a0;
    %load/vec4 v0x5571b9c8d830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %load/vec4 v0x5571b9c8d940_0;
    %assign/vec4 v0x5571b9c8dc00_0, 0;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v0x5571b9c8d940_0;
    %assign/vec4 v0x5571b9c8dc00_0, 0;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v0x5571b9c8da00_0;
    %assign/vec4 v0x5571b9c8dc00_0, 0;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v0x5571b9c8daf0_0;
    %assign/vec4 v0x5571b9c8dc00_0, 0;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5571b9c8dd90;
T_16 ;
    %wait E_0x5571b9c8e070;
    %load/vec4 v0x5571b9c8e100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %load/vec4 v0x5571b9c8e210_0;
    %assign/vec4 v0x5571b9c8e470_0, 0;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x5571b9c8e210_0;
    %assign/vec4 v0x5571b9c8e470_0, 0;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x5571b9c8e2d0_0;
    %assign/vec4 v0x5571b9c8e470_0, 0;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x5571b9c8e3d0_0;
    %assign/vec4 v0x5571b9c8e470_0, 0;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5571b9c88b90;
T_17 ;
    %wait E_0x5571b9bf2d20;
    %load/vec4 v0x5571b9c88d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %load/vec4 v0x5571b9c88f30_0;
    %cassign/vec4 v0x5571b9c88e50_0;
    %cassign/link v0x5571b9c88e50_0, v0x5571b9c88f30_0;
    %load/vec4 v0x5571b9c88f30_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_17.8, 8;
T_17.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_17.8, 8;
 ; End of false expr.
    %blend;
T_17.8;
    %pad/s 1;
    %cassign/vec4 v0x5571b9c890d0_0;
    %jmp T_17.6;
T_17.0 ;
    %load/vec4 v0x5571b9c88f30_0;
    %load/vec4 v0x5571b9c88ff0_0;
    %and;
    %cassign/vec4 v0x5571b9c88e50_0;
    %load/vec4 v0x5571b9c88f30_0;
    %load/vec4 v0x5571b9c88ff0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %and;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_17.10, 8;
T_17.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_17.10, 8;
 ; End of false expr.
    %blend;
T_17.10;
    %pad/s 1;
    %cassign/vec4 v0x5571b9c890d0_0;
    %jmp T_17.6;
T_17.1 ;
    %load/vec4 v0x5571b9c88f30_0;
    %load/vec4 v0x5571b9c88ff0_0;
    %or;
    %cassign/vec4 v0x5571b9c88e50_0;
    %load/vec4 v0x5571b9c88f30_0;
    %load/vec4 v0x5571b9c88ff0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %or;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.11, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_17.12, 8;
T_17.11 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_17.12, 8;
 ; End of false expr.
    %blend;
T_17.12;
    %pad/s 1;
    %cassign/vec4 v0x5571b9c890d0_0;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v0x5571b9c88f30_0;
    %load/vec4 v0x5571b9c88ff0_0;
    %add;
    %cassign/vec4 v0x5571b9c88e50_0;
    %load/vec4 v0x5571b9c88f30_0;
    %load/vec4 v0x5571b9c88ff0_0;
    %add;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.13, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_17.14, 8;
T_17.13 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_17.14, 8;
 ; End of false expr.
    %blend;
T_17.14;
    %pad/s 1;
    %cassign/vec4 v0x5571b9c890d0_0;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v0x5571b9c88f30_0;
    %load/vec4 v0x5571b9c88ff0_0;
    %sub;
    %cassign/vec4 v0x5571b9c88e50_0;
    %load/vec4 v0x5571b9c88f30_0;
    %load/vec4 v0x5571b9c88ff0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_17.15, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_17.16, 8;
T_17.15 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_17.16, 8;
 ; End of false expr.
    %blend;
T_17.16;
    %pad/s 1;
    %cassign/vec4 v0x5571b9c890d0_0;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v0x5571b9c88f30_0;
    %load/vec4 v0x5571b9c88ff0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_17.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_17.18, 8;
T_17.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_17.18, 8;
 ; End of false expr.
    %blend;
T_17.18;
    %cassign/vec4 v0x5571b9c88e50_0;
    %load/vec4 v0x5571b9c88f30_0;
    %load/vec4 v0x5571b9c88ff0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_17.19, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_17.20, 8;
T_17.19 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_17.20, 8;
 ; End of false expr.
    %blend;
T_17.20;
    %pad/s 1;
    %cassign/vec4 v0x5571b9c890d0_0;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5571b9c8b530;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571b9c8b850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571b9c8c2e0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5571b9c8b920_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c8c0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c8bf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c8bbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c8bd20_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5571b9c8b530;
T_19 ;
    %wait E_0x5571b9bf3190;
    %load/vec4 v0x5571b9c8c3a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571b9c8b850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571b9c8c2e0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5571b9c8b920_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c8c0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c8bf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c8bbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c8bd20_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5571b9c8bad0_0;
    %store/vec4 v0x5571b9c8bbe0_0, 0, 1;
    %load/vec4 v0x5571b9c8bfe0_0;
    %store/vec4 v0x5571b9c8c0a0_0, 0, 1;
    %load/vec4 v0x5571b9c8bc80_0;
    %store/vec4 v0x5571b9c8bd20_0, 0, 1;
    %load/vec4 v0x5571b9c8bdf0_0;
    %store/vec4 v0x5571b9c8bf20_0, 0, 1;
    %load/vec4 v0x5571b9c8b740_0;
    %store/vec4 v0x5571b9c8b850_0, 0, 32;
    %load/vec4 v0x5571b9c8c200_0;
    %store/vec4 v0x5571b9c8c2e0_0, 0, 32;
    %load/vec4 v0x5571b9c8b9f0_0;
    %store/vec4 v0x5571b9c8b920_0, 0, 5;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5571b9c8a410;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571b9c8b010_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x5571b9c8b010_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5571b9c8b010_0;
    %store/vec4a v0x5571b9c8b290, 4, 0;
    %load/vec4 v0x5571b9c8b010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5571b9c8b010_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .thread T_20;
    .scope S_0x5571b9c8a410;
T_21 ;
    %wait E_0x5571b9c8a720;
    %load/vec4 v0x5571b9c8a880_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x5571b9c8b350_0;
    %ix/getv 4, v0x5571b9c8b0d0_0;
    %store/vec4a v0x5571b9c8b290, 4, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5571b9c91c30;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c92700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c92500_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5571b9c923a0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571b9c91ff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571b9c921d0_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x5571b9c91c30;
T_23 ;
    %wait E_0x5571b9c8a720;
    %load/vec4 v0x5571b9c925a0_0;
    %assign/vec4 v0x5571b9c92700_0, 0;
    %load/vec4 v0x5571b9c92460_0;
    %assign/vec4 v0x5571b9c92500_0, 0;
    %load/vec4 v0x5571b9c92290_0;
    %assign/vec4 v0x5571b9c923a0_0, 0;
    %load/vec4 v0x5571b9c91f30_0;
    %assign/vec4 v0x5571b9c91ff0_0, 0;
    %load/vec4 v0x5571b9c920d0_0;
    %assign/vec4 v0x5571b9c921d0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5571b9c8c6c0;
T_24 ;
    %wait E_0x5571b9c6b540;
    %load/vec4 v0x5571b9c8ca30_0;
    %load/vec4 v0x5571b9c8cb10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5571b9c8cb10_0;
    %load/vec4 v0x5571b9c8cf80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5571b9c8cc00_0, 0, 2;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5571b9c8d300_0;
    %load/vec4 v0x5571b9c8d3c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5571b9c8d3c0_0;
    %load/vec4 v0x5571b9c8cf80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5571b9c8cc00_0, 0, 2;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5571b9c8cc00_0, 0, 2;
T_24.3 ;
T_24.1 ;
    %load/vec4 v0x5571b9c8ca30_0;
    %load/vec4 v0x5571b9c8cb10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5571b9c8cb10_0;
    %load/vec4 v0x5571b9c8d060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5571b9c8ccd0_0, 0, 2;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x5571b9c8d300_0;
    %load/vec4 v0x5571b9c8d3c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5571b9c8d3c0_0;
    %load/vec4 v0x5571b9c8d060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5571b9c8ccd0_0, 0, 2;
    %jmp T_24.7;
T_24.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5571b9c8ccd0_0, 0, 2;
T_24.7 ;
T_24.5 ;
    %load/vec4 v0x5571b9c8ca30_0;
    %load/vec4 v0x5571b9c8d3c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5571b9c8d3c0_0;
    %load/vec4 v0x5571b9c8d140_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b9c8cdb0_0, 0, 1;
    %jmp T_24.9;
T_24.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c8cdb0_0, 0, 1;
T_24.9 ;
    %load/vec4 v0x5571b9c8ca30_0;
    %load/vec4 v0x5571b9c8d3c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5571b9c8d3c0_0;
    %load/vec4 v0x5571b9c8d220_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571b9c8cec0_0, 0, 1;
    %jmp T_24.11;
T_24.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c8cec0_0, 0, 1;
T_24.11 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x5571b9c880e0;
T_25 ;
    %wait E_0x5571b9c8a720;
    %load/vec4 v0x5571b9c96510_0;
    %pad/u 32;
    %assign/vec4 v0x5571b9c9a570_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5571b9c219c0;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5571b9c9b0f0_0, 0, 32;
    %end;
    .thread T_26;
    .scope S_0x5571b9c219c0;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571b9c9b050_0, 0, 1;
    %vpi_call 3 42 "$dumpfile", "pipeline.vcd" {0 0 0};
    %vpi_call 3 43 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x5571b9c880e0 {0 0 0};
    %vpi_call 3 44 "$display", "Texual result of pipeline:" {0 0 0};
    %vpi_call 3 45 "$display", "==========================================================" {0 0 0};
    %delay 600000, 0;
    %vpi_call 3 47 "$stop" {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x5571b9c219c0;
T_28 ;
    %delay 10000, 0;
    %vpi_call 3 51 "$display", "Time: %d, CLK = %d, PC = 0x%H", v0x5571b9c9b0f0_0, v0x5571b9c9b050_0, v0x5571b9c988b0_0 {0 0 0};
    %vpi_call 3 52 "$display", "[$s0] = 0x%H, [$s1] = 0x%H, [$s2] = 0x%H", &A<v0x5571b9c94e80, 16>, &A<v0x5571b9c94e80, 17>, &A<v0x5571b9c94e80, 18> {0 0 0};
    %vpi_call 3 53 "$display", "[$s3] = 0x%H, [$s4] = 0x%H, [$s5] = 0x%H", &A<v0x5571b9c94e80, 19>, &A<v0x5571b9c94e80, 20>, &A<v0x5571b9c94e80, 21> {0 0 0};
    %vpi_call 3 54 "$display", "[$s6] = 0x%H, [$s7] = 0x%H, [$t0] = 0x%H", &A<v0x5571b9c94e80, 22>, &A<v0x5571b9c94e80, 23>, &A<v0x5571b9c94e80, 8> {0 0 0};
    %vpi_call 3 55 "$display", "[$t1] = 0x%H, [$t2] = 0x%H, [$t3] = 0x%H", &A<v0x5571b9c94e80, 9>, &A<v0x5571b9c94e80, 10>, &A<v0x5571b9c94e80, 11> {0 0 0};
    %vpi_call 3 56 "$display", "[$t4] = 0x%H, [$t5] = 0x%H, [$t6] = 0x%H", &A<v0x5571b9c94e80, 12>, &A<v0x5571b9c94e80, 13>, &A<v0x5571b9c94e80, 14> {0 0 0};
    %vpi_call 3 57 "$display", "[$t7] = 0x%H, [$t8] = 0x%H, [$t9] = 0x%H", &A<v0x5571b9c94e80, 15>, &A<v0x5571b9c94e80, 24>, &A<v0x5571b9c94e80, 25> {0 0 0};
    %vpi_call 3 62 "$display", "=================================================" {0 0 0};
    %load/vec4 v0x5571b9c9b050_0;
    %inv;
    %store/vec4 v0x5571b9c9b050_0, 0, 1;
    %load/vec4 v0x5571b9c9b050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x5571b9c9b0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5571b9c9b0f0_0, 0, 32;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "./adder.v";
    "pipe_test.v";
    "./pipeline.v";
    "./state_register.v";
    "./ALU.v";
    "./ALU_control.v";
    "./control.v";
    "./data_memory.v";
    "./forwarding_unit.v";
    "./hazard.v";
    "./instruction_memory.v";
    "./Mux_N_bit.v";
    "./pc.v";
    "./register.v";
    "./sign_extension.v";
