
*** Running vivado
    with args -log test_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_module.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test_module.tcl -notrace
Command: synth_design -top test_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1188
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1113.484 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_module' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:42]
WARNING: [Synth 8-614] signal 'SW_top' is read in the process but is not in the sensitivity list [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'test_module' (1#1) [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1142.680 ; gain = 29.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1142.680 ; gain = 29.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1142.680 ; gain = 29.195
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1142.680 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/constrs_1/imports/WorkSpace/constr.xdc]
Finished Parsing XDC File [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/constrs_1/imports/WorkSpace/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/constrs_1/imports/WorkSpace/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1163.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1163.289 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1163.289 ; gain = 49.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1163.289 ; gain = 49.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1163.289 ; gain = 49.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1163.289 ; gain = 49.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1163.289 ; gain = 49.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1227.309 ; gain = 113.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1227.309 ; gain = 113.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1246.914 ; gain = 133.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1251.727 ; gain = 138.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1251.727 ; gain = 138.242
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[0] with 1st driver pin 'SW_top_IBUF[0]_inst/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[0] with 2nd driver pin 'LED_top_OBUF[0]_inst_i_1/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[1] with 1st driver pin 'SW_top_IBUF[1]_inst/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[1] with 2nd driver pin 'LED_top_OBUF[1]_inst_i_1/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[2] with 1st driver pin 'SW_top_IBUF[2]_inst/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[2] with 2nd driver pin 'LED_top_OBUF[2]_inst_i_1/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[3] with 1st driver pin 'SW_top_IBUF[3]_inst/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[3] with 2nd driver pin 'LED_top_OBUF[3]_inst_i_1/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[4] with 1st driver pin 'SW_top_IBUF[4]_inst/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[4] with 2nd driver pin 'LED_top_OBUF[4]_inst_i_1/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[5] with 1st driver pin 'SW_top_IBUF[5]_inst/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[5] with 2nd driver pin 'LED_top_OBUF[5]_inst_i_1/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[6] with 1st driver pin 'SW_top_IBUF[6]_inst/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[6] with 2nd driver pin 'LED_top_OBUF[6]_inst_i_1/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[7] with 1st driver pin 'SW_top_IBUF[7]_inst/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[7] with 2nd driver pin 'LED_top_OBUF[7]_inst_i_1/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[8] with 1st driver pin 'SW_top_IBUF[8]_inst/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[8] with 2nd driver pin 'LED_top_OBUF[8]_inst_i_1/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[9] with 1st driver pin 'SW_top_IBUF[9]_inst/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[9] with 2nd driver pin 'LED_top_OBUF[9]_inst_i_1/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[10] with 1st driver pin 'SW_top_IBUF[10]_inst/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[10] with 2nd driver pin 'LED_top_OBUF[10]_inst_i_1/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[11] with 1st driver pin 'SW_top_IBUF[11]_inst/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[11] with 2nd driver pin 'LED_top_OBUF[11]_inst_i_1/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[12] with 1st driver pin 'SW_top_IBUF[12]_inst/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[12] with 2nd driver pin 'LED_top_OBUF[12]_inst_i_1/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[13] with 1st driver pin 'SW_top_IBUF[13]_inst/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[13] with 2nd driver pin 'LED_top_OBUF[13]_inst_i_1/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[14] with 1st driver pin 'SW_top_IBUF[14]_inst/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[14] with 2nd driver pin 'LED_top_OBUF[14]_inst_i_1/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[15] with 1st driver pin 'SW_top_IBUF[15]_inst/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_top_OBUF[15] with 2nd driver pin 'LED_top_OBUF[15]_inst_i_1/O' [C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.srcs/sources_1/new/test_module.vhd:46]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       16|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1251.727 ; gain = 138.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1251.727 ; gain = 138.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1251.727 ; gain = 138.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1251.727 ; gain = 138.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |    16|
|2     |IBUF |    16|
|3     |OBUF |    16|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1251.727 ; gain = 138.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 32 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1251.727 ; gain = 117.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1251.727 ; gain = 138.242
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1263.805 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1269.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 1 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1269.945 ; gain = 156.461
INFO: [Common 17-1381] The checkpoint 'C:/Users/arify/WorkSpace/Basys3_T2209/proje_sw_btn_led_test/proje_sw_btn_led_test.runs/synth_1/test_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_module_utilization_synth.rpt -pb test_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 10 00:45:01 2025...
