// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dct_dct_2d_HH_
#define _dct_dct_2d_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dct_dct_1d.h"
#include "dct_dct_2d_row_outbuf.h"
#include "dct_dct_2d_col_inbuf_0.h"

namespace ap_rtl {

struct dct_dct_2d : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<3> > in_block_0_address0;
    sc_out< sc_logic > in_block_0_ce0;
    sc_in< sc_lv<16> > in_block_0_q0;
    sc_out< sc_lv<3> > in_block_1_address0;
    sc_out< sc_logic > in_block_1_ce0;
    sc_in< sc_lv<16> > in_block_1_q0;
    sc_out< sc_lv<3> > in_block_2_address0;
    sc_out< sc_logic > in_block_2_ce0;
    sc_in< sc_lv<16> > in_block_2_q0;
    sc_out< sc_lv<3> > in_block_3_address0;
    sc_out< sc_logic > in_block_3_ce0;
    sc_in< sc_lv<16> > in_block_3_q0;
    sc_out< sc_lv<3> > in_block_4_address0;
    sc_out< sc_logic > in_block_4_ce0;
    sc_in< sc_lv<16> > in_block_4_q0;
    sc_out< sc_lv<3> > in_block_5_address0;
    sc_out< sc_logic > in_block_5_ce0;
    sc_in< sc_lv<16> > in_block_5_q0;
    sc_out< sc_lv<3> > in_block_6_address0;
    sc_out< sc_logic > in_block_6_ce0;
    sc_in< sc_lv<16> > in_block_6_q0;
    sc_out< sc_lv<3> > in_block_7_address0;
    sc_out< sc_logic > in_block_7_ce0;
    sc_in< sc_lv<16> > in_block_7_q0;
    sc_out< sc_lv<6> > out_block_address0;
    sc_out< sc_logic > out_block_ce0;
    sc_out< sc_logic > out_block_we0;
    sc_out< sc_lv<16> > out_block_d0;


    // Module declarations
    dct_dct_2d(sc_module_name name);
    SC_HAS_PROCESS(dct_dct_2d);

    ~dct_dct_2d();

    sc_trace_file* mVcdFile;

    dct_dct_2d_row_outbuf* row_outbuf_U;
    dct_dct_2d_row_outbuf* col_outbuf_U;
    dct_dct_2d_col_inbuf_0* col_inbuf_0_U;
    dct_dct_2d_col_inbuf_0* col_inbuf_1_U;
    dct_dct_2d_col_inbuf_0* col_inbuf_2_U;
    dct_dct_2d_col_inbuf_0* col_inbuf_3_U;
    dct_dct_2d_col_inbuf_0* col_inbuf_4_U;
    dct_dct_2d_col_inbuf_0* col_inbuf_5_U;
    dct_dct_2d_col_inbuf_0* col_inbuf_6_U;
    dct_dct_2d_col_inbuf_0* col_inbuf_7_U;
    dct_dct_1d* grp_dct_dct_1d_fu_363;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_25;
    sc_signal< sc_lv<7> > indvar_flatten_reg_285;
    sc_signal< sc_lv<4> > j_reg_296;
    sc_signal< sc_lv<4> > i_1_reg_307;
    sc_signal< sc_lv<7> > indvar_flatten1_reg_330;
    sc_signal< sc_lv<4> > j_1_reg_341;
    sc_signal< sc_lv<4> > i_3_reg_352;
    sc_signal< sc_lv<1> > exitcond5_fu_406_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_104;
    sc_signal< sc_lv<4> > i_4_fu_412_p2;
    sc_signal< sc_lv<4> > i_4_reg_620;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_418_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_625;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_3;
    sc_signal< bool > ap_sig_115;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_lv<7> > indvar_flatten_next_fu_424_p2;
    sc_signal< sc_lv<4> > tmp_mid2_v_fu_450_p3;
    sc_signal< sc_lv<4> > tmp_mid2_v_reg_634;
    sc_signal< sc_lv<3> > tmp_4_fu_485_p1;
    sc_signal< sc_lv<3> > tmp_4_reg_645;
    sc_signal< sc_lv<4> > i_6_fu_489_p2;
    sc_signal< sc_lv<1> > exitcond2_fu_506_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st6_fsm_4;
    sc_signal< bool > ap_sig_143;
    sc_signal< sc_lv<4> > i_5_fu_512_p2;
    sc_signal< sc_lv<4> > i_5_reg_658;
    sc_signal< sc_lv<1> > exitcond_flatten1_fu_518_p2;
    sc_signal< sc_lv<1> > exitcond_flatten1_reg_663;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp1_stg0_fsm_6;
    sc_signal< bool > ap_sig_154;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it1;
    sc_signal< sc_lv<7> > indvar_flatten_next1_fu_524_p2;
    sc_signal< sc_lv<4> > i_3_mid2_fu_542_p3;
    sc_signal< sc_lv<4> > i_3_mid2_reg_672;
    sc_signal< sc_lv<4> > tmp_4_mid2_v_fu_550_p3;
    sc_signal< sc_lv<4> > tmp_4_mid2_v_reg_677;
    sc_signal< sc_lv<4> > i_7_fu_585_p2;
    sc_signal< sc_lv<6> > row_outbuf_address0;
    sc_signal< sc_logic > row_outbuf_ce0;
    sc_signal< sc_logic > row_outbuf_we0;
    sc_signal< sc_lv<16> > row_outbuf_q0;
    sc_signal< sc_lv<6> > col_outbuf_address0;
    sc_signal< sc_logic > col_outbuf_ce0;
    sc_signal< sc_logic > col_outbuf_we0;
    sc_signal< sc_lv<16> > col_outbuf_q0;
    sc_signal< sc_lv<3> > col_inbuf_0_address0;
    sc_signal< sc_logic > col_inbuf_0_ce0;
    sc_signal< sc_logic > col_inbuf_0_we0;
    sc_signal< sc_lv<16> > col_inbuf_0_q0;
    sc_signal< sc_lv<3> > col_inbuf_1_address0;
    sc_signal< sc_logic > col_inbuf_1_ce0;
    sc_signal< sc_logic > col_inbuf_1_we0;
    sc_signal< sc_lv<16> > col_inbuf_1_q0;
    sc_signal< sc_lv<3> > col_inbuf_2_address0;
    sc_signal< sc_logic > col_inbuf_2_ce0;
    sc_signal< sc_logic > col_inbuf_2_we0;
    sc_signal< sc_lv<16> > col_inbuf_2_q0;
    sc_signal< sc_lv<3> > col_inbuf_3_address0;
    sc_signal< sc_logic > col_inbuf_3_ce0;
    sc_signal< sc_logic > col_inbuf_3_we0;
    sc_signal< sc_lv<16> > col_inbuf_3_q0;
    sc_signal< sc_lv<3> > col_inbuf_4_address0;
    sc_signal< sc_logic > col_inbuf_4_ce0;
    sc_signal< sc_logic > col_inbuf_4_we0;
    sc_signal< sc_lv<16> > col_inbuf_4_q0;
    sc_signal< sc_lv<3> > col_inbuf_5_address0;
    sc_signal< sc_logic > col_inbuf_5_ce0;
    sc_signal< sc_logic > col_inbuf_5_we0;
    sc_signal< sc_lv<16> > col_inbuf_5_q0;
    sc_signal< sc_lv<3> > col_inbuf_6_address0;
    sc_signal< sc_logic > col_inbuf_6_ce0;
    sc_signal< sc_logic > col_inbuf_6_we0;
    sc_signal< sc_lv<16> > col_inbuf_6_q0;
    sc_signal< sc_lv<3> > col_inbuf_7_address0;
    sc_signal< sc_logic > col_inbuf_7_ce0;
    sc_signal< sc_logic > col_inbuf_7_we0;
    sc_signal< sc_lv<16> > col_inbuf_7_q0;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_363_ap_start;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_363_ap_done;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_363_ap_idle;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_363_ap_ready;
    sc_signal< sc_lv<3> > grp_dct_dct_1d_fu_363_src_address0;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_363_src_ce0;
    sc_signal< sc_lv<16> > grp_dct_dct_1d_fu_363_src_q0;
    sc_signal< sc_lv<3> > grp_dct_dct_1d_fu_363_src1_address0;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_363_src1_ce0;
    sc_signal< sc_lv<16> > grp_dct_dct_1d_fu_363_src1_q0;
    sc_signal< sc_lv<3> > grp_dct_dct_1d_fu_363_src2_address0;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_363_src2_ce0;
    sc_signal< sc_lv<16> > grp_dct_dct_1d_fu_363_src2_q0;
    sc_signal< sc_lv<3> > grp_dct_dct_1d_fu_363_src3_address0;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_363_src3_ce0;
    sc_signal< sc_lv<16> > grp_dct_dct_1d_fu_363_src3_q0;
    sc_signal< sc_lv<3> > grp_dct_dct_1d_fu_363_src4_address0;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_363_src4_ce0;
    sc_signal< sc_lv<16> > grp_dct_dct_1d_fu_363_src4_q0;
    sc_signal< sc_lv<3> > grp_dct_dct_1d_fu_363_src5_address0;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_363_src5_ce0;
    sc_signal< sc_lv<16> > grp_dct_dct_1d_fu_363_src5_q0;
    sc_signal< sc_lv<3> > grp_dct_dct_1d_fu_363_src6_address0;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_363_src6_ce0;
    sc_signal< sc_lv<16> > grp_dct_dct_1d_fu_363_src6_q0;
    sc_signal< sc_lv<3> > grp_dct_dct_1d_fu_363_src7_address0;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_363_src7_ce0;
    sc_signal< sc_lv<16> > grp_dct_dct_1d_fu_363_src7_q0;
    sc_signal< sc_lv<4> > grp_dct_dct_1d_fu_363_tmp_2;
    sc_signal< sc_lv<6> > grp_dct_dct_1d_fu_363_dst_address0;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_363_dst_ce0;
    sc_signal< sc_logic > grp_dct_dct_1d_fu_363_dst_we0;
    sc_signal< sc_lv<16> > grp_dct_dct_1d_fu_363_dst_d0;
    sc_signal< sc_lv<4> > grp_dct_dct_1d_fu_363_tmp_21;
    sc_signal< sc_lv<4> > i_reg_273;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_325;
    sc_signal< sc_lv<4> > j_phi_fu_300_p4;
    sc_signal< sc_lv<4> > i_2_reg_318;
    sc_signal< sc_logic > ap_sig_cseq_ST_st7_fsm_5;
    sc_signal< bool > ap_sig_344;
    sc_signal< sc_lv<4> > j_1_phi_fu_345_p4;
    sc_signal< sc_logic > ap_reg_grp_dct_dct_1d_fu_363_ap_start;
    sc_signal< sc_lv<64> > tmp_2_cast_fu_480_p1;
    sc_signal< sc_lv<64> > tmp_mid2_fu_495_p1;
    sc_signal< sc_lv<64> > tmp_11_cast_fu_580_p1;
    sc_signal< sc_lv<64> > tmp_6_cast_fu_611_p1;
    sc_signal< sc_lv<1> > exitcond_fu_436_p2;
    sc_signal< sc_lv<4> > j_2_fu_430_p2;
    sc_signal< sc_lv<4> > i_1_mid2_fu_442_p3;
    sc_signal< sc_lv<7> > tmp_fu_462_p3;
    sc_signal< sc_lv<8> > tmp_1_cast_fu_470_p1;
    sc_signal< sc_lv<8> > tmp_mid2_cast_fu_458_p1;
    sc_signal< sc_lv<8> > tmp_2_fu_474_p2;
    sc_signal< sc_lv<1> > exitcond4_fu_536_p2;
    sc_signal< sc_lv<4> > j_3_fu_530_p2;
    sc_signal< sc_lv<7> > tmp_8_fu_562_p3;
    sc_signal< sc_lv<8> > tmp_4_mid2_cast_fu_558_p1;
    sc_signal< sc_lv<8> > tmp_10_cast_fu_570_p1;
    sc_signal< sc_lv<8> > tmp_s_fu_574_p2;
    sc_signal< sc_lv<7> > tmp_3_fu_591_p3;
    sc_signal< sc_lv<8> > tmp_5_cast_fu_602_p1;
    sc_signal< sc_lv<8> > tmp_4_cast_fu_598_p1;
    sc_signal< sc_lv<8> > tmp_6_fu_605_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st10_fsm_7;
    sc_signal< bool > ap_sig_594;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_st1_fsm_0;
    static const sc_lv<8> ap_ST_st2_fsm_1;
    static const sc_lv<8> ap_ST_st3_fsm_2;
    static const sc_lv<8> ap_ST_pp0_stg0_fsm_3;
    static const sc_lv<8> ap_ST_st6_fsm_4;
    static const sc_lv<8> ap_ST_st7_fsm_5;
    static const sc_lv<8> ap_ST_pp1_stg0_fsm_6;
    static const sc_lv<8> ap_ST_st10_fsm_7;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_7;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_104();
    void thread_ap_sig_115();
    void thread_ap_sig_143();
    void thread_ap_sig_154();
    void thread_ap_sig_25();
    void thread_ap_sig_325();
    void thread_ap_sig_344();
    void thread_ap_sig_594();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_3();
    void thread_ap_sig_cseq_ST_pp1_stg0_fsm_6();
    void thread_ap_sig_cseq_ST_st10_fsm_7();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st6_fsm_4();
    void thread_ap_sig_cseq_ST_st7_fsm_5();
    void thread_col_inbuf_0_address0();
    void thread_col_inbuf_0_ce0();
    void thread_col_inbuf_0_we0();
    void thread_col_inbuf_1_address0();
    void thread_col_inbuf_1_ce0();
    void thread_col_inbuf_1_we0();
    void thread_col_inbuf_2_address0();
    void thread_col_inbuf_2_ce0();
    void thread_col_inbuf_2_we0();
    void thread_col_inbuf_3_address0();
    void thread_col_inbuf_3_ce0();
    void thread_col_inbuf_3_we0();
    void thread_col_inbuf_4_address0();
    void thread_col_inbuf_4_ce0();
    void thread_col_inbuf_4_we0();
    void thread_col_inbuf_5_address0();
    void thread_col_inbuf_5_ce0();
    void thread_col_inbuf_5_we0();
    void thread_col_inbuf_6_address0();
    void thread_col_inbuf_6_ce0();
    void thread_col_inbuf_6_we0();
    void thread_col_inbuf_7_address0();
    void thread_col_inbuf_7_ce0();
    void thread_col_inbuf_7_we0();
    void thread_col_outbuf_address0();
    void thread_col_outbuf_ce0();
    void thread_col_outbuf_we0();
    void thread_exitcond2_fu_506_p2();
    void thread_exitcond4_fu_536_p2();
    void thread_exitcond5_fu_406_p2();
    void thread_exitcond_flatten1_fu_518_p2();
    void thread_exitcond_flatten_fu_418_p2();
    void thread_exitcond_fu_436_p2();
    void thread_grp_dct_dct_1d_fu_363_ap_start();
    void thread_grp_dct_dct_1d_fu_363_src1_q0();
    void thread_grp_dct_dct_1d_fu_363_src2_q0();
    void thread_grp_dct_dct_1d_fu_363_src3_q0();
    void thread_grp_dct_dct_1d_fu_363_src4_q0();
    void thread_grp_dct_dct_1d_fu_363_src5_q0();
    void thread_grp_dct_dct_1d_fu_363_src6_q0();
    void thread_grp_dct_dct_1d_fu_363_src7_q0();
    void thread_grp_dct_dct_1d_fu_363_src_q0();
    void thread_grp_dct_dct_1d_fu_363_tmp_2();
    void thread_grp_dct_dct_1d_fu_363_tmp_21();
    void thread_i_1_mid2_fu_442_p3();
    void thread_i_3_mid2_fu_542_p3();
    void thread_i_4_fu_412_p2();
    void thread_i_5_fu_512_p2();
    void thread_i_6_fu_489_p2();
    void thread_i_7_fu_585_p2();
    void thread_in_block_0_address0();
    void thread_in_block_0_ce0();
    void thread_in_block_1_address0();
    void thread_in_block_1_ce0();
    void thread_in_block_2_address0();
    void thread_in_block_2_ce0();
    void thread_in_block_3_address0();
    void thread_in_block_3_ce0();
    void thread_in_block_4_address0();
    void thread_in_block_4_ce0();
    void thread_in_block_5_address0();
    void thread_in_block_5_ce0();
    void thread_in_block_6_address0();
    void thread_in_block_6_ce0();
    void thread_in_block_7_address0();
    void thread_in_block_7_ce0();
    void thread_indvar_flatten_next1_fu_524_p2();
    void thread_indvar_flatten_next_fu_424_p2();
    void thread_j_1_phi_fu_345_p4();
    void thread_j_2_fu_430_p2();
    void thread_j_3_fu_530_p2();
    void thread_j_phi_fu_300_p4();
    void thread_out_block_address0();
    void thread_out_block_ce0();
    void thread_out_block_d0();
    void thread_out_block_we0();
    void thread_row_outbuf_address0();
    void thread_row_outbuf_ce0();
    void thread_row_outbuf_we0();
    void thread_tmp_10_cast_fu_570_p1();
    void thread_tmp_11_cast_fu_580_p1();
    void thread_tmp_1_cast_fu_470_p1();
    void thread_tmp_2_cast_fu_480_p1();
    void thread_tmp_2_fu_474_p2();
    void thread_tmp_3_fu_591_p3();
    void thread_tmp_4_cast_fu_598_p1();
    void thread_tmp_4_fu_485_p1();
    void thread_tmp_4_mid2_cast_fu_558_p1();
    void thread_tmp_4_mid2_v_fu_550_p3();
    void thread_tmp_5_cast_fu_602_p1();
    void thread_tmp_6_cast_fu_611_p1();
    void thread_tmp_6_fu_605_p2();
    void thread_tmp_8_fu_562_p3();
    void thread_tmp_fu_462_p3();
    void thread_tmp_mid2_cast_fu_458_p1();
    void thread_tmp_mid2_fu_495_p1();
    void thread_tmp_mid2_v_fu_450_p3();
    void thread_tmp_s_fu_574_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
