{"vcs1":{"timestamp_begin":1695194178.183881448, "rt":0.58, "ut":0.27, "st":0.23}}
{"vcselab":{"timestamp_begin":1695194178.847836459, "rt":0.83, "ut":0.56, "st":0.22}}
{"link":{"timestamp_begin":1695194179.735379888, "rt":0.47, "ut":0.17, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1695194177.349599687}
{"VCS_COMP_START_TIME": 1695194177.349599687}
{"VCS_COMP_END_TIME": 1695194181.080672215}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -debug -R hw3prob12.sv"}
{"vcs1": {"peak_mem": 337584}}
{"stitch_vcselab": {"peak_mem": 222584}}
