
ModbusDevelopment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000328c  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000004d4  20000000  0040328c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00001698  200004d4  00403760  000204d4  2**2
                  ALLOC
  3 .stack        00003004  20001b6c  00404df8  000204d4  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  000204d4  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000204fe  2**0
                  CONTENTS, READONLY
  6 .debug_info   00017f98  00000000  00000000  00020557  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003281  00000000  00000000  000384ef  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 000009b0  00000000  00000000  0003b770  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_macro  00013c93  00000000  00000000  0003c120  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000d66e  00000000  00000000  0004fdb3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00051cce  00000000  00000000  0005d421  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000066f8  00000000  00000000  000af0ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000a70  00000000  00000000  000b57e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001880  00000000  00000000  000b6258  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	70 4b 00 20 9d 27 40 00 99 27 40 00 99 27 40 00     pK. .'@..'@..'@.
  400010:	99 27 40 00 99 27 40 00 99 27 40 00 00 00 00 00     .'@..'@..'@.....
	...
  40002c:	99 27 40 00 99 27 40 00 00 00 00 00 99 27 40 00     .'@..'@......'@.
  40003c:	99 27 40 00 99 27 40 00 99 27 40 00 99 27 40 00     .'@..'@..'@..'@.
  40004c:	99 27 40 00 99 27 40 00 99 27 40 00 99 27 40 00     .'@..'@..'@..'@.
  40005c:	00 00 00 00 05 2e 40 00 11 2e 40 00 00 00 00 00     ......@...@.....
  40006c:	89 0c 40 00 9d 0c 40 00 00 00 00 00 99 27 40 00     ..@...@......'@.
	...
  40008c:	99 27 40 00 99 27 40 00 99 27 40 00 99 27 40 00     .'@..'@..'@..'@.
  40009c:	99 27 40 00 99 27 40 00 99 27 40 00 00 00 00 00     .'@..'@..'@.....
	...
  4000b4:	99 27 40 00 00 00 00 00 99 27 40 00 99 27 40 00     .'@......'@..'@.
  4000c4:	99 27 40 00 f1 12 40 00                             .'@...@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200004d4 	.word	0x200004d4
  4000e8:	00000000 	.word	0x00000000
  4000ec:	0040328c 	.word	0x0040328c

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	0040328c 	.word	0x0040328c
  40012c:	200004d8 	.word	0x200004d8
  400130:	0040328c 	.word	0x0040328c
  400134:	00000000 	.word	0x00000000

00400138 <udi_cdc_comm_enable>:
	uint8_t port;
	uint8_t iface_comm_num;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_comm_enabled = 0;
  400138:	490e      	ldr	r1, [pc, #56]	; (400174 <udi_cdc_comm_enable+0x3c>)
  40013a:	2300      	movs	r3, #0
  40013c:	700b      	strb	r3, [r1, #0]
	}
	port = udi_cdc_nb_comm_enabled;
#endif

	// Initialize control signal management
	udi_cdc_state[port] = CPU_TO_LE16(0);
  40013e:	4a0e      	ldr	r2, [pc, #56]	; (400178 <udi_cdc_comm_enable+0x40>)
  400140:	8013      	strh	r3, [r2, #0]

	uid_cdc_state_msg[port].header.bmRequestType =
  400142:	4a0e      	ldr	r2, [pc, #56]	; (40017c <udi_cdc_comm_enable+0x44>)
  400144:	20a1      	movs	r0, #161	; 0xa1
  400146:	7010      	strb	r0, [r2, #0]
			USB_REQ_DIR_IN | USB_REQ_TYPE_CLASS |
			USB_REQ_RECIP_INTERFACE;
	uid_cdc_state_msg[port].header.bNotification = USB_REQ_CDC_NOTIFY_SERIAL_STATE;
  400148:	2020      	movs	r0, #32
  40014a:	7050      	strb	r0, [r2, #1]
	uid_cdc_state_msg[port].header.wValue = LE16(0);
  40014c:	8053      	strh	r3, [r2, #2]
	default:
		iface_comm_num = UDI_CDC_COMM_IFACE_NUMBER_0;
		break;
	}

	uid_cdc_state_msg[port].header.wIndex = LE16(iface_comm_num);
  40014e:	8093      	strh	r3, [r2, #4]
	uid_cdc_state_msg[port].header.wLength = LE16(2);
  400150:	2002      	movs	r0, #2
  400152:	80d0      	strh	r0, [r2, #6]
	uid_cdc_state_msg[port].value = CPU_TO_LE16(0);
  400154:	8113      	strh	r3, [r2, #8]

	udi_cdc_line_coding[port].dwDTERate = CPU_TO_LE32(UDI_CDC_DEFAULT_RATE);
  400156:	4a0a      	ldr	r2, [pc, #40]	; (400180 <udi_cdc_comm_enable+0x48>)
  400158:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
  40015c:	6010      	str	r0, [r2, #0]
	udi_cdc_line_coding[port].bCharFormat = UDI_CDC_DEFAULT_STOPBITS;
  40015e:	7113      	strb	r3, [r2, #4]
	udi_cdc_line_coding[port].bParityType = UDI_CDC_DEFAULT_PARITY;
  400160:	7153      	strb	r3, [r2, #5]
	udi_cdc_line_coding[port].bDataBits = UDI_CDC_DEFAULT_DATABITS;
  400162:	2308      	movs	r3, #8
  400164:	7193      	strb	r3, [r2, #6]
	// to initialize memories or indicate that interface is enabled
	UDI_CDC_SET_CODING_EXT(port,(&udi_cdc_line_coding[port]));
	if (!UDI_CDC_ENABLE_EXT(port)) {
		return false;
	}
	udi_cdc_nb_comm_enabled++;
  400166:	780b      	ldrb	r3, [r1, #0]
  400168:	3301      	adds	r3, #1
  40016a:	b2db      	uxtb	r3, r3
  40016c:	700b      	strb	r3, [r1, #0]
	return true;
}
  40016e:	2001      	movs	r0, #1
  400170:	4770      	bx	lr
  400172:	bf00      	nop
  400174:	200004fb 	.word	0x200004fb
  400178:	20000590 	.word	0x20000590
  40017c:	20000628 	.word	0x20000628
  400180:	200004f4 	.word	0x200004f4

00400184 <udi_cdc_comm_disable>:
}

void udi_cdc_comm_disable(void)
{
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
  400184:	4a02      	ldr	r2, [pc, #8]	; (400190 <udi_cdc_comm_disable+0xc>)
  400186:	7813      	ldrb	r3, [r2, #0]
  400188:	3b01      	subs	r3, #1
  40018a:	b2db      	uxtb	r3, r3
  40018c:	7013      	strb	r3, [r2, #0]
  40018e:	4770      	bx	lr
  400190:	200004fb 	.word	0x200004fb

00400194 <udi_cdc_data_disable>:
void udi_cdc_data_disable(void)
{
	uint8_t port;

	Assert(udi_cdc_nb_data_enabled != 0);
	udi_cdc_nb_data_enabled--;
  400194:	4a04      	ldr	r2, [pc, #16]	; (4001a8 <udi_cdc_data_disable+0x14>)
  400196:	7813      	ldrb	r3, [r2, #0]
  400198:	3b01      	subs	r3, #1
  40019a:	b2db      	uxtb	r3, r3
  40019c:	7013      	strb	r3, [r2, #0]
	port = udi_cdc_nb_data_enabled;
  40019e:	7813      	ldrb	r3, [r2, #0]
	UDI_CDC_DISABLE_EXT(port);
	udi_cdc_data_running = false;
  4001a0:	2200      	movs	r2, #0
  4001a2:	4b02      	ldr	r3, [pc, #8]	; (4001ac <udi_cdc_data_disable+0x18>)
  4001a4:	701a      	strb	r2, [r3, #0]
  4001a6:	4770      	bx	lr
  4001a8:	200004fc 	.word	0x200004fc
  4001ac:	200004f2 	.word	0x200004f2

004001b0 <udi_cdc_data_setup>:
}

bool udi_cdc_data_setup(void)
{
	return false;  // request Not supported
}
  4001b0:	2000      	movs	r0, #0
  4001b2:	4770      	bx	lr

004001b4 <udi_cdc_getsetting>:

uint8_t udi_cdc_getsetting(void)
{
	return 0;      // CDC don't have multiple alternate setting
}
  4001b4:	2000      	movs	r0, #0
  4001b6:	4770      	bx	lr

004001b8 <udi_cdc_comm_setup>:
	if (Udd_setup_is_in()) {
  4001b8:	4b1d      	ldr	r3, [pc, #116]	; (400230 <udi_cdc_comm_setup+0x78>)
  4001ba:	781b      	ldrb	r3, [r3, #0]
  4001bc:	f013 0f80 	tst.w	r3, #128	; 0x80
  4001c0:	d105      	bne.n	4001ce <udi_cdc_comm_setup+0x16>
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
  4001c2:	f003 0360 	and.w	r3, r3, #96	; 0x60
  4001c6:	2b20      	cmp	r3, #32
  4001c8:	d018      	beq.n	4001fc <udi_cdc_comm_setup+0x44>
	return false;  // request Not supported
  4001ca:	2000      	movs	r0, #0
  4001cc:	4770      	bx	lr
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
  4001ce:	f003 0360 	and.w	r3, r3, #96	; 0x60
  4001d2:	2b20      	cmp	r3, #32
  4001d4:	d001      	beq.n	4001da <udi_cdc_comm_setup+0x22>
	return false;  // request Not supported
  4001d6:	2000      	movs	r0, #0
  4001d8:	4770      	bx	lr
			switch (udd_g_ctrlreq.req.bRequest) {
  4001da:	4b15      	ldr	r3, [pc, #84]	; (400230 <udi_cdc_comm_setup+0x78>)
  4001dc:	785b      	ldrb	r3, [r3, #1]
  4001de:	2b21      	cmp	r3, #33	; 0x21
  4001e0:	d124      	bne.n	40022c <udi_cdc_comm_setup+0x74>
						udd_g_ctrlreq.req.wLength)
  4001e2:	4b13      	ldr	r3, [pc, #76]	; (400230 <udi_cdc_comm_setup+0x78>)
				if (sizeof(usb_cdc_line_coding_t) !=
  4001e4:	88db      	ldrh	r3, [r3, #6]
  4001e6:	2b07      	cmp	r3, #7
  4001e8:	d001      	beq.n	4001ee <udi_cdc_comm_setup+0x36>
					return false; // Error for USB host
  4001ea:	2000      	movs	r0, #0
  4001ec:	4770      	bx	lr
				udd_g_ctrlreq.payload =
  4001ee:	4b10      	ldr	r3, [pc, #64]	; (400230 <udi_cdc_comm_setup+0x78>)
  4001f0:	4a10      	ldr	r2, [pc, #64]	; (400234 <udi_cdc_comm_setup+0x7c>)
  4001f2:	609a      	str	r2, [r3, #8]
				udd_g_ctrlreq.payload_size =
  4001f4:	2207      	movs	r2, #7
  4001f6:	819a      	strh	r2, [r3, #12]
				return true;
  4001f8:	2001      	movs	r0, #1
  4001fa:	4770      	bx	lr
			switch (udd_g_ctrlreq.req.bRequest) {
  4001fc:	4b0c      	ldr	r3, [pc, #48]	; (400230 <udi_cdc_comm_setup+0x78>)
  4001fe:	7858      	ldrb	r0, [r3, #1]
  400200:	2820      	cmp	r0, #32
  400202:	d004      	beq.n	40020e <udi_cdc_comm_setup+0x56>
	return false;  // request Not supported
  400204:	2822      	cmp	r0, #34	; 0x22
  400206:	bf14      	ite	ne
  400208:	2000      	movne	r0, #0
  40020a:	2001      	moveq	r0, #1
  40020c:	4770      	bx	lr
						udd_g_ctrlreq.req.wLength)
  40020e:	4b08      	ldr	r3, [pc, #32]	; (400230 <udi_cdc_comm_setup+0x78>)
				if (sizeof(usb_cdc_line_coding_t) !=
  400210:	88db      	ldrh	r3, [r3, #6]
  400212:	2b07      	cmp	r3, #7
  400214:	d001      	beq.n	40021a <udi_cdc_comm_setup+0x62>
					return false; // Error for USB host
  400216:	2000      	movs	r0, #0
}
  400218:	4770      	bx	lr
				udd_g_ctrlreq.callback =
  40021a:	4b05      	ldr	r3, [pc, #20]	; (400230 <udi_cdc_comm_setup+0x78>)
  40021c:	4a06      	ldr	r2, [pc, #24]	; (400238 <udi_cdc_comm_setup+0x80>)
  40021e:	611a      	str	r2, [r3, #16]
				udd_g_ctrlreq.payload =
  400220:	4a04      	ldr	r2, [pc, #16]	; (400234 <udi_cdc_comm_setup+0x7c>)
  400222:	609a      	str	r2, [r3, #8]
				udd_g_ctrlreq.payload_size =
  400224:	2207      	movs	r2, #7
  400226:	819a      	strh	r2, [r3, #12]
				return true;
  400228:	2001      	movs	r0, #1
  40022a:	4770      	bx	lr
	return false;  // request Not supported
  40022c:	2000      	movs	r0, #0
  40022e:	4770      	bx	lr
  400230:	20000f14 	.word	0x20000f14
  400234:	200004f4 	.word	0x200004f4
  400238:	0040023d 	.word	0x0040023d

0040023c <udi_cdc_line_coding_received>:
	}
	return port;
}

static void udi_cdc_line_coding_received(void)
{
  40023c:	4770      	bx	lr
	...

00400240 <udi_cdc_tx_send>:

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (udi_cdc_tx_trans_ongoing[port]) {
  400240:	4b44      	ldr	r3, [pc, #272]	; (400354 <udi_cdc_tx_send+0x114>)
  400242:	781b      	ldrb	r3, [r3, #0]
  400244:	b103      	cbz	r3, 400248 <udi_cdc_tx_send+0x8>
  400246:	4770      	bx	lr
{
  400248:	b570      	push	{r4, r5, r6, lr}
  40024a:	b084      	sub	sp, #16
		return; // Already on going or wait next SOF to send next data
	}
	if (udd_is_high_speed()) {
  40024c:	4b42      	ldr	r3, [pc, #264]	; (400358 <udi_cdc_tx_send+0x118>)
  40024e:	4798      	blx	r3
  400250:	2800      	cmp	r0, #0
  400252:	d041      	beq.n	4002d8 <udi_cdc_tx_send+0x98>
		if (udi_cdc_tx_sof_num[port] == udd_get_micro_frame_number()) {
  400254:	4b41      	ldr	r3, [pc, #260]	; (40035c <udi_cdc_tx_send+0x11c>)
  400256:	881c      	ldrh	r4, [r3, #0]
  400258:	4b41      	ldr	r3, [pc, #260]	; (400360 <udi_cdc_tx_send+0x120>)
  40025a:	4798      	blx	r3
  40025c:	4284      	cmp	r4, r0
  40025e:	d076      	beq.n	40034e <udi_cdc_tx_send+0x10e>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  400260:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400264:	fab3 f383 	clz	r3, r3
  400268:	095b      	lsrs	r3, r3, #5
  40026a:	9303      	str	r3, [sp, #12]
  __ASM volatile ("cpsid i" : : : "memory");
  40026c:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  40026e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400272:	2200      	movs	r2, #0
  400274:	4b3b      	ldr	r3, [pc, #236]	; (400364 <udi_cdc_tx_send+0x124>)
  400276:	701a      	strb	r2, [r3, #0]
	return flags;
  400278:	9d03      	ldr	r5, [sp, #12]
			return; // Wait next SOF to send next data
		}
	}

	flags = cpu_irq_save(); // to protect udi_cdc_tx_buf_sel
	buf_sel_trans = udi_cdc_tx_buf_sel[port];
  40027a:	4b3b      	ldr	r3, [pc, #236]	; (400368 <udi_cdc_tx_send+0x128>)
  40027c:	781c      	ldrb	r4, [r3, #0]
  40027e:	b2e4      	uxtb	r4, r4
	if (udi_cdc_tx_buf_nb[port][buf_sel_trans] == 0) {
  400280:	4b3a      	ldr	r3, [pc, #232]	; (40036c <udi_cdc_tx_send+0x12c>)
  400282:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
  400286:	2b00      	cmp	r3, #0
  400288:	d02d      	beq.n	4002e6 <udi_cdc_tx_send+0xa6>
				|| (udd_is_high_speed() && (sof_zlp_counter < 800))) {
			cpu_irq_restore(flags);
			return;
		}
	}
	sof_zlp_counter = 0;
  40028a:	2200      	movs	r2, #0
  40028c:	4b38      	ldr	r3, [pc, #224]	; (400370 <udi_cdc_tx_send+0x130>)
  40028e:	801a      	strh	r2, [r3, #0]

	if (!udi_cdc_tx_both_buf_to_send[port]) {
  400290:	4b38      	ldr	r3, [pc, #224]	; (400374 <udi_cdc_tx_send+0x134>)
  400292:	781b      	ldrb	r3, [r3, #0]
  400294:	2b00      	cmp	r3, #0
  400296:	d142      	bne.n	40031e <udi_cdc_tx_send+0xde>
		// Send current Buffer
		// and switch the current buffer
		udi_cdc_tx_buf_sel[port] = (buf_sel_trans==0)?1:0;
  400298:	fab4 f384 	clz	r3, r4
  40029c:	095b      	lsrs	r3, r3, #5
  40029e:	4a32      	ldr	r2, [pc, #200]	; (400368 <udi_cdc_tx_send+0x128>)
  4002a0:	7013      	strb	r3, [r2, #0]
	}else{
		// Send the other Buffer
		// and no switch the current buffer
		buf_sel_trans = (buf_sel_trans==0)?1:0;
	}
	udi_cdc_tx_trans_ongoing[port] = true;
  4002a2:	2201      	movs	r2, #1
  4002a4:	4b2b      	ldr	r3, [pc, #172]	; (400354 <udi_cdc_tx_send+0x114>)
  4002a6:	701a      	strb	r2, [r3, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4002a8:	b125      	cbz	r5, 4002b4 <udi_cdc_tx_send+0x74>
		cpu_irq_enable();
  4002aa:	4b2e      	ldr	r3, [pc, #184]	; (400364 <udi_cdc_tx_send+0x124>)
  4002ac:	701a      	strb	r2, [r3, #0]
  4002ae:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4002b2:	b662      	cpsie	i
	cpu_irq_restore(flags);

	b_short_packet = (udi_cdc_tx_buf_nb[port][buf_sel_trans] != UDI_CDC_TX_BUFFERS);
  4002b4:	4626      	mov	r6, r4
  4002b6:	4b2d      	ldr	r3, [pc, #180]	; (40036c <udi_cdc_tx_send+0x12c>)
  4002b8:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
  4002bc:	2b40      	cmp	r3, #64	; 0x40
  4002be:	bf14      	ite	ne
  4002c0:	2501      	movne	r5, #1
  4002c2:	2500      	moveq	r5, #0
	if (b_short_packet) {
  4002c4:	d034      	beq.n	400330 <udi_cdc_tx_send+0xf0>
		if (udd_is_high_speed()) {
  4002c6:	4b24      	ldr	r3, [pc, #144]	; (400358 <udi_cdc_tx_send+0x118>)
  4002c8:	4798      	blx	r3
  4002ca:	2800      	cmp	r0, #0
  4002cc:	d02b      	beq.n	400326 <udi_cdc_tx_send+0xe6>
			udi_cdc_tx_sof_num[port] = udd_get_micro_frame_number();
  4002ce:	4b24      	ldr	r3, [pc, #144]	; (400360 <udi_cdc_tx_send+0x120>)
  4002d0:	4798      	blx	r3
  4002d2:	4b22      	ldr	r3, [pc, #136]	; (40035c <udi_cdc_tx_send+0x11c>)
  4002d4:	8018      	strh	r0, [r3, #0]
  4002d6:	e02e      	b.n	400336 <udi_cdc_tx_send+0xf6>
		if (udi_cdc_tx_sof_num[port] == udd_get_frame_number()) {
  4002d8:	4b20      	ldr	r3, [pc, #128]	; (40035c <udi_cdc_tx_send+0x11c>)
  4002da:	881c      	ldrh	r4, [r3, #0]
  4002dc:	4b26      	ldr	r3, [pc, #152]	; (400378 <udi_cdc_tx_send+0x138>)
  4002de:	4798      	blx	r3
  4002e0:	4284      	cmp	r4, r0
  4002e2:	d1bd      	bne.n	400260 <udi_cdc_tx_send+0x20>
  4002e4:	e033      	b.n	40034e <udi_cdc_tx_send+0x10e>
		sof_zlp_counter++;
  4002e6:	4a22      	ldr	r2, [pc, #136]	; (400370 <udi_cdc_tx_send+0x130>)
  4002e8:	8813      	ldrh	r3, [r2, #0]
  4002ea:	3301      	adds	r3, #1
  4002ec:	8013      	strh	r3, [r2, #0]
		if (((!udd_is_high_speed()) && (sof_zlp_counter < 100))
  4002ee:	4b1a      	ldr	r3, [pc, #104]	; (400358 <udi_cdc_tx_send+0x118>)
  4002f0:	4798      	blx	r3
  4002f2:	b918      	cbnz	r0, 4002fc <udi_cdc_tx_send+0xbc>
  4002f4:	4b1e      	ldr	r3, [pc, #120]	; (400370 <udi_cdc_tx_send+0x130>)
  4002f6:	881b      	ldrh	r3, [r3, #0]
  4002f8:	2b63      	cmp	r3, #99	; 0x63
  4002fa:	d908      	bls.n	40030e <udi_cdc_tx_send+0xce>
				|| (udd_is_high_speed() && (sof_zlp_counter < 800))) {
  4002fc:	4b16      	ldr	r3, [pc, #88]	; (400358 <udi_cdc_tx_send+0x118>)
  4002fe:	4798      	blx	r3
  400300:	2800      	cmp	r0, #0
  400302:	d0c2      	beq.n	40028a <udi_cdc_tx_send+0x4a>
  400304:	4b1a      	ldr	r3, [pc, #104]	; (400370 <udi_cdc_tx_send+0x130>)
  400306:	881b      	ldrh	r3, [r3, #0]
  400308:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
  40030c:	d2bd      	bcs.n	40028a <udi_cdc_tx_send+0x4a>
	if (cpu_irq_is_enabled_flags(flags))
  40030e:	b1f5      	cbz	r5, 40034e <udi_cdc_tx_send+0x10e>
		cpu_irq_enable();
  400310:	2201      	movs	r2, #1
  400312:	4b14      	ldr	r3, [pc, #80]	; (400364 <udi_cdc_tx_send+0x124>)
  400314:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  400316:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40031a:	b662      	cpsie	i
  40031c:	e017      	b.n	40034e <udi_cdc_tx_send+0x10e>
		buf_sel_trans = (buf_sel_trans==0)?1:0;
  40031e:	fab4 f484 	clz	r4, r4
  400322:	0964      	lsrs	r4, r4, #5
  400324:	e7bd      	b.n	4002a2 <udi_cdc_tx_send+0x62>
		}else{
			udi_cdc_tx_sof_num[port] = udd_get_frame_number();
  400326:	4b14      	ldr	r3, [pc, #80]	; (400378 <udi_cdc_tx_send+0x138>)
  400328:	4798      	blx	r3
  40032a:	4b0c      	ldr	r3, [pc, #48]	; (40035c <udi_cdc_tx_send+0x11c>)
  40032c:	8018      	strh	r0, [r3, #0]
  40032e:	e002      	b.n	400336 <udi_cdc_tx_send+0xf6>
		}
	}else{
		udi_cdc_tx_sof_num[port] = 0; // Force next transfer without wait SOF
  400330:	2200      	movs	r2, #0
  400332:	4b0a      	ldr	r3, [pc, #40]	; (40035c <udi_cdc_tx_send+0x11c>)
  400334:	801a      	strh	r2, [r3, #0]
		break;
	}
	udd_ep_run( ep,
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
			udi_cdc_tx_buf_nb[port][buf_sel_trans],
  400336:	4b0d      	ldr	r3, [pc, #52]	; (40036c <udi_cdc_tx_send+0x12c>)
	udd_ep_run( ep,
  400338:	f833 3016 	ldrh.w	r3, [r3, r6, lsl #1]
  40033c:	4a0f      	ldr	r2, [pc, #60]	; (40037c <udi_cdc_tx_send+0x13c>)
  40033e:	9200      	str	r2, [sp, #0]
  400340:	4a0f      	ldr	r2, [pc, #60]	; (400380 <udi_cdc_tx_send+0x140>)
  400342:	eb02 1284 	add.w	r2, r2, r4, lsl #6
  400346:	4629      	mov	r1, r5
  400348:	2081      	movs	r0, #129	; 0x81
  40034a:	4c0e      	ldr	r4, [pc, #56]	; (400384 <udi_cdc_tx_send+0x144>)
  40034c:	47a0      	blx	r4
			udi_cdc_data_sent);
}
  40034e:	b004      	add	sp, #16
  400350:	bd70      	pop	{r4, r5, r6, pc}
  400352:	bf00      	nop
  400354:	20000624 	.word	0x20000624
  400358:	00401d51 	.word	0x00401d51
  40035c:	20000620 	.word	0x20000620
  400360:	00401dbd 	.word	0x00401dbd
  400364:	200000a0 	.word	0x200000a0
  400368:	2000061c 	.word	0x2000061c
  40036c:	20000618 	.word	0x20000618
  400370:	200004f0 	.word	0x200004f0
  400374:	20000594 	.word	0x20000594
  400378:	00401dad 	.word	0x00401dad
  40037c:	00400389 	.word	0x00400389
  400380:	20000598 	.word	0x20000598
  400384:	00402115 	.word	0x00402115

00400388 <udi_cdc_data_sent>:
	if (UDD_EP_TRANSFER_OK != status) {
  400388:	b100      	cbz	r0, 40038c <udi_cdc_data_sent+0x4>
  40038a:	4770      	bx	lr
{
  40038c:	b508      	push	{r3, lr}
	udi_cdc_tx_buf_nb[port][(udi_cdc_tx_buf_sel[port]==0)?1:0] = 0;
  40038e:	4b07      	ldr	r3, [pc, #28]	; (4003ac <udi_cdc_data_sent+0x24>)
  400390:	781b      	ldrb	r3, [r3, #0]
  400392:	fab3 f383 	clz	r3, r3
  400396:	095b      	lsrs	r3, r3, #5
  400398:	4a05      	ldr	r2, [pc, #20]	; (4003b0 <udi_cdc_data_sent+0x28>)
  40039a:	f822 0013 	strh.w	r0, [r2, r3, lsl #1]
	udi_cdc_tx_both_buf_to_send[port] = false;
  40039e:	4b05      	ldr	r3, [pc, #20]	; (4003b4 <udi_cdc_data_sent+0x2c>)
  4003a0:	7018      	strb	r0, [r3, #0]
	udi_cdc_tx_trans_ongoing[port] = false;
  4003a2:	4b05      	ldr	r3, [pc, #20]	; (4003b8 <udi_cdc_data_sent+0x30>)
  4003a4:	7018      	strb	r0, [r3, #0]
	udi_cdc_tx_send(port);
  4003a6:	4b05      	ldr	r3, [pc, #20]	; (4003bc <udi_cdc_data_sent+0x34>)
  4003a8:	4798      	blx	r3
  4003aa:	bd08      	pop	{r3, pc}
  4003ac:	2000061c 	.word	0x2000061c
  4003b0:	20000618 	.word	0x20000618
  4003b4:	20000594 	.word	0x20000594
  4003b8:	20000624 	.word	0x20000624
  4003bc:	00400241 	.word	0x00400241

004003c0 <udi_cdc_data_sof_notify>:
{
  4003c0:	b508      	push	{r3, lr}
	udi_cdc_tx_send(port_notify);
  4003c2:	2000      	movs	r0, #0
  4003c4:	4b01      	ldr	r3, [pc, #4]	; (4003cc <udi_cdc_data_sof_notify+0xc>)
  4003c6:	4798      	blx	r3
  4003c8:	bd08      	pop	{r3, pc}
  4003ca:	bf00      	nop
  4003cc:	00400241 	.word	0x00400241

004003d0 <udi_cdc_multi_get_nb_received_data>:
{
	udi_cdc_ctrl_state_change(port, true, CDC_SERIAL_STATE_OVERRUN);
}

iram_size_t udi_cdc_multi_get_nb_received_data(uint8_t port)
{
  4003d0:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  4003d2:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4003d6:	fab3 f383 	clz	r3, r3
  4003da:	095b      	lsrs	r3, r3, #5
  4003dc:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4003de:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  4003e0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4003e4:	2200      	movs	r2, #0
  4003e6:	4b0b      	ldr	r3, [pc, #44]	; (400414 <udi_cdc_multi_get_nb_received_data+0x44>)
  4003e8:	701a      	strb	r2, [r3, #0]
	return flags;
  4003ea:	9901      	ldr	r1, [sp, #4]

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
  4003ec:	4b0a      	ldr	r3, [pc, #40]	; (400418 <udi_cdc_multi_get_nb_received_data+0x48>)
  4003ee:	8818      	ldrh	r0, [r3, #0]
  4003f0:	b283      	uxth	r3, r0
	nb_received = udi_cdc_rx_buf_nb[port][udi_cdc_rx_buf_sel[port]] - pos;
  4003f2:	4a0a      	ldr	r2, [pc, #40]	; (40041c <udi_cdc_multi_get_nb_received_data+0x4c>)
  4003f4:	7812      	ldrb	r2, [r2, #0]
  4003f6:	b2d2      	uxtb	r2, r2
  4003f8:	4809      	ldr	r0, [pc, #36]	; (400420 <udi_cdc_multi_get_nb_received_data+0x50>)
  4003fa:	f830 0012 	ldrh.w	r0, [r0, r2, lsl #1]
  4003fe:	b280      	uxth	r0, r0
  400400:	1ac0      	subs	r0, r0, r3
	if (cpu_irq_is_enabled_flags(flags))
  400402:	b129      	cbz	r1, 400410 <udi_cdc_multi_get_nb_received_data+0x40>
		cpu_irq_enable();
  400404:	2201      	movs	r2, #1
  400406:	4b03      	ldr	r3, [pc, #12]	; (400414 <udi_cdc_multi_get_nb_received_data+0x44>)
  400408:	701a      	strb	r2, [r3, #0]
  40040a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40040e:	b662      	cpsie	i
	cpu_irq_restore(flags);
	return nb_received;
}
  400410:	b002      	add	sp, #8
  400412:	4770      	bx	lr
  400414:	200000a0 	.word	0x200000a0
  400418:	20000588 	.word	0x20000588
  40041c:	20000584 	.word	0x20000584
  400420:	20000580 	.word	0x20000580

00400424 <udi_cdc_multi_is_rx_ready>:
{
	return udi_cdc_multi_get_nb_received_data(0);
}

bool udi_cdc_multi_is_rx_ready(uint8_t port)
{
  400424:	b508      	push	{r3, lr}
	return (udi_cdc_multi_get_nb_received_data(port) > 0);
  400426:	4b03      	ldr	r3, [pc, #12]	; (400434 <udi_cdc_multi_is_rx_ready+0x10>)
  400428:	4798      	blx	r3
}
  40042a:	3000      	adds	r0, #0
  40042c:	bf18      	it	ne
  40042e:	2001      	movne	r0, #1
  400430:	bd08      	pop	{r3, pc}
  400432:	bf00      	nop
  400434:	004003d1 	.word	0x004003d1

00400438 <udi_cdc_rx_start>:
{
  400438:	b510      	push	{r4, lr}
  40043a:	b084      	sub	sp, #16
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  40043c:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400440:	fab3 f383 	clz	r3, r3
  400444:	095b      	lsrs	r3, r3, #5
  400446:	9303      	str	r3, [sp, #12]
  __ASM volatile ("cpsid i" : : : "memory");
  400448:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  40044a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40044e:	2200      	movs	r2, #0
  400450:	4b1e      	ldr	r3, [pc, #120]	; (4004cc <udi_cdc_rx_start+0x94>)
  400452:	701a      	strb	r2, [r3, #0]
	return flags;
  400454:	9b03      	ldr	r3, [sp, #12]
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
  400456:	4a1e      	ldr	r2, [pc, #120]	; (4004d0 <udi_cdc_rx_start+0x98>)
  400458:	7814      	ldrb	r4, [r2, #0]
	if (udi_cdc_rx_trans_ongoing[port] ||
  40045a:	4a1e      	ldr	r2, [pc, #120]	; (4004d4 <udi_cdc_rx_start+0x9c>)
  40045c:	7812      	ldrb	r2, [r2, #0]
  40045e:	b94a      	cbnz	r2, 400474 <udi_cdc_rx_start+0x3c>
  400460:	b2e4      	uxtb	r4, r4
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
  400462:	4a1d      	ldr	r2, [pc, #116]	; (4004d8 <udi_cdc_rx_start+0xa0>)
  400464:	8811      	ldrh	r1, [r2, #0]
  400466:	b289      	uxth	r1, r1
  400468:	4a1c      	ldr	r2, [pc, #112]	; (4004dc <udi_cdc_rx_start+0xa4>)
  40046a:	f832 2014 	ldrh.w	r2, [r2, r4, lsl #1]
  40046e:	b292      	uxth	r2, r2
	if (udi_cdc_rx_trans_ongoing[port] ||
  400470:	4291      	cmp	r1, r2
  400472:	d209      	bcs.n	400488 <udi_cdc_rx_start+0x50>
	if (cpu_irq_is_enabled_flags(flags))
  400474:	b33b      	cbz	r3, 4004c6 <udi_cdc_rx_start+0x8e>
		cpu_irq_enable();
  400476:	2201      	movs	r2, #1
  400478:	4b14      	ldr	r3, [pc, #80]	; (4004cc <udi_cdc_rx_start+0x94>)
  40047a:	701a      	strb	r2, [r3, #0]
  40047c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400480:	b662      	cpsie	i
		return false;
  400482:	2000      	movs	r0, #0
}
  400484:	b004      	add	sp, #16
  400486:	bd10      	pop	{r4, pc}
	udi_cdc_rx_pos[port] = 0;
  400488:	2100      	movs	r1, #0
  40048a:	4a13      	ldr	r2, [pc, #76]	; (4004d8 <udi_cdc_rx_start+0xa0>)
  40048c:	8011      	strh	r1, [r2, #0]
	udi_cdc_rx_buf_sel[port] = (buf_sel_trans==0)?1:0;
  40048e:	fab4 f284 	clz	r2, r4
  400492:	0952      	lsrs	r2, r2, #5
  400494:	490e      	ldr	r1, [pc, #56]	; (4004d0 <udi_cdc_rx_start+0x98>)
  400496:	700a      	strb	r2, [r1, #0]
	udi_cdc_rx_trans_ongoing[port] = true;
  400498:	2101      	movs	r1, #1
  40049a:	4a0e      	ldr	r2, [pc, #56]	; (4004d4 <udi_cdc_rx_start+0x9c>)
  40049c:	7011      	strb	r1, [r2, #0]
	if (cpu_irq_is_enabled_flags(flags))
  40049e:	b123      	cbz	r3, 4004aa <udi_cdc_rx_start+0x72>
		cpu_irq_enable();
  4004a0:	4b0a      	ldr	r3, [pc, #40]	; (4004cc <udi_cdc_rx_start+0x94>)
  4004a2:	7019      	strb	r1, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  4004a4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4004a8:	b662      	cpsie	i
	if (udi_cdc_multi_is_rx_ready(port)) {
  4004aa:	2000      	movs	r0, #0
  4004ac:	4b0c      	ldr	r3, [pc, #48]	; (4004e0 <udi_cdc_rx_start+0xa8>)
  4004ae:	4798      	blx	r3
	return udd_ep_run(ep,
  4004b0:	4b0c      	ldr	r3, [pc, #48]	; (4004e4 <udi_cdc_rx_start+0xac>)
  4004b2:	9300      	str	r3, [sp, #0]
  4004b4:	2340      	movs	r3, #64	; 0x40
  4004b6:	4a0c      	ldr	r2, [pc, #48]	; (4004e8 <udi_cdc_rx_start+0xb0>)
  4004b8:	eb02 1284 	add.w	r2, r2, r4, lsl #6
  4004bc:	2101      	movs	r1, #1
  4004be:	2002      	movs	r0, #2
  4004c0:	4c0a      	ldr	r4, [pc, #40]	; (4004ec <udi_cdc_rx_start+0xb4>)
  4004c2:	47a0      	blx	r4
  4004c4:	e7de      	b.n	400484 <udi_cdc_rx_start+0x4c>
		return false;
  4004c6:	2000      	movs	r0, #0
  4004c8:	e7dc      	b.n	400484 <udi_cdc_rx_start+0x4c>
  4004ca:	bf00      	nop
  4004cc:	200000a0 	.word	0x200000a0
  4004d0:	20000584 	.word	0x20000584
  4004d4:	2000058c 	.word	0x2000058c
  4004d8:	20000588 	.word	0x20000588
  4004dc:	20000580 	.word	0x20000580
  4004e0:	00400425 	.word	0x00400425
  4004e4:	00400585 	.word	0x00400585
  4004e8:	20000500 	.word	0x20000500
  4004ec:	00402115 	.word	0x00402115

004004f0 <udi_cdc_data_enable>:
{
  4004f0:	b510      	push	{r4, lr}
	udi_cdc_nb_data_enabled = 0;
  4004f2:	2400      	movs	r4, #0
  4004f4:	4b16      	ldr	r3, [pc, #88]	; (400550 <udi_cdc_data_enable+0x60>)
  4004f6:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_trans_ongoing[port] = false;
  4004f8:	4b16      	ldr	r3, [pc, #88]	; (400554 <udi_cdc_data_enable+0x64>)
  4004fa:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_both_buf_to_send[port] = false;
  4004fc:	4b16      	ldr	r3, [pc, #88]	; (400558 <udi_cdc_data_enable+0x68>)
  4004fe:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_buf_sel[port] = 0;
  400500:	4b16      	ldr	r3, [pc, #88]	; (40055c <udi_cdc_data_enable+0x6c>)
  400502:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_buf_nb[port][0] = 0;
  400504:	4b16      	ldr	r3, [pc, #88]	; (400560 <udi_cdc_data_enable+0x70>)
  400506:	801c      	strh	r4, [r3, #0]
	udi_cdc_tx_buf_nb[port][1] = 0;
  400508:	805c      	strh	r4, [r3, #2]
	udi_cdc_tx_sof_num[port] = 0;
  40050a:	4b16      	ldr	r3, [pc, #88]	; (400564 <udi_cdc_data_enable+0x74>)
  40050c:	801c      	strh	r4, [r3, #0]
	udi_cdc_tx_send(port);
  40050e:	4620      	mov	r0, r4
  400510:	4b15      	ldr	r3, [pc, #84]	; (400568 <udi_cdc_data_enable+0x78>)
  400512:	4798      	blx	r3
	udi_cdc_rx_trans_ongoing[port] = false;
  400514:	4b15      	ldr	r3, [pc, #84]	; (40056c <udi_cdc_data_enable+0x7c>)
  400516:	701c      	strb	r4, [r3, #0]
	udi_cdc_rx_buf_sel[port] = 0;
  400518:	4b15      	ldr	r3, [pc, #84]	; (400570 <udi_cdc_data_enable+0x80>)
  40051a:	701c      	strb	r4, [r3, #0]
	udi_cdc_rx_buf_nb[port][0] = 0;
  40051c:	4b15      	ldr	r3, [pc, #84]	; (400574 <udi_cdc_data_enable+0x84>)
  40051e:	801c      	strh	r4, [r3, #0]
	udi_cdc_rx_buf_nb[port][1] = 0;
  400520:	805c      	strh	r4, [r3, #2]
	udi_cdc_rx_pos[port] = 0;
  400522:	4b15      	ldr	r3, [pc, #84]	; (400578 <udi_cdc_data_enable+0x88>)
  400524:	801c      	strh	r4, [r3, #0]
	if (!udi_cdc_rx_start(port)) {
  400526:	4620      	mov	r0, r4
  400528:	4b14      	ldr	r3, [pc, #80]	; (40057c <udi_cdc_data_enable+0x8c>)
  40052a:	4798      	blx	r3
  40052c:	4601      	mov	r1, r0
  40052e:	b140      	cbz	r0, 400542 <udi_cdc_data_enable+0x52>
	udi_cdc_nb_data_enabled++;
  400530:	4a07      	ldr	r2, [pc, #28]	; (400550 <udi_cdc_data_enable+0x60>)
  400532:	7813      	ldrb	r3, [r2, #0]
  400534:	3301      	adds	r3, #1
  400536:	b2db      	uxtb	r3, r3
  400538:	7013      	strb	r3, [r2, #0]
	if (udi_cdc_nb_data_enabled == UDI_CDC_PORT_NB) {
  40053a:	7813      	ldrb	r3, [r2, #0]
  40053c:	b2db      	uxtb	r3, r3
  40053e:	2b01      	cmp	r3, #1
  400540:	d001      	beq.n	400546 <udi_cdc_data_enable+0x56>
}
  400542:	4608      	mov	r0, r1
  400544:	bd10      	pop	{r4, pc}
		udi_cdc_data_running = true;
  400546:	2201      	movs	r2, #1
  400548:	4b0d      	ldr	r3, [pc, #52]	; (400580 <udi_cdc_data_enable+0x90>)
  40054a:	701a      	strb	r2, [r3, #0]
  40054c:	e7f9      	b.n	400542 <udi_cdc_data_enable+0x52>
  40054e:	bf00      	nop
  400550:	200004fc 	.word	0x200004fc
  400554:	20000624 	.word	0x20000624
  400558:	20000594 	.word	0x20000594
  40055c:	2000061c 	.word	0x2000061c
  400560:	20000618 	.word	0x20000618
  400564:	20000620 	.word	0x20000620
  400568:	00400241 	.word	0x00400241
  40056c:	2000058c 	.word	0x2000058c
  400570:	20000584 	.word	0x20000584
  400574:	20000580 	.word	0x20000580
  400578:	20000588 	.word	0x20000588
  40057c:	00400439 	.word	0x00400439
  400580:	200004f2 	.word	0x200004f2

00400584 <udi_cdc_data_received>:
	if (UDD_EP_TRANSFER_OK != status) {
  400584:	b9e8      	cbnz	r0, 4005c2 <udi_cdc_data_received+0x3e>
{
  400586:	b510      	push	{r4, lr}
  400588:	b082      	sub	sp, #8
  40058a:	4610      	mov	r0, r2
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
  40058c:	4b0d      	ldr	r3, [pc, #52]	; (4005c4 <udi_cdc_data_received+0x40>)
  40058e:	781c      	ldrb	r4, [r3, #0]
  400590:	fab4 f484 	clz	r4, r4
  400594:	0964      	lsrs	r4, r4, #5
	if (!n) {
  400596:	b151      	cbz	r1, 4005ae <udi_cdc_data_received+0x2a>
	udi_cdc_rx_buf_nb[port][buf_sel_trans] = n;
  400598:	b289      	uxth	r1, r1
  40059a:	4b0b      	ldr	r3, [pc, #44]	; (4005c8 <udi_cdc_data_received+0x44>)
  40059c:	f823 1014 	strh.w	r1, [r3, r4, lsl #1]
	udi_cdc_rx_trans_ongoing[port] = false;
  4005a0:	2000      	movs	r0, #0
  4005a2:	4b0a      	ldr	r3, [pc, #40]	; (4005cc <udi_cdc_data_received+0x48>)
  4005a4:	7018      	strb	r0, [r3, #0]
	udi_cdc_rx_start(port);
  4005a6:	4b0a      	ldr	r3, [pc, #40]	; (4005d0 <udi_cdc_data_received+0x4c>)
  4005a8:	4798      	blx	r3
}
  4005aa:	b002      	add	sp, #8
  4005ac:	bd10      	pop	{r4, pc}
		udd_ep_run( ep,
  4005ae:	4b09      	ldr	r3, [pc, #36]	; (4005d4 <udi_cdc_data_received+0x50>)
  4005b0:	9300      	str	r3, [sp, #0]
  4005b2:	2340      	movs	r3, #64	; 0x40
  4005b4:	4a08      	ldr	r2, [pc, #32]	; (4005d8 <udi_cdc_data_received+0x54>)
  4005b6:	eb02 1284 	add.w	r2, r2, r4, lsl #6
  4005ba:	2101      	movs	r1, #1
  4005bc:	4c07      	ldr	r4, [pc, #28]	; (4005dc <udi_cdc_data_received+0x58>)
  4005be:	47a0      	blx	r4
		return;
  4005c0:	e7f3      	b.n	4005aa <udi_cdc_data_received+0x26>
  4005c2:	4770      	bx	lr
  4005c4:	20000584 	.word	0x20000584
  4005c8:	20000580 	.word	0x20000580
  4005cc:	2000058c 	.word	0x2000058c
  4005d0:	00400439 	.word	0x00400439
  4005d4:	00400585 	.word	0x00400585
  4005d8:	20000500 	.word	0x20000500
  4005dc:	00402115 	.word	0x00402115

004005e0 <udc_next_desc_in_iface>:
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
  4005e0:	4b10      	ldr	r3, [pc, #64]	; (400624 <udc_next_desc_in_iface+0x44>)
  4005e2:	681b      	ldr	r3, [r3, #0]
  4005e4:	681a      	ldr	r2, [r3, #0]
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
  4005e6:	8853      	ldrh	r3, [r2, #2]
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
  4005e8:	441a      	add	r2, r3
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
  4005ea:	7803      	ldrb	r3, [r0, #0]
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
  4005ec:	4418      	add	r0, r3
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
  4005ee:	4290      	cmp	r0, r2
  4005f0:	d211      	bcs.n	400616 <udc_next_desc_in_iface+0x36>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
  4005f2:	7843      	ldrb	r3, [r0, #1]
  4005f4:	2b04      	cmp	r3, #4
  4005f6:	d010      	beq.n	40061a <udc_next_desc_in_iface+0x3a>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
  4005f8:	428b      	cmp	r3, r1
  4005fa:	d009      	beq.n	400610 <udc_next_desc_in_iface+0x30>
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
  4005fc:	7803      	ldrb	r3, [r0, #0]
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
  4005fe:	4418      	add	r0, r3
	while (ptr_eof_desc > desc) {
  400600:	4290      	cmp	r0, r2
  400602:	d206      	bcs.n	400612 <udc_next_desc_in_iface+0x32>
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
  400604:	7843      	ldrb	r3, [r0, #1]
  400606:	2b04      	cmp	r3, #4
  400608:	d009      	beq.n	40061e <udc_next_desc_in_iface+0x3e>
		if (desc_id == desc->bDescriptorType) {
  40060a:	428b      	cmp	r3, r1
  40060c:	d1f6      	bne.n	4005fc <udc_next_desc_in_iface+0x1c>
  40060e:	e007      	b.n	400620 <udc_next_desc_in_iface+0x40>
  400610:	4770      	bx	lr
	}
	return NULL; // No specific descriptor found
  400612:	2000      	movs	r0, #0
  400614:	4770      	bx	lr
  400616:	2000      	movs	r0, #0
  400618:	4770      	bx	lr
  40061a:	2000      	movs	r0, #0
  40061c:	4770      	bx	lr
  40061e:	2000      	movs	r0, #0
}
  400620:	4770      	bx	lr
  400622:	bf00      	nop
  400624:	20000640 	.word	0x20000640

00400628 <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
  400628:	b508      	push	{r3, lr}
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
  40062a:	4b03      	ldr	r3, [pc, #12]	; (400638 <udc_valid_address+0x10>)
  40062c:	7898      	ldrb	r0, [r3, #2]
  40062e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  400632:	4b02      	ldr	r3, [pc, #8]	; (40063c <udc_valid_address+0x14>)
  400634:	4798      	blx	r3
  400636:	bd08      	pop	{r3, pc}
  400638:	20000f14 	.word	0x20000f14
  40063c:	00401d55 	.word	0x00401d55

00400640 <udc_update_iface_desc>:
	if (0 == udc_num_configuration) {
  400640:	4b19      	ldr	r3, [pc, #100]	; (4006a8 <udc_update_iface_desc+0x68>)
  400642:	781b      	ldrb	r3, [r3, #0]
  400644:	b34b      	cbz	r3, 40069a <udc_update_iface_desc+0x5a>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
  400646:	4b19      	ldr	r3, [pc, #100]	; (4006ac <udc_update_iface_desc+0x6c>)
  400648:	681b      	ldr	r3, [r3, #0]
  40064a:	681b      	ldr	r3, [r3, #0]
  40064c:	791a      	ldrb	r2, [r3, #4]
  40064e:	4282      	cmp	r2, r0
  400650:	d925      	bls.n	40069e <udc_update_iface_desc+0x5e>
{
  400652:	b470      	push	{r4, r5, r6}
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
  400654:	4a16      	ldr	r2, [pc, #88]	; (4006b0 <udc_update_iface_desc+0x70>)
  400656:	6013      	str	r3, [r2, #0]
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
  400658:	885c      	ldrh	r4, [r3, #2]
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
  40065a:	441c      	add	r4, r3
	while (ptr_end_desc >
  40065c:	42a3      	cmp	r3, r4
  40065e:	d220      	bcs.n	4006a2 <udc_update_iface_desc+0x62>
  400660:	2500      	movs	r5, #0
  400662:	2601      	movs	r6, #1
  400664:	e007      	b.n	400676 <udc_update_iface_desc+0x36>
  400666:	4a12      	ldr	r2, [pc, #72]	; (4006b0 <udc_update_iface_desc+0x70>)
  400668:	6013      	str	r3, [r2, #0]
  40066a:	e00f      	b.n	40068c <udc_update_iface_desc+0x4c>
				udc_ptr_iface->bLength);
  40066c:	781a      	ldrb	r2, [r3, #0]
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
  40066e:	4413      	add	r3, r2
  400670:	4635      	mov	r5, r6
	while (ptr_end_desc >
  400672:	42a3      	cmp	r3, r4
  400674:	d20c      	bcs.n	400690 <udc_update_iface_desc+0x50>
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
  400676:	785a      	ldrb	r2, [r3, #1]
  400678:	2a04      	cmp	r2, #4
  40067a:	d1f7      	bne.n	40066c <udc_update_iface_desc+0x2c>
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
  40067c:	789a      	ldrb	r2, [r3, #2]
  40067e:	4282      	cmp	r2, r0
  400680:	d1f4      	bne.n	40066c <udc_update_iface_desc+0x2c>
  400682:	78da      	ldrb	r2, [r3, #3]
  400684:	428a      	cmp	r2, r1
  400686:	d1f1      	bne.n	40066c <udc_update_iface_desc+0x2c>
  400688:	2d00      	cmp	r5, #0
  40068a:	d1ec      	bne.n	400666 <udc_update_iface_desc+0x26>
				return true; // Interface found
  40068c:	2001      	movs	r0, #1
  40068e:	e002      	b.n	400696 <udc_update_iface_desc+0x56>
  400690:	4a07      	ldr	r2, [pc, #28]	; (4006b0 <udc_update_iface_desc+0x70>)
  400692:	6013      	str	r3, [r2, #0]
	return false; // Interface not found
  400694:	2000      	movs	r0, #0
}
  400696:	bc70      	pop	{r4, r5, r6}
  400698:	4770      	bx	lr
		return false;
  40069a:	2000      	movs	r0, #0
  40069c:	4770      	bx	lr
		return false;
  40069e:	2000      	movs	r0, #0
  4006a0:	4770      	bx	lr
	return false; // Interface not found
  4006a2:	2000      	movs	r0, #0
  4006a4:	e7f7      	b.n	400696 <udc_update_iface_desc+0x56>
  4006a6:	bf00      	nop
  4006a8:	2000063c 	.word	0x2000063c
  4006ac:	20000640 	.word	0x20000640
  4006b0:	20000644 	.word	0x20000644

004006b4 <udc_iface_disable>:
{
  4006b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4006b8:	4604      	mov	r4, r0
	if (!udc_update_iface_desc(iface_num, 0)) {
  4006ba:	2100      	movs	r1, #0
  4006bc:	4b13      	ldr	r3, [pc, #76]	; (40070c <udc_iface_disable+0x58>)
  4006be:	4798      	blx	r3
  4006c0:	4680      	mov	r8, r0
  4006c2:	b910      	cbnz	r0, 4006ca <udc_iface_disable+0x16>
}
  4006c4:	4640      	mov	r0, r8
  4006c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	udi_api = udc_ptr_conf->udi_apis[iface_num];
  4006ca:	4b11      	ldr	r3, [pc, #68]	; (400710 <udc_iface_disable+0x5c>)
  4006cc:	681b      	ldr	r3, [r3, #0]
  4006ce:	685b      	ldr	r3, [r3, #4]
  4006d0:	f853 9024 	ldr.w	r9, [r3, r4, lsl #2]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  4006d4:	f8d9 300c 	ldr.w	r3, [r9, #12]
  4006d8:	4798      	blx	r3
  4006da:	4601      	mov	r1, r0
  4006dc:	4620      	mov	r0, r4
  4006de:	4b0b      	ldr	r3, [pc, #44]	; (40070c <udc_iface_disable+0x58>)
  4006e0:	4798      	blx	r3
  4006e2:	4680      	mov	r8, r0
  4006e4:	2800      	cmp	r0, #0
  4006e6:	d0ed      	beq.n	4006c4 <udc_iface_disable+0x10>
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
  4006e8:	4b0a      	ldr	r3, [pc, #40]	; (400714 <udc_iface_disable+0x60>)
  4006ea:	681c      	ldr	r4, [r3, #0]
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  4006ec:	2605      	movs	r6, #5
  4006ee:	4d0a      	ldr	r5, [pc, #40]	; (400718 <udc_iface_disable+0x64>)
			udd_ep_free(ep_desc->bEndpointAddress);
  4006f0:	4f0a      	ldr	r7, [pc, #40]	; (40071c <udc_iface_disable+0x68>)
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  4006f2:	4631      	mov	r1, r6
  4006f4:	4620      	mov	r0, r4
  4006f6:	47a8      	blx	r5
			if (NULL == ep_desc) {
  4006f8:	4604      	mov	r4, r0
  4006fa:	b110      	cbz	r0, 400702 <udc_iface_disable+0x4e>
			udd_ep_free(ep_desc->bEndpointAddress);
  4006fc:	7880      	ldrb	r0, [r0, #2]
  4006fe:	47b8      	blx	r7
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  400700:	e7f7      	b.n	4006f2 <udc_iface_disable+0x3e>
	udi_api->disable();
  400702:	f8d9 3004 	ldr.w	r3, [r9, #4]
  400706:	4798      	blx	r3
	return true;
  400708:	e7dc      	b.n	4006c4 <udc_iface_disable+0x10>
  40070a:	bf00      	nop
  40070c:	00400641 	.word	0x00400641
  400710:	20000640 	.word	0x20000640
  400714:	20000644 	.word	0x20000644
  400718:	004005e1 	.word	0x004005e1
  40071c:	00401ec5 	.word	0x00401ec5

00400720 <udc_iface_enable>:
{
  400720:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400724:	4680      	mov	r8, r0
	if (!udc_update_iface_desc(iface_num, setting_num)) {
  400726:	4b10      	ldr	r3, [pc, #64]	; (400768 <udc_iface_enable+0x48>)
  400728:	4798      	blx	r3
  40072a:	4603      	mov	r3, r0
  40072c:	b1c8      	cbz	r0, 400762 <udc_iface_enable+0x42>
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
  40072e:	4b0f      	ldr	r3, [pc, #60]	; (40076c <udc_iface_enable+0x4c>)
  400730:	681c      	ldr	r4, [r3, #0]
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  400732:	2605      	movs	r6, #5
  400734:	4d0e      	ldr	r5, [pc, #56]	; (400770 <udc_iface_enable+0x50>)
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
  400736:	4f0f      	ldr	r7, [pc, #60]	; (400774 <udc_iface_enable+0x54>)
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
  400738:	4631      	mov	r1, r6
  40073a:	4620      	mov	r0, r4
  40073c:	47a8      	blx	r5
		if (NULL == ep_desc)
  40073e:	4604      	mov	r4, r0
  400740:	b138      	cbz	r0, 400752 <udc_iface_enable+0x32>
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
  400742:	8882      	ldrh	r2, [r0, #4]
  400744:	78c1      	ldrb	r1, [r0, #3]
  400746:	7880      	ldrb	r0, [r0, #2]
  400748:	47b8      	blx	r7
  40074a:	4603      	mov	r3, r0
  40074c:	2800      	cmp	r0, #0
  40074e:	d1f3      	bne.n	400738 <udc_iface_enable+0x18>
  400750:	e007      	b.n	400762 <udc_iface_enable+0x42>
	return udc_ptr_conf->udi_apis[iface_num]->enable();
  400752:	4b09      	ldr	r3, [pc, #36]	; (400778 <udc_iface_enable+0x58>)
  400754:	681b      	ldr	r3, [r3, #0]
  400756:	685b      	ldr	r3, [r3, #4]
  400758:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
  40075c:	681b      	ldr	r3, [r3, #0]
  40075e:	4798      	blx	r3
  400760:	4603      	mov	r3, r0
}
  400762:	4618      	mov	r0, r3
  400764:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400768:	00400641 	.word	0x00400641
  40076c:	20000644 	.word	0x20000644
  400770:	004005e1 	.word	0x004005e1
  400774:	00401dcd 	.word	0x00401dcd
  400778:	20000640 	.word	0x20000640

0040077c <udc_start>:
{
  40077c:	b508      	push	{r3, lr}
	udd_enable();
  40077e:	4b01      	ldr	r3, [pc, #4]	; (400784 <udc_start+0x8>)
  400780:	4798      	blx	r3
  400782:	bd08      	pop	{r3, pc}
  400784:	00401c75 	.word	0x00401c75

00400788 <udc_reset>:
{
  400788:	b570      	push	{r4, r5, r6, lr}
	if (udc_num_configuration) {
  40078a:	4b0d      	ldr	r3, [pc, #52]	; (4007c0 <udc_reset+0x38>)
  40078c:	781b      	ldrb	r3, [r3, #0]
  40078e:	b183      	cbz	r3, 4007b2 <udc_reset+0x2a>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400790:	4b0c      	ldr	r3, [pc, #48]	; (4007c4 <udc_reset+0x3c>)
  400792:	681b      	ldr	r3, [r3, #0]
  400794:	681b      	ldr	r3, [r3, #0]
		for (iface_num = 0;
  400796:	791b      	ldrb	r3, [r3, #4]
  400798:	b15b      	cbz	r3, 4007b2 <udc_reset+0x2a>
  40079a:	2400      	movs	r4, #0
			udc_iface_disable(iface_num);
  40079c:	4e0a      	ldr	r6, [pc, #40]	; (4007c8 <udc_reset+0x40>)
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  40079e:	4d09      	ldr	r5, [pc, #36]	; (4007c4 <udc_reset+0x3c>)
			udc_iface_disable(iface_num);
  4007a0:	4620      	mov	r0, r4
  4007a2:	47b0      	blx	r6
				iface_num++) {
  4007a4:	3401      	adds	r4, #1
  4007a6:	b2e4      	uxtb	r4, r4
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  4007a8:	682b      	ldr	r3, [r5, #0]
  4007aa:	681b      	ldr	r3, [r3, #0]
		for (iface_num = 0;
  4007ac:	791b      	ldrb	r3, [r3, #4]
  4007ae:	42a3      	cmp	r3, r4
  4007b0:	d8f6      	bhi.n	4007a0 <udc_reset+0x18>
	udc_num_configuration = 0;
  4007b2:	2200      	movs	r2, #0
  4007b4:	4b02      	ldr	r3, [pc, #8]	; (4007c0 <udc_reset+0x38>)
  4007b6:	701a      	strb	r2, [r3, #0]
	udc_device_status =
  4007b8:	2201      	movs	r2, #1
  4007ba:	4b04      	ldr	r3, [pc, #16]	; (4007cc <udc_reset+0x44>)
  4007bc:	801a      	strh	r2, [r3, #0]
  4007be:	bd70      	pop	{r4, r5, r6, pc}
  4007c0:	2000063c 	.word	0x2000063c
  4007c4:	20000640 	.word	0x20000640
  4007c8:	004006b5 	.word	0x004006b5
  4007cc:	20000632 	.word	0x20000632

004007d0 <udc_sof_notify>:
{
  4007d0:	b538      	push	{r3, r4, r5, lr}
	if (udc_num_configuration) {
  4007d2:	4b0d      	ldr	r3, [pc, #52]	; (400808 <udc_sof_notify+0x38>)
  4007d4:	781b      	ldrb	r3, [r3, #0]
  4007d6:	b1b3      	cbz	r3, 400806 <udc_sof_notify+0x36>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  4007d8:	4b0c      	ldr	r3, [pc, #48]	; (40080c <udc_sof_notify+0x3c>)
  4007da:	681b      	ldr	r3, [r3, #0]
  4007dc:	681a      	ldr	r2, [r3, #0]
		for (iface_num = 0;
  4007de:	7912      	ldrb	r2, [r2, #4]
  4007e0:	b18a      	cbz	r2, 400806 <udc_sof_notify+0x36>
  4007e2:	2400      	movs	r4, #0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  4007e4:	4d09      	ldr	r5, [pc, #36]	; (40080c <udc_sof_notify+0x3c>)
  4007e6:	e006      	b.n	4007f6 <udc_sof_notify+0x26>
				iface_num++) {
  4007e8:	3401      	adds	r4, #1
  4007ea:	b2e4      	uxtb	r4, r4
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
  4007ec:	682b      	ldr	r3, [r5, #0]
  4007ee:	681a      	ldr	r2, [r3, #0]
		for (iface_num = 0;
  4007f0:	7912      	ldrb	r2, [r2, #4]
  4007f2:	42a2      	cmp	r2, r4
  4007f4:	d907      	bls.n	400806 <udc_sof_notify+0x36>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
  4007f6:	685b      	ldr	r3, [r3, #4]
  4007f8:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
  4007fc:	691b      	ldr	r3, [r3, #16]
  4007fe:	2b00      	cmp	r3, #0
  400800:	d0f2      	beq.n	4007e8 <udc_sof_notify+0x18>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
  400802:	4798      	blx	r3
  400804:	e7f0      	b.n	4007e8 <udc_sof_notify+0x18>
  400806:	bd38      	pop	{r3, r4, r5, pc}
  400808:	2000063c 	.word	0x2000063c
  40080c:	20000640 	.word	0x20000640

00400810 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
  400810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
  400812:	4b96      	ldr	r3, [pc, #600]	; (400a6c <udc_process_setup+0x25c>)
  400814:	2200      	movs	r2, #0
  400816:	819a      	strh	r2, [r3, #12]
	udd_g_ctrlreq.callback = NULL;
  400818:	611a      	str	r2, [r3, #16]
	udd_g_ctrlreq.over_under_run = NULL;
  40081a:	615a      	str	r2, [r3, #20]

	if (Udd_setup_is_in()) {
  40081c:	781b      	ldrb	r3, [r3, #0]
  40081e:	f013 0f80 	tst.w	r3, #128	; 0x80
  400822:	d114      	bne.n	40084e <udc_process_setup+0x3e>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
  400824:	f013 0f60 	tst.w	r3, #96	; 0x60
  400828:	f000 80b8 	beq.w	40099c <udc_process_setup+0x18c>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
  40082c:	4b8f      	ldr	r3, [pc, #572]	; (400a6c <udc_process_setup+0x25c>)
  40082e:	781b      	ldrb	r3, [r3, #0]
  400830:	f003 031f 	and.w	r3, r3, #31
  400834:	2b01      	cmp	r3, #1
  400836:	f000 818b 	beq.w	400b50 <udc_process_setup+0x340>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
  40083a:	4b8c      	ldr	r3, [pc, #560]	; (400a6c <udc_process_setup+0x25c>)
  40083c:	781b      	ldrb	r3, [r3, #0]
  40083e:	f003 031f 	and.w	r3, r3, #31
  400842:	2b02      	cmp	r3, #2
  400844:	f000 81ac 	beq.w	400ba0 <udc_process_setup+0x390>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
  400848:	2300      	movs	r3, #0
#endif
}
  40084a:	4618      	mov	r0, r3
  40084c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (udd_g_ctrlreq.req.wLength == 0) {
  40084e:	4a87      	ldr	r2, [pc, #540]	; (400a6c <udc_process_setup+0x25c>)
  400850:	88d2      	ldrh	r2, [r2, #6]
  400852:	2a00      	cmp	r2, #0
  400854:	f000 81cd 	beq.w	400bf2 <udc_process_setup+0x3e2>
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
  400858:	f013 0f60 	tst.w	r3, #96	; 0x60
  40085c:	d1e6      	bne.n	40082c <udc_process_setup+0x1c>
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
  40085e:	f013 031f 	ands.w	r3, r3, #31
  400862:	d106      	bne.n	400872 <udc_process_setup+0x62>
			switch (udd_g_ctrlreq.req.bRequest) {
  400864:	4981      	ldr	r1, [pc, #516]	; (400a6c <udc_process_setup+0x25c>)
  400866:	7849      	ldrb	r1, [r1, #1]
  400868:	2906      	cmp	r1, #6
  40086a:	d013      	beq.n	400894 <udc_process_setup+0x84>
  40086c:	2908      	cmp	r1, #8
  40086e:	d058      	beq.n	400922 <udc_process_setup+0x112>
  400870:	b149      	cbz	r1, 400886 <udc_process_setup+0x76>
		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
  400872:	2b01      	cmp	r3, #1
  400874:	d05c      	beq.n	400930 <udc_process_setup+0x120>
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
  400876:	2b02      	cmp	r3, #2
  400878:	d1d8      	bne.n	40082c <udc_process_setup+0x1c>
			switch (udd_g_ctrlreq.req.bRequest) {
  40087a:	4b7c      	ldr	r3, [pc, #496]	; (400a6c <udc_process_setup+0x25c>)
  40087c:	785b      	ldrb	r3, [r3, #1]
  40087e:	2b00      	cmp	r3, #0
  400880:	d07e      	beq.n	400980 <udc_process_setup+0x170>
	return false;
  400882:	2300      	movs	r3, #0
  400884:	e160      	b.n	400b48 <udc_process_setup+0x338>
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
  400886:	2a02      	cmp	r2, #2
  400888:	d1d0      	bne.n	40082c <udc_process_setup+0x1c>
	udd_set_setup_payload( (uint8_t *) & udc_device_status,
  40088a:	2102      	movs	r1, #2
  40088c:	4878      	ldr	r0, [pc, #480]	; (400a70 <udc_process_setup+0x260>)
  40088e:	4b79      	ldr	r3, [pc, #484]	; (400a74 <udc_process_setup+0x264>)
  400890:	4798      	blx	r3
  400892:	e09f      	b.n	4009d4 <udc_process_setup+0x1c4>
	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
  400894:	4b75      	ldr	r3, [pc, #468]	; (400a6c <udc_process_setup+0x25c>)
  400896:	885a      	ldrh	r2, [r3, #2]
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
  400898:	0a13      	lsrs	r3, r2, #8
  40089a:	3b01      	subs	r3, #1
  40089c:	2b0e      	cmp	r3, #14
  40089e:	f200 8150 	bhi.w	400b42 <udc_process_setup+0x332>
  4008a2:	e8df f013 	tbh	[pc, r3, lsl #1]
  4008a6:	000f      	.short	0x000f
  4008a8:	0036001c 	.word	0x0036001c
  4008ac:	014e014e 	.word	0x014e014e
  4008b0:	014e014e 	.word	0x014e014e
  4008b4:	014e014e 	.word	0x014e014e
  4008b8:	014e014e 	.word	0x014e014e
  4008bc:	014e014e 	.word	0x014e014e
  4008c0:	002e014e 	.word	0x002e014e
				(uint8_t *) udc_config.confdev_lsfs,
  4008c4:	4b6c      	ldr	r3, [pc, #432]	; (400a78 <udc_process_setup+0x268>)
  4008c6:	6818      	ldr	r0, [r3, #0]
			udd_set_setup_payload(
  4008c8:	7801      	ldrb	r1, [r0, #0]
  4008ca:	4b6a      	ldr	r3, [pc, #424]	; (400a74 <udc_process_setup+0x264>)
  4008cc:	4798      	blx	r3
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
  4008ce:	4b67      	ldr	r3, [pc, #412]	; (400a6c <udc_process_setup+0x25c>)
  4008d0:	88da      	ldrh	r2, [r3, #6]
  4008d2:	899b      	ldrh	r3, [r3, #12]
  4008d4:	4293      	cmp	r3, r2
  4008d6:	d97d      	bls.n	4009d4 <udc_process_setup+0x1c4>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
  4008d8:	4b64      	ldr	r3, [pc, #400]	; (400a6c <udc_process_setup+0x25c>)
  4008da:	819a      	strh	r2, [r3, #12]
  4008dc:	e07a      	b.n	4009d4 <udc_process_setup+0x1c4>
	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
  4008de:	b2d2      	uxtb	r2, r2
			if (conf_num >= udc_config.confdev_lsfs->
  4008e0:	4b65      	ldr	r3, [pc, #404]	; (400a78 <udc_process_setup+0x268>)
  4008e2:	681b      	ldr	r3, [r3, #0]
  4008e4:	7c5b      	ldrb	r3, [r3, #17]
  4008e6:	4293      	cmp	r3, r2
  4008e8:	d9a0      	bls.n	40082c <udc_process_setup+0x1c>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
  4008ea:	4b63      	ldr	r3, [pc, #396]	; (400a78 <udc_process_setup+0x268>)
  4008ec:	685b      	ldr	r3, [r3, #4]
  4008ee:	f853 0032 	ldr.w	r0, [r3, r2, lsl #3]
			udd_set_setup_payload(
  4008f2:	8841      	ldrh	r1, [r0, #2]
  4008f4:	4b5f      	ldr	r3, [pc, #380]	; (400a74 <udc_process_setup+0x264>)
  4008f6:	4798      	blx	r3
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
  4008f8:	4b5c      	ldr	r3, [pc, #368]	; (400a6c <udc_process_setup+0x25c>)
  4008fa:	689b      	ldr	r3, [r3, #8]
  4008fc:	2202      	movs	r2, #2
  4008fe:	705a      	strb	r2, [r3, #1]
  400900:	e7e5      	b.n	4008ce <udc_process_setup+0xbe>
		if (udc_config.conf_bos == NULL) {
  400902:	4b5d      	ldr	r3, [pc, #372]	; (400a78 <udc_process_setup+0x268>)
  400904:	6898      	ldr	r0, [r3, #8]
  400906:	2800      	cmp	r0, #0
  400908:	d090      	beq.n	40082c <udc_process_setup+0x1c>
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
  40090a:	8841      	ldrh	r1, [r0, #2]
  40090c:	4b59      	ldr	r3, [pc, #356]	; (400a74 <udc_process_setup+0x264>)
  40090e:	4798      	blx	r3
  400910:	e7dd      	b.n	4008ce <udc_process_setup+0xbe>
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
  400912:	f012 0fff 	tst.w	r2, #255	; 0xff
  400916:	d189      	bne.n	40082c <udc_process_setup+0x1c>
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
  400918:	2104      	movs	r1, #4
  40091a:	4858      	ldr	r0, [pc, #352]	; (400a7c <udc_process_setup+0x26c>)
  40091c:	4b55      	ldr	r3, [pc, #340]	; (400a74 <udc_process_setup+0x264>)
  40091e:	4798      	blx	r3
  400920:	e7d5      	b.n	4008ce <udc_process_setup+0xbe>
	if (udd_g_ctrlreq.req.wLength != 1) {
  400922:	2a01      	cmp	r2, #1
  400924:	d182      	bne.n	40082c <udc_process_setup+0x1c>
	udd_set_setup_payload(&udc_num_configuration,1);
  400926:	2101      	movs	r1, #1
  400928:	4855      	ldr	r0, [pc, #340]	; (400a80 <udc_process_setup+0x270>)
  40092a:	4b52      	ldr	r3, [pc, #328]	; (400a74 <udc_process_setup+0x264>)
  40092c:	4798      	blx	r3
  40092e:	e051      	b.n	4009d4 <udc_process_setup+0x1c4>
			switch (udd_g_ctrlreq.req.bRequest) {
  400930:	494e      	ldr	r1, [pc, #312]	; (400a6c <udc_process_setup+0x25c>)
  400932:	7849      	ldrb	r1, [r1, #1]
  400934:	290a      	cmp	r1, #10
  400936:	d19e      	bne.n	400876 <udc_process_setup+0x66>
	if (udd_g_ctrlreq.req.wLength != 1) {
  400938:	2a01      	cmp	r2, #1
  40093a:	f47f af77 	bne.w	40082c <udc_process_setup+0x1c>
	if (!udc_num_configuration) {
  40093e:	4b50      	ldr	r3, [pc, #320]	; (400a80 <udc_process_setup+0x270>)
  400940:	781b      	ldrb	r3, [r3, #0]
  400942:	2b00      	cmp	r3, #0
  400944:	f43f af72 	beq.w	40082c <udc_process_setup+0x1c>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
  400948:	4b48      	ldr	r3, [pc, #288]	; (400a6c <udc_process_setup+0x25c>)
  40094a:	791c      	ldrb	r4, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
  40094c:	4b4d      	ldr	r3, [pc, #308]	; (400a84 <udc_process_setup+0x274>)
  40094e:	681d      	ldr	r5, [r3, #0]
  400950:	682b      	ldr	r3, [r5, #0]
  400952:	791b      	ldrb	r3, [r3, #4]
  400954:	42a3      	cmp	r3, r4
  400956:	f67f af69 	bls.w	40082c <udc_process_setup+0x1c>
	if (!udc_update_iface_desc(iface_num, 0)) {
  40095a:	2100      	movs	r1, #0
  40095c:	4620      	mov	r0, r4
  40095e:	4b4a      	ldr	r3, [pc, #296]	; (400a88 <udc_process_setup+0x278>)
  400960:	4798      	blx	r3
  400962:	2800      	cmp	r0, #0
  400964:	f43f af62 	beq.w	40082c <udc_process_setup+0x1c>
	udi_api = udc_ptr_conf->udi_apis[iface_num];
  400968:	686b      	ldr	r3, [r5, #4]
	udc_iface_setting = udi_api->getsetting();
  40096a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
  40096e:	68db      	ldr	r3, [r3, #12]
  400970:	4798      	blx	r3
  400972:	4b46      	ldr	r3, [pc, #280]	; (400a8c <udc_process_setup+0x27c>)
  400974:	7018      	strb	r0, [r3, #0]
	udd_set_setup_payload(&udc_iface_setting,1);
  400976:	2101      	movs	r1, #1
  400978:	4618      	mov	r0, r3
  40097a:	4b3e      	ldr	r3, [pc, #248]	; (400a74 <udc_process_setup+0x264>)
  40097c:	4798      	blx	r3
  40097e:	e029      	b.n	4009d4 <udc_process_setup+0x1c4>
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
  400980:	2a02      	cmp	r2, #2
  400982:	f47f af53 	bne.w	40082c <udc_process_setup+0x1c>
	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
  400986:	4b39      	ldr	r3, [pc, #228]	; (400a6c <udc_process_setup+0x25c>)
  400988:	7918      	ldrb	r0, [r3, #4]
  40098a:	4b41      	ldr	r3, [pc, #260]	; (400a90 <udc_process_setup+0x280>)
  40098c:	4798      	blx	r3
  40098e:	4b41      	ldr	r3, [pc, #260]	; (400a94 <udc_process_setup+0x284>)
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;
  400990:	8018      	strh	r0, [r3, #0]
	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
  400992:	2102      	movs	r1, #2
  400994:	4618      	mov	r0, r3
  400996:	4b37      	ldr	r3, [pc, #220]	; (400a74 <udc_process_setup+0x264>)
  400998:	4798      	blx	r3
  40099a:	e01b      	b.n	4009d4 <udc_process_setup+0x1c4>
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
  40099c:	f013 031f 	ands.w	r3, r3, #31
  4009a0:	f040 8082 	bne.w	400aa8 <udc_process_setup+0x298>
			switch (udd_g_ctrlreq.req.bRequest) {
  4009a4:	4a31      	ldr	r2, [pc, #196]	; (400a6c <udc_process_setup+0x25c>)
  4009a6:	7852      	ldrb	r2, [r2, #1]
  4009a8:	3a01      	subs	r2, #1
  4009aa:	2a08      	cmp	r2, #8
  4009ac:	d87c      	bhi.n	400aa8 <udc_process_setup+0x298>
  4009ae:	e8df f012 	tbh	[pc, r2, lsl #1]
  4009b2:	0013      	.short	0x0013
  4009b4:	00ca007b 	.word	0x00ca007b
  4009b8:	0009007b 	.word	0x0009007b
  4009bc:	007b007b 	.word	0x007b007b
  4009c0:	0023007b 	.word	0x0023007b
	if (udd_g_ctrlreq.req.wLength) {
  4009c4:	4b29      	ldr	r3, [pc, #164]	; (400a6c <udc_process_setup+0x25c>)
  4009c6:	88db      	ldrh	r3, [r3, #6]
  4009c8:	2b00      	cmp	r3, #0
  4009ca:	f47f af2f 	bne.w	40082c <udc_process_setup+0x1c>
	udd_g_ctrlreq.callback = udc_valid_address;
  4009ce:	4a32      	ldr	r2, [pc, #200]	; (400a98 <udc_process_setup+0x288>)
  4009d0:	4b26      	ldr	r3, [pc, #152]	; (400a6c <udc_process_setup+0x25c>)
  4009d2:	611a      	str	r2, [r3, #16]
			return true;
  4009d4:	2301      	movs	r3, #1
  4009d6:	e738      	b.n	40084a <udc_process_setup+0x3a>
	if (udd_g_ctrlreq.req.wLength) {
  4009d8:	4b24      	ldr	r3, [pc, #144]	; (400a6c <udc_process_setup+0x25c>)
  4009da:	88db      	ldrh	r3, [r3, #6]
  4009dc:	2b00      	cmp	r3, #0
  4009de:	f47f af25 	bne.w	40082c <udc_process_setup+0x1c>
	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
  4009e2:	4b22      	ldr	r3, [pc, #136]	; (400a6c <udc_process_setup+0x25c>)
  4009e4:	885b      	ldrh	r3, [r3, #2]
  4009e6:	2b01      	cmp	r3, #1
  4009e8:	f47f af20 	bne.w	40082c <udc_process_setup+0x1c>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
  4009ec:	4a20      	ldr	r2, [pc, #128]	; (400a70 <udc_process_setup+0x260>)
  4009ee:	8813      	ldrh	r3, [r2, #0]
  4009f0:	f023 0302 	bic.w	r3, r3, #2
  4009f4:	8013      	strh	r3, [r2, #0]
  4009f6:	e7ed      	b.n	4009d4 <udc_process_setup+0x1c4>
	if (udd_g_ctrlreq.req.wLength) {
  4009f8:	4b1c      	ldr	r3, [pc, #112]	; (400a6c <udc_process_setup+0x25c>)
  4009fa:	88db      	ldrh	r3, [r3, #6]
  4009fc:	2b00      	cmp	r3, #0
  4009fe:	f47f af15 	bne.w	40082c <udc_process_setup+0x1c>
	if (!udd_getaddress()) {
  400a02:	4b26      	ldr	r3, [pc, #152]	; (400a9c <udc_process_setup+0x28c>)
  400a04:	4798      	blx	r3
  400a06:	2800      	cmp	r0, #0
  400a08:	f43f af10 	beq.w	40082c <udc_process_setup+0x1c>
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
  400a0c:	4b17      	ldr	r3, [pc, #92]	; (400a6c <udc_process_setup+0x25c>)
  400a0e:	789a      	ldrb	r2, [r3, #2]
				udc_config.confdev_lsfs->bNumConfigurations) {
  400a10:	4b19      	ldr	r3, [pc, #100]	; (400a78 <udc_process_setup+0x268>)
  400a12:	681b      	ldr	r3, [r3, #0]
  400a14:	7c5b      	ldrb	r3, [r3, #17]
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
  400a16:	429a      	cmp	r2, r3
  400a18:	f73f af08 	bgt.w	40082c <udc_process_setup+0x1c>
	udc_reset();
  400a1c:	4b20      	ldr	r3, [pc, #128]	; (400aa0 <udc_process_setup+0x290>)
  400a1e:	4798      	blx	r3
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
  400a20:	4b12      	ldr	r3, [pc, #72]	; (400a6c <udc_process_setup+0x25c>)
  400a22:	789b      	ldrb	r3, [r3, #2]
  400a24:	4a16      	ldr	r2, [pc, #88]	; (400a80 <udc_process_setup+0x270>)
  400a26:	7013      	strb	r3, [r2, #0]
	if (udc_num_configuration == 0) {
  400a28:	2b00      	cmp	r3, #0
  400a2a:	d0d3      	beq.n	4009d4 <udc_process_setup+0x1c4>
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
  400a2c:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
  400a30:	3b01      	subs	r3, #1
  400a32:	4a11      	ldr	r2, [pc, #68]	; (400a78 <udc_process_setup+0x268>)
  400a34:	6852      	ldr	r2, [r2, #4]
  400a36:	eb02 00c3 	add.w	r0, r2, r3, lsl #3
  400a3a:	4912      	ldr	r1, [pc, #72]	; (400a84 <udc_process_setup+0x274>)
  400a3c:	6008      	str	r0, [r1, #0]
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400a3e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  400a42:	791b      	ldrb	r3, [r3, #4]
  400a44:	2b00      	cmp	r3, #0
  400a46:	d0c5      	beq.n	4009d4 <udc_process_setup+0x1c4>
  400a48:	2400      	movs	r4, #0
		if (!udc_iface_enable(iface_num, 0)) {
  400a4a:	4626      	mov	r6, r4
  400a4c:	4d15      	ldr	r5, [pc, #84]	; (400aa4 <udc_process_setup+0x294>)
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400a4e:	460f      	mov	r7, r1
		if (!udc_iface_enable(iface_num, 0)) {
  400a50:	4631      	mov	r1, r6
  400a52:	4620      	mov	r0, r4
  400a54:	47a8      	blx	r5
  400a56:	2800      	cmp	r0, #0
  400a58:	f43f aee8 	beq.w	40082c <udc_process_setup+0x1c>
			iface_num++) {
  400a5c:	3401      	adds	r4, #1
  400a5e:	b2e4      	uxtb	r4, r4
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400a60:	683b      	ldr	r3, [r7, #0]
  400a62:	681b      	ldr	r3, [r3, #0]
  400a64:	791b      	ldrb	r3, [r3, #4]
  400a66:	42a3      	cmp	r3, r4
  400a68:	d8f2      	bhi.n	400a50 <udc_process_setup+0x240>
  400a6a:	e7b3      	b.n	4009d4 <udc_process_setup+0x1c4>
  400a6c:	20000f14 	.word	0x20000f14
  400a70:	20000632 	.word	0x20000632
  400a74:	00401dc1 	.word	0x00401dc1
  400a78:	20000028 	.word	0x20000028
  400a7c:	2000009c 	.word	0x2000009c
  400a80:	2000063c 	.word	0x2000063c
  400a84:	20000640 	.word	0x20000640
  400a88:	00400641 	.word	0x00400641
  400a8c:	20000638 	.word	0x20000638
  400a90:	00401f1d 	.word	0x00401f1d
  400a94:	20000634 	.word	0x20000634
  400a98:	00400629 	.word	0x00400629
  400a9c:	00401d91 	.word	0x00401d91
  400aa0:	00400789 	.word	0x00400789
  400aa4:	00400721 	.word	0x00400721
		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
  400aa8:	2b01      	cmp	r3, #1
  400aaa:	d00a      	beq.n	400ac2 <udc_process_setup+0x2b2>
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
  400aac:	2b02      	cmp	r3, #2
  400aae:	f47f aebd 	bne.w	40082c <udc_process_setup+0x1c>
			switch (udd_g_ctrlreq.req.bRequest) {
  400ab2:	4b52      	ldr	r3, [pc, #328]	; (400bfc <udc_process_setup+0x3ec>)
  400ab4:	785b      	ldrb	r3, [r3, #1]
  400ab6:	2b01      	cmp	r3, #1
  400ab8:	d020      	beq.n	400afc <udc_process_setup+0x2ec>
  400aba:	2b03      	cmp	r3, #3
  400abc:	d02e      	beq.n	400b1c <udc_process_setup+0x30c>
	return false;
  400abe:	2300      	movs	r3, #0
  400ac0:	e042      	b.n	400b48 <udc_process_setup+0x338>
			switch (udd_g_ctrlreq.req.bRequest) {
  400ac2:	4a4e      	ldr	r2, [pc, #312]	; (400bfc <udc_process_setup+0x3ec>)
  400ac4:	7852      	ldrb	r2, [r2, #1]
  400ac6:	2a0b      	cmp	r2, #11
  400ac8:	d1f0      	bne.n	400aac <udc_process_setup+0x29c>
	if (udd_g_ctrlreq.req.wLength) {
  400aca:	4b4c      	ldr	r3, [pc, #304]	; (400bfc <udc_process_setup+0x3ec>)
  400acc:	88db      	ldrh	r3, [r3, #6]
  400ace:	2b00      	cmp	r3, #0
  400ad0:	f47f aeac 	bne.w	40082c <udc_process_setup+0x1c>
	if (!udc_num_configuration) {
  400ad4:	4b4a      	ldr	r3, [pc, #296]	; (400c00 <udc_process_setup+0x3f0>)
  400ad6:	781b      	ldrb	r3, [r3, #0]
  400ad8:	2b00      	cmp	r3, #0
  400ada:	f43f aea7 	beq.w	40082c <udc_process_setup+0x1c>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
  400ade:	4b47      	ldr	r3, [pc, #284]	; (400bfc <udc_process_setup+0x3ec>)
  400ae0:	791c      	ldrb	r4, [r3, #4]
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
  400ae2:	885d      	ldrh	r5, [r3, #2]
	if (!udc_iface_disable(iface_num)) {
  400ae4:	4620      	mov	r0, r4
  400ae6:	4b47      	ldr	r3, [pc, #284]	; (400c04 <udc_process_setup+0x3f4>)
  400ae8:	4798      	blx	r3
  400aea:	2800      	cmp	r0, #0
  400aec:	f43f ae9e 	beq.w	40082c <udc_process_setup+0x1c>
	return udc_iface_enable(iface_num, setting_num);
  400af0:	b2e9      	uxtb	r1, r5
  400af2:	4620      	mov	r0, r4
  400af4:	4b44      	ldr	r3, [pc, #272]	; (400c08 <udc_process_setup+0x3f8>)
  400af6:	4798      	blx	r3
  400af8:	4603      	mov	r3, r0
  400afa:	e025      	b.n	400b48 <udc_process_setup+0x338>
	if (udd_g_ctrlreq.req.wLength) {
  400afc:	4b3f      	ldr	r3, [pc, #252]	; (400bfc <udc_process_setup+0x3ec>)
  400afe:	88db      	ldrh	r3, [r3, #6]
  400b00:	2b00      	cmp	r3, #0
  400b02:	f47f ae93 	bne.w	40082c <udc_process_setup+0x1c>
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
  400b06:	4b3d      	ldr	r3, [pc, #244]	; (400bfc <udc_process_setup+0x3ec>)
  400b08:	885b      	ldrh	r3, [r3, #2]
  400b0a:	2b00      	cmp	r3, #0
  400b0c:	f47f ae8e 	bne.w	40082c <udc_process_setup+0x1c>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
  400b10:	4b3a      	ldr	r3, [pc, #232]	; (400bfc <udc_process_setup+0x3ec>)
  400b12:	7918      	ldrb	r0, [r3, #4]
  400b14:	4b3d      	ldr	r3, [pc, #244]	; (400c0c <udc_process_setup+0x3fc>)
  400b16:	4798      	blx	r3
  400b18:	4603      	mov	r3, r0
  400b1a:	e015      	b.n	400b48 <udc_process_setup+0x338>
	if (udd_g_ctrlreq.req.wLength) {
  400b1c:	4b37      	ldr	r3, [pc, #220]	; (400bfc <udc_process_setup+0x3ec>)
  400b1e:	88db      	ldrh	r3, [r3, #6]
  400b20:	2b00      	cmp	r3, #0
  400b22:	f47f ae83 	bne.w	40082c <udc_process_setup+0x1c>
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
  400b26:	4b35      	ldr	r3, [pc, #212]	; (400bfc <udc_process_setup+0x3ec>)
  400b28:	885b      	ldrh	r3, [r3, #2]
  400b2a:	2b00      	cmp	r3, #0
  400b2c:	f47f ae7e 	bne.w	40082c <udc_process_setup+0x1c>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
  400b30:	4c32      	ldr	r4, [pc, #200]	; (400bfc <udc_process_setup+0x3ec>)
  400b32:	7920      	ldrb	r0, [r4, #4]
  400b34:	4b36      	ldr	r3, [pc, #216]	; (400c10 <udc_process_setup+0x400>)
  400b36:	4798      	blx	r3
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
  400b38:	7920      	ldrb	r0, [r4, #4]
  400b3a:	4b36      	ldr	r3, [pc, #216]	; (400c14 <udc_process_setup+0x404>)
  400b3c:	4798      	blx	r3
  400b3e:	4603      	mov	r3, r0
  400b40:	e002      	b.n	400b48 <udc_process_setup+0x338>
		return false;
  400b42:	2300      	movs	r3, #0
  400b44:	e000      	b.n	400b48 <udc_process_setup+0x338>
				return udc_req_std_dev_set_feature();
  400b46:	2300      	movs	r3, #0
		if (udc_reqstd()) {
  400b48:	2b00      	cmp	r3, #0
  400b4a:	f47f ae7e 	bne.w	40084a <udc_process_setup+0x3a>
  400b4e:	e66d      	b.n	40082c <udc_process_setup+0x1c>
	if (0 == udc_num_configuration) {
  400b50:	4b2b      	ldr	r3, [pc, #172]	; (400c00 <udc_process_setup+0x3f0>)
  400b52:	781b      	ldrb	r3, [r3, #0]
  400b54:	2b00      	cmp	r3, #0
  400b56:	d04e      	beq.n	400bf6 <udc_process_setup+0x3e6>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
  400b58:	4b28      	ldr	r3, [pc, #160]	; (400bfc <udc_process_setup+0x3ec>)
  400b5a:	791c      	ldrb	r4, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
  400b5c:	4b2e      	ldr	r3, [pc, #184]	; (400c18 <udc_process_setup+0x408>)
  400b5e:	681d      	ldr	r5, [r3, #0]
  400b60:	682b      	ldr	r3, [r5, #0]
  400b62:	791b      	ldrb	r3, [r3, #4]
  400b64:	42a3      	cmp	r3, r4
  400b66:	d801      	bhi.n	400b6c <udc_process_setup+0x35c>
	return false;
  400b68:	2300      	movs	r3, #0
  400b6a:	e66e      	b.n	40084a <udc_process_setup+0x3a>
	if (!udc_update_iface_desc(iface_num, 0)) {
  400b6c:	2100      	movs	r1, #0
  400b6e:	4620      	mov	r0, r4
  400b70:	4b2a      	ldr	r3, [pc, #168]	; (400c1c <udc_process_setup+0x40c>)
  400b72:	4798      	blx	r3
  400b74:	2800      	cmp	r0, #0
  400b76:	f43f ae60 	beq.w	40083a <udc_process_setup+0x2a>
	udi_api = udc_ptr_conf->udi_apis[iface_num];
  400b7a:	686b      	ldr	r3, [r5, #4]
  400b7c:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  400b80:	68eb      	ldr	r3, [r5, #12]
  400b82:	4798      	blx	r3
  400b84:	4601      	mov	r1, r0
  400b86:	4620      	mov	r0, r4
  400b88:	4b24      	ldr	r3, [pc, #144]	; (400c1c <udc_process_setup+0x40c>)
  400b8a:	4798      	blx	r3
  400b8c:	2800      	cmp	r0, #0
  400b8e:	f43f ae54 	beq.w	40083a <udc_process_setup+0x2a>
	return udi_api->setup();
  400b92:	68ab      	ldr	r3, [r5, #8]
  400b94:	4798      	blx	r3
		if (udc_req_iface()) {
  400b96:	4603      	mov	r3, r0
  400b98:	2800      	cmp	r0, #0
  400b9a:	f47f ae56 	bne.w	40084a <udc_process_setup+0x3a>
  400b9e:	e64c      	b.n	40083a <udc_process_setup+0x2a>
	if (0 == udc_num_configuration) {
  400ba0:	4b17      	ldr	r3, [pc, #92]	; (400c00 <udc_process_setup+0x3f0>)
  400ba2:	781b      	ldrb	r3, [r3, #0]
  400ba4:	b30b      	cbz	r3, 400bea <udc_process_setup+0x3da>
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400ba6:	4b1c      	ldr	r3, [pc, #112]	; (400c18 <udc_process_setup+0x408>)
  400ba8:	681a      	ldr	r2, [r3, #0]
  400baa:	6813      	ldr	r3, [r2, #0]
  400bac:	791b      	ldrb	r3, [r3, #4]
  400bae:	b1f3      	cbz	r3, 400bee <udc_process_setup+0x3de>
  400bb0:	2400      	movs	r4, #0
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  400bb2:	4e1a      	ldr	r6, [pc, #104]	; (400c1c <udc_process_setup+0x40c>)
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400bb4:	4f18      	ldr	r7, [pc, #96]	; (400c18 <udc_process_setup+0x408>)
		udi_api = udc_ptr_conf->udi_apis[iface_num];
  400bb6:	6853      	ldr	r3, [r2, #4]
  400bb8:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
  400bbc:	68eb      	ldr	r3, [r5, #12]
  400bbe:	4798      	blx	r3
  400bc0:	4601      	mov	r1, r0
  400bc2:	4620      	mov	r0, r4
  400bc4:	47b0      	blx	r6
  400bc6:	4603      	mov	r3, r0
  400bc8:	2800      	cmp	r0, #0
  400bca:	f43f ae3e 	beq.w	40084a <udc_process_setup+0x3a>
		if (udi_api->setup()) {
  400bce:	68ab      	ldr	r3, [r5, #8]
  400bd0:	4798      	blx	r3
  400bd2:	4603      	mov	r3, r0
  400bd4:	2800      	cmp	r0, #0
  400bd6:	f47f ae38 	bne.w	40084a <udc_process_setup+0x3a>
			iface_num++) {
  400bda:	3401      	adds	r4, #1
  400bdc:	b2e4      	uxtb	r4, r4
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
  400bde:	683a      	ldr	r2, [r7, #0]
  400be0:	6811      	ldr	r1, [r2, #0]
  400be2:	7909      	ldrb	r1, [r1, #4]
  400be4:	42a1      	cmp	r1, r4
  400be6:	d8e6      	bhi.n	400bb6 <udc_process_setup+0x3a6>
  400be8:	e62f      	b.n	40084a <udc_process_setup+0x3a>
		return false; // The device is not is configured state yet
  400bea:	2300      	movs	r3, #0
  400bec:	e62d      	b.n	40084a <udc_process_setup+0x3a>
	return false;
  400bee:	2300      	movs	r3, #0
  400bf0:	e62b      	b.n	40084a <udc_process_setup+0x3a>
			return false; // Error from USB host
  400bf2:	2300      	movs	r3, #0
  400bf4:	e629      	b.n	40084a <udc_process_setup+0x3a>
	return false;
  400bf6:	2300      	movs	r3, #0
  400bf8:	e627      	b.n	40084a <udc_process_setup+0x3a>
  400bfa:	bf00      	nop
  400bfc:	20000f14 	.word	0x20000f14
  400c00:	2000063c 	.word	0x2000063c
  400c04:	004006b5 	.word	0x004006b5
  400c08:	00400721 	.word	0x00400721
  400c0c:	0040203d 	.word	0x0040203d
  400c10:	00402291 	.word	0x00402291
  400c14:	00401f5d 	.word	0x00401f5d
  400c18:	20000640 	.word	0x20000640
  400c1c:	00400641 	.word	0x00400641

00400c20 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400c20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400c24:	4681      	mov	r9, r0
  400c26:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400c28:	4b12      	ldr	r3, [pc, #72]	; (400c74 <pio_handler_process+0x54>)
  400c2a:	4798      	blx	r3
  400c2c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400c2e:	4648      	mov	r0, r9
  400c30:	4b11      	ldr	r3, [pc, #68]	; (400c78 <pio_handler_process+0x58>)
  400c32:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400c34:	4005      	ands	r5, r0
  400c36:	d013      	beq.n	400c60 <pio_handler_process+0x40>
  400c38:	4c10      	ldr	r4, [pc, #64]	; (400c7c <pio_handler_process+0x5c>)
  400c3a:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400c3e:	e003      	b.n	400c48 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400c40:	42b4      	cmp	r4, r6
  400c42:	d00d      	beq.n	400c60 <pio_handler_process+0x40>
  400c44:	3410      	adds	r4, #16
		while (status != 0) {
  400c46:	b15d      	cbz	r5, 400c60 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400c48:	6820      	ldr	r0, [r4, #0]
  400c4a:	42b8      	cmp	r0, r7
  400c4c:	d1f8      	bne.n	400c40 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400c4e:	6861      	ldr	r1, [r4, #4]
  400c50:	4229      	tst	r1, r5
  400c52:	d0f5      	beq.n	400c40 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400c54:	68e3      	ldr	r3, [r4, #12]
  400c56:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400c58:	6863      	ldr	r3, [r4, #4]
  400c5a:	ea25 0503 	bic.w	r5, r5, r3
  400c5e:	e7ef      	b.n	400c40 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400c60:	4b07      	ldr	r3, [pc, #28]	; (400c80 <pio_handler_process+0x60>)
  400c62:	681b      	ldr	r3, [r3, #0]
  400c64:	b123      	cbz	r3, 400c70 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  400c66:	4b07      	ldr	r3, [pc, #28]	; (400c84 <pio_handler_process+0x64>)
  400c68:	681b      	ldr	r3, [r3, #0]
  400c6a:	b10b      	cbz	r3, 400c70 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400c6c:	4648      	mov	r0, r9
  400c6e:	4798      	blx	r3
  400c70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400c74:	00402567 	.word	0x00402567
  400c78:	0040256b 	.word	0x0040256b
  400c7c:	20000648 	.word	0x20000648
  400c80:	20000f2c 	.word	0x20000f2c
  400c84:	200006b8 	.word	0x200006b8

00400c88 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400c88:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400c8a:	210b      	movs	r1, #11
  400c8c:	4801      	ldr	r0, [pc, #4]	; (400c94 <PIOA_Handler+0xc>)
  400c8e:	4b02      	ldr	r3, [pc, #8]	; (400c98 <PIOA_Handler+0x10>)
  400c90:	4798      	blx	r3
  400c92:	bd08      	pop	{r3, pc}
  400c94:	400e0e00 	.word	0x400e0e00
  400c98:	00400c21 	.word	0x00400c21

00400c9c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400c9c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400c9e:	210c      	movs	r1, #12
  400ca0:	4801      	ldr	r0, [pc, #4]	; (400ca8 <PIOB_Handler+0xc>)
  400ca2:	4b02      	ldr	r3, [pc, #8]	; (400cac <PIOB_Handler+0x10>)
  400ca4:	4798      	blx	r3
  400ca6:	bd08      	pop	{r3, pc}
  400ca8:	400e1000 	.word	0x400e1000
  400cac:	00400c21 	.word	0x00400c21

00400cb0 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400cb0:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400cb2:	23ac      	movs	r3, #172	; 0xac
  400cb4:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400cb6:	680b      	ldr	r3, [r1, #0]
  400cb8:	684a      	ldr	r2, [r1, #4]
  400cba:	fbb3 f3f2 	udiv	r3, r3, r2
  400cbe:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400cc0:	1e5c      	subs	r4, r3, #1
  400cc2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400cc6:	4294      	cmp	r4, r2
  400cc8:	d80b      	bhi.n	400ce2 <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
  400cca:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400ccc:	688b      	ldr	r3, [r1, #8]
  400cce:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400cd0:	f240 2302 	movw	r3, #514	; 0x202
  400cd4:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400cd8:	2350      	movs	r3, #80	; 0x50
  400cda:	6003      	str	r3, [r0, #0]

	return 0;
  400cdc:	2000      	movs	r0, #0
}
  400cde:	bc10      	pop	{r4}
  400ce0:	4770      	bx	lr
		return 1;
  400ce2:	2001      	movs	r0, #1
  400ce4:	e7fb      	b.n	400cde <uart_init+0x2e>

00400ce6 <uart_enable_tx>:
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_tx(Uart *p_uart)
{
	/* Enable transmitter */
	p_uart->UART_CR = UART_CR_TXEN;
  400ce6:	2340      	movs	r3, #64	; 0x40
  400ce8:	6003      	str	r3, [r0, #0]
  400cea:	4770      	bx	lr

00400cec <uart_enable_rx>:
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_rx(Uart *p_uart)
{
	/* Enable receiver */
	p_uart->UART_CR = UART_CR_RXEN;
  400cec:	2310      	movs	r3, #16
  400cee:	6003      	str	r3, [r0, #0]
  400cf0:	4770      	bx	lr

00400cf2 <uart_enable_interrupt>:
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
	p_uart->UART_IER = ul_sources;
  400cf2:	6081      	str	r1, [r0, #8]
  400cf4:	4770      	bx	lr

00400cf6 <uart_disable_interrupt>:
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be disabled.
 */
void uart_disable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
	p_uart->UART_IDR = ul_sources;
  400cf6:	60c1      	str	r1, [r0, #12]
  400cf8:	4770      	bx	lr

00400cfa <uart_is_tx_ready>:
 * \retval 1 Data has been transmitted.
 * \retval 0 Transmit is not ready, data pending.
 */
uint32_t uart_is_tx_ready(Uart *p_uart)
{
	return (p_uart->UART_SR & UART_SR_TXRDY) > 0;
  400cfa:	6940      	ldr	r0, [r0, #20]
}
  400cfc:	f3c0 0040 	ubfx	r0, r0, #1, #1
  400d00:	4770      	bx	lr

00400d02 <uart_is_tx_empty>:
 * \retval 1 Transmitter is empty.
 * \retval 0 Transmitter is not empty.
 */
uint32_t uart_is_tx_empty(Uart *p_uart)
{
	return (p_uart->UART_SR & UART_SR_TXEMPTY) > 0;
  400d02:	6940      	ldr	r0, [r0, #20]
}
  400d04:	f3c0 2040 	ubfx	r0, r0, #9, #1
  400d08:	4770      	bx	lr

00400d0a <uart_is_rx_ready>:
 * \retval 1 One data has been received.
 * \retval 0 No data has been received.
 */
uint32_t uart_is_rx_ready(Uart *p_uart)
{
	return (p_uart->UART_SR & UART_SR_RXRDY) > 0;
  400d0a:	6940      	ldr	r0, [r0, #20]
}
  400d0c:	f000 0001 	and.w	r0, r0, #1
  400d10:	4770      	bx	lr

00400d12 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400d12:	6943      	ldr	r3, [r0, #20]
  400d14:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400d18:	bf1a      	itte	ne
  400d1a:	61c1      	strne	r1, [r0, #28]
	return 0;
  400d1c:	2000      	movne	r0, #0
		return 1;
  400d1e:	2001      	moveq	r0, #1
}
  400d20:	4770      	bx	lr

00400d22 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400d22:	6943      	ldr	r3, [r0, #20]
  400d24:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400d28:	bf1d      	ittte	ne
  400d2a:	6983      	ldrne	r3, [r0, #24]
  400d2c:	700b      	strbne	r3, [r1, #0]
	return 0;
  400d2e:	2000      	movne	r0, #0
		return 1;
  400d30:	2001      	moveq	r0, #1
}
  400d32:	4770      	bx	lr

00400d34 <udd_sleep_mode>:
/*! \brief Authorize or not the CPU powerdown mode
 *
 * \param b_enable   true to authorize idle mode
 */
static void udd_sleep_mode(bool b_idle)
{
  400d34:	b082      	sub	sp, #8
	if (!b_idle && udd_b_idle) {
  400d36:	4601      	mov	r1, r0
  400d38:	bb28      	cbnz	r0, 400d86 <udd_sleep_mode+0x52>
  400d3a:	4b24      	ldr	r3, [pc, #144]	; (400dcc <udd_sleep_mode+0x98>)
  400d3c:	781b      	ldrb	r3, [r3, #0]
  400d3e:	b91b      	cbnz	r3, 400d48 <udd_sleep_mode+0x14>
		sleepmgr_unlock_mode(UDP_SLEEP_MODE_USB_IDLE);
	}
	if (b_idle && !udd_b_idle) {
		sleepmgr_lock_mode(UDP_SLEEP_MODE_USB_IDLE);
	}
	udd_b_idle = b_idle;
  400d40:	4b22      	ldr	r3, [pc, #136]	; (400dcc <udd_sleep_mode+0x98>)
  400d42:	7019      	strb	r1, [r3, #0]
}
  400d44:	b002      	add	sp, #8
  400d46:	4770      	bx	lr
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
  400d48:	4b21      	ldr	r3, [pc, #132]	; (400dd0 <udd_sleep_mode+0x9c>)
  400d4a:	789b      	ldrb	r3, [r3, #2]
  400d4c:	b903      	cbnz	r3, 400d50 <udd_sleep_mode+0x1c>
  400d4e:	e7fe      	b.n	400d4e <udd_sleep_mode+0x1a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  400d50:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400d54:	fab3 f383 	clz	r3, r3
  400d58:	095b      	lsrs	r3, r3, #5
  400d5a:	9300      	str	r3, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  400d5c:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  400d5e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400d62:	2200      	movs	r2, #0
  400d64:	4b1b      	ldr	r3, [pc, #108]	; (400dd4 <udd_sleep_mode+0xa0>)
  400d66:	701a      	strb	r2, [r3, #0]
	return flags;
  400d68:	9800      	ldr	r0, [sp, #0]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
  400d6a:	4a19      	ldr	r2, [pc, #100]	; (400dd0 <udd_sleep_mode+0x9c>)
  400d6c:	7893      	ldrb	r3, [r2, #2]
  400d6e:	3b01      	subs	r3, #1
  400d70:	7093      	strb	r3, [r2, #2]
	if (cpu_irq_is_enabled_flags(flags))
  400d72:	2800      	cmp	r0, #0
  400d74:	d0e4      	beq.n	400d40 <udd_sleep_mode+0xc>
		cpu_irq_enable();
  400d76:	2201      	movs	r2, #1
  400d78:	4b16      	ldr	r3, [pc, #88]	; (400dd4 <udd_sleep_mode+0xa0>)
  400d7a:	701a      	strb	r2, [r3, #0]
  400d7c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400d80:	b662      	cpsie	i
  400d82:	e7dd      	b.n	400d40 <udd_sleep_mode+0xc>
  400d84:	e7fe      	b.n	400d84 <udd_sleep_mode+0x50>
	if (b_idle && !udd_b_idle) {
  400d86:	4b11      	ldr	r3, [pc, #68]	; (400dcc <udd_sleep_mode+0x98>)
  400d88:	781b      	ldrb	r3, [r3, #0]
  400d8a:	2b00      	cmp	r3, #0
  400d8c:	d1d8      	bne.n	400d40 <udd_sleep_mode+0xc>
	if(sleepmgr_locks[mode] >= 0xff) {
  400d8e:	4b10      	ldr	r3, [pc, #64]	; (400dd0 <udd_sleep_mode+0x9c>)
  400d90:	789b      	ldrb	r3, [r3, #2]
  400d92:	2bff      	cmp	r3, #255	; 0xff
  400d94:	d0f6      	beq.n	400d84 <udd_sleep_mode+0x50>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  400d96:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400d9a:	fab3 f383 	clz	r3, r3
  400d9e:	095b      	lsrs	r3, r3, #5
  400da0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400da2:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  400da4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400da8:	2200      	movs	r2, #0
  400daa:	4b0a      	ldr	r3, [pc, #40]	; (400dd4 <udd_sleep_mode+0xa0>)
  400dac:	701a      	strb	r2, [r3, #0]
	return flags;
  400dae:	9801      	ldr	r0, [sp, #4]
	++sleepmgr_locks[mode];
  400db0:	4a07      	ldr	r2, [pc, #28]	; (400dd0 <udd_sleep_mode+0x9c>)
  400db2:	7893      	ldrb	r3, [r2, #2]
  400db4:	3301      	adds	r3, #1
  400db6:	7093      	strb	r3, [r2, #2]
	if (cpu_irq_is_enabled_flags(flags))
  400db8:	2800      	cmp	r0, #0
  400dba:	d0c1      	beq.n	400d40 <udd_sleep_mode+0xc>
		cpu_irq_enable();
  400dbc:	2201      	movs	r2, #1
  400dbe:	4b05      	ldr	r3, [pc, #20]	; (400dd4 <udd_sleep_mode+0xa0>)
  400dc0:	701a      	strb	r2, [r3, #0]
  400dc2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400dc6:	b662      	cpsie	i
  400dc8:	e7ba      	b.n	400d40 <udd_sleep_mode+0xc>
  400dca:	bf00      	nop
  400dcc:	200006bd 	.word	0x200006bd
  400dd0:	20000f0c 	.word	0x20000f0c
  400dd4:	200000a0 	.word	0x200000a0

00400dd8 <udd_ctrl_init>:
	cpu_irq_restore(flags);
}

static void udd_ctrl_init(void)
{
	udd_g_ctrlreq.callback = NULL;
  400dd8:	4a03      	ldr	r2, [pc, #12]	; (400de8 <udd_ctrl_init+0x10>)
  400dda:	2300      	movs	r3, #0
  400ddc:	6113      	str	r3, [r2, #16]
	udd_g_ctrlreq.over_under_run = NULL;
  400dde:	6153      	str	r3, [r2, #20]
	udd_g_ctrlreq.payload_size = 0;
  400de0:	8193      	strh	r3, [r2, #12]
	udd_ep_control_state = UDD_EPCTRL_SETUP;
  400de2:	4a02      	ldr	r2, [pc, #8]	; (400dec <udd_ctrl_init+0x14>)
  400de4:	7013      	strb	r3, [r2, #0]
  400de6:	4770      	bx	lr
  400de8:	20000f14 	.word	0x20000f14
  400dec:	200006c2 	.word	0x200006c2

00400df0 <udd_ctrl_stall_data>:
	udd_ack_bank0_received(0);
}


static void udd_ctrl_stall_data(void)
{
  400df0:	b082      	sub	sp, #8
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
  400df2:	2205      	movs	r2, #5
  400df4:	4b0a      	ldr	r3, [pc, #40]	; (400e20 <udd_ctrl_stall_data+0x30>)
  400df6:	701a      	strb	r2, [r3, #0]
	udd_enable_stall_handshake(0);
  400df8:	4a0a      	ldr	r2, [pc, #40]	; (400e24 <udd_ctrl_stall_data+0x34>)
  400dfa:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400dfc:	9301      	str	r3, [sp, #4]
  400dfe:	9b01      	ldr	r3, [sp, #4]
  400e00:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  400e04:	9301      	str	r3, [sp, #4]
  400e06:	9b01      	ldr	r3, [sp, #4]
  400e08:	f043 0320 	orr.w	r3, r3, #32
  400e0c:	9301      	str	r3, [sp, #4]
  400e0e:	9b01      	ldr	r3, [sp, #4]
  400e10:	6313      	str	r3, [r2, #48]	; 0x30
  400e12:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e14:	f013 0f20 	tst.w	r3, #32
  400e18:	d0fb      	beq.n	400e12 <udd_ctrl_stall_data+0x22>
}
  400e1a:	b002      	add	sp, #8
  400e1c:	4770      	bx	lr
  400e1e:	bf00      	nop
  400e20:	200006c2 	.word	0x200006c2
  400e24:	40034000 	.word	0x40034000

00400e28 <udd_ctrl_send_zlp_in>:


static void udd_ctrl_send_zlp_in(void)
{
  400e28:	b082      	sub	sp, #8
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
  400e2a:	2203      	movs	r2, #3
  400e2c:	4b0a      	ldr	r3, [pc, #40]	; (400e58 <udd_ctrl_send_zlp_in+0x30>)
  400e2e:	701a      	strb	r2, [r3, #0]
	// Validate and send empty IN packet on control endpoint
	// Send ZLP on IN endpoint
	udd_set_transmit_ready(0);
  400e30:	4a0a      	ldr	r2, [pc, #40]	; (400e5c <udd_ctrl_send_zlp_in+0x34>)
  400e32:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e34:	9301      	str	r3, [sp, #4]
  400e36:	9b01      	ldr	r3, [sp, #4]
  400e38:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  400e3c:	9301      	str	r3, [sp, #4]
  400e3e:	9b01      	ldr	r3, [sp, #4]
  400e40:	f043 0310 	orr.w	r3, r3, #16
  400e44:	9301      	str	r3, [sp, #4]
  400e46:	9b01      	ldr	r3, [sp, #4]
  400e48:	6313      	str	r3, [r2, #48]	; 0x30
  400e4a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400e4c:	f013 0f10 	tst.w	r3, #16
  400e50:	d0fb      	beq.n	400e4a <udd_ctrl_send_zlp_in+0x22>
}
  400e52:	b002      	add	sp, #8
  400e54:	4770      	bx	lr
  400e56:	bf00      	nop
  400e58:	200006c2 	.word	0x200006c2
  400e5c:	40034000 	.word	0x40034000

00400e60 <udd_ctrl_endofrequest>:
	// because the buffer of control endpoint is already free
}


static void udd_ctrl_endofrequest(void)
{
  400e60:	b508      	push	{r3, lr}
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
  400e62:	4b02      	ldr	r3, [pc, #8]	; (400e6c <udd_ctrl_endofrequest+0xc>)
  400e64:	691b      	ldr	r3, [r3, #16]
  400e66:	b103      	cbz	r3, 400e6a <udd_ctrl_endofrequest+0xa>
		udd_g_ctrlreq.callback();
  400e68:	4798      	blx	r3
  400e6a:	bd08      	pop	{r3, pc}
  400e6c:	20000f14 	.word	0x20000f14

00400e70 <udd_ctrl_in_sent>:
{
  400e70:	b530      	push	{r4, r5, lr}
  400e72:	b087      	sub	sp, #28
	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
  400e74:	4b63      	ldr	r3, [pc, #396]	; (401004 <udd_ctrl_in_sent+0x194>)
  400e76:	781b      	ldrb	r3, [r3, #0]
  400e78:	2b03      	cmp	r3, #3
  400e7a:	d029      	beq.n	400ed0 <udd_ctrl_in_sent+0x60>
	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
  400e7c:	4b62      	ldr	r3, [pc, #392]	; (401008 <udd_ctrl_in_sent+0x198>)
  400e7e:	881b      	ldrh	r3, [r3, #0]
  400e80:	4a62      	ldr	r2, [pc, #392]	; (40100c <udd_ctrl_in_sent+0x19c>)
  400e82:	8994      	ldrh	r4, [r2, #12]
  400e84:	1ae4      	subs	r4, r4, r3
  400e86:	b2a4      	uxth	r4, r4
	if (0 == nb_remain) {
  400e88:	2c00      	cmp	r4, #0
  400e8a:	d144      	bne.n	400f16 <udd_ctrl_in_sent+0xa6>
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
  400e8c:	4a60      	ldr	r2, [pc, #384]	; (401010 <udd_ctrl_in_sent+0x1a0>)
  400e8e:	8811      	ldrh	r1, [r2, #0]
  400e90:	440b      	add	r3, r1
  400e92:	b29b      	uxth	r3, r3
  400e94:	8013      	strh	r3, [r2, #0]
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_nb_trans)
  400e96:	4a5d      	ldr	r2, [pc, #372]	; (40100c <udd_ctrl_in_sent+0x19c>)
  400e98:	88d2      	ldrh	r2, [r2, #6]
  400e9a:	429a      	cmp	r2, r3
  400e9c:	d003      	beq.n	400ea6 <udd_ctrl_in_sent+0x36>
				|| b_shortpacket) {
  400e9e:	4b5d      	ldr	r3, [pc, #372]	; (401014 <udd_ctrl_in_sent+0x1a4>)
  400ea0:	781b      	ldrb	r3, [r3, #0]
  400ea2:	2b00      	cmp	r3, #0
  400ea4:	d02b      	beq.n	400efe <udd_ctrl_in_sent+0x8e>
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
  400ea6:	2204      	movs	r2, #4
  400ea8:	4b56      	ldr	r3, [pc, #344]	; (401004 <udd_ctrl_in_sent+0x194>)
  400eaa:	701a      	strb	r2, [r3, #0]
			udd_ack_in_sent(0);
  400eac:	4a5a      	ldr	r2, [pc, #360]	; (401018 <udd_ctrl_in_sent+0x1a8>)
  400eae:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400eb0:	9301      	str	r3, [sp, #4]
  400eb2:	9b01      	ldr	r3, [sp, #4]
  400eb4:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  400eb8:	9301      	str	r3, [sp, #4]
  400eba:	9b01      	ldr	r3, [sp, #4]
  400ebc:	f023 0301 	bic.w	r3, r3, #1
  400ec0:	9301      	str	r3, [sp, #4]
  400ec2:	9b01      	ldr	r3, [sp, #4]
  400ec4:	6313      	str	r3, [r2, #48]	; 0x30
  400ec6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ec8:	f013 0f01 	tst.w	r3, #1
  400ecc:	d1fb      	bne.n	400ec6 <udd_ctrl_in_sent+0x56>
  400ece:	e014      	b.n	400efa <udd_ctrl_in_sent+0x8a>
		udd_ack_in_sent(0);
  400ed0:	4a51      	ldr	r2, [pc, #324]	; (401018 <udd_ctrl_in_sent+0x1a8>)
  400ed2:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ed4:	9300      	str	r3, [sp, #0]
  400ed6:	9b00      	ldr	r3, [sp, #0]
  400ed8:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  400edc:	9300      	str	r3, [sp, #0]
  400ede:	9b00      	ldr	r3, [sp, #0]
  400ee0:	f023 0301 	bic.w	r3, r3, #1
  400ee4:	9300      	str	r3, [sp, #0]
  400ee6:	9b00      	ldr	r3, [sp, #0]
  400ee8:	6313      	str	r3, [r2, #48]	; 0x30
  400eea:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400eec:	f013 0f01 	tst.w	r3, #1
  400ef0:	d1fb      	bne.n	400eea <udd_ctrl_in_sent+0x7a>
		udd_ctrl_endofrequest();
  400ef2:	4b4a      	ldr	r3, [pc, #296]	; (40101c <udd_ctrl_in_sent+0x1ac>)
  400ef4:	4798      	blx	r3
		udd_ctrl_init();
  400ef6:	4b4a      	ldr	r3, [pc, #296]	; (401020 <udd_ctrl_in_sent+0x1b0>)
  400ef8:	4798      	blx	r3
}
  400efa:	b007      	add	sp, #28
  400efc:	bd30      	pop	{r4, r5, pc}
		if ((!udd_g_ctrlreq.over_under_run)
  400efe:	4b43      	ldr	r3, [pc, #268]	; (40100c <udd_ctrl_in_sent+0x19c>)
  400f00:	695b      	ldr	r3, [r3, #20]
  400f02:	2b00      	cmp	r3, #0
  400f04:	d05d      	beq.n	400fc2 <udd_ctrl_in_sent+0x152>
				|| (!udd_g_ctrlreq.over_under_run())) {
  400f06:	4798      	blx	r3
  400f08:	2800      	cmp	r0, #0
  400f0a:	d05a      	beq.n	400fc2 <udd_ctrl_in_sent+0x152>
			udd_ctrl_payload_nb_trans = 0;
  400f0c:	2200      	movs	r2, #0
  400f0e:	4b3e      	ldr	r3, [pc, #248]	; (401008 <udd_ctrl_in_sent+0x198>)
  400f10:	801a      	strh	r2, [r3, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
  400f12:	4b3e      	ldr	r3, [pc, #248]	; (40100c <udd_ctrl_in_sent+0x19c>)
  400f14:	899c      	ldrh	r4, [r3, #12]
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
  400f16:	2c3f      	cmp	r4, #63	; 0x3f
  400f18:	d953      	bls.n	400fc2 <udd_ctrl_in_sent+0x152>
		b_shortpacket = false;
  400f1a:	2200      	movs	r2, #0
  400f1c:	4b3d      	ldr	r3, [pc, #244]	; (401014 <udd_ctrl_in_sent+0x1a4>)
  400f1e:	701a      	strb	r2, [r3, #0]
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
  400f20:	2440      	movs	r4, #64	; 0x40
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
  400f22:	4b3a      	ldr	r3, [pc, #232]	; (40100c <udd_ctrl_in_sent+0x19c>)
  400f24:	6899      	ldr	r1, [r3, #8]
  400f26:	4b38      	ldr	r3, [pc, #224]	; (401008 <udd_ctrl_in_sent+0x198>)
  400f28:	8818      	ldrh	r0, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  400f2a:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400f2e:	fab3 f383 	clz	r3, r3
  400f32:	095b      	lsrs	r3, r3, #5
  400f34:	9305      	str	r3, [sp, #20]
  __ASM volatile ("cpsid i" : : : "memory");
  400f36:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  400f38:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400f3c:	2200      	movs	r2, #0
  400f3e:	4b39      	ldr	r3, [pc, #228]	; (401024 <udd_ctrl_in_sent+0x1b4>)
  400f40:	701a      	strb	r2, [r3, #0]
	return flags;
  400f42:	9d05      	ldr	r5, [sp, #20]
	if (Is_udd_bank0_received(0)) {
  400f44:	4b34      	ldr	r3, [pc, #208]	; (401018 <udd_ctrl_in_sent+0x1a8>)
  400f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400f48:	f013 0f02 	tst.w	r3, #2
  400f4c:	d13d      	bne.n	400fca <udd_ctrl_in_sent+0x15a>
	for (i = 0; i < nb_remain; i++) {
  400f4e:	b14c      	cbz	r4, 400f64 <udd_ctrl_in_sent+0xf4>
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
  400f50:	4401      	add	r1, r0
  400f52:	460a      	mov	r2, r1
		udd_endpoint_fifo_write(0, *ptr_src++);
  400f54:	4830      	ldr	r0, [pc, #192]	; (401018 <udd_ctrl_in_sent+0x1a8>)
  400f56:	f812 3b01 	ldrb.w	r3, [r2], #1
  400f5a:	6503      	str	r3, [r0, #80]	; 0x50
	for (i = 0; i < nb_remain; i++) {
  400f5c:	1a53      	subs	r3, r2, r1
  400f5e:	b2db      	uxtb	r3, r3
  400f60:	42a3      	cmp	r3, r4
  400f62:	d3f8      	bcc.n	400f56 <udd_ctrl_in_sent+0xe6>
	udd_ctrl_payload_nb_trans += nb_remain;
  400f64:	4b28      	ldr	r3, [pc, #160]	; (401008 <udd_ctrl_in_sent+0x198>)
  400f66:	881a      	ldrh	r2, [r3, #0]
  400f68:	4414      	add	r4, r2
  400f6a:	801c      	strh	r4, [r3, #0]
	udd_set_transmit_ready(0);
  400f6c:	4a2a      	ldr	r2, [pc, #168]	; (401018 <udd_ctrl_in_sent+0x1a8>)
  400f6e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f70:	9303      	str	r3, [sp, #12]
  400f72:	9b03      	ldr	r3, [sp, #12]
  400f74:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  400f78:	9303      	str	r3, [sp, #12]
  400f7a:	9b03      	ldr	r3, [sp, #12]
  400f7c:	f043 0310 	orr.w	r3, r3, #16
  400f80:	9303      	str	r3, [sp, #12]
  400f82:	9b03      	ldr	r3, [sp, #12]
  400f84:	6313      	str	r3, [r2, #48]	; 0x30
  400f86:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f88:	f013 0f10 	tst.w	r3, #16
  400f8c:	d0fb      	beq.n	400f86 <udd_ctrl_in_sent+0x116>
	udd_ack_in_sent(0);
  400f8e:	4a22      	ldr	r2, [pc, #136]	; (401018 <udd_ctrl_in_sent+0x1a8>)
  400f90:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f92:	9304      	str	r3, [sp, #16]
  400f94:	9b04      	ldr	r3, [sp, #16]
  400f96:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  400f9a:	9304      	str	r3, [sp, #16]
  400f9c:	9b04      	ldr	r3, [sp, #16]
  400f9e:	f023 0301 	bic.w	r3, r3, #1
  400fa2:	9304      	str	r3, [sp, #16]
  400fa4:	9b04      	ldr	r3, [sp, #16]
  400fa6:	6313      	str	r3, [r2, #48]	; 0x30
  400fa8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400faa:	f013 0f01 	tst.w	r3, #1
  400fae:	d1fb      	bne.n	400fa8 <udd_ctrl_in_sent+0x138>
	if (cpu_irq_is_enabled_flags(flags))
  400fb0:	2d00      	cmp	r5, #0
  400fb2:	d0a2      	beq.n	400efa <udd_ctrl_in_sent+0x8a>
		cpu_irq_enable();
  400fb4:	2201      	movs	r2, #1
  400fb6:	4b1b      	ldr	r3, [pc, #108]	; (401024 <udd_ctrl_in_sent+0x1b4>)
  400fb8:	701a      	strb	r2, [r3, #0]
  400fba:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400fbe:	b662      	cpsie	i
  400fc0:	e79b      	b.n	400efa <udd_ctrl_in_sent+0x8a>
		b_shortpacket = true;
  400fc2:	2201      	movs	r2, #1
  400fc4:	4b13      	ldr	r3, [pc, #76]	; (401014 <udd_ctrl_in_sent+0x1a4>)
  400fc6:	701a      	strb	r2, [r3, #0]
  400fc8:	e7ab      	b.n	400f22 <udd_ctrl_in_sent+0xb2>
	if (cpu_irq_is_enabled_flags(flags))
  400fca:	b12d      	cbz	r5, 400fd8 <udd_ctrl_in_sent+0x168>
		cpu_irq_enable();
  400fcc:	2201      	movs	r2, #1
  400fce:	4b15      	ldr	r3, [pc, #84]	; (401024 <udd_ctrl_in_sent+0x1b4>)
  400fd0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  400fd2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400fd6:	b662      	cpsie	i
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
  400fd8:	2204      	movs	r2, #4
  400fda:	4b0a      	ldr	r3, [pc, #40]	; (401004 <udd_ctrl_in_sent+0x194>)
  400fdc:	701a      	strb	r2, [r3, #0]
		udd_ack_in_sent(0);
  400fde:	4a0e      	ldr	r2, [pc, #56]	; (401018 <udd_ctrl_in_sent+0x1a8>)
  400fe0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400fe2:	9302      	str	r3, [sp, #8]
  400fe4:	9b02      	ldr	r3, [sp, #8]
  400fe6:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  400fea:	9302      	str	r3, [sp, #8]
  400fec:	9b02      	ldr	r3, [sp, #8]
  400fee:	f023 0301 	bic.w	r3, r3, #1
  400ff2:	9302      	str	r3, [sp, #8]
  400ff4:	9b02      	ldr	r3, [sp, #8]
  400ff6:	6313      	str	r3, [r2, #48]	; 0x30
  400ff8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ffa:	f013 0f01 	tst.w	r3, #1
  400ffe:	d1fb      	bne.n	400ff8 <udd_ctrl_in_sent+0x188>
  401000:	e77b      	b.n	400efa <udd_ctrl_in_sent+0x8a>
  401002:	bf00      	nop
  401004:	200006c2 	.word	0x200006c2
  401008:	200006be 	.word	0x200006be
  40100c:	20000f14 	.word	0x20000f14
  401010:	200006c0 	.word	0x200006c0
  401014:	200006bc 	.word	0x200006bc
  401018:	40034000 	.word	0x40034000
  40101c:	00400e61 	.word	0x00400e61
  401020:	00400dd9 	.word	0x00400dd9
  401024:	200000a0 	.word	0x200000a0

00401028 <udd_ep_finish_job>:
}


static void udd_ep_finish_job(udd_ep_job_t * ptr_job, int status,
		uint8_t ep_num)
{
  401028:	b538      	push	{r3, r4, r5, lr}
	if (ptr_job->busy == false) {
  40102a:	7c43      	ldrb	r3, [r0, #17]
  40102c:	f013 0f10 	tst.w	r3, #16
  401030:	d016      	beq.n	401060 <udd_ep_finish_job+0x38>
  401032:	460d      	mov	r5, r1
		return; // No on-going job
	}
	ptr_job->busy = false;
  401034:	7c43      	ldrb	r3, [r0, #17]
  401036:	f36f 1304 	bfc	r3, #4, #1
  40103a:	7443      	strb	r3, [r0, #17]
	if (NULL == ptr_job->call_trans) {
  40103c:	6804      	ldr	r4, [r0, #0]
  40103e:	b17c      	cbz	r4, 401060 <udd_ep_finish_job+0x38>
		return; // No callback linked to job
	}
	if (Is_udd_endpoint_type_in(ep_num)) {
  401040:	f102 030c 	add.w	r3, r2, #12
  401044:	4907      	ldr	r1, [pc, #28]	; (401064 <udd_ep_finish_job+0x3c>)
  401046:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  40104a:	f413 6f80 	tst.w	r3, #1024	; 0x400
		ep_num |= USB_EP_DIR_IN;
  40104e:	bf18      	it	ne
  401050:	f042 0280 	orrne.w	r2, r2, #128	; 0x80
	}
	ptr_job->call_trans((status == UDD_EP_TRANSFER_ABORT) ?
  401054:	6881      	ldr	r1, [r0, #8]
  401056:	2d01      	cmp	r5, #1
  401058:	bf14      	ite	ne
  40105a:	2000      	movne	r0, #0
  40105c:	2001      	moveq	r0, #1
  40105e:	47a0      	blx	r4
  401060:	bd38      	pop	{r3, r4, r5, pc}
  401062:	bf00      	nop
  401064:	40034000 	.word	0x40034000

00401068 <udd_ep_ack_out_received>:
		UDD_EP_TRANSFER_ABORT : UDD_EP_TRANSFER_OK, ptr_job->buf_size, ep_num);
}


static void udd_ep_ack_out_received(udd_ep_id_t ep)
{
  401068:	b430      	push	{r4, r5}
  40106a:	b082      	sub	sp, #8
	bool bank0_received, bank1_received;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
  40106c:	1e41      	subs	r1, r0, #1
  40106e:	0083      	lsls	r3, r0, #2
  401070:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
  401074:	f503 3340 	add.w	r3, r3, #196608	; 0x30000

	bank0_received = Is_udd_bank0_received(ep);
  401078:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	bank1_received = Is_udd_bank1_received(ep);
  40107a:	6b1c      	ldr	r4, [r3, #48]	; 0x30

	if (bank0_received && bank1_received) {
  40107c:	f012 0f02 	tst.w	r2, #2
  401080:	d032      	beq.n	4010e8 <udd_ep_ack_out_received+0x80>
  401082:	f014 0f40 	tst.w	r4, #64	; 0x40
  401086:	d108      	bne.n	40109a <udd_ep_ack_out_received+0x32>
		// The only way is to use ptr_job->bank
	} else if (bank0_received) {
		// Must be bank0
		ptr_job->bank = 0;
  401088:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40108c:	4c2a      	ldr	r4, [pc, #168]	; (401138 <udd_ep_ack_out_received+0xd0>)
  40108e:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  401092:	7c54      	ldrb	r4, [r2, #17]
  401094:	f36f 0483 	bfc	r4, #2, #2
  401098:	7454      	strb	r4, [r2, #17]
	} else {
		// Must be bank1
		ptr_job->bank = 1;
	}
	if (ptr_job->bank == 0) {
  40109a:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40109e:	4c26      	ldr	r4, [pc, #152]	; (401138 <udd_ep_ack_out_received+0xd0>)
  4010a0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  4010a4:	7c52      	ldrb	r2, [r2, #17]
  4010a6:	f012 0f0c 	tst.w	r2, #12
  4010aa:	d128      	bne.n	4010fe <udd_ep_ack_out_received+0x96>
		udd_ack_bank0_received(ep);
  4010ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4010ae:	9200      	str	r2, [sp, #0]
  4010b0:	9a00      	ldr	r2, [sp, #0]
  4010b2:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  4010b6:	9200      	str	r2, [sp, #0]
  4010b8:	9a00      	ldr	r2, [sp, #0]
  4010ba:	f022 0202 	bic.w	r2, r2, #2
  4010be:	9200      	str	r2, [sp, #0]
  4010c0:	9a00      	ldr	r2, [sp, #0]
  4010c2:	631a      	str	r2, [r3, #48]	; 0x30
  4010c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4010c6:	f012 0f02 	tst.w	r2, #2
  4010ca:	d1fb      	bne.n	4010c4 <udd_ep_ack_out_received+0x5c>
		if (udd_get_endpoint_bank_max_nbr(ep) > 1) {
  4010cc:	b380      	cbz	r0, 401130 <udd_ep_ack_out_received+0xc8>
  4010ce:	2803      	cmp	r0, #3
  4010d0:	d02e      	beq.n	401130 <udd_ep_ack_out_received+0xc8>
			ptr_job->bank = 1;
  4010d2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4010d6:	4b18      	ldr	r3, [pc, #96]	; (401138 <udd_ep_ack_out_received+0xd0>)
  4010d8:	eb03 0381 	add.w	r3, r3, r1, lsl #2
  4010dc:	7c5a      	ldrb	r2, [r3, #17]
  4010de:	2101      	movs	r1, #1
  4010e0:	f361 0283 	bfi	r2, r1, #2, #2
  4010e4:	745a      	strb	r2, [r3, #17]
  4010e6:	e023      	b.n	401130 <udd_ep_ack_out_received+0xc8>
		ptr_job->bank = 1;
  4010e8:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4010ec:	4c12      	ldr	r4, [pc, #72]	; (401138 <udd_ep_ack_out_received+0xd0>)
  4010ee:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  4010f2:	7c54      	ldrb	r4, [r2, #17]
  4010f4:	2501      	movs	r5, #1
  4010f6:	f365 0483 	bfi	r4, r5, #2, #2
  4010fa:	7454      	strb	r4, [r2, #17]
  4010fc:	e7cd      	b.n	40109a <udd_ep_ack_out_received+0x32>
		}
	} else {
		udd_ack_bank1_received(ep);
  4010fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401100:	9201      	str	r2, [sp, #4]
  401102:	9a01      	ldr	r2, [sp, #4]
  401104:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  401108:	9201      	str	r2, [sp, #4]
  40110a:	9a01      	ldr	r2, [sp, #4]
  40110c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
  401110:	9201      	str	r2, [sp, #4]
  401112:	9a01      	ldr	r2, [sp, #4]
  401114:	631a      	str	r2, [r3, #48]	; 0x30
  401116:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401118:	f012 0f40 	tst.w	r2, #64	; 0x40
  40111c:	d1fb      	bne.n	401116 <udd_ep_ack_out_received+0xae>
		ptr_job->bank = 0;
  40111e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  401122:	4b05      	ldr	r3, [pc, #20]	; (401138 <udd_ep_ack_out_received+0xd0>)
  401124:	eb03 0181 	add.w	r1, r3, r1, lsl #2
  401128:	7c4b      	ldrb	r3, [r1, #17]
  40112a:	f36f 0383 	bfc	r3, #2, #2
  40112e:	744b      	strb	r3, [r1, #17]
	}
}
  401130:	b002      	add	sp, #8
  401132:	bc30      	pop	{r4, r5}
  401134:	4770      	bx	lr
  401136:	bf00      	nop
  401138:	200006c4 	.word	0x200006c4

0040113c <udd_ep_in_sent>:
	return is_short_pkt;
}


static bool udd_ep_in_sent(udd_ep_id_t ep, bool b_tx)
{
  40113c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401140:	b083      	sub	sp, #12
  401142:	4688      	mov	r8, r1
	bool b_shortpacket;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep - 1];
  401144:	4681      	mov	r9, r0
  401146:	1e46      	subs	r6, r0, #1

	// All banks are full
	if (ptr_job->bank >= udd_get_endpoint_bank_max_nbr(ep)) {
  401148:	eb06 0286 	add.w	r2, r6, r6, lsl #2
  40114c:	4b66      	ldr	r3, [pc, #408]	; (4012e8 <udd_ep_in_sent+0x1ac>)
  40114e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  401152:	f893 c011 	ldrb.w	ip, [r3, #17]
  401156:	f3cc 0c81 	ubfx	ip, ip, #2, #2
  40115a:	2800      	cmp	r0, #0
  40115c:	f000 80b7 	beq.w	4012ce <udd_ep_in_sent+0x192>
  401160:	2803      	cmp	r0, #3
  401162:	bf0c      	ite	eq
  401164:	2301      	moveq	r3, #1
  401166:	2302      	movne	r3, #2
  401168:	4563      	cmp	r3, ip
  40116a:	f340 80b2 	ble.w	4012d2 <udd_ep_in_sent+0x196>
		return true; // Data pending
	}

	// No more data in buffer
	if (ptr_job->buf_cnt >= ptr_job->buf_size && !ptr_job->b_shortpacket) {
  40116e:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  401172:	4a5d      	ldr	r2, [pc, #372]	; (4012e8 <udd_ep_in_sent+0x1ac>)
  401174:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  401178:	68da      	ldr	r2, [r3, #12]
  40117a:	689b      	ldr	r3, [r3, #8]
  40117c:	429a      	cmp	r2, r3
  40117e:	d309      	bcc.n	401194 <udd_ep_in_sent+0x58>
  401180:	eb06 0186 	add.w	r1, r6, r6, lsl #2
  401184:	4c58      	ldr	r4, [pc, #352]	; (4012e8 <udd_ep_in_sent+0x1ac>)
  401186:	eb04 0181 	add.w	r1, r4, r1, lsl #2
  40118a:	7c49      	ldrb	r1, [r1, #17]
  40118c:	f011 0f40 	tst.w	r1, #64	; 0x40
  401190:	f000 80a3 	beq.w	4012da <udd_ep_in_sent+0x19e>
	uint8_t *ptr_src = &ptr_job->buf[ptr_job->buf_cnt];
  401194:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  401198:	4953      	ldr	r1, [pc, #332]	; (4012e8 <udd_ep_in_sent+0x1ac>)
  40119a:	eb01 0585 	add.w	r5, r1, r5, lsl #2
  40119e:	686c      	ldr	r4, [r5, #4]
  4011a0:	4414      	add	r4, r2
	uint32_t nb_remain = ptr_job->buf_size - ptr_job->buf_cnt;
  4011a2:	1a99      	subs	r1, r3, r2
	uint32_t pkt_size = ptr_job->size;
  4011a4:	8a2b      	ldrh	r3, [r5, #16]
  4011a6:	f3c3 0709 	ubfx	r7, r3, #0, #10
	if (nb_remain < pkt_size) {
  4011aa:	42b9      	cmp	r1, r7
		pkt_size = nb_remain;
  4011ac:	bf3a      	itte	cc
  4011ae:	460f      	movcc	r7, r1
		is_short_pkt = true;
  4011b0:	f04f 0e01 	movcc.w	lr, #1
	bool is_short_pkt = false;
  4011b4:	f04f 0e00 	movcs.w	lr, #0
	ptr_job->buf_cnt += pkt_size;
  4011b8:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  4011bc:	494a      	ldr	r1, [pc, #296]	; (4012e8 <udd_ep_in_sent+0x1ac>)
  4011be:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  4011c2:	443a      	add	r2, r7
  4011c4:	60da      	str	r2, [r3, #12]
	for (; pkt_size >= 8; pkt_size -= 8) {
  4011c6:	2f07      	cmp	r7, #7
  4011c8:	d92b      	bls.n	401222 <udd_ep_in_sent+0xe6>
  4011ca:	f104 0308 	add.w	r3, r4, #8
  4011ce:	463d      	mov	r5, r7
  4011d0:	0082      	lsls	r2, r0, #2
  4011d2:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
  4011d6:	f502 3240 	add.w	r2, r2, #196608	; 0x30000
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4011da:	f813 1c08 	ldrb.w	r1, [r3, #-8]
  4011de:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4011e0:	f813 1c07 	ldrb.w	r1, [r3, #-7]
  4011e4:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4011e6:	f813 1c06 	ldrb.w	r1, [r3, #-6]
  4011ea:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4011ec:	f813 1c05 	ldrb.w	r1, [r3, #-5]
  4011f0:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4011f2:	f813 1c04 	ldrb.w	r1, [r3, #-4]
  4011f6:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4011f8:	f813 1c03 	ldrb.w	r1, [r3, #-3]
  4011fc:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  4011fe:	f813 1c02 	ldrb.w	r1, [r3, #-2]
  401202:	6511      	str	r1, [r2, #80]	; 0x50
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401204:	f813 1c01 	ldrb.w	r1, [r3, #-1]
  401208:	6511      	str	r1, [r2, #80]	; 0x50
	for (; pkt_size >= 8; pkt_size -= 8) {
  40120a:	3d08      	subs	r5, #8
  40120c:	3308      	adds	r3, #8
  40120e:	2d07      	cmp	r5, #7
  401210:	d8e3      	bhi.n	4011da <udd_ep_in_sent+0x9e>
  401212:	f1a7 0308 	sub.w	r3, r7, #8
  401216:	f023 0307 	bic.w	r3, r3, #7
  40121a:	3308      	adds	r3, #8
  40121c:	441c      	add	r4, r3
  40121e:	f007 0707 	and.w	r7, r7, #7
	for (; pkt_size; pkt_size--) {
  401222:	b14f      	cbz	r7, 401238 <udd_ep_in_sent+0xfc>
  401224:	19e3      	adds	r3, r4, r7
		udd_endpoint_fifo_write(ep, *ptr_src++);
  401226:	4931      	ldr	r1, [pc, #196]	; (4012ec <udd_ep_in_sent+0x1b0>)
  401228:	f109 0914 	add.w	r9, r9, #20
  40122c:	f814 2b01 	ldrb.w	r2, [r4], #1
  401230:	f841 2029 	str.w	r2, [r1, r9, lsl #2]
	for (; pkt_size; pkt_size--) {
  401234:	429c      	cmp	r4, r3
  401236:	d1f9      	bne.n	40122c <udd_ep_in_sent+0xf0>
	ptr_job->bank++;
  401238:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  40123c:	4a2a      	ldr	r2, [pc, #168]	; (4012e8 <udd_ep_in_sent+0x1ac>)
  40123e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  401242:	f10c 0c01 	add.w	ip, ip, #1
  401246:	7c5a      	ldrb	r2, [r3, #17]
  401248:	f36c 0283 	bfi	r2, ip, #2, #2
  40124c:	745a      	strb	r2, [r3, #17]

	// Fill FIFO
	b_shortpacket = udd_ep_write_fifo(ep);

	// Data is ready to send
	if (b_tx) {
  40124e:	f1b8 0f00 	cmp.w	r8, #0
  401252:	d014      	beq.n	40127e <udd_ep_in_sent+0x142>
  401254:	0080      	lsls	r0, r0, #2
  401256:	f100 2040 	add.w	r0, r0, #1073758208	; 0x40004000
  40125a:	f500 3040 	add.w	r0, r0, #196608	; 0x30000
		udd_set_transmit_ready(ep);
  40125e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401260:	9301      	str	r3, [sp, #4]
  401262:	9b01      	ldr	r3, [sp, #4]
  401264:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401268:	9301      	str	r3, [sp, #4]
  40126a:	9b01      	ldr	r3, [sp, #4]
  40126c:	f043 0310 	orr.w	r3, r3, #16
  401270:	9301      	str	r3, [sp, #4]
  401272:	9b01      	ldr	r3, [sp, #4]
  401274:	6303      	str	r3, [r0, #48]	; 0x30
  401276:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401278:	f013 0f10 	tst.w	r3, #16
  40127c:	d0fb      	beq.n	401276 <udd_ep_in_sent+0x13a>
	}
	// Short PKT? no need to send it again.
	if (b_shortpacket) {
  40127e:	f1be 0f00 	cmp.w	lr, #0
  401282:	d008      	beq.n	401296 <udd_ep_in_sent+0x15a>
		ptr_job->b_shortpacket = false;
  401284:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  401288:	4a17      	ldr	r2, [pc, #92]	; (4012e8 <udd_ep_in_sent+0x1ac>)
  40128a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  40128e:	7c5a      	ldrb	r2, [r3, #17]
  401290:	f36f 1286 	bfc	r2, #6, #1
  401294:	745a      	strb	r2, [r3, #17]
	}
	// All transfer done, including ZLP, Finish Job
	if ((ptr_job->buf_cnt >= ptr_job->buf_size)
  401296:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  40129a:	4a13      	ldr	r2, [pc, #76]	; (4012e8 <udd_ep_in_sent+0x1ac>)
  40129c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4012a0:	68da      	ldr	r2, [r3, #12]
  4012a2:	689b      	ldr	r3, [r3, #8]
  4012a4:	429a      	cmp	r2, r3
  4012a6:	d31a      	bcc.n	4012de <udd_ep_in_sent+0x1a2>
			&& (!ptr_job->b_shortpacket)) {
  4012a8:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  4012ac:	4a0e      	ldr	r2, [pc, #56]	; (4012e8 <udd_ep_in_sent+0x1ac>)
  4012ae:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4012b2:	7c5b      	ldrb	r3, [r3, #17]
  4012b4:	f013 0f40 	tst.w	r3, #64	; 0x40
  4012b8:	d113      	bne.n	4012e2 <udd_ep_in_sent+0x1a6>
		ptr_job->b_buf_end = true;
  4012ba:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4012be:	eb02 0686 	add.w	r6, r2, r6, lsl #2
  4012c2:	7c73      	ldrb	r3, [r6, #17]
  4012c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4012c8:	7473      	strb	r3, [r6, #17]
		return false;
  4012ca:	2000      	movs	r0, #0
  4012cc:	e002      	b.n	4012d4 <udd_ep_in_sent+0x198>
	if (ptr_job->bank >= udd_get_endpoint_bank_max_nbr(ep)) {
  4012ce:	2301      	movs	r3, #1
  4012d0:	e74a      	b.n	401168 <udd_ep_in_sent+0x2c>
		return true; // Data pending
  4012d2:	2001      	movs	r0, #1
	}
	return true; // Pending
}
  4012d4:	b003      	add	sp, #12
  4012d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return false;
  4012da:	2000      	movs	r0, #0
  4012dc:	e7fa      	b.n	4012d4 <udd_ep_in_sent+0x198>
	return true; // Pending
  4012de:	2001      	movs	r0, #1
  4012e0:	e7f8      	b.n	4012d4 <udd_ep_in_sent+0x198>
  4012e2:	2001      	movs	r0, #1
  4012e4:	e7f6      	b.n	4012d4 <udd_ep_in_sent+0x198>
  4012e6:	bf00      	nop
  4012e8:	200006c4 	.word	0x200006c4
  4012ec:	40034000 	.word	0x40034000

004012f0 <UDP_Handler>:
{
  4012f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4012f4:	b09b      	sub	sp, #108	; 0x6c
	if (!pmc_is_wakeup_clocks_restored() && !Is_udd_suspend()) {
  4012f6:	4b86      	ldr	r3, [pc, #536]	; (401510 <UDP_Handler+0x220>)
  4012f8:	4798      	blx	r3
  4012fa:	b920      	cbnz	r0, 401306 <UDP_Handler+0x16>
  4012fc:	4b85      	ldr	r3, [pc, #532]	; (401514 <UDP_Handler+0x224>)
  4012fe:	69db      	ldr	r3, [r3, #28]
  401300:	f413 7f80 	tst.w	r3, #256	; 0x100
  401304:	d03b      	beq.n	40137e <UDP_Handler+0x8e>
	udd_enable_periph_ck();
  401306:	2022      	movs	r0, #34	; 0x22
  401308:	4b83      	ldr	r3, [pc, #524]	; (401518 <UDP_Handler+0x228>)
  40130a:	4798      	blx	r3
	if (Is_udd_sof_interrupt_enabled() && Is_udd_sof()) {
  40130c:	4b81      	ldr	r3, [pc, #516]	; (401514 <UDP_Handler+0x224>)
  40130e:	699b      	ldr	r3, [r3, #24]
  401310:	f413 6f00 	tst.w	r3, #2048	; 0x800
  401314:	d004      	beq.n	401320 <UDP_Handler+0x30>
  401316:	4b7f      	ldr	r3, [pc, #508]	; (401514 <UDP_Handler+0x224>)
  401318:	69db      	ldr	r3, [r3, #28]
  40131a:	f413 6f00 	tst.w	r3, #2048	; 0x800
  40131e:	d137      	bne.n	401390 <UDP_Handler+0xa0>
	if (!Is_udd_endpoint_interrupt(0))
  401320:	4b7c      	ldr	r3, [pc, #496]	; (401514 <UDP_Handler+0x224>)
  401322:	69db      	ldr	r3, [r3, #28]
  401324:	f013 0f01 	tst.w	r3, #1
  401328:	f000 81b6 	beq.w	401698 <UDP_Handler+0x3a8>
	if (Is_udd_setup_received(0)) {
  40132c:	4b79      	ldr	r3, [pc, #484]	; (401514 <UDP_Handler+0x224>)
  40132e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401330:	f013 0f04 	tst.w	r3, #4
  401334:	d133      	bne.n	40139e <UDP_Handler+0xae>
	if (Is_udd_in_sent(0)) {
  401336:	4b77      	ldr	r3, [pc, #476]	; (401514 <UDP_Handler+0x224>)
  401338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40133a:	f013 0f01 	tst.w	r3, #1
  40133e:	f040 80c3 	bne.w	4014c8 <UDP_Handler+0x1d8>
	if (Is_udd_bank0_received(0)) {
  401342:	4b74      	ldr	r3, [pc, #464]	; (401514 <UDP_Handler+0x224>)
  401344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401346:	f013 0f02 	tst.w	r3, #2
  40134a:	f040 80c0 	bne.w	4014ce <UDP_Handler+0x1de>
	if (Is_udd_stall(0)) {
  40134e:	4b71      	ldr	r3, [pc, #452]	; (401514 <UDP_Handler+0x224>)
  401350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401352:	f013 0f08 	tst.w	r3, #8
  401356:	f000 819f 	beq.w	401698 <UDP_Handler+0x3a8>
		udd_ack_stall(0);
  40135a:	4a6e      	ldr	r2, [pc, #440]	; (401514 <UDP_Handler+0x224>)
  40135c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40135e:	9300      	str	r3, [sp, #0]
  401360:	9b00      	ldr	r3, [sp, #0]
  401362:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401366:	9300      	str	r3, [sp, #0]
  401368:	9b00      	ldr	r3, [sp, #0]
  40136a:	f023 0308 	bic.w	r3, r3, #8
  40136e:	9300      	str	r3, [sp, #0]
  401370:	9b00      	ldr	r3, [sp, #0]
  401372:	6313      	str	r3, [r2, #48]	; 0x30
  401374:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401376:	f013 0f08 	tst.w	r3, #8
  40137a:	d1fb      	bne.n	401374 <UDP_Handler+0x84>
  40137c:	e005      	b.n	40138a <UDP_Handler+0x9a>
  __ASM volatile ("cpsid i" : : : "memory");
  40137e:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  401380:	f3bf 8f5f 	dmb	sy
		cpu_irq_disable();
  401384:	2200      	movs	r2, #0
  401386:	4b65      	ldr	r3, [pc, #404]	; (40151c <UDP_Handler+0x22c>)
  401388:	701a      	strb	r2, [r3, #0]
}
  40138a:	b01b      	add	sp, #108	; 0x6c
  40138c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		udd_ack_sof();
  401390:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401394:	4b5f      	ldr	r3, [pc, #380]	; (401514 <UDP_Handler+0x224>)
  401396:	621a      	str	r2, [r3, #32]
		udc_sof_notify();
  401398:	4b61      	ldr	r3, [pc, #388]	; (401520 <UDP_Handler+0x230>)
  40139a:	4798      	blx	r3
		goto udd_interrupt_sof_end;
  40139c:	e7f5      	b.n	40138a <UDP_Handler+0x9a>
	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
  40139e:	4b61      	ldr	r3, [pc, #388]	; (401524 <UDP_Handler+0x234>)
  4013a0:	781b      	ldrb	r3, [r3, #0]
  4013a2:	b9cb      	cbnz	r3, 4013d8 <UDP_Handler+0xe8>
	if (8 != udd_byte_count(0)) {
  4013a4:	4b5b      	ldr	r3, [pc, #364]	; (401514 <UDP_Handler+0x224>)
  4013a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013a8:	f3c3 430a 	ubfx	r3, r3, #16, #11
  4013ac:	2b08      	cmp	r3, #8
  4013ae:	d018      	beq.n	4013e2 <UDP_Handler+0xf2>
		udd_ack_setup_received(0);
  4013b0:	4a58      	ldr	r2, [pc, #352]	; (401514 <UDP_Handler+0x224>)
  4013b2:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4013b4:	9301      	str	r3, [sp, #4]
  4013b6:	9b01      	ldr	r3, [sp, #4]
  4013b8:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4013bc:	9301      	str	r3, [sp, #4]
  4013be:	9b01      	ldr	r3, [sp, #4]
  4013c0:	f023 0304 	bic.w	r3, r3, #4
  4013c4:	9301      	str	r3, [sp, #4]
  4013c6:	9b01      	ldr	r3, [sp, #4]
  4013c8:	6313      	str	r3, [r2, #48]	; 0x30
  4013ca:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4013cc:	f013 0f04 	tst.w	r3, #4
  4013d0:	d1fb      	bne.n	4013ca <UDP_Handler+0xda>
		udd_ctrl_stall_data();
  4013d2:	4b55      	ldr	r3, [pc, #340]	; (401528 <UDP_Handler+0x238>)
  4013d4:	4798      	blx	r3
  4013d6:	e7d8      	b.n	40138a <UDP_Handler+0x9a>
		udd_ctrl_endofrequest();
  4013d8:	4b54      	ldr	r3, [pc, #336]	; (40152c <UDP_Handler+0x23c>)
  4013da:	4798      	blx	r3
		udd_ctrl_init();
  4013dc:	4b54      	ldr	r3, [pc, #336]	; (401530 <UDP_Handler+0x240>)
  4013de:	4798      	blx	r3
  4013e0:	e7e0      	b.n	4013a4 <UDP_Handler+0xb4>
  4013e2:	4b54      	ldr	r3, [pc, #336]	; (401534 <UDP_Handler+0x244>)
  4013e4:	f103 0008 	add.w	r0, r3, #8
			udd_endpoint_fifo_read(0);
  4013e8:	494a      	ldr	r1, [pc, #296]	; (401514 <UDP_Handler+0x224>)
  4013ea:	6d0a      	ldr	r2, [r1, #80]	; 0x50
		((uint8_t *) & udd_g_ctrlreq.req)[i] =
  4013ec:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (i = 0; i < 8; i++) {
  4013f0:	4283      	cmp	r3, r0
  4013f2:	d1fa      	bne.n	4013ea <UDP_Handler+0xfa>
	if (udc_process_setup() == false) {
  4013f4:	4b50      	ldr	r3, [pc, #320]	; (401538 <UDP_Handler+0x248>)
  4013f6:	4798      	blx	r3
  4013f8:	b998      	cbnz	r0, 401422 <UDP_Handler+0x132>
		udd_ack_setup_received(0);
  4013fa:	4a46      	ldr	r2, [pc, #280]	; (401514 <UDP_Handler+0x224>)
  4013fc:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4013fe:	9302      	str	r3, [sp, #8]
  401400:	9b02      	ldr	r3, [sp, #8]
  401402:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401406:	9302      	str	r3, [sp, #8]
  401408:	9b02      	ldr	r3, [sp, #8]
  40140a:	f023 0304 	bic.w	r3, r3, #4
  40140e:	9302      	str	r3, [sp, #8]
  401410:	9b02      	ldr	r3, [sp, #8]
  401412:	6313      	str	r3, [r2, #48]	; 0x30
  401414:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401416:	f013 0f04 	tst.w	r3, #4
  40141a:	d1fb      	bne.n	401414 <UDP_Handler+0x124>
		udd_ctrl_stall_data();
  40141c:	4b42      	ldr	r3, [pc, #264]	; (401528 <UDP_Handler+0x238>)
  40141e:	4798      	blx	r3
  401420:	e7b3      	b.n	40138a <UDP_Handler+0x9a>
	if (Udd_setup_is_in()) {
  401422:	4b46      	ldr	r3, [pc, #280]	; (40153c <UDP_Handler+0x24c>)
  401424:	f993 3000 	ldrsb.w	r3, [r3]
  401428:	2b00      	cmp	r3, #0
  40142a:	db1d      	blt.n	401468 <UDP_Handler+0x178>
		udd_ack_setup_received(0);
  40142c:	4a39      	ldr	r2, [pc, #228]	; (401514 <UDP_Handler+0x224>)
  40142e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401430:	9305      	str	r3, [sp, #20]
  401432:	9b05      	ldr	r3, [sp, #20]
  401434:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401438:	9305      	str	r3, [sp, #20]
  40143a:	9b05      	ldr	r3, [sp, #20]
  40143c:	f023 0304 	bic.w	r3, r3, #4
  401440:	9305      	str	r3, [sp, #20]
  401442:	9b05      	ldr	r3, [sp, #20]
  401444:	6313      	str	r3, [r2, #48]	; 0x30
  401446:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401448:	f013 0f04 	tst.w	r3, #4
  40144c:	d1fb      	bne.n	401446 <UDP_Handler+0x156>
		if (0 == udd_g_ctrlreq.req.wLength) {
  40144e:	4b3b      	ldr	r3, [pc, #236]	; (40153c <UDP_Handler+0x24c>)
  401450:	88db      	ldrh	r3, [r3, #6]
  401452:	2b00      	cmp	r3, #0
  401454:	d035      	beq.n	4014c2 <UDP_Handler+0x1d2>
		udd_ctrl_prev_payload_nb_trans = 0;
  401456:	2300      	movs	r3, #0
  401458:	4a39      	ldr	r2, [pc, #228]	; (401540 <UDP_Handler+0x250>)
  40145a:	8013      	strh	r3, [r2, #0]
		udd_ctrl_payload_nb_trans = 0;
  40145c:	4a39      	ldr	r2, [pc, #228]	; (401544 <UDP_Handler+0x254>)
  40145e:	8013      	strh	r3, [r2, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
  401460:	2201      	movs	r2, #1
  401462:	4b30      	ldr	r3, [pc, #192]	; (401524 <UDP_Handler+0x234>)
  401464:	701a      	strb	r2, [r3, #0]
  401466:	e790      	b.n	40138a <UDP_Handler+0x9a>
		udd_set_endpoint_direction_in(0);
  401468:	4a2a      	ldr	r2, [pc, #168]	; (401514 <UDP_Handler+0x224>)
  40146a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40146c:	9303      	str	r3, [sp, #12]
  40146e:	9b03      	ldr	r3, [sp, #12]
  401470:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401474:	9303      	str	r3, [sp, #12]
  401476:	9b03      	ldr	r3, [sp, #12]
  401478:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40147c:	9303      	str	r3, [sp, #12]
  40147e:	9b03      	ldr	r3, [sp, #12]
  401480:	6313      	str	r3, [r2, #48]	; 0x30
  401482:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401484:	f013 0f80 	tst.w	r3, #128	; 0x80
  401488:	d0fb      	beq.n	401482 <UDP_Handler+0x192>
		udd_ack_setup_received(0);
  40148a:	4a22      	ldr	r2, [pc, #136]	; (401514 <UDP_Handler+0x224>)
  40148c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40148e:	9304      	str	r3, [sp, #16]
  401490:	9b04      	ldr	r3, [sp, #16]
  401492:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401496:	9304      	str	r3, [sp, #16]
  401498:	9b04      	ldr	r3, [sp, #16]
  40149a:	f023 0304 	bic.w	r3, r3, #4
  40149e:	9304      	str	r3, [sp, #16]
  4014a0:	9b04      	ldr	r3, [sp, #16]
  4014a2:	6313      	str	r3, [r2, #48]	; 0x30
  4014a4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4014a6:	f013 0f04 	tst.w	r3, #4
  4014aa:	d1fb      	bne.n	4014a4 <UDP_Handler+0x1b4>
		udd_ctrl_prev_payload_nb_trans = 0;
  4014ac:	2300      	movs	r3, #0
  4014ae:	4a24      	ldr	r2, [pc, #144]	; (401540 <UDP_Handler+0x250>)
  4014b0:	8013      	strh	r3, [r2, #0]
		udd_ctrl_payload_nb_trans = 0;
  4014b2:	4a24      	ldr	r2, [pc, #144]	; (401544 <UDP_Handler+0x254>)
  4014b4:	8013      	strh	r3, [r2, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
  4014b6:	2202      	movs	r2, #2
  4014b8:	4b1a      	ldr	r3, [pc, #104]	; (401524 <UDP_Handler+0x234>)
  4014ba:	701a      	strb	r2, [r3, #0]
		udd_ctrl_in_sent(); // Send first data transfer
  4014bc:	4b22      	ldr	r3, [pc, #136]	; (401548 <UDP_Handler+0x258>)
  4014be:	4798      	blx	r3
  4014c0:	e763      	b.n	40138a <UDP_Handler+0x9a>
			udd_ctrl_send_zlp_in();
  4014c2:	4b22      	ldr	r3, [pc, #136]	; (40154c <UDP_Handler+0x25c>)
  4014c4:	4798      	blx	r3
  4014c6:	e760      	b.n	40138a <UDP_Handler+0x9a>
		udd_ctrl_in_sent();
  4014c8:	4b1f      	ldr	r3, [pc, #124]	; (401548 <UDP_Handler+0x258>)
  4014ca:	4798      	blx	r3
  4014cc:	e75d      	b.n	40138a <UDP_Handler+0x9a>
	if (UDD_EPCTRL_DATA_OUT != udd_ep_control_state) {
  4014ce:	4b15      	ldr	r3, [pc, #84]	; (401524 <UDP_Handler+0x234>)
  4014d0:	781b      	ldrb	r3, [r3, #0]
  4014d2:	2b01      	cmp	r3, #1
  4014d4:	d03c      	beq.n	401550 <UDP_Handler+0x260>
		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state)
  4014d6:	2b02      	cmp	r3, #2
  4014d8:	d004      	beq.n	4014e4 <UDP_Handler+0x1f4>
				|| (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP ==
  4014da:	2b04      	cmp	r3, #4
  4014dc:	d002      	beq.n	4014e4 <UDP_Handler+0x1f4>
			udd_ctrl_stall_data();
  4014de:	4b12      	ldr	r3, [pc, #72]	; (401528 <UDP_Handler+0x238>)
  4014e0:	4798      	blx	r3
  4014e2:	e001      	b.n	4014e8 <UDP_Handler+0x1f8>
			udd_ctrl_endofrequest();
  4014e4:	4b11      	ldr	r3, [pc, #68]	; (40152c <UDP_Handler+0x23c>)
  4014e6:	4798      	blx	r3
		udd_ack_bank0_received(0);
  4014e8:	4a0a      	ldr	r2, [pc, #40]	; (401514 <UDP_Handler+0x224>)
  4014ea:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4014ec:	9306      	str	r3, [sp, #24]
  4014ee:	9b06      	ldr	r3, [sp, #24]
  4014f0:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4014f4:	9306      	str	r3, [sp, #24]
  4014f6:	9b06      	ldr	r3, [sp, #24]
  4014f8:	f023 0302 	bic.w	r3, r3, #2
  4014fc:	9306      	str	r3, [sp, #24]
  4014fe:	9b06      	ldr	r3, [sp, #24]
  401500:	6313      	str	r3, [r2, #48]	; 0x30
  401502:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401504:	f013 0f02 	tst.w	r3, #2
  401508:	d1fb      	bne.n	401502 <UDP_Handler+0x212>
		udd_ctrl_init();
  40150a:	4b09      	ldr	r3, [pc, #36]	; (401530 <UDP_Handler+0x240>)
  40150c:	4798      	blx	r3
  40150e:	e73c      	b.n	40138a <UDP_Handler+0x9a>
  401510:	00402749 	.word	0x00402749
  401514:	40034000 	.word	0x40034000
  401518:	0040266d 	.word	0x0040266d
  40151c:	200000a0 	.word	0x200000a0
  401520:	004007d1 	.word	0x004007d1
  401524:	200006c2 	.word	0x200006c2
  401528:	00400df1 	.word	0x00400df1
  40152c:	00400e61 	.word	0x00400e61
  401530:	00400dd9 	.word	0x00400dd9
  401534:	20000f13 	.word	0x20000f13
  401538:	00400811 	.word	0x00400811
  40153c:	20000f14 	.word	0x20000f14
  401540:	200006c0 	.word	0x200006c0
  401544:	200006be 	.word	0x200006be
  401548:	00400e71 	.word	0x00400e71
  40154c:	00400e29 	.word	0x00400e29
	nb_data = udd_byte_count(0);
  401550:	4b93      	ldr	r3, [pc, #588]	; (4017a0 <UDP_Handler+0x4b0>)
  401552:	6b19      	ldr	r1, [r3, #48]	; 0x30
  401554:	f3c1 410a 	ubfx	r1, r1, #16, #11
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
  401558:	4b92      	ldr	r3, [pc, #584]	; (4017a4 <UDP_Handler+0x4b4>)
  40155a:	899b      	ldrh	r3, [r3, #12]
  40155c:	4a92      	ldr	r2, [pc, #584]	; (4017a8 <UDP_Handler+0x4b8>)
  40155e:	8815      	ldrh	r5, [r2, #0]
  401560:	186a      	adds	r2, r5, r1
  401562:	4293      	cmp	r3, r2
		nb_data = udd_g_ctrlreq.payload_size -
  401564:	bfbc      	itt	lt
  401566:	1b5b      	sublt	r3, r3, r5
  401568:	b299      	uxthlt	r1, r3
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
  40156a:	4b8e      	ldr	r3, [pc, #568]	; (4017a4 <UDP_Handler+0x4b4>)
  40156c:	6898      	ldr	r0, [r3, #8]
  40156e:	4428      	add	r0, r5
	for (i = 0; i < nb_data; i++) {
  401570:	b171      	cbz	r1, 401590 <UDP_Handler+0x2a0>
  401572:	4602      	mov	r2, r0
		*ptr_dest++ = udd_endpoint_fifo_read(0);
  401574:	4c8a      	ldr	r4, [pc, #552]	; (4017a0 <UDP_Handler+0x4b0>)
  401576:	6d23      	ldr	r3, [r4, #80]	; 0x50
  401578:	f802 3b01 	strb.w	r3, [r2], #1
	for (i = 0; i < nb_data; i++) {
  40157c:	1a13      	subs	r3, r2, r0
  40157e:	b2db      	uxtb	r3, r3
  401580:	428b      	cmp	r3, r1
  401582:	d3f8      	bcc.n	401576 <UDP_Handler+0x286>
	udd_ctrl_payload_nb_trans += nb_data;
  401584:	440d      	add	r5, r1
  401586:	b2ad      	uxth	r5, r5
  401588:	4b87      	ldr	r3, [pc, #540]	; (4017a8 <UDP_Handler+0x4b8>)
  40158a:	801d      	strh	r5, [r3, #0]
	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
  40158c:	2940      	cmp	r1, #64	; 0x40
  40158e:	d01a      	beq.n	4015c6 <UDP_Handler+0x2d6>
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
  401590:	4b84      	ldr	r3, [pc, #528]	; (4017a4 <UDP_Handler+0x4b4>)
  401592:	819d      	strh	r5, [r3, #12]
		if (NULL != udd_g_ctrlreq.over_under_run) {
  401594:	695b      	ldr	r3, [r3, #20]
  401596:	b113      	cbz	r3, 40159e <UDP_Handler+0x2ae>
			if (!udd_g_ctrlreq.over_under_run()) {
  401598:	4798      	blx	r3
  40159a:	2800      	cmp	r0, #0
  40159c:	d030      	beq.n	401600 <UDP_Handler+0x310>
		udd_ack_bank0_received(0);
  40159e:	4a80      	ldr	r2, [pc, #512]	; (4017a0 <UDP_Handler+0x4b0>)
  4015a0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4015a2:	9308      	str	r3, [sp, #32]
  4015a4:	9b08      	ldr	r3, [sp, #32]
  4015a6:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4015aa:	9308      	str	r3, [sp, #32]
  4015ac:	9b08      	ldr	r3, [sp, #32]
  4015ae:	f023 0302 	bic.w	r3, r3, #2
  4015b2:	9308      	str	r3, [sp, #32]
  4015b4:	9b08      	ldr	r3, [sp, #32]
  4015b6:	6313      	str	r3, [r2, #48]	; 0x30
  4015b8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4015ba:	f013 0f02 	tst.w	r3, #2
  4015be:	d1fb      	bne.n	4015b8 <UDP_Handler+0x2c8>
		udd_ctrl_send_zlp_in();
  4015c0:	4b7a      	ldr	r3, [pc, #488]	; (4017ac <UDP_Handler+0x4bc>)
  4015c2:	4798      	blx	r3
  4015c4:	e6e1      	b.n	40138a <UDP_Handler+0x9a>
			|| (udd_g_ctrlreq.req.wLength <=
  4015c6:	4b77      	ldr	r3, [pc, #476]	; (4017a4 <UDP_Handler+0x4b4>)
  4015c8:	88da      	ldrh	r2, [r3, #6]
			(udd_ctrl_prev_payload_nb_trans +
  4015ca:	4b79      	ldr	r3, [pc, #484]	; (4017b0 <UDP_Handler+0x4c0>)
  4015cc:	881b      	ldrh	r3, [r3, #0]
  4015ce:	442b      	add	r3, r5
			|| (udd_g_ctrlreq.req.wLength <=
  4015d0:	429a      	cmp	r2, r3
  4015d2:	dddd      	ble.n	401590 <UDP_Handler+0x2a0>
	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
  4015d4:	4b73      	ldr	r3, [pc, #460]	; (4017a4 <UDP_Handler+0x4b4>)
  4015d6:	899b      	ldrh	r3, [r3, #12]
  4015d8:	42ab      	cmp	r3, r5
  4015da:	d025      	beq.n	401628 <UDP_Handler+0x338>
	udd_ack_bank0_received(0);
  4015dc:	4a70      	ldr	r2, [pc, #448]	; (4017a0 <UDP_Handler+0x4b0>)
  4015de:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4015e0:	930b      	str	r3, [sp, #44]	; 0x2c
  4015e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4015e4:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4015e8:	930b      	str	r3, [sp, #44]	; 0x2c
  4015ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4015ec:	f023 0302 	bic.w	r3, r3, #2
  4015f0:	930b      	str	r3, [sp, #44]	; 0x2c
  4015f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4015f4:	6313      	str	r3, [r2, #48]	; 0x30
  4015f6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4015f8:	f013 0f02 	tst.w	r3, #2
  4015fc:	d1fb      	bne.n	4015f6 <UDP_Handler+0x306>
  4015fe:	e6c4      	b.n	40138a <UDP_Handler+0x9a>
				udd_ctrl_stall_data();
  401600:	4b6c      	ldr	r3, [pc, #432]	; (4017b4 <UDP_Handler+0x4c4>)
  401602:	4798      	blx	r3
				udd_ack_bank0_received(0);
  401604:	4a66      	ldr	r2, [pc, #408]	; (4017a0 <UDP_Handler+0x4b0>)
  401606:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401608:	9307      	str	r3, [sp, #28]
  40160a:	9b07      	ldr	r3, [sp, #28]
  40160c:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401610:	9307      	str	r3, [sp, #28]
  401612:	9b07      	ldr	r3, [sp, #28]
  401614:	f023 0302 	bic.w	r3, r3, #2
  401618:	9307      	str	r3, [sp, #28]
  40161a:	9b07      	ldr	r3, [sp, #28]
  40161c:	6313      	str	r3, [r2, #48]	; 0x30
  40161e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401620:	f013 0f02 	tst.w	r3, #2
  401624:	d1fb      	bne.n	40161e <UDP_Handler+0x32e>
  401626:	e6b0      	b.n	40138a <UDP_Handler+0x9a>
		if (!udd_g_ctrlreq.over_under_run) {
  401628:	4b5e      	ldr	r3, [pc, #376]	; (4017a4 <UDP_Handler+0x4b4>)
  40162a:	695b      	ldr	r3, [r3, #20]
  40162c:	b153      	cbz	r3, 401644 <UDP_Handler+0x354>
		if (!udd_g_ctrlreq.over_under_run()) {
  40162e:	4798      	blx	r3
  401630:	b1e8      	cbz	r0, 40166e <UDP_Handler+0x37e>
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
  401632:	495f      	ldr	r1, [pc, #380]	; (4017b0 <UDP_Handler+0x4c0>)
  401634:	4a5c      	ldr	r2, [pc, #368]	; (4017a8 <UDP_Handler+0x4b8>)
  401636:	880b      	ldrh	r3, [r1, #0]
  401638:	8810      	ldrh	r0, [r2, #0]
  40163a:	4403      	add	r3, r0
  40163c:	800b      	strh	r3, [r1, #0]
		udd_ctrl_payload_nb_trans = 0;
  40163e:	2300      	movs	r3, #0
  401640:	8013      	strh	r3, [r2, #0]
  401642:	e7cb      	b.n	4015dc <UDP_Handler+0x2ec>
			udd_ctrl_stall_data();
  401644:	4b5b      	ldr	r3, [pc, #364]	; (4017b4 <UDP_Handler+0x4c4>)
  401646:	4798      	blx	r3
			udd_ack_bank0_received(0);
  401648:	4a55      	ldr	r2, [pc, #340]	; (4017a0 <UDP_Handler+0x4b0>)
  40164a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40164c:	9309      	str	r3, [sp, #36]	; 0x24
  40164e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401650:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401654:	9309      	str	r3, [sp, #36]	; 0x24
  401656:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401658:	f023 0302 	bic.w	r3, r3, #2
  40165c:	9309      	str	r3, [sp, #36]	; 0x24
  40165e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401660:	6313      	str	r3, [r2, #48]	; 0x30
  401662:	4613      	mov	r3, r2
  401664:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401666:	f012 0f02 	tst.w	r2, #2
  40166a:	d1fb      	bne.n	401664 <UDP_Handler+0x374>
  40166c:	e68d      	b.n	40138a <UDP_Handler+0x9a>
			udd_ctrl_stall_data();
  40166e:	4b51      	ldr	r3, [pc, #324]	; (4017b4 <UDP_Handler+0x4c4>)
  401670:	4798      	blx	r3
			udd_ack_bank0_received(0);
  401672:	4a4b      	ldr	r2, [pc, #300]	; (4017a0 <UDP_Handler+0x4b0>)
  401674:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401676:	930a      	str	r3, [sp, #40]	; 0x28
  401678:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40167a:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  40167e:	930a      	str	r3, [sp, #40]	; 0x28
  401680:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401682:	f023 0302 	bic.w	r3, r3, #2
  401686:	930a      	str	r3, [sp, #40]	; 0x28
  401688:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40168a:	6313      	str	r3, [r2, #48]	; 0x30
  40168c:	4613      	mov	r3, r2
  40168e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401690:	f012 0f02 	tst.w	r2, #2
  401694:	d1fb      	bne.n	40168e <UDP_Handler+0x39e>
  401696:	e678      	b.n	40138a <UDP_Handler+0x9a>
  401698:	4a47      	ldr	r2, [pc, #284]	; (4017b8 <UDP_Handler+0x4c8>)
	for (i = 0; i < nb_data; i++) {
  40169a:	2301      	movs	r3, #1
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Check RXRDY and TXEMPTY event for none DMA endpoints
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
  40169c:	f8df e100 	ldr.w	lr, [pc, #256]	; 4017a0 <UDP_Handler+0x4b0>
  4016a0:	4618      	mov	r0, r3
  4016a2:	e17f      	b.n	4019a4 <UDP_Handler+0x6b4>
	uint32_t pkt_size = ptr_job->size;
  4016a4:	eb07 0287 	add.w	r2, r7, r7, lsl #2
  4016a8:	4b43      	ldr	r3, [pc, #268]	; (4017b8 <UDP_Handler+0x4c8>)
  4016aa:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  4016ae:	f8b3 a010 	ldrh.w	sl, [r3, #16]
  4016b2:	f3ca 0a09 	ubfx	sl, sl, #0, #10
	nb_data = udd_byte_count(ep);
  4016b6:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4016b8:	f3c3 490a 	ubfx	r9, r3, #16, #11
	if (nb_data > 0) {
  4016bc:	f1b9 0f00 	cmp.w	r9, #0
  4016c0:	f000 81df 	beq.w	401a82 <UDP_Handler+0x792>
	uint32_t nb_remain = ptr_job->buf_size - ptr_job->buf_cnt;
  4016c4:	4b3c      	ldr	r3, [pc, #240]	; (4017b8 <UDP_Handler+0x4c8>)
  4016c6:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  4016ca:	f8d3 e008 	ldr.w	lr, [r3, #8]
  4016ce:	68da      	ldr	r2, [r3, #12]
  4016d0:	ebae 0002 	sub.w	r0, lr, r2
	uint8_t *ptr_dst = &ptr_job->buf[ptr_job->buf_cnt];
  4016d4:	6859      	ldr	r1, [r3, #4]
		if (nb_data >= nb_remain) {
  4016d6:	4548      	cmp	r0, r9
  4016d8:	f240 81c7 	bls.w	401a6a <UDP_Handler+0x77a>
		ptr_job->buf_cnt += nb_data;
  4016dc:	eb07 0087 	add.w	r0, r7, r7, lsl #2
  4016e0:	4b35      	ldr	r3, [pc, #212]	; (4017b8 <UDP_Handler+0x4c8>)
  4016e2:	eb03 0380 	add.w	r3, r3, r0, lsl #2
  4016e6:	eb02 0009 	add.w	r0, r2, r9
  4016ea:	60d8      	str	r0, [r3, #12]
	nb_data = udd_byte_count(ep);
  4016ec:	4648      	mov	r0, r9
	bool b_full = false, b_short;
  4016ee:	f04f 0b00 	mov.w	fp, #0
	uint8_t *ptr_dst = &ptr_job->buf[ptr_job->buf_cnt];
  4016f2:	4411      	add	r1, r2
  4016f4:	460b      	mov	r3, r1
			*ptr_dst++ = udd_endpoint_fifo_read(ep);
  4016f6:	6d22      	ldr	r2, [r4, #80]	; 0x50
  4016f8:	f803 2b01 	strb.w	r2, [r3], #1
		for (i = 0; i < nb_data; i++) {
  4016fc:	1a5a      	subs	r2, r3, r1
  4016fe:	4282      	cmp	r2, r0
  401700:	d3f9      	bcc.n	4016f6 <UDP_Handler+0x406>
	udd_ep_ack_out_received(ep);
  401702:	4630      	mov	r0, r6
  401704:	4b2d      	ldr	r3, [pc, #180]	; (4017bc <UDP_Handler+0x4cc>)
  401706:	4798      	blx	r3
	if ((b_full || b_short) &&
  401708:	f1bb 0f00 	cmp.w	fp, #0
  40170c:	f000 81bc 	beq.w	401a88 <UDP_Handler+0x798>
			!Is_udd_endpoint_stall_requested(ep)) {
  401710:	6b23      	ldr	r3, [r4, #48]	; 0x30
	if ((b_full || b_short) &&
  401712:	f013 0f20 	tst.w	r3, #32
  401716:	f47f ae38 	bne.w	40138a <UDP_Handler+0x9a>
		udd_disable_endpoint_interrupt(ep);
  40171a:	4b21      	ldr	r3, [pc, #132]	; (4017a0 <UDP_Handler+0x4b0>)
  40171c:	615d      	str	r5, [r3, #20]
		ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
  40171e:	4b26      	ldr	r3, [pc, #152]	; (4017b8 <UDP_Handler+0x4c8>)
  401720:	00ba      	lsls	r2, r7, #2
  401722:	19d1      	adds	r1, r2, r7
  401724:	eb03 0181 	add.w	r1, r3, r1, lsl #2
  401728:	68cb      	ldr	r3, [r1, #12]
  40172a:	608b      	str	r3, [r1, #8]
		udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
  40172c:	4632      	mov	r2, r6
  40172e:	2100      	movs	r1, #0
  401730:	4640      	mov	r0, r8
  401732:	4b23      	ldr	r3, [pc, #140]	; (4017c0 <UDP_Handler+0x4d0>)
  401734:	4798      	blx	r3
  401736:	e628      	b.n	40138a <UDP_Handler+0x9a>
			return true;
		}
		// TXIN: packet sent
		if (Is_udd_in_sent(ep)) {

			ptr_job->bank--;
  401738:	eb07 0287 	add.w	r2, r7, r7, lsl #2
  40173c:	4b1e      	ldr	r3, [pc, #120]	; (4017b8 <UDP_Handler+0x4c8>)
  40173e:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  401742:	7c53      	ldrb	r3, [r2, #17]
  401744:	f3c3 0181 	ubfx	r1, r3, #2, #2
  401748:	3103      	adds	r1, #3
  40174a:	f361 0383 	bfi	r3, r1, #2, #2
  40174e:	7453      	strb	r3, [r2, #17]
			// Stall when all banks free
			if (ptr_job->b_stall_requested) {
  401750:	7c53      	ldrb	r3, [r2, #17]
  401752:	f013 0f20 	tst.w	r3, #32
  401756:	d05f      	beq.n	401818 <UDP_Handler+0x528>
				if (ptr_job->bank) {
  401758:	f013 0f0c 	tst.w	r3, #12
  40175c:	d032      	beq.n	4017c4 <UDP_Handler+0x4d4>
					// Send remaining
					udd_set_transmit_ready(ep);
  40175e:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401760:	930c      	str	r3, [sp, #48]	; 0x30
  401762:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  401764:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401768:	930c      	str	r3, [sp, #48]	; 0x30
  40176a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40176c:	f043 0310 	orr.w	r3, r3, #16
  401770:	930c      	str	r3, [sp, #48]	; 0x30
  401772:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  401774:	6323      	str	r3, [r4, #48]	; 0x30
  401776:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401778:	f013 0f10 	tst.w	r3, #16
  40177c:	d0fb      	beq.n	401776 <UDP_Handler+0x486>
					udd_ack_in_sent(ep);
  40177e:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401780:	930d      	str	r3, [sp, #52]	; 0x34
  401782:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401784:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401788:	930d      	str	r3, [sp, #52]	; 0x34
  40178a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40178c:	f023 0301 	bic.w	r3, r3, #1
  401790:	930d      	str	r3, [sp, #52]	; 0x34
  401792:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401794:	6323      	str	r3, [r4, #48]	; 0x30
  401796:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401798:	f013 0f01 	tst.w	r3, #1
  40179c:	d1fb      	bne.n	401796 <UDP_Handler+0x4a6>
  40179e:	e5f4      	b.n	40138a <UDP_Handler+0x9a>
  4017a0:	40034000 	.word	0x40034000
  4017a4:	20000f14 	.word	0x20000f14
  4017a8:	200006be 	.word	0x200006be
  4017ac:	00400e29 	.word	0x00400e29
  4017b0:	200006c0 	.word	0x200006c0
  4017b4:	00400df1 	.word	0x00400df1
  4017b8:	200006c4 	.word	0x200006c4
  4017bc:	00401069 	.word	0x00401069
  4017c0:	00401029 	.word	0x00401029
				} else {
					// Ack last packet
					udd_ack_in_sent(ep);
  4017c4:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4017c6:	930e      	str	r3, [sp, #56]	; 0x38
  4017c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4017ca:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4017ce:	930e      	str	r3, [sp, #56]	; 0x38
  4017d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4017d2:	f023 0301 	bic.w	r3, r3, #1
  4017d6:	930e      	str	r3, [sp, #56]	; 0x38
  4017d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4017da:	6323      	str	r3, [r4, #48]	; 0x30
  4017dc:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4017de:	f013 0f01 	tst.w	r3, #1
  4017e2:	d1fb      	bne.n	4017dc <UDP_Handler+0x4ec>
					// Enable stall
					udd_enable_stall_handshake(ep);
  4017e4:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4017e6:	930f      	str	r3, [sp, #60]	; 0x3c
  4017e8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4017ea:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4017ee:	930f      	str	r3, [sp, #60]	; 0x3c
  4017f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4017f2:	f043 0320 	orr.w	r3, r3, #32
  4017f6:	930f      	str	r3, [sp, #60]	; 0x3c
  4017f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4017fa:	6323      	str	r3, [r4, #48]	; 0x30
  4017fc:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4017fe:	f013 0f20 	tst.w	r3, #32
  401802:	d0fb      	beq.n	4017fc <UDP_Handler+0x50c>
					// Halt executed
					ptr_job->b_stall_requested = false;
  401804:	eb07 0787 	add.w	r7, r7, r7, lsl #2
  401808:	4ba1      	ldr	r3, [pc, #644]	; (401a90 <UDP_Handler+0x7a0>)
  40180a:	eb03 0387 	add.w	r3, r3, r7, lsl #2
  40180e:	7c5a      	ldrb	r2, [r3, #17]
  401810:	f36f 1245 	bfc	r2, #5, #1
  401814:	745a      	strb	r2, [r3, #17]
  401816:	e5b8      	b.n	40138a <UDP_Handler+0x9a>
				}
				return true;
			}
			// Finish Job when buffer end
			if (ptr_job->b_buf_end) {
  401818:	f013 0f80 	tst.w	r3, #128	; 0x80
  40181c:	d138      	bne.n	401890 <UDP_Handler+0x5a0>
				ptr_job->b_buf_end = false;
				ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
                udd_disable_endpoint_interrupt(ep);
                udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
			}
			if (ptr_job->buf_cnt >= ptr_job->buf_size &&
  40181e:	eb07 0287 	add.w	r2, r7, r7, lsl #2
  401822:	4b9b      	ldr	r3, [pc, #620]	; (401a90 <UDP_Handler+0x7a0>)
  401824:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  401828:	68da      	ldr	r2, [r3, #12]
  40182a:	689b      	ldr	r3, [r3, #8]
  40182c:	429a      	cmp	r2, r3
  40182e:	d341      	bcc.n	4018b4 <UDP_Handler+0x5c4>
					!ptr_job->b_shortpacket &&
  401830:	eb07 0287 	add.w	r2, r7, r7, lsl #2
  401834:	4b96      	ldr	r3, [pc, #600]	; (401a90 <UDP_Handler+0x7a0>)
  401836:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  40183a:	7c5b      	ldrb	r3, [r3, #17]
  40183c:	f013 0f4c 	tst.w	r3, #76	; 0x4c
  401840:	d138      	bne.n	4018b4 <UDP_Handler+0x5c4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  401842:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401846:	fab3 f383 	clz	r3, r3
  40184a:	095b      	lsrs	r3, r3, #5
  40184c:	9310      	str	r3, [sp, #64]	; 0x40
  __ASM volatile ("cpsid i" : : : "memory");
  40184e:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  401850:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401854:	2200      	movs	r2, #0
  401856:	4b8f      	ldr	r3, [pc, #572]	; (401a94 <UDP_Handler+0x7a4>)
  401858:	701a      	strb	r2, [r3, #0]
	return flags;
  40185a:	9b10      	ldr	r3, [sp, #64]	; 0x40
					ptr_job->bank == 0) {
				// All transfer done, including ZLP
				irqflags_t flags = cpu_irq_save();
				udd_disable_endpoint_interrupt(ep);
  40185c:	4a8e      	ldr	r2, [pc, #568]	; (401a98 <UDP_Handler+0x7a8>)
  40185e:	6155      	str	r5, [r2, #20]
	if (cpu_irq_is_enabled_flags(flags))
  401860:	b12b      	cbz	r3, 40186e <UDP_Handler+0x57e>
		cpu_irq_enable();
  401862:	2201      	movs	r2, #1
  401864:	4b8b      	ldr	r3, [pc, #556]	; (401a94 <UDP_Handler+0x7a4>)
  401866:	701a      	strb	r2, [r3, #0]
  401868:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40186c:	b662      	cpsie	i
				cpu_irq_restore(flags);
				// Ack last packet
				udd_ack_in_sent(ep);
  40186e:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401870:	9311      	str	r3, [sp, #68]	; 0x44
  401872:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401874:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401878:	9311      	str	r3, [sp, #68]	; 0x44
  40187a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40187c:	f023 0301 	bic.w	r3, r3, #1
  401880:	9311      	str	r3, [sp, #68]	; 0x44
  401882:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401884:	6323      	str	r3, [r4, #48]	; 0x30
  401886:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401888:	f013 0f01 	tst.w	r3, #1
  40188c:	d1fb      	bne.n	401886 <UDP_Handler+0x596>
  40188e:	e57c      	b.n	40138a <UDP_Handler+0x9a>
				ptr_job->b_buf_end = false;
  401890:	2314      	movs	r3, #20
  401892:	4a7f      	ldr	r2, [pc, #508]	; (401a90 <UDP_Handler+0x7a0>)
  401894:	fb03 2307 	mla	r3, r3, r7, r2
  401898:	7c59      	ldrb	r1, [r3, #17]
  40189a:	f36f 11c7 	bfc	r1, #7, #1
  40189e:	7459      	strb	r1, [r3, #17]
				ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
  4018a0:	68da      	ldr	r2, [r3, #12]
  4018a2:	609a      	str	r2, [r3, #8]
                udd_disable_endpoint_interrupt(ep);
  4018a4:	4b7c      	ldr	r3, [pc, #496]	; (401a98 <UDP_Handler+0x7a8>)
  4018a6:	615d      	str	r5, [r3, #20]
                udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
  4018a8:	4632      	mov	r2, r6
  4018aa:	2100      	movs	r1, #0
  4018ac:	4640      	mov	r0, r8
  4018ae:	4b7b      	ldr	r3, [pc, #492]	; (401a9c <UDP_Handler+0x7ac>)
  4018b0:	4798      	blx	r3
  4018b2:	e7b4      	b.n	40181e <UDP_Handler+0x52e>
				return true;
			} else if (udd_get_endpoint_bank_max_nbr(ep) > 1
  4018b4:	2e00      	cmp	r6, #0
  4018b6:	d05b      	beq.n	401970 <UDP_Handler+0x680>
  4018b8:	2e03      	cmp	r6, #3
  4018ba:	d059      	beq.n	401970 <UDP_Handler+0x680>
					&& ptr_job->bank > 0) {
  4018bc:	eb07 0287 	add.w	r2, r7, r7, lsl #2
  4018c0:	4b73      	ldr	r3, [pc, #460]	; (401a90 <UDP_Handler+0x7a0>)
  4018c2:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  4018c6:	7c5b      	ldrb	r3, [r3, #17]
  4018c8:	f013 0f0c 	tst.w	r3, #12
  4018cc:	d024      	beq.n	401918 <UDP_Handler+0x628>
				// Already banks buffered, transmit while loading
				udd_set_transmit_ready(ep);
  4018ce:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4018d0:	9312      	str	r3, [sp, #72]	; 0x48
  4018d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4018d4:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4018d8:	9312      	str	r3, [sp, #72]	; 0x48
  4018da:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4018dc:	f043 0310 	orr.w	r3, r3, #16
  4018e0:	9312      	str	r3, [sp, #72]	; 0x48
  4018e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4018e4:	6323      	str	r3, [r4, #48]	; 0x30
  4018e6:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4018e8:	f013 0f10 	tst.w	r3, #16
  4018ec:	d0fb      	beq.n	4018e6 <UDP_Handler+0x5f6>
				udd_ack_in_sent(ep);
  4018ee:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4018f0:	9313      	str	r3, [sp, #76]	; 0x4c
  4018f2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4018f4:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4018f8:	9313      	str	r3, [sp, #76]	; 0x4c
  4018fa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4018fc:	f023 0301 	bic.w	r3, r3, #1
  401900:	9313      	str	r3, [sp, #76]	; 0x4c
  401902:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401904:	6323      	str	r3, [r4, #48]	; 0x30
  401906:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401908:	f013 0f01 	tst.w	r3, #1
  40190c:	d1fb      	bne.n	401906 <UDP_Handler+0x616>
				udd_ep_in_sent(ep, false);
  40190e:	2100      	movs	r1, #0
  401910:	4630      	mov	r0, r6
  401912:	4b63      	ldr	r3, [pc, #396]	; (401aa0 <UDP_Handler+0x7b0>)
  401914:	4798      	blx	r3
  401916:	e538      	b.n	40138a <UDP_Handler+0x9a>
			} else if (udd_get_endpoint_bank_max_nbr(ep) > 1) {
				// Still bank free, load and transmit
				if (!udd_ep_in_sent(ep, true)) {
  401918:	2101      	movs	r1, #1
  40191a:	4630      	mov	r0, r6
  40191c:	4b60      	ldr	r3, [pc, #384]	; (401aa0 <UDP_Handler+0x7b0>)
  40191e:	4798      	blx	r3
  401920:	b1a0      	cbz	r0, 40194c <UDP_Handler+0x65c>
					ptr_job->b_buf_end = false;
					ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
                    udd_disable_endpoint_interrupt(ep);
                    udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
				}
				udd_ack_in_sent(ep);
  401922:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401924:	9314      	str	r3, [sp, #80]	; 0x50
  401926:	9b14      	ldr	r3, [sp, #80]	; 0x50
  401928:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  40192c:	9314      	str	r3, [sp, #80]	; 0x50
  40192e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  401930:	f023 0301 	bic.w	r3, r3, #1
  401934:	9314      	str	r3, [sp, #80]	; 0x50
  401936:	9b14      	ldr	r3, [sp, #80]	; 0x50
  401938:	6323      	str	r3, [r4, #48]	; 0x30
  40193a:	6b23      	ldr	r3, [r4, #48]	; 0x30
  40193c:	f013 0f01 	tst.w	r3, #1
  401940:	d1fb      	bne.n	40193a <UDP_Handler+0x64a>
				udd_ep_in_sent(ep, false);
  401942:	2100      	movs	r1, #0
  401944:	4630      	mov	r0, r6
  401946:	4b56      	ldr	r3, [pc, #344]	; (401aa0 <UDP_Handler+0x7b0>)
  401948:	4798      	blx	r3
  40194a:	e51e      	b.n	40138a <UDP_Handler+0x9a>
					ptr_job->b_buf_end = false;
  40194c:	2314      	movs	r3, #20
  40194e:	4a50      	ldr	r2, [pc, #320]	; (401a90 <UDP_Handler+0x7a0>)
  401950:	fb03 2707 	mla	r7, r3, r7, r2
  401954:	7c7a      	ldrb	r2, [r7, #17]
  401956:	f36f 12c7 	bfc	r2, #7, #1
  40195a:	747a      	strb	r2, [r7, #17]
					ptr_job->buf_size = ptr_job->buf_cnt; // buf_size is passed to callback as XFR count
  40195c:	68fb      	ldr	r3, [r7, #12]
  40195e:	60bb      	str	r3, [r7, #8]
                    udd_disable_endpoint_interrupt(ep);
  401960:	4b4d      	ldr	r3, [pc, #308]	; (401a98 <UDP_Handler+0x7a8>)
  401962:	615d      	str	r5, [r3, #20]
                    udd_ep_finish_job(ptr_job, UDD_EP_TRANSFER_OK, ep);
  401964:	4632      	mov	r2, r6
  401966:	2100      	movs	r1, #0
  401968:	4640      	mov	r0, r8
  40196a:	4b4c      	ldr	r3, [pc, #304]	; (401a9c <UDP_Handler+0x7ac>)
  40196c:	4798      	blx	r3
  40196e:	e7d8      	b.n	401922 <UDP_Handler+0x632>
			} else {
				// Single bank transfer, ack when ready
				udd_ep_in_sent(ep, true);
  401970:	2101      	movs	r1, #1
  401972:	4630      	mov	r0, r6
  401974:	4b4a      	ldr	r3, [pc, #296]	; (401aa0 <UDP_Handler+0x7b0>)
  401976:	4798      	blx	r3
				udd_ack_in_sent(ep);
  401978:	6b23      	ldr	r3, [r4, #48]	; 0x30
  40197a:	9315      	str	r3, [sp, #84]	; 0x54
  40197c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40197e:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401982:	9315      	str	r3, [sp, #84]	; 0x54
  401984:	9b15      	ldr	r3, [sp, #84]	; 0x54
  401986:	f023 0301 	bic.w	r3, r3, #1
  40198a:	9315      	str	r3, [sp, #84]	; 0x54
  40198c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40198e:	6323      	str	r3, [r4, #48]	; 0x30
  401990:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401992:	f013 0f01 	tst.w	r3, #1
  401996:	d1fb      	bne.n	401990 <UDP_Handler+0x6a0>
  401998:	e4f7      	b.n	40138a <UDP_Handler+0x9a>
  40199a:	3301      	adds	r3, #1
  40199c:	3214      	adds	r2, #20
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
  40199e:	2b04      	cmp	r3, #4
  4019a0:	f000 8086 	beq.w	401ab0 <UDP_Handler+0x7c0>
  4019a4:	b2de      	uxtb	r6, r3
		if (!Is_udd_endpoint_interrupt_enabled(ep)) {
  4019a6:	f8de 1018 	ldr.w	r1, [lr, #24]
  4019aa:	fa00 f503 	lsl.w	r5, r0, r3
  4019ae:	4229      	tst	r1, r5
  4019b0:	d0f3      	beq.n	40199a <UDP_Handler+0x6aa>
  4019b2:	1e5f      	subs	r7, r3, #1
		ptr_job = &udd_ep_job[ep - 1];
  4019b4:	4690      	mov	r8, r2
  4019b6:	009c      	lsls	r4, r3, #2
  4019b8:	f104 2440 	add.w	r4, r4, #1073758208	; 0x40004000
  4019bc:	f504 3440 	add.w	r4, r4, #196608	; 0x30000
		if (Is_udd_any_bank_received(ep)) {
  4019c0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4019c2:	f011 0f42 	tst.w	r1, #66	; 0x42
  4019c6:	f47f ae6d 	bne.w	4016a4 <UDP_Handler+0x3b4>
		if (Is_udd_in_sent(ep)) {
  4019ca:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4019cc:	f011 0f01 	tst.w	r1, #1
  4019d0:	f47f aeb2 	bne.w	401738 <UDP_Handler+0x448>
			}
			return true;
		}
		// Stall sent/CRC error
		if (Is_udd_stall(ep)) {
  4019d4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4019d6:	f011 0f08 	tst.w	r1, #8
  4019da:	d0de      	beq.n	40199a <UDP_Handler+0x6aa>
			udd_ack_stall(ep);
  4019dc:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4019de:	9316      	str	r3, [sp, #88]	; 0x58
  4019e0:	9b16      	ldr	r3, [sp, #88]	; 0x58
  4019e2:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  4019e6:	9316      	str	r3, [sp, #88]	; 0x58
  4019e8:	9b16      	ldr	r3, [sp, #88]	; 0x58
  4019ea:	f023 0308 	bic.w	r3, r3, #8
  4019ee:	9316      	str	r3, [sp, #88]	; 0x58
  4019f0:	9b16      	ldr	r3, [sp, #88]	; 0x58
  4019f2:	6323      	str	r3, [r4, #48]	; 0x30
  4019f4:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4019f6:	f013 0f08 	tst.w	r3, #8
  4019fa:	d1fb      	bne.n	4019f4 <UDP_Handler+0x704>
			if (udd_get_endpoint_type(ep) == UDP_CSR_EPTYPE_ISO_OUT ||
  4019fc:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4019fe:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  401a02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  401a06:	f43f acc0 	beq.w	40138a <UDP_Handler+0x9a>
				udd_get_endpoint_type(ep) == UDP_CSR_EPTYPE_ISO_IN) {
  401a0a:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401a0c:	e4bd      	b.n	40138a <UDP_Handler+0x9a>
	if ((Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) ||
  401a0e:	4b22      	ldr	r3, [pc, #136]	; (401a98 <UDP_Handler+0x7a8>)
  401a10:	69db      	ldr	r3, [r3, #28]
  401a12:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  401a16:	d050      	beq.n	401aba <UDP_Handler+0x7ca>
		udd_ack_wakeups();
  401a18:	4c1f      	ldr	r4, [pc, #124]	; (401a98 <UDP_Handler+0x7a8>)
  401a1a:	f44f 5318 	mov.w	r3, #9728	; 0x2600
  401a1e:	6223      	str	r3, [r4, #32]
		udd_disable_wakeups();
  401a20:	6163      	str	r3, [r4, #20]
		udd_sleep_mode(true); // Enter in IDLE mode
  401a22:	2001      	movs	r0, #1
  401a24:	4b1f      	ldr	r3, [pc, #124]	; (401aa4 <UDP_Handler+0x7b4>)
  401a26:	4798      	blx	r3
		udd_ack_suspend();
  401a28:	f44f 7380 	mov.w	r3, #256	; 0x100
  401a2c:	6223      	str	r3, [r4, #32]
		udd_enable_suspend_interrupt();
  401a2e:	6123      	str	r3, [r4, #16]
		udd_enable_sof_interrupt();
  401a30:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401a34:	6123      	str	r3, [r4, #16]
		goto udd_interrupt_end;
  401a36:	e4a8      	b.n	40138a <UDP_Handler+0x9a>
		udd_ack_suspend();
  401a38:	4b17      	ldr	r3, [pc, #92]	; (401a98 <UDP_Handler+0x7a8>)
  401a3a:	f44f 7280 	mov.w	r2, #256	; 0x100
  401a3e:	621a      	str	r2, [r3, #32]
		udd_disable_suspend_interrupt();
  401a40:	615a      	str	r2, [r3, #20]
		udd_enable_wake_up_interrupt();
  401a42:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401a46:	611a      	str	r2, [r3, #16]
		udd_enable_resume_interrupt();
  401a48:	f44f 7200 	mov.w	r2, #512	; 0x200
  401a4c:	611a      	str	r2, [r3, #16]
		udd_enable_ext_resume_interrupt();
  401a4e:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401a52:	611a      	str	r2, [r3, #16]
		udd_disable_periph_ck();
  401a54:	2022      	movs	r0, #34	; 0x22
  401a56:	4b14      	ldr	r3, [pc, #80]	; (401aa8 <UDP_Handler+0x7b8>)
  401a58:	4798      	blx	r3
		udd_sleep_mode(false); // Enter in SUSPEND mode
  401a5a:	2000      	movs	r0, #0
  401a5c:	4b11      	ldr	r3, [pc, #68]	; (401aa4 <UDP_Handler+0x7b4>)
  401a5e:	4798      	blx	r3
		goto udd_interrupt_end;
  401a60:	e493      	b.n	40138a <UDP_Handler+0x9a>
	udd_ep_ack_out_received(ep);
  401a62:	4630      	mov	r0, r6
  401a64:	4b11      	ldr	r3, [pc, #68]	; (401aac <UDP_Handler+0x7bc>)
  401a66:	4798      	blx	r3
  401a68:	e652      	b.n	401710 <UDP_Handler+0x420>
		ptr_job->buf_cnt += nb_data;
  401a6a:	eb07 0c87 	add.w	ip, r7, r7, lsl #2
  401a6e:	4b08      	ldr	r3, [pc, #32]	; (401a90 <UDP_Handler+0x7a0>)
  401a70:	eb03 038c 	add.w	r3, r3, ip, lsl #2
  401a74:	f8c3 e00c 	str.w	lr, [r3, #12]
		for (i = 0; i < nb_data; i++) {
  401a78:	2800      	cmp	r0, #0
  401a7a:	d0f2      	beq.n	401a62 <UDP_Handler+0x772>
			b_full = true;
  401a7c:	f04f 0b01 	mov.w	fp, #1
  401a80:	e637      	b.n	4016f2 <UDP_Handler+0x402>
	udd_ep_ack_out_received(ep);
  401a82:	4630      	mov	r0, r6
  401a84:	4b09      	ldr	r3, [pc, #36]	; (401aac <UDP_Handler+0x7bc>)
  401a86:	4798      	blx	r3
	if ((b_full || b_short) &&
  401a88:	45ca      	cmp	sl, r9
  401a8a:	f63f ae41 	bhi.w	401710 <UDP_Handler+0x420>
  401a8e:	e47c      	b.n	40138a <UDP_Handler+0x9a>
  401a90:	200006c4 	.word	0x200006c4
  401a94:	200000a0 	.word	0x200000a0
  401a98:	40034000 	.word	0x40034000
  401a9c:	00401029 	.word	0x00401029
  401aa0:	0040113d 	.word	0x0040113d
  401aa4:	00400d35 	.word	0x00400d35
  401aa8:	004026c1 	.word	0x004026c1
  401aac:	00401069 	.word	0x00401069
	if ((Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) ||
  401ab0:	4b4b      	ldr	r3, [pc, #300]	; (401be0 <UDP_Handler+0x8f0>)
  401ab2:	699b      	ldr	r3, [r3, #24]
  401ab4:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  401ab8:	d1a9      	bne.n	401a0e <UDP_Handler+0x71e>
		(Is_udd_resume_interrupt_enabled() && Is_udd_resume()) ||
  401aba:	4b49      	ldr	r3, [pc, #292]	; (401be0 <UDP_Handler+0x8f0>)
  401abc:	699b      	ldr	r3, [r3, #24]
	if ((Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) ||
  401abe:	f413 7f00 	tst.w	r3, #512	; 0x200
  401ac2:	d004      	beq.n	401ace <UDP_Handler+0x7de>
		(Is_udd_resume_interrupt_enabled() && Is_udd_resume()) ||
  401ac4:	4b46      	ldr	r3, [pc, #280]	; (401be0 <UDP_Handler+0x8f0>)
  401ac6:	69db      	ldr	r3, [r3, #28]
  401ac8:	f413 7f00 	tst.w	r3, #512	; 0x200
  401acc:	d1a4      	bne.n	401a18 <UDP_Handler+0x728>
		(Is_udd_ext_resume_interrupt_enabled() && Is_udd_ext_resume())) {
  401ace:	4b44      	ldr	r3, [pc, #272]	; (401be0 <UDP_Handler+0x8f0>)
  401ad0:	699b      	ldr	r3, [r3, #24]
		(Is_udd_resume_interrupt_enabled() && Is_udd_resume()) ||
  401ad2:	f413 6f80 	tst.w	r3, #1024	; 0x400
  401ad6:	d004      	beq.n	401ae2 <UDP_Handler+0x7f2>
		(Is_udd_ext_resume_interrupt_enabled() && Is_udd_ext_resume())) {
  401ad8:	4b41      	ldr	r3, [pc, #260]	; (401be0 <UDP_Handler+0x8f0>)
  401ada:	69db      	ldr	r3, [r3, #28]
  401adc:	f413 6f80 	tst.w	r3, #1024	; 0x400
  401ae0:	d19a      	bne.n	401a18 <UDP_Handler+0x728>
	if (Is_udd_suspend_interrupt_enabled() && Is_udd_suspend()) {
  401ae2:	4b3f      	ldr	r3, [pc, #252]	; (401be0 <UDP_Handler+0x8f0>)
  401ae4:	699b      	ldr	r3, [r3, #24]
  401ae6:	f413 7f80 	tst.w	r3, #256	; 0x100
  401aea:	d004      	beq.n	401af6 <UDP_Handler+0x806>
  401aec:	4b3c      	ldr	r3, [pc, #240]	; (401be0 <UDP_Handler+0x8f0>)
  401aee:	69db      	ldr	r3, [r3, #28]
  401af0:	f413 7f80 	tst.w	r3, #256	; 0x100
  401af4:	d1a0      	bne.n	401a38 <UDP_Handler+0x748>
	if (Is_udd_reset()) {
  401af6:	4b3a      	ldr	r3, [pc, #232]	; (401be0 <UDP_Handler+0x8f0>)
  401af8:	69db      	ldr	r3, [r3, #28]
  401afa:	f413 5f80 	tst.w	r3, #4096	; 0x1000
  401afe:	f43f ac44 	beq.w	40138a <UDP_Handler+0x9a>
		udd_ack_reset();
  401b02:	4c37      	ldr	r4, [pc, #220]	; (401be0 <UDP_Handler+0x8f0>)
  401b04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401b08:	6223      	str	r3, [r4, #32]
		udd_ep_finish_job(&udd_ep_job[i], UDD_EP_TRANSFER_ABORT, i + 1);
  401b0a:	4e36      	ldr	r6, [pc, #216]	; (401be4 <UDP_Handler+0x8f4>)
  401b0c:	2201      	movs	r2, #1
  401b0e:	4611      	mov	r1, r2
  401b10:	4630      	mov	r0, r6
  401b12:	4d35      	ldr	r5, [pc, #212]	; (401be8 <UDP_Handler+0x8f8>)
  401b14:	47a8      	blx	r5
  401b16:	2202      	movs	r2, #2
  401b18:	2101      	movs	r1, #1
  401b1a:	f106 0014 	add.w	r0, r6, #20
  401b1e:	47a8      	blx	r5
  401b20:	2203      	movs	r2, #3
  401b22:	2101      	movs	r1, #1
  401b24:	f106 0028 	add.w	r0, r6, #40	; 0x28
  401b28:	47a8      	blx	r5
		udc_reset();
  401b2a:	4b30      	ldr	r3, [pc, #192]	; (401bec <UDP_Handler+0x8fc>)
  401b2c:	4798      	blx	r3
		udd_disable_address_state();
  401b2e:	6863      	ldr	r3, [r4, #4]
  401b30:	f023 0301 	bic.w	r3, r3, #1
  401b34:	6063      	str	r3, [r4, #4]
		udd_disable_configured_state();
  401b36:	6863      	ldr	r3, [r4, #4]
  401b38:	f023 0302 	bic.w	r3, r3, #2
  401b3c:	6063      	str	r3, [r4, #4]
	udd_enable_address();
  401b3e:	68a3      	ldr	r3, [r4, #8]
  401b40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  401b44:	60a3      	str	r3, [r4, #8]
	udd_configure_address(0);
  401b46:	68a3      	ldr	r3, [r4, #8]
  401b48:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401b4c:	60a3      	str	r3, [r4, #8]
	udd_configure_endpoint(0, USB_EP_TYPE_CONTROL, 0);
  401b4e:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401b50:	9318      	str	r3, [sp, #96]	; 0x60
  401b52:	9b18      	ldr	r3, [sp, #96]	; 0x60
  401b54:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401b58:	9318      	str	r3, [sp, #96]	; 0x60
  401b5a:	9b18      	ldr	r3, [sp, #96]	; 0x60
  401b5c:	f423 4307 	bic.w	r3, r3, #34560	; 0x8700
  401b60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  401b64:	9318      	str	r3, [sp, #96]	; 0x60
  401b66:	9b18      	ldr	r3, [sp, #96]	; 0x60
  401b68:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  401b6c:	9318      	str	r3, [sp, #96]	; 0x60
  401b6e:	9b18      	ldr	r3, [sp, #96]	; 0x60
  401b70:	6323      	str	r3, [r4, #48]	; 0x30
  401b72:	4622      	mov	r2, r4
  401b74:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401b76:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  401b7a:	d0fb      	beq.n	401b74 <UDP_Handler+0x884>
	udd_enable_endpoint(0);
  401b7c:	4a18      	ldr	r2, [pc, #96]	; (401be0 <UDP_Handler+0x8f0>)
  401b7e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401b80:	9319      	str	r3, [sp, #100]	; 0x64
  401b82:	9b19      	ldr	r3, [sp, #100]	; 0x64
  401b84:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401b88:	9319      	str	r3, [sp, #100]	; 0x64
  401b8a:	9b19      	ldr	r3, [sp, #100]	; 0x64
  401b8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  401b90:	9319      	str	r3, [sp, #100]	; 0x64
  401b92:	9b19      	ldr	r3, [sp, #100]	; 0x64
  401b94:	6313      	str	r3, [r2, #48]	; 0x30
  401b96:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401b98:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  401b9c:	d0fb      	beq.n	401b96 <UDP_Handler+0x8a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  401b9e:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401ba2:	fab3 f383 	clz	r3, r3
  401ba6:	095b      	lsrs	r3, r3, #5
  401ba8:	9317      	str	r3, [sp, #92]	; 0x5c
  __ASM volatile ("cpsid i" : : : "memory");
  401baa:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  401bac:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401bb0:	2200      	movs	r2, #0
  401bb2:	4b0f      	ldr	r3, [pc, #60]	; (401bf0 <UDP_Handler+0x900>)
  401bb4:	701a      	strb	r2, [r3, #0]
	return flags;
  401bb6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
	udd_enable_endpoint_interrupt(0);
  401bb8:	2101      	movs	r1, #1
  401bba:	4a09      	ldr	r2, [pc, #36]	; (401be0 <UDP_Handler+0x8f0>)
  401bbc:	6111      	str	r1, [r2, #16]
	if (cpu_irq_is_enabled_flags(flags))
  401bbe:	b123      	cbz	r3, 401bca <UDP_Handler+0x8da>
		cpu_irq_enable();
  401bc0:	4b0b      	ldr	r3, [pc, #44]	; (401bf0 <UDP_Handler+0x900>)
  401bc2:	7019      	strb	r1, [r3, #0]
  401bc4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401bc8:	b662      	cpsie	i
		udd_ctrl_init();
  401bca:	4b0a      	ldr	r3, [pc, #40]	; (401bf4 <UDP_Handler+0x904>)
  401bcc:	4798      	blx	r3
		udd_enable_suspend_interrupt();
  401bce:	4b04      	ldr	r3, [pc, #16]	; (401be0 <UDP_Handler+0x8f0>)
  401bd0:	f44f 7280 	mov.w	r2, #256	; 0x100
  401bd4:	611a      	str	r2, [r3, #16]
		udd_enable_sof_interrupt();
  401bd6:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401bda:	611a      	str	r2, [r3, #16]
		goto udd_interrupt_end;
  401bdc:	f7ff bbd5 	b.w	40138a <UDP_Handler+0x9a>
  401be0:	40034000 	.word	0x40034000
  401be4:	200006c4 	.word	0x200006c4
  401be8:	00401029 	.word	0x00401029
  401bec:	00400789 	.word	0x00400789
  401bf0:	200000a0 	.word	0x200000a0
  401bf4:	00400dd9 	.word	0x00400dd9

00401bf8 <udd_attach>:
{
  401bf8:	b510      	push	{r4, lr}
  401bfa:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  401bfc:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401c00:	fab3 f383 	clz	r3, r3
  401c04:	095b      	lsrs	r3, r3, #5
  401c06:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401c08:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  401c0a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401c0e:	2200      	movs	r2, #0
  401c10:	4b14      	ldr	r3, [pc, #80]	; (401c64 <udd_attach+0x6c>)
  401c12:	701a      	strb	r2, [r3, #0]
	return flags;
  401c14:	9c01      	ldr	r4, [sp, #4]
	udd_sleep_mode(true);
  401c16:	2001      	movs	r0, #1
  401c18:	4b13      	ldr	r3, [pc, #76]	; (401c68 <udd_attach+0x70>)
  401c1a:	4798      	blx	r3
	udd_enable_periph_ck();
  401c1c:	2022      	movs	r0, #34	; 0x22
  401c1e:	4b13      	ldr	r3, [pc, #76]	; (401c6c <udd_attach+0x74>)
  401c20:	4798      	blx	r3
	udd_enable_transceiver();
  401c22:	4b13      	ldr	r3, [pc, #76]	; (401c70 <udd_attach+0x78>)
  401c24:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401c26:	f422 7280 	bic.w	r2, r2, #256	; 0x100
  401c2a:	675a      	str	r2, [r3, #116]	; 0x74
	udd_attach_device();
  401c2c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401c2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
  401c32:	675a      	str	r2, [r3, #116]	; 0x74
	udd_enable_suspend_interrupt();
  401c34:	f44f 7280 	mov.w	r2, #256	; 0x100
  401c38:	611a      	str	r2, [r3, #16]
	udd_enable_wake_up_interrupt();
  401c3a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401c3e:	611a      	str	r2, [r3, #16]
	udd_enable_resume_interrupt();
  401c40:	f44f 7200 	mov.w	r2, #512	; 0x200
  401c44:	611a      	str	r2, [r3, #16]
	udd_enable_ext_resume_interrupt();
  401c46:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401c4a:	611a      	str	r2, [r3, #16]
	udd_enable_sof_interrupt();
  401c4c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401c50:	611a      	str	r2, [r3, #16]
	if (cpu_irq_is_enabled_flags(flags))
  401c52:	b12c      	cbz	r4, 401c60 <udd_attach+0x68>
		cpu_irq_enable();
  401c54:	2201      	movs	r2, #1
  401c56:	4b03      	ldr	r3, [pc, #12]	; (401c64 <udd_attach+0x6c>)
  401c58:	701a      	strb	r2, [r3, #0]
  401c5a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401c5e:	b662      	cpsie	i
}
  401c60:	b002      	add	sp, #8
  401c62:	bd10      	pop	{r4, pc}
  401c64:	200000a0 	.word	0x200000a0
  401c68:	00400d35 	.word	0x00400d35
  401c6c:	0040266d 	.word	0x0040266d
  401c70:	40034000 	.word	0x40034000

00401c74 <udd_enable>:
{
  401c74:	b530      	push	{r4, r5, lr}
  401c76:	b083      	sub	sp, #12
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  401c78:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401c7c:	fab3 f383 	clz	r3, r3
  401c80:	095b      	lsrs	r3, r3, #5
  401c82:	9300      	str	r3, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  401c84:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  401c86:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401c8a:	2400      	movs	r4, #0
  401c8c:	4b27      	ldr	r3, [pc, #156]	; (401d2c <udd_enable+0xb8>)
  401c8e:	701c      	strb	r4, [r3, #0]
	return flags;
  401c90:	9d00      	ldr	r5, [sp, #0]
	udd_enable_periph_ck();
  401c92:	2022      	movs	r0, #34	; 0x22
  401c94:	4b26      	ldr	r3, [pc, #152]	; (401d30 <udd_enable+0xbc>)
  401c96:	4798      	blx	r3
	sysclk_enable_usb();
  401c98:	4b26      	ldr	r3, [pc, #152]	; (401d34 <udd_enable+0xc0>)
  401c9a:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401c9c:	4b26      	ldr	r3, [pc, #152]	; (401d38 <udd_enable+0xc4>)
  401c9e:	2250      	movs	r2, #80	; 0x50
  401ca0:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401ca4:	2204      	movs	r2, #4
  401ca6:	605a      	str	r2, [r3, #4]
  401ca8:	4623      	mov	r3, r4
		udd_ep_job[i].bank = 0;
  401caa:	4824      	ldr	r0, [pc, #144]	; (401d3c <udd_enable+0xc8>)
  401cac:	009a      	lsls	r2, r3, #2
  401cae:	18d1      	adds	r1, r2, r3
  401cb0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  401cb4:	7c49      	ldrb	r1, [r1, #17]
		udd_ep_job[i].b_buf_end = false;
  401cb6:	441a      	add	r2, r3
  401cb8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  401cbc:	f001 0183 	and.w	r1, r1, #131	; 0x83
  401cc0:	f36f 11c7 	bfc	r1, #7, #1
  401cc4:	7451      	strb	r1, [r2, #17]
  401cc6:	3301      	adds	r3, #1
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
  401cc8:	2b03      	cmp	r3, #3
  401cca:	d1ef      	bne.n	401cac <udd_enable+0x38>
	pmc_set_fast_startup_input(PMC_FSMR_USBAL);
  401ccc:	f44f 2080 	mov.w	r0, #262144	; 0x40000
  401cd0:	4b1b      	ldr	r3, [pc, #108]	; (401d40 <udd_enable+0xcc>)
  401cd2:	4798      	blx	r3
	udd_b_idle = false;
  401cd4:	2200      	movs	r2, #0
  401cd6:	4b1b      	ldr	r3, [pc, #108]	; (401d44 <udd_enable+0xd0>)
  401cd8:	701a      	strb	r2, [r3, #0]
	if(sleepmgr_locks[mode] >= 0xff) {
  401cda:	4b1b      	ldr	r3, [pc, #108]	; (401d48 <udd_enable+0xd4>)
  401cdc:	781b      	ldrb	r3, [r3, #0]
  401cde:	2bff      	cmp	r3, #255	; 0xff
  401ce0:	d022      	beq.n	401d28 <udd_enable+0xb4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  401ce2:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401ce6:	fab3 f383 	clz	r3, r3
  401cea:	095b      	lsrs	r3, r3, #5
  401cec:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401cee:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  401cf0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401cf4:	2200      	movs	r2, #0
  401cf6:	4b0d      	ldr	r3, [pc, #52]	; (401d2c <udd_enable+0xb8>)
  401cf8:	701a      	strb	r2, [r3, #0]
	return flags;
  401cfa:	9901      	ldr	r1, [sp, #4]
	++sleepmgr_locks[mode];
  401cfc:	4a12      	ldr	r2, [pc, #72]	; (401d48 <udd_enable+0xd4>)
  401cfe:	7813      	ldrb	r3, [r2, #0]
  401d00:	3301      	adds	r3, #1
  401d02:	7013      	strb	r3, [r2, #0]
	if (cpu_irq_is_enabled_flags(flags))
  401d04:	b129      	cbz	r1, 401d12 <udd_enable+0x9e>
		cpu_irq_enable();
  401d06:	2201      	movs	r2, #1
  401d08:	4b08      	ldr	r3, [pc, #32]	; (401d2c <udd_enable+0xb8>)
  401d0a:	701a      	strb	r2, [r3, #0]
  401d0c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401d10:	b662      	cpsie	i
	udd_attach();
  401d12:	4b0e      	ldr	r3, [pc, #56]	; (401d4c <udd_enable+0xd8>)
  401d14:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
  401d16:	b12d      	cbz	r5, 401d24 <udd_enable+0xb0>
		cpu_irq_enable();
  401d18:	2201      	movs	r2, #1
  401d1a:	4b04      	ldr	r3, [pc, #16]	; (401d2c <udd_enable+0xb8>)
  401d1c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  401d1e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401d22:	b662      	cpsie	i
}
  401d24:	b003      	add	sp, #12
  401d26:	bd30      	pop	{r4, r5, pc}
  401d28:	e7fe      	b.n	401d28 <udd_enable+0xb4>
  401d2a:	bf00      	nop
  401d2c:	200000a0 	.word	0x200000a0
  401d30:	0040266d 	.word	0x0040266d
  401d34:	004023f5 	.word	0x004023f5
  401d38:	e000e100 	.word	0xe000e100
  401d3c:	200006c4 	.word	0x200006c4
  401d40:	00402735 	.word	0x00402735
  401d44:	200006bd 	.word	0x200006bd
  401d48:	20000f0c 	.word	0x20000f0c
  401d4c:	00401bf9 	.word	0x00401bf9

00401d50 <udd_is_high_speed>:
}
  401d50:	2000      	movs	r0, #0
  401d52:	4770      	bx	lr

00401d54 <udd_set_address>:
	udd_disable_address_state();
  401d54:	4b0d      	ldr	r3, [pc, #52]	; (401d8c <udd_set_address+0x38>)
  401d56:	685a      	ldr	r2, [r3, #4]
  401d58:	f022 0201 	bic.w	r2, r2, #1
  401d5c:	605a      	str	r2, [r3, #4]
	udd_disable_address();
  401d5e:	689a      	ldr	r2, [r3, #8]
  401d60:	f422 7280 	bic.w	r2, r2, #256	; 0x100
  401d64:	609a      	str	r2, [r3, #8]
	if (address) {
  401d66:	4602      	mov	r2, r0
  401d68:	b170      	cbz	r0, 401d88 <udd_set_address+0x34>
		udd_configure_address(address);
  401d6a:	6898      	ldr	r0, [r3, #8]
  401d6c:	f020 007f 	bic.w	r0, r0, #127	; 0x7f
  401d70:	f002 027f 	and.w	r2, r2, #127	; 0x7f
  401d74:	4310      	orrs	r0, r2
  401d76:	6098      	str	r0, [r3, #8]
		udd_enable_address();
  401d78:	689a      	ldr	r2, [r3, #8]
  401d7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
  401d7e:	609a      	str	r2, [r3, #8]
		udd_enable_address_state();
  401d80:	685a      	ldr	r2, [r3, #4]
  401d82:	f042 0201 	orr.w	r2, r2, #1
  401d86:	605a      	str	r2, [r3, #4]
  401d88:	4770      	bx	lr
  401d8a:	bf00      	nop
  401d8c:	40034000 	.word	0x40034000

00401d90 <udd_getaddress>:
	if (Is_udd_address_state_enabled())
  401d90:	4b05      	ldr	r3, [pc, #20]	; (401da8 <udd_getaddress+0x18>)
  401d92:	685b      	ldr	r3, [r3, #4]
  401d94:	f013 0f01 	tst.w	r3, #1
		return udd_get_configured_address();
  401d98:	bf1d      	ittte	ne
  401d9a:	4b03      	ldrne	r3, [pc, #12]	; (401da8 <udd_getaddress+0x18>)
  401d9c:	6898      	ldrne	r0, [r3, #8]
  401d9e:	f000 007f 	andne.w	r0, r0, #127	; 0x7f
	return 0;
  401da2:	2000      	moveq	r0, #0
}
  401da4:	4770      	bx	lr
  401da6:	bf00      	nop
  401da8:	40034000 	.word	0x40034000

00401dac <udd_get_frame_number>:
	return udd_frame_number();
  401dac:	4b02      	ldr	r3, [pc, #8]	; (401db8 <udd_get_frame_number+0xc>)
  401dae:	6818      	ldr	r0, [r3, #0]
}
  401db0:	f3c0 000a 	ubfx	r0, r0, #0, #11
  401db4:	4770      	bx	lr
  401db6:	bf00      	nop
  401db8:	40034000 	.word	0x40034000

00401dbc <udd_get_micro_frame_number>:
}
  401dbc:	2000      	movs	r0, #0
  401dbe:	4770      	bx	lr

00401dc0 <udd_set_setup_payload>:
	udd_g_ctrlreq.payload = payload;
  401dc0:	4b01      	ldr	r3, [pc, #4]	; (401dc8 <udd_set_setup_payload+0x8>)
  401dc2:	6098      	str	r0, [r3, #8]
	udd_g_ctrlreq.payload_size = payload_size;
  401dc4:	8199      	strh	r1, [r3, #12]
  401dc6:	4770      	bx	lr
  401dc8:	20000f14 	.word	0x20000f14

00401dcc <udd_ep_alloc>:
{
  401dcc:	b5f0      	push	{r4, r5, r6, r7, lr}
  401dce:	b083      	sub	sp, #12
	ep = ep & USB_EP_ADDR_MASK;
  401dd0:	f000 040f 	and.w	r4, r0, #15
	if (ep > USB_DEVICE_MAX_EP) {
  401dd4:	2c03      	cmp	r4, #3
  401dd6:	d867      	bhi.n	401ea8 <udd_ep_alloc+0xdc>
  401dd8:	00a3      	lsls	r3, r4, #2
  401dda:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
  401dde:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
	if (Is_udd_endpoint_enabled(ep)) {
  401de2:	6b1d      	ldr	r5, [r3, #48]	; 0x30
  401de4:	f415 4f00 	tst.w	r5, #32768	; 0x8000
  401de8:	d161      	bne.n	401eae <udd_ep_alloc+0xe2>
	if (b_iso && (!udd_is_endpoint_support_iso(ep))) {
  401dea:	f001 0503 	and.w	r5, r1, #3
  401dee:	2d01      	cmp	r5, #1
  401df0:	d050      	beq.n	401e94 <udd_ep_alloc+0xc8>
	if (MaxEndpointSize > udd_get_endpoint_size_max(ep)) {
  401df2:	1f25      	subs	r5, r4, #4
  401df4:	b2ed      	uxtb	r5, r5
  401df6:	2d02      	cmp	r5, #2
  401df8:	bf34      	ite	cc
  401dfa:	f44f 7500 	movcc.w	r5, #512	; 0x200
  401dfe:	2540      	movcs	r5, #64	; 0x40
  401e00:	4295      	cmp	r5, r2
  401e02:	db58      	blt.n	401eb6 <udd_ep_alloc+0xea>
  401e04:	b240      	sxtb	r0, r0
	ptr_job = &udd_ep_job[ep - 1];
  401e06:	1e66      	subs	r6, r4, #1
	ptr_job->size = MaxEndpointSize;
  401e08:	eb06 0786 	add.w	r7, r6, r6, lsl #2
  401e0c:	4d2b      	ldr	r5, [pc, #172]	; (401ebc <udd_ep_alloc+0xf0>)
  401e0e:	eb05 0587 	add.w	r5, r5, r7, lsl #2
  401e12:	f105 0710 	add.w	r7, r5, #16
  401e16:	f8b5 e010 	ldrh.w	lr, [r5, #16]
  401e1a:	f362 0e09 	bfi	lr, r2, #0, #10
  401e1e:	f8a5 e010 	strh.w	lr, [r5, #16]
	ptr_job->b_buf_end = false;
  401e22:	7c6a      	ldrb	r2, [r5, #17]
	ptr_job->b_stall_requested = false;
  401e24:	f002 027f 	and.w	r2, r2, #127	; 0x7f
  401e28:	f36f 1245 	bfc	r2, #5, #1
  401e2c:	746a      	strb	r2, [r5, #17]
	if (b_dir_in) {
  401e2e:	2800      	cmp	r0, #0
  401e30:	db35      	blt.n	401e9e <udd_ep_alloc+0xd2>
	udd_reset_endpoint(ep);
  401e32:	4e23      	ldr	r6, [pc, #140]	; (401ec0 <udd_ep_alloc+0xf4>)
  401e34:	6ab5      	ldr	r5, [r6, #40]	; 0x28
  401e36:	2201      	movs	r2, #1
  401e38:	fa02 f404 	lsl.w	r4, r2, r4
  401e3c:	4325      	orrs	r5, r4
  401e3e:	62b5      	str	r5, [r6, #40]	; 0x28
  401e40:	4635      	mov	r5, r6
  401e42:	6aaa      	ldr	r2, [r5, #40]	; 0x28
  401e44:	4214      	tst	r4, r2
  401e46:	d0fc      	beq.n	401e42 <udd_ep_alloc+0x76>
  401e48:	4d1d      	ldr	r5, [pc, #116]	; (401ec0 <udd_ep_alloc+0xf4>)
  401e4a:	6aaa      	ldr	r2, [r5, #40]	; 0x28
  401e4c:	ea22 0404 	bic.w	r4, r2, r4
  401e50:	62ac      	str	r4, [r5, #40]	; 0x28
	udd_configure_endpoint(ep,
  401e52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401e54:	9201      	str	r2, [sp, #4]
  401e56:	9a01      	ldr	r2, [sp, #4]
  401e58:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  401e5c:	9201      	str	r2, [sp, #4]
  401e5e:	9a01      	ldr	r2, [sp, #4]
  401e60:	f422 4207 	bic.w	r2, r2, #34560	; 0x8700
  401e64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  401e68:	9201      	str	r2, [sp, #4]
  401e6a:	2800      	cmp	r0, #0
  401e6c:	ea4f 2201 	mov.w	r2, r1, lsl #8
  401e70:	f402 7240 	and.w	r2, r2, #768	; 0x300
  401e74:	bfb4      	ite	lt
  401e76:	f442 4204 	orrlt.w	r2, r2, #33792	; 0x8400
  401e7a:	f442 4200 	orrge.w	r2, r2, #32768	; 0x8000
  401e7e:	9901      	ldr	r1, [sp, #4]
  401e80:	4311      	orrs	r1, r2
  401e82:	9101      	str	r1, [sp, #4]
  401e84:	9901      	ldr	r1, [sp, #4]
  401e86:	6319      	str	r1, [r3, #48]	; 0x30
  401e88:	6b19      	ldr	r1, [r3, #48]	; 0x30
  401e8a:	ea32 0101 	bics.w	r1, r2, r1
  401e8e:	d1fb      	bne.n	401e88 <udd_ep_alloc+0xbc>
	return true;
  401e90:	2001      	movs	r0, #1
  401e92:	e00a      	b.n	401eaa <udd_ep_alloc+0xde>
	if (b_iso && (!udd_is_endpoint_support_iso(ep))) {
  401e94:	b16c      	cbz	r4, 401eb2 <udd_ep_alloc+0xe6>
  401e96:	2c03      	cmp	r4, #3
  401e98:	d1ab      	bne.n	401df2 <udd_ep_alloc+0x26>
		return false;
  401e9a:	2000      	movs	r0, #0
  401e9c:	e005      	b.n	401eaa <udd_ep_alloc+0xde>
		ptr_job->bank = 0;
  401e9e:	787a      	ldrb	r2, [r7, #1]
  401ea0:	f36f 0283 	bfc	r2, #2, #2
  401ea4:	707a      	strb	r2, [r7, #1]
  401ea6:	e7c4      	b.n	401e32 <udd_ep_alloc+0x66>
		return false;
  401ea8:	2000      	movs	r0, #0
}
  401eaa:	b003      	add	sp, #12
  401eac:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return false;
  401eae:	2000      	movs	r0, #0
  401eb0:	e7fb      	b.n	401eaa <udd_ep_alloc+0xde>
		return false;
  401eb2:	2000      	movs	r0, #0
  401eb4:	e7f9      	b.n	401eaa <udd_ep_alloc+0xde>
		return false;
  401eb6:	2000      	movs	r0, #0
  401eb8:	e7f7      	b.n	401eaa <udd_ep_alloc+0xde>
  401eba:	bf00      	nop
  401ebc:	200006c4 	.word	0x200006c4
  401ec0:	40034000 	.word	0x40034000

00401ec4 <udd_ep_free>:
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
  401ec4:	f000 020f 	and.w	r2, r0, #15
	if (USB_DEVICE_MAX_EP < ep_index) {
  401ec8:	2a03      	cmp	r2, #3
  401eca:	d822      	bhi.n	401f12 <udd_ep_free+0x4e>
{
  401ecc:	b500      	push	{lr}
  401ece:	b083      	sub	sp, #12
  401ed0:	0091      	lsls	r1, r2, #2
  401ed2:	f101 2140 	add.w	r1, r1, #1073758208	; 0x40004000
  401ed6:	f501 3140 	add.w	r1, r1, #196608	; 0x30000
	udd_disable_endpoint(ep_index);
  401eda:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401edc:	9301      	str	r3, [sp, #4]
  401ede:	9b01      	ldr	r3, [sp, #4]
  401ee0:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401ee4:	9301      	str	r3, [sp, #4]
  401ee6:	9b01      	ldr	r3, [sp, #4]
  401ee8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
  401eec:	9301      	str	r3, [sp, #4]
  401eee:	9b01      	ldr	r3, [sp, #4]
  401ef0:	630b      	str	r3, [r1, #48]	; 0x30
  401ef2:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401ef4:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  401ef8:	d1fb      	bne.n	401ef2 <udd_ep_free+0x2e>
	udd_ep_finish_job(&udd_ep_job[ep - 1], UDD_EP_TRANSFER_ABORT, ep);
  401efa:	1e50      	subs	r0, r2, #1
  401efc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401f00:	2101      	movs	r1, #1
  401f02:	4b04      	ldr	r3, [pc, #16]	; (401f14 <udd_ep_free+0x50>)
  401f04:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401f08:	4b03      	ldr	r3, [pc, #12]	; (401f18 <udd_ep_free+0x54>)
  401f0a:	4798      	blx	r3
}
  401f0c:	b003      	add	sp, #12
  401f0e:	f85d fb04 	ldr.w	pc, [sp], #4
  401f12:	4770      	bx	lr
  401f14:	200006c4 	.word	0x200006c4
  401f18:	00401029 	.word	0x00401029

00401f1c <udd_ep_is_halted>:
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
  401f1c:	f000 000f 	and.w	r0, r0, #15
	if (USB_DEVICE_MAX_EP < ep_index) {
  401f20:	2803      	cmp	r0, #3
  401f22:	d815      	bhi.n	401f50 <udd_ep_is_halted+0x34>
	return ptr_job->b_stall_requested ||
  401f24:	1e43      	subs	r3, r0, #1
  401f26:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401f2a:	4a0a      	ldr	r2, [pc, #40]	; (401f54 <udd_ep_is_halted+0x38>)
  401f2c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  401f30:	7c5b      	ldrb	r3, [r3, #17]
  401f32:	f013 0f20 	tst.w	r3, #32
  401f36:	d109      	bne.n	401f4c <udd_ep_is_halted+0x30>
			Is_udd_endpoint_stall_pending(ep & USB_EP_ADDR_MASK);
  401f38:	300c      	adds	r0, #12
  401f3a:	4b07      	ldr	r3, [pc, #28]	; (401f58 <udd_ep_is_halted+0x3c>)
  401f3c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
	return ptr_job->b_stall_requested ||
  401f40:	f013 0f28 	tst.w	r3, #40	; 0x28
  401f44:	bf14      	ite	ne
  401f46:	2001      	movne	r0, #1
  401f48:	2000      	moveq	r0, #0
  401f4a:	4770      	bx	lr
  401f4c:	2001      	movs	r0, #1
  401f4e:	4770      	bx	lr
		return false;
  401f50:	2000      	movs	r0, #0
}
  401f52:	4770      	bx	lr
  401f54:	200006c4 	.word	0x200006c4
  401f58:	40034000 	.word	0x40034000

00401f5c <udd_ep_set_halt>:
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
  401f5c:	f000 010f 	and.w	r1, r0, #15
	if (USB_DEVICE_MAX_EP < ep_index) {
  401f60:	2903      	cmp	r1, #3
  401f62:	d85f      	bhi.n	402024 <udd_ep_set_halt+0xc8>
{
  401f64:	b410      	push	{r4}
  401f66:	b083      	sub	sp, #12
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  401f68:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401f6c:	fab3 f383 	clz	r3, r3
  401f70:	095b      	lsrs	r3, r3, #5
  401f72:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401f74:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  401f76:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401f7a:	2200      	movs	r2, #0
  401f7c:	4b2c      	ldr	r3, [pc, #176]	; (402030 <udd_ep_set_halt+0xd4>)
  401f7e:	701a      	strb	r2, [r3, #0]
	return flags;
  401f80:	9c01      	ldr	r4, [sp, #4]
	if (b_dir_in && (Is_udd_transmit_ready(ep_index)
  401f82:	f010 0f80 	tst.w	r0, #128	; 0x80
  401f86:	d124      	bne.n	401fd2 <udd_ep_set_halt+0x76>
  401f88:	008a      	lsls	r2, r1, #2
  401f8a:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
  401f8e:	f502 3240 	add.w	r2, r2, #196608	; 0x30000
		udd_enable_stall_handshake(ep_index);
  401f92:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401f94:	9300      	str	r3, [sp, #0]
  401f96:	9b00      	ldr	r3, [sp, #0]
  401f98:	f043 034f 	orr.w	r3, r3, #79	; 0x4f
  401f9c:	9300      	str	r3, [sp, #0]
  401f9e:	9b00      	ldr	r3, [sp, #0]
  401fa0:	f043 0320 	orr.w	r3, r3, #32
  401fa4:	9300      	str	r3, [sp, #0]
  401fa6:	9b00      	ldr	r3, [sp, #0]
  401fa8:	6313      	str	r3, [r2, #48]	; 0x30
  401faa:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401fac:	f013 0f20 	tst.w	r3, #32
  401fb0:	d0fb      	beq.n	401faa <udd_ep_set_halt+0x4e>
		udd_enable_endpoint_interrupt(ep_index);
  401fb2:	2301      	movs	r3, #1
  401fb4:	fa03 f101 	lsl.w	r1, r3, r1
  401fb8:	4b1e      	ldr	r3, [pc, #120]	; (402034 <udd_ep_set_halt+0xd8>)
  401fba:	6119      	str	r1, [r3, #16]
	if (cpu_irq_is_enabled_flags(flags))
  401fbc:	2c00      	cmp	r4, #0
  401fbe:	d035      	beq.n	40202c <udd_ep_set_halt+0xd0>
		cpu_irq_enable();
  401fc0:	2001      	movs	r0, #1
  401fc2:	4b1b      	ldr	r3, [pc, #108]	; (402030 <udd_ep_set_halt+0xd4>)
  401fc4:	7018      	strb	r0, [r3, #0]
  401fc6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401fca:	b662      	cpsie	i
}
  401fcc:	b003      	add	sp, #12
  401fce:	bc10      	pop	{r4}
  401fd0:	4770      	bx	lr
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
  401fd2:	1e4b      	subs	r3, r1, #1
	if (b_dir_in && (Is_udd_transmit_ready(ep_index)
  401fd4:	f101 020c 	add.w	r2, r1, #12
  401fd8:	4816      	ldr	r0, [pc, #88]	; (402034 <udd_ep_set_halt+0xd8>)
  401fda:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
  401fde:	f012 0f10 	tst.w	r2, #16
  401fe2:	d109      	bne.n	401ff8 <udd_ep_set_halt+0x9c>
				|| ptr_job->bank > 1)) {
  401fe4:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  401fe8:	4813      	ldr	r0, [pc, #76]	; (402038 <udd_ep_set_halt+0xdc>)
  401fea:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  401fee:	7c52      	ldrb	r2, [r2, #17]
  401ff0:	f3c2 0281 	ubfx	r2, r2, #2, #2
  401ff4:	2a01      	cmp	r2, #1
  401ff6:	ddc7      	ble.n	401f88 <udd_ep_set_halt+0x2c>
		ptr_job->b_stall_requested = true;
  401ff8:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  401ffc:	4b0e      	ldr	r3, [pc, #56]	; (402038 <udd_ep_set_halt+0xdc>)
  401ffe:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  402002:	7c5a      	ldrb	r2, [r3, #17]
  402004:	f042 0220 	orr.w	r2, r2, #32
  402008:	745a      	strb	r2, [r3, #17]
		udd_enable_endpoint_interrupt(ep_index);
  40200a:	2301      	movs	r3, #1
  40200c:	fa03 f101 	lsl.w	r1, r3, r1
  402010:	4b08      	ldr	r3, [pc, #32]	; (402034 <udd_ep_set_halt+0xd8>)
  402012:	6119      	str	r1, [r3, #16]
	if (cpu_irq_is_enabled_flags(flags))
  402014:	b144      	cbz	r4, 402028 <udd_ep_set_halt+0xcc>
		cpu_irq_enable();
  402016:	2001      	movs	r0, #1
  402018:	4b05      	ldr	r3, [pc, #20]	; (402030 <udd_ep_set_halt+0xd4>)
  40201a:	7018      	strb	r0, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  40201c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402020:	b662      	cpsie	i
  402022:	e7d3      	b.n	401fcc <udd_ep_set_halt+0x70>
		return false;
  402024:	2000      	movs	r0, #0
  402026:	4770      	bx	lr
		return true;
  402028:	2001      	movs	r0, #1
  40202a:	e7cf      	b.n	401fcc <udd_ep_set_halt+0x70>
	return true;
  40202c:	2001      	movs	r0, #1
  40202e:	e7cd      	b.n	401fcc <udd_ep_set_halt+0x70>
  402030:	200000a0 	.word	0x200000a0
  402034:	40034000 	.word	0x40034000
  402038:	200006c4 	.word	0x200006c4

0040203c <udd_ep_clear_halt>:
	ep &= USB_EP_ADDR_MASK;
  40203c:	f000 000f 	and.w	r0, r0, #15
	if (USB_DEVICE_MAX_EP < ep)
  402040:	2803      	cmp	r0, #3
  402042:	d85e      	bhi.n	402102 <udd_ep_clear_halt+0xc6>
{
  402044:	b530      	push	{r4, r5, lr}
  402046:	b083      	sub	sp, #12
	ptr_job = &udd_ep_job[ep - 1];
  402048:	1e44      	subs	r4, r0, #1
	ptr_job->b_stall_requested = false;
  40204a:	eb04 0284 	add.w	r2, r4, r4, lsl #2
  40204e:	4b2f      	ldr	r3, [pc, #188]	; (40210c <udd_ep_clear_halt+0xd0>)
  402050:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  402054:	7c5a      	ldrb	r2, [r3, #17]
  402056:	f36f 1245 	bfc	r2, #5, #1
  40205a:	745a      	strb	r2, [r3, #17]
  40205c:	0083      	lsls	r3, r0, #2
  40205e:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
  402062:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
	if (Is_udd_endpoint_stall_requested(ep)) {
  402066:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402068:	f012 0f20 	tst.w	r2, #32
  40206c:	d04b      	beq.n	402106 <udd_ep_clear_halt+0xca>
		udd_disable_stall_handshake(ep);
  40206e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402070:	9200      	str	r2, [sp, #0]
  402072:	9a00      	ldr	r2, [sp, #0]
  402074:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  402078:	9200      	str	r2, [sp, #0]
  40207a:	9a00      	ldr	r2, [sp, #0]
  40207c:	f022 0220 	bic.w	r2, r2, #32
  402080:	9200      	str	r2, [sp, #0]
  402082:	9a00      	ldr	r2, [sp, #0]
  402084:	631a      	str	r2, [r3, #48]	; 0x30
  402086:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402088:	f012 0f20 	tst.w	r2, #32
  40208c:	d1fb      	bne.n	402086 <udd_ep_clear_halt+0x4a>
		udd_reset_endpoint(ep);
  40208e:	4d20      	ldr	r5, [pc, #128]	; (402110 <udd_ep_clear_halt+0xd4>)
  402090:	6aa9      	ldr	r1, [r5, #40]	; 0x28
  402092:	2201      	movs	r2, #1
  402094:	fa02 f000 	lsl.w	r0, r2, r0
  402098:	4301      	orrs	r1, r0
  40209a:	62a9      	str	r1, [r5, #40]	; 0x28
  40209c:	4629      	mov	r1, r5
  40209e:	6a8a      	ldr	r2, [r1, #40]	; 0x28
  4020a0:	4210      	tst	r0, r2
  4020a2:	d0fc      	beq.n	40209e <udd_ep_clear_halt+0x62>
  4020a4:	491a      	ldr	r1, [pc, #104]	; (402110 <udd_ep_clear_halt+0xd4>)
  4020a6:	6a8a      	ldr	r2, [r1, #40]	; 0x28
  4020a8:	ea22 0000 	bic.w	r0, r2, r0
  4020ac:	6288      	str	r0, [r1, #40]	; 0x28
		udd_ack_stall(ep);
  4020ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4020b0:	9201      	str	r2, [sp, #4]
  4020b2:	9a01      	ldr	r2, [sp, #4]
  4020b4:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  4020b8:	9201      	str	r2, [sp, #4]
  4020ba:	9a01      	ldr	r2, [sp, #4]
  4020bc:	f022 0208 	bic.w	r2, r2, #8
  4020c0:	9201      	str	r2, [sp, #4]
  4020c2:	9a01      	ldr	r2, [sp, #4]
  4020c4:	631a      	str	r2, [r3, #48]	; 0x30
  4020c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4020c8:	f012 0f08 	tst.w	r2, #8
  4020cc:	d1fb      	bne.n	4020c6 <udd_ep_clear_halt+0x8a>
		if (ptr_job->busy == true) {
  4020ce:	eb04 0384 	add.w	r3, r4, r4, lsl #2
  4020d2:	4a0e      	ldr	r2, [pc, #56]	; (40210c <udd_ep_clear_halt+0xd0>)
  4020d4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4020d8:	7c5b      	ldrb	r3, [r3, #17]
  4020da:	f013 0f10 	tst.w	r3, #16
  4020de:	d101      	bne.n	4020e4 <udd_ep_clear_halt+0xa8>
	return true;
  4020e0:	2001      	movs	r0, #1
  4020e2:	e011      	b.n	402108 <udd_ep_clear_halt+0xcc>
			ptr_job->busy = false;
  4020e4:	4611      	mov	r1, r2
  4020e6:	00a2      	lsls	r2, r4, #2
  4020e8:	1913      	adds	r3, r2, r4
  4020ea:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  4020ee:	7c58      	ldrb	r0, [r3, #17]
  4020f0:	f36f 1004 	bfc	r0, #4, #1
  4020f4:	7458      	strb	r0, [r3, #17]
			ptr_job->call_nohalt();
  4020f6:	4414      	add	r4, r2
  4020f8:	f851 3024 	ldr.w	r3, [r1, r4, lsl #2]
  4020fc:	4798      	blx	r3
	return true;
  4020fe:	2001      	movs	r0, #1
  402100:	e002      	b.n	402108 <udd_ep_clear_halt+0xcc>
		return false;
  402102:	2000      	movs	r0, #0
  402104:	4770      	bx	lr
	return true;
  402106:	2001      	movs	r0, #1
}
  402108:	b003      	add	sp, #12
  40210a:	bd30      	pop	{r4, r5, pc}
  40210c:	200006c4 	.word	0x200006c4
  402110:	40034000 	.word	0x40034000

00402114 <udd_ep_run>:
{
  402114:	b5f0      	push	{r4, r5, r6, r7, lr}
  402116:	b083      	sub	sp, #12
	ep &= USB_EP_ADDR_MASK;
  402118:	f000 070f 	and.w	r7, r0, #15
	if (USB_DEVICE_MAX_EP < ep) {
  40211c:	2f03      	cmp	r7, #3
  40211e:	f200 80a2 	bhi.w	402266 <udd_ep_run+0x152>
  402122:	00bc      	lsls	r4, r7, #2
  402124:	f104 2440 	add.w	r4, r4, #1073758208	; 0x40004000
  402128:	f504 3440 	add.w	r4, r4, #196608	; 0x30000
	if ((!Is_udd_endpoint_enabled(ep))
  40212c:	6b25      	ldr	r5, [r4, #48]	; 0x30
  40212e:	f415 4f00 	tst.w	r5, #32768	; 0x8000
  402132:	f000 809b 	beq.w	40226c <udd_ep_run+0x158>
	ptr_job = &udd_ep_job[ep - 1];
  402136:	1e7d      	subs	r5, r7, #1
			|| ptr_job->b_stall_requested
  402138:	eb05 0e85 	add.w	lr, r5, r5, lsl #2
  40213c:	4e50      	ldr	r6, [pc, #320]	; (402280 <udd_ep_run+0x16c>)
  40213e:	eb06 068e 	add.w	r6, r6, lr, lsl #2
  402142:	7c76      	ldrb	r6, [r6, #17]
  402144:	f016 0f20 	tst.w	r6, #32
  402148:	f040 8092 	bne.w	402270 <udd_ep_run+0x15c>
			|| Is_udd_endpoint_stall_requested(ep)) {
  40214c:	6b26      	ldr	r6, [r4, #48]	; 0x30
  40214e:	f016 0f20 	tst.w	r6, #32
  402152:	f040 808f 	bne.w	402274 <udd_ep_run+0x160>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  402156:	f3ef 8610 	mrs	r6, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40215a:	fab6 f686 	clz	r6, r6
  40215e:	0976      	lsrs	r6, r6, #5
  402160:	9600      	str	r6, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  402162:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  402164:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402168:	f04f 0e00 	mov.w	lr, #0
  40216c:	4e45      	ldr	r6, [pc, #276]	; (402284 <udd_ep_run+0x170>)
  40216e:	f886 e000 	strb.w	lr, [r6]
	return flags;
  402172:	f8dd c000 	ldr.w	ip, [sp]
	if (ptr_job->busy == true) {
  402176:	eb05 0e85 	add.w	lr, r5, r5, lsl #2
  40217a:	4e41      	ldr	r6, [pc, #260]	; (402280 <udd_ep_run+0x16c>)
  40217c:	eb06 068e 	add.w	r6, r6, lr, lsl #2
  402180:	7c76      	ldrb	r6, [r6, #17]
  402182:	f016 0f10 	tst.w	r6, #16
  402186:	d00a      	beq.n	40219e <udd_ep_run+0x8a>
	if (cpu_irq_is_enabled_flags(flags))
  402188:	f1bc 0f00 	cmp.w	ip, #0
  40218c:	d074      	beq.n	402278 <udd_ep_run+0x164>
		cpu_irq_enable();
  40218e:	2201      	movs	r2, #1
  402190:	4b3c      	ldr	r3, [pc, #240]	; (402284 <udd_ep_run+0x170>)
  402192:	701a      	strb	r2, [r3, #0]
  402194:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402198:	b662      	cpsie	i
		return false; // Job already on going
  40219a:	2000      	movs	r0, #0
  40219c:	e064      	b.n	402268 <udd_ep_run+0x154>
	ptr_job->busy = true;
  40219e:	eb05 0e85 	add.w	lr, r5, r5, lsl #2
  4021a2:	4e37      	ldr	r6, [pc, #220]	; (402280 <udd_ep_run+0x16c>)
  4021a4:	eb06 068e 	add.w	r6, r6, lr, lsl #2
  4021a8:	f896 e011 	ldrb.w	lr, [r6, #17]
  4021ac:	f04e 0e10 	orr.w	lr, lr, #16
  4021b0:	f886 e011 	strb.w	lr, [r6, #17]
	if (cpu_irq_is_enabled_flags(flags))
  4021b4:	f1bc 0f00 	cmp.w	ip, #0
  4021b8:	d007      	beq.n	4021ca <udd_ep_run+0xb6>
		cpu_irq_enable();
  4021ba:	f04f 0e01 	mov.w	lr, #1
  4021be:	4e31      	ldr	r6, [pc, #196]	; (402284 <udd_ep_run+0x170>)
  4021c0:	f886 e000 	strb.w	lr, [r6]
  __ASM volatile ("dmb 0xF":::"memory");
  4021c4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4021c8:	b662      	cpsie	i
	ptr_job->buf = buf;
  4021ca:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 402280 <udd_ep_run+0x16c>
  4021ce:	eb05 0685 	add.w	r6, r5, r5, lsl #2
  4021d2:	00b6      	lsls	r6, r6, #2
  4021d4:	eb0c 0e06 	add.w	lr, ip, r6
  4021d8:	f8ce 2004 	str.w	r2, [lr, #4]
	ptr_job->buf_size = buf_size;
  4021dc:	f8ce 3008 	str.w	r3, [lr, #8]
	ptr_job->buf_cnt = 0;
  4021e0:	2200      	movs	r2, #0
  4021e2:	f8ce 200c 	str.w	r2, [lr, #12]
	ptr_job->call_trans = callback;
  4021e6:	9a08      	ldr	r2, [sp, #32]
  4021e8:	f84c 2006 	str.w	r2, [ip, r6]
	ptr_job->b_shortpacket = b_shortpacket || (buf_size == 0);
  4021ec:	b911      	cbnz	r1, 4021f4 <udd_ep_run+0xe0>
  4021ee:	fab3 f183 	clz	r1, r3
  4021f2:	0949      	lsrs	r1, r1, #5
  4021f4:	4a22      	ldr	r2, [pc, #136]	; (402280 <udd_ep_run+0x16c>)
  4021f6:	00ae      	lsls	r6, r5, #2
  4021f8:	1973      	adds	r3, r6, r5
  4021fa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4021fe:	7c5b      	ldrb	r3, [r3, #17]
  402200:	f361 1386 	bfi	r3, r1, #6, #1
	ptr_job->b_buf_end = false;
  402204:	4435      	add	r5, r6
  402206:	eb02 0285 	add.w	r2, r2, r5, lsl #2
  40220a:	f36f 13c7 	bfc	r3, #7, #1
  40220e:	7453      	strb	r3, [r2, #17]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  402210:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402214:	fab3 f383 	clz	r3, r3
  402218:	095b      	lsrs	r3, r3, #5
  40221a:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40221c:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  40221e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402222:	2200      	movs	r2, #0
  402224:	4b17      	ldr	r3, [pc, #92]	; (402284 <udd_ep_run+0x170>)
  402226:	701a      	strb	r2, [r3, #0]
	return flags;
  402228:	9d01      	ldr	r5, [sp, #4]
	udd_enable_endpoint_interrupt(ep);
  40222a:	2301      	movs	r3, #1
  40222c:	40bb      	lsls	r3, r7
  40222e:	4a16      	ldr	r2, [pc, #88]	; (402288 <udd_ep_run+0x174>)
  402230:	6113      	str	r3, [r2, #16]
	if (b_dir_in) {
  402232:	f010 0f80 	tst.w	r0, #128	; 0x80
  402236:	d107      	bne.n	402248 <udd_ep_run+0x134>
	if (cpu_irq_is_enabled_flags(flags))
  402238:	b305      	cbz	r5, 40227c <udd_ep_run+0x168>
		cpu_irq_enable();
  40223a:	2001      	movs	r0, #1
  40223c:	4b11      	ldr	r3, [pc, #68]	; (402284 <udd_ep_run+0x170>)
  40223e:	7018      	strb	r0, [r3, #0]
  402240:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402244:	b662      	cpsie	i
  402246:	e00f      	b.n	402268 <udd_ep_run+0x154>
		if (Is_udd_in_pending(ep)) {
  402248:	6b23      	ldr	r3, [r4, #48]	; 0x30
  40224a:	f013 0f11 	tst.w	r3, #17
  40224e:	d1f3      	bne.n	402238 <udd_ep_run+0x124>
			if (udd_ep_in_sent(ep, true)) {
  402250:	2101      	movs	r1, #1
  402252:	4638      	mov	r0, r7
  402254:	4b0d      	ldr	r3, [pc, #52]	; (40228c <udd_ep_run+0x178>)
  402256:	4798      	blx	r3
  402258:	2800      	cmp	r0, #0
  40225a:	d0ed      	beq.n	402238 <udd_ep_run+0x124>
				udd_ep_in_sent(ep, false);
  40225c:	2100      	movs	r1, #0
  40225e:	4638      	mov	r0, r7
  402260:	4b0a      	ldr	r3, [pc, #40]	; (40228c <udd_ep_run+0x178>)
  402262:	4798      	blx	r3
  402264:	e7e8      	b.n	402238 <udd_ep_run+0x124>
		return false;
  402266:	2000      	movs	r0, #0
}
  402268:	b003      	add	sp, #12
  40226a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return false; // Endpoint is halted
  40226c:	2000      	movs	r0, #0
  40226e:	e7fb      	b.n	402268 <udd_ep_run+0x154>
  402270:	2000      	movs	r0, #0
  402272:	e7f9      	b.n	402268 <udd_ep_run+0x154>
  402274:	2000      	movs	r0, #0
  402276:	e7f7      	b.n	402268 <udd_ep_run+0x154>
		return false; // Job already on going
  402278:	2000      	movs	r0, #0
  40227a:	e7f5      	b.n	402268 <udd_ep_run+0x154>
	return true;
  40227c:	2001      	movs	r0, #1
  40227e:	e7f3      	b.n	402268 <udd_ep_run+0x154>
  402280:	200006c4 	.word	0x200006c4
  402284:	200000a0 	.word	0x200000a0
  402288:	40034000 	.word	0x40034000
  40228c:	0040113d 	.word	0x0040113d

00402290 <udd_ep_abort>:
{
  402290:	b5f0      	push	{r4, r5, r6, r7, lr}
  402292:	b087      	sub	sp, #28
	ep &= USB_EP_ADDR_MASK;
  402294:	f000 050f 	and.w	r5, r0, #15
	if (USB_DEVICE_MAX_EP < ep)
  402298:	2d03      	cmp	r5, #3
  40229a:	d840      	bhi.n	40231e <udd_ep_abort+0x8e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  40229c:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4022a0:	fab3 f383 	clz	r3, r3
  4022a4:	095b      	lsrs	r3, r3, #5
  4022a6:	9305      	str	r3, [sp, #20]
  __ASM volatile ("cpsid i" : : : "memory");
  4022a8:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  4022aa:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4022ae:	2200      	movs	r2, #0
  4022b0:	4b4b      	ldr	r3, [pc, #300]	; (4023e0 <udd_ep_abort+0x150>)
  4022b2:	701a      	strb	r2, [r3, #0]
	return flags;
  4022b4:	9b05      	ldr	r3, [sp, #20]
	udd_disable_endpoint_interrupt(ep);
  4022b6:	2401      	movs	r4, #1
  4022b8:	40ac      	lsls	r4, r5
  4022ba:	4a4a      	ldr	r2, [pc, #296]	; (4023e4 <udd_ep_abort+0x154>)
  4022bc:	6154      	str	r4, [r2, #20]
	if (cpu_irq_is_enabled_flags(flags))
  4022be:	b12b      	cbz	r3, 4022cc <udd_ep_abort+0x3c>
		cpu_irq_enable();
  4022c0:	2201      	movs	r2, #1
  4022c2:	4b47      	ldr	r3, [pc, #284]	; (4023e0 <udd_ep_abort+0x150>)
  4022c4:	701a      	strb	r2, [r3, #0]
  4022c6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4022ca:	b662      	cpsie	i
	if (b_dir_in) {
  4022cc:	f010 0f80 	tst.w	r0, #128	; 0x80
  4022d0:	d127      	bne.n	402322 <udd_ep_abort+0x92>
  4022d2:	00ae      	lsls	r6, r5, #2
  4022d4:	f106 2640 	add.w	r6, r6, #1073758208	; 0x40004000
  4022d8:	f506 3640 	add.w	r6, r6, #196608	; 0x30000
		while(Is_udd_any_bank_received(ep)) {
  4022dc:	6b33      	ldr	r3, [r6, #48]	; 0x30
  4022de:	f013 0f42 	tst.w	r3, #66	; 0x42
  4022e2:	d006      	beq.n	4022f2 <udd_ep_abort+0x62>
			udd_ep_ack_out_received(ep);
  4022e4:	4f40      	ldr	r7, [pc, #256]	; (4023e8 <udd_ep_abort+0x158>)
  4022e6:	4628      	mov	r0, r5
  4022e8:	47b8      	blx	r7
		while(Is_udd_any_bank_received(ep)) {
  4022ea:	6b33      	ldr	r3, [r6, #48]	; 0x30
  4022ec:	f013 0f42 	tst.w	r3, #66	; 0x42
  4022f0:	d1f9      	bne.n	4022e6 <udd_ep_abort+0x56>
	udd_reset_endpoint(ep);
  4022f2:	4a3c      	ldr	r2, [pc, #240]	; (4023e4 <udd_ep_abort+0x154>)
  4022f4:	6a93      	ldr	r3, [r2, #40]	; 0x28
  4022f6:	4323      	orrs	r3, r4
  4022f8:	6293      	str	r3, [r2, #40]	; 0x28
  4022fa:	6a93      	ldr	r3, [r2, #40]	; 0x28
  4022fc:	421c      	tst	r4, r3
  4022fe:	d0fc      	beq.n	4022fa <udd_ep_abort+0x6a>
  402300:	4a38      	ldr	r2, [pc, #224]	; (4023e4 <udd_ep_abort+0x154>)
  402302:	6a93      	ldr	r3, [r2, #40]	; 0x28
  402304:	ea23 0404 	bic.w	r4, r3, r4
  402308:	6294      	str	r4, [r2, #40]	; 0x28
	udd_ep_finish_job(&udd_ep_job[ep - 1], UDD_EP_TRANSFER_ABORT, ep);
  40230a:	1e68      	subs	r0, r5, #1
  40230c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402310:	462a      	mov	r2, r5
  402312:	2101      	movs	r1, #1
  402314:	4b35      	ldr	r3, [pc, #212]	; (4023ec <udd_ep_abort+0x15c>)
  402316:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  40231a:	4b35      	ldr	r3, [pc, #212]	; (4023f0 <udd_ep_abort+0x160>)
  40231c:	4798      	blx	r3
}
  40231e:	b007      	add	sp, #28
  402320:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402322:	00ab      	lsls	r3, r5, #2
  402324:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
  402328:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
		if (Is_udd_transmit_ready(ep)) {
  40232c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40232e:	f012 0f10 	tst.w	r2, #16
  402332:	d03a      	beq.n	4023aa <udd_ep_abort+0x11a>
			udd_kill_data_in_fifo(ep,
  402334:	b34d      	cbz	r5, 40238a <udd_ep_abort+0xfa>
  402336:	2d03      	cmp	r5, #3
  402338:	d027      	beq.n	40238a <udd_ep_abort+0xfa>
  40233a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40233c:	9201      	str	r2, [sp, #4]
  40233e:	9a01      	ldr	r2, [sp, #4]
  402340:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  402344:	9201      	str	r2, [sp, #4]
  402346:	9a01      	ldr	r2, [sp, #4]
  402348:	f022 0210 	bic.w	r2, r2, #16
  40234c:	9201      	str	r2, [sp, #4]
  40234e:	9a01      	ldr	r2, [sp, #4]
  402350:	631a      	str	r2, [r3, #48]	; 0x30
  402352:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402354:	f012 0f10 	tst.w	r2, #16
  402358:	d1fb      	bne.n	402352 <udd_ep_abort+0xc2>
  40235a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40235c:	f012 0f10 	tst.w	r2, #16
  402360:	d1fb      	bne.n	40235a <udd_ep_abort+0xca>
  402362:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402364:	9202      	str	r2, [sp, #8]
  402366:	9a02      	ldr	r2, [sp, #8]
  402368:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  40236c:	9202      	str	r2, [sp, #8]
  40236e:	9a02      	ldr	r2, [sp, #8]
  402370:	f042 0210 	orr.w	r2, r2, #16
  402374:	9202      	str	r2, [sp, #8]
  402376:	9a02      	ldr	r2, [sp, #8]
  402378:	631a      	str	r2, [r3, #48]	; 0x30
  40237a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40237c:	f012 0f10 	tst.w	r2, #16
  402380:	d0fb      	beq.n	40237a <udd_ep_abort+0xea>
  402382:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402384:	f012 0f10 	tst.w	r2, #16
  402388:	d0fb      	beq.n	402382 <udd_ep_abort+0xf2>
  40238a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40238c:	9203      	str	r2, [sp, #12]
  40238e:	9a03      	ldr	r2, [sp, #12]
  402390:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  402394:	9203      	str	r2, [sp, #12]
  402396:	9a03      	ldr	r2, [sp, #12]
  402398:	f022 0210 	bic.w	r2, r2, #16
  40239c:	9203      	str	r2, [sp, #12]
  40239e:	9a03      	ldr	r2, [sp, #12]
  4023a0:	631a      	str	r2, [r3, #48]	; 0x30
  4023a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4023a4:	f012 0f10 	tst.w	r2, #16
  4023a8:	d1fb      	bne.n	4023a2 <udd_ep_abort+0x112>
		udd_ack_in_sent(ep);
  4023aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4023ac:	9204      	str	r2, [sp, #16]
  4023ae:	9a04      	ldr	r2, [sp, #16]
  4023b0:	f042 024f 	orr.w	r2, r2, #79	; 0x4f
  4023b4:	9204      	str	r2, [sp, #16]
  4023b6:	9a04      	ldr	r2, [sp, #16]
  4023b8:	f022 0201 	bic.w	r2, r2, #1
  4023bc:	9204      	str	r2, [sp, #16]
  4023be:	9a04      	ldr	r2, [sp, #16]
  4023c0:	631a      	str	r2, [r3, #48]	; 0x30
  4023c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4023c4:	f012 0f01 	tst.w	r2, #1
  4023c8:	d1fb      	bne.n	4023c2 <udd_ep_abort+0x132>
		udd_ep_job[ep - 1].bank = 0;
  4023ca:	1e6b      	subs	r3, r5, #1
  4023cc:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  4023d0:	4b06      	ldr	r3, [pc, #24]	; (4023ec <udd_ep_abort+0x15c>)
  4023d2:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  4023d6:	7c5a      	ldrb	r2, [r3, #17]
  4023d8:	f36f 0283 	bfc	r2, #2, #2
  4023dc:	745a      	strb	r2, [r3, #17]
  4023de:	e788      	b.n	4022f2 <udd_ep_abort+0x62>
  4023e0:	200000a0 	.word	0x200000a0
  4023e4:	40034000 	.word	0x40034000
  4023e8:	00401069 	.word	0x00401069
  4023ec:	200006c4 	.word	0x200006c4
  4023f0:	00401029 	.word	0x00401029

004023f4 <sysclk_enable_usb>:
 *
 * \param pll_id Source of the USB clock.
 * \param div Actual clock divisor. Must be superior to 0.
 */
void sysclk_enable_usb(void)
{
  4023f4:	b510      	push	{r4, lr}
	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
		break;

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4023f6:	2020      	movs	r0, #32
  4023f8:	4b0a      	ldr	r3, [pc, #40]	; (402424 <sysclk_enable_usb+0x30>)
  4023fa:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4023fc:	4c0a      	ldr	r4, [pc, #40]	; (402428 <sysclk_enable_usb+0x34>)
  4023fe:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  402400:	2800      	cmp	r0, #0
  402402:	d0fc      	beq.n	4023fe <sysclk_enable_usb+0xa>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		pmc_disable_pllbck();
  402404:	4b09      	ldr	r3, [pc, #36]	; (40242c <sysclk_enable_usb+0x38>)
  402406:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  402408:	4a09      	ldr	r2, [pc, #36]	; (402430 <sysclk_enable_usb+0x3c>)
  40240a:	4b0a      	ldr	r3, [pc, #40]	; (402434 <sysclk_enable_usb+0x40>)
  40240c:	62da      	str	r2, [r3, #44]	; 0x2c
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
	} else {
		return pmc_is_locked_pllbck();
  40240e:	4c0a      	ldr	r4, [pc, #40]	; (402438 <sysclk_enable_usb+0x44>)
  402410:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  402412:	2800      	cmp	r0, #0
  402414:	d0fc      	beq.n	402410 <sysclk_enable_usb+0x1c>

		pll_enable_source(CONFIG_PLL1_SOURCE);
		pll_config_defaults(&pllcfg, 1);
		pll_enable(&pllcfg, 1);
		pll_wait_for_lock(1);
		pmc_switch_udpck_to_pllbck(CONFIG_USBCLK_DIV - 1);
  402416:	2001      	movs	r0, #1
  402418:	4b08      	ldr	r3, [pc, #32]	; (40243c <sysclk_enable_usb+0x48>)
  40241a:	4798      	blx	r3
		pmc_enable_udpck();
  40241c:	4b08      	ldr	r3, [pc, #32]	; (402440 <sysclk_enable_usb+0x4c>)
  40241e:	4798      	blx	r3
  402420:	bd10      	pop	{r4, pc}
  402422:	bf00      	nop
  402424:	004025d5 	.word	0x004025d5
  402428:	00402621 	.word	0x00402621
  40242c:	00402651 	.word	0x00402651
  402430:	000f3f02 	.word	0x000f3f02
  402434:	400e0400 	.word	0x400e0400
  402438:	0040265d 	.word	0x0040265d
  40243c:	00402715 	.word	0x00402715
  402440:	00402729 	.word	0x00402729

00402444 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  402444:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  402446:	480e      	ldr	r0, [pc, #56]	; (402480 <sysclk_init+0x3c>)
  402448:	4b0e      	ldr	r3, [pc, #56]	; (402484 <sysclk_init+0x40>)
  40244a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  40244c:	2020      	movs	r0, #32
  40244e:	4b0e      	ldr	r3, [pc, #56]	; (402488 <sysclk_init+0x44>)
  402450:	4798      	blx	r3
		return pmc_osc_is_ready_mainck();
  402452:	4c0e      	ldr	r4, [pc, #56]	; (40248c <sysclk_init+0x48>)
  402454:	47a0      	blx	r4
  402456:	2800      	cmp	r0, #0
  402458:	d0fc      	beq.n	402454 <sysclk_init+0x10>
		pmc_disable_pllack(); // Always stop PLL first!
  40245a:	4b0d      	ldr	r3, [pc, #52]	; (402490 <sysclk_init+0x4c>)
  40245c:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  40245e:	4a0d      	ldr	r2, [pc, #52]	; (402494 <sysclk_init+0x50>)
  402460:	4b0d      	ldr	r3, [pc, #52]	; (402498 <sysclk_init+0x54>)
  402462:	629a      	str	r2, [r3, #40]	; 0x28
		return pmc_is_locked_pllack();
  402464:	4c0d      	ldr	r4, [pc, #52]	; (40249c <sysclk_init+0x58>)
  402466:	47a0      	blx	r4
  402468:	2800      	cmp	r0, #0
  40246a:	d0fc      	beq.n	402466 <sysclk_init+0x22>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40246c:	2010      	movs	r0, #16
  40246e:	4b0c      	ldr	r3, [pc, #48]	; (4024a0 <sysclk_init+0x5c>)
  402470:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  402472:	4b0c      	ldr	r3, [pc, #48]	; (4024a4 <sysclk_init+0x60>)
  402474:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  402476:	4802      	ldr	r0, [pc, #8]	; (402480 <sysclk_init+0x3c>)
  402478:	4b02      	ldr	r3, [pc, #8]	; (402484 <sysclk_init+0x40>)
  40247a:	4798      	blx	r3
  40247c:	bd10      	pop	{r4, pc}
  40247e:	bf00      	nop
  402480:	07270e00 	.word	0x07270e00
  402484:	00402959 	.word	0x00402959
  402488:	004025d5 	.word	0x004025d5
  40248c:	00402621 	.word	0x00402621
  402490:	00402631 	.word	0x00402631
  402494:	20133f01 	.word	0x20133f01
  402498:	400e0400 	.word	0x400e0400
  40249c:	00402641 	.word	0x00402641
  4024a0:	00402571 	.word	0x00402571
  4024a4:	00402849 	.word	0x00402849

004024a8 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  4024a8:	6301      	str	r1, [r0, #48]	; 0x30
  4024aa:	4770      	bx	lr

004024ac <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  4024ac:	6341      	str	r1, [r0, #52]	; 0x34
  4024ae:	4770      	bx	lr

004024b0 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4024b0:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4024b2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4024b6:	d039      	beq.n	40252c <pio_set_peripheral+0x7c>
  4024b8:	d813      	bhi.n	4024e2 <pio_set_peripheral+0x32>
  4024ba:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4024be:	d025      	beq.n	40250c <pio_set_peripheral+0x5c>
  4024c0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4024c4:	d10a      	bne.n	4024dc <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4024c6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4024c8:	4313      	orrs	r3, r2
  4024ca:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4024cc:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4024ce:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4024d0:	400b      	ands	r3, r1
  4024d2:	ea23 0302 	bic.w	r3, r3, r2
  4024d6:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4024d8:	6042      	str	r2, [r0, #4]
  4024da:	4770      	bx	lr
	switch (ul_type) {
  4024dc:	2900      	cmp	r1, #0
  4024de:	d1fb      	bne.n	4024d8 <pio_set_peripheral+0x28>
  4024e0:	4770      	bx	lr
  4024e2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4024e6:	d020      	beq.n	40252a <pio_set_peripheral+0x7a>
  4024e8:	d809      	bhi.n	4024fe <pio_set_peripheral+0x4e>
  4024ea:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4024ee:	d1f3      	bne.n	4024d8 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4024f0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4024f2:	4313      	orrs	r3, r2
  4024f4:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4024f6:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4024f8:	4313      	orrs	r3, r2
  4024fa:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4024fc:	e7ec      	b.n	4024d8 <pio_set_peripheral+0x28>
	switch (ul_type) {
  4024fe:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  402502:	d012      	beq.n	40252a <pio_set_peripheral+0x7a>
  402504:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  402508:	d00f      	beq.n	40252a <pio_set_peripheral+0x7a>
  40250a:	e7e5      	b.n	4024d8 <pio_set_peripheral+0x28>
{
  40250c:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  40250e:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  402510:	6f04      	ldr	r4, [r0, #112]	; 0x70
  402512:	43d3      	mvns	r3, r2
  402514:	4021      	ands	r1, r4
  402516:	461c      	mov	r4, r3
  402518:	4019      	ands	r1, r3
  40251a:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40251c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40251e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  402520:	400b      	ands	r3, r1
  402522:	4023      	ands	r3, r4
  402524:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  402526:	6042      	str	r2, [r0, #4]
}
  402528:	bc10      	pop	{r4}
  40252a:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  40252c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40252e:	6f01      	ldr	r1, [r0, #112]	; 0x70
  402530:	400b      	ands	r3, r1
  402532:	ea23 0302 	bic.w	r3, r3, r2
  402536:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  402538:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40253a:	4313      	orrs	r3, r2
  40253c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40253e:	e7cb      	b.n	4024d8 <pio_set_peripheral+0x28>

00402540 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  402540:	b410      	push	{r4}
  402542:	9c01      	ldr	r4, [sp, #4]
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  402544:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  402546:	b944      	cbnz	r4, 40255a <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  402548:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  40254a:	b143      	cbz	r3, 40255e <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  40254c:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  40254e:	b942      	cbnz	r2, 402562 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  402550:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  402552:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  402554:	6001      	str	r1, [r0, #0]
}
  402556:	bc10      	pop	{r4}
  402558:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  40255a:	6641      	str	r1, [r0, #100]	; 0x64
  40255c:	e7f5      	b.n	40254a <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  40255e:	6541      	str	r1, [r0, #84]	; 0x54
  402560:	e7f5      	b.n	40254e <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  402562:	6301      	str	r1, [r0, #48]	; 0x30
  402564:	e7f5      	b.n	402552 <pio_set_output+0x12>

00402566 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  402566:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  402568:	4770      	bx	lr

0040256a <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  40256a:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40256c:	4770      	bx	lr
	...

00402570 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402570:	4a17      	ldr	r2, [pc, #92]	; (4025d0 <pmc_switch_mck_to_pllack+0x60>)
  402572:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402574:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  402578:	4318      	orrs	r0, r3
  40257a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40257c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40257e:	f013 0f08 	tst.w	r3, #8
  402582:	d10a      	bne.n	40259a <pmc_switch_mck_to_pllack+0x2a>
  402584:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402588:	4911      	ldr	r1, [pc, #68]	; (4025d0 <pmc_switch_mck_to_pllack+0x60>)
  40258a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40258c:	f012 0f08 	tst.w	r2, #8
  402590:	d103      	bne.n	40259a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402592:	3b01      	subs	r3, #1
  402594:	d1f9      	bne.n	40258a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  402596:	2001      	movs	r0, #1
  402598:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40259a:	4a0d      	ldr	r2, [pc, #52]	; (4025d0 <pmc_switch_mck_to_pllack+0x60>)
  40259c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40259e:	f023 0303 	bic.w	r3, r3, #3
  4025a2:	f043 0302 	orr.w	r3, r3, #2
  4025a6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4025a8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4025aa:	f013 0f08 	tst.w	r3, #8
  4025ae:	d10a      	bne.n	4025c6 <pmc_switch_mck_to_pllack+0x56>
  4025b0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4025b4:	4906      	ldr	r1, [pc, #24]	; (4025d0 <pmc_switch_mck_to_pllack+0x60>)
  4025b6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4025b8:	f012 0f08 	tst.w	r2, #8
  4025bc:	d105      	bne.n	4025ca <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4025be:	3b01      	subs	r3, #1
  4025c0:	d1f9      	bne.n	4025b6 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4025c2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4025c4:	4770      	bx	lr
	return 0;
  4025c6:	2000      	movs	r0, #0
  4025c8:	4770      	bx	lr
  4025ca:	2000      	movs	r0, #0
  4025cc:	4770      	bx	lr
  4025ce:	bf00      	nop
  4025d0:	400e0400 	.word	0x400e0400

004025d4 <pmc_switch_mainck_to_fastrc>:
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4025d4:	4911      	ldr	r1, [pc, #68]	; (40261c <pmc_switch_mainck_to_fastrc+0x48>)
  4025d6:	6a0a      	ldr	r2, [r1, #32]
  4025d8:	f442 125c 	orr.w	r2, r2, #3604480	; 0x370000
  4025dc:	f042 0208 	orr.w	r2, r2, #8
  4025e0:	620a      	str	r2, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4025e2:	460a      	mov	r2, r1
  4025e4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4025e6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  4025ea:	d0fb      	beq.n	4025e4 <pmc_switch_mainck_to_fastrc+0x10>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4025ec:	4a0b      	ldr	r2, [pc, #44]	; (40261c <pmc_switch_mainck_to_fastrc+0x48>)
  4025ee:	6a13      	ldr	r3, [r2, #32]
  4025f0:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4025f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4025f8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4025fc:	4318      	orrs	r0, r3
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4025fe:	6210      	str	r0, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402600:	6e93      	ldr	r3, [r2, #104]	; 0x68
  402602:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  402606:	d0fb      	beq.n	402600 <pmc_switch_mainck_to_fastrc+0x2c>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  402608:	4a04      	ldr	r2, [pc, #16]	; (40261c <pmc_switch_mainck_to_fastrc+0x48>)
  40260a:	6a13      	ldr	r3, [r2, #32]
  40260c:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  402610:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  402614:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402618:	6213      	str	r3, [r2, #32]
  40261a:	4770      	bx	lr
  40261c:	400e0400 	.word	0x400e0400

00402620 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  402620:	4b02      	ldr	r3, [pc, #8]	; (40262c <pmc_osc_is_ready_mainck+0xc>)
  402622:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  402624:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  402628:	4770      	bx	lr
  40262a:	bf00      	nop
  40262c:	400e0400 	.word	0x400e0400

00402630 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402630:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  402634:	4b01      	ldr	r3, [pc, #4]	; (40263c <pmc_disable_pllack+0xc>)
  402636:	629a      	str	r2, [r3, #40]	; 0x28
  402638:	4770      	bx	lr
  40263a:	bf00      	nop
  40263c:	400e0400 	.word	0x400e0400

00402640 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402640:	4b02      	ldr	r3, [pc, #8]	; (40264c <pmc_is_locked_pllack+0xc>)
  402642:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  402644:	f000 0002 	and.w	r0, r0, #2
  402648:	4770      	bx	lr
  40264a:	bf00      	nop
  40264c:	400e0400 	.word	0x400e0400

00402650 <pmc_disable_pllbck>:
/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  402650:	2200      	movs	r2, #0
  402652:	4b01      	ldr	r3, [pc, #4]	; (402658 <pmc_disable_pllbck+0x8>)
  402654:	62da      	str	r2, [r3, #44]	; 0x2c
  402656:	4770      	bx	lr
  402658:	400e0400 	.word	0x400e0400

0040265c <pmc_is_locked_pllbck>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  40265c:	4b02      	ldr	r3, [pc, #8]	; (402668 <pmc_is_locked_pllbck+0xc>)
  40265e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  402660:	f000 0004 	and.w	r0, r0, #4
  402664:	4770      	bx	lr
  402666:	bf00      	nop
  402668:	400e0400 	.word	0x400e0400

0040266c <pmc_enable_periph_clk>:
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  40266c:	2822      	cmp	r0, #34	; 0x22
  40266e:	d81e      	bhi.n	4026ae <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  402670:	281f      	cmp	r0, #31
  402672:	d80c      	bhi.n	40268e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  402674:	4b11      	ldr	r3, [pc, #68]	; (4026bc <pmc_enable_periph_clk+0x50>)
  402676:	699a      	ldr	r2, [r3, #24]
  402678:	2301      	movs	r3, #1
  40267a:	4083      	lsls	r3, r0
  40267c:	4393      	bics	r3, r2
  40267e:	d018      	beq.n	4026b2 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  402680:	2301      	movs	r3, #1
  402682:	fa03 f000 	lsl.w	r0, r3, r0
  402686:	4b0d      	ldr	r3, [pc, #52]	; (4026bc <pmc_enable_periph_clk+0x50>)
  402688:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40268a:	2000      	movs	r0, #0
  40268c:	4770      	bx	lr
		ul_id -= 32;
  40268e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  402690:	4b0a      	ldr	r3, [pc, #40]	; (4026bc <pmc_enable_periph_clk+0x50>)
  402692:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  402696:	2301      	movs	r3, #1
  402698:	4083      	lsls	r3, r0
  40269a:	4393      	bics	r3, r2
  40269c:	d00b      	beq.n	4026b6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40269e:	2301      	movs	r3, #1
  4026a0:	fa03 f000 	lsl.w	r0, r3, r0
  4026a4:	4b05      	ldr	r3, [pc, #20]	; (4026bc <pmc_enable_periph_clk+0x50>)
  4026a6:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  4026aa:	2000      	movs	r0, #0
  4026ac:	4770      	bx	lr
		return 1;
  4026ae:	2001      	movs	r0, #1
  4026b0:	4770      	bx	lr
	return 0;
  4026b2:	2000      	movs	r0, #0
  4026b4:	4770      	bx	lr
  4026b6:	2000      	movs	r0, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  4026b8:	4770      	bx	lr
  4026ba:	bf00      	nop
  4026bc:	400e0400 	.word	0x400e0400

004026c0 <pmc_disable_periph_clk>:
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  4026c0:	2822      	cmp	r0, #34	; 0x22
  4026c2:	d822      	bhi.n	40270a <pmc_disable_periph_clk+0x4a>
		return 1;
	}

	if (ul_id < 32) {
  4026c4:	281f      	cmp	r0, #31
  4026c6:	d80e      	bhi.n	4026e6 <pmc_disable_periph_clk+0x26>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) == (1u << ul_id)) {
  4026c8:	4b11      	ldr	r3, [pc, #68]	; (402710 <pmc_disable_periph_clk+0x50>)
  4026ca:	699a      	ldr	r2, [r3, #24]
  4026cc:	2301      	movs	r3, #1
  4026ce:	4083      	lsls	r3, r0
  4026d0:	4393      	bics	r3, r2
  4026d2:	d001      	beq.n	4026d8 <pmc_disable_periph_clk+0x18>
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) == (1u << ul_id)) {
			PMC->PMC_PCDR1 = 1 << ul_id;
		}
#endif
	}
	return 0;
  4026d4:	2000      	movs	r0, #0
  4026d6:	4770      	bx	lr
			PMC->PMC_PCDR0 = 1 << ul_id;
  4026d8:	2301      	movs	r3, #1
  4026da:	fa03 f000 	lsl.w	r0, r3, r0
  4026de:	4b0c      	ldr	r3, [pc, #48]	; (402710 <pmc_disable_periph_clk+0x50>)
  4026e0:	6158      	str	r0, [r3, #20]
	return 0;
  4026e2:	2000      	movs	r0, #0
  4026e4:	4770      	bx	lr
		ul_id -= 32;
  4026e6:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) == (1u << ul_id)) {
  4026e8:	4b09      	ldr	r3, [pc, #36]	; (402710 <pmc_disable_periph_clk+0x50>)
  4026ea:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4026ee:	2301      	movs	r3, #1
  4026f0:	4083      	lsls	r3, r0
  4026f2:	4393      	bics	r3, r2
  4026f4:	d001      	beq.n	4026fa <pmc_disable_periph_clk+0x3a>
	return 0;
  4026f6:	2000      	movs	r0, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  4026f8:	4770      	bx	lr
			PMC->PMC_PCDR1 = 1 << ul_id;
  4026fa:	2301      	movs	r3, #1
  4026fc:	fa03 f000 	lsl.w	r0, r3, r0
  402700:	4b03      	ldr	r3, [pc, #12]	; (402710 <pmc_disable_periph_clk+0x50>)
  402702:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
	return 0;
  402706:	2000      	movs	r0, #0
  402708:	4770      	bx	lr
		return 1;
  40270a:	2001      	movs	r0, #1
  40270c:	4770      	bx	lr
  40270e:	bf00      	nop
  402710:	400e0400 	.word	0x400e0400

00402714 <pmc_switch_udpck_to_pllbck>:
 *
 * \param ul_usbdiv Clock divisor.
 */
void pmc_switch_udpck_to_pllbck(uint32_t ul_usbdiv)
{
	PMC->PMC_USB = PMC_USB_USBDIV(ul_usbdiv) | PMC_USB_USBS;
  402714:	0200      	lsls	r0, r0, #8
  402716:	f400 6070 	and.w	r0, r0, #3840	; 0xf00
  40271a:	f040 0001 	orr.w	r0, r0, #1
  40271e:	4b01      	ldr	r3, [pc, #4]	; (402724 <pmc_switch_udpck_to_pllbck+0x10>)
  402720:	6398      	str	r0, [r3, #56]	; 0x38
  402722:	4770      	bx	lr
  402724:	400e0400 	.word	0x400e0400

00402728 <pmc_enable_udpck>:
 * \brief Enable UDP (USB) clock.
 */
void pmc_enable_udpck(void)
{
#if (SAM3S || SAM4S || SAM4E || SAMG55)
	PMC->PMC_SCER = PMC_SCER_UDP;
  402728:	2280      	movs	r2, #128	; 0x80
  40272a:	4b01      	ldr	r3, [pc, #4]	; (402730 <pmc_enable_udpck+0x8>)
  40272c:	601a      	str	r2, [r3, #0]
  40272e:	4770      	bx	lr
  402730:	400e0400 	.word	0x400e0400

00402734 <pmc_set_fast_startup_input>:
 * \param ul_inputs Wake up inputs to enable.
 */
void pmc_set_fast_startup_input(uint32_t ul_inputs)
{
	ul_inputs &= PMC_FAST_STARTUP_Msk;
	PMC->PMC_FSMR |= ul_inputs;
  402734:	4b03      	ldr	r3, [pc, #12]	; (402744 <pmc_set_fast_startup_input+0x10>)
  402736:	6f1a      	ldr	r2, [r3, #112]	; 0x70
	ul_inputs &= PMC_FAST_STARTUP_Msk;
  402738:	f3c0 0012 	ubfx	r0, r0, #0, #19
	PMC->PMC_FSMR |= ul_inputs;
  40273c:	4310      	orrs	r0, r2
  40273e:	6718      	str	r0, [r3, #112]	; 0x70
  402740:	4770      	bx	lr
  402742:	bf00      	nop
  402744:	400e0400 	.word	0x400e0400

00402748 <pmc_is_wakeup_clocks_restored>:
	}
}

bool pmc_is_wakeup_clocks_restored(void)
{
	return !b_is_sleep_clock_used;
  402748:	4b02      	ldr	r3, [pc, #8]	; (402754 <pmc_is_wakeup_clocks_restored+0xc>)
  40274a:	7818      	ldrb	r0, [r3, #0]
}
  40274c:	f080 0001 	eor.w	r0, r0, #1
  402750:	4770      	bx	lr
  402752:	bf00      	nop
  402754:	20000700 	.word	0x20000700

00402758 <board_init>:
#include <conf_board.h>
#include <registers.h>
#include <modbus.h>

void board_init(void)
{
  402758:	b510      	push	{r4, lr}
  40275a:	b082      	sub	sp, #8
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
	
	WDT->WDT_MR |= WDT_MR_WDDIS; // Disable watchdog timer to prevent uC resetting every 15 seconds :)
  40275c:	4a08      	ldr	r2, [pc, #32]	; (402780 <board_init+0x28>)
  40275e:	6853      	ldr	r3, [r2, #4]
  402760:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  402764:	6053      	str	r3, [r2, #4]
	
	//Enable USB Comm port so we can send debug data over serial to a computer (could be useful)
	//Configuration for this is in conf_usb.h
	udc_start();
  402766:	4b07      	ldr	r3, [pc, #28]	; (402784 <board_init+0x2c>)
  402768:	4798      	blx	r3
	modbus_init(UART1,500000,PIOA,PIO_PA17,SLAVEID);
  40276a:	2301      	movs	r3, #1
  40276c:	9300      	str	r3, [sp, #0]
  40276e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  402772:	4a05      	ldr	r2, [pc, #20]	; (402788 <board_init+0x30>)
  402774:	4905      	ldr	r1, [pc, #20]	; (40278c <board_init+0x34>)
  402776:	4806      	ldr	r0, [pc, #24]	; (402790 <board_init+0x38>)
  402778:	4c06      	ldr	r4, [pc, #24]	; (402794 <board_init+0x3c>)
  40277a:	47a0      	blx	r4
	
}
  40277c:	b002      	add	sp, #8
  40277e:	bd10      	pop	{r4, pc}
  402780:	400e1450 	.word	0x400e1450
  402784:	0040077d 	.word	0x0040077d
  402788:	400e0e00 	.word	0x400e0e00
  40278c:	0007a120 	.word	0x0007a120
  402790:	400e0800 	.word	0x400e0800
  402794:	00402c49 	.word	0x00402c49

00402798 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402798:	e7fe      	b.n	402798 <Dummy_Handler>
	...

0040279c <Reset_Handler>:
{
  40279c:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  40279e:	4b21      	ldr	r3, [pc, #132]	; (402824 <Reset_Handler+0x88>)
  4027a0:	4a21      	ldr	r2, [pc, #132]	; (402828 <Reset_Handler+0x8c>)
  4027a2:	429a      	cmp	r2, r3
  4027a4:	d928      	bls.n	4027f8 <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  4027a6:	4b21      	ldr	r3, [pc, #132]	; (40282c <Reset_Handler+0x90>)
  4027a8:	4a1e      	ldr	r2, [pc, #120]	; (402824 <Reset_Handler+0x88>)
  4027aa:	429a      	cmp	r2, r3
  4027ac:	d20c      	bcs.n	4027c8 <Reset_Handler+0x2c>
  4027ae:	3b01      	subs	r3, #1
  4027b0:	1a9b      	subs	r3, r3, r2
  4027b2:	f023 0303 	bic.w	r3, r3, #3
  4027b6:	3304      	adds	r3, #4
  4027b8:	4413      	add	r3, r2
  4027ba:	491b      	ldr	r1, [pc, #108]	; (402828 <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  4027bc:	f851 0b04 	ldr.w	r0, [r1], #4
  4027c0:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  4027c4:	429a      	cmp	r2, r3
  4027c6:	d1f9      	bne.n	4027bc <Reset_Handler+0x20>
	__NOP();
  4027c8:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  4027ca:	4b19      	ldr	r3, [pc, #100]	; (402830 <Reset_Handler+0x94>)
  4027cc:	4a19      	ldr	r2, [pc, #100]	; (402834 <Reset_Handler+0x98>)
  4027ce:	429a      	cmp	r2, r3
  4027d0:	d20a      	bcs.n	4027e8 <Reset_Handler+0x4c>
  4027d2:	3b01      	subs	r3, #1
  4027d4:	1a9b      	subs	r3, r3, r2
  4027d6:	f023 0303 	bic.w	r3, r3, #3
  4027da:	3304      	adds	r3, #4
  4027dc:	4413      	add	r3, r2
		*pDest++ = 0;
  4027de:	2100      	movs	r1, #0
  4027e0:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  4027e4:	429a      	cmp	r2, r3
  4027e6:	d1fb      	bne.n	4027e0 <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  4027e8:	4b13      	ldr	r3, [pc, #76]	; (402838 <Reset_Handler+0x9c>)
  4027ea:	4a14      	ldr	r2, [pc, #80]	; (40283c <Reset_Handler+0xa0>)
  4027ec:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  4027ee:	4b14      	ldr	r3, [pc, #80]	; (402840 <Reset_Handler+0xa4>)
  4027f0:	4798      	blx	r3
	main();
  4027f2:	4b14      	ldr	r3, [pc, #80]	; (402844 <Reset_Handler+0xa8>)
  4027f4:	4798      	blx	r3
  4027f6:	e7fe      	b.n	4027f6 <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  4027f8:	4b0a      	ldr	r3, [pc, #40]	; (402824 <Reset_Handler+0x88>)
  4027fa:	4a0b      	ldr	r2, [pc, #44]	; (402828 <Reset_Handler+0x8c>)
  4027fc:	429a      	cmp	r2, r3
  4027fe:	d2e3      	bcs.n	4027c8 <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  402800:	4b0a      	ldr	r3, [pc, #40]	; (40282c <Reset_Handler+0x90>)
  402802:	4808      	ldr	r0, [pc, #32]	; (402824 <Reset_Handler+0x88>)
  402804:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  402806:	4611      	mov	r1, r2
  402808:	3a04      	subs	r2, #4
  40280a:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  40280c:	2800      	cmp	r0, #0
  40280e:	d0db      	beq.n	4027c8 <Reset_Handler+0x2c>
  402810:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  402814:	f852 0904 	ldr.w	r0, [r2], #-4
  402818:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  40281c:	42ca      	cmn	r2, r1
  40281e:	d1f9      	bne.n	402814 <Reset_Handler+0x78>
  402820:	e7d2      	b.n	4027c8 <Reset_Handler+0x2c>
  402822:	bf00      	nop
  402824:	20000000 	.word	0x20000000
  402828:	0040328c 	.word	0x0040328c
  40282c:	200004d4 	.word	0x200004d4
  402830:	20001b6c 	.word	0x20001b6c
  402834:	200004d4 	.word	0x200004d4
  402838:	e000ed00 	.word	0xe000ed00
  40283c:	00400000 	.word	0x00400000
  402840:	004030f5 	.word	0x004030f5
  402844:	004030d9 	.word	0x004030d9

00402848 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  402848:	4b3c      	ldr	r3, [pc, #240]	; (40293c <SystemCoreClockUpdate+0xf4>)
  40284a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40284c:	f003 0303 	and.w	r3, r3, #3
  402850:	2b03      	cmp	r3, #3
  402852:	d80e      	bhi.n	402872 <SystemCoreClockUpdate+0x2a>
  402854:	e8df f003 	tbb	[pc, r3]
  402858:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  40285c:	4b38      	ldr	r3, [pc, #224]	; (402940 <SystemCoreClockUpdate+0xf8>)
  40285e:	695b      	ldr	r3, [r3, #20]
  402860:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402864:	bf14      	ite	ne
  402866:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40286a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40286e:	4b35      	ldr	r3, [pc, #212]	; (402944 <SystemCoreClockUpdate+0xfc>)
  402870:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  402872:	4b32      	ldr	r3, [pc, #200]	; (40293c <SystemCoreClockUpdate+0xf4>)
  402874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402876:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40287a:	2b70      	cmp	r3, #112	; 0x70
  40287c:	d055      	beq.n	40292a <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40287e:	4b2f      	ldr	r3, [pc, #188]	; (40293c <SystemCoreClockUpdate+0xf4>)
  402880:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  402882:	4930      	ldr	r1, [pc, #192]	; (402944 <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402884:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  402888:	680b      	ldr	r3, [r1, #0]
  40288a:	40d3      	lsrs	r3, r2
  40288c:	600b      	str	r3, [r1, #0]
  40288e:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402890:	4b2a      	ldr	r3, [pc, #168]	; (40293c <SystemCoreClockUpdate+0xf4>)
  402892:	6a1b      	ldr	r3, [r3, #32]
  402894:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402898:	d003      	beq.n	4028a2 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  40289a:	4a2b      	ldr	r2, [pc, #172]	; (402948 <SystemCoreClockUpdate+0x100>)
  40289c:	4b29      	ldr	r3, [pc, #164]	; (402944 <SystemCoreClockUpdate+0xfc>)
  40289e:	601a      	str	r2, [r3, #0]
  4028a0:	e7e7      	b.n	402872 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4028a2:	4a2a      	ldr	r2, [pc, #168]	; (40294c <SystemCoreClockUpdate+0x104>)
  4028a4:	4b27      	ldr	r3, [pc, #156]	; (402944 <SystemCoreClockUpdate+0xfc>)
  4028a6:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4028a8:	4b24      	ldr	r3, [pc, #144]	; (40293c <SystemCoreClockUpdate+0xf4>)
  4028aa:	6a1b      	ldr	r3, [r3, #32]
  4028ac:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4028b0:	2b10      	cmp	r3, #16
  4028b2:	d005      	beq.n	4028c0 <SystemCoreClockUpdate+0x78>
  4028b4:	2b20      	cmp	r3, #32
  4028b6:	d1dc      	bne.n	402872 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4028b8:	4a23      	ldr	r2, [pc, #140]	; (402948 <SystemCoreClockUpdate+0x100>)
  4028ba:	4b22      	ldr	r3, [pc, #136]	; (402944 <SystemCoreClockUpdate+0xfc>)
  4028bc:	601a      	str	r2, [r3, #0]
			break;
  4028be:	e7d8      	b.n	402872 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4028c0:	4a23      	ldr	r2, [pc, #140]	; (402950 <SystemCoreClockUpdate+0x108>)
  4028c2:	4b20      	ldr	r3, [pc, #128]	; (402944 <SystemCoreClockUpdate+0xfc>)
  4028c4:	601a      	str	r2, [r3, #0]
			break;
  4028c6:	e7d4      	b.n	402872 <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4028c8:	4b1c      	ldr	r3, [pc, #112]	; (40293c <SystemCoreClockUpdate+0xf4>)
  4028ca:	6a1b      	ldr	r3, [r3, #32]
  4028cc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4028d0:	d018      	beq.n	402904 <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  4028d2:	4a1d      	ldr	r2, [pc, #116]	; (402948 <SystemCoreClockUpdate+0x100>)
  4028d4:	4b1b      	ldr	r3, [pc, #108]	; (402944 <SystemCoreClockUpdate+0xfc>)
  4028d6:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  4028d8:	4b18      	ldr	r3, [pc, #96]	; (40293c <SystemCoreClockUpdate+0xf4>)
  4028da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4028dc:	f003 0303 	and.w	r3, r3, #3
  4028e0:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  4028e2:	4a16      	ldr	r2, [pc, #88]	; (40293c <SystemCoreClockUpdate+0xf4>)
  4028e4:	bf07      	ittee	eq
  4028e6:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  4028e8:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4028ea:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4028ec:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  4028ee:	4815      	ldr	r0, [pc, #84]	; (402944 <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  4028f0:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4028f4:	6803      	ldr	r3, [r0, #0]
  4028f6:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  4028fa:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4028fc:	fbb3 f3f2 	udiv	r3, r3, r2
  402900:	6003      	str	r3, [r0, #0]
  402902:	e7b6      	b.n	402872 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402904:	4a11      	ldr	r2, [pc, #68]	; (40294c <SystemCoreClockUpdate+0x104>)
  402906:	4b0f      	ldr	r3, [pc, #60]	; (402944 <SystemCoreClockUpdate+0xfc>)
  402908:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40290a:	4b0c      	ldr	r3, [pc, #48]	; (40293c <SystemCoreClockUpdate+0xf4>)
  40290c:	6a1b      	ldr	r3, [r3, #32]
  40290e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402912:	2b10      	cmp	r3, #16
  402914:	d005      	beq.n	402922 <SystemCoreClockUpdate+0xda>
  402916:	2b20      	cmp	r3, #32
  402918:	d1de      	bne.n	4028d8 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40291a:	4a0b      	ldr	r2, [pc, #44]	; (402948 <SystemCoreClockUpdate+0x100>)
  40291c:	4b09      	ldr	r3, [pc, #36]	; (402944 <SystemCoreClockUpdate+0xfc>)
  40291e:	601a      	str	r2, [r3, #0]
					break;
  402920:	e7da      	b.n	4028d8 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  402922:	4a0b      	ldr	r2, [pc, #44]	; (402950 <SystemCoreClockUpdate+0x108>)
  402924:	4b07      	ldr	r3, [pc, #28]	; (402944 <SystemCoreClockUpdate+0xfc>)
  402926:	601a      	str	r2, [r3, #0]
					break;
  402928:	e7d6      	b.n	4028d8 <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  40292a:	4a06      	ldr	r2, [pc, #24]	; (402944 <SystemCoreClockUpdate+0xfc>)
  40292c:	6813      	ldr	r3, [r2, #0]
  40292e:	4909      	ldr	r1, [pc, #36]	; (402954 <SystemCoreClockUpdate+0x10c>)
  402930:	fba1 1303 	umull	r1, r3, r1, r3
  402934:	085b      	lsrs	r3, r3, #1
  402936:	6013      	str	r3, [r2, #0]
  402938:	4770      	bx	lr
  40293a:	bf00      	nop
  40293c:	400e0400 	.word	0x400e0400
  402940:	400e1410 	.word	0x400e1410
  402944:	200000a4 	.word	0x200000a4
  402948:	00b71b00 	.word	0x00b71b00
  40294c:	003d0900 	.word	0x003d0900
  402950:	007a1200 	.word	0x007a1200
  402954:	aaaaaaab 	.word	0xaaaaaaab

00402958 <system_init_flash>:
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
#if !defined(ID_EFC1)
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  402958:	4b12      	ldr	r3, [pc, #72]	; (4029a4 <system_init_flash+0x4c>)
  40295a:	4298      	cmp	r0, r3
  40295c:	d911      	bls.n	402982 <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  40295e:	4b12      	ldr	r3, [pc, #72]	; (4029a8 <system_init_flash+0x50>)
  402960:	4298      	cmp	r0, r3
  402962:	d913      	bls.n	40298c <system_init_flash+0x34>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  402964:	4b11      	ldr	r3, [pc, #68]	; (4029ac <system_init_flash+0x54>)
  402966:	4298      	cmp	r0, r3
  402968:	d914      	bls.n	402994 <system_init_flash+0x3c>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  40296a:	4b11      	ldr	r3, [pc, #68]	; (4029b0 <system_init_flash+0x58>)
  40296c:	4298      	cmp	r0, r3
  40296e:	d915      	bls.n	40299c <system_init_flash+0x44>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  402970:	4b10      	ldr	r3, [pc, #64]	; (4029b4 <system_init_flash+0x5c>)
  402972:	4298      	cmp	r0, r3
					EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402974:	bf94      	ite	ls
  402976:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
					} else {
					EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40297a:	4a0f      	ldrhi	r2, [pc, #60]	; (4029b8 <system_init_flash+0x60>)
  40297c:	4b0f      	ldr	r3, [pc, #60]	; (4029bc <system_init_flash+0x64>)
  40297e:	601a      	str	r2, [r3, #0]
  402980:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402982:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402986:	4b0d      	ldr	r3, [pc, #52]	; (4029bc <system_init_flash+0x64>)
  402988:	601a      	str	r2, [r3, #0]
  40298a:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40298c:	4a0c      	ldr	r2, [pc, #48]	; (4029c0 <system_init_flash+0x68>)
  40298e:	4b0b      	ldr	r3, [pc, #44]	; (4029bc <system_init_flash+0x64>)
  402990:	601a      	str	r2, [r3, #0]
  402992:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402994:	4a0b      	ldr	r2, [pc, #44]	; (4029c4 <system_init_flash+0x6c>)
  402996:	4b09      	ldr	r3, [pc, #36]	; (4029bc <system_init_flash+0x64>)
  402998:	601a      	str	r2, [r3, #0]
  40299a:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40299c:	4a0a      	ldr	r2, [pc, #40]	; (4029c8 <system_init_flash+0x70>)
  40299e:	4b07      	ldr	r3, [pc, #28]	; (4029bc <system_init_flash+0x64>)
  4029a0:	601a      	str	r2, [r3, #0]
  4029a2:	4770      	bx	lr
  4029a4:	01312cff 	.word	0x01312cff
  4029a8:	026259ff 	.word	0x026259ff
  4029ac:	039386ff 	.word	0x039386ff
  4029b0:	04c4b3ff 	.word	0x04c4b3ff
  4029b4:	05f5e0ff 	.word	0x05f5e0ff
  4029b8:	04000500 	.word	0x04000500
  4029bc:	400e0a00 	.word	0x400e0a00
  4029c0:	04000100 	.word	0x04000100
  4029c4:	04000200 	.word	0x04000200
  4029c8:	04000300 	.word	0x04000300

004029cc <readHandler>:
static bool convertToBool(const uint8_t data[1]){
    return data[0];
}


void readHandler(uint8_t* responsePacket, uint16_t start_reg, uint16_t end_reg) {
  4029cc:	b5f0      	push	{r4, r5, r6, r7, lr}
	int i = start_reg;
  4029ce:	460c      	mov	r4, r1
	while (i < REGISTER_AR_SIZE+INT_REG_OFFSET && i < end_reg) {
  4029d0:	29ff      	cmp	r1, #255	; 0xff
  4029d2:	dc15      	bgt.n	402a00 <readHandler+0x34>
  4029d4:	4617      	mov	r7, r2
  4029d6:	4291      	cmp	r1, r2
  4029d8:	da12      	bge.n	402a00 <readHandler+0x34>
  4029da:	1c83      	adds	r3, r0, #2
  4029dc:	4d36      	ldr	r5, [pc, #216]	; (402ab8 <readHandler+0xec>)
  4029de:	eb05 0541 	add.w	r5, r5, r1, lsl #1
		uint16_t data = intRegisters[i-INT_REG_OFFSET];
  4029e2:	f835 1f02 	ldrh.w	r1, [r5, #2]!
  4029e6:	4618      	mov	r0, r3
		responsePacket[0] = (data >> 8) & 0xFF;
  4029e8:	0a0e      	lsrs	r6, r1, #8
  4029ea:	f803 6c02 	strb.w	r6, [r3, #-2]
		responsePacket[1] = data & 0xFF;
  4029ee:	f803 1c01 	strb.w	r1, [r3, #-1]
		responsePacket += INT_REG_BYTE_SZ;
		i++;
  4029f2:	3401      	adds	r4, #1
	while (i < REGISTER_AR_SIZE+INT_REG_OFFSET && i < end_reg) {
  4029f4:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
  4029f8:	d005      	beq.n	402a06 <readHandler+0x3a>
  4029fa:	3302      	adds	r3, #2
  4029fc:	42bc      	cmp	r4, r7
  4029fe:	dbf0      	blt.n	4029e2 <readHandler+0x16>
	}
	while (i < REGISTER_AR_SIZE+FLOAT_REG_OFFSET && i < end_reg) {
  402a00:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
  402a04:	da3a      	bge.n	402a7c <readHandler+0xb0>
  402a06:	4694      	mov	ip, r2
  402a08:	4294      	cmp	r4, r2
  402a0a:	da51      	bge.n	402ab0 <readHandler+0xe4>
  402a0c:	4b2b      	ldr	r3, [pc, #172]	; (402abc <readHandler+0xf0>)
  402a0e:	eb03 0e84 	add.w	lr, r3, r4, lsl #2
	floatCoversionBytes[0] = (u.data >> 24) & 0xFF;
  402a12:	4e2b      	ldr	r6, [pc, #172]	; (402ac0 <readHandler+0xf4>)
  402a14:	e006      	b.n	402a24 <readHandler+0x58>
		uint8_t* floatConversionBytes = floatToBytes_union(floatRegisters[i-FLOAT_REG_OFFSET]);
		for (int j = 0; j < FLOAT_REG_BYTE_SZ; j++) {
			responsePacket[j] = floatConversionBytes[j];
		}
		responsePacket += FLOAT_REG_BYTE_SZ;
  402a16:	3004      	adds	r0, #4
		i++;
  402a18:	3401      	adds	r4, #1
	while (i < REGISTER_AR_SIZE+FLOAT_REG_OFFSET && i < end_reg) {
  402a1a:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
  402a1e:	d030      	beq.n	402a82 <readHandler+0xb6>
  402a20:	4564      	cmp	r4, ip
  402a22:	d012      	beq.n	402a4a <readHandler+0x7e>
	floatCoversionBytes[0] = (u.data >> 24) & 0xFF;
  402a24:	f85e 3f04 	ldr.w	r3, [lr, #4]!
  402a28:	0e19      	lsrs	r1, r3, #24
  402a2a:	7031      	strb	r1, [r6, #0]
	floatCoversionBytes[1] = (u.data >> 16) & 0xFF;
  402a2c:	0c19      	lsrs	r1, r3, #16
  402a2e:	7071      	strb	r1, [r6, #1]
	floatCoversionBytes[2] = (u.data >> 8) & 0xFF;
  402a30:	0a19      	lsrs	r1, r3, #8
  402a32:	70b1      	strb	r1, [r6, #2]
	floatCoversionBytes[3] = u.data & 0xFF;
  402a34:	70f3      	strb	r3, [r6, #3]
  402a36:	4631      	mov	r1, r6
  402a38:	1e43      	subs	r3, r0, #1
  402a3a:	1cc7      	adds	r7, r0, #3
			responsePacket[j] = floatConversionBytes[j];
  402a3c:	f811 5b01 	ldrb.w	r5, [r1], #1
  402a40:	f803 5f01 	strb.w	r5, [r3, #1]!
		for (int j = 0; j < FLOAT_REG_BYTE_SZ; j++) {
  402a44:	42bb      	cmp	r3, r7
  402a46:	d1f9      	bne.n	402a3c <readHandler+0x70>
  402a48:	e7e5      	b.n	402a16 <readHandler+0x4a>
		responsePacket += FLOAT_REG_BYTE_SZ;
  402a4a:	4603      	mov	r3, r0
	}
	while (i < REGISTER_AR_SIZE+CHAR_REG_OFFSET && i < end_reg) {
  402a4c:	f5b4 7f40 	cmp.w	r4, #768	; 0x300
  402a50:	db30      	blt.n	402ab4 <readHandler+0xe8>
		responsePacket[0] = charRegisters[i-CHAR_REG_OFFSET];
		responsePacket += CHAR_REG_BYTE_SZ;
		i++;
	}
	while (i < REGISTER_AR_SIZE+BOOL_REG_OFFSET && i < end_reg) {
  402a52:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
  402a56:	da2d      	bge.n	402ab4 <readHandler+0xe8>
  402a58:	4294      	cmp	r4, r2
  402a5a:	da2b      	bge.n	402ab4 <readHandler+0xe8>
  402a5c:	4919      	ldr	r1, [pc, #100]	; (402ac4 <readHandler+0xf8>)
  402a5e:	4421      	add	r1, r4
  402a60:	f5c4 6580 	rsb	r5, r4, #1024	; 0x400
  402a64:	441d      	add	r5, r3
  402a66:	1b12      	subs	r2, r2, r4
  402a68:	441a      	add	r2, r3
		responsePacket[0] = boolRegisters[i-BOOL_REG_OFFSET];
  402a6a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
  402a6e:	f803 0b01 	strb.w	r0, [r3], #1
	while (i < REGISTER_AR_SIZE+BOOL_REG_OFFSET && i < end_reg) {
  402a72:	429d      	cmp	r5, r3
  402a74:	d01e      	beq.n	402ab4 <readHandler+0xe8>
  402a76:	429a      	cmp	r2, r3
  402a78:	d1f7      	bne.n	402a6a <readHandler+0x9e>
  402a7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	while (i < REGISTER_AR_SIZE+CHAR_REG_OFFSET && i < end_reg) {
  402a7c:	f5b4 7f40 	cmp.w	r4, #768	; 0x300
  402a80:	da14      	bge.n	402aac <readHandler+0xe0>
  402a82:	42a2      	cmp	r2, r4
  402a84:	dd16      	ble.n	402ab4 <readHandler+0xe8>
  402a86:	4910      	ldr	r1, [pc, #64]	; (402ac8 <readHandler+0xfc>)
  402a88:	4421      	add	r1, r4
  402a8a:	f5c4 7540 	rsb	r5, r4, #768	; 0x300
  402a8e:	4405      	add	r5, r0
  402a90:	1b16      	subs	r6, r2, r4
  402a92:	4406      	add	r6, r0
  402a94:	4603      	mov	r3, r0
  402a96:	1a20      	subs	r0, r4, r0
		responsePacket[0] = charRegisters[i-CHAR_REG_OFFSET];
  402a98:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  402a9c:	f803 4b01 	strb.w	r4, [r3], #1
  402aa0:	181c      	adds	r4, r3, r0
	while (i < REGISTER_AR_SIZE+CHAR_REG_OFFSET && i < end_reg) {
  402aa2:	42ab      	cmp	r3, r5
  402aa4:	d0d5      	beq.n	402a52 <readHandler+0x86>
  402aa6:	42b3      	cmp	r3, r6
  402aa8:	d1f6      	bne.n	402a98 <readHandler+0xcc>
  402aaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402aac:	4603      	mov	r3, r0
  402aae:	e7d0      	b.n	402a52 <readHandler+0x86>
	while (i < REGISTER_AR_SIZE+FLOAT_REG_OFFSET && i < end_reg) {
  402ab0:	4603      	mov	r3, r0
  402ab2:	e7cb      	b.n	402a4c <readHandler+0x80>
  402ab4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402ab6:	bf00      	nop
  402ab8:	2000193e 	.word	0x2000193e
  402abc:	20001130 	.word	0x20001130
  402ac0:	20000704 	.word	0x20000704
  402ac4:	20000d33 	.word	0x20000d33
  402ac8:	20000d2f 	.word	0x20000d2f

00402acc <writeHandler>:
		responsePacket += BOOL_REG_BYTE_SZ;
		i++;
	}
}

void writeHandler(uint8_t* data_packet, uint16_t start_reg, uint16_t end_reg) {
  402acc:	b5f0      	push	{r4, r5, r6, r7, lr}
	int i = start_reg;
  402ace:	460b      	mov	r3, r1
	while (i < REGISTER_AR_SIZE+INT_REG_OFFSET && i < end_reg) {
  402ad0:	29ff      	cmp	r1, #255	; 0xff
  402ad2:	dc16      	bgt.n	402b02 <writeHandler+0x36>
  402ad4:	4614      	mov	r4, r2
  402ad6:	4291      	cmp	r1, r2
  402ad8:	da13      	bge.n	402b02 <writeHandler+0x36>
  402ada:	1c85      	adds	r5, r0, #2
  402adc:	4837      	ldr	r0, [pc, #220]	; (402bbc <writeHandler+0xf0>)
  402ade:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  402ae2:	4628      	mov	r0, r5
    return (data[0] << 8) | data[1];
  402ae4:	f815 7c02 	ldrb.w	r7, [r5, #-2]
  402ae8:	f815 6c01 	ldrb.w	r6, [r5, #-1]
  402aec:	ea46 2607 	orr.w	r6, r6, r7, lsl #8
		intRegisters[i-INT_REG_OFFSET] = convertToInt(data_packet);
  402af0:	f821 6f02 	strh.w	r6, [r1, #2]!
		data_packet += INT_REG_BYTE_SZ;
		i++;
  402af4:	3301      	adds	r3, #1
	while (i < REGISTER_AR_SIZE+INT_REG_OFFSET && i < end_reg) {
  402af6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  402afa:	d005      	beq.n	402b08 <writeHandler+0x3c>
  402afc:	3502      	adds	r5, #2
  402afe:	42a3      	cmp	r3, r4
  402b00:	dbef      	blt.n	402ae2 <writeHandler+0x16>
	}
	while (i < REGISTER_AR_SIZE+FLOAT_REG_OFFSET && i < end_reg) {
  402b02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402b06:	da3c      	bge.n	402b82 <writeHandler+0xb6>
  402b08:	4696      	mov	lr, r2
  402b0a:	429a      	cmp	r2, r3
  402b0c:	dd1b      	ble.n	402b46 <writeHandler+0x7a>
  402b0e:	1d04      	adds	r4, r0, #4
  402b10:	4e2b      	ldr	r6, [pc, #172]	; (402bc0 <writeHandler+0xf4>)
  402b12:	eb06 0683 	add.w	r6, r6, r3, lsl #2
  402b16:	4620      	mov	r0, r4
    u.data = MERGE_FOUR_BYTES(data);
  402b18:	f814 7c04 	ldrb.w	r7, [r4, #-4]
  402b1c:	f814 1c03 	ldrb.w	r1, [r4, #-3]
  402b20:	0409      	lsls	r1, r1, #16
  402b22:	ea41 6107 	orr.w	r1, r1, r7, lsl #24
  402b26:	f814 7c01 	ldrb.w	r7, [r4, #-1]
  402b2a:	4339      	orrs	r1, r7
  402b2c:	f814 7c02 	ldrb.w	r7, [r4, #-2]
		floatRegisters[i-FLOAT_REG_OFFSET] = convertToFloat_union(data_packet);
  402b30:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  402b34:	f846 1f04 	str.w	r1, [r6, #4]!
		data_packet += FLOAT_REG_BYTE_SZ;
		i++;
  402b38:	3301      	adds	r3, #1
	while (i < REGISTER_AR_SIZE+FLOAT_REG_OFFSET && i < end_reg) {
  402b3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402b3e:	d023      	beq.n	402b88 <writeHandler+0xbc>
  402b40:	3404      	adds	r4, #4
  402b42:	4573      	cmp	r3, lr
  402b44:	d1e7      	bne.n	402b16 <writeHandler+0x4a>
	}
	while (i < REGISTER_AR_SIZE+CHAR_REG_OFFSET && i < end_reg) {
  402b46:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
  402b4a:	db35      	blt.n	402bb8 <writeHandler+0xec>
		charRegisters[i-CHAR_REG_OFFSET] = convertToChar(data_packet);
		data_packet += CHAR_REG_BYTE_SZ;
		i++;
	}
	while (i < REGISTER_AR_SIZE+BOOL_REG_OFFSET && i < end_reg) {
  402b4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  402b50:	da32      	bge.n	402bb8 <writeHandler+0xec>
  402b52:	4293      	cmp	r3, r2
  402b54:	da30      	bge.n	402bb8 <writeHandler+0xec>
  402b56:	3801      	subs	r0, #1
  402b58:	f2a3 3301 	subw	r3, r3, #769	; 0x301
  402b5c:	4919      	ldr	r1, [pc, #100]	; (402bc4 <writeHandler+0xf8>)
  402b5e:	440b      	add	r3, r1
  402b60:	f101 04ff 	add.w	r4, r1, #255	; 0xff
  402b64:	f2a2 3201 	subw	r2, r2, #769	; 0x301
  402b68:	4411      	add	r1, r2
    return data[0];
  402b6a:	f810 2f01 	ldrb.w	r2, [r0, #1]!
  402b6e:	3200      	adds	r2, #0
  402b70:	bf18      	it	ne
  402b72:	2201      	movne	r2, #1
  402b74:	f803 2f01 	strb.w	r2, [r3, #1]!
	while (i < REGISTER_AR_SIZE+BOOL_REG_OFFSET && i < end_reg) {
  402b78:	42a3      	cmp	r3, r4
  402b7a:	d01d      	beq.n	402bb8 <writeHandler+0xec>
  402b7c:	428b      	cmp	r3, r1
  402b7e:	d1f4      	bne.n	402b6a <writeHandler+0x9e>
  402b80:	bdf0      	pop	{r4, r5, r6, r7, pc}
	while (i < REGISTER_AR_SIZE+CHAR_REG_OFFSET && i < end_reg) {
  402b82:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
  402b86:	dae1      	bge.n	402b4c <writeHandler+0x80>
  402b88:	429a      	cmp	r2, r3
  402b8a:	dd15      	ble.n	402bb8 <writeHandler+0xec>
  402b8c:	f2a3 2101 	subw	r1, r3, #513	; 0x201
  402b90:	4d0d      	ldr	r5, [pc, #52]	; (402bc8 <writeHandler+0xfc>)
  402b92:	4429      	add	r1, r5
  402b94:	f105 07ff 	add.w	r7, r5, #255	; 0xff
  402b98:	f2a2 2401 	subw	r4, r2, #513	; 0x201
  402b9c:	442c      	add	r4, r5
  402b9e:	4606      	mov	r6, r0
  402ba0:	1a1d      	subs	r5, r3, r0
    return data[0];
  402ba2:	f816 3b01 	ldrb.w	r3, [r6], #1
		charRegisters[i-CHAR_REG_OFFSET] = convertToChar(data_packet);
  402ba6:	f801 3f01 	strb.w	r3, [r1, #1]!
		data_packet += CHAR_REG_BYTE_SZ;
  402baa:	4630      	mov	r0, r6
  402bac:	19ab      	adds	r3, r5, r6
	while (i < REGISTER_AR_SIZE+CHAR_REG_OFFSET && i < end_reg) {
  402bae:	42b9      	cmp	r1, r7
  402bb0:	d0cc      	beq.n	402b4c <writeHandler+0x80>
  402bb2:	42a1      	cmp	r1, r4
  402bb4:	d1f5      	bne.n	402ba2 <writeHandler+0xd6>
  402bb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402bb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402bba:	bf00      	nop
  402bbc:	2000193e 	.word	0x2000193e
  402bc0:	20001130 	.word	0x20001130
  402bc4:	20001034 	.word	0x20001034
  402bc8:	20000f30 	.word	0x20000f30

00402bcc <getReadResponseDataSize>:
}

uint16_t getReadResponseDataSize(uint16_t start_reg, uint16_t end_reg) {
	uint16_t size = 0;																			//I don't like the previous implementation because it had several loops that were unnecessary

	if(start_reg < REGISTER_AR_SIZE+INT_REG_OFFSET){									//check if starting register is within the data type range
  402bcc:	28ff      	cmp	r0, #255	; 0xff
  402bce:	d822      	bhi.n	402c16 <getReadResponseDataSize+0x4a>
		if(end_reg >= REGISTER_AR_SIZE+INT_REG_OFFSET){									//check if the ending register is past the data type range
  402bd0:	29ff      	cmp	r1, #255	; 0xff
  402bd2:	d91c      	bls.n	402c0e <getReadResponseDataSize+0x42>
			size += (REGISTER_AR_SIZE+INT_REG_OFFSET-start_reg)*INT_REG_BYTE_SZ;		//add the register size to the size variable
  402bd4:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
  402bd8:	0040      	lsls	r0, r0, #1
  402bda:	b283      	uxth	r3, r0
			start_reg = REGISTER_AR_SIZE+INT_REG_OFFSET;								//set the new start range to the first float register
  402bdc:	f44f 7080 	mov.w	r0, #256	; 0x100
			return size;
		}
	}
	
	if(start_reg < REGISTER_AR_SIZE+FLOAT_REG_OFFSET){									//check if starting register is within the data type range
		if(end_reg >= REGISTER_AR_SIZE+FLOAT_REG_OFFSET){								//check if the ending register is past the data type range
  402be0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  402be4:	d323      	bcc.n	402c2e <getReadResponseDataSize+0x62>
			size += (REGISTER_AR_SIZE+FLOAT_REG_OFFSET-start_reg)*FLOAT_REG_BYTE_SZ;	//add the register size to the size variable
  402be6:	f5c0 7000 	rsb	r0, r0, #512	; 0x200
  402bea:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402bee:	b283      	uxth	r3, r0
			start_reg = REGISTER_AR_SIZE+FLOAT_REG_OFFSET;								//set the new start range to the first float register
  402bf0:	f44f 7000 	mov.w	r0, #512	; 0x200
			return size;
		}
	}
	
	if(start_reg < REGISTER_AR_SIZE+CHAR_REG_OFFSET){									//check if starting register is within the data type range
		if(end_reg >= REGISTER_AR_SIZE+CHAR_REG_OFFSET){								//check if the ending register is past the data type range
  402bf4:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
  402bf8:	d320      	bcc.n	402c3c <getReadResponseDataSize+0x70>
  402bfa:	f503 7340 	add.w	r3, r3, #768	; 0x300
			size += (REGISTER_AR_SIZE+CHAR_REG_OFFSET-start_reg)*CHAR_REG_BYTE_SZ;		//add the register size to the size variable
  402bfe:	1a18      	subs	r0, r3, r0
  402c00:	b283      	uxth	r3, r0
			start_reg = REGISTER_AR_SIZE+CHAR_REG_OFFSET;								//set the new start range to the first float register
  402c02:	f44f 7040 	mov.w	r0, #768	; 0x300
  402c06:	4419      	add	r1, r3
			return size;
		}
	}
	
	if(start_reg < REGISTER_AR_SIZE+BOOL_REG_OFFSET){
		size += (end_reg - start_reg)*BOOL_REG_BYTE_SZ;								//return the size including this data type's registers
  402c08:	1a08      	subs	r0, r1, r0
  402c0a:	b280      	uxth	r0, r0
		return size;
  402c0c:	4770      	bx	lr
			size += (end_reg - start_reg)*INT_REG_BYTE_SZ;							//return the size including this data type's registers
  402c0e:	1a08      	subs	r0, r1, r0
  402c10:	0040      	lsls	r0, r0, #1
  402c12:	b280      	uxth	r0, r0
			return size;
  402c14:	4770      	bx	lr
	if(start_reg < REGISTER_AR_SIZE+FLOAT_REG_OFFSET){									//check if starting register is within the data type range
  402c16:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
  402c1a:	d306      	bcc.n	402c2a <getReadResponseDataSize+0x5e>
	if(start_reg < REGISTER_AR_SIZE+CHAR_REG_OFFSET){									//check if starting register is within the data type range
  402c1c:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
  402c20:	d30a      	bcc.n	402c38 <getReadResponseDataSize+0x6c>
	if(start_reg < REGISTER_AR_SIZE+BOOL_REG_OFFSET){
  402c22:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
  402c26:	d30d      	bcc.n	402c44 <getReadResponseDataSize+0x78>
	}
		
}
  402c28:	4770      	bx	lr
	uint16_t size = 0;																			//I don't like the previous implementation because it had several loops that were unnecessary
  402c2a:	2300      	movs	r3, #0
  402c2c:	e7d8      	b.n	402be0 <getReadResponseDataSize+0x14>
			size += (end_reg - start_reg)*FLOAT_REG_BYTE_SZ;						//return the size including this data type's registers
  402c2e:	1a08      	subs	r0, r1, r0
  402c30:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402c34:	b280      	uxth	r0, r0
			return size;
  402c36:	4770      	bx	lr
	uint16_t size = 0;																			//I don't like the previous implementation because it had several loops that were unnecessary
  402c38:	2300      	movs	r3, #0
  402c3a:	e7db      	b.n	402bf4 <getReadResponseDataSize+0x28>
  402c3c:	4419      	add	r1, r3
			size += (end_reg - start_reg)*CHAR_REG_BYTE_SZ;							//return the size including this data type's registers
  402c3e:	1a08      	subs	r0, r1, r0
  402c40:	b280      	uxth	r0, r0
			return size;
  402c42:	4770      	bx	lr
	uint16_t size = 0;																			//I don't like the previous implementation because it had several loops that were unnecessary
  402c44:	2300      	movs	r3, #0
  402c46:	e7de      	b.n	402c06 <getReadResponseDataSize+0x3a>

00402c48 <modbus_init>:

void modbus_init(Uart *port485, const uint32_t baud, Pio *enPinPort, const uint32_t enPin, const uint8_t slave_id){
  402c48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402c4c:	b086      	sub	sp, #24
  402c4e:	460f      	mov	r7, r1
  402c50:	4616      	mov	r6, r2
  402c52:	461d      	mov	r5, r3
	
	RS485Port = port485;
  402c54:	4b2e      	ldr	r3, [pc, #184]	; (402d10 <modbus_init+0xc8>)
  402c56:	6018      	str	r0, [r3, #0]
	slaveID = slave_id;
  402c58:	4b2e      	ldr	r3, [pc, #184]	; (402d14 <modbus_init+0xcc>)
  402c5a:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
  402c5e:	701a      	strb	r2, [r3, #0]
	
	if(RS485Port == UART0){
  402c60:	4b2d      	ldr	r3, [pc, #180]	; (402d18 <modbus_init+0xd0>)
  402c62:	4298      	cmp	r0, r3
  402c64:	d027      	beq.n	402cb6 <modbus_init+0x6e>
		pio_set_peripheral(PIOA,PIO_PERIPH_A,PIO_PA9);		//Sets PA9 to RX
		pio_set_peripheral(PIOA,PIO_PERIPH_A,PIO_PA10);		//Sets PA10 to TX
		NVIC_EnableIRQ(UART0_IRQn);							//enables interrupts related to this port
	}
	
	if(RS485Port == UART1){
  402c66:	4b2a      	ldr	r3, [pc, #168]	; (402d10 <modbus_init+0xc8>)
  402c68:	681a      	ldr	r2, [r3, #0]
  402c6a:	4b2c      	ldr	r3, [pc, #176]	; (402d1c <modbus_init+0xd4>)
  402c6c:	429a      	cmp	r2, r3
  402c6e:	d039      	beq.n	402ce4 <modbus_init+0x9c>
		pio_set_peripheral(PIOB,PIO_PERIPH_A,PIO_PB2);		//Sets PB2 to RX
		pio_set_peripheral(PIOB,PIO_PERIPH_A,PIO_PB3);		//Sets PB3 to TX
		NVIC_EnableIRQ(UART1_IRQn);							//enables interrupts related to this port
	}
	
	uint32_t clockSpeed = sysclk_get_peripheral_bus_hz(RS485Port);		//gets CPU speed to for baud counter
  402c70:	4c27      	ldr	r4, [pc, #156]	; (402d10 <modbus_init+0xc8>)
	
	sam_uart_opt_t UARTSettings = {
  402c72:	4b2b      	ldr	r3, [pc, #172]	; (402d20 <modbus_init+0xd8>)
  402c74:	9303      	str	r3, [sp, #12]
  402c76:	9704      	str	r7, [sp, #16]
  402c78:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402c7c:	9305      	str	r3, [sp, #20]
		.ul_baudrate = baud,			//sets baudrate
		.ul_mode = UART_MR_CHMODE_NORMAL | UART_MR_PAR_NO,	//sets to normal mode
		.ul_mck = clockSpeed			//sets baud counter clock
	};
	
	uart_init(RS485Port, &UARTSettings);							//init the UART port
  402c7e:	a903      	add	r1, sp, #12
  402c80:	6820      	ldr	r0, [r4, #0]
  402c82:	4b28      	ldr	r3, [pc, #160]	; (402d24 <modbus_init+0xdc>)
  402c84:	4798      	blx	r3
	uart_enable_rx(RS485Port);
  402c86:	6820      	ldr	r0, [r4, #0]
  402c88:	4b27      	ldr	r3, [pc, #156]	; (402d28 <modbus_init+0xe0>)
  402c8a:	4798      	blx	r3
	uart_enable_tx(RS485Port);
  402c8c:	6820      	ldr	r0, [r4, #0]
  402c8e:	4b27      	ldr	r3, [pc, #156]	; (402d2c <modbus_init+0xe4>)
  402c90:	4798      	blx	r3
	uart_enable_interrupt(RS485Port, UART_IER_RXRDY);				//Enable interrupt for incoming data
  402c92:	2101      	movs	r1, #1
  402c94:	6820      	ldr	r0, [r4, #0]
  402c96:	4b26      	ldr	r3, [pc, #152]	; (402d30 <modbus_init+0xe8>)
  402c98:	4798      	blx	r3
	
	pio_set_output(enPinPort,enPin,LOW,DISABLE,DISABLE);		//init the enable pin
  402c9a:	2200      	movs	r2, #0
  402c9c:	9200      	str	r2, [sp, #0]
  402c9e:	4613      	mov	r3, r2
  402ca0:	4629      	mov	r1, r5
  402ca2:	4630      	mov	r0, r6
  402ca4:	4c23      	ldr	r4, [pc, #140]	; (402d34 <modbus_init+0xec>)
  402ca6:	47a0      	blx	r4
	globalEnPinPort = enPinPort;
  402ca8:	4b23      	ldr	r3, [pc, #140]	; (402d38 <modbus_init+0xf0>)
  402caa:	601e      	str	r6, [r3, #0]
	globalEnPin = enPin;
  402cac:	4b23      	ldr	r3, [pc, #140]	; (402d3c <modbus_init+0xf4>)
  402cae:	601d      	str	r5, [r3, #0]
	/*																//CRC engine cannot be used in the current configuration because the modbus RTU polynomial (0xA001) does not match any of the supported polynomials
	uint8_t CRCMode = CRCCU_MR_ENABLE | CRCCU_MR_PTYPE_CCITT16;
	pmc_enable_periph_clk(ID_CRCCU);							//init CRC Computation Unit
	crccu_configure_mode(CRCCU, CRCMode)
	*/
}
  402cb0:	b006      	add	sp, #24
  402cb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pmc_enable_periph_clk(ID_UART0);		//Enable the clocks to the UART modules
  402cb6:	2008      	movs	r0, #8
  402cb8:	4b21      	ldr	r3, [pc, #132]	; (402d40 <modbus_init+0xf8>)
  402cba:	4798      	blx	r3
		pio_set_peripheral(PIOA,PIO_PERIPH_A,PIO_PA9);		//Sets PA9 to RX
  402cbc:	f8df 808c 	ldr.w	r8, [pc, #140]	; 402d4c <modbus_init+0x104>
  402cc0:	f44f 7200 	mov.w	r2, #512	; 0x200
  402cc4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402cc8:	4640      	mov	r0, r8
  402cca:	4c1e      	ldr	r4, [pc, #120]	; (402d44 <modbus_init+0xfc>)
  402ccc:	47a0      	blx	r4
		pio_set_peripheral(PIOA,PIO_PERIPH_A,PIO_PA10);		//Sets PA10 to TX
  402cce:	f44f 6280 	mov.w	r2, #1024	; 0x400
  402cd2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402cd6:	4640      	mov	r0, r8
  402cd8:	47a0      	blx	r4
  402cda:	f44f 7280 	mov.w	r2, #256	; 0x100
  402cde:	4b1a      	ldr	r3, [pc, #104]	; (402d48 <modbus_init+0x100>)
  402ce0:	601a      	str	r2, [r3, #0]
  402ce2:	e7c0      	b.n	402c66 <modbus_init+0x1e>
		pmc_enable_periph_clk(ID_UART1);		//Enable the clocks to the UART modules
  402ce4:	2009      	movs	r0, #9
  402ce6:	4b16      	ldr	r3, [pc, #88]	; (402d40 <modbus_init+0xf8>)
  402ce8:	4798      	blx	r3
		pio_set_peripheral(PIOB,PIO_PERIPH_A,PIO_PB2);		//Sets PB2 to RX
  402cea:	f8df 8064 	ldr.w	r8, [pc, #100]	; 402d50 <modbus_init+0x108>
  402cee:	2204      	movs	r2, #4
  402cf0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402cf4:	4640      	mov	r0, r8
  402cf6:	4c13      	ldr	r4, [pc, #76]	; (402d44 <modbus_init+0xfc>)
  402cf8:	47a0      	blx	r4
		pio_set_peripheral(PIOB,PIO_PERIPH_A,PIO_PB3);		//Sets PB3 to TX
  402cfa:	2208      	movs	r2, #8
  402cfc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402d00:	4640      	mov	r0, r8
  402d02:	47a0      	blx	r4
  402d04:	f44f 7200 	mov.w	r2, #512	; 0x200
  402d08:	4b0f      	ldr	r3, [pc, #60]	; (402d48 <modbus_init+0x100>)
  402d0a:	601a      	str	r2, [r3, #0]
  402d0c:	e7b0      	b.n	402c70 <modbus_init+0x28>
  402d0e:	bf00      	nop
  402d10:	20001030 	.word	0x20001030
  402d14:	20001b44 	.word	0x20001b44
  402d18:	400e0600 	.word	0x400e0600
  402d1c:	400e0800 	.word	0x400e0800
  402d20:	07270e00 	.word	0x07270e00
  402d24:	00400cb1 	.word	0x00400cb1
  402d28:	00400ced 	.word	0x00400ced
  402d2c:	00400ce7 	.word	0x00400ce7
  402d30:	00400cf3 	.word	0x00400cf3
  402d34:	00402541 	.word	0x00402541
  402d38:	20001934 	.word	0x20001934
  402d3c:	2000193c 	.word	0x2000193c
  402d40:	0040266d 	.word	0x0040266d
  402d44:	004024b1 	.word	0x004024b1
  402d48:	e000e100 	.word	0xe000e100
  402d4c:	400e0e00 	.word	0x400e0e00
  402d50:	400e1000 	.word	0x400e1000

00402d54 <UART_Handler>:
	transmitIndex = 0;
	uart_enable_interrupt(RS485Port,UART_IMR_TXRDY);
}

//interrupt handler for incoming data
void UART_Handler(void){
  402d54:	b510      	push	{r4, lr}
	if(uart_is_rx_ready(RS485Port)){							//confirm there is data ready to be read
  402d56:	4b1d      	ldr	r3, [pc, #116]	; (402dcc <UART_Handler+0x78>)
  402d58:	6818      	ldr	r0, [r3, #0]
  402d5a:	4b1d      	ldr	r3, [pc, #116]	; (402dd0 <UART_Handler+0x7c>)
  402d5c:	4798      	blx	r3
  402d5e:	b980      	cbnz	r0, 402d82 <UART_Handler+0x2e>
		uart_read(RS485Port, &(rxBuffer.data[rxBuffer.head]));		//move the data into the next index of the rx buffer
		rxBuffer.head = PKT_WRAP_ARND(rxBuffer.head + 1);		//iterate the head through the ring buffer
	}else if(uart_is_tx_ready(RS485Port)){
  402d60:	4b1a      	ldr	r3, [pc, #104]	; (402dcc <UART_Handler+0x78>)
  402d62:	6818      	ldr	r0, [r3, #0]
  402d64:	4b1b      	ldr	r3, [pc, #108]	; (402dd4 <UART_Handler+0x80>)
  402d66:	4798      	blx	r3
  402d68:	b150      	cbz	r0, 402d80 <UART_Handler+0x2c>
		if(transmitIndex < responsePacketSize){
  402d6a:	4b1b      	ldr	r3, [pc, #108]	; (402dd8 <UART_Handler+0x84>)
  402d6c:	881b      	ldrh	r3, [r3, #0]
  402d6e:	4a1b      	ldr	r2, [pc, #108]	; (402ddc <UART_Handler+0x88>)
  402d70:	8812      	ldrh	r2, [r2, #0]
  402d72:	429a      	cmp	r2, r3
  402d74:	d813      	bhi.n	402d9e <UART_Handler+0x4a>
			uart_write(RS485Port, responsePacket[transmitIndex]);
			transmitIndex++;
		}else if(uart_is_tx_empty(RS485Port)){
  402d76:	4b15      	ldr	r3, [pc, #84]	; (402dcc <UART_Handler+0x78>)
  402d78:	6818      	ldr	r0, [r3, #0]
  402d7a:	4b19      	ldr	r3, [pc, #100]	; (402de0 <UART_Handler+0x8c>)
  402d7c:	4798      	blx	r3
  402d7e:	b9c8      	cbnz	r0, 402db4 <UART_Handler+0x60>
  402d80:	bd10      	pop	{r4, pc}
		uart_read(RS485Port, &(rxBuffer.data[rxBuffer.head]));		//move the data into the next index of the rx buffer
  402d82:	4c18      	ldr	r4, [pc, #96]	; (402de4 <UART_Handler+0x90>)
  402d84:	8821      	ldrh	r1, [r4, #0]
  402d86:	3104      	adds	r1, #4
  402d88:	4421      	add	r1, r4
  402d8a:	4b10      	ldr	r3, [pc, #64]	; (402dcc <UART_Handler+0x78>)
  402d8c:	6818      	ldr	r0, [r3, #0]
  402d8e:	4b16      	ldr	r3, [pc, #88]	; (402de8 <UART_Handler+0x94>)
  402d90:	4798      	blx	r3
		rxBuffer.head = PKT_WRAP_ARND(rxBuffer.head + 1);		//iterate the head through the ring buffer
  402d92:	8823      	ldrh	r3, [r4, #0]
  402d94:	3301      	adds	r3, #1
  402d96:	f3c3 0309 	ubfx	r3, r3, #0, #10
  402d9a:	8023      	strh	r3, [r4, #0]
  402d9c:	bd10      	pop	{r4, pc}
			uart_write(RS485Port, responsePacket[transmitIndex]);
  402d9e:	4a13      	ldr	r2, [pc, #76]	; (402dec <UART_Handler+0x98>)
  402da0:	5cd1      	ldrb	r1, [r2, r3]
  402da2:	4b0a      	ldr	r3, [pc, #40]	; (402dcc <UART_Handler+0x78>)
  402da4:	6818      	ldr	r0, [r3, #0]
  402da6:	4b12      	ldr	r3, [pc, #72]	; (402df0 <UART_Handler+0x9c>)
  402da8:	4798      	blx	r3
			transmitIndex++;
  402daa:	4a0b      	ldr	r2, [pc, #44]	; (402dd8 <UART_Handler+0x84>)
  402dac:	8813      	ldrh	r3, [r2, #0]
  402dae:	3301      	adds	r3, #1
  402db0:	8013      	strh	r3, [r2, #0]
  402db2:	bd10      	pop	{r4, pc}
			pio_clear(globalEnPinPort,globalEnPin);
  402db4:	4b0f      	ldr	r3, [pc, #60]	; (402df4 <UART_Handler+0xa0>)
  402db6:	6819      	ldr	r1, [r3, #0]
  402db8:	4b0f      	ldr	r3, [pc, #60]	; (402df8 <UART_Handler+0xa4>)
  402dba:	6818      	ldr	r0, [r3, #0]
  402dbc:	4b0f      	ldr	r3, [pc, #60]	; (402dfc <UART_Handler+0xa8>)
  402dbe:	4798      	blx	r3
			uart_disable_interrupt(RS485Port,UART_IMR_TXRDY);
  402dc0:	2102      	movs	r1, #2
  402dc2:	4b02      	ldr	r3, [pc, #8]	; (402dcc <UART_Handler+0x78>)
  402dc4:	6818      	ldr	r0, [r3, #0]
  402dc6:	4b0e      	ldr	r3, [pc, #56]	; (402e00 <UART_Handler+0xac>)
  402dc8:	4798      	blx	r3
		}
	}
}
  402dca:	e7d9      	b.n	402d80 <UART_Handler+0x2c>
  402dcc:	20001030 	.word	0x20001030
  402dd0:	00400d0b 	.word	0x00400d0b
  402dd4:	00400cfb 	.word	0x00400cfb
  402dd8:	2000193a 	.word	0x2000193a
  402ddc:	20001b42 	.word	0x20001b42
  402de0:	00400d03 	.word	0x00400d03
  402de4:	20000b08 	.word	0x20000b08
  402de8:	00400d23 	.word	0x00400d23
  402dec:	20001134 	.word	0x20001134
  402df0:	00400d13 	.word	0x00400d13
  402df4:	2000193c 	.word	0x2000193c
  402df8:	20001934 	.word	0x20001934
  402dfc:	004024ad 	.word	0x004024ad
  402e00:	00400cf7 	.word	0x00400cf7

00402e04 <UART0_Handler>:


//Regardless of what UART port triggers the interrupt, the behavior is the same
void UART0_Handler(){
  402e04:	b508      	push	{r3, lr}
	UART_Handler();
  402e06:	4b01      	ldr	r3, [pc, #4]	; (402e0c <UART0_Handler+0x8>)
  402e08:	4798      	blx	r3
  402e0a:	bd08      	pop	{r3, pc}
  402e0c:	00402d55 	.word	0x00402d55

00402e10 <UART1_Handler>:
}

void UART1_Handler(){
  402e10:	b508      	push	{r3, lr}
	UART_Handler();
  402e12:	4b01      	ldr	r3, [pc, #4]	; (402e18 <UART1_Handler+0x8>)
  402e14:	4798      	blx	r3
  402e16:	bd08      	pop	{r3, pc}
  402e18:	00402d55 	.word	0x00402d55

00402e1c <pop_packet>:
}

uint8_t* pop_packet(){
	static uint8_t returnPacket[RX_BUFFER_SIZE];
	for(int i=0;i<packetSize;i++){							//copy packet data to return array
  402e1c:	4b0d      	ldr	r3, [pc, #52]	; (402e54 <pop_packet+0x38>)
  402e1e:	8819      	ldrh	r1, [r3, #0]
  402e20:	b1a9      	cbz	r1, 402e4e <pop_packet+0x32>
uint8_t* pop_packet(){
  402e22:	b410      	push	{r4}
  402e24:	4b0c      	ldr	r3, [pc, #48]	; (402e58 <pop_packet+0x3c>)
  402e26:	885b      	ldrh	r3, [r3, #2]
  402e28:	480c      	ldr	r0, [pc, #48]	; (402e5c <pop_packet+0x40>)
  402e2a:	1e42      	subs	r2, r0, #1
  402e2c:	3901      	subs	r1, #1
  402e2e:	4408      	add	r0, r1
		returnPacket[i] = rxBuffer.data[rxBuffer.tail];
  402e30:	4c09      	ldr	r4, [pc, #36]	; (402e58 <pop_packet+0x3c>)
  402e32:	18e1      	adds	r1, r4, r3
  402e34:	7909      	ldrb	r1, [r1, #4]
  402e36:	f802 1f01 	strb.w	r1, [r2, #1]!
		rxBuffer.tail = PKT_WRAP_ARND(rxBuffer.tail + 1);	//iterate the tail
  402e3a:	3301      	adds	r3, #1
  402e3c:	f3c3 0309 	ubfx	r3, r3, #0, #10
	for(int i=0;i<packetSize;i++){							//copy packet data to return array
  402e40:	4282      	cmp	r2, r0
  402e42:	d1f6      	bne.n	402e32 <pop_packet+0x16>
  402e44:	4a04      	ldr	r2, [pc, #16]	; (402e58 <pop_packet+0x3c>)
  402e46:	8053      	strh	r3, [r2, #2]
	}
	return returnPacket;									//return
}
  402e48:	4804      	ldr	r0, [pc, #16]	; (402e5c <pop_packet+0x40>)
  402e4a:	bc10      	pop	{r4}
  402e4c:	4770      	bx	lr
  402e4e:	4803      	ldr	r0, [pc, #12]	; (402e5c <pop_packet+0x40>)
  402e50:	4770      	bx	lr
  402e52:	bf00      	nop
  402e54:	20001938 	.word	0x20001938
  402e58:	20000b08 	.word	0x20000b08
  402e5c:	20000708 	.word	0x20000708

00402e60 <buffer_get_data_sz>:

uint16_t buffer_get_data_sz(void) {
	if (rxBuffer.head >= rxBuffer.tail) {
  402e60:	4b04      	ldr	r3, [pc, #16]	; (402e74 <buffer_get_data_sz+0x14>)
  402e62:	8818      	ldrh	r0, [r3, #0]
  402e64:	885b      	ldrh	r3, [r3, #2]
  402e66:	4298      	cmp	r0, r3
		return rxBuffer.head - rxBuffer.tail;
	} else {
		return (RX_BUFFER_SIZE - rxBuffer.tail) + rxBuffer.head;
  402e68:	bf38      	it	cc
  402e6a:	f500 6080 	addcc.w	r0, r0, #1024	; 0x400
  402e6e:	1ac0      	subs	r0, r0, r3
  402e70:	b280      	uxth	r0, r0
	}
}
  402e72:	4770      	bx	lr
  402e74:	20000b08 	.word	0x20000b08

00402e78 <ModRTU_CRC>:

uint16_t ModRTU_CRC(uint8_t* buf, int len)
{
	uint16_t crc = 0xFFFF;

	for (int pos = 0; pos < len; pos++) {
  402e78:	2900      	cmp	r1, #0
  402e7a:	dd16      	ble.n	402eaa <ModRTU_CRC+0x32>
{
  402e7c:	b410      	push	{r4}
  402e7e:	4604      	mov	r4, r0
  402e80:	4401      	add	r1, r0
	for (int pos = 0; pos < len; pos++) {
  402e82:	f64f 70ff 	movw	r0, #65535	; 0xffff
		crc ^= (uint8_t)buf[pos];          // XOR byte into least sig. byte of crc

		for (int i = 8; i != 0; i--) {    // Loop over each bit
			if ((crc & 0x0001) != 0) {      // If the LSB is set
				crc >>= 1;                    // Shift right and XOR 0xA001
				crc ^= 0xA001;
  402e86:	f24a 0201 	movw	r2, #40961	; 0xa001
  402e8a:	e001      	b.n	402e90 <ModRTU_CRC+0x18>
	for (int pos = 0; pos < len; pos++) {
  402e8c:	428c      	cmp	r4, r1
  402e8e:	d00f      	beq.n	402eb0 <ModRTU_CRC+0x38>
		crc ^= (uint8_t)buf[pos];          // XOR byte into least sig. byte of crc
  402e90:	f814 3b01 	ldrb.w	r3, [r4], #1
  402e94:	4058      	eors	r0, r3
  402e96:	2308      	movs	r3, #8
			if ((crc & 0x0001) != 0) {      // If the LSB is set
  402e98:	f010 0f01 	tst.w	r0, #1
				crc ^= 0xA001;
  402e9c:	bf14      	ite	ne
  402e9e:	ea82 0050 	eorne.w	r0, r2, r0, lsr #1
			}
			else                            // Else LSB is not set
			crc >>= 1;                    // Just shift right
  402ea2:	0840      	lsreq	r0, r0, #1
		for (int i = 8; i != 0; i--) {    // Loop over each bit
  402ea4:	3b01      	subs	r3, #1
  402ea6:	d1f7      	bne.n	402e98 <ModRTU_CRC+0x20>
  402ea8:	e7f0      	b.n	402e8c <ModRTU_CRC+0x14>
	uint16_t crc = 0xFFFF;
  402eaa:	f64f 70ff 	movw	r0, #65535	; 0xffff
  402eae:	4770      	bx	lr
		}
	}
	
	return crc;
  402eb0:	bc10      	pop	{r4}
  402eb2:	4770      	bx	lr

00402eb4 <packet_complete>:
bool packet_complete(){
  402eb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402eb8:	af00      	add	r7, sp, #0
	packetSize = 0;																	// Reset this in case packet is not complete
  402eba:	2200      	movs	r2, #0
  402ebc:	4b3e      	ldr	r3, [pc, #248]	; (402fb8 <packet_complete+0x104>)
  402ebe:	801a      	strh	r2, [r3, #0]
	uint8_t func_code = rxBuffer.data[PKT_WRAP_ARND(rxBuffer.tail + FC_IDX)];
  402ec0:	4b3e      	ldr	r3, [pc, #248]	; (402fbc <packet_complete+0x108>)
  402ec2:	885c      	ldrh	r4, [r3, #2]
  402ec4:	1c62      	adds	r2, r4, #1
  402ec6:	f3c2 0209 	ubfx	r2, r2, #0, #10
  402eca:	4413      	add	r3, r2
  402ecc:	791b      	ldrb	r3, [r3, #4]
	if(func_code != FC_WRITE_MULT && func_code != FC_READ_MULT){					//if the function code isn't write or read, we know somethings fucked up
  402ece:	2b10      	cmp	r3, #16
  402ed0:	d064      	beq.n	402f9c <packet_complete+0xe8>
  402ed2:	2b03      	cmp	r3, #3
  402ed4:	d054      	beq.n	402f80 <packet_complete+0xcc>
  402ed6:	e7fe      	b.n	402ed6 <packet_complete+0x22>
		if(buffer_get_data_sz() < ABS_MIN_WRITE_PACKET_SIZE) return false;						//if the data size is less than this, we know the packet is incomplete
  402ed8:	4b39      	ldr	r3, [pc, #228]	; (402fc0 <packet_complete+0x10c>)
  402eda:	4798      	blx	r3
  402edc:	2809      	cmp	r0, #9
  402ede:	d94b      	bls.n	402f78 <packet_complete+0xc4>
		num_data_bytes = rxBuffer.data[PKT_WRAP_ARND(rxBuffer.tail + WR_DATA_SIZE_IDX)];		//get supposed number of data bytes from the packet
  402ee0:	1da3      	adds	r3, r4, #6
  402ee2:	f3c3 0209 	ubfx	r2, r3, #0, #10
  402ee6:	4b35      	ldr	r3, [pc, #212]	; (402fbc <packet_complete+0x108>)
  402ee8:	4413      	add	r3, r2
  402eea:	791b      	ldrb	r3, [r3, #4]
		base_pkt_sz = ABS_MIN_WRITE_PACKET_SIZE - 1;											
  402eec:	2509      	movs	r5, #9
	uint16_t full_pkt_sz = num_data_bytes + base_pkt_sz;								//calculate full packet size
  402eee:	441d      	add	r5, r3
	if (buffer_get_data_sz() < full_pkt_sz) return false;								//make sure we have a full packet
  402ef0:	4b33      	ldr	r3, [pc, #204]	; (402fc0 <packet_complete+0x10c>)
  402ef2:	4798      	blx	r3
  402ef4:	4285      	cmp	r5, r0
  402ef6:	d903      	bls.n	402f00 <packet_complete+0x4c>
  402ef8:	2000      	movs	r0, #0
}
  402efa:	46bd      	mov	sp, r7
  402efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	packetSize = full_pkt_sz;															// Set global packetSize to completed packet size
  402f00:	4b2d      	ldr	r3, [pc, #180]	; (402fb8 <packet_complete+0x104>)
  402f02:	801d      	strh	r5, [r3, #0]
	uint8_t packetNoCRC[packetSize - CRC_SIZE];											//pull packet into linear buffer for crc check
  402f04:	1ea9      	subs	r1, r5, #2
  402f06:	466e      	mov	r6, sp
  402f08:	1d6b      	adds	r3, r5, #5
  402f0a:	f023 0307 	bic.w	r3, r3, #7
  402f0e:	ebad 0d03 	sub.w	sp, sp, r3
  402f12:	4668      	mov	r0, sp
	for(int i=0;i<packetSize - CRC_SIZE;i++){
  402f14:	2900      	cmp	r1, #0
  402f16:	dd10      	ble.n	402f3a <packet_complete+0x86>
  402f18:	460b      	mov	r3, r1
  402f1a:	446b      	add	r3, sp
  402f1c:	466d      	mov	r5, sp
		packetNoCRC[i] = rxBuffer.data[PKT_WRAP_ARND(rxBuffer.tail + i)];
  402f1e:	f8df c09c 	ldr.w	ip, [pc, #156]	; 402fbc <packet_complete+0x108>
  402f22:	eba4 0e00 	sub.w	lr, r4, r0
  402f26:	eb0e 0205 	add.w	r2, lr, r5
  402f2a:	f3c2 0209 	ubfx	r2, r2, #0, #10
  402f2e:	4462      	add	r2, ip
  402f30:	7912      	ldrb	r2, [r2, #4]
  402f32:	f805 2b01 	strb.w	r2, [r5], #1
	for(int i=0;i<packetSize - CRC_SIZE;i++){
  402f36:	429d      	cmp	r5, r3
  402f38:	d1f5      	bne.n	402f26 <packet_complete+0x72>
		packetCRC[i] = rxBuffer.data[PKT_WRAP_ARND(rxBuffer.tail + (packetSize - CRC_SIZE) + i)];
  402f3a:	440c      	add	r4, r1
  402f3c:	f8df 807c 	ldr.w	r8, [pc, #124]	; 402fbc <packet_complete+0x108>
  402f40:	f3c4 0309 	ubfx	r3, r4, #0, #10
  402f44:	4443      	add	r3, r8
  402f46:	791d      	ldrb	r5, [r3, #4]
	uint16_t expectedCRC = ModRTU_CRC(packetNoCRC, packetSize - CRC_SIZE);				//calculate expected crc
  402f48:	4b1e      	ldr	r3, [pc, #120]	; (402fc4 <packet_complete+0x110>)
  402f4a:	4798      	blx	r3
		packetCRC[i] = rxBuffer.data[PKT_WRAP_ARND(rxBuffer.tail + (packetSize - CRC_SIZE) + i)];
  402f4c:	3401      	adds	r4, #1
  402f4e:	f3c4 0309 	ubfx	r3, r4, #0, #10
  402f52:	4443      	add	r3, r8
	if(((expectedCRC >> 8) & 0xFF) == packetCRC[1] && (expectedCRC & 0xFF) == packetCRC[0]){				//crc comparison
  402f54:	791a      	ldrb	r2, [r3, #4]
  402f56:	f3c0 230f 	ubfx	r3, r0, #8, #16
  402f5a:	429a      	cmp	r2, r3
  402f5c:	d102      	bne.n	402f64 <packet_complete+0xb0>
  402f5e:	b2c0      	uxtb	r0, r0
  402f60:	42a8      	cmp	r0, r5
  402f62:	d007      	beq.n	402f74 <packet_complete+0xc0>
		packetSize = 1;
  402f64:	2201      	movs	r2, #1
  402f66:	4b14      	ldr	r3, [pc, #80]	; (402fb8 <packet_complete+0x104>)
  402f68:	801a      	strh	r2, [r3, #0]
		pop_packet();
  402f6a:	4b17      	ldr	r3, [pc, #92]	; (402fc8 <packet_complete+0x114>)
  402f6c:	4798      	blx	r3
		return false;
  402f6e:	2000      	movs	r0, #0
  402f70:	46b5      	mov	sp, r6
  402f72:	e7c2      	b.n	402efa <packet_complete+0x46>
		return true;																	//packet is complete and passes crc
  402f74:	2001      	movs	r0, #1
  402f76:	e7fb      	b.n	402f70 <packet_complete+0xbc>
		if(buffer_get_data_sz() < ABS_MIN_WRITE_PACKET_SIZE) return false;						//if the data size is less than this, we know the packet is incomplete
  402f78:	2000      	movs	r0, #0
  402f7a:	e7be      	b.n	402efa <packet_complete+0x46>
		if(buffer_get_data_sz() < WRITE_RES_PACKET_SIZE) return false;					//if the data size is less than this, we know the packet is incomplete
  402f7c:	2000      	movs	r0, #0
  402f7e:	e7bc      	b.n	402efa <packet_complete+0x46>
	uint8_t slave_id = rxBuffer.data[PKT_WRAP_ARND(rxBuffer.tail + SLAVE_ID_IDX)];
  402f80:	f3c4 0209 	ubfx	r2, r4, #0, #10
  402f84:	4b0d      	ldr	r3, [pc, #52]	; (402fbc <packet_complete+0x108>)
  402f86:	4413      	add	r3, r2
	((func_code == FC_READ_MULT) && slave_id != 0)) {
  402f88:	791b      	ldrb	r3, [r3, #4]
  402f8a:	b973      	cbnz	r3, 402faa <packet_complete+0xf6>
		num_data_bytes = rxBuffer.data[PKT_WRAP_ARND(rxBuffer.tail + RD_DATA_SIZE_IDX)];
  402f8c:	1ca3      	adds	r3, r4, #2
  402f8e:	f3c3 0209 	ubfx	r2, r3, #0, #10
  402f92:	4b0a      	ldr	r3, [pc, #40]	; (402fbc <packet_complete+0x108>)
  402f94:	4413      	add	r3, r2
  402f96:	791b      	ldrb	r3, [r3, #4]
		base_pkt_sz = ABS_MIN_READ_RES_PACKET_SIZE - 1;
  402f98:	2505      	movs	r5, #5
  402f9a:	e7a8      	b.n	402eee <packet_complete+0x3a>
	uint8_t slave_id = rxBuffer.data[PKT_WRAP_ARND(rxBuffer.tail + SLAVE_ID_IDX)];
  402f9c:	f3c4 0209 	ubfx	r2, r4, #0, #10
  402fa0:	4b06      	ldr	r3, [pc, #24]	; (402fbc <packet_complete+0x108>)
  402fa2:	4413      	add	r3, r2
	if (func_code == FC_WRITE_MULT && slave_id != 0) {
  402fa4:	791b      	ldrb	r3, [r3, #4]
  402fa6:	2b00      	cmp	r3, #0
  402fa8:	d196      	bne.n	402ed8 <packet_complete+0x24>
		if(buffer_get_data_sz() < WRITE_RES_PACKET_SIZE) return false;					//if the data size is less than this, we know the packet is incomplete
  402faa:	4b05      	ldr	r3, [pc, #20]	; (402fc0 <packet_complete+0x10c>)
  402fac:	4798      	blx	r3
  402fae:	2807      	cmp	r0, #7
  402fb0:	d9e4      	bls.n	402f7c <packet_complete+0xc8>
		base_pkt_sz = WRITE_RES_PACKET_SIZE;											//we know the final packet size
  402fb2:	2508      	movs	r5, #8
	uint8_t num_data_bytes = 0;														// Default 0 for packets with no data bytes
  402fb4:	2300      	movs	r3, #0
  402fb6:	e79a      	b.n	402eee <packet_complete+0x3a>
  402fb8:	20001938 	.word	0x20001938
  402fbc:	20000b08 	.word	0x20000b08
  402fc0:	00402e61 	.word	0x00402e61
  402fc4:	00402e79 	.word	0x00402e79
  402fc8:	00402e1d 	.word	0x00402e1d

00402fcc <modbus_update>:
void modbus_update(void){
  402fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if(buffer_get_data_sz() < ABS_MIN_PACKET_SIZE) return;			//if not enough data has been received just break out
  402fce:	4b32      	ldr	r3, [pc, #200]	; (403098 <modbus_update+0xcc>)
  402fd0:	4798      	blx	r3
  402fd2:	2805      	cmp	r0, #5
  402fd4:	d800      	bhi.n	402fd8 <modbus_update+0xc>
  402fd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if( !packet_complete()) return;									//check if an entire packet has been received otherwise return, also resolves overflow errors
  402fd8:	4b30      	ldr	r3, [pc, #192]	; (40309c <modbus_update+0xd0>)
  402fda:	4798      	blx	r3
  402fdc:	2800      	cmp	r0, #0
  402fde:	d0fa      	beq.n	402fd6 <modbus_update+0xa>
	uint8_t* packet = pop_packet();									//packet is complete, so pull it out
  402fe0:	4b2f      	ldr	r3, [pc, #188]	; (4030a0 <modbus_update+0xd4>)
  402fe2:	4798      	blx	r3
  402fe4:	4604      	mov	r4, r0
	if(packet[SLAVE_ID_IDX] != slaveID) return;						//disregard if the packet doesn't apply to this slave
  402fe6:	7802      	ldrb	r2, [r0, #0]
  402fe8:	4b2e      	ldr	r3, [pc, #184]	; (4030a4 <modbus_update+0xd8>)
  402fea:	781b      	ldrb	r3, [r3, #0]
  402fec:	429a      	cmp	r2, r3
  402fee:	d1f2      	bne.n	402fd6 <modbus_update+0xa>
	uint16_t start_reg = packet[START_REG_H_IDX] << 8 | packet[START_REG_L_IDX];
  402ff0:	7885      	ldrb	r5, [r0, #2]
  402ff2:	78c0      	ldrb	r0, [r0, #3]
  402ff4:	ea40 2605 	orr.w	r6, r0, r5, lsl #8
	uint16_t end_reg = packet[END_REG_H_IDX] << 8 | packet[END_REG_L_IDX];
  402ff8:	7921      	ldrb	r1, [r4, #4]
  402ffa:	7962      	ldrb	r2, [r4, #5]
  402ffc:	ea42 2701 	orr.w	r7, r2, r1, lsl #8
	switch(packet[FC_IDX]) {
  403000:	7863      	ldrb	r3, [r4, #1]
  403002:	2b03      	cmp	r3, #3
  403004:	d01d      	beq.n	403042 <modbus_update+0x76>
  403006:	2b10      	cmp	r3, #16
  403008:	d02e      	beq.n	403068 <modbus_update+0x9c>
	uint16_t responceCRC = ModRTU_CRC(responsePacket, responsePacketSize-CRC_SIZE);			//calculate crc
  40300a:	4b27      	ldr	r3, [pc, #156]	; (4030a8 <modbus_update+0xdc>)
  40300c:	881d      	ldrh	r5, [r3, #0]
  40300e:	1eae      	subs	r6, r5, #2
  403010:	4c26      	ldr	r4, [pc, #152]	; (4030ac <modbus_update+0xe0>)
  403012:	4631      	mov	r1, r6
  403014:	4620      	mov	r0, r4
  403016:	4b26      	ldr	r3, [pc, #152]	; (4030b0 <modbus_update+0xe4>)
  403018:	4798      	blx	r3
	responsePacket[responsePacketSize-2] = responceCRC & 0xff;								//add CRC
  40301a:	55a0      	strb	r0, [r4, r6]
	responsePacket[responsePacketSize-1] = (responceCRC>>8) & 0xff;
  40301c:	442c      	add	r4, r5
  40301e:	0a00      	lsrs	r0, r0, #8
  403020:	f804 0c01 	strb.w	r0, [r4, #-1]
	pio_set(globalEnPinPort,globalEnPin);				//transceiver transmit enable
  403024:	4b23      	ldr	r3, [pc, #140]	; (4030b4 <modbus_update+0xe8>)
  403026:	6819      	ldr	r1, [r3, #0]
  403028:	4b23      	ldr	r3, [pc, #140]	; (4030b8 <modbus_update+0xec>)
  40302a:	6818      	ldr	r0, [r3, #0]
  40302c:	4b23      	ldr	r3, [pc, #140]	; (4030bc <modbus_update+0xf0>)
  40302e:	4798      	blx	r3
	transmitIndex = 0;
  403030:	2200      	movs	r2, #0
  403032:	4b23      	ldr	r3, [pc, #140]	; (4030c0 <modbus_update+0xf4>)
  403034:	801a      	strh	r2, [r3, #0]
	uart_enable_interrupt(RS485Port,UART_IMR_TXRDY);
  403036:	2102      	movs	r1, #2
  403038:	4b22      	ldr	r3, [pc, #136]	; (4030c4 <modbus_update+0xf8>)
  40303a:	6818      	ldr	r0, [r3, #0]
  40303c:	4b22      	ldr	r3, [pc, #136]	; (4030c8 <modbus_update+0xfc>)
  40303e:	4798      	blx	r3
  403040:	e7c9      	b.n	402fd6 <modbus_update+0xa>
			uint16_t read_num_bytes = getReadResponseDataSize(start_reg, end_reg);
  403042:	4639      	mov	r1, r7
  403044:	4630      	mov	r0, r6
  403046:	4b21      	ldr	r3, [pc, #132]	; (4030cc <modbus_update+0x100>)
  403048:	4798      	blx	r3
			responsePacketSize = RD_RESP_PACKET_MIN_SIZE + read_num_bytes;
  40304a:	1d42      	adds	r2, r0, #5
  40304c:	4b16      	ldr	r3, [pc, #88]	; (4030a8 <modbus_update+0xdc>)
  40304e:	801a      	strh	r2, [r3, #0]
			responsePacket[SLAVE_ID_IDX] = MASTER_ADRESS;						//this is how the protocol is now to help identify when the master or slave is speaking
  403050:	4b16      	ldr	r3, [pc, #88]	; (4030ac <modbus_update+0xe0>)
  403052:	2200      	movs	r2, #0
  403054:	701a      	strb	r2, [r3, #0]
			responsePacket[FC_IDX] = packet[FC_IDX];
  403056:	7862      	ldrb	r2, [r4, #1]
  403058:	705a      	strb	r2, [r3, #1]
			responsePacket[RD_DATA_SIZE_IDX] = read_num_bytes;
  40305a:	7098      	strb	r0, [r3, #2]
			readHandler(responsePacket+RD_DATA_BYTE_START, start_reg, end_reg);
  40305c:	463a      	mov	r2, r7
  40305e:	4631      	mov	r1, r6
  403060:	1cd8      	adds	r0, r3, #3
  403062:	4b1b      	ldr	r3, [pc, #108]	; (4030d0 <modbus_update+0x104>)
  403064:	4798      	blx	r3
			break;
  403066:	e7d0      	b.n	40300a <modbus_update+0x3e>
			responsePacketSize = WR_RESP_PACKET_SIZE;
  403068:	f04f 0e08 	mov.w	lr, #8
  40306c:	4b0e      	ldr	r3, [pc, #56]	; (4030a8 <modbus_update+0xdc>)
  40306e:	f8a3 e000 	strh.w	lr, [r3]
			responsePacket[SLAVE_ID_IDX] = MASTER_ADRESS;	
  403072:	4b0e      	ldr	r3, [pc, #56]	; (4030ac <modbus_update+0xe0>)
  403074:	f04f 0e00 	mov.w	lr, #0
  403078:	f883 e000 	strb.w	lr, [r3]
			responsePacket[FC_IDX] = packet[FC_IDX];
  40307c:	f894 e001 	ldrb.w	lr, [r4, #1]
  403080:	f883 e001 	strb.w	lr, [r3, #1]
			responsePacket[START_REG_H_IDX] = packet[START_REG_H_IDX];
  403084:	709d      	strb	r5, [r3, #2]
			responsePacket[START_REG_L_IDX] = packet[START_REG_L_IDX];
  403086:	70d8      	strb	r0, [r3, #3]
			responsePacket[END_REG_H_IDX] = packet[END_REG_H_IDX];
  403088:	7119      	strb	r1, [r3, #4]
			responsePacket[END_REG_L_IDX] = packet[END_REG_L_IDX];
  40308a:	715a      	strb	r2, [r3, #5]
			writeHandler(&packet[WR_DATA_BYTE_START], start_reg, end_reg);
  40308c:	463a      	mov	r2, r7
  40308e:	4631      	mov	r1, r6
  403090:	1de0      	adds	r0, r4, #7
  403092:	4b10      	ldr	r3, [pc, #64]	; (4030d4 <modbus_update+0x108>)
  403094:	4798      	blx	r3
			break;
  403096:	e7b8      	b.n	40300a <modbus_update+0x3e>
  403098:	00402e61 	.word	0x00402e61
  40309c:	00402eb5 	.word	0x00402eb5
  4030a0:	00402e1d 	.word	0x00402e1d
  4030a4:	20001b44 	.word	0x20001b44
  4030a8:	20001b42 	.word	0x20001b42
  4030ac:	20001134 	.word	0x20001134
  4030b0:	00402e79 	.word	0x00402e79
  4030b4:	2000193c 	.word	0x2000193c
  4030b8:	20001934 	.word	0x20001934
  4030bc:	004024a9 	.word	0x004024a9
  4030c0:	2000193a 	.word	0x2000193a
  4030c4:	20001030 	.word	0x20001030
  4030c8:	00400cf3 	.word	0x00400cf3
  4030cc:	00402bcd 	.word	0x00402bcd
  4030d0:	004029cd 	.word	0x004029cd
  4030d4:	00402acd 	.word	0x00402acd

004030d8 <main>:
#include <asf.h>
#include <modbus.h>
#include <registers.h>

int main (void)
{
  4030d8:	b508      	push	{r3, lr}
	/* Insert system clock initialization code here (sysclk_init()). */

	sysclk_init();
  4030da:	4b03      	ldr	r3, [pc, #12]	; (4030e8 <main+0x10>)
  4030dc:	4798      	blx	r3
	board_init();
  4030de:	4b03      	ldr	r3, [pc, #12]	; (4030ec <main+0x14>)
  4030e0:	4798      	blx	r3
	//need to insert modbus_init

	/* Insert application code here, after the board has been initialized. */
	
	while(1){
		modbus_update();
  4030e2:	4c03      	ldr	r4, [pc, #12]	; (4030f0 <main+0x18>)
  4030e4:	47a0      	blx	r4
  4030e6:	e7fd      	b.n	4030e4 <main+0xc>
  4030e8:	00402445 	.word	0x00402445
  4030ec:	00402759 	.word	0x00402759
  4030f0:	00402fcd 	.word	0x00402fcd

004030f4 <__libc_init_array>:
  4030f4:	b570      	push	{r4, r5, r6, lr}
  4030f6:	4e0f      	ldr	r6, [pc, #60]	; (403134 <__libc_init_array+0x40>)
  4030f8:	4d0f      	ldr	r5, [pc, #60]	; (403138 <__libc_init_array+0x44>)
  4030fa:	1b76      	subs	r6, r6, r5
  4030fc:	10b6      	asrs	r6, r6, #2
  4030fe:	bf18      	it	ne
  403100:	2400      	movne	r4, #0
  403102:	d005      	beq.n	403110 <__libc_init_array+0x1c>
  403104:	3401      	adds	r4, #1
  403106:	f855 3b04 	ldr.w	r3, [r5], #4
  40310a:	4798      	blx	r3
  40310c:	42a6      	cmp	r6, r4
  40310e:	d1f9      	bne.n	403104 <__libc_init_array+0x10>
  403110:	4e0a      	ldr	r6, [pc, #40]	; (40313c <__libc_init_array+0x48>)
  403112:	4d0b      	ldr	r5, [pc, #44]	; (403140 <__libc_init_array+0x4c>)
  403114:	1b76      	subs	r6, r6, r5
  403116:	f000 f8a7 	bl	403268 <_init>
  40311a:	10b6      	asrs	r6, r6, #2
  40311c:	bf18      	it	ne
  40311e:	2400      	movne	r4, #0
  403120:	d006      	beq.n	403130 <__libc_init_array+0x3c>
  403122:	3401      	adds	r4, #1
  403124:	f855 3b04 	ldr.w	r3, [r5], #4
  403128:	4798      	blx	r3
  40312a:	42a6      	cmp	r6, r4
  40312c:	d1f9      	bne.n	403122 <__libc_init_array+0x2e>
  40312e:	bd70      	pop	{r4, r5, r6, pc}
  403130:	bd70      	pop	{r4, r5, r6, pc}
  403132:	bf00      	nop
  403134:	00403274 	.word	0x00403274
  403138:	00403274 	.word	0x00403274
  40313c:	0040327c 	.word	0x0040327c
  403140:	00403274 	.word	0x00403274

00403144 <register_fini>:
  403144:	4b02      	ldr	r3, [pc, #8]	; (403150 <register_fini+0xc>)
  403146:	b113      	cbz	r3, 40314e <register_fini+0xa>
  403148:	4802      	ldr	r0, [pc, #8]	; (403154 <register_fini+0x10>)
  40314a:	f000 b805 	b.w	403158 <atexit>
  40314e:	4770      	bx	lr
  403150:	00000000 	.word	0x00000000
  403154:	00403165 	.word	0x00403165

00403158 <atexit>:
  403158:	2300      	movs	r3, #0
  40315a:	4601      	mov	r1, r0
  40315c:	461a      	mov	r2, r3
  40315e:	4618      	mov	r0, r3
  403160:	f000 b81e 	b.w	4031a0 <__register_exitproc>

00403164 <__libc_fini_array>:
  403164:	b538      	push	{r3, r4, r5, lr}
  403166:	4c0a      	ldr	r4, [pc, #40]	; (403190 <__libc_fini_array+0x2c>)
  403168:	4d0a      	ldr	r5, [pc, #40]	; (403194 <__libc_fini_array+0x30>)
  40316a:	1b64      	subs	r4, r4, r5
  40316c:	10a4      	asrs	r4, r4, #2
  40316e:	d00a      	beq.n	403186 <__libc_fini_array+0x22>
  403170:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  403174:	3b01      	subs	r3, #1
  403176:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40317a:	3c01      	subs	r4, #1
  40317c:	f855 3904 	ldr.w	r3, [r5], #-4
  403180:	4798      	blx	r3
  403182:	2c00      	cmp	r4, #0
  403184:	d1f9      	bne.n	40317a <__libc_fini_array+0x16>
  403186:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40318a:	f000 b877 	b.w	40327c <_fini>
  40318e:	bf00      	nop
  403190:	0040328c 	.word	0x0040328c
  403194:	00403288 	.word	0x00403288

00403198 <__retarget_lock_acquire_recursive>:
  403198:	4770      	bx	lr
  40319a:	bf00      	nop

0040319c <__retarget_lock_release_recursive>:
  40319c:	4770      	bx	lr
  40319e:	bf00      	nop

004031a0 <__register_exitproc>:
  4031a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4031a4:	4d2c      	ldr	r5, [pc, #176]	; (403258 <__register_exitproc+0xb8>)
  4031a6:	4606      	mov	r6, r0
  4031a8:	6828      	ldr	r0, [r5, #0]
  4031aa:	4698      	mov	r8, r3
  4031ac:	460f      	mov	r7, r1
  4031ae:	4691      	mov	r9, r2
  4031b0:	f7ff fff2 	bl	403198 <__retarget_lock_acquire_recursive>
  4031b4:	4b29      	ldr	r3, [pc, #164]	; (40325c <__register_exitproc+0xbc>)
  4031b6:	681c      	ldr	r4, [r3, #0]
  4031b8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4031bc:	2b00      	cmp	r3, #0
  4031be:	d03e      	beq.n	40323e <__register_exitproc+0x9e>
  4031c0:	685a      	ldr	r2, [r3, #4]
  4031c2:	2a1f      	cmp	r2, #31
  4031c4:	dc1c      	bgt.n	403200 <__register_exitproc+0x60>
  4031c6:	f102 0e01 	add.w	lr, r2, #1
  4031ca:	b176      	cbz	r6, 4031ea <__register_exitproc+0x4a>
  4031cc:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4031d0:	2401      	movs	r4, #1
  4031d2:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4031d6:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4031da:	4094      	lsls	r4, r2
  4031dc:	4320      	orrs	r0, r4
  4031de:	2e02      	cmp	r6, #2
  4031e0:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4031e4:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4031e8:	d023      	beq.n	403232 <__register_exitproc+0x92>
  4031ea:	3202      	adds	r2, #2
  4031ec:	f8c3 e004 	str.w	lr, [r3, #4]
  4031f0:	6828      	ldr	r0, [r5, #0]
  4031f2:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4031f6:	f7ff ffd1 	bl	40319c <__retarget_lock_release_recursive>
  4031fa:	2000      	movs	r0, #0
  4031fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403200:	4b17      	ldr	r3, [pc, #92]	; (403260 <__register_exitproc+0xc0>)
  403202:	b30b      	cbz	r3, 403248 <__register_exitproc+0xa8>
  403204:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403208:	f3af 8000 	nop.w
  40320c:	4603      	mov	r3, r0
  40320e:	b1d8      	cbz	r0, 403248 <__register_exitproc+0xa8>
  403210:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403214:	6002      	str	r2, [r0, #0]
  403216:	2100      	movs	r1, #0
  403218:	6041      	str	r1, [r0, #4]
  40321a:	460a      	mov	r2, r1
  40321c:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403220:	f04f 0e01 	mov.w	lr, #1
  403224:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403228:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40322c:	2e00      	cmp	r6, #0
  40322e:	d0dc      	beq.n	4031ea <__register_exitproc+0x4a>
  403230:	e7cc      	b.n	4031cc <__register_exitproc+0x2c>
  403232:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  403236:	430c      	orrs	r4, r1
  403238:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40323c:	e7d5      	b.n	4031ea <__register_exitproc+0x4a>
  40323e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  403242:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  403246:	e7bb      	b.n	4031c0 <__register_exitproc+0x20>
  403248:	6828      	ldr	r0, [r5, #0]
  40324a:	f7ff ffa7 	bl	40319c <__retarget_lock_release_recursive>
  40324e:	f04f 30ff 	mov.w	r0, #4294967295
  403252:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403256:	bf00      	nop
  403258:	200004d0 	.word	0x200004d0
  40325c:	00403264 	.word	0x00403264
  403260:	00000000 	.word	0x00000000

00403264 <_global_impure_ptr>:
  403264:	200000a8                                ... 

00403268 <_init>:
  403268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40326a:	bf00      	nop
  40326c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40326e:	bc08      	pop	{r3}
  403270:	469e      	mov	lr, r3
  403272:	4770      	bx	lr

00403274 <__init_array_start>:
  403274:	00403145 	.word	0x00403145

00403278 <__frame_dummy_init_array_entry>:
  403278:	004000f1                                ..@.

0040327c <_fini>:
  40327c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40327e:	bf00      	nop
  403280:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403282:	bc08      	pop	{r3}
  403284:	469e      	mov	lr, r3
  403286:	4770      	bx	lr

00403288 <__fini_array_start>:
  403288:	004000cd 	.word	0x004000cd
