Available native events and hardware information.
--------------------------------------------------------------------------------
PAPI Version             : 5.2.0.0
Vendor string and code   : GenuineIntel (1)
Model string and code    : Intel(R) Core(TM) i7 CPU       Q 740  @ 1.73GHz (30)
CPU Revision             : 5.000000
CPUID Info               : Family: 6  Model: 30  Stepping: 5
CPU Max Megahertz        : 1734
CPU Min Megahertz        : 933
Hdw Threads per core     : 2
Cores per Socket         : 4
Sockets                  : 1
NUMA Nodes               : 1
CPUs per Node            : 8
Total CPUs               : 8
Running in a VM          : no
Number Hardware Counters : 7
Max Multiplex Counters   : 64
--------------------------------------------------------------------------------

===============================================================================
 Native Events in Component: perf_event
===============================================================================
| UNHALTED_CORE_CYCLES                                                         |
|            Count core clock cycles whenever the clock signal on the specific |
|            core is running (not halted)                                      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| INSTRUCTION_RETIRED                                                          |
|            Count the number of instructions at retirement                    |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| INSTRUCTIONS_RETIRED                                                         |
|            This is an alias for INSTRUCTION_RETIRED                          |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| UNHALTED_REFERENCE_CYCLES                                                    |
|            Unhalted reference cycles                                         |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| LLC_REFERENCES                                                               |
|            Count each request originating equiv the core to reference a cache|
|             line in the last level cache. The count may include speculation, |
|            but excludes cache line fills due to hardware prefetch. Alias to L|
|            2_RQSTS:SELF_DEMAND_MESI                                          |
|     :e=0                                                                     |
|            SELF_DEMAND_MESI, masks:edge level (may require counter-mask >= 1)|
|                                                                              |
|     :i=0                                                                     |
|            SELF_DEMAND_MESI, masks:invert                                    |
|     :c=0                                                                     |
|            SELF_DEMAND_MESI, masks:counter-mask in range [0-255]             |
|     :t=0                                                                     |
|            SELF_DEMAND_MESI, masks:measure any thread                        |
|     :u=0                                                                     |
|            SELF_DEMAND_MESI, masks:monitor at user level                     |
|     :k=0                                                                     |
|            SELF_DEMAND_MESI, masks:monitor at kernel level                   |
--------------------------------------------------------------------------------
| LAST_LEVEL_CACHE_REFERENCES                                                  |
|            This is an alias for LLC_REFERENCES                               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| LLC_MISSES                                                                   |
|            Count each cache miss condition for references to the last level c|
|            ache. The event count may include speculation, but excludes cache |
|            line fills due to hardware prefetch. Alias to event L2_RQSTS:SELF_|
|            DEMAND_I_STATE                                                    |
|     :e=0                                                                     |
|            SELF_DEMAND_I_STATE, masks:edge level (may require counter-mask >=|
|             1)                                                               |
|     :i=0                                                                     |
|            SELF_DEMAND_I_STATE, masks:invert                                 |
|     :c=0                                                                     |
|            SELF_DEMAND_I_STATE, masks:counter-mask in range [0-255]          |
|     :t=0                                                                     |
|            SELF_DEMAND_I_STATE, masks:measure any thread                     |
|     :u=0                                                                     |
|            SELF_DEMAND_I_STATE, masks:monitor at user level                  |
|     :k=0                                                                     |
|            SELF_DEMAND_I_STATE, masks:monitor at kernel level                |
--------------------------------------------------------------------------------
| LAST_LEVEL_CACHE_MISSES                                                      |
|            This is an equiv for LLC_MISSES                                   |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BRANCH_INSTRUCTIONS_RETIRED                                                  |
|            Count branch instructions at retirement. Specifically, this event |
|            counts the retirement of the last micro-op of a branch instruction|
|            .                                                                 |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ARITH                                                                        |
|            Counts arithmetic multiply and divide operations                  |
|     :CYCLES_DIV_BUSY                                                         |
|            Counts the number of cycles the divider is busy executing divide o|
|            r square root operations. The divide can be integer, X87 or Stream|
|            ing SIMD Extensions (SSE). The square root operation can be either|
|             X87 or SSE.                                                      |
|     :DIV                                                                     |
|            Counts the number of divide or square root operations. The divide |
|            can be integer, X87 or Streaming SIMD Extensions (SSE). The square|
|             root operation can be either X87 or SSE.                         |
|     :MUL                                                                     |
|            Counts the number of multiply operations executed. This includes i|
|            nteger as well as floating point multiply operations but excludes |
|            DPPS mul and MPSAD.                                               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BACLEAR                                                                      |
|            Branch address calculator                                         |
|     :BAD_TARGET                                                              |
|            BACLEAR asserted with bad target address                          |
|     :CLEAR                                                                   |
|            BACLEAR asserted, regardless of cause                             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BACLEAR_FORCE_IQ                                                             |
|            Instruction queue forced BACLEAR                                  |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BOGUS_BR                                                                     |
|            Counts the number of bogus branches.                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BPU_CLEARS                                                                   |
|            Branch prediction Unit clears                                     |
|     :EARLY                                                                   |
|            Early Branch Prediciton Unit clears                               |
|     :LATE                                                                    |
|            Late Branch Prediction Unit clears                                |
|     :ANY                                                                     |
|            Count any Branch Prediction Unit clears                           |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BPU_MISSED_CALL_RET                                                          |
|            Branch prediction unit missed call or return                      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_INST_DECODED                                                              |
|            Branch instructions decoded                                       |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_INST_EXEC                                                                 |
|            Branch instructions executed                                      |
|     :ANY                                                                     |
|            Branch instructions executed                                      |
|     :COND                                                                    |
|            Conditional branch instructions executed                          |
|     :DIRECT                                                                  |
|            Unconditional branches executed                                   |
|     :DIRECT_NEAR_CALL                                                        |
|            Unconditional call branches executed                              |
|     :INDIRECT_NEAR_CALL                                                      |
|            Indirect call branches executed                                   |
|     :INDIRECT_NON_CALL                                                       |
|            Indirect non call branches executed                               |
|     :NEAR_CALLS                                                              |
|            Call branches executed                                            |
|     :NON_CALLS                                                               |
|            All non call branches executed                                    |
|     :RETURN_NEAR                                                             |
|            Indirect return branches executed                                 |
|     :TAKEN                                                                   |
|            Taken branches executed                                           |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_INST_RETIRED                                                              |
|            Retired branch instructions                                       |
|     :ALL_BRANCHES                                                            |
|            Retired branch instructions (Precise Event)                       |
|     :CONDITIONAL                                                             |
|            Retired conditional branch instructions (Precise Event)           |
|     :NEAR_CALL                                                               |
|            Retired near call instructions (Precise Event)                    |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_MISP_EXEC                                                                 |
|            Mispredicted branches executed                                    |
|     :ANY                                                                     |
|            Mispredicted branches executed                                    |
|     :COND                                                                    |
|            Mispredicted conditional branches executed                        |
|     :DIRECT                                                                  |
|            Mispredicted unconditional branches executed                      |
|     :DIRECT_NEAR_CALL                                                        |
|            Mispredicted non call branches executed                           |
|     :INDIRECT_NEAR_CALL                                                      |
|            Mispredicted indirect call branches executed                      |
|     :INDIRECT_NON_CALL                                                       |
|            Mispredicted indirect non call branches executed                  |
|     :NEAR_CALLS                                                              |
|            Mispredicted call branches executed                               |
|     :NON_CALLS                                                               |
|            Mispredicted non call branches executed                           |
|     :RETURN_NEAR                                                             |
|            Mispredicted return branches executed                             |
|     :TAKEN                                                                   |
|            Mispredicted taken branches executed                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| BR_MISP_RETIRED                                                              |
|            Count Mispredicted Branch Activity                                |
|     :NEAR_CALL                                                               |
|            Counts mispredicted direct and indirect near unconditional retired|
|             calls                                                            |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| CACHE_LOCK_CYCLES                                                            |
|            Cache lock cycles                                                 |
|     :L1D                                                                     |
|            Cycles L1D locked                                                 |
|     :L1D_L2                                                                  |
|            Cycles L1D and L2 locked                                          |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| CPU_CLK_UNHALTED                                                             |
|            Cycles when processor is not in halted state                      |
|     :THREAD_P                                                                |
|            Cycles when thread is not halted (programmable counter)           |
|     :REF_P                                                                   |
|            Reference base clock (133 Mhz) cycles when thread is not halted   |
|     :TOTAL_CYCLES                                                            |
|            Total number of elapsed cycles. Does not work when C-state enabled|
|                                                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| DTLB_LOAD_MISSES                                                             |
|            Data TLB load misses                                              |
|     :ANY                                                                     |
|            DTLB load misses                                                  |
|     :PDE_MISS                                                                |
|            DTLB load miss caused by low part of address                      |
|     :WALK_COMPLETED                                                          |
|            DTLB load miss page walks complete                                |
|     :STLB_HIT                                                                |
|            DTLB second level hit                                             |
|     :PDP_MISS                                                                |
|            Number of DTLB cache load misses where the high part of the linear|
|             to physical address translation was missed                       |
|     :LARGE_WALK_COMPLETED                                                    |
|            Counts number of completed large page walks due to load miss in th|
|            e STLB                                                            |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| DTLB_MISSES                                                                  |
|            Data TLB misses                                                   |
|     :ANY                                                                     |
|            DTLB misses                                                       |
|     :STLB_HIT                                                                |
|            DTLB first level misses but second level hit                      |
|     :WALK_COMPLETED                                                          |
|            DTLB miss page walks                                              |
|     :PDE_MISS                                                                |
|            Number of DTLB cache misses where the low part of the linear to ph|
|            ysical address translation was missed                             |
|     :PDP_MISS                                                                |
|            Number of DTLB misses where the high part of the linear to physica|
|            l address translation was missed                                  |
|     :LARGE_WALK_COMPLETED                                                    |
|            Counts number of completed large page walks due to misses in the S|
|            TLB                                                               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| EPT                                                                          |
|            Extended Page Directory                                           |
|     :EPDE_MISS                                                               |
|            Extended Page Directory Entry miss                                |
|     :EPDPE_MISS                                                              |
|            Extended Page Directory Pointer miss                              |
|     :EPDPE_HIT                                                               |
|            Extended Page Directory Pointer hit                               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ES_REG_RENAMES                                                               |
|            ES segment renames                                                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| FP_ASSIST                                                                    |
|            Floating point assists                                            |
|     :ALL                                                                     |
|            Floating point assists (Precise Event)                            |
|     :INPUT                                                                   |
|            Floating poiint assists for invalid input value (Precise Event)   |
|     :OUTPUT                                                                  |
|            Floating point assists for invalid output value (Precise Event)   |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| FP_COMP_OPS_EXE                                                              |
|            Floating poing computational micro-ops                            |
|     :MMX                                                                     |
|            MMX Uops                                                          |
|     :SSE_DOUBLE_PRECISION                                                    |
|            SSE* FP double precision Uops                                     |
|     :SSE_FP                                                                  |
|            SSE and SSE2 FP Uops                                              |
|     :SSE_FP_PACKED                                                           |
|            SSE FP packed Uops                                                |
|     :SSE_FP_SCALAR                                                           |
|            SSE FP scalar Uops                                                |
|     :SSE_SINGLE_PRECISION                                                    |
|            SSE* FP single precision Uops                                     |
|     :SSE2_INTEGER                                                            |
|            SSE2 integer Uops                                                 |
|     :X87                                                                     |
|            Computational floating-point operations executed                  |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| FP_MMX_TRANS                                                                 |
|            Floating Point to and from MMX transitions                        |
|     :ANY                                                                     |
|            All Floating Point to and from MMX transitions                    |
|     :TO_FP                                                                   |
|            Transitions from MMX to Floating Point instructions               |
|     :TO_MMX                                                                  |
|            Transitions from Floating Point to MMX instructions               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| IFU_IVC                                                                      |
|            Instruction Fetch unit victim cache                               |
|     :FULL                                                                    |
|            Instruction Fetche unit victim cache full                         |
|     :L1I_EVICTION                                                            |
|            L1 Instruction cache evictions                                    |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ILD_STALL                                                                    |
|            Instruction Length Decoder stalls                                 |
|     :ANY                                                                     |
|            Any Instruction Length Decoder stall cycles                       |
|     :IQ_FULL                                                                 |
|            Instruction Queue full stall cycles                               |
|     :LCP                                                                     |
|            Length Change Prefix stall cycles                                 |
|     :MRU                                                                     |
|            Stall cycles due to BPU MRU bypass                                |
|     :REGEN                                                                   |
|            Regen stall cycles                                                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| INST_DECODED                                                                 |
|            Instructions decoded                                              |
|     :DEC0                                                                    |
|            Instructions that must be decoded by decoder 0                    |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| INST_QUEUE_WRITES                                                            |
|            Instructions written to instruction queue.                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| INST_QUEUE_WRITE_CYCLES                                                      |
|            Cycles instructions are written to the instruction queue          |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| INST_RETIRED                                                                 |
|            Instructions retired                                              |
|     :ANY_P                                                                   |
|            Instructions Retired (Precise Event)                              |
|     :X87                                                                     |
|            Retired floating-point operations (Precise Event)                 |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| IO_TRANSACTIONS                                                              |
|            I/O transactions                                                  |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ITLB_FLUSH                                                                   |
|            Counts the number of ITLB flushes                                 |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ITLB_MISSES                                                                  |
|            Instruction TLB misses                                            |
|     :ANY                                                                     |
|            DTLB misses                                                       |
|     :STLB_HIT                                                                |
|            DTLB first level misses but second level hit                      |
|     :WALK_COMPLETED                                                          |
|            DTLB miss page walks                                              |
|     :PDE_MISS                                                                |
|            Number of DTLB cache misses where the low part of the linear to ph|
|            ysical address translation was missed                             |
|     :PDP_MISS                                                                |
|            Number of DTLB misses where the high part of the linear to physica|
|            l address translation was missed                                  |
|     :LARGE_WALK_COMPLETED                                                    |
|            Counts number of completed large page walks due to misses in the S|
|            TLB                                                               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ITLB_MISS_RETIRED                                                            |
|            Retired instructions that missed the ITLB (Precise Event)         |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1D                                                                          |
|            L1D cache                                                         |
|     :M_EVICT                                                                 |
|            L1D cache lines replaced in M state                               |
|     :M_REPL                                                                  |
|            L1D cache lines allocated in the M state                          |
|     :M_SNOOP_EVICT                                                           |
|            L1D snoop eviction of cache lines in M state                      |
|     :REPL                                                                    |
|            L1 data cache lines allocated                                     |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1D_ALL_REF                                                                  |
|            L1D references                                                    |
|     :ANY                                                                     |
|            All references to the L1 data cache                               |
|     :CACHEABLE                                                               |
|            L1 data cacheable reads and writes                                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1D_CACHE_LD                                                                 |
|            L1D  cacheable loads. WARNING: event may overcount loads          |
|     :E_STATE                                                                 |
|             event may overcount loads, masks:L1 data cache read in E state   |
|     :I_STATE                                                                 |
|             event may overcount loads, masks:L1 data cache read in I state (m|
|            isses)                                                            |
|     :M_STATE                                                                 |
|             event may overcount loads, masks:L1 data cache read in M state   |
|     :MESI                                                                    |
|             event may overcount loads, masks:L1 data cache reads             |
|     :S_STATE                                                                 |
|             event may overcount loads, masks:L1 data cache read in S state   |
|     :e=0                                                                     |
|             event may overcount loads, masks:edge level (may require counter-|
|            mask >= 1)                                                        |
|     :i=0                                                                     |
|             event may overcount loads, masks:invert                          |
|     :c=0                                                                     |
|             event may overcount loads, masks:counter-mask in range [0-255]   |
|     :t=0                                                                     |
|             event may overcount loads, masks:measure any thread              |
|     :u=0                                                                     |
|             event may overcount loads, masks:monitor at user level           |
|     :k=0                                                                     |
|             event may overcount loads, masks:monitor at kernel level         |
--------------------------------------------------------------------------------
| L1D_CACHE_LOCK                                                               |
|            L1 data cache load lock                                           |
|     :E_STATE                                                                 |
|            L1 data cache load locks in E state                               |
|     :HIT                                                                     |
|            L1 data cache load lock hits                                      |
|     :M_STATE                                                                 |
|            L1 data cache load locks in M state                               |
|     :S_STATE                                                                 |
|            L1 data cache load locks in S state                               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1D_CACHE_LOCK_FB_HIT                                                        |
|            L1D load lock accepted in fill buffer                             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1D_CACHE_PREFETCH_LOCK_FB_HIT                                               |
|            L1D prefetch load lock accepted in fill buffer                    |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1D_CACHE_ST                                                                 |
|            L1 data cache stores                                              |
|     :E_STATE                                                                 |
|            L1 data cache stores in E state                                   |
|     :I_STATE                                                                 |
|            L1 data cache store in the I state                                |
|     :M_STATE                                                                 |
|            L1 data cache stores in M state                                   |
|     :S_STATE                                                                 |
|            L1 data cache stores in S state                                   |
|     :MESI                                                                    |
|            L1 data cache store in all states                                 |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1D_PREFETCH                                                                 |
|            L1D hardware prefetch                                             |
|     :MISS                                                                    |
|            L1D hardware prefetch misses                                      |
|     :REQUESTS                                                                |
|            L1D hardware prefetch requests                                    |
|     :TRIGGERS                                                                |
|            L1D hardware prefetch requests triggered                          |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1D_WB_L2                                                                    |
|            L1 writebacks to L2                                               |
|     :E_STATE                                                                 |
|            L1 writebacks to L2 in E state                                    |
|     :I_STATE                                                                 |
|            L1 writebacks to L2 in I state (misses)                           |
|     :M_STATE                                                                 |
|            L1 writebacks to L2 in M state                                    |
|     :S_STATE                                                                 |
|            L1 writebacks to L2 in S state                                    |
|     :MESI                                                                    |
|            All L1 writebacks to L2                                           |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1I                                                                          |
|            L1I instruction fetches                                           |
|     :CYCLES_STALLED                                                          |
|            L1I instruction fetch stall cycles                                |
|     :HITS                                                                    |
|            L1I instruction fetch hits                                        |
|     :MISSES                                                                  |
|            L1I instruction fetch misses                                      |
|     :READS                                                                   |
|            L1I Instruction fetches                                           |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L1I_OPPORTUNISTIC_HITS                                                       |
|            Opportunistic hits in streaming                                   |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_DATA_RQSTS                                                                |
|            L2 data requests                                                  |
|     :ANY                                                                     |
|            All L2 data requests                                              |
|     :DEMAND_E_STATE                                                          |
|            L2 data demand loads in E state                                   |
|     :DEMAND_I_STATE                                                          |
|            L2 data demand loads in I state (misses)                          |
|     :DEMAND_M_STATE                                                          |
|            L2 data demand loads in M state                                   |
|     :DEMAND_MESI                                                             |
|            L2 data demand requests                                           |
|     :DEMAND_S_STATE                                                          |
|            L2 data demand loads in S state                                   |
|     :PREFETCH_E_STATE                                                        |
|            L2 data prefetches in E state                                     |
|     :PREFETCH_I_STATE                                                        |
|            L2 data prefetches in the I state (misses)                        |
|     :PREFETCH_M_STATE                                                        |
|            L2 data prefetches in M state                                     |
|     :PREFETCH_MESI                                                           |
|            All L2 data prefetches                                            |
|     :PREFETCH_S_STATE                                                        |
|            L2 data prefetches in the S state                                 |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_HW_PREFETCH                                                               |
|            L2 HW prefetches                                                  |
|     :HIT                                                                     |
|            Count L2 HW prefetcher detector hits                              |
|     :ALLOC                                                                   |
|            Count L2 HW prefetcher allocations                                |
|     :DATA_TRIGGER                                                            |
|            Count L2 HW data prefetcher triggered                             |
|     :CODE_TRIGGER                                                            |
|            Count L2 HW code prefetcher triggered                             |
|     :DCA_TRIGGER                                                             |
|            Count L2 HW DCA prefetcher triggered                              |
|     :KICK_START                                                              |
|            Count L2 HW prefetcher kick started                               |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_LINES_IN                                                                  |
|            L2 lines alloacated                                               |
|     :ANY                                                                     |
|            L2 lines alloacated                                               |
|     :E_STATE                                                                 |
|            L2 lines allocated in the E state                                 |
|     :S_STATE                                                                 |
|            L2 lines allocated in the S state                                 |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_LINES_OUT                                                                 |
|            L2 lines evicted                                                  |
|     :ANY                                                                     |
|            L2 lines evicted                                                  |
|     :DEMAND_CLEAN                                                            |
|            L2 lines evicted by a demand request                              |
|     :DEMAND_DIRTY                                                            |
|            L2 modified lines evicted by a demand request                     |
|     :PREFETCH_CLEAN                                                          |
|            L2 lines evicted by a prefetch request                            |
|     :PREFETCH_DIRTY                                                          |
|            L2 modified lines evicted by a prefetch request                   |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_RQSTS                                                                     |
|            L2 requests                                                       |
|     :MISS                                                                    |
|            All L2 misses                                                     |
|     :REFERENCES                                                              |
|            All L2 requests                                                   |
|     :IFETCH_HIT                                                              |
|            L2 instruction fetch hits                                         |
|     :IFETCH_MISS                                                             |
|            L2 instruction fetch misses                                       |
|     :IFETCHES                                                                |
|            L2 instruction fetches                                            |
|     :LD_HIT                                                                  |
|            L2 load hits                                                      |
|     :LD_MISS                                                                 |
|            L2 load misses                                                    |
|     :LOADS                                                                   |
|            L2 requests                                                       |
|     :PREFETCH_HIT                                                            |
|            L2 prefetch hits                                                  |
|     :PREFETCH_MISS                                                           |
|            L2 prefetch misses                                                |
|     :PREFETCHES                                                              |
|            All L2 prefetches                                                 |
|     :RFO_HIT                                                                 |
|            L2 RFO hits                                                       |
|     :RFO_MISS                                                                |
|            L2 RFO misses                                                     |
|     :RFOS                                                                    |
|            L2 RFO requests                                                   |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_TRANSACTIONS                                                              |
|            L2 transactions                                                   |
|     :ANY                                                                     |
|            All L2 transactions                                               |
|     :FILL                                                                    |
|            L2 fill transactions                                              |
|     :IFETCH                                                                  |
|            L2 instruction fetch transactions                                 |
|     :L1D_WB                                                                  |
|            L1D writeback to L2 transactions                                  |
|     :LOAD                                                                    |
|            L2 Load transactions                                              |
|     :PREFETCH                                                                |
|            L2 prefetch transactions                                          |
|     :RFO                                                                     |
|            L2 RFO transactions                                               |
|     :WB                                                                      |
|            L2 writeback to LLC transactions                                  |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| L2_WRITE                                                                     |
|            L2 demand lock/store RFO                                          |
|     :LOCK_E_STATE                                                            |
|            L2 demand lock RFOs in E state                                    |
|     :LOCK_I_STATE                                                            |
|            L2 demand lock RFOs in I state (misses)                           |
|     :LOCK_S_STATE                                                            |
|            L2 demand lock RFOs in S state                                    |
|     :LOCK_HIT                                                                |
|            All demand L2 lock RFOs that hit the cache                        |
|     :LOCK_M_STATE                                                            |
|            L2 demand lock RFOs in M state                                    |
|     :LOCK_MESI                                                               |
|            All demand L2 lock RFOs                                           |
|     :RFO_HIT                                                                 |
|            All L2 demand store RFOs that hit the cache                       |
|     :RFO_I_STATE                                                             |
|            L2 demand store RFOs in I state (misses)                          |
|     :RFO_E_STATE                                                             |
|            L2 demand store RFOs in the E state (exclusive)                   |
|     :RFO_M_STATE                                                             |
|            L2 demand store RFOs in M state                                   |
|     :RFO_MESI                                                                |
|            All L2 demand store RFOs                                          |
|     :RFO_S_STATE                                                             |
|            L2 demand store RFOs in S state                                   |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| LARGE_ITLB                                                                   |
|            Large instruction TLB                                             |
|     :HIT                                                                     |
|            Large ITLB hit                                                    |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| LOAD_DISPATCH                                                                |
|            Loads dispatched                                                  |
|     :ANY                                                                     |
|            All loads dispatched                                              |
|     :MOB                                                                     |
|            Loads dispatched from the MOB                                     |
|     :RS                                                                      |
|            Loads dispatched that bypass the MOB                              |
|     :RS_DELAYED                                                              |
|            Loads dispatched from stage 305                                   |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| LOAD_HIT_PRE                                                                 |
|            Load operations conflicting with software prefetches              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| LONGEST_LAT_CACHE                                                            |
|            Longest latency cache reference                                   |
|     :REFERENCE                                                               |
|            Longest latency cache reference                                   |
|     :MISS                                                                    |
|            Longest latency cache miss                                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| LSD                                                                          |
|            Loop stream detector                                              |
|     :ACTIVE                                                                  |
|            Cycles when uops were delivered by the LSD                        |
|     :INACTIVE                                                                |
|            Cycles no uops were delivered by the LSD                          |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MACHINE_CLEARS                                                               |
|            Machine Clear                                                     |
|     :SMC                                                                     |
|            Self-Modifying Code detected                                      |
|     :CYCLES                                                                  |
|            Cycles machine clear asserted                                     |
|     :MEM_ORDER                                                               |
|            Execution pipeline restart due to Memory ordering conflicts       |
|     :FUSION_ASSIST                                                           |
|            Counts the number of macro-fusion assists                         |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MACRO_INSTS                                                                  |
|            Macro-fused instructions                                          |
|     :DECODED                                                                 |
|            Instructions decoded                                              |
|     :FUSIONS_DECODED                                                         |
|            Macro-fused instructions decoded                                  |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MEMORY_DISAMBIGUATION                                                        |
|            Memory Disambiguation Activity                                    |
|     :RESET                                                                   |
|            Counts memory disambiguation reset cycles                         |
|     :WATCHDOG                                                                |
|            Counts the number of times the memory disambiguation watchdog kick|
|            ed in                                                             |
|     :WATCH_CYCLES                                                            |
|            Counts the cycles that the memory disambiguation watchdog is activ|
|            e                                                                 |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MEM_INST_RETIRED                                                             |
|            Memory instructions retired                                       |
|     :LATENCY_ABOVE_THRESHOLD                                                 |
|            Memory instructions retired above programmed clocks, minimum thres|
|            hold value is 3, (Precise Event and ldlat required)               |
|     :LOADS                                                                   |
|            Instructions retired which contains a load (Precise Event)        |
|     :STORES                                                                  |
|            Instructions retired which contains a store (Precise Event)       |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
--------------------------------------------------------------------------------
| MEM_LOAD_RETIRED                                                             |
|            Retired loads                                                     |
|     :DTLB_MISS                                                               |
|            Retired loads that miss the DTLB (Precise Event)                  |
|     :HIT_LFB                                                                 |
|            Retired loads that miss L1D and hit an previously allocated LFB (P|
|            recise Event)                                                     |
|     :L1D_HIT                                                                 |
|            Retired loads that hit the L1 data cache (Precise Event)          |
|     :L2_HIT                                                                  |
|            Retired loads that hit the L2 cache (Precise Event)               |
|     :L3_MISS                                                                 |
|            Retired loads that miss the L3 cache (Precise Event)              |
|     :LLC_MISS                                                                |
|            This is an alias for L3_MISS                                      |
|     :L3_UNSHARED_HIT                                                         |
|            Retired loads that hit valid versions in the L3 cache (Precise Eve|
|            nt)                                                               |
|     :LLC_UNSHARED_HIT                                                        |
|            This is an alias for L3_UNSHARED_HIT                              |
|     :OTHER_CORE_L2_HIT_HITM                                                  |
|            Retired loads that hit sibling core's L2 in modified or unmodified|
|             states (Precise Event)                                           |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MEM_STORE_RETIRED                                                            |
|            Retired stores                                                    |
|     :DTLB_MISS                                                               |
|            Retired stores that miss the DTLB (Precise Event)                 |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| MEM_UNCORE_RETIRED                                                           |
|            Load instructions retired which hit offcore                       |
|     :OTHER_CORE_L2_HITM                                                      |
|            Load instructions retired that HIT modified data in sibling core (|
|            Precise Event)                                                    |
|     :REMOTE_CACHE_LOCAL_HOME_HIT                                             |
|            Load instructions retired remote cache HIT data source (Precise Ev|
|            ent)                                                              |
|     :REMOTE_DRAM                                                             |
|            Load instructions retired remote DRAM and remote home-remote cache|
|             HITM (Precise Event)                                             |
|     :LOCAL_DRAM                                                              |
|            Load instructions retired with a data source of local DRAM or loca|
|            lly homed remote hitm (Precise Event)                             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| OFFCORE_REQUESTS                                                             |
|            Offcore memory requests                                           |
|     :ANY                                                                     |
|            All offcore requests                                              |
|     :ANY_READ                                                                |
|            Offcore read requests                                             |
|     :ANY_RFO                                                                 |
|            Offcore RFO requests                                              |
|     :DEMAND_READ_CODE                                                        |
|            Counts number of offcore demand code read requests. Does not count|
|             L2 prefetch requests.                                            |
|     :DEMAND_READ_DATA                                                        |
|            Offcore demand data read requests                                 |
|     :DEMAND_RFO                                                              |
|            Offcore demand RFO requests                                       |
|     :L1D_WRITEBACK                                                           |
|            Offcore L1 data cache writebacks                                  |
|     :UNCACHED_MEM                                                            |
|            Counts number of offcore uncached memory requests                 |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| OFFCORE_REQUESTS_SQ_FULL                                                     |
|            Counts cycles the Offcore Request buffer or Super Queue is full.  |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| PARTIAL_ADDRESS_ALIAS                                                        |
|            False dependencies due to partial address froming                 |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| PIC_ACCESSES                                                                 |
|            Programmable interrupt controller                                 |
|     :TPR_READS                                                               |
|            Counts number of TPR reads                                        |
|     :TPR_WRITES                                                              |
|            Counts number of TPR writes                                       |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| RAT_STALLS                                                                   |
|            Register allocation table stalls                                  |
|     :FLAGS                                                                   |
|            Flag stall cycles                                                 |
|     :REGISTERS                                                               |
|            Partial register stall cycles                                     |
|     :ROB_READ_PORT                                                           |
|            ROB read port stalls cycles                                       |
|     :SCOREBOARD                                                              |
|            Scoreboard stall cycles                                           |
|     :ANY                                                                     |
|            All RAT stall cycles                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| RESOURCE_STALLS                                                              |
|            Processor stalls                                                  |
|     :FPCW                                                                    |
|            FPU control word write stall cycles                               |
|     :LOAD                                                                    |
|            Load buffer stall cycles                                          |
|     :MXCSR                                                                   |
|            MXCSR rename stall cycles                                         |
|     :RS_FULL                                                                 |
|            Reservation Station full stall cycles                             |
|     :STORE                                                                   |
|            Store buffer stall cycles                                         |
|     :OTHER                                                                   |
|            Other Resource related stall cycles                               |
|     :ROB_FULL                                                                |
|            ROB full stall cycles                                             |
|     :ANY                                                                     |
|            Resource related stall cycles                                     |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SEG_RENAME_STALLS                                                            |
|            Segment rename stall cycles                                       |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SEGMENT_REG_LOADS                                                            |
|            Counts number of segment register loads                           |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SIMD_INT_128                                                                 |
|            128 bit SIMD integer operations                                   |
|     :PACK                                                                    |
|            128 bit SIMD integer pack operations                              |
|     :PACKED_ARITH                                                            |
|            128 bit SIMD integer arithmetic operations                        |
|     :PACKED_LOGICAL                                                          |
|            128 bit SIMD integer logical operations                           |
|     :PACKED_MPY                                                              |
|            128 bit SIMD integer multiply operations                          |
|     :PACKED_SHIFT                                                            |
|            128 bit SIMD integer shift operations                             |
|     :SHUFFLE_MOVE                                                            |
|            128 bit SIMD integer shuffle/move operations                      |
|     :UNPACK                                                                  |
|            128 bit SIMD integer unpack operations                            |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SIMD_INT_64                                                                  |
|            64 bit SIMD integer operations                                    |
|     :PACK                                                                    |
|            SIMD integer 64 bit pack operations                               |
|     :PACKED_ARITH                                                            |
|            SIMD integer 64 bit arithmetic operations                         |
|     :PACKED_LOGICAL                                                          |
|            SIMD integer 64 bit logical operations                            |
|     :PACKED_MPY                                                              |
|            SIMD integer 64 bit packed multiply operations                    |
|     :PACKED_SHIFT                                                            |
|            SIMD integer 64 bit shift operations                              |
|     :SHUFFLE_MOVE                                                            |
|            SIMD integer 64 bit shuffle/move operations                       |
|     :UNPACK                                                                  |
|            SIMD integer 64 bit unpack operations                             |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SNOOP_RESPONSE                                                               |
|            Snoop                                                             |
|     :HIT                                                                     |
|            Thread responded HIT to snoop                                     |
|     :HITE                                                                    |
|            Thread responded HITE to snoop                                    |
|     :HITM                                                                    |
|            Thread responded HITM to snoop                                    |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SQ_FULL_STALL_CYCLES                                                         |
|            Counts cycles the Offcore Request buffer or Super Queue is full an|
|            d request(s) are outstanding.                                     |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SQ_MISC                                                                      |
|            Super Queue Activity Related to L2 Cache Access                   |
|     :PROMOTION                                                               |
|            Counts the number of L2 secondary misses that hit the Super Queue |
|     :PROMOTION_POST_GO                                                       |
|            Counts the number of L2 secondary misses during the Super Queue fi|
|            lling L2                                                          |
|     :LRU_HINTS                                                               |
|            Counts number of Super Queue LRU hints sent to L3                 |
|     :FILL_DROPPED                                                            |
|            Counts the number of SQ L2 fills dropped due to L2 busy           |
|     :SPLIT_LOCK                                                              |
|            Super Queue lock splits across a cache line                       |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SSE_MEM_EXEC                                                                 |
|            Streaming SIMD executed                                           |
|     :NTA                                                                     |
|            Streaming SIMD L1D NTA prefetch miss                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| SSEX_UOPS_RETIRED                                                            |
|            SIMD micro-ops retired                                            |
|     :PACKED_DOUBLE                                                           |
|            SIMD Packed-Double Uops retired (Precise Event)                   |
|     :PACKED_SINGLE                                                           |
|            SIMD Packed-Single Uops retired (Precise Event)                   |
|     :SCALAR_DOUBLE                                                           |
|            SIMD Scalar-Double Uops retired (Precise Event)                   |
|     :SCALAR_SINGLE                                                           |
|            SIMD Scalar-Single Uops retired (Precise Event)                   |
|     :VECTOR_INTEGER                                                          |
|            SIMD Vector Integer Uops retired (Precise Event)                  |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| STORE_BLOCKS                                                                 |
|            Delayed loads                                                     |
|     :AT_RET                                                                  |
|            Loads delayed with at-Retirement block code                       |
|     :L1D_BLOCK                                                               |
|            Cacheable loads delayed with L1D block code                       |
|     :NOT_STA                                                                 |
|            Loads delayed due to a store blocked for unknown data             |
|     :STA                                                                     |
|            Loads delayed due to a store blocked for an unknown address       |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| TWO_UOP_INSTS_DECODED                                                        |
|            Two micro-ops instructions decoded                                |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| UOPS_DECODED_DEC0                                                            |
|            Micro-ops decoded by decoder 0                                    |
--------------------------------------------------------------------------------
| UOPS_DECODED                                                                 |
|            Micro-ops decoded                                                 |
|     :ESP_FOLDING                                                             |
|            Stack pointer instructions decoded                                |
|     :ESP_SYNC                                                                |
|            Stack pointer sync operations                                     |
|     :MS                                                                      |
|            Uops decoded by Microcode Sequencer                               |
|     :MS_CYCLES_ACTIVE                                                        |
|            Cycles in which at least one uop is decoded by Microcode Sequencer|
|                                                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| UOPS_EXECUTED                                                                |
|            Micro-ops executed                                                |
|     :PORT0                                                                   |
|            Uops executed on port 0                                           |
|     :PORT1                                                                   |
|            Uops executed on port 1                                           |
|     :PORT2_CORE                                                              |
|            Uops executed on port 2 on any thread (core count only)           |
|     :PORT3_CORE                                                              |
|            Uops executed on port 3 on any thread (core count only)           |
|     :PORT4_CORE                                                              |
|            Uops executed on port 4 on any thread (core count only)           |
|     :PORT5                                                                   |
|            Uops executed on port 5                                           |
|     :PORT015                                                                 |
|            Uops issued on ports 0, 1 or 5                                    |
|     :PORT234_CORE                                                            |
|            Uops issued on ports 2, 3 or 4 on any thread (core count only)    |
|     :PORT015_STALL_CYCLES                                                    |
|            Cycles no Uops issued on ports 0, 1 or 5                          |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| UOPS_ISSUED                                                                  |
|            Micro-ops issued                                                  |
|     :ANY                                                                     |
|            Uops issued                                                       |
|     :STALLED_CYCLES                                                          |
|            Cycles stalled no issued uops                                     |
|     :FUSED                                                                   |
|            Fused Uops issued                                                 |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| UOPS_RETIRED                                                                 |
|            Micro-ops retired                                                 |
|     :ANY                                                                     |
|            Uops retired (Precise Event)                                      |
|     :RETIRE_SLOTS                                                            |
|            Retirement slots used (Precise Event)                             |
|     :ACTIVE_CYCLES                                                           |
|            Cycles Uops are being retired (Precise Event)                     |
|     :STALL_CYCLES                                                            |
|            Cycles No Uops retired (Precise Event)                            |
|     :MACRO_FUSED                                                             |
|            Macro-fused Uops retired (Precise Event)                          |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| UOP_UNFUSION                                                                 |
|            Micro-ops unfusions due to FP exceptions                          |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| OFFCORE_RESPONSE_0                                                           |
|            Offcore response 0 (must provide at least one request and one resp|
|            onse umasks)                                                      |
|     :DMND_DATA_RD                                                            |
|            Request: counts the number of demand and DCU prefetch data reads o|
|            f full and partial cachelines as well as demand data page table en|
|            try cacheline reads. Does not count L2 data read prefetches or ins|
|            truction fetches                                                  |
|     :DMND_RFO                                                                |
|            Request: counts the number of demand and DCU prefetch reads for ow|
|            nership (RFO) requests generated by a write to data cacheline. Doe|
|            s not count L2 RFO                                                |
|     :DMND_IFETCH                                                             |
|            Request: counts the number of demand and DCU prefetch instruction |
|            cacheline reads. Does not count L2 code read prefetches           |
|     :WB                                                                      |
|            Request: counts the number of writeback (modified to exclusive) tr|
|            ansactions                                                        |
|     :PF_DATA_RD                                                              |
|            Request: counts the number of data cacheline reads generated by L2|
|             prefetchers                                                      |
|     :PF_RFO                                                                  |
|            Request: counts the number of RFO requests generated by L2 prefetc|
|            hers                                                              |
|     :PF_IFETCH                                                               |
|            Request: counts the number of code reads generated by L2 prefetche|
|            rs                                                                |
|     :OTHER                                                                   |
|            Request: counts one of the following transaction types, including |
|            L3 invalidate, I/O, full or partial writes, WC or non-temporal sto|
|            res, CLFLUSH, Fences, lock, unlock, split lock                    |
|     :ANY_IFETCH                                                              |
|            Request: combination of PF_IFETCH | DMND_IFETCH                   |
|     :ANY_REQUEST                                                             |
|            Request: combination of all requests umasks                       |
|     :ANY_DATA                                                                |
|            Request: any data read/write request                              |
|     :ANY_DATA_RD                                                             |
|            Request: any data read in request                                 |
|     :ANY_RFO                                                                 |
|            Request: combination of DMND_RFO | PF_RFO                         |
|     :UNCORE_HIT                                                              |
|            Response: counts L3 Hit: local or remote home requests that hit L3|
|             cache in the uncore with no coherency actions required (snooping)|
|                                                                              |
|     :OTHER_CORE_HIT_SNP                                                      |
|            Response: counts L3 Hit: local or remote home requests that hit L3|
|             cache in the uncore and was serviced by another core with a cross|
|             core snoop where no modified copies were found (clean)           |
|     :OTHER_CORE_HITM                                                         |
|            Response: counts L3 Hit: local or remote home requests that hit L3|
|             cache in the uncore and was serviced by another core with a cross|
|             core snoop where modified copies were found (HITM)               |
|     :REMOTE_CACHE_HITM                                                       |
|            Response: counts L3 Hit: local or remote home requests that hit a |
|            remote L3 cacheline in modified (HITM) state                      |
|     :REMOTE_CACHE_FWD                                                        |
|            Response: counts L3 Miss: local homed requests that missed the L3 |
|            cache and was serviced by forwarded data following a cross package|
|             snoop where no modified copies found. (Remote home requests are n|
|            ot counted)                                                       |
|     :REMOTE_DRAM                                                             |
|            Response: counts L3 Miss: remote home requests that missed the L3 |
|            cache and were serviced by remote DRAM                            |
|     :LOCAL_DRAM                                                              |
|            Response: counts L3 Miss: local home requests that missed the L3 c|
|            ache and were serviced by local DRAM                              |
|     :NON_DRAM                                                                |
|            Response: Non-DRAM requests that were serviced by IOH             |
|     :ANY_CACHE_DRAM                                                          |
|            Response: requests serviced by any source but IOH                 |
|     :ANY_DRAM                                                                |
|            Response: requests serviced by local or remote DRAM               |
|     :ANY_LLC_MISS                                                            |
|            Response: requests that missed in L3                              |
|     :LOCAL_CACHE_DRAM                                                        |
|            Response: requests hit local core or uncore caches or local DRAM  |
|     :REMOTE_CACHE_DRAM                                                       |
|            Response: requests that miss L3 and hit remote caches or DRAM     |
|     :ANY_RESPONSE                                                            |
|            Response: combination of all response umasks                      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ix86arch::UNHALTED_CORE_CYCLES                                               |
|            count core clock cycles whenever the clock signal on the specific |
|            core is running (not halted)                                      |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ix86arch::INSTRUCTION_RETIRED                                                |
|            count the number of instructions at retirement. For instructions t|
|            hat consists of multiple micro-ops, this event counts the retireme|
|            nt of the last micro-op of the instruction                        |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| ix86arch::LLC_REFERENCES                                                     |
|            count each request originating from the core to reference a cache |
|            line in the last level cache. The count may include speculation, b|
|            ut excludes cache line fills due to hardware prefetch             |
|     :e=0                                                                     |
|            SELF_DEMAND_MESI, masks:edge level (may require counter-mask >= 1)|
|                                                                              |
|     :i=0                                                                     |
|            SELF_DEMAND_MESI, masks:invert                                    |
|     :c=0                                                                     |
|            SELF_DEMAND_MESI, masks:counter-mask in range [0-255]             |
|     :t=0                                                                     |
|            SELF_DEMAND_MESI, masks:measure any thread                        |
|     :u=0                                                                     |
|            SELF_DEMAND_MESI, masks:monitor at user level                     |
|     :k=0                                                                     |
|            SELF_DEMAND_MESI, masks:monitor at kernel level                   |
--------------------------------------------------------------------------------
| ix86arch::LLC_MISSES                                                         |
|            count each cache miss condition for references to the last level c|
|            ache. The event count may include speculation, but excludes cache |
|            line fills due to hardware prefetch                               |
|     :e=0                                                                     |
|            SELF_DEMAND_I_STATE, masks:edge level (may require counter-mask >=|
|             1)                                                               |
|     :i=0                                                                     |
|            SELF_DEMAND_I_STATE, masks:invert                                 |
|     :c=0                                                                     |
|            SELF_DEMAND_I_STATE, masks:counter-mask in range [0-255]          |
|     :t=0                                                                     |
|            SELF_DEMAND_I_STATE, masks:measure any thread                     |
|     :u=0                                                                     |
|            SELF_DEMAND_I_STATE, masks:monitor at user level                  |
|     :k=0                                                                     |
|            SELF_DEMAND_I_STATE, masks:monitor at kernel level                |
--------------------------------------------------------------------------------
| ix86arch::BRANCH_INSTRUCTIONS_RETIRED                                        |
|            count branch instructions at retirement. Specifically, this event |
|            counts the retirement of the last micro-op of a branch instruction|
|                                                                              |
|     :e=0                                                                     |
|            edge level (may require counter-mask >= 1)                        |
|     :i=0                                                                     |
|            invert                                                            |
|     :c=0                                                                     |
|            counter-mask in range [0-255]                                     |
|     :t=0                                                                     |
|            measure any thread                                                |
|     :u=0                                                                     |
|            monitor at user level                                             |
|     :k=0                                                                     |
|            monitor at kernel level                                           |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CPU_CYCLES                                               |
|            PERF_COUNT_HW_CPU_CYCLES                                          |
--------------------------------------------------------------------------------
| perf::CYCLES                                                                 |
|            PERF_COUNT_HW_CPU_CYCLES                                          |
--------------------------------------------------------------------------------
| perf::CPU-CYCLES                                                             |
|            PERF_COUNT_HW_CPU_CYCLES                                          |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_INSTRUCTIONS                                             |
|            PERF_COUNT_HW_INSTRUCTIONS                                        |
--------------------------------------------------------------------------------
| perf::INSTRUCTIONS                                                           |
|            PERF_COUNT_HW_INSTRUCTIONS                                        |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_REFERENCES                                         |
|            PERF_COUNT_HW_CACHE_REFERENCES                                    |
--------------------------------------------------------------------------------
| perf::CACHE-REFERENCES                                                       |
|            PERF_COUNT_HW_CACHE_REFERENCES                                    |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_MISSES                                             |
|            PERF_COUNT_HW_CACHE_MISSES                                        |
--------------------------------------------------------------------------------
| perf::CACHE-MISSES                                                           |
|            PERF_COUNT_HW_CACHE_MISSES                                        |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_BRANCH_INSTRUCTIONS                                      |
|            PERF_COUNT_HW_BRANCH_INSTRUCTIONS                                 |
--------------------------------------------------------------------------------
| perf::BRANCH-INSTRUCTIONS                                                    |
|            PERF_COUNT_HW_BRANCH_INSTRUCTIONS                                 |
--------------------------------------------------------------------------------
| perf::BRANCHES                                                               |
|            PERF_COUNT_HW_BRANCH_INSTRUCTIONS                                 |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_BRANCH_MISSES                                            |
|            PERF_COUNT_HW_BRANCH_MISSES                                       |
--------------------------------------------------------------------------------
| perf::BRANCH-MISSES                                                          |
|            PERF_COUNT_HW_BRANCH_MISSES                                       |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_BUS_CYCLES                                               |
|            PERF_COUNT_HW_BUS_CYCLES                                          |
--------------------------------------------------------------------------------
| perf::BUS-CYCLES                                                             |
|            PERF_COUNT_HW_BUS_CYCLES                                          |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_STALLED_CYCLES_FRONTEND                                  |
|            PERF_COUNT_HW_STALLED_CYCLES_FRONTEND                             |
--------------------------------------------------------------------------------
| perf::STALLED-CYCLES-FRONTEND                                                |
|            PERF_COUNT_HW_STALLED_CYCLES_FRONTEND                             |
--------------------------------------------------------------------------------
| perf::IDLE-CYCLES-FRONTEND                                                   |
|            PERF_COUNT_HW_STALLED_CYCLES_FRONTEND                             |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_STALLED_CYCLES_BACKEND                                   |
|            PERF_COUNT_HW_STALLED_CYCLES_BACKEND                              |
--------------------------------------------------------------------------------
| perf::STALLED-CYCLES-BACKEND                                                 |
|            PERF_COUNT_HW_STALLED_CYCLES_BACKEND                              |
--------------------------------------------------------------------------------
| perf::IDLE-CYCLES-BACKEND                                                    |
|            PERF_COUNT_HW_STALLED_CYCLES_BACKEND                              |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_REF_CPU_CYCLES                                           |
|            PERF_COUNT_HW_REF_CPU_CYCLES                                      |
--------------------------------------------------------------------------------
| perf::REF-CYCLES                                                             |
|            PERF_COUNT_HW_REF_CPU_CYCLES                                      |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_CPU_CLOCK                                                |
|            PERF_COUNT_SW_CPU_CLOCK                                           |
--------------------------------------------------------------------------------
| perf::CPU-CLOCK                                                              |
|            PERF_COUNT_SW_CPU_CLOCK                                           |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_TASK_CLOCK                                               |
|            PERF_COUNT_SW_TASK_CLOCK                                          |
--------------------------------------------------------------------------------
| perf::TASK-CLOCK                                                             |
|            PERF_COUNT_SW_TASK_CLOCK                                          |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_PAGE_FAULTS                                              |
|            PERF_COUNT_SW_PAGE_FAULTS                                         |
--------------------------------------------------------------------------------
| perf::PAGE-FAULTS                                                            |
|            PERF_COUNT_SW_PAGE_FAULTS                                         |
--------------------------------------------------------------------------------
| perf::FAULTS                                                                 |
|            PERF_COUNT_SW_PAGE_FAULTS                                         |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_CONTEXT_SWITCHES                                         |
|            PERF_COUNT_SW_CONTEXT_SWITCHES                                    |
--------------------------------------------------------------------------------
| perf::CONTEXT-SWITCHES                                                       |
|            PERF_COUNT_SW_CONTEXT_SWITCHES                                    |
--------------------------------------------------------------------------------
| perf::CS                                                                     |
|            PERF_COUNT_SW_CONTEXT_SWITCHES                                    |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_CPU_MIGRATIONS                                           |
|            PERF_COUNT_SW_CPU_MIGRATIONS                                      |
--------------------------------------------------------------------------------
| perf::CPU-MIGRATIONS                                                         |
|            PERF_COUNT_SW_CPU_MIGRATIONS                                      |
--------------------------------------------------------------------------------
| perf::MIGRATIONS                                                             |
|            PERF_COUNT_SW_CPU_MIGRATIONS                                      |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_PAGE_FAULTS_MIN                                          |
|            PERF_COUNT_SW_PAGE_FAULTS_MIN                                     |
--------------------------------------------------------------------------------
| perf::MINOR-FAULTS                                                           |
|            PERF_COUNT_SW_PAGE_FAULTS_MIN                                     |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ                                          |
|            PERF_COUNT_SW_PAGE_FAULTS_MAJ                                     |
--------------------------------------------------------------------------------
| perf::MAJOR-FAULTS                                                           |
|            PERF_COUNT_SW_PAGE_FAULTS_MAJ                                     |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_L1D                                                |
|            L1 data cache                                                     |
|     :READ                                                                    |
|            read access                                                       |
|     :WRITE                                                                   |
|            write access                                                      |
|     :PREFETCH                                                                |
|            prefetch access                                                   |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::L1-DCACHE-LOADS                                                        |
|            L1 cache load accesses                                            |
--------------------------------------------------------------------------------
| perf::L1-DCACHE-LOAD-MISSES                                                  |
|            L1 cache load misses                                              |
--------------------------------------------------------------------------------
| perf::L1-DCACHE-STORES                                                       |
|            L1 cache store accesses                                           |
--------------------------------------------------------------------------------
| perf::L1-DCACHE-STORE-MISSES                                                 |
|            L1 cache store misses                                             |
--------------------------------------------------------------------------------
| perf::L1-DCACHE-PREFETCHES                                                   |
|            L1 cache prefetch accesses                                        |
--------------------------------------------------------------------------------
| perf::L1-DCACHE-PREFETCH-MISSES                                              |
|            L1 cache prefetch misses                                          |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_L1I                                                |
|            L1 instruction cache                                              |
|     :READ                                                                    |
|            read access                                                       |
|     :PREFETCH                                                                |
|            prefetch access                                                   |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::L1-ICACHE-LOADS                                                        |
|            L1I cache load accesses                                           |
--------------------------------------------------------------------------------
| perf::L1-ICACHE-LOAD-MISSES                                                  |
|            L1I cache load misses                                             |
--------------------------------------------------------------------------------
| perf::L1-ICACHE-PREFETCHES                                                   |
|            L1I cache prefetch accesses                                       |
--------------------------------------------------------------------------------
| perf::L1-ICACHE-PREFETCH-MISSES                                              |
|            L1I cache prefetch misses                                         |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_LL                                                 |
|            Last level cache                                                  |
|     :READ                                                                    |
|            read access                                                       |
|     :WRITE                                                                   |
|            write access                                                      |
|     :PREFETCH                                                                |
|            prefetch access                                                   |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::LLC-LOADS                                                              |
|            Last level cache load accesses                                    |
--------------------------------------------------------------------------------
| perf::LLC-LOAD-MISSES                                                        |
|            Last level cache load misses                                      |
--------------------------------------------------------------------------------
| perf::LLC-STORES                                                             |
|            Last level cache store accesses                                   |
--------------------------------------------------------------------------------
| perf::LLC-STORE-MISSES                                                       |
|            Last level cache store misses                                     |
--------------------------------------------------------------------------------
| perf::LLC-PREFETCHES                                                         |
|            Last level cache prefetch accesses                                |
--------------------------------------------------------------------------------
| perf::LLC-PREFETCH-MISSES                                                    |
|            Last level cache prefetch misses                                  |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_DTLB                                               |
|            Data Translation Lookaside Buffer                                 |
|     :READ                                                                    |
|            read access                                                       |
|     :WRITE                                                                   |
|            write access                                                      |
|     :PREFETCH                                                                |
|            prefetch access                                                   |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::DTLB-LOADS                                                             |
|            Data TLB load accesses                                            |
--------------------------------------------------------------------------------
| perf::DTLB-LOAD-MISSES                                                       |
|            Data TLB load misses                                              |
--------------------------------------------------------------------------------
| perf::DTLB-STORES                                                            |
|            Data TLB store accesses                                           |
--------------------------------------------------------------------------------
| perf::DTLB-STORE-MISSES                                                      |
|            Data TLB store misses                                             |
--------------------------------------------------------------------------------
| perf::DTLB-PREFETCHES                                                        |
|            Data TLB prefetch accesses                                        |
--------------------------------------------------------------------------------
| perf::DTLB-PREFETCH-MISSES                                                   |
|            Data TLB prefetch misses                                          |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_ITLB                                               |
|            Instruction Translation Lookaside Buffer                          |
|     :READ                                                                    |
|            read access                                                       |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::ITLB-LOADS                                                             |
|            Instruction TLB load accesses                                     |
--------------------------------------------------------------------------------
| perf::ITLB-LOAD-MISSES                                                       |
|            Instruction TLB load misses                                       |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_BPU                                                |
|            Branch Prediction Unit                                            |
|     :READ                                                                    |
|            read access                                                       |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::BRANCH-LOADS                                                           |
|            Branch  load accesses                                             |
--------------------------------------------------------------------------------
| perf::BRANCH-LOAD-MISSES                                                     |
|            Branch  load misses                                               |
--------------------------------------------------------------------------------
| perf::PERF_COUNT_HW_CACHE_NODE                                               |
|            Node memory access                                                |
|     :READ                                                                    |
|            read access                                                       |
|     :WRITE                                                                   |
|            write access                                                      |
|     :PREFETCH                                                                |
|            prefetch access                                                   |
|     :ACCESS                                                                  |
|            hit access                                                        |
|     :MISS                                                                    |
|            miss access                                                       |
--------------------------------------------------------------------------------
| perf::NODE-LOADS                                                             |
|            Node  load accesses                                               |
--------------------------------------------------------------------------------
| perf::NODE-LOAD-MISSES                                                       |
|            Node  load misses                                                 |
--------------------------------------------------------------------------------
| perf::NODE-STORES                                                            |
|            Node  store accesses                                              |
--------------------------------------------------------------------------------
| perf::NODE-STORE-MISSES                                                      |
|            Node  store misses                                                |
--------------------------------------------------------------------------------
| perf::NODE-PREFETCHES                                                        |
|            Node  prefetch accesses                                           |
--------------------------------------------------------------------------------
| perf::NODE-PREFETCH-MISSES                                                   |
|            Node  prefetch misses                                             |
--------------------------------------------------------------------------------

Total events reported: 178
native_avail.c                       PASSED
