<stg><name>depthwise_conv2d_fix</name>


<trans_list>

<trans id="91" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="4" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="6" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="13" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="14" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6.preheader.critedge:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader.critedge:1  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader6:0  %out_h = phi i5 [ 0, %.preheader6.preheader.critedge ], [ %out_h_4, %.preheader6.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:1  %exitcond3 = icmp eq i5 %out_h, -4

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:3  %out_h_4 = add i5 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_4"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4  br i1 %exitcond3, label %3, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader5.preheader:0  %p_shl1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="10">
<![CDATA[
.preheader5.preheader:1  %p_shl1_cast = zext i10 %p_shl1 to i11

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader5.preheader:2  %p_shl2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="7">
<![CDATA[
.preheader5.preheader:3  %p_shl2_cast = zext i7 %p_shl2 to i11

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader5.preheader:4  %tmp3 = sub i11 %p_shl1_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:5  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader5:0  %out_w = phi i5 [ %out_w_4, %2 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:1  %exitcond2 = icmp eq i5 %out_w, -4

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:3  %out_w_4 = add i5 %out_w, 1

]]></Node>
<StgValue><ssdm name="out_w_4"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %exitcond2, label %.preheader6.loopexit, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="5">
<![CDATA[
:0  %tmp_95_cast = zext i5 %out_w to i11

]]></Node>
<StgValue><ssdm name="tmp_95_cast"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.loopexit:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.loopexit:0  %buffer6 = phi i16 [ 0, %0 ], [ %buffer_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="buffer6"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit:1  %k_h = phi i2 [ 0, %0 ], [ %k_h_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="k_h"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:2  %exitcond1 = icmp eq i2 %k_h, -1

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:4  %k_h_1 = add i2 %k_h, 1

]]></Node>
<StgValue><ssdm name="k_h_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %exitcond1, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp_98_cast1 = zext i2 %k_h to i5

]]></Node>
<StgValue><ssdm name="tmp_98_cast1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:1  %p_shl5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_h, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %p_shl5_cast = zext i4 %p_shl5 to i5

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:3  %tmp_73 = sub i5 %p_shl5_cast, %tmp_98_cast1

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:4  %tmp = add i5 %tmp_98_cast1, %out_h

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %tmp_s = add i11 %tmp3, %tmp_95_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:5  %p_shl8 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:6  %p_shl8_cast = zext i10 %p_shl8 to i11

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader.preheader:7  %p_shl9 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="6">
<![CDATA[
.preheader.preheader:8  %p_shl9_cast = zext i6 %p_shl9 to i11

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:9  %tmp1 = sub i11 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:10  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:0  %buffer_1 = phi i16 [ %buffer, %1 ], [ %buffer6, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="buffer_1"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:1  %k_w = phi i2 [ %k_w_1, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_w"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:2  %exitcond = icmp eq i2 %k_w, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:4  %k_w_1 = add i2 %k_w, 1

]]></Node>
<StgValue><ssdm name="k_w_1"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="2">
<![CDATA[
:0  %tmp_101_cast = zext i2 %k_w to i5

]]></Node>
<StgValue><ssdm name="tmp_101_cast"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %tmp5 = add i5 %tmp_101_cast, %out_w

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %tmp_76 = add i5 %tmp_101_cast, %tmp_73

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="5">
<![CDATA[
:2  %tmp5_cast = zext i5 %tmp5 to i11

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %tmp_74 = add i11 %tmp5_cast, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="11">
<![CDATA[
:4  %tmp_103_cast = sext i11 %tmp_74 to i32

]]></Node>
<StgValue><ssdm name="tmp_103_cast"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_75 = zext i32 %tmp_103_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_75

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="5">
<![CDATA[
:10  %tmp_106_cast = sext i5 %tmp_76 to i32

]]></Node>
<StgValue><ssdm name="tmp_106_cast"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_77 = zext i32 %tmp_106_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %SeparableConv2D_0_w_4 = getelementptr [9 x i15]* @SeparableConv2D_0_w_1, i64 0, i64 %tmp_77

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_4"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="4">
<![CDATA[
:13  %SeparableConv2D_0_w_5 = load i15* %SeparableConv2D_0_w_4, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="76" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="4">
<![CDATA[
:13  %SeparableConv2D_0_w_5 = load i15* %SeparableConv2D_0_w_4, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="30" op_0_bw="16">
<![CDATA[
:8  %tmp_105_cast = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="tmp_105_cast"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="30" op_0_bw="15">
<![CDATA[
:14  %tmp_108_cast = sext i15 %SeparableConv2D_0_w_5 to i30

]]></Node>
<StgValue><ssdm name="tmp_108_cast"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:15  %tmp_78 = mul i30 %tmp_108_cast, %tmp_105_cast

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="81" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:15  %tmp_78 = mul i30 %tmp_108_cast, %tmp_105_cast

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="82" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:15  %tmp_78 = mul i30 %tmp_108_cast, %tmp_105_cast

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="83" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %tmp_80 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_78, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %buffer = add i16 %tmp_80, %buffer_1

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="86" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="11">
<![CDATA[
:1  %tmp_96_cast = sext i11 %tmp_s to i32

]]></Node>
<StgValue><ssdm name="tmp_96_cast"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_72 = zext i32 %tmp_96_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_72

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:4  store i16 %buffer6, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="111" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="112" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="113" name="SeparableConv2D_0_w_1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SeparableConv2D_0_w_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="115" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="114" toId="15">
</dataflow>
<dataflow id="117" from="StgValue_116" to="empty" fromId="116" toId="15">
</dataflow>
<dataflow id="118" from="StgValue_116" to="empty" fromId="116" toId="15">
</dataflow>
<dataflow id="119" from="StgValue_116" to="empty" fromId="116" toId="15">
</dataflow>
<dataflow id="121" from="StgValue_120" to="out_h" fromId="120" toId="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="122" from="StgValue_16" to="out_h" fromId="16" toId="17">
</dataflow>
<dataflow id="123" from="out_h_4" to="out_h" fromId="20" toId="17">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="124" from="StgValue_37" to="out_h" fromId="37" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="125" from="out_h" to="exitcond3" fromId="17" toId="18">
</dataflow>
<dataflow id="127" from="StgValue_126" to="exitcond3" fromId="126" toId="18">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecLoopTripCount" to="empty_48" fromId="114" toId="19">
</dataflow>
<dataflow id="130" from="StgValue_129" to="empty_48" fromId="129" toId="19">
</dataflow>
<dataflow id="131" from="StgValue_129" to="empty_48" fromId="129" toId="19">
</dataflow>
<dataflow id="132" from="StgValue_129" to="empty_48" fromId="129" toId="19">
</dataflow>
<dataflow id="133" from="out_h" to="out_h_4" fromId="17" toId="20">
</dataflow>
<dataflow id="135" from="StgValue_134" to="out_h_4" fromId="134" toId="20">
</dataflow>
<dataflow id="136" from="exitcond3" to="StgValue_21" fromId="18" toId="21">
</dataflow>
<dataflow id="138" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="p_shl1" fromId="137" toId="22">
</dataflow>
<dataflow id="139" from="out_h" to="p_shl1" fromId="17" toId="22">
</dataflow>
<dataflow id="140" from="StgValue_120" to="p_shl1" fromId="120" toId="22">
</dataflow>
<dataflow id="141" from="p_shl1" to="p_shl1_cast" fromId="22" toId="23">
</dataflow>
<dataflow id="143" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="p_shl2" fromId="142" toId="24">
</dataflow>
<dataflow id="144" from="out_h" to="p_shl2" fromId="17" toId="24">
</dataflow>
<dataflow id="146" from="StgValue_145" to="p_shl2" fromId="145" toId="24">
</dataflow>
<dataflow id="147" from="p_shl2" to="p_shl2_cast" fromId="24" toId="25">
</dataflow>
<dataflow id="148" from="p_shl1_cast" to="tmp3" fromId="23" toId="26">
</dataflow>
<dataflow id="149" from="p_shl2_cast" to="tmp3" fromId="25" toId="26">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecLoopTripCount" to="empty_52" fromId="114" toId="28">
</dataflow>
<dataflow id="151" from="StgValue_116" to="empty_52" fromId="116" toId="28">
</dataflow>
<dataflow id="152" from="StgValue_116" to="empty_52" fromId="116" toId="28">
</dataflow>
<dataflow id="153" from="StgValue_116" to="empty_52" fromId="116" toId="28">
</dataflow>
<dataflow id="154" from="out_w_4" to="out_w" fromId="33" toId="30">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="155" from="StgValue_90" to="out_w" fromId="90" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="156" from="StgValue_120" to="out_w" fromId="120" toId="30">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="157" from="StgValue_27" to="out_w" fromId="27" toId="30">
</dataflow>
<dataflow id="158" from="out_w" to="exitcond2" fromId="30" toId="31">
</dataflow>
<dataflow id="159" from="StgValue_126" to="exitcond2" fromId="126" toId="31">
</dataflow>
<dataflow id="160" from="_ssdm_op_SpecLoopTripCount" to="empty_49" fromId="114" toId="32">
</dataflow>
<dataflow id="161" from="StgValue_129" to="empty_49" fromId="129" toId="32">
</dataflow>
<dataflow id="162" from="StgValue_129" to="empty_49" fromId="129" toId="32">
</dataflow>
<dataflow id="163" from="StgValue_129" to="empty_49" fromId="129" toId="32">
</dataflow>
<dataflow id="164" from="out_w" to="out_w_4" fromId="30" toId="33">
</dataflow>
<dataflow id="165" from="StgValue_134" to="out_w_4" fromId="134" toId="33">
</dataflow>
<dataflow id="166" from="exitcond2" to="StgValue_34" fromId="31" toId="34">
</dataflow>
<dataflow id="167" from="out_w" to="tmp_95_cast" fromId="30" toId="35">
</dataflow>
<dataflow id="169" from="StgValue_168" to="buffer6" fromId="168" toId="38">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="170" from="StgValue_36" to="buffer6" fromId="36" toId="38">
</dataflow>
<dataflow id="171" from="buffer_1" to="buffer6" fromId="56" toId="38">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="172" from="StgValue_65" to="buffer6" fromId="65" toId="38">
<BackEdge/>
</dataflow>
<dataflow id="173" from="StgValue_145" to="k_h" fromId="145" toId="39">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="174" from="StgValue_36" to="k_h" fromId="36" toId="39">
</dataflow>
<dataflow id="175" from="k_h_1" to="k_h" fromId="42" toId="39">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="176" from="StgValue_65" to="k_h" fromId="65" toId="39">
<BackEdge/>
</dataflow>
<dataflow id="177" from="k_h" to="exitcond1" fromId="39" toId="40">
</dataflow>
<dataflow id="179" from="StgValue_178" to="exitcond1" fromId="178" toId="40">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecLoopTripCount" to="empty_50" fromId="114" toId="41">
</dataflow>
<dataflow id="182" from="StgValue_181" to="empty_50" fromId="181" toId="41">
</dataflow>
<dataflow id="183" from="StgValue_181" to="empty_50" fromId="181" toId="41">
</dataflow>
<dataflow id="184" from="StgValue_181" to="empty_50" fromId="181" toId="41">
</dataflow>
<dataflow id="185" from="k_h" to="k_h_1" fromId="39" toId="42">
</dataflow>
<dataflow id="187" from="StgValue_186" to="k_h_1" fromId="186" toId="42">
</dataflow>
<dataflow id="188" from="exitcond1" to="StgValue_43" fromId="40" toId="43">
</dataflow>
<dataflow id="189" from="k_h" to="tmp_98_cast1" fromId="39" toId="44">
</dataflow>
<dataflow id="191" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="p_shl5" fromId="190" toId="45">
</dataflow>
<dataflow id="192" from="k_h" to="p_shl5" fromId="39" toId="45">
</dataflow>
<dataflow id="193" from="StgValue_145" to="p_shl5" fromId="145" toId="45">
</dataflow>
<dataflow id="194" from="p_shl5" to="p_shl5_cast" fromId="45" toId="46">
</dataflow>
<dataflow id="195" from="p_shl5_cast" to="tmp_73" fromId="46" toId="47">
</dataflow>
<dataflow id="196" from="tmp_98_cast1" to="tmp_73" fromId="44" toId="47">
</dataflow>
<dataflow id="197" from="tmp_98_cast1" to="tmp" fromId="44" toId="48">
</dataflow>
<dataflow id="198" from="out_h" to="tmp" fromId="17" toId="48">
</dataflow>
<dataflow id="199" from="tmp3" to="tmp_s" fromId="26" toId="49">
</dataflow>
<dataflow id="200" from="tmp_95_cast" to="tmp_s" fromId="35" toId="49">
</dataflow>
<dataflow id="201" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="p_shl8" fromId="137" toId="50">
</dataflow>
<dataflow id="202" from="tmp" to="p_shl8" fromId="48" toId="50">
</dataflow>
<dataflow id="203" from="StgValue_120" to="p_shl8" fromId="120" toId="50">
</dataflow>
<dataflow id="204" from="p_shl8" to="p_shl8_cast" fromId="50" toId="51">
</dataflow>
<dataflow id="206" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="p_shl9" fromId="205" toId="52">
</dataflow>
<dataflow id="207" from="tmp" to="p_shl9" fromId="48" toId="52">
</dataflow>
<dataflow id="209" from="StgValue_208" to="p_shl9" fromId="208" toId="52">
</dataflow>
<dataflow id="210" from="p_shl9" to="p_shl9_cast" fromId="52" toId="53">
</dataflow>
<dataflow id="211" from="p_shl8_cast" to="tmp1" fromId="51" toId="54">
</dataflow>
<dataflow id="212" from="p_shl9_cast" to="tmp1" fromId="53" toId="54">
</dataflow>
<dataflow id="213" from="buffer" to="buffer_1" fromId="84" toId="56">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="214" from="StgValue_85" to="buffer_1" fromId="85" toId="56">
<BackEdge/>
</dataflow>
<dataflow id="215" from="buffer6" to="buffer_1" fromId="38" toId="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="216" from="StgValue_55" to="buffer_1" fromId="55" toId="56">
</dataflow>
<dataflow id="217" from="k_w_1" to="k_w" fromId="60" toId="57">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="218" from="StgValue_85" to="k_w" fromId="85" toId="57">
<BackEdge/>
</dataflow>
<dataflow id="219" from="StgValue_145" to="k_w" fromId="145" toId="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="220" from="StgValue_55" to="k_w" fromId="55" toId="57">
</dataflow>
<dataflow id="221" from="k_w" to="exitcond" fromId="57" toId="58">
</dataflow>
<dataflow id="222" from="StgValue_178" to="exitcond" fromId="178" toId="58">
</dataflow>
<dataflow id="223" from="_ssdm_op_SpecLoopTripCount" to="empty_51" fromId="114" toId="59">
</dataflow>
<dataflow id="224" from="StgValue_181" to="empty_51" fromId="181" toId="59">
</dataflow>
<dataflow id="225" from="StgValue_181" to="empty_51" fromId="181" toId="59">
</dataflow>
<dataflow id="226" from="StgValue_181" to="empty_51" fromId="181" toId="59">
</dataflow>
<dataflow id="227" from="k_w" to="k_w_1" fromId="57" toId="60">
</dataflow>
<dataflow id="228" from="StgValue_186" to="k_w_1" fromId="186" toId="60">
</dataflow>
<dataflow id="229" from="exitcond" to="StgValue_61" fromId="58" toId="61">
</dataflow>
<dataflow id="230" from="k_w" to="tmp_101_cast" fromId="57" toId="62">
</dataflow>
<dataflow id="231" from="tmp_101_cast" to="tmp5" fromId="62" toId="63">
</dataflow>
<dataflow id="232" from="out_w" to="tmp5" fromId="30" toId="63">
</dataflow>
<dataflow id="233" from="tmp_101_cast" to="tmp_76" fromId="62" toId="64">
</dataflow>
<dataflow id="234" from="tmp_73" to="tmp_76" fromId="47" toId="64">
</dataflow>
<dataflow id="235" from="tmp5" to="tmp5_cast" fromId="63" toId="66">
</dataflow>
<dataflow id="236" from="tmp5_cast" to="tmp_74" fromId="66" toId="67">
</dataflow>
<dataflow id="237" from="tmp1" to="tmp_74" fromId="54" toId="67">
</dataflow>
<dataflow id="238" from="tmp_74" to="tmp_103_cast" fromId="67" toId="68">
</dataflow>
<dataflow id="239" from="tmp_103_cast" to="tmp_75" fromId="68" toId="69">
</dataflow>
<dataflow id="240" from="input_r" to="input_addr" fromId="111" toId="70">
</dataflow>
<dataflow id="242" from="StgValue_241" to="input_addr" fromId="241" toId="70">
</dataflow>
<dataflow id="243" from="tmp_75" to="input_addr" fromId="69" toId="70">
</dataflow>
<dataflow id="244" from="input_addr" to="input_load" fromId="70" toId="71">
</dataflow>
<dataflow id="245" from="tmp_76" to="tmp_106_cast" fromId="64" toId="72">
</dataflow>
<dataflow id="246" from="tmp_106_cast" to="tmp_77" fromId="72" toId="73">
</dataflow>
<dataflow id="247" from="SeparableConv2D_0_w_1" to="SeparableConv2D_0_w_4" fromId="113" toId="74">
</dataflow>
<dataflow id="248" from="StgValue_241" to="SeparableConv2D_0_w_4" fromId="241" toId="74">
</dataflow>
<dataflow id="249" from="tmp_77" to="SeparableConv2D_0_w_4" fromId="73" toId="74">
</dataflow>
<dataflow id="250" from="SeparableConv2D_0_w_4" to="SeparableConv2D_0_w_5" fromId="74" toId="75">
</dataflow>
<dataflow id="251" from="input_addr" to="input_load" fromId="70" toId="76">
</dataflow>
<dataflow id="252" from="SeparableConv2D_0_w_4" to="SeparableConv2D_0_w_5" fromId="74" toId="77">
</dataflow>
<dataflow id="253" from="input_load" to="tmp_105_cast" fromId="76" toId="78">
</dataflow>
<dataflow id="254" from="SeparableConv2D_0_w_5" to="tmp_108_cast" fromId="77" toId="79">
</dataflow>
<dataflow id="255" from="tmp_108_cast" to="tmp_78" fromId="79" toId="80">
</dataflow>
<dataflow id="256" from="tmp_105_cast" to="tmp_78" fromId="78" toId="80">
</dataflow>
<dataflow id="257" from="tmp_108_cast" to="tmp_78" fromId="79" toId="81">
</dataflow>
<dataflow id="258" from="tmp_105_cast" to="tmp_78" fromId="78" toId="81">
</dataflow>
<dataflow id="259" from="tmp_108_cast" to="tmp_78" fromId="79" toId="82">
</dataflow>
<dataflow id="260" from="tmp_105_cast" to="tmp_78" fromId="78" toId="82">
</dataflow>
<dataflow id="262" from="_ssdm_op_PartSelect.i16.i30.i32.i32" to="tmp_80" fromId="261" toId="83">
</dataflow>
<dataflow id="263" from="tmp_78" to="tmp_80" fromId="82" toId="83">
</dataflow>
<dataflow id="265" from="StgValue_264" to="tmp_80" fromId="264" toId="83">
</dataflow>
<dataflow id="267" from="StgValue_266" to="tmp_80" fromId="266" toId="83">
</dataflow>
<dataflow id="268" from="tmp_80" to="buffer" fromId="83" toId="84">
</dataflow>
<dataflow id="269" from="buffer_1" to="buffer" fromId="56" toId="84">
</dataflow>
<dataflow id="270" from="tmp_s" to="tmp_96_cast" fromId="49" toId="86">
</dataflow>
<dataflow id="271" from="tmp_96_cast" to="tmp_72" fromId="86" toId="87">
</dataflow>
<dataflow id="272" from="output_r" to="output_addr" fromId="112" toId="88">
</dataflow>
<dataflow id="273" from="StgValue_241" to="output_addr" fromId="241" toId="88">
</dataflow>
<dataflow id="274" from="tmp_72" to="output_addr" fromId="87" toId="88">
</dataflow>
<dataflow id="275" from="buffer6" to="StgValue_89" fromId="38" toId="89">
</dataflow>
<dataflow id="276" from="output_addr" to="StgValue_89" fromId="88" toId="89">
</dataflow>
<dataflow id="277" from="exitcond3" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="278" from="exitcond2" to="StgValue_3" fromId="31" toId="3">
</dataflow>
<dataflow id="279" from="exitcond1" to="StgValue_4" fromId="40" toId="4">
</dataflow>
<dataflow id="280" from="exitcond" to="StgValue_6" fromId="58" toId="6">
</dataflow>
</dataflows>


</stg>
