<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <!-- original name: _work.COM_REGContentFrame6.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">ModelSim</span> Toggle Coverage Report</h1>
  <h3>Scope: /<a href="z000024.htm">work.COM_REG</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <hr/><table>
  <tr/>
  <tr/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ACK" lnk="__HDL_srcfile_4.htm#53"" z="BRAM_RD_ACK" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[0]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[1]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[2]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[3]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[4]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[5]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[5]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[6]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[6]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[7]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[7]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[8]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[9]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[10]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[11]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[12]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[13]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[14]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[15]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[16]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[16]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[17]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[17]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[18]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[18]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[19]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[19]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[20]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[20]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[21]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[21]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[22]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[22]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[23]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[23]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[24]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[25]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[26]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[27]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[28]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[29]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[30]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[31]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[0]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[1]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[2]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[3]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[4]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[5]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[5]" h1="2" h2="2" c="G" p="100.00"/>
  <tr s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[6]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[6]" h1="2" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[7]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[8]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[9]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[10]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[11]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[12]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[13]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[14]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[15]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[16]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[17]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[18]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[19]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[20]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[21]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[22]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[23]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[24]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[25]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[26]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[27]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[28]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[29]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[30]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[31]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_REQ" lnk="__HDL_srcfile_4.htm#52"" z="BRAM_RD_REQ" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ACK" lnk="__HDL_srcfile_4.htm#49"" z="BRAM_WR_ACK" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[0]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[1]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[2]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[3]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[4]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[5]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[5]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[6]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[6]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[7]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[7]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[8]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[9]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[10]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[11]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[12]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[13]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[14]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[15]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[16]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[16]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[17]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[17]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[18]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[18]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[19]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[19]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[20]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[20]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[21]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[21]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[22]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[22]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[23]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[23]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[24]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[25]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[26]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[27]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[28]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[29]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[30]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[31]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[0]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[1]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[2]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[3]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[4]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[5]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[5]" h1="2" h2="2" c="G" p="100.00"/>
  <tr s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[6]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[6]" h1="2" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[7]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[8]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[9]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[10]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[11]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[12]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[13]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[14]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[15]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[16]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[17]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[18]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[19]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[20]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[21]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[22]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[23]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[24]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[25]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[26]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[27]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[28]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[29]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[30]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[31]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_REQ" lnk="__HDL_srcfile_4.htm#48"" z="BRAM_WR_REQ" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#19" z="CLK" h1="8" h2="8" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ACK" lnk="__HDL_srcfile_4.htm#40"" z="DRAM_RD_ACK" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[0]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[1]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[2]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[3]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[4]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[5]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[6]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[6]" h1="2" h2="2" c="G" p="100.00"/>
  <tr s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[7]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[7]" h1="2" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[8]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[9]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[10]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[11]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[12]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[13]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[14]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[15]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[16]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[17]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[18]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[19]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[20]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[21]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[22]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[23]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[24]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[25]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[25]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[26]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[26]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[27]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[27]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[28]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[28]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[29]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[29]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[30]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[30]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[31]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[31]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_BUSY" lnk="__HDL_srcfile_4.htm#46"" z="DRAM_RD_BUSY" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[0]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[1]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[2]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[3]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[4]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[5]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[5]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[6]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[6]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[7]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[8]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[9]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[10]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[11]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[12]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[13]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[14]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[15]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[16]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[17]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[18]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[19]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[20]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[21]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[22]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[23]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[24]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[25]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[26]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[27]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[28]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[29]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[30]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[31]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DCNT[0]" lnk="__HDL_srcfile_4.htm#45"" z="DRAM_RD_DCNT[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DCNT[1]" lnk="__HDL_srcfile_4.htm#45"" z="DRAM_RD_DCNT[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DCNT[2]" lnk="__HDL_srcfile_4.htm#45"" z="DRAM_RD_DCNT[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DCNT[3]" lnk="__HDL_srcfile_4.htm#45"" z="DRAM_RD_DCNT[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DCNT[4]" lnk="__HDL_srcfile_4.htm#45"" z="DRAM_RD_DCNT[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DCNT[5]" lnk="__HDL_srcfile_4.htm#45"" z="DRAM_RD_DCNT[5]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DCNT[6]" lnk="__HDL_srcfile_4.htm#45"" z="DRAM_RD_DCNT[6]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DCNT[7]" lnk="__HDL_srcfile_4.htm#45"" z="DRAM_RD_DCNT[7]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DCNT[8]" lnk="__HDL_srcfile_4.htm#45"" z="DRAM_RD_DCNT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DCNT[9]" lnk="__HDL_srcfile_4.htm#45"" z="DRAM_RD_DCNT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DCNT[10]" lnk="__HDL_srcfile_4.htm#45"" z="DRAM_RD_DCNT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DCNT[11]" lnk="__HDL_srcfile_4.htm#45"" z="DRAM_RD_DCNT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_REQ" lnk="__HDL_srcfile_4.htm#39"" z="DRAM_RD_REQ" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_SIZE[0]" lnk="__HDL_srcfile_4.htm#42"" z="DRAM_RD_SIZE[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_SIZE[1]" lnk="__HDL_srcfile_4.htm#42"" z="DRAM_RD_SIZE[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_SIZE[2]" lnk="__HDL_srcfile_4.htm#42"" z="DRAM_RD_SIZE[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_SIZE[3]" lnk="__HDL_srcfile_4.htm#42"" z="DRAM_RD_SIZE[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_SIZE[4]" lnk="__HDL_srcfile_4.htm#42"" z="DRAM_RD_SIZE[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_SIZE[5]" lnk="__HDL_srcfile_4.htm#42"" z="DRAM_RD_SIZE[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_SIZE[6]" lnk="__HDL_srcfile_4.htm#42"" z="DRAM_RD_SIZE[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_SIZE[7]" lnk="__HDL_srcfile_4.htm#42"" z="DRAM_RD_SIZE[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_SIZE[8]" lnk="__HDL_srcfile_4.htm#42"" z="DRAM_RD_SIZE[8]" h1="2" h2="2" c="G" p="100.00"/>
  <tr s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_SIZE[9]" lnk="__HDL_srcfile_4.htm#42"" z="DRAM_RD_SIZE[9]" h1="2" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_SIZE[10]" lnk="__HDL_srcfile_4.htm#42"" z="DRAM_RD_SIZE[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_SIZE[11]" lnk="__HDL_srcfile_4.htm#42"" z="DRAM_RD_SIZE[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_TRIG" lnk="__HDL_srcfile_4.htm#44"" z="DRAM_RD_TRIG" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ACK" lnk="__HDL_srcfile_4.htm#31"" z="DRAM_WR_ACK" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[0]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[1]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[2]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[3]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[4]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[5]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[6]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[6]" h1="2" h2="2" c="G" p="100.00"/>
  <tr s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[7]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[7]" h1="2" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[8]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[9]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[10]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[11]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[12]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[13]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[14]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[15]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[16]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[17]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[18]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[19]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[20]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[21]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[22]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[23]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[24]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[25]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[25]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[26]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[26]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[27]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[27]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[28]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[28]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[29]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[29]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[30]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[30]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[31]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[31]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_BUSY" lnk="__HDL_srcfile_4.htm#37"" z="DRAM_WR_BUSY" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[0]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[1]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[2]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[3]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[4]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[5]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[5]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[6]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[6]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[7]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[8]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[9]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[10]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[11]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[12]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[13]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[14]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[15]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[16]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[17]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[18]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[19]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[20]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[21]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[22]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[23]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[24]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[25]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[26]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[27]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[28]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[29]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[30]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[31]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DCNT[0]" lnk="__HDL_srcfile_4.htm#36"" z="DRAM_WR_DCNT[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DCNT[1]" lnk="__HDL_srcfile_4.htm#36"" z="DRAM_WR_DCNT[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DCNT[2]" lnk="__HDL_srcfile_4.htm#36"" z="DRAM_WR_DCNT[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DCNT[3]" lnk="__HDL_srcfile_4.htm#36"" z="DRAM_WR_DCNT[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DCNT[4]" lnk="__HDL_srcfile_4.htm#36"" z="DRAM_WR_DCNT[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DCNT[5]" lnk="__HDL_srcfile_4.htm#36"" z="DRAM_WR_DCNT[5]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DCNT[6]" lnk="__HDL_srcfile_4.htm#36"" z="DRAM_WR_DCNT[6]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DCNT[7]" lnk="__HDL_srcfile_4.htm#36"" z="DRAM_WR_DCNT[7]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DCNT[8]" lnk="__HDL_srcfile_4.htm#36"" z="DRAM_WR_DCNT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DCNT[9]" lnk="__HDL_srcfile_4.htm#36"" z="DRAM_WR_DCNT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DCNT[10]" lnk="__HDL_srcfile_4.htm#36"" z="DRAM_WR_DCNT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DCNT[11]" lnk="__HDL_srcfile_4.htm#36"" z="DRAM_WR_DCNT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_REQ" lnk="__HDL_srcfile_4.htm#30"" z="DRAM_WR_REQ" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_SIZE[0]" lnk="__HDL_srcfile_4.htm#33"" z="DRAM_WR_SIZE[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_SIZE[1]" lnk="__HDL_srcfile_4.htm#33"" z="DRAM_WR_SIZE[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_SIZE[2]" lnk="__HDL_srcfile_4.htm#33"" z="DRAM_WR_SIZE[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_SIZE[3]" lnk="__HDL_srcfile_4.htm#33"" z="DRAM_WR_SIZE[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_SIZE[4]" lnk="__HDL_srcfile_4.htm#33"" z="DRAM_WR_SIZE[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_SIZE[5]" lnk="__HDL_srcfile_4.htm#33"" z="DRAM_WR_SIZE[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_SIZE[6]" lnk="__HDL_srcfile_4.htm#33"" z="DRAM_WR_SIZE[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_SIZE[7]" lnk="__HDL_srcfile_4.htm#33"" z="DRAM_WR_SIZE[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_SIZE[8]" lnk="__HDL_srcfile_4.htm#33"" z="DRAM_WR_SIZE[8]" h1="2" h2="2" c="G" p="100.00"/>
  <tr s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_SIZE[9]" lnk="__HDL_srcfile_4.htm#33"" z="DRAM_WR_SIZE[9]" h1="2" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_SIZE[10]" lnk="__HDL_srcfile_4.htm#33"" z="DRAM_WR_SIZE[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_SIZE[11]" lnk="__HDL_srcfile_4.htm#33"" z="DRAM_WR_SIZE[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_TRIG" lnk="__HDL_srcfile_4.htm#35"" z="DRAM_WR_TRIG" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_OP_ADDR[0]" lnk="__HDL_srcfile_4.htm#28"" z="REG_OP_ADDR[0]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_OP_ADDR[1]" lnk="__HDL_srcfile_4.htm#28"" z="REG_OP_ADDR[1]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_OP_ADDR[2]" lnk="__HDL_srcfile_4.htm#28"" z="REG_OP_ADDR[2]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_OP_ADDR[3]" lnk="__HDL_srcfile_4.htm#28"" z="REG_OP_ADDR[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_OP_ADDR[4]" lnk="__HDL_srcfile_4.htm#28"" z="REG_OP_ADDR[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_OP_ADDR[5]" lnk="__HDL_srcfile_4.htm#28"" z="REG_OP_ADDR[5]" h1="2" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_OP_ADDR[6]" lnk="__HDL_srcfile_4.htm#28"" z="REG_OP_ADDR[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_OP_ADDR[7]" lnk="__HDL_srcfile_4.htm#28"" z="REG_OP_ADDR[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_OP_ADDR[8]" lnk="__HDL_srcfile_4.htm#28"" z="REG_OP_ADDR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_OP_ADDR[9]" lnk="__HDL_srcfile_4.htm#28"" z="REG_OP_ADDR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_ACK" lnk="__HDL_srcfile_4.htm#26"" z="REG_RD_ACK" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[0]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[0]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[1]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[1]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[2]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[2]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[3]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[3]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[4]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[4]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[5]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[5]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[6]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[6]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[7]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[7]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[8]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[8]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[9]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[9]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[10]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[11]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[12]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[13]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[14]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[15]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[16]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[16]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[17]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[17]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[18]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[18]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[19]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[19]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[20]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[20]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[21]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[21]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[22]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[22]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[23]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[23]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[24]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[25]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[25]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[26]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[26]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[27]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[27]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[28]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[28]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[29]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[29]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[30]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[30]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[31]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[31]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_REQ" lnk="__HDL_srcfile_4.htm#25"" z="REG_RD_REQ" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_ACK" lnk="__HDL_srcfile_4.htm#23"" z="REG_WR_ACK" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[0]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[0]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[1]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[1]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[2]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[2]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[3]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[3]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[4]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[4]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[5]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[5]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[6]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[6]" h1="4" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[7]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[7]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[8]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[8]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[9]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[9]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[10]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[10]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[11]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[11]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[12]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[12]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[13]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[13]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[14]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[14]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[15]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[15]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[16]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[16]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[17]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[17]" h1="4" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[18]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[18]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[19]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[19]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[20]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[20]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[21]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[21]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[22]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[22]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[23]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[23]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[24]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[24]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[25]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[25]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[26]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[26]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[27]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[27]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[28]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[28]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[29]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[29]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[30]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[30]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[31]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[31]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_REQ" lnk="__HDL_srcfile_4.htm#22"" z="REG_WR_REQ" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/RST" lnk="__HDL_srcfile_4.htm#20"" z="RST" h1="2" h2="8" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#84" z="r_REG_ADR[0]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#84" z="r_REG_ADR[1]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#84" z="r_REG_ADR[2]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#84" z="r_REG_ADR[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#84" z="r_REG_ADR[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#84" z="r_REG_ADR[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#84" z="r_REG_ADR[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#84" z="r_REG_ADR[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#84" z="r_REG_ADR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#84" z="r_REG_ADR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[5]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[6]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[7]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[16]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[17]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[18]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[19]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[20]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[21]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[22]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[23]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[5]" h1="2" h2="2" c="G" p="100.00"/>
  <tr s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[6]" h1="2" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#97" z="r_REG_BRAM_RREQ" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[5]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[6]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[7]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[16]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[17]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[18]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[19]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[20]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[21]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[22]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[23]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[5]" h1="2" h2="2" c="G" p="100.00"/>
  <tr s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[6]" h1="2" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#96" z="r_REG_BRAM_WREQ" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[6]" h1="2" h2="2" c="G" p="100.00"/>
  <tr s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[7]" h1="2" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[25]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[26]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[27]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[28]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[29]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[30]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[31]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#110" z="r_REG_DRAM_BUSY[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#110" z="r_REG_DRAM_BUSY[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#107" z="r_REG_DRAM_RCNT[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#107" z="r_REG_DRAM_RCNT[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#107" z="r_REG_DRAM_RCNT[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#107" z="r_REG_DRAM_RCNT[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#107" z="r_REG_DRAM_RCNT[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#107" z="r_REG_DRAM_RCNT[5]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#107" z="r_REG_DRAM_RCNT[6]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#107" z="r_REG_DRAM_RCNT[7]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#107" z="r_REG_DRAM_RCNT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#107" z="r_REG_DRAM_RCNT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#107" z="r_REG_DRAM_RCNT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#107" z="r_REG_DRAM_RCNT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[5]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[6]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#105" z="r_REG_DRAM_RREQ" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#109" z="r_REG_DRAM_RTRIG" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#100" z="r_REG_DRAM_SIZE[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#100" z="r_REG_DRAM_SIZE[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#100" z="r_REG_DRAM_SIZE[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#100" z="r_REG_DRAM_SIZE[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#100" z="r_REG_DRAM_SIZE[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#100" z="r_REG_DRAM_SIZE[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#100" z="r_REG_DRAM_SIZE[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#100" z="r_REG_DRAM_SIZE[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#100" z="r_REG_DRAM_SIZE[8]" h1="2" h2="2" c="G" p="100.00"/>
  <tr s="2" lnk="__HDL_srcfile_4.htm#100" z="r_REG_DRAM_SIZE[9]" h1="2" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#100" z="r_REG_DRAM_SIZE[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#100" z="r_REG_DRAM_SIZE[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#106" z="r_REG_DRAM_WCNT[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#106" z="r_REG_DRAM_WCNT[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#106" z="r_REG_DRAM_WCNT[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#106" z="r_REG_DRAM_WCNT[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#106" z="r_REG_DRAM_WCNT[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#106" z="r_REG_DRAM_WCNT[5]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#106" z="r_REG_DRAM_WCNT[6]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#106" z="r_REG_DRAM_WCNT[7]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#106" z="r_REG_DRAM_WCNT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#106" z="r_REG_DRAM_WCNT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#106" z="r_REG_DRAM_WCNT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#106" z="r_REG_DRAM_WCNT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[0]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[1]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[2]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[3]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[4]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[5]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[6]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#104" z="r_REG_DRAM_WREQ" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#108" z="r_REG_DRAM_WTRIG" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[0]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[1]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[2]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[3]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[4]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[5]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[6]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[7]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[8]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[9]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[16]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[17]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[18]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[19]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[20]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[21]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[22]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[23]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[25]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[26]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[27]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[28]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[29]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[30]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[31]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#87" z="r_REG_RD_ACK" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#82" z="r_REG_REN" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#90" z="r_REG_REN_SHFT[0]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#90" z="r_REG_REN_SHFT[1]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#90" z="r_REG_REN_SHFT[2]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#90" z="r_REG_REN_SHFT[3]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#90" z="r_REG_REN_SHFT[4]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#90" z="r_REG_REN_SHFT[5]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#90" z="r_REG_REN_SHFT[6]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#90" z="r_REG_REN_SHFT[7]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[0]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[1]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[2]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[3]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[4]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[5]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[6]" h1="3" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[7]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[8]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[9]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[16]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[17]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[18]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[19]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[20]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[21]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[22]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[23]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[25]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[26]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[27]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[28]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[29]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[30]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[31]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#81" z="r_REG_WEN" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#86" z="r_REG_WR_ACK" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#121" z="s_REG_BRAM_RADR_EN" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#122" z="s_REG_BRAM_RDAT_EN" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#119" z="s_REG_BRAM_WADR_EN" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#120" z="s_REG_BRAM_WDAT_EN" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#112" z="s_REG_DRAM_ADDR_EN" h1="2" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#117" z="s_REG_DRAM_CMD_EN" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#116" z="s_REG_DRAM_RCNT_EN" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#114" z="s_REG_DRAM_RDAT_EN" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#118" z="s_REG_DRAM_STA_EN" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#115" z="s_REG_DRAM_WCNT_EN" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#113" z="s_REG_DRAM_WDAT_EN" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[0]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[0]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[1]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[1]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[2]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[2]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[3]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[3]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[4]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[4]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[5]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[5]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[6]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[6]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[7]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[7]" h1="3" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[8]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[8]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[9]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[9]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[10]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[11]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[12]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[13]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[14]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[15]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[16]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[16]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[17]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[17]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[18]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[18]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[19]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[19]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[20]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[20]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[21]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[21]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[22]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[22]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[23]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[23]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[24]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[25]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[25]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[26]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[26]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[27]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[27]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[28]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[28]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[29]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[29]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[30]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[30]" h1="2" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[31]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[31]" h1="2" h2="2" c="G" p="100.00"/>
  </table>
<h5>Note:<br/>[alias] denotes that the togglenode is an alias of a canonical node elsewhere in the design.</h5>
<script type="text/javascript" src="../scripts/buildtogglepage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
