`timescale 1 ps/ 1 ps

module Blinky(
	clk,
	bank0,
	bank1,
	bank2,
	bank3);
input	clk;
output	[7:0] bank0;
output	[7:0] bank1;
output	[7:0] bank2;
output	[7:0] bank3;

wire	[31:0] syn__00_;
//wire	syn__00_[0];
wire	[31:0] counter;
//wire	counter[0];
wire	\counter[0]_inv ;
//wire	counter[10];
//wire	counter[11];
//wire	counter[12];
//wire	counter[13];
//wire	counter[14];
//wire	counter[15];
//wire	counter[16];
//wire	counter[17];
//wire	counter[18];
//wire	counter[19];
//wire	counter[1];
//wire	counter[20];
//wire	counter[21];
//wire	counter[22];
//wire	counter[23];
//wire	counter[24];
//wire	counter[25];
//wire	counter[26];
//wire	counter[27];
//wire	counter[28];
//wire	counter[29];
//wire	counter[2];
//wire	counter[30];
//wire	counter[31];
//wire	counter[3];
//wire	counter[4];
//wire	counter[5];
//wire	counter[6];
//wire	counter[7];
//wire	counter[8];
//wire	counter[9];
wire	\gnd~I_int ;
wire	[17:0] \mem.prom_0_6526DEFE.portDataOutA ;
//wire	\mem.prom_0_6526DEFE.portDataOutA [0];
//wire	\mem.prom_0_6526DEFE.portDataOutA [10];
//wire	\mem.prom_0_6526DEFE.portDataOutA [11];
//wire	\mem.prom_0_6526DEFE.portDataOutA [12];
//wire	\mem.prom_0_6526DEFE.portDataOutA [13];
//wire	\mem.prom_0_6526DEFE.portDataOutA [14];
//wire	\mem.prom_0_6526DEFE.portDataOutA [15];
//wire	\mem.prom_0_6526DEFE.portDataOutA [16];
//wire	\mem.prom_0_6526DEFE.portDataOutA [17];
//wire	\mem.prom_0_6526DEFE.portDataOutA [1];
//wire	\mem.prom_0_6526DEFE.portDataOutA [2];
//wire	\mem.prom_0_6526DEFE.portDataOutA [3];
//wire	\mem.prom_0_6526DEFE.portDataOutA [4];
//wire	\mem.prom_0_6526DEFE.portDataOutA [5];
//wire	\mem.prom_0_6526DEFE.portDataOutA [6];
//wire	\mem.prom_0_6526DEFE.portDataOutA [7];
//wire	\mem.prom_0_6526DEFE.portDataOutA [8];
//wire	\mem.prom_0_6526DEFE.portDataOutA [9];
wire	[17:0] \mem.prom_0_6526DEFE.portDataOutB ;
//wire	\mem.prom_0_6526DEFE.portDataOutB [0];
//wire	\mem.prom_0_6526DEFE.portDataOutB [10];
//wire	\mem.prom_0_6526DEFE.portDataOutB [11];
//wire	\mem.prom_0_6526DEFE.portDataOutB [12];
//wire	\mem.prom_0_6526DEFE.portDataOutB [13];
//wire	\mem.prom_0_6526DEFE.portDataOutB [14];
//wire	\mem.prom_0_6526DEFE.portDataOutB [15];
//wire	\mem.prom_0_6526DEFE.portDataOutB [16];
//wire	\mem.prom_0_6526DEFE.portDataOutB [17];
//wire	\mem.prom_0_6526DEFE.portDataOutB [1];
//wire	\mem.prom_0_6526DEFE.portDataOutB [2];
//wire	\mem.prom_0_6526DEFE.portDataOutB [3];
//wire	\mem.prom_0_6526DEFE.portDataOutB [4];
//wire	\mem.prom_0_6526DEFE.portDataOutB [5];
//wire	\mem.prom_0_6526DEFE.portDataOutB [6];
//wire	\mem.prom_0_6526DEFE.portDataOutB [7];
//wire	\mem.prom_0_6526DEFE.portDataOutB [8];
//wire	\mem.prom_0_6526DEFE.portDataOutB [9];
//wire	syn__00_[10];
//wire	syn__00_[11];
//wire	syn__00_[12];
//wire	syn__00_[13];
//wire	syn__00_[14];
//wire	syn__00_[15];
//wire	syn__00_[16];
//wire	syn__00_[17];
//wire	syn__00_[18];
//wire	syn__00_[19];
//wire	syn__00_[1];
//wire	syn__00_[20];
//wire	syn__00_[21];
//wire	syn__00_[22];
//wire	syn__00_[23];
//wire	syn__00_[24];
//wire	syn__00_[25];
//wire	syn__00_[26];
//wire	syn__00_[27];
//wire	syn__00_[28];
//wire	syn__00_[29];
//wire	syn__00_[2];
//wire	syn__00_[30];
//wire	syn__00_[31];
//wire	syn__00_[3];
//wire	syn__00_[4];
//wire	syn__00_[5];
//wire	syn__00_[6];
//wire	syn__00_[7];
//wire	syn__00_[8];
//wire	syn__00_[9];
wire	syn__01_;
wire	syn__02_;

assign vcc = 1'b1;
assign gnd = 1'b0;

// Location: BBOX_X3_Y3_N0
alta_bram \mem.prom_0_6526DEFE.ram_inst (
	.DataInA({\gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int }),
	.DataInB({\gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int , \gnd~I_int }),
	.AddressA({counter[6], counter[5], counter[4], counter[3], counter[2], counter[1], counter[0], vcc, vcc, vcc, vcc, vcc}),
	.AddressB({counter[6], counter[5], counter[4], counter[3], counter[2], counter[1], counter[0], vcc, vcc, vcc, vcc, vcc}),
	.DataOutA(\mem.prom_0_6526DEFE.portDataOutA ),
	.DataOutB(\mem.prom_0_6526DEFE.portDataOutB ),
	.Clk0(syn__02_),
	.ClkEn0(vcc),
	.AsyncReset0(gnd),
	.Clk1(syn__02_),
	.ClkEn1(vcc),
	.AsyncReset1(gnd),
	.WeRenA(gnd),
	.WeRenB(gnd));
defparam \mem.prom_0_6526DEFE.ram_inst .CLKMODE = 1'b0;
defparam \mem.prom_0_6526DEFE.ram_inst .PORTA_WIDTH = 4'b0000;
defparam \mem.prom_0_6526DEFE.ram_inst .PORTB_WIDTH = 4'b0000;
defparam \mem.prom_0_6526DEFE.ram_inst .PORTA_WRITEMODE = 1'b0;
defparam \mem.prom_0_6526DEFE.ram_inst .PORTB_WRITEMODE = 1'b0;
defparam \mem.prom_0_6526DEFE.ram_inst .PORTA_WRITETHRU = 1'b0;
defparam \mem.prom_0_6526DEFE.ram_inst .PORTB_WRITETHRU = 1'b0;
defparam \mem.prom_0_6526DEFE.ram_inst .PORTA_OUTREG = 1'b0;
defparam \mem.prom_0_6526DEFE.ram_inst .PORTB_OUTREG = 1'b0;
defparam \mem.prom_0_6526DEFE.ram_inst .PORTB_READONLY = 1'b0;
defparam \mem.prom_0_6526DEFE.ram_inst .INIT_VAL = 4608'hF70A825CA74B2DE9EF0D77A973D13517857AD2B60AC1F6D468A97E57DC84305F5C444CC1AD08FA8CC8EC839A57D6A58F1F49916EA3015C6970698DE2215AC5D1779CCAB6FFF7F630494953941150FA26DA2455DEA0288EE9003ADF11AD2186EA58E16E618610F99D614D5EC815F6DCEB6BC5F2A8C9823B2A0330C325EE1035BF65490321DD7A6F6173FE38204C86B4F2D71E40A4F554AAA572BA8E4A93652DADA229BB1FB959930B2BDBE7950B69234219E233C5B0D99732948C5B810305E7734FC29270768687C32B36A91C631BB73816FE6EE45E1B0CCE6794A2D331FDD83D1F9B491444324E1E7F6B6622AE71383E98427A3E5EE2B411F67C63ECF702CC3631FB44BF046E208D857DC556E717351E1A60BE83CFCBCC509D58F16D8544FA0604EEE66FCC6110350859CC95C86949286A81ADDF3FB88F2BE190DCFBB5343F35ABCF6890EFCF2063D7137324356A0AD23EF44CCE89FD36038BF5FE999DB49B20ED733C4DBE4247D4D83A6ADA678E40D4E0EA12C2837F1D7BAABA2FF2C8C06BD5B13E4395371741FBC08B5B36784D3C180208A68C548F327D219A3A9E6C15D00727B2CD82A6172005FA2C394C2F4F9405D3B42E529713712DFA77620090F69CFD7D309D882CC8921FAFB0E4A4F9F79AC6D04EFB96F8AB5DD1C0D4DE5BC4320518CB3DAE391C977A73E70DDA5F96EC156B9608CFFCD99DAE35E58C8BEE6D3E918A05E386B07C8FC1C1B5C54D6D57908B72A3796DA218F6EF4A48E81FDBBDCA0E721E9F2120301C6EBC4CC51FC6A41A914EEA1476525472A5D9880080747BF85007;

// Location: PIN_11
// alta_io_obuf syn__10_(
alta_rio syn__10_(
	.datain(\mem.prom_0_6526DEFE.portDataOutA [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank0[0]));
defparam syn__10_.CFG_KEEP = 2'b00;
// defparam syn__10_.open_drain_output = "false";

// Location: PIN_12
// alta_io_obuf syn__11_(
alta_rio syn__11_(
	.datain(\mem.prom_0_6526DEFE.portDataOutA [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank0[1]));
defparam syn__11_.CFG_KEEP = 2'b00;
// defparam syn__11_.open_drain_output = "false";

// Location: PIN_13
// alta_io_obuf syn__12_(
alta_rio syn__12_(
	.datain(\mem.prom_0_6526DEFE.portDataOutA [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank0[2]));
defparam syn__12_.CFG_KEEP = 2'b00;
// defparam syn__12_.open_drain_output = "false";

// Location: PIN_14
// alta_io_obuf syn__13_(
alta_rio syn__13_(
	.datain(\mem.prom_0_6526DEFE.portDataOutA [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank0[3]));
defparam syn__13_.CFG_KEEP = 2'b00;
// defparam syn__13_.open_drain_output = "false";

// Location: PIN_15
// alta_io_obuf syn__14_(
alta_rio syn__14_(
	.datain(\mem.prom_0_6526DEFE.portDataOutA [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank0[4]));
defparam syn__14_.CFG_KEEP = 2'b00;
// defparam syn__14_.open_drain_output = "false";

// Location: PIN_16
// alta_io_obuf syn__15_(
alta_rio syn__15_(
	.datain(\mem.prom_0_6526DEFE.portDataOutA [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank0[5]));
defparam syn__15_.CFG_KEEP = 2'b00;
// defparam syn__15_.open_drain_output = "false";

// Location: PIN_17
// alta_io_obuf syn__16_(
alta_rio syn__16_(
	.datain(\mem.prom_0_6526DEFE.portDataOutA [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank0[6]));
defparam syn__16_.CFG_KEEP = 2'b00;
// defparam syn__16_.open_drain_output = "false";

// Location: PIN_18
// alta_io_obuf syn__17_(
alta_rio syn__17_(
	.datain(\mem.prom_0_6526DEFE.portDataOutA [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank0[7]));
defparam syn__17_.CFG_KEEP = 2'b00;
// defparam syn__17_.open_drain_output = "false";

// Location: PIN_19
// alta_io_obuf syn__18_(
alta_rio syn__18_(
	.datain(\mem.prom_0_6526DEFE.portDataOutA [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank1[0]));
defparam syn__18_.CFG_KEEP = 2'b00;
// defparam syn__18_.open_drain_output = "false";

// Location: PIN_20
// alta_io_obuf syn__19_(
alta_rio syn__19_(
	.datain(\mem.prom_0_6526DEFE.portDataOutA [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank1[1]));
defparam syn__19_.CFG_KEEP = 2'b00;
// defparam syn__19_.open_drain_output = "false";

// Location: PIN_21
// alta_io_obuf syn__20_(
alta_rio syn__20_(
	.datain(\mem.prom_0_6526DEFE.portDataOutA [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank1[2]));
defparam syn__20_.CFG_KEEP = 2'b00;
// defparam syn__20_.open_drain_output = "false";

// Location: PIN_22
// alta_io_obuf syn__21_(
alta_rio syn__21_(
	.datain(\mem.prom_0_6526DEFE.portDataOutA [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank1[3]));
defparam syn__21_.CFG_KEEP = 2'b00;
// defparam syn__21_.open_drain_output = "false";

// Location: PIN_23
// alta_io_obuf syn__22_(
alta_rio syn__22_(
	.datain(\mem.prom_0_6526DEFE.portDataOutA [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank1[4]));
defparam syn__22_.CFG_KEEP = 2'b00;
// defparam syn__22_.open_drain_output = "false";

// Location: PIN_24
// alta_io_obuf syn__23_(
alta_rio syn__23_(
	.datain(\mem.prom_0_6526DEFE.portDataOutA [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank1[5]));
defparam syn__23_.CFG_KEEP = 2'b00;
// defparam syn__23_.open_drain_output = "false";

// Location: PIN_25
// alta_io_obuf syn__24_(
alta_rio syn__24_(
	.datain(\mem.prom_0_6526DEFE.portDataOutA [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank1[6]));
defparam syn__24_.CFG_KEEP = 2'b00;
// defparam syn__24_.open_drain_output = "false";

// Location: PIN_26
// alta_io_obuf syn__25_(
alta_rio syn__25_(
	.datain(\mem.prom_0_6526DEFE.portDataOutA [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank1[7]));
defparam syn__25_.CFG_KEEP = 2'b00;
// defparam syn__25_.open_drain_output = "false";

// Location: PIN_27
// alta_io_obuf syn__26_(
alta_rio syn__26_(
	.datain(\mem.prom_0_6526DEFE.portDataOutA [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank2[0]));
defparam syn__26_.CFG_KEEP = 2'b00;
// defparam syn__26_.open_drain_output = "false";

// Location: PIN_28
// alta_io_obuf syn__27_(
alta_rio syn__27_(
	.datain(\mem.prom_0_6526DEFE.portDataOutA [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank2[1]));
defparam syn__27_.CFG_KEEP = 2'b00;
// defparam syn__27_.open_drain_output = "false";

// Location: PIN_29
// alta_io_obuf syn__28_(
alta_rio syn__28_(
	.datain(\mem.prom_0_6526DEFE.portDataOutB [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank2[2]));
defparam syn__28_.CFG_KEEP = 2'b00;
// defparam syn__28_.open_drain_output = "false";

// Location: PIN_30
// alta_io_obuf syn__29_(
alta_rio syn__29_(
	.datain(\mem.prom_0_6526DEFE.portDataOutB [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank2[3]));
defparam syn__29_.CFG_KEEP = 2'b00;
// defparam syn__29_.open_drain_output = "false";

// Location: PIN_31
// alta_io_obuf syn__30_(
alta_rio syn__30_(
	.datain(\mem.prom_0_6526DEFE.portDataOutB [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank2[4]));
defparam syn__30_.CFG_KEEP = 2'b00;
// defparam syn__30_.open_drain_output = "false";

// Location: PIN_32
// alta_io_obuf syn__31_(
alta_rio syn__31_(
	.datain(\mem.prom_0_6526DEFE.portDataOutB [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank2[5]));
defparam syn__31_.CFG_KEEP = 2'b00;
// defparam syn__31_.open_drain_output = "false";

// Location: PIN_33
// alta_io_obuf syn__32_(
alta_rio syn__32_(
	.datain(\mem.prom_0_6526DEFE.portDataOutB [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank2[6]));
defparam syn__32_.CFG_KEEP = 2'b00;
// defparam syn__32_.open_drain_output = "false";

// Location: PIN_34
// alta_io_obuf syn__33_(
alta_rio syn__33_(
	.datain(\mem.prom_0_6526DEFE.portDataOutB [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank2[7]));
defparam syn__33_.CFG_KEEP = 2'b00;
// defparam syn__33_.open_drain_output = "false";

// Location: PIN_35
// alta_io_obuf syn__34_(
alta_rio syn__34_(
	.datain(\mem.prom_0_6526DEFE.portDataOutB [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank3[0]));
defparam syn__34_.CFG_KEEP = 2'b00;
// defparam syn__34_.open_drain_output = "false";

// Location: PIN_36
// alta_io_obuf syn__35_(
alta_rio syn__35_(
	.datain(\mem.prom_0_6526DEFE.portDataOutB [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank3[1]));
defparam syn__35_.CFG_KEEP = 2'b00;
// defparam syn__35_.open_drain_output = "false";

// Location: PIN_37
// alta_io_obuf syn__36_(
alta_rio syn__36_(
	.datain(\mem.prom_0_6526DEFE.portDataOutB [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank3[2]));
defparam syn__36_.CFG_KEEP = 2'b00;
// defparam syn__36_.open_drain_output = "false";

// Location: PIN_38
// alta_io_obuf syn__37_(
alta_rio syn__37_(
	.datain(\mem.prom_0_6526DEFE.portDataOutB [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank3[3]));
defparam syn__37_.CFG_KEEP = 2'b00;
// defparam syn__37_.open_drain_output = "false";

// Location: PIN_39
// alta_io_obuf syn__38_(
alta_rio syn__38_(
	.datain(\mem.prom_0_6526DEFE.portDataOutB [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank3[4]));
defparam syn__38_.CFG_KEEP = 2'b00;
// defparam syn__38_.open_drain_output = "false";

// Location: PIN_40
// alta_io_obuf syn__39_(
alta_rio syn__39_(
	.datain(\mem.prom_0_6526DEFE.portDataOutB [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank3[5]));
defparam syn__39_.CFG_KEEP = 2'b00;
// defparam syn__39_.open_drain_output = "false";

// Location: PIN_41
// alta_io_obuf syn__40_(
alta_rio syn__40_(
	.datain(\mem.prom_0_6526DEFE.portDataOutB [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank3[6]));
defparam syn__40_.CFG_KEEP = 2'b00;
// defparam syn__40_.open_drain_output = "false";

// Location: PIN_42
// alta_io_obuf syn__41_(
alta_rio syn__41_(
	.datain(\mem.prom_0_6526DEFE.portDataOutB [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(bank3[7]));
defparam syn__41_.CFG_KEEP = 2'b00;
// defparam syn__41_.open_drain_output = "false";

// Location: PIN_43
// alta_io_ibuf syn__42_(
alta_rio syn__42_(
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(syn__02_),
	.regout(),
	.padio(clk));
defparam syn__42_.CFG_KEEP = 2'b00;
// defparam syn__42_.differential_mode = "false";
// defparam syn__42_.simulate_z_as = "Z";

// Location: LCCELL_X1009_Y1001_N0
// alta_lcell_comb syn__06_(
// Location: LCCELL_X1009_Y1001_N0
// alta_lcell_ff syn__47_(
alta_slice syn__47_(
	.A(syn__01_),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(counter[4]),
	.Clk(syn__02__X1009_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1009_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__00_[4]),
	.Cout(),
	.Q(counter[4]));
defparam syn__47_.mask = 16'h5A5A;
defparam syn__47_.mode = "logic";
defparam syn__47_.modeMux = 1'b0;
defparam syn__47_.FeedbackMux = 1'b1;
defparam syn__47_.ShiftMux = 1'b0;
defparam syn__47_.BypassEn = 1'b0;
defparam syn__47_.CarryEnb = 1'b1;
defparam syn__47_.AsyncResetMux = 2'b00;
defparam syn__47_.SyncResetMux = 2'bxx;
defparam syn__47_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1009_Y1001_N10
// alta_lcell_comb \counter[0]_inv~I (
// Location: LCCELL_X1009_Y1001_N10
// alta_lcell_ff syn__43_(
alta_slice syn__43_(
	.A(),
	.B(),
	.C(vcc),
	.D(),
	.Cin(),
	.Qin(counter[0]),
	.Clk(syn__02__X1009_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1009_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\counter[0]_inv ),
	.Cout(),
	.Q(counter[0]));
defparam syn__43_.mask = 16'h0F0F;
defparam syn__43_.mode = "logic";
defparam syn__43_.modeMux = 1'b0;
defparam syn__43_.FeedbackMux = 1'b1;
defparam syn__43_.ShiftMux = 1'b0;
defparam syn__43_.BypassEn = 1'b0;
defparam syn__43_.CarryEnb = 1'b1;
defparam syn__43_.AsyncResetMux = 2'b00;
defparam syn__43_.SyncResetMux = 2'bxx;
defparam syn__43_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1009_Y1001_N12
// alta_lcell_comb syn__08_(
// Location: LCCELL_X1009_Y1001_N12
// alta_lcell_ff syn__48_(
alta_slice syn__48_(
	.A(syn__01_),
	.B(counter[4]),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(counter[5]),
	.Clk(syn__02__X1009_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1009_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__00_[5]),
	.Cout(),
	.Q(counter[5]));
defparam syn__48_.mask = 16'h7878;
defparam syn__48_.mode = "logic";
defparam syn__48_.modeMux = 1'b0;
defparam syn__48_.FeedbackMux = 1'b1;
defparam syn__48_.ShiftMux = 1'b0;
defparam syn__48_.BypassEn = 1'b0;
defparam syn__48_.CarryEnb = 1'b1;
defparam syn__48_.AsyncResetMux = 2'b00;
defparam syn__48_.SyncResetMux = 2'bxx;
defparam syn__48_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1009_Y1001_N14
// alta_lcell_comb syn__09_(
// Location: LCCELL_X1009_Y1001_N14
// alta_lcell_ff syn__49_(
alta_slice syn__49_(
	.A(syn__01_),
	.B(counter[4]),
	.C(vcc),
	.D(counter[5]),
	.Cin(),
	.Qin(counter[6]),
	.Clk(syn__02__X1009_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1009_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__00_[6]),
	.Cout(),
	.Q(counter[6]));
defparam syn__49_.mask = 16'h78F0;
defparam syn__49_.mode = "logic";
defparam syn__49_.modeMux = 1'b0;
defparam syn__49_.FeedbackMux = 1'b1;
defparam syn__49_.ShiftMux = 1'b0;
defparam syn__49_.BypassEn = 1'b0;
defparam syn__49_.CarryEnb = 1'b1;
defparam syn__49_.AsyncResetMux = 2'b00;
defparam syn__49_.SyncResetMux = 2'bxx;
defparam syn__49_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1009_Y1001_N16
// alta_lcell_comb \gnd~I (
alta_slice \gnd~I (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\gnd~I_int ),
	.Cout(),
	.Q());
defparam \gnd~I .mask = 16'h0000;
defparam \gnd~I .mode = "logic";
defparam \gnd~I .modeMux = 1'b0;
defparam \gnd~I .FeedbackMux = 1'b0;
defparam \gnd~I .ShiftMux = 1'b0;
defparam \gnd~I .BypassEn = 1'b0;
defparam \gnd~I .CarryEnb = 1'b1;
defparam \gnd~I .AsyncResetMux = 2'bxx;
defparam \gnd~I .SyncResetMux = 2'bxx;
defparam \gnd~I .SyncLoadMux = 2'bxx;
// Location: LCCELL_X1009_Y1001_N2
// alta_lcell_comb syn__03_(
// Location: LCCELL_X1009_Y1001_N2
// alta_lcell_ff syn__44_(
alta_slice syn__44_(
	.A(vcc),
	.B(counter[0]),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(counter[1]),
	.Clk(syn__02__X1009_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1009_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__00_[1]),
	.Cout(),
	.Q(counter[1]));
defparam syn__44_.mask = 16'h3C3C;
defparam syn__44_.mode = "logic";
defparam syn__44_.modeMux = 1'b0;
defparam syn__44_.FeedbackMux = 1'b1;
defparam syn__44_.ShiftMux = 1'b0;
defparam syn__44_.BypassEn = 1'b0;
defparam syn__44_.CarryEnb = 1'b1;
defparam syn__44_.AsyncResetMux = 2'b00;
defparam syn__44_.SyncResetMux = 2'bxx;
defparam syn__44_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1009_Y1001_N4
// alta_lcell_comb syn__04_(
// Location: LCCELL_X1009_Y1001_N4
// alta_lcell_ff syn__45_(
alta_slice syn__45_(
	.A(counter[1]),
	.B(counter[0]),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(counter[2]),
	.Clk(syn__02__X1009_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1009_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__00_[2]),
	.Cout(),
	.Q(counter[2]));
defparam syn__45_.mask = 16'h7878;
defparam syn__45_.mode = "logic";
defparam syn__45_.modeMux = 1'b0;
defparam syn__45_.FeedbackMux = 1'b1;
defparam syn__45_.ShiftMux = 1'b0;
defparam syn__45_.BypassEn = 1'b0;
defparam syn__45_.CarryEnb = 1'b1;
defparam syn__45_.AsyncResetMux = 2'b00;
defparam syn__45_.SyncResetMux = 2'bxx;
defparam syn__45_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1009_Y1001_N6
// alta_lcell_comb syn__05_(
// Location: LCCELL_X1009_Y1001_N6
// alta_lcell_ff syn__46_(
alta_slice syn__46_(
	.A(counter[1]),
	.B(counter[0]),
	.C(vcc),
	.D(counter[2]),
	.Cin(),
	.Qin(counter[3]),
	.Clk(syn__02__X1009_Y1001_SIG_VCC),
	.AsyncReset(AsyncReset_X1009_Y1001_GND),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__00_[3]),
	.Cout(),
	.Q(counter[3]));
defparam syn__46_.mask = 16'h78F0;
defparam syn__46_.mode = "logic";
defparam syn__46_.modeMux = 1'b0;
defparam syn__46_.FeedbackMux = 1'b1;
defparam syn__46_.ShiftMux = 1'b0;
defparam syn__46_.BypassEn = 1'b0;
defparam syn__46_.CarryEnb = 1'b1;
defparam syn__46_.AsyncResetMux = 2'b00;
defparam syn__46_.SyncResetMux = 2'bxx;
defparam syn__46_.SyncLoadMux = 2'bxx;
// Location: LCCELL_X1009_Y1001_N8
// alta_lcell_comb syn__07_(
alta_slice syn__07_(
	.A(counter[1]),
	.B(counter[0]),
	.C(counter[2]),
	.D(counter[3]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(syn__01_),
	.Cout(),
	.Q());
defparam syn__07_.mask = 16'h8000;
defparam syn__07_.mode = "logic";
defparam syn__07_.modeMux = 1'b0;
defparam syn__07_.FeedbackMux = 1'b0;
defparam syn__07_.ShiftMux = 1'b0;
defparam syn__07_.BypassEn = 1'b0;
defparam syn__07_.CarryEnb = 1'b1;
defparam syn__07_.AsyncResetMux = 2'bxx;
defparam syn__07_.SyncResetMux = 2'bxx;
defparam syn__07_.SyncLoadMux = 2'bxx;

// Location: CLKENCTRL_X1009_Y1001_N0
alta_clkenctrl clken_ctrl_X1009_Y1001_N0(.ClkIn(syn__02_), .ClkEn(), .ClkOut(syn__02__X1009_Y1001_SIG_VCC));
defparam clken_ctrl_X1009_Y1001_N0.ClkMux = 2'b10;
defparam clken_ctrl_X1009_Y1001_N0.ClkEnMux = 2'b01;

// Location: ASYNCCTRL_X1009_Y1001_N0
alta_asyncctrl asyncreset_ctrl_X1009_Y1001_N0(.Din(), .Dout(AsyncReset_X1009_Y1001_GND));
defparam asyncreset_ctrl_X1009_Y1001_N0.AsyncCtrlMux = 2'b00;
endmodule
