vendor_name = ModelSim
source_file = 1, C:/Users/Danijel/Desktop/LPRS1_Homework2_PR_055_2020/LPRS1_Homework2_PR_055_2020_Solution/lprs1_homework2.vhd
source_file = 1, C:/Users/Danijel/Desktop/LPRS1_Homework2_PR_055_2020/max1000_timing.sdc
source_file = 1, C:/Users/Danijel/Desktop/LPRS1_Homework2_PR_055_2020/LPRS1_Homework2_PR_055_2020_Solution/lprs1_homework2_tb.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Danijel/Desktop/LPRS1_Homework2_PR_055_2020/db/LPRS1_Homework2.cbx.xml
design_name = hard_block
design_name = lprs1_homework2
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, lprs1_homework2, 1
instance = comp, \o_digit0[0]~output\, o_digit0[0]~output, lprs1_homework2, 1
instance = comp, \o_digit0[1]~output\, o_digit0[1]~output, lprs1_homework2, 1
instance = comp, \o_digit0[2]~output\, o_digit0[2]~output, lprs1_homework2, 1
instance = comp, \o_digit0[3]~output\, o_digit0[3]~output, lprs1_homework2, 1
instance = comp, \o_digit1[0]~output\, o_digit1[0]~output, lprs1_homework2, 1
instance = comp, \o_digit1[1]~output\, o_digit1[1]~output, lprs1_homework2, 1
instance = comp, \o_digit1[2]~output\, o_digit1[2]~output, lprs1_homework2, 1
instance = comp, \o_digit1[3]~output\, o_digit1[3]~output, lprs1_homework2, 1
instance = comp, \o_digit2[0]~output\, o_digit2[0]~output, lprs1_homework2, 1
instance = comp, \o_digit2[1]~output\, o_digit2[1]~output, lprs1_homework2, 1
instance = comp, \o_digit2[2]~output\, o_digit2[2]~output, lprs1_homework2, 1
instance = comp, \o_digit2[3]~output\, o_digit2[3]~output, lprs1_homework2, 1
instance = comp, \o_digit3[0]~output\, o_digit3[0]~output, lprs1_homework2, 1
instance = comp, \o_digit3[1]~output\, o_digit3[1]~output, lprs1_homework2, 1
instance = comp, \o_digit3[2]~output\, o_digit3[2]~output, lprs1_homework2, 1
instance = comp, \o_digit3[3]~output\, o_digit3[3]~output, lprs1_homework2, 1
instance = comp, \i_clk~input\, i_clk~input, lprs1_homework2, 1
instance = comp, \i_clk~inputclkctrl\, i_clk~inputclkctrl, lprs1_homework2, 1
instance = comp, \s_cnt0~1\, s_cnt0~1, lprs1_homework2, 1
instance = comp, \i_rst~input\, i_rst~input, lprs1_homework2, 1
instance = comp, \i_rst~inputclkctrl\, i_rst~inputclkctrl, lprs1_homework2, 1
instance = comp, \s_cnt_1us[0]~5\, s_cnt_1us[0]~5, lprs1_homework2, 1
instance = comp, \LessThan1~0\, LessThan1~0, lprs1_homework2, 1
instance = comp, \i_run~input\, i_run~input, lprs1_homework2, 1
instance = comp, \i_pause~input\, i_pause~input, lprs1_homework2, 1
instance = comp, \s_en_1us~0\, s_en_1us~0, lprs1_homework2, 1
instance = comp, \s_cnt_1us[0]\, s_cnt_1us[0], lprs1_homework2, 1
instance = comp, \s_cnt_1us[1]~7\, s_cnt_1us[1]~7, lprs1_homework2, 1
instance = comp, \s_cnt_1us[1]\, s_cnt_1us[1], lprs1_homework2, 1
instance = comp, \s_cnt_1us[2]~9\, s_cnt_1us[2]~9, lprs1_homework2, 1
instance = comp, \s_cnt_1us[2]\, s_cnt_1us[2], lprs1_homework2, 1
instance = comp, \s_cnt_1us[3]~11\, s_cnt_1us[3]~11, lprs1_homework2, 1
instance = comp, \s_cnt_1us[3]\, s_cnt_1us[3], lprs1_homework2, 1
instance = comp, \s_cnt_1us[4]~13\, s_cnt_1us[4]~13, lprs1_homework2, 1
instance = comp, \s_cnt_1us[4]\, s_cnt_1us[4], lprs1_homework2, 1
instance = comp, \s_en0~0\, s_en0~0, lprs1_homework2, 1
instance = comp, \s_cnt0[1]\, s_cnt0[1], lprs1_homework2, 1
instance = comp, \s_cnt0~2\, s_cnt0~2, lprs1_homework2, 1
instance = comp, \s_cnt0[2]\, s_cnt0[2], lprs1_homework2, 1
instance = comp, \s_cnt0~3\, s_cnt0~3, lprs1_homework2, 1
instance = comp, \s_cnt0[3]\, s_cnt0[3], lprs1_homework2, 1
instance = comp, \s_cnt0~0\, s_cnt0~0, lprs1_homework2, 1
instance = comp, \s_cnt0[0]\, s_cnt0[0], lprs1_homework2, 1
instance = comp, \s_cnt1~1\, s_cnt1~1, lprs1_homework2, 1
instance = comp, \s_en1~0\, s_en1~0, lprs1_homework2, 1
instance = comp, \s_cnt1[1]\, s_cnt1[1], lprs1_homework2, 1
instance = comp, \s_cnt1~2\, s_cnt1~2, lprs1_homework2, 1
instance = comp, \s_cnt1[2]\, s_cnt1[2], lprs1_homework2, 1
instance = comp, \s_cnt1~0\, s_cnt1~0, lprs1_homework2, 1
instance = comp, \s_cnt1[0]\, s_cnt1[0], lprs1_homework2, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, lprs1_homework2, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, lprs1_homework2, 1
