#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Aug 27 22:06:08 2023
# Process ID: 2976
# Current directory: E:/FYP/FPGA_XILINX 2/Full Adder Using VIVADO Build In IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20064 E:\FYP\FPGA_XILINX 2\Full Adder Using VIVADO Build In IP\Full Adder Using VIVADO BUILD IN IP.xpr
# Log file: E:/FYP/FPGA_XILINX 2/Full Adder Using VIVADO Build In IP/vivado.log
# Journal file: E:/FYP/FPGA_XILINX 2/Full Adder Using VIVADO Build In IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/FYP/FPGA_XILINX 2/Full Adder Using VIVADO Build In IP/Full Adder Using VIVADO BUILD IN IP.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Vivado Practice/Full Adder Using VIVADO Build In IP' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 905.430 ; gain = 157.273
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug 27 22:08:12 2023...
