// Seed: 3289845072
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    module_0,
    id_31
);
  inout wire id_32;
  input wire id_31;
  input wire id_30;
  inout wire id_29;
  output wire id_28;
  inout wire id_27;
  output wire id_26;
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_33;
  wire id_34, id_35;
  wire id_36;
  id_37 :
  assert property (@(posedge id_31) ~id_14)
  else $display(1'h0);
  wire id_38;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri1 id_4
    , id_20,
    input tri1 id_5,
    input wor id_6,
    input supply1 id_7,
    input supply0 id_8,
    input wor id_9,
    input uwire id_10,
    input wor id_11,
    input uwire id_12,
    output wire id_13,
    input uwire id_14
    , id_21, id_22,
    input tri id_15,
    input supply1 id_16,
    output tri1 id_17,
    input wor id_18
);
  wire id_23;
  module_0(
      id_21,
      id_23,
      id_21,
      id_21,
      id_20,
      id_20,
      id_22,
      id_21,
      id_23,
      id_21,
      id_20,
      id_22,
      id_20,
      id_20,
      id_20,
      id_23,
      id_21,
      id_23,
      id_20,
      id_22,
      id_20,
      id_20,
      id_23,
      id_20,
      id_20,
      id_20,
      id_21,
      id_22,
      id_21,
      id_21,
      id_22,
      id_20
  );
endmodule
