

================================================================
== Vitis HLS Report for 'convolution'
================================================================
* Date:           Sat Nov 30 23:19:22 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.618 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3390|     3390|  33.900 us|  33.900 us|  3391|  3391|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                |                                                     |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132  |convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2  |     3384|     3384|  33.840 us|  33.840 us|  3384|  3384|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr i32 %kernel, i64 0, i64 0"   --->   Operation 8 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.73ns)   --->   "%kernel_load = load i4 %kernel_addr"   --->   Operation 9 'load' 'kernel_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr i32 %kernel, i64 0, i64 1"   --->   Operation 10 'getelementptr' 'kernel_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr i32 %kernel, i64 0, i64 2"   --->   Operation 11 'getelementptr' 'kernel_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.73ns)   --->   "%kernel_load = load i4 %kernel_addr"   --->   Operation 12 'load' 'kernel_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = trunc i32 %kernel_load"   --->   Operation 13 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (0.73ns)   --->   "%kernel_load_1 = load i4 %kernel_addr_1"   --->   Operation 14 'load' 'kernel_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 15 [2/2] (0.73ns)   --->   "%kernel_load_2 = load i4 %kernel_addr_2"   --->   Operation 15 'load' 'kernel_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr i32 %kernel, i64 0, i64 3"   --->   Operation 16 'getelementptr' 'kernel_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr i32 %kernel, i64 0, i64 4"   --->   Operation 17 'getelementptr' 'kernel_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/2] (0.73ns)   --->   "%kernel_load_1 = load i4 %kernel_addr_1"   --->   Operation 18 'load' 'kernel_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%empty_14 = trunc i32 %kernel_load_1"   --->   Operation 19 'trunc' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.73ns)   --->   "%kernel_load_2 = load i4 %kernel_addr_2"   --->   Operation 20 'load' 'kernel_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty_15 = trunc i32 %kernel_load_2"   --->   Operation 21 'trunc' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (0.73ns)   --->   "%kernel_load_3 = load i4 %kernel_addr_3"   --->   Operation 22 'load' 'kernel_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 23 [2/2] (0.73ns)   --->   "%kernel_load_4 = load i4 %kernel_addr_4"   --->   Operation 23 'load' 'kernel_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr i32 %kernel, i64 0, i64 5"   --->   Operation 24 'getelementptr' 'kernel_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr i32 %kernel, i64 0, i64 6"   --->   Operation 25 'getelementptr' 'kernel_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (0.73ns)   --->   "%kernel_load_3 = load i4 %kernel_addr_3"   --->   Operation 26 'load' 'kernel_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%empty_16 = trunc i32 %kernel_load_3"   --->   Operation 27 'trunc' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/2] (0.73ns)   --->   "%kernel_load_4 = load i4 %kernel_addr_4"   --->   Operation 28 'load' 'kernel_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty_17 = trunc i32 %kernel_load_4"   --->   Operation 29 'trunc' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [2/2] (0.73ns)   --->   "%kernel_load_5 = load i4 %kernel_addr_5"   --->   Operation 30 'load' 'kernel_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 31 [2/2] (0.73ns)   --->   "%kernel_load_6 = load i4 %kernel_addr_6"   --->   Operation 31 'load' 'kernel_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr i32 %kernel, i64 0, i64 7"   --->   Operation 32 'getelementptr' 'kernel_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr i32 %kernel, i64 0, i64 8"   --->   Operation 33 'getelementptr' 'kernel_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/2] (0.73ns)   --->   "%kernel_load_5 = load i4 %kernel_addr_5"   --->   Operation 34 'load' 'kernel_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%empty_18 = trunc i32 %kernel_load_5"   --->   Operation 35 'trunc' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/2] (0.73ns)   --->   "%kernel_load_6 = load i4 %kernel_addr_6"   --->   Operation 36 'load' 'kernel_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%empty_19 = trunc i32 %kernel_load_6"   --->   Operation 37 'trunc' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [2/2] (0.73ns)   --->   "%kernel_load_7 = load i4 %kernel_addr_7"   --->   Operation 38 'load' 'kernel_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 39 [2/2] (0.73ns)   --->   "%kernel_load_8 = load i4 %kernel_addr_8"   --->   Operation 39 'load' 'kernel_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 0.73>
ST_6 : Operation 40 [1/2] (0.73ns)   --->   "%kernel_load_7 = load i4 %kernel_addr_7"   --->   Operation 40 'load' 'kernel_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%empty_20 = trunc i32 %kernel_load_7"   --->   Operation 41 'trunc' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/2] (0.73ns)   --->   "%kernel_load_8 = load i4 %kernel_addr_8"   --->   Operation 42 'load' 'kernel_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i32 %kernel_load_8" [MNIST/src/convolution.cpp:9]   --->   Operation 43 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln9 = call void @convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2, i32 %img_in, i32 %img_out, i8 %empty, i8 %empty_14, i8 %empty_15, i8 %empty_16, i8 %empty_17, i8 %empty_18, i8 %empty_19, i8 %empty_20, i8 %trunc_ln9" [MNIST/src/convolution.cpp:9]   --->   Operation 44 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [MNIST/src/convolution.cpp:4]   --->   Operation 45 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_in"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %img_out"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln9 = call void @convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2, i32 %img_in, i32 %img_out, i8 %empty, i8 %empty_14, i8 %empty_15, i8 %empty_16, i8 %empty_17, i8 %empty_18, i8 %empty_19, i8 %empty_20, i8 %trunc_ln9" [MNIST/src/convolution.cpp:9]   --->   Operation 52 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln27 = ret" [MNIST/src/convolution.cpp:27]   --->   Operation 53 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ img_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_addr       (getelementptr) [ 00100000]
kernel_addr_1     (getelementptr) [ 00010000]
kernel_addr_2     (getelementptr) [ 00010000]
kernel_load       (load         ) [ 00000000]
empty             (trunc        ) [ 00011111]
kernel_addr_3     (getelementptr) [ 00001000]
kernel_addr_4     (getelementptr) [ 00001000]
kernel_load_1     (load         ) [ 00000000]
empty_14          (trunc        ) [ 00001111]
kernel_load_2     (load         ) [ 00000000]
empty_15          (trunc        ) [ 00001111]
kernel_addr_5     (getelementptr) [ 00000100]
kernel_addr_6     (getelementptr) [ 00000100]
kernel_load_3     (load         ) [ 00000000]
empty_16          (trunc        ) [ 00000111]
kernel_load_4     (load         ) [ 00000000]
empty_17          (trunc        ) [ 00000111]
kernel_addr_7     (getelementptr) [ 00000010]
kernel_addr_8     (getelementptr) [ 00000010]
kernel_load_5     (load         ) [ 00000000]
empty_18          (trunc        ) [ 00000011]
kernel_load_6     (load         ) [ 00000000]
empty_19          (trunc        ) [ 00000011]
kernel_load_7     (load         ) [ 00000000]
empty_20          (trunc        ) [ 00000001]
kernel_load_8     (load         ) [ 00000000]
trunc_ln9         (trunc        ) [ 00000001]
spectopmodule_ln4 (spectopmodule) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
call_ln9          (call         ) [ 00000000]
ret_ln27          (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="kernel_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="1" slack="0"/>
<pin id="46" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_access_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="4" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="53" dir="0" index="2" bw="0" slack="0"/>
<pin id="72" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="73" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="54" dir="1" index="3" bw="32" slack="0"/>
<pin id="75" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/1 kernel_load_1/2 kernel_load_2/2 kernel_load_3/3 kernel_load_4/3 kernel_load_5/4 kernel_load_6/4 kernel_load_7/5 kernel_load_8/5 "/>
</bind>
</comp>

<comp id="56" class="1004" name="kernel_addr_1_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_1/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="kernel_addr_2_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="3" slack="0"/>
<pin id="68" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_2/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="kernel_addr_3_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="3" slack="0"/>
<pin id="82" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_3/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="kernel_addr_4_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="4" slack="0"/>
<pin id="90" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_4/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="kernel_addr_5_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_5/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="kernel_addr_6_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_6/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="kernel_addr_7_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_7/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="kernel_addr_8_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_8/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="0" index="3" bw="8" slack="4"/>
<pin id="137" dir="0" index="4" bw="8" slack="3"/>
<pin id="138" dir="0" index="5" bw="8" slack="3"/>
<pin id="139" dir="0" index="6" bw="8" slack="2"/>
<pin id="140" dir="0" index="7" bw="8" slack="2"/>
<pin id="141" dir="0" index="8" bw="8" slack="1"/>
<pin id="142" dir="0" index="9" bw="8" slack="1"/>
<pin id="143" dir="0" index="10" bw="8" slack="0"/>
<pin id="144" dir="0" index="11" bw="8" slack="0"/>
<pin id="145" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln9/6 "/>
</bind>
</comp>

<comp id="149" class="1004" name="empty_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="empty_14_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_14/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="empty_15_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_15/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="empty_16_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_16/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="empty_17_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_17/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="empty_18_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_18/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="empty_19_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_19/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="empty_20_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_20/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="trunc_ln9_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9/6 "/>
</bind>
</comp>

<comp id="187" class="1005" name="kernel_addr_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="1"/>
<pin id="189" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="192" class="1005" name="kernel_addr_1_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="1"/>
<pin id="194" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_1 "/>
</bind>
</comp>

<comp id="197" class="1005" name="kernel_addr_2_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="1"/>
<pin id="199" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="empty_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="4"/>
<pin id="204" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="207" class="1005" name="kernel_addr_3_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="1"/>
<pin id="209" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_3 "/>
</bind>
</comp>

<comp id="212" class="1005" name="kernel_addr_4_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="1"/>
<pin id="214" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_4 "/>
</bind>
</comp>

<comp id="217" class="1005" name="empty_14_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="3"/>
<pin id="219" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="empty_14 "/>
</bind>
</comp>

<comp id="222" class="1005" name="empty_15_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="3"/>
<pin id="224" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="empty_15 "/>
</bind>
</comp>

<comp id="227" class="1005" name="kernel_addr_5_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="1"/>
<pin id="229" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_5 "/>
</bind>
</comp>

<comp id="232" class="1005" name="kernel_addr_6_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="1"/>
<pin id="234" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_6 "/>
</bind>
</comp>

<comp id="237" class="1005" name="empty_16_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="2"/>
<pin id="239" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="empty_16 "/>
</bind>
</comp>

<comp id="242" class="1005" name="empty_17_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="2"/>
<pin id="244" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="empty_17 "/>
</bind>
</comp>

<comp id="247" class="1005" name="kernel_addr_7_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="1"/>
<pin id="249" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_7 "/>
</bind>
</comp>

<comp id="252" class="1005" name="kernel_addr_8_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="1"/>
<pin id="254" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_8 "/>
</bind>
</comp>

<comp id="257" class="1005" name="empty_18_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="1"/>
<pin id="259" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_18 "/>
</bind>
</comp>

<comp id="262" class="1005" name="empty_19_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="1"/>
<pin id="264" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_19 "/>
</bind>
</comp>

<comp id="267" class="1005" name="empty_20_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="1"/>
<pin id="269" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_20 "/>
</bind>
</comp>

<comp id="272" class="1005" name="trunc_ln9_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="1"/>
<pin id="274" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="55"><net_src comp="42" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="76"><net_src comp="56" pin="3"/><net_sink comp="50" pin=2"/></net>

<net id="77"><net_src comp="64" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="94"><net_src comp="78" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="95"><net_src comp="86" pin="3"/><net_sink comp="50" pin=2"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="112"><net_src comp="96" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="113"><net_src comp="104" pin="3"/><net_sink comp="50" pin=2"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="130"><net_src comp="114" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="131"><net_src comp="122" pin="3"/><net_sink comp="50" pin=2"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="152"><net_src comp="50" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="50" pin="7"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="50" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="50" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="50" pin="7"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="50" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="50" pin="7"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="50" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="132" pin=10"/></net>

<net id="185"><net_src comp="50" pin="7"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="132" pin=11"/></net>

<net id="190"><net_src comp="42" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="195"><net_src comp="56" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="200"><net_src comp="64" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="205"><net_src comp="149" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="132" pin=3"/></net>

<net id="210"><net_src comp="78" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="215"><net_src comp="86" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="220"><net_src comp="153" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="132" pin=4"/></net>

<net id="225"><net_src comp="157" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="132" pin=5"/></net>

<net id="230"><net_src comp="96" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="235"><net_src comp="104" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="240"><net_src comp="161" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="132" pin=6"/></net>

<net id="245"><net_src comp="165" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="132" pin=7"/></net>

<net id="250"><net_src comp="114" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="255"><net_src comp="122" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="260"><net_src comp="169" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="132" pin=8"/></net>

<net id="265"><net_src comp="173" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="132" pin=9"/></net>

<net id="270"><net_src comp="177" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="132" pin=10"/></net>

<net id="275"><net_src comp="182" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="132" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_out | {6 7 }
 - Input state : 
	Port: convolution : img_in | {6 7 }
	Port: convolution : kernel | {1 2 3 4 5 6 }
  - Chain level:
	State 1
		kernel_load : 1
	State 2
		empty : 1
		kernel_load_1 : 1
		kernel_load_2 : 1
	State 3
		empty_14 : 1
		empty_15 : 1
		kernel_load_3 : 1
		kernel_load_4 : 1
	State 4
		empty_16 : 1
		empty_17 : 1
		kernel_load_5 : 1
		kernel_load_6 : 1
	State 5
		empty_18 : 1
		empty_19 : 1
		kernel_load_7 : 1
		kernel_load_8 : 1
	State 6
		empty_20 : 1
		trunc_ln9 : 1
		call_ln9 : 2
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132 |    6    | 4.77214 |   413   |   708   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |                          empty_fu_149                          |    0    |    0    |    0    |    0    |
|          |                         empty_14_fu_153                        |    0    |    0    |    0    |    0    |
|          |                         empty_15_fu_157                        |    0    |    0    |    0    |    0    |
|          |                         empty_16_fu_161                        |    0    |    0    |    0    |    0    |
|   trunc  |                         empty_17_fu_165                        |    0    |    0    |    0    |    0    |
|          |                         empty_18_fu_169                        |    0    |    0    |    0    |    0    |
|          |                         empty_19_fu_173                        |    0    |    0    |    0    |    0    |
|          |                         empty_20_fu_177                        |    0    |    0    |    0    |    0    |
|          |                        trunc_ln9_fu_182                        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                |    6    | 4.77214 |   413   |   708   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   empty_14_reg_217  |    8   |
|   empty_15_reg_222  |    8   |
|   empty_16_reg_237  |    8   |
|   empty_17_reg_242  |    8   |
|   empty_18_reg_257  |    8   |
|   empty_19_reg_262  |    8   |
|   empty_20_reg_267  |    8   |
|    empty_reg_202    |    8   |
|kernel_addr_1_reg_192|    4   |
|kernel_addr_2_reg_197|    4   |
|kernel_addr_3_reg_207|    4   |
|kernel_addr_4_reg_212|    4   |
|kernel_addr_5_reg_227|    4   |
|kernel_addr_6_reg_232|    4   |
|kernel_addr_7_reg_247|    4   |
|kernel_addr_8_reg_252|    4   |
| kernel_addr_reg_187 |    4   |
|  trunc_ln9_reg_272  |    8   |
+---------------------+--------+
|        Total        |   108  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                        grp_access_fu_50                        |  p0  |  10  |   4  |   40   ||    54   |
|                        grp_access_fu_50                        |  p2  |   8  |   0  |    0   ||    43   |
| grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132 |  p10 |   2  |   8  |   16   ||    9    |
| grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132 |  p11 |   2  |   8  |   16   ||    9    |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Total                             |      |      |      |   72   || 2.38786 ||   115   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    4   |   413  |   708  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   115  |
|  Register |    -   |    -   |   108  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    7   |   521  |   823  |
+-----------+--------+--------+--------+--------+
