Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 1074D2669BB
	for <lists+qemu-devel@lfdr.de>; Fri, 11 Sep 2020 22:46:26 +0200 (CEST)
Received: from localhost ([::1]:59950 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1kGpw9-00073X-4l
	for lists+qemu-devel@lfdr.de; Fri, 11 Sep 2020 16:46:25 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:33414)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1kGpuk-0005yl-MV; Fri, 11 Sep 2020 16:44:58 -0400
Received: from mail-il1-x141.google.com ([2607:f8b0:4864:20::141]:46021)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1kGpui-0002V2-9s; Fri, 11 Sep 2020 16:44:58 -0400
Received: by mail-il1-x141.google.com with SMTP id q6so10147999ild.12;
 Fri, 11 Sep 2020 13:44:55 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc; bh=HpXTP/+SmNkssT90bNZUWkzIdENfgbzep3XREQYHbb8=;
 b=UF2ADd7JpzIxsSoT8lUei/FEh5IMfbvrCwPJn8a9nsPXv0wq6QPcpjEGSJAD35ac0N
 Y/M4wVMZTTzBiZOttyNnpYFAsdUodZhaXtoaFchtfU3XQp+RSWVz5mGBpIuWYBn+xOus
 VSnEuyjBKV41ZwBZwIVgM49ZmDE0qjmZ3oZ8rCqs/4AqCnCDBjRNatE2cLLkSFrdJfTS
 k5zsrZ8DbhEpvGq7bCjgRYhb5dwKBQPxF19S7hh7Asp9+RV/cHCV2DxFhQ6pEvGVqR2q
 /xGvbhfj6zTd0Vb7ZzHBWY3E8rF8rZc318OAYQnU0tDrmLW6982QIYoQaAIv8hEKELKO
 nckg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc;
 bh=HpXTP/+SmNkssT90bNZUWkzIdENfgbzep3XREQYHbb8=;
 b=LNoXW7LeaiP7HaSCFImYHcO9IcjkLpUCDG936VKvAvhxnOHT4tCLLlNXYI75RZOfOu
 cBZAT2mi9xcxouXfbaaLvJ0H2B9y1uzmXSKJVI+QFWvbu1izBj2T18QU3TOgNFmTu3WB
 HPNgEXCVlwozNnhq04VbzExTfyyUdQwhlTIhxQXBbpj2v+dAebdbUZiCGOJ0iuXDjjsv
 OLekgqpwjhEEwtm1Y5gSobnx2uOENCD4l4ruueLQAb7IUHQtyRxW4OwkEB4ywZPb3hUH
 coa6kWp5u1o2UPUSQlDOSZJH+5VgyE8wxCZFF953nJ8PKU/lxZ0IlgBaj6exxwb5jpZv
 9Yvw==
X-Gm-Message-State: AOAM5324I0HytPgYZ8gEcgn29p1cpi8NfPU7sERa/fDYq+JW0vtU/RlN
 QZEFSfvf8swrrgxVeffqMi6DN+ohPoGOlDmsdiM=
X-Google-Smtp-Source: ABdhPJzXbDOdewxvjW/baSU6tPEunVgqG1OdU4Ad8YR2aIp0v8A9AwoJac/FYSDB+g0YHvTVw+TWotGiP6qIQPBgngs=
X-Received: by 2002:a92:189:: with SMTP id 131mr3384800ilb.40.1599857095183;
 Fri, 11 Sep 2020 13:44:55 -0700 (PDT)
MIME-Version: 1.0
References: <20200911173447.165713-1-ehabkost@redhat.com>
 <20200911173447.165713-2-ehabkost@redhat.com>
In-Reply-To: <20200911173447.165713-2-ehabkost@redhat.com>
From: Alistair Francis <alistair23@gmail.com>
Date: Fri, 11 Sep 2020 13:33:52 -0700
Message-ID: <CAKmqyKNiY48_bN+8tmQXdO6aJKqgFJgr=xkS=8pmQ+je+fkOkA@mail.gmail.com>
Subject: Re: [PATCH v4 1/2] sifive_e: Rename memmap enum constants
To: Eduardo Habkost <ehabkost@redhat.com>
Content-Type: text/plain; charset="UTF-8"
Received-SPF: pass client-ip=2607:f8b0:4864:20::141;
 envelope-from=alistair23@gmail.com; helo=mail-il1-x141.google.com
X-detected-operating-system: by eggs.gnu.org: No matching host in p0f cache.
 That's all we know.
X-Spam_score_int: -17
X-Spam_score: -1.8
X-Spam_bar: -
X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: "open list:RISC-V" <qemu-riscv@nongnu.org>,
 Sagar Karandikar <sagark@eecs.berkeley.edu>,
 Bastian Koppelmann <kbastian@mail.uni-paderborn.de>,
 "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>,
 Alistair Francis <Alistair.Francis@wdc.com>,
 "Daniel P. Berrange" <berrange@redhat.com>,
 Palmer Dabbelt <palmer@dabbelt.com>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Fri, Sep 11, 2020 at 10:35 AM Eduardo Habkost <ehabkost@redhat.com> wrote:
>
> Some of the enum constant names conflict with a QOM type check
> macro (SIFIVE_E_PRCI).  This needs to be addressed to allow us to
> transform the QOM type check macros into functions generated by
> OBJECT_DECLARE_TYPE().
>
> Rename all the constants to SIFIVE_E_DEV_*, to avoid conflicts.
>
> Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>

Reviewed-by: Alistair Francis <alistair.francis@wdc.com>

Alistair

> ---
> Changes v3 -> v4:
> * Patch recreated, rebased to tags/pull-riscv-to-apply-20200910
>
> Link to v3:
> https://lore.kernel.org/qemu-devel/20200825192110.3528606-9-ehabkost@redhat.com/
>
> Changes v2 -> v3: none
>
> Changes v1 -> v2:
> * Added more details to commit message
> ---
> Cc: Palmer Dabbelt <palmer@dabbelt.com>
> Cc: Alistair Francis <Alistair.Francis@wdc.com>
> Cc: Sagar Karandikar <sagark@eecs.berkeley.edu>
> Cc: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
> Cc: qemu-riscv@nongnu.org
> Cc: qemu-devel@nongnu.org
> ---
>  include/hw/riscv/sifive_e.h | 38 ++++++++---------
>  hw/riscv/sifive_e.c         | 82 ++++++++++++++++++-------------------
>  2 files changed, 60 insertions(+), 60 deletions(-)
>
> diff --git a/include/hw/riscv/sifive_e.h b/include/hw/riscv/sifive_e.h
> index b1400843c2..83604da805 100644
> --- a/include/hw/riscv/sifive_e.h
> +++ b/include/hw/riscv/sifive_e.h
> @@ -53,25 +53,25 @@ typedef struct SiFiveEState {
>      OBJECT_CHECK(SiFiveEState, (obj), TYPE_RISCV_E_MACHINE)
>
>  enum {
> -    SIFIVE_E_DEBUG,
> -    SIFIVE_E_MROM,
> -    SIFIVE_E_OTP,
> -    SIFIVE_E_CLINT,
> -    SIFIVE_E_PLIC,
> -    SIFIVE_E_AON,
> -    SIFIVE_E_PRCI,
> -    SIFIVE_E_OTP_CTRL,
> -    SIFIVE_E_GPIO0,
> -    SIFIVE_E_UART0,
> -    SIFIVE_E_QSPI0,
> -    SIFIVE_E_PWM0,
> -    SIFIVE_E_UART1,
> -    SIFIVE_E_QSPI1,
> -    SIFIVE_E_PWM1,
> -    SIFIVE_E_QSPI2,
> -    SIFIVE_E_PWM2,
> -    SIFIVE_E_XIP,
> -    SIFIVE_E_DTIM
> +    SIFIVE_E_DEV_DEBUG,
> +    SIFIVE_E_DEV_MROM,
> +    SIFIVE_E_DEV_OTP,
> +    SIFIVE_E_DEV_CLINT,
> +    SIFIVE_E_DEV_PLIC,
> +    SIFIVE_E_DEV_AON,
> +    SIFIVE_E_DEV_PRCI,
> +    SIFIVE_E_DEV_OTP_CTRL,
> +    SIFIVE_E_DEV_GPIO0,
> +    SIFIVE_E_DEV_UART0,
> +    SIFIVE_E_DEV_QSPI0,
> +    SIFIVE_E_DEV_PWM0,
> +    SIFIVE_E_DEV_UART1,
> +    SIFIVE_E_DEV_QSPI1,
> +    SIFIVE_E_DEV_PWM1,
> +    SIFIVE_E_DEV_QSPI2,
> +    SIFIVE_E_DEV_PWM2,
> +    SIFIVE_E_DEV_XIP,
> +    SIFIVE_E_DEV_DTIM
>  };
>
>  enum {
> diff --git a/hw/riscv/sifive_e.c b/hw/riscv/sifive_e.c
> index 40bbf530d4..759059cd7b 100644
> --- a/hw/riscv/sifive_e.c
> +++ b/hw/riscv/sifive_e.c
> @@ -54,25 +54,25 @@ static const struct MemmapEntry {
>      hwaddr base;
>      hwaddr size;
>  } sifive_e_memmap[] = {
> -    [SIFIVE_E_DEBUG] =    {        0x0,     0x1000 },
> -    [SIFIVE_E_MROM] =     {     0x1000,     0x2000 },
> -    [SIFIVE_E_OTP] =      {    0x20000,     0x2000 },
> -    [SIFIVE_E_CLINT] =    {  0x2000000,    0x10000 },
> -    [SIFIVE_E_PLIC] =     {  0xc000000,  0x4000000 },
> -    [SIFIVE_E_AON] =      { 0x10000000,     0x8000 },
> -    [SIFIVE_E_PRCI] =     { 0x10008000,     0x8000 },
> -    [SIFIVE_E_OTP_CTRL] = { 0x10010000,     0x1000 },
> -    [SIFIVE_E_GPIO0] =    { 0x10012000,     0x1000 },
> -    [SIFIVE_E_UART0] =    { 0x10013000,     0x1000 },
> -    [SIFIVE_E_QSPI0] =    { 0x10014000,     0x1000 },
> -    [SIFIVE_E_PWM0] =     { 0x10015000,     0x1000 },
> -    [SIFIVE_E_UART1] =    { 0x10023000,     0x1000 },
> -    [SIFIVE_E_QSPI1] =    { 0x10024000,     0x1000 },
> -    [SIFIVE_E_PWM1] =     { 0x10025000,     0x1000 },
> -    [SIFIVE_E_QSPI2] =    { 0x10034000,     0x1000 },
> -    [SIFIVE_E_PWM2] =     { 0x10035000,     0x1000 },
> -    [SIFIVE_E_XIP] =      { 0x20000000, 0x20000000 },
> -    [SIFIVE_E_DTIM] =     { 0x80000000,     0x4000 }
> +    [SIFIVE_E_DEV_DEBUG] =    {        0x0,     0x1000 },
> +    [SIFIVE_E_DEV_MROM] =     {     0x1000,     0x2000 },
> +    [SIFIVE_E_DEV_OTP] =      {    0x20000,     0x2000 },
> +    [SIFIVE_E_DEV_CLINT] =    {  0x2000000,    0x10000 },
> +    [SIFIVE_E_DEV_PLIC] =     {  0xc000000,  0x4000000 },
> +    [SIFIVE_E_DEV_AON] =      { 0x10000000,     0x8000 },
> +    [SIFIVE_E_DEV_PRCI] =     { 0x10008000,     0x8000 },
> +    [SIFIVE_E_DEV_OTP_CTRL] = { 0x10010000,     0x1000 },
> +    [SIFIVE_E_DEV_GPIO0] =    { 0x10012000,     0x1000 },
> +    [SIFIVE_E_DEV_UART0] =    { 0x10013000,     0x1000 },
> +    [SIFIVE_E_DEV_QSPI0] =    { 0x10014000,     0x1000 },
> +    [SIFIVE_E_DEV_PWM0] =     { 0x10015000,     0x1000 },
> +    [SIFIVE_E_DEV_UART1] =    { 0x10023000,     0x1000 },
> +    [SIFIVE_E_DEV_QSPI1] =    { 0x10024000,     0x1000 },
> +    [SIFIVE_E_DEV_PWM1] =     { 0x10025000,     0x1000 },
> +    [SIFIVE_E_DEV_QSPI2] =    { 0x10034000,     0x1000 },
> +    [SIFIVE_E_DEV_PWM2] =     { 0x10035000,     0x1000 },
> +    [SIFIVE_E_DEV_XIP] =      { 0x20000000, 0x20000000 },
> +    [SIFIVE_E_DEV_DTIM] =     { 0x80000000,     0x4000 }
>  };
>
>  static void sifive_e_machine_init(MachineState *machine)
> @@ -90,9 +90,9 @@ static void sifive_e_machine_init(MachineState *machine)
>
>      /* Data Tightly Integrated Memory */
>      memory_region_init_ram(main_mem, NULL, "riscv.sifive.e.ram",
> -        memmap[SIFIVE_E_DTIM].size, &error_fatal);
> +        memmap[SIFIVE_E_DEV_DTIM].size, &error_fatal);
>      memory_region_add_subregion(sys_mem,
> -        memmap[SIFIVE_E_DTIM].base, main_mem);
> +        memmap[SIFIVE_E_DEV_DTIM].base, main_mem);
>
>      /* Mask ROM reset vector */
>      uint32_t reset_vec[4];
> @@ -111,7 +111,7 @@ static void sifive_e_machine_init(MachineState *machine)
>          reset_vec[i] = cpu_to_le32(reset_vec[i]);
>      }
>      rom_add_blob_fixed_as("mrom.reset", reset_vec, sizeof(reset_vec),
> -                          memmap[SIFIVE_E_MROM].base, &address_space_memory);
> +                          memmap[SIFIVE_E_DEV_MROM].base, &address_space_memory);
>
>      if (machine->kernel_filename) {
>          riscv_load_kernel(machine->kernel_filename, NULL);
> @@ -195,12 +195,12 @@ static void sifive_e_soc_realize(DeviceState *dev, Error **errp)
>
>      /* Mask ROM */
>      memory_region_init_rom(&s->mask_rom, OBJECT(dev), "riscv.sifive.e.mrom",
> -                           memmap[SIFIVE_E_MROM].size, &error_fatal);
> +                           memmap[SIFIVE_E_DEV_MROM].size, &error_fatal);
>      memory_region_add_subregion(sys_mem,
> -        memmap[SIFIVE_E_MROM].base, &s->mask_rom);
> +        memmap[SIFIVE_E_DEV_MROM].base, &s->mask_rom);
>
>      /* MMIO */
> -    s->plic = sifive_plic_create(memmap[SIFIVE_E_PLIC].base,
> +    s->plic = sifive_plic_create(memmap[SIFIVE_E_DEV_PLIC].base,
>          (char *)SIFIVE_E_PLIC_HART_CONFIG, 0,
>          SIFIVE_E_PLIC_NUM_SOURCES,
>          SIFIVE_E_PLIC_NUM_PRIORITIES,
> @@ -210,14 +210,14 @@ static void sifive_e_soc_realize(DeviceState *dev, Error **errp)
>          SIFIVE_E_PLIC_ENABLE_STRIDE,
>          SIFIVE_E_PLIC_CONTEXT_BASE,
>          SIFIVE_E_PLIC_CONTEXT_STRIDE,
> -        memmap[SIFIVE_E_PLIC].size);
> -    sifive_clint_create(memmap[SIFIVE_E_CLINT].base,
> -        memmap[SIFIVE_E_CLINT].size, 0, ms->smp.cpus,
> +        memmap[SIFIVE_E_DEV_PLIC].size);
> +    sifive_clint_create(memmap[SIFIVE_E_DEV_CLINT].base,
> +        memmap[SIFIVE_E_DEV_CLINT].size, 0, ms->smp.cpus,
>          SIFIVE_SIP_BASE, SIFIVE_TIMECMP_BASE, SIFIVE_TIME_BASE,
>          SIFIVE_CLINT_TIMEBASE_FREQ, false);
>      create_unimplemented_device("riscv.sifive.e.aon",
> -        memmap[SIFIVE_E_AON].base, memmap[SIFIVE_E_AON].size);
> -    sifive_e_prci_create(memmap[SIFIVE_E_PRCI].base);
> +        memmap[SIFIVE_E_DEV_AON].base, memmap[SIFIVE_E_DEV_AON].size);
> +    sifive_e_prci_create(memmap[SIFIVE_E_DEV_PRCI].base);
>
>      /* GPIO */
>
> @@ -226,7 +226,7 @@ static void sifive_e_soc_realize(DeviceState *dev, Error **errp)
>      }
>
>      /* Map GPIO registers */
> -    sysbus_mmio_map(SYS_BUS_DEVICE(&s->gpio), 0, memmap[SIFIVE_E_GPIO0].base);
> +    sysbus_mmio_map(SYS_BUS_DEVICE(&s->gpio), 0, memmap[SIFIVE_E_DEV_GPIO0].base);
>
>      /* Pass all GPIOs to the SOC layer so they are available to the board */
>      qdev_pass_gpios(DEVICE(&s->gpio), dev, NULL);
> @@ -238,27 +238,27 @@ static void sifive_e_soc_realize(DeviceState *dev, Error **errp)
>                                              SIFIVE_E_GPIO0_IRQ0 + i));
>      }
>
> -    sifive_uart_create(sys_mem, memmap[SIFIVE_E_UART0].base,
> +    sifive_uart_create(sys_mem, memmap[SIFIVE_E_DEV_UART0].base,
>          serial_hd(0), qdev_get_gpio_in(DEVICE(s->plic), SIFIVE_E_UART0_IRQ));
>      create_unimplemented_device("riscv.sifive.e.qspi0",
> -        memmap[SIFIVE_E_QSPI0].base, memmap[SIFIVE_E_QSPI0].size);
> +        memmap[SIFIVE_E_DEV_QSPI0].base, memmap[SIFIVE_E_DEV_QSPI0].size);
>      create_unimplemented_device("riscv.sifive.e.pwm0",
> -        memmap[SIFIVE_E_PWM0].base, memmap[SIFIVE_E_PWM0].size);
> -    sifive_uart_create(sys_mem, memmap[SIFIVE_E_UART1].base,
> +        memmap[SIFIVE_E_DEV_PWM0].base, memmap[SIFIVE_E_DEV_PWM0].size);
> +    sifive_uart_create(sys_mem, memmap[SIFIVE_E_DEV_UART1].base,
>          serial_hd(1), qdev_get_gpio_in(DEVICE(s->plic), SIFIVE_E_UART1_IRQ));
>      create_unimplemented_device("riscv.sifive.e.qspi1",
> -        memmap[SIFIVE_E_QSPI1].base, memmap[SIFIVE_E_QSPI1].size);
> +        memmap[SIFIVE_E_DEV_QSPI1].base, memmap[SIFIVE_E_DEV_QSPI1].size);
>      create_unimplemented_device("riscv.sifive.e.pwm1",
> -        memmap[SIFIVE_E_PWM1].base, memmap[SIFIVE_E_PWM1].size);
> +        memmap[SIFIVE_E_DEV_PWM1].base, memmap[SIFIVE_E_DEV_PWM1].size);
>      create_unimplemented_device("riscv.sifive.e.qspi2",
> -        memmap[SIFIVE_E_QSPI2].base, memmap[SIFIVE_E_QSPI2].size);
> +        memmap[SIFIVE_E_DEV_QSPI2].base, memmap[SIFIVE_E_DEV_QSPI2].size);
>      create_unimplemented_device("riscv.sifive.e.pwm2",
> -        memmap[SIFIVE_E_PWM2].base, memmap[SIFIVE_E_PWM2].size);
> +        memmap[SIFIVE_E_DEV_PWM2].base, memmap[SIFIVE_E_DEV_PWM2].size);
>
>      /* Flash memory */
>      memory_region_init_rom(&s->xip_mem, OBJECT(dev), "riscv.sifive.e.xip",
> -                           memmap[SIFIVE_E_XIP].size, &error_fatal);
> -    memory_region_add_subregion(sys_mem, memmap[SIFIVE_E_XIP].base,
> +                           memmap[SIFIVE_E_DEV_XIP].size, &error_fatal);
> +    memory_region_add_subregion(sys_mem, memmap[SIFIVE_E_DEV_XIP].base,
>          &s->xip_mem);
>  }
>
> --
> 2.26.2
>
>

