-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity crc24a_crc24a_Pipeline_VITIS_LOOP_45_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    dividend_48_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_97_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_98_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_99_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_100_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_101_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_102_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_103_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_104_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_105_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_106_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_107_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_108_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_109_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_110_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_111_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_112_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_113_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_114_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_115_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_116_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_117_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_118_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_119_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_120_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_121_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_122_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_123_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_124_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_125_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_126_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_127_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_128_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_129_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_130_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_131_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_132_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_133_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_134_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_135_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_136_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_137_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_138_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_139_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_140_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_141_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_142_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    dividend_143_reload : IN STD_LOGIC_VECTOR (0 downto 0);
    startIdx_out : OUT STD_LOGIC_VECTOR (5 downto 0);
    startIdx_out_ap_vld : OUT STD_LOGIC;
    icmp_ln45_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln45_out_ap_vld : OUT STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of crc24a_crc24a_Pipeline_VITIS_LOOP_45_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_1_fu_479_p50 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_fu_467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_phi_mux_UnifiedRetVal_phi_fu_450_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal startIdx_fu_138 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln47_fu_473_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_startIdx_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_return_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component crc24a_mux_486_1_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        din33_WIDTH : INTEGER;
        din34_WIDTH : INTEGER;
        din35_WIDTH : INTEGER;
        din36_WIDTH : INTEGER;
        din37_WIDTH : INTEGER;
        din38_WIDTH : INTEGER;
        din39_WIDTH : INTEGER;
        din40_WIDTH : INTEGER;
        din41_WIDTH : INTEGER;
        din42_WIDTH : INTEGER;
        din43_WIDTH : INTEGER;
        din44_WIDTH : INTEGER;
        din45_WIDTH : INTEGER;
        din46_WIDTH : INTEGER;
        din47_WIDTH : INTEGER;
        din48_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        din3 : IN STD_LOGIC_VECTOR (0 downto 0);
        din4 : IN STD_LOGIC_VECTOR (0 downto 0);
        din5 : IN STD_LOGIC_VECTOR (0 downto 0);
        din6 : IN STD_LOGIC_VECTOR (0 downto 0);
        din7 : IN STD_LOGIC_VECTOR (0 downto 0);
        din8 : IN STD_LOGIC_VECTOR (0 downto 0);
        din9 : IN STD_LOGIC_VECTOR (0 downto 0);
        din10 : IN STD_LOGIC_VECTOR (0 downto 0);
        din11 : IN STD_LOGIC_VECTOR (0 downto 0);
        din12 : IN STD_LOGIC_VECTOR (0 downto 0);
        din13 : IN STD_LOGIC_VECTOR (0 downto 0);
        din14 : IN STD_LOGIC_VECTOR (0 downto 0);
        din15 : IN STD_LOGIC_VECTOR (0 downto 0);
        din16 : IN STD_LOGIC_VECTOR (0 downto 0);
        din17 : IN STD_LOGIC_VECTOR (0 downto 0);
        din18 : IN STD_LOGIC_VECTOR (0 downto 0);
        din19 : IN STD_LOGIC_VECTOR (0 downto 0);
        din20 : IN STD_LOGIC_VECTOR (0 downto 0);
        din21 : IN STD_LOGIC_VECTOR (0 downto 0);
        din22 : IN STD_LOGIC_VECTOR (0 downto 0);
        din23 : IN STD_LOGIC_VECTOR (0 downto 0);
        din24 : IN STD_LOGIC_VECTOR (0 downto 0);
        din25 : IN STD_LOGIC_VECTOR (0 downto 0);
        din26 : IN STD_LOGIC_VECTOR (0 downto 0);
        din27 : IN STD_LOGIC_VECTOR (0 downto 0);
        din28 : IN STD_LOGIC_VECTOR (0 downto 0);
        din29 : IN STD_LOGIC_VECTOR (0 downto 0);
        din30 : IN STD_LOGIC_VECTOR (0 downto 0);
        din31 : IN STD_LOGIC_VECTOR (0 downto 0);
        din32 : IN STD_LOGIC_VECTOR (0 downto 0);
        din33 : IN STD_LOGIC_VECTOR (0 downto 0);
        din34 : IN STD_LOGIC_VECTOR (0 downto 0);
        din35 : IN STD_LOGIC_VECTOR (0 downto 0);
        din36 : IN STD_LOGIC_VECTOR (0 downto 0);
        din37 : IN STD_LOGIC_VECTOR (0 downto 0);
        din38 : IN STD_LOGIC_VECTOR (0 downto 0);
        din39 : IN STD_LOGIC_VECTOR (0 downto 0);
        din40 : IN STD_LOGIC_VECTOR (0 downto 0);
        din41 : IN STD_LOGIC_VECTOR (0 downto 0);
        din42 : IN STD_LOGIC_VECTOR (0 downto 0);
        din43 : IN STD_LOGIC_VECTOR (0 downto 0);
        din44 : IN STD_LOGIC_VECTOR (0 downto 0);
        din45 : IN STD_LOGIC_VECTOR (0 downto 0);
        din46 : IN STD_LOGIC_VECTOR (0 downto 0);
        din47 : IN STD_LOGIC_VECTOR (0 downto 0);
        din48 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component crc24a_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_486_1_1_1_U148 : component crc24a_mux_486_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 1,
        din17_WIDTH => 1,
        din18_WIDTH => 1,
        din19_WIDTH => 1,
        din20_WIDTH => 1,
        din21_WIDTH => 1,
        din22_WIDTH => 1,
        din23_WIDTH => 1,
        din24_WIDTH => 1,
        din25_WIDTH => 1,
        din26_WIDTH => 1,
        din27_WIDTH => 1,
        din28_WIDTH => 1,
        din29_WIDTH => 1,
        din30_WIDTH => 1,
        din31_WIDTH => 1,
        din32_WIDTH => 1,
        din33_WIDTH => 1,
        din34_WIDTH => 1,
        din35_WIDTH => 1,
        din36_WIDTH => 1,
        din37_WIDTH => 1,
        din38_WIDTH => 1,
        din39_WIDTH => 1,
        din40_WIDTH => 1,
        din41_WIDTH => 1,
        din42_WIDTH => 1,
        din43_WIDTH => 1,
        din44_WIDTH => 1,
        din45_WIDTH => 1,
        din46_WIDTH => 1,
        din47_WIDTH => 1,
        din48_WIDTH => 6,
        dout_WIDTH => 1)
    port map (
        din0 => dividend_48_reload,
        din1 => dividend_97_reload,
        din2 => dividend_98_reload,
        din3 => dividend_99_reload,
        din4 => dividend_100_reload,
        din5 => dividend_101_reload,
        din6 => dividend_102_reload,
        din7 => dividend_103_reload,
        din8 => dividend_104_reload,
        din9 => dividend_105_reload,
        din10 => dividend_106_reload,
        din11 => dividend_107_reload,
        din12 => dividend_108_reload,
        din13 => dividend_109_reload,
        din14 => dividend_110_reload,
        din15 => dividend_111_reload,
        din16 => dividend_112_reload,
        din17 => dividend_113_reload,
        din18 => dividend_114_reload,
        din19 => dividend_115_reload,
        din20 => dividend_116_reload,
        din21 => dividend_117_reload,
        din22 => dividend_118_reload,
        din23 => dividend_119_reload,
        din24 => dividend_120_reload,
        din25 => dividend_121_reload,
        din26 => dividend_122_reload,
        din27 => dividend_123_reload,
        din28 => dividend_124_reload,
        din29 => dividend_125_reload,
        din30 => dividend_126_reload,
        din31 => dividend_127_reload,
        din32 => dividend_128_reload,
        din33 => dividend_129_reload,
        din34 => dividend_130_reload,
        din35 => dividend_131_reload,
        din36 => dividend_132_reload,
        din37 => dividend_133_reload,
        din38 => dividend_134_reload,
        din39 => dividend_135_reload,
        din40 => dividend_136_reload,
        din41 => dividend_137_reload,
        din42 => dividend_138_reload,
        din43 => dividend_139_reload,
        din44 => dividend_140_reload,
        din45 => dividend_141_reload,
        din46 => dividend_142_reload,
        din47 => dividend_143_reload,
        din48 => ap_sig_allocacmp_startIdx_1,
        dout => tmp_1_fu_479_p50);

    flow_control_loop_pipe_sequential_init_U : component crc24a_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv1_0;
            else
                if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((icmp_ln45_fu_467_p2 = ap_const_lv1_1) or (tmp_1_fu_479_p50 = ap_const_lv1_1)))) then 
                    ap_return_preg <= ap_phi_mux_UnifiedRetVal_phi_fu_450_p4;
                end if; 
            end if;
        end if;
    end process;


    startIdx_fu_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if (((icmp_ln45_fu_467_p2 = ap_const_lv1_0) and (tmp_1_fu_479_p50 = ap_const_lv1_0))) then 
                    startIdx_fu_138 <= add_ln47_fu_473_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    startIdx_fu_138 <= ap_const_lv6_0;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln47_fu_473_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_startIdx_1) + unsigned(ap_const_lv6_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start_int)
    begin
        if ((ap_start_int = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start_int = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, tmp_1_fu_479_p50, icmp_ln45_fu_467_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((icmp_ln45_fu_467_p2 = ap_const_lv1_1) or (tmp_1_fu_479_p50 = ap_const_lv1_1)))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_loop_exit_ready, ap_done_reg, ap_start_int)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_UnifiedRetVal_phi_fu_450_p4_assign_proc : process(ap_CS_fsm_state1, tmp_1_fu_479_p50, icmp_ln45_fu_467_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if (((icmp_ln45_fu_467_p2 = ap_const_lv1_0) and (tmp_1_fu_479_p50 = ap_const_lv1_1))) then 
                ap_phi_mux_UnifiedRetVal_phi_fu_450_p4 <= ap_const_lv1_0;
            elsif ((icmp_ln45_fu_467_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_UnifiedRetVal_phi_fu_450_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_UnifiedRetVal_phi_fu_450_p4 <= "X";
            end if;
        else 
            ap_phi_mux_UnifiedRetVal_phi_fu_450_p4 <= "X";
        end if; 
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(ap_CS_fsm_state1, tmp_1_fu_479_p50, icmp_ln45_fu_467_p2, ap_phi_mux_UnifiedRetVal_phi_fu_450_p4, ap_return_preg, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((icmp_ln45_fu_467_p2 = ap_const_lv1_1) or (tmp_1_fu_479_p50 = ap_const_lv1_1)))) then 
            ap_return <= ap_phi_mux_UnifiedRetVal_phi_fu_450_p4;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;


    ap_sig_allocacmp_startIdx_1_assign_proc : process(ap_CS_fsm_state1, startIdx_fu_138, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_startIdx_1 <= ap_const_lv6_0;
        else 
            ap_sig_allocacmp_startIdx_1 <= startIdx_fu_138;
        end if; 
    end process;

    icmp_ln45_fu_467_p2 <= "1" when (ap_sig_allocacmp_startIdx_1 = ap_const_lv6_30) else "0";

    icmp_ln45_out_assign_proc : process(ap_CS_fsm_state1, tmp_1_fu_479_p50, icmp_ln45_fu_467_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
            if ((icmp_ln45_fu_467_p2 = ap_const_lv1_1)) then 
                icmp_ln45_out <= ap_const_lv1_1;
            elsif (((icmp_ln45_fu_467_p2 = ap_const_lv1_0) and (tmp_1_fu_479_p50 = ap_const_lv1_1))) then 
                icmp_ln45_out <= ap_const_lv1_0;
            else 
                icmp_ln45_out <= "X";
            end if;
        else 
            icmp_ln45_out <= "X";
        end if; 
    end process;


    icmp_ln45_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, tmp_1_fu_479_p50, icmp_ln45_fu_467_p2, ap_start_int)
    begin
        if ((((icmp_ln45_fu_467_p2 = ap_const_lv1_0) and (tmp_1_fu_479_p50 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln45_fu_467_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            icmp_ln45_out_ap_vld <= ap_const_logic_1;
        else 
            icmp_ln45_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    startIdx_out_assign_proc : process(ap_CS_fsm_state1, tmp_1_fu_479_p50, icmp_ln45_fu_467_p2, ap_sig_allocacmp_startIdx_1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
            if ((icmp_ln45_fu_467_p2 = ap_const_lv1_1)) then 
                startIdx_out <= ap_const_lv6_30;
            elsif (((icmp_ln45_fu_467_p2 = ap_const_lv1_0) and (tmp_1_fu_479_p50 = ap_const_lv1_1))) then 
                startIdx_out <= ap_sig_allocacmp_startIdx_1;
            else 
                startIdx_out <= "XXXXXX";
            end if;
        else 
            startIdx_out <= "XXXXXX";
        end if; 
    end process;


    startIdx_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, tmp_1_fu_479_p50, icmp_ln45_fu_467_p2, ap_start_int)
    begin
        if ((((icmp_ln45_fu_467_p2 = ap_const_lv1_0) and (tmp_1_fu_479_p50 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln45_fu_467_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            startIdx_out_ap_vld <= ap_const_logic_1;
        else 
            startIdx_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
