‘Memory modules

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

  
   

MM rived MM3 MM 4
crur
cpu?
cpus
crus
Figure 13-4 Crossbar switch.
Figure 13-5 Block diagram of crossbar switch.
Data, addess and
conta from CPU 1
[,—Data_, |
Ades Data adress, and
Memory control from CPU 2
module | peaywnite Matipeers
= Data address, and
Memory logic ss,
‘control from CPU 3
enable
Data ade, and
conto fram CPU 4

 

495

 
