============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Jan 20 2026  03:32:01 pm
  Module:                 simple_alu
  Operating conditions:   slow 
  Operating conditions:   fast 
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (5100 ps) Late External Delay Assertion at pin Cout
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (R) ALUControl[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Cout
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_257_1 
  output_delay             950             simple_alu_typical.s_line_4_289_1 

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  ALUControl[0]   (u)     -       R     (arrival)             68  6.8     0     0     950    (-,-) 
  g1958/z         (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g722/z          (u)     in_1->z R     unmapped_nand2         4  0.4     0     0     950    (-,-) 
  I1_INST31/g23/z (u)     in_1->z F     unmapped_nand2         1  0.1     0     0     950    (-,-) 
  I1_INST31/g18/z (u)     in_1->z R     unmapped_nand2         1  1.9     0     0     950    (-,-) 
  Cout            -       -       R     (port)                 -    -     -     0     950    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (5100 ps) Late External Delay Assertion at pin zero
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (R) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) zero
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_288_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       R     (arrival)             65  6.5     0     0     950    (-,-) 
  g1933/z        (u)     in_1->z R     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1766/z        (u)     in_1->z F     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  g1719/z        (u)     in_1->z F     unmapped_or2           1  0.1     0     0     950    (-,-) 
  g1934/z        (u)     in_1->z R     unmapped_nor2          1  1.9     0     0     950    (-,-) 
  zero           -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (5100 ps) Late External Delay Assertion at pin Result[0]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (R) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[0]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_287_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       R     (arrival)             65  6.5     0     0     950    (-,-) 
  g1812/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1741/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[0]      -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (5100 ps) Late External Delay Assertion at pin Result[1]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (R) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[1]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_286_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       R     (arrival)             65  6.5     0     0     950    (-,-) 
  g1809/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1747/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[1]      -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (5100 ps) Late External Delay Assertion at pin Result[2]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (R) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[2]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_285_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       R     (arrival)             65  6.5     0     0     950    (-,-) 
  g1813/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1753/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[2]      -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (5100 ps) Late External Delay Assertion at pin Result[3]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (R) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[3]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_284_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       R     (arrival)             65  6.5     0     0     950    (-,-) 
  g1817/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1759/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[3]      -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (5100 ps) Late External Delay Assertion at pin Result[4]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (R) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[4]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_283_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       R     (arrival)             65  6.5     0     0     950    (-,-) 
  g1821/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1765/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[4]      -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (5100 ps) Late External Delay Assertion at pin Result[5]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (R) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[5]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_282_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       R     (arrival)             65  6.5     0     0     950    (-,-) 
  g1825/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1771/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[5]      -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (5100 ps) Late External Delay Assertion at pin Result[6]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[6]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_281_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1882/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1746/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[6]      -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (5100 ps) Late External Delay Assertion at pin Result[7]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[7]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_280_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1884/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1754/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[7]      -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (5100 ps) Late External Delay Assertion at pin Result[8]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[8]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_279_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1886/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1761/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[8]      -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (5100 ps) Late External Delay Assertion at pin Result[9]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[9]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_278_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1888/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1768/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[9]      -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (5100 ps) Late External Delay Assertion at pin Result[10]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[10]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_277_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1890/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1744/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[10]     -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (5100 ps) Late External Delay Assertion at pin Result[11]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[11]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_276_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1892/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1752/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[11]     -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (5100 ps) Late External Delay Assertion at pin Result[12]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[12]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_275_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1894/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1762/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[12]     -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (5100 ps) Late External Delay Assertion at pin Result[13]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[13]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_274_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1896/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1770/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[13]     -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (5100 ps) Late External Delay Assertion at pin Result[14]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[14]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_273_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1898/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1749/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[14]     -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (5100 ps) Late External Delay Assertion at pin Result[15]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[15]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_272_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1900/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1758/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[15]     -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (5100 ps) Late External Delay Assertion at pin Result[16]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[16]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_271_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1903/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1764/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[16]     -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (5100 ps) Late External Delay Assertion at pin Result[17]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[17]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_270_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1905/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1750/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[17]     -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (5100 ps) Late External Delay Assertion at pin Result[18]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[18]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_269_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1907/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1763/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[18]     -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (5100 ps) Late External Delay Assertion at pin Result[19]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[19]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_268_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1909/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1742/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[19]     -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (5100 ps) Late External Delay Assertion at pin Result[20]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[20]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_267_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1911/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1756/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[20]     -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (5100 ps) Late External Delay Assertion at pin Result[21]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[21]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_266_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1913/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1769/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[21]     -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (5100 ps) Late External Delay Assertion at pin Result[22]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[22]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_265_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1915/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1755/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[22]     -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (5100 ps) Late External Delay Assertion at pin Result[23]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[23]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_264_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1917/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1772/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[23]     -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (5100 ps) Late External Delay Assertion at pin Result[24]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[24]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_263_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1919/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1760/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[24]     -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (5100 ps) Late External Delay Assertion at pin Result[25]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[25]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_262_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1921/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1748/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[25]     -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (5100 ps) Late External Delay Assertion at pin Result[26]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[26]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_261_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1923/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1743/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[26]     -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (5100 ps) Late External Delay Assertion at pin Result[27]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[27]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_260_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1925/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1767/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[27]     -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (5100 ps) Late External Delay Assertion at pin Result[28]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[28]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_259_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1927/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1745/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[28]     -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (5100 ps) Late External Delay Assertion at pin Result[29]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[29]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_258_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1929/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1757/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[29]     -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (5100 ps) Late External Delay Assertion at pin Result[30]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[30]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4_257_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1931/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1751/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[30]     -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (5100 ps) Late External Delay Assertion at pin Result[31]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) ALUControl[1]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[31]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-       0                  
             Slack:=    5100                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_256_1 
  output_delay             950             simple_alu_typical.s_line_4       

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  ALUControl[1]  (u)     -       F     (arrival)             65  6.5     0     0     950    (-,-) 
  g1933/z        (u)     in_1->z F     unmapped_complex2      1  0.1     0     0     950    (-,-) 
  g1766/z        (u)     in_1->z R     unmapped_complex2      2  2.0     0     0     950    (-,-) 
  Result[31]     -       -       R     (port)                 -    -     -     0     950    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

