;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* LCD */
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

/* SW2 */
SW2__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
SW2__0__MASK EQU 0x02
SW2__0__PC EQU CYREG_PRT6_PC1
SW2__0__PORT EQU 6
SW2__0__SHIFT EQU 1
SW2__AG EQU CYREG_PRT6_AG
SW2__AMUX EQU CYREG_PRT6_AMUX
SW2__BIE EQU CYREG_PRT6_BIE
SW2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SW2__BYP EQU CYREG_PRT6_BYP
SW2__CTL EQU CYREG_PRT6_CTL
SW2__DM0 EQU CYREG_PRT6_DM0
SW2__DM1 EQU CYREG_PRT6_DM1
SW2__DM2 EQU CYREG_PRT6_DM2
SW2__DR EQU CYREG_PRT6_DR
SW2__INP_DIS EQU CYREG_PRT6_INP_DIS
SW2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
SW2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SW2__LCD_EN EQU CYREG_PRT6_LCD_EN
SW2__MASK EQU 0x02
SW2__PORT EQU 6
SW2__PRT EQU CYREG_PRT6_PRT
SW2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SW2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SW2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SW2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SW2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SW2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SW2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SW2__PS EQU CYREG_PRT6_PS
SW2__SHIFT EQU 1
SW2__SLW EQU CYREG_PRT6_SLW

/* SW3 */
SW3__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
SW3__0__MASK EQU 0x20
SW3__0__PC EQU CYREG_IO_PC_PRT15_PC5
SW3__0__PORT EQU 15
SW3__0__SHIFT EQU 5
SW3__AG EQU CYREG_PRT15_AG
SW3__AMUX EQU CYREG_PRT15_AMUX
SW3__BIE EQU CYREG_PRT15_BIE
SW3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SW3__BYP EQU CYREG_PRT15_BYP
SW3__CTL EQU CYREG_PRT15_CTL
SW3__DM0 EQU CYREG_PRT15_DM0
SW3__DM1 EQU CYREG_PRT15_DM1
SW3__DM2 EQU CYREG_PRT15_DM2
SW3__DR EQU CYREG_PRT15_DR
SW3__INP_DIS EQU CYREG_PRT15_INP_DIS
SW3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SW3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SW3__LCD_EN EQU CYREG_PRT15_LCD_EN
SW3__MASK EQU 0x20
SW3__PORT EQU 15
SW3__PRT EQU CYREG_PRT15_PRT
SW3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SW3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SW3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SW3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SW3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SW3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SW3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SW3__PS EQU CYREG_PRT15_PS
SW3__SHIFT EQU 5
SW3__SLW EQU CYREG_PRT15_SLW

/* LEDstrip */
LEDstrip__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
LEDstrip__0__MASK EQU 0x01
LEDstrip__0__PC EQU CYREG_PRT0_PC0
LEDstrip__0__PORT EQU 0
LEDstrip__0__SHIFT EQU 0
LEDstrip__1__INTTYPE EQU CYREG_PICU0_INTTYPE1
LEDstrip__1__MASK EQU 0x02
LEDstrip__1__PC EQU CYREG_PRT0_PC1
LEDstrip__1__PORT EQU 0
LEDstrip__1__SHIFT EQU 1
LEDstrip__2__INTTYPE EQU CYREG_PICU0_INTTYPE2
LEDstrip__2__MASK EQU 0x04
LEDstrip__2__PC EQU CYREG_PRT0_PC2
LEDstrip__2__PORT EQU 0
LEDstrip__2__SHIFT EQU 2
LEDstrip__3__INTTYPE EQU CYREG_PICU0_INTTYPE3
LEDstrip__3__MASK EQU 0x08
LEDstrip__3__PC EQU CYREG_PRT0_PC3
LEDstrip__3__PORT EQU 0
LEDstrip__3__SHIFT EQU 3
LEDstrip__4__INTTYPE EQU CYREG_PICU0_INTTYPE4
LEDstrip__4__MASK EQU 0x10
LEDstrip__4__PC EQU CYREG_PRT0_PC4
LEDstrip__4__PORT EQU 0
LEDstrip__4__SHIFT EQU 4
LEDstrip__5__INTTYPE EQU CYREG_PICU0_INTTYPE5
LEDstrip__5__MASK EQU 0x20
LEDstrip__5__PC EQU CYREG_PRT0_PC5
LEDstrip__5__PORT EQU 0
LEDstrip__5__SHIFT EQU 5
LEDstrip__6__INTTYPE EQU CYREG_PICU0_INTTYPE6
LEDstrip__6__MASK EQU 0x40
LEDstrip__6__PC EQU CYREG_PRT0_PC6
LEDstrip__6__PORT EQU 0
LEDstrip__6__SHIFT EQU 6
LEDstrip__7__INTTYPE EQU CYREG_PICU0_INTTYPE7
LEDstrip__7__MASK EQU 0x80
LEDstrip__7__PC EQU CYREG_PRT0_PC7
LEDstrip__7__PORT EQU 0
LEDstrip__7__SHIFT EQU 7
LEDstrip__AG EQU CYREG_PRT0_AG
LEDstrip__AMUX EQU CYREG_PRT0_AMUX
LEDstrip__BIE EQU CYREG_PRT0_BIE
LEDstrip__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LEDstrip__BYP EQU CYREG_PRT0_BYP
LEDstrip__CTL EQU CYREG_PRT0_CTL
LEDstrip__DM0 EQU CYREG_PRT0_DM0
LEDstrip__DM1 EQU CYREG_PRT0_DM1
LEDstrip__DM2 EQU CYREG_PRT0_DM2
LEDstrip__DR EQU CYREG_PRT0_DR
LEDstrip__INP_DIS EQU CYREG_PRT0_INP_DIS
LEDstrip__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LEDstrip__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LEDstrip__LCD_EN EQU CYREG_PRT0_LCD_EN
LEDstrip__MASK EQU 0xFF
LEDstrip__PORT EQU 0
LEDstrip__PRT EQU CYREG_PRT0_PRT
LEDstrip__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LEDstrip__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LEDstrip__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LEDstrip__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LEDstrip__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LEDstrip__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LEDstrip__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LEDstrip__PS EQU CYREG_PRT0_PS
LEDstrip__SHIFT EQU 0
LEDstrip__SLW EQU CYREG_PRT0_SLW

/* OUT_BYTE */
OUT_BYTE_Sync_ctrl_reg__0__MASK EQU 0x01
OUT_BYTE_Sync_ctrl_reg__0__POS EQU 0
OUT_BYTE_Sync_ctrl_reg__1__MASK EQU 0x02
OUT_BYTE_Sync_ctrl_reg__1__POS EQU 1
OUT_BYTE_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
OUT_BYTE_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
OUT_BYTE_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
OUT_BYTE_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
OUT_BYTE_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
OUT_BYTE_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
OUT_BYTE_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
OUT_BYTE_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
OUT_BYTE_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
OUT_BYTE_Sync_ctrl_reg__2__MASK EQU 0x04
OUT_BYTE_Sync_ctrl_reg__2__POS EQU 2
OUT_BYTE_Sync_ctrl_reg__3__MASK EQU 0x08
OUT_BYTE_Sync_ctrl_reg__3__POS EQU 3
OUT_BYTE_Sync_ctrl_reg__4__MASK EQU 0x10
OUT_BYTE_Sync_ctrl_reg__4__POS EQU 4
OUT_BYTE_Sync_ctrl_reg__5__MASK EQU 0x20
OUT_BYTE_Sync_ctrl_reg__5__POS EQU 5
OUT_BYTE_Sync_ctrl_reg__6__MASK EQU 0x40
OUT_BYTE_Sync_ctrl_reg__6__POS EQU 6
OUT_BYTE_Sync_ctrl_reg__7__MASK EQU 0x80
OUT_BYTE_Sync_ctrl_reg__7__POS EQU 7
OUT_BYTE_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
OUT_BYTE_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
OUT_BYTE_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
OUT_BYTE_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
OUT_BYTE_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
OUT_BYTE_Sync_ctrl_reg__MASK EQU 0xFF
OUT_BYTE_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
OUT_BYTE_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
OUT_BYTE_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

/* H2G_STRB_IN */
H2G_STRB_IN__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
H2G_STRB_IN__0__MASK EQU 0x01
H2G_STRB_IN__0__PC EQU CYREG_PRT3_PC0
H2G_STRB_IN__0__PORT EQU 3
H2G_STRB_IN__0__SHIFT EQU 0
H2G_STRB_IN__AG EQU CYREG_PRT3_AG
H2G_STRB_IN__AMUX EQU CYREG_PRT3_AMUX
H2G_STRB_IN__BIE EQU CYREG_PRT3_BIE
H2G_STRB_IN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
H2G_STRB_IN__BYP EQU CYREG_PRT3_BYP
H2G_STRB_IN__CTL EQU CYREG_PRT3_CTL
H2G_STRB_IN__DM0 EQU CYREG_PRT3_DM0
H2G_STRB_IN__DM1 EQU CYREG_PRT3_DM1
H2G_STRB_IN__DM2 EQU CYREG_PRT3_DM2
H2G_STRB_IN__DR EQU CYREG_PRT3_DR
H2G_STRB_IN__INP_DIS EQU CYREG_PRT3_INP_DIS
H2G_STRB_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
H2G_STRB_IN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
H2G_STRB_IN__LCD_EN EQU CYREG_PRT3_LCD_EN
H2G_STRB_IN__MASK EQU 0x01
H2G_STRB_IN__PORT EQU 3
H2G_STRB_IN__PRT EQU CYREG_PRT3_PRT
H2G_STRB_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
H2G_STRB_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
H2G_STRB_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
H2G_STRB_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
H2G_STRB_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
H2G_STRB_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
H2G_STRB_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
H2G_STRB_IN__PS EQU CYREG_PRT3_PS
H2G_STRB_IN__SHIFT EQU 0
H2G_STRB_IN__SLW EQU CYREG_PRT3_SLW

/* H2G_STRB_OUT */
H2G_STRB_OUT__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
H2G_STRB_OUT__0__MASK EQU 0x20
H2G_STRB_OUT__0__PC EQU CYREG_PRT3_PC5
H2G_STRB_OUT__0__PORT EQU 3
H2G_STRB_OUT__0__SHIFT EQU 5
H2G_STRB_OUT__AG EQU CYREG_PRT3_AG
H2G_STRB_OUT__AMUX EQU CYREG_PRT3_AMUX
H2G_STRB_OUT__BIE EQU CYREG_PRT3_BIE
H2G_STRB_OUT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
H2G_STRB_OUT__BYP EQU CYREG_PRT3_BYP
H2G_STRB_OUT__CTL EQU CYREG_PRT3_CTL
H2G_STRB_OUT__DM0 EQU CYREG_PRT3_DM0
H2G_STRB_OUT__DM1 EQU CYREG_PRT3_DM1
H2G_STRB_OUT__DM2 EQU CYREG_PRT3_DM2
H2G_STRB_OUT__DR EQU CYREG_PRT3_DR
H2G_STRB_OUT__INP_DIS EQU CYREG_PRT3_INP_DIS
H2G_STRB_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
H2G_STRB_OUT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
H2G_STRB_OUT__LCD_EN EQU CYREG_PRT3_LCD_EN
H2G_STRB_OUT__MASK EQU 0x20
H2G_STRB_OUT__PORT EQU 3
H2G_STRB_OUT__PRT EQU CYREG_PRT3_PRT
H2G_STRB_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
H2G_STRB_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
H2G_STRB_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
H2G_STRB_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
H2G_STRB_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
H2G_STRB_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
H2G_STRB_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
H2G_STRB_OUT__PS EQU CYREG_PRT3_PS
H2G_STRB_OUT__SHIFT EQU 5
H2G_STRB_OUT__SLW EQU CYREG_PRT3_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
