INFO-FLOW: Workspace C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls opened at Sat Feb 14 12:49:27 +0530 2026
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=cnn.cpp' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=cnn.cpp' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(8)
Execute     add_files C:/Users/student/Desktop/HackArm/cnn_accl/cnn.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/student/Desktop/HackArm/cnn_accl/cnn.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=cnn.h' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=cnn.h' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(9)
Execute     add_files C:/Users/student/Desktop/HackArm/cnn_accl/cnn.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/student/Desktop/HackArm/cnn_accl/cnn.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=cnn_accelerator' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.top=cnn_accelerator' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(10)
Execute     set_top cnn_accelerator 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu7ev-ffvc1156-2-e' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu7ev-ffvc1156-2-e' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(1)
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 19.318 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.109 sec.
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.454 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 19.86 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(7)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 19.959 sec.
Execute   apply_ini C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/config.cmdline 
Execute   csynth_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 25.111 seconds; current allocated memory: 255.422 MB.
Execute       set_directive_top cnn_accelerator -name=cnn_accelerator 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling cnn.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang cnn.cpp -foptimization-record-file=C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn.cpp.clang.out.log 2> C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 6.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/clang.out.log 2> C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.412 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.102 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.863 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn.pp.0.cpp.clang.out.log 2> C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 16.686 seconds; current allocated memory: 258.625 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn.g.bc -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.0.bc > C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.434 sec.
Execute       run_link_or_opt -opt -out C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.571 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.826 sec.
Execute       run_link_or_opt -opt -out C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cnn_accelerator -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cnn_accelerator -reflow-float-conversion -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.059 sec.
Execute       run_link_or_opt -out C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.131 sec.
Execute       run_link_or_opt -opt -out C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cnn_accelerator 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cnn_accelerator -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=cnn_accelerator -mllvm -hls-db-dir -mllvm C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e 2> C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 536 Compile/Link C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 536 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 517 Unroll/Inline (step 1) C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 517 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 320 Unroll/Inline (step 2) C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 320 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 339 Unroll/Inline (step 3) C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 339 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 339 Unroll/Inline (step 4) C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 339 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 828 Array/Struct (step 1) C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 828 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 755 Array/Struct (step 2) C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 755 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 755 Array/Struct (step 3) C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 755 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 755 Array/Struct (step 4) C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 755 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 783 Array/Struct (step 5) C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 783 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 785 Performance (step 1) C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 785 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 753 Performance (step 2) C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 753 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 723 Performance (step 3) C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 723 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 723 Performance (step 4) C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 723 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 710 HW Transforms (step 1) C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 710 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 755 HW Transforms (step 2) C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 755 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_79_4' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:79:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_41_6' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:41:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_7' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:42:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_8' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:49:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_50_9' is marked as complete unroll implied by the pipeline pragma (cnn.cpp:50:46)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_79_4' (cnn.cpp:79:34) in function 'dense_and_write' completely with a factor of 10 (cnn.cpp:66:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_6' (cnn.cpp:41:34) in function 'conv_and_pool' completely with a factor of 2 (cnn.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_7' (cnn.cpp:42:38) in function 'conv_and_pool' completely with a factor of 2 (cnn.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_8' (cnn.cpp:49:42) in function 'conv_and_pool' completely with a factor of 3 (cnn.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_9' (cnn.cpp:50:46) in function 'conv_and_pool' completely with a factor of 3 (cnn.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to 'image': Block partitioning with factor 3 on dimension 1. Block partitioning with factor 3 on dimension 2. (cnn.cpp:21:11)
INFO: [HLS 214-248] Applying array_partition to 'dense_out': Complete partitioning on dimension 1. (cnn.cpp:67:11)
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 16.191 seconds; current allocated memory: 260.422 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 260.422 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cnn_accelerator -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.0.bc -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.389 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.426 seconds; current allocated memory: 266.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.1.bc -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.435 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.2.prechk.bc -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 269.586 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.g.1.bc to C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.o.1.bc -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [HLS 200-805] An internal stream 'img_stream' (cnn.cpp:108) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'pool_stream' (cnn.cpp:109) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'cnn_accelerator' (cnn.cpp:102:1), detected/extracted 3 process function(s): 
	 'read_input'
	 'conv_and_pool'
	 'dense_and_write'.
Command         transform done; 1.088 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.o.1.tmp.bc -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'dense_and_write'... converting 3 basic blocks.
Command         transform done; 0.376 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.469 seconds; current allocated memory: 293.207 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.o.2.bc -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_74_2'(cnn.cpp:74:26) and 'VITIS_LOOP_75_3'(cnn.cpp:75:30) in function 'dense_and_write' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_73_1'(cnn.cpp:73:22) and 'VITIS_LOOP_74_2'(cnn.cpp:74:26) in function 'dense_and_write' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_26_1'(cnn.cpp:26:19) and 'VITIS_LOOP_27_2'(cnn.cpp:27:26) in function 'conv_and_pool' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_35_4'(cnn.cpp:35:26) and 'VITIS_LOOP_36_5'(cnn.cpp:36:30) in function 'conv_and_pool' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (cnn.cpp:74:26) in function 'dense_and_write'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (cnn.cpp:73:22) in function 'dense_and_write'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (cnn.cpp:26:19) in function 'conv_and_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_4' (cnn.cpp:35:26) in function 'conv_and_pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_3' (cnn.cpp:34:22) in function 'conv_and_pool'.
Execute           auto_get_db
Command         transform done; 0.792 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.o.3.bc -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.458 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.254 seconds; current allocated memory: 350.543 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.672 sec.
Command     elaborate done; 37.609 sec.
Execute     ap_eval exec zip -j C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 2.349 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cnn_accelerator' ...
Execute       ap_set_top_model cnn_accelerator 
Execute       get_model_list cnn_accelerator -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cnn_accelerator 
Execute       preproc_iomode -model dense_and_write 
Execute       preproc_iomode -model dense_and_write_Pipeline_VITIS_LOOP_88_5 
Execute       preproc_iomode -model dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
Execute       preproc_iomode -model conv_and_pool 
Execute       preproc_iomode -model conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
Execute       preproc_iomode -model conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 
Execute       preproc_iomode -model read_input 
Execute       get_model_list cnn_accelerator -filter all-wo-channel 
INFO-FLOW: Model list for configure: read_input conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 conv_and_pool dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 dense_and_write_Pipeline_VITIS_LOOP_88_5 dense_and_write cnn_accelerator
INFO-FLOW: Configuring Module : read_input ...
Execute       set_default_model read_input 
Execute       apply_spec_resource_limit read_input 
INFO-FLOW: Configuring Module : conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 ...
Execute       set_default_model conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 
Execute       apply_spec_resource_limit conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 
INFO-FLOW: Configuring Module : conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 ...
Execute       set_default_model conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
Execute       apply_spec_resource_limit conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
INFO-FLOW: Configuring Module : conv_and_pool ...
Execute       set_default_model conv_and_pool 
Execute       apply_spec_resource_limit conv_and_pool 
INFO-FLOW: Configuring Module : dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 ...
Execute       set_default_model dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
Execute       apply_spec_resource_limit dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
INFO-FLOW: Configuring Module : dense_and_write_Pipeline_VITIS_LOOP_88_5 ...
Execute       set_default_model dense_and_write_Pipeline_VITIS_LOOP_88_5 
Execute       apply_spec_resource_limit dense_and_write_Pipeline_VITIS_LOOP_88_5 
INFO-FLOW: Configuring Module : dense_and_write ...
Execute       set_default_model dense_and_write 
Execute       apply_spec_resource_limit dense_and_write 
INFO-FLOW: Configuring Module : cnn_accelerator ...
Execute       set_default_model cnn_accelerator 
Execute       apply_spec_resource_limit cnn_accelerator 
INFO-FLOW: Model list for preprocess: read_input conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 conv_and_pool dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 dense_and_write_Pipeline_VITIS_LOOP_88_5 dense_and_write cnn_accelerator
INFO-FLOW: Preprocessing Module: read_input ...
Execute       set_default_model read_input 
Execute       cdfg_preprocess -model read_input 
Execute       rtl_gen_preprocess read_input 
INFO-FLOW: Preprocessing Module: conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 ...
Execute       set_default_model conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 
Execute       cdfg_preprocess -model conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 
Execute       rtl_gen_preprocess conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 
INFO-FLOW: Preprocessing Module: conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 ...
Execute       set_default_model conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
Execute       cdfg_preprocess -model conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
Execute       rtl_gen_preprocess conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
INFO-FLOW: Preprocessing Module: conv_and_pool ...
Execute       set_default_model conv_and_pool 
Execute       cdfg_preprocess -model conv_and_pool 
Execute       rtl_gen_preprocess conv_and_pool 
INFO-FLOW: Preprocessing Module: dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 ...
Execute       set_default_model dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
Execute       cdfg_preprocess -model dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
Execute       rtl_gen_preprocess dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
INFO-FLOW: Preprocessing Module: dense_and_write_Pipeline_VITIS_LOOP_88_5 ...
Execute       set_default_model dense_and_write_Pipeline_VITIS_LOOP_88_5 
Execute       cdfg_preprocess -model dense_and_write_Pipeline_VITIS_LOOP_88_5 
Execute       rtl_gen_preprocess dense_and_write_Pipeline_VITIS_LOOP_88_5 
INFO-FLOW: Preprocessing Module: dense_and_write ...
Execute       set_default_model dense_and_write 
Execute       cdfg_preprocess -model dense_and_write 
Execute       rtl_gen_preprocess dense_and_write 
INFO-FLOW: Preprocessing Module: cnn_accelerator ...
Execute       set_default_model cnn_accelerator 
Execute       cdfg_preprocess -model cnn_accelerator 
Command       cdfg_preprocess done; 0.133 sec.
Execute       rtl_gen_preprocess cnn_accelerator 
INFO-FLOW: Model list for synthesis: read_input conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 conv_and_pool dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 dense_and_write_Pipeline_VITIS_LOOP_88_5 dense_and_write cnn_accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_input 
Execute       schedule -model read_input 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_9_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.304 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.002 seconds; current allocated memory: 354.312 MB.
Execute       syn_report -verbosereport -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/read_input.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.168 sec.
Execute       db_write -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/read_input.sched.adb -f 
Command       db_write done; 0.206 sec.
INFO-FLOW: Finish scheduling read_input.
Execute       set_default_model read_input 
Execute       bind -model read_input 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.143 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 355.488 MB.
Execute       syn_report -verbosereport -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/read_input.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/read_input.bind.adb -f 
INFO-FLOW: Finish binding read_input.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 
Execute       schedule -model conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_r'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_4'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1_VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'VITIS_LOOP_26_1_VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.248 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 356.410 MB.
Execute       syn_report -verbosereport -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2.sched.adb -f 
INFO-FLOW: Finish scheduling conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2.
Execute       set_default_model conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 
Execute       bind -model conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 356.508 MB.
Execute       syn_report -verbosereport -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2.bind.adb -f 
INFO-FLOW: Finish binding conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
Execute       schedule -model conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 54, loop 'VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.129 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.206 seconds; current allocated memory: 364.125 MB.
Execute       syn_report -verbosereport -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5.sched.adb -f 
Command       db_write done; 0.103 sec.
INFO-FLOW: Finish scheduling conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5.
Execute       set_default_model conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
Execute       bind -model conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.182 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 364.543 MB.
Execute       syn_report -verbosereport -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5.bind.adb -f 
Command       db_write done; 0.143 sec.
INFO-FLOW: Finish binding conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_and_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_and_pool 
Execute       schedule -model conv_and_pool 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 364.543 MB.
Execute       syn_report -verbosereport -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool.sched.adb -f 
INFO-FLOW: Finish scheduling conv_and_pool.
Execute       set_default_model conv_and_pool 
Execute       bind -model conv_and_pool 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 364.594 MB.
Execute       syn_report -verbosereport -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool.bind.adb -f 
INFO-FLOW: Finish binding conv_and_pool.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
Execute       schedule -model dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3'.
WARNING: [HLS 200-880] The II Violation in module 'dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3' (loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('add9_write_ln80', cnn.cpp:80) of variable 'dense_out', cnn.cpp:80 on local variable 'add9' and 'load' operation 32 bit ('add9_load', cnn.cpp:80) on local variable 'add9'.
WARNING: [HLS 200-880] The II Violation in module 'dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3' (loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('add9_write_ln80', cnn.cpp:80) of variable 'dense_out', cnn.cpp:80 on local variable 'add9' and 'load' operation 32 bit ('add9_load', cnn.cpp:80) on local variable 'add9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 11, loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.681 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.769 seconds; current allocated memory: 364.895 MB.
Execute       syn_report -verbosereport -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.sched.adb -f 
INFO-FLOW: Finish scheduling dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.
Execute       set_default_model dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
Execute       bind -model dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 365.066 MB.
Execute       syn_report -verbosereport -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.bind.adb -f 
INFO-FLOW: Finish binding dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_and_write_Pipeline_VITIS_LOOP_88_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_and_write_Pipeline_VITIS_LOOP_88_5 
Execute       schedule -model dense_and_write_Pipeline_VITIS_LOOP_88_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_88_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 365.184 MB.
Execute       syn_report -verbosereport -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write_Pipeline_VITIS_LOOP_88_5.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write_Pipeline_VITIS_LOOP_88_5.sched.adb -f 
INFO-FLOW: Finish scheduling dense_and_write_Pipeline_VITIS_LOOP_88_5.
Execute       set_default_model dense_and_write_Pipeline_VITIS_LOOP_88_5 
Execute       bind -model dense_and_write_Pipeline_VITIS_LOOP_88_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 365.188 MB.
Execute       syn_report -verbosereport -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write_Pipeline_VITIS_LOOP_88_5.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write_Pipeline_VITIS_LOOP_88_5.bind.adb -f 
INFO-FLOW: Finish binding dense_and_write_Pipeline_VITIS_LOOP_88_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_and_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_and_write 
Execute       schedule -model dense_and_write 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 365.332 MB.
Execute       syn_report -verbosereport -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write.sched.adb -f 
INFO-FLOW: Finish scheduling dense_and_write.
Execute       set_default_model dense_and_write 
Execute       bind -model dense_and_write 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 365.395 MB.
Execute       syn_report -verbosereport -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write.bind.adb -f 
INFO-FLOW: Finish binding dense_and_write.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_accelerator 
Execute       schedule -model cnn_accelerator 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 365.836 MB.
Execute       syn_report -verbosereport -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_accelerator.
Execute       set_default_model cnn_accelerator 
Execute       bind -model cnn_accelerator 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 365.910 MB.
Execute       syn_report -verbosereport -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.bind.adb -f 
INFO-FLOW: Finish binding cnn_accelerator.
Execute       get_model_list cnn_accelerator -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess read_input 
Execute       rtl_gen_preprocess conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 
Execute       rtl_gen_preprocess conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
Execute       rtl_gen_preprocess conv_and_pool 
Execute       rtl_gen_preprocess dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
Execute       rtl_gen_preprocess dense_and_write_Pipeline_VITIS_LOOP_88_5 
Execute       rtl_gen_preprocess dense_and_write 
Execute       rtl_gen_preprocess cnn_accelerator 
INFO-FLOW: Model list for RTL generation: read_input conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 conv_and_pool dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 dense_and_write_Pipeline_VITIS_LOOP_88_5 dense_and_write cnn_accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model read_input -top_prefix cnn_accelerator_ -sub_prefix cnn_accelerator_ -mg_file C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/read_input.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input'.
Command       create_rtl_model done; 0.418 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 367.688 MB.
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_input -style xilinx -f -lang vhdl -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/vhdl/cnn_accelerator_read_input 
Execute       gen_rtl read_input -style xilinx -f -lang vlog -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/verilog/cnn_accelerator_read_input 
Execute       syn_report -csynth -model read_input -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/read_input_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model read_input -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/read_input_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model read_input -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/read_input.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model read_input -f -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/read_input.adb 
Execute       db_write -model read_input -bindview -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_input -p C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/read_input 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 -top_prefix cnn_accelerator_ -sub_prefix cnn_accelerator_ -mg_file C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2' pipeline 'VITIS_LOOP_26_1_VITIS_LOOP_27_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_5ns_5_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2'.
Command       create_rtl_model done; 0.623 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.211 seconds; current allocated memory: 369.797 MB.
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 -style xilinx -f -lang vhdl -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/vhdl/cnn_accelerator_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 
Execute       gen_rtl conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 -style xilinx -f -lang vlog -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/verilog/cnn_accelerator_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 
Execute       syn_report -csynth -model conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 -f -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2.adb 
Execute       db_write -model conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 -bindview -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 -p C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 -top_prefix cnn_accelerator_ -sub_prefix cnn_accelerator_ -mg_file C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5' pipeline 'VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5' in module 'conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5'. Estimated max control fanout for pipeline is 20059.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5' is 12756 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_4ns_3_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_4ns_4_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_5ns_5_9_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5'.
Command       create_rtl_model done; 1.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.458 seconds; current allocated memory: 388.039 MB.
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 -style xilinx -f -lang vhdl -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/vhdl/cnn_accelerator_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
Execute       gen_rtl conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 -style xilinx -f -lang vlog -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/verilog/cnn_accelerator_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
Execute       syn_report -csynth -model conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.115 sec.
Execute       db_write -model conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 -f -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5.adb 
Command       db_write done; 0.177 sec.
Execute       db_write -model conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 -bindview -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 -p C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_and_pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv_and_pool -top_prefix cnn_accelerator_ -sub_prefix cnn_accelerator_ -mg_file C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_and_pool'.
INFO: [RTMG 210-278] Implementing memory 'cnn_accelerator_conv_and_pool_image_RAM_1WNR_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.269 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.805 seconds; current allocated memory: 396.266 MB.
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_and_pool -style xilinx -f -lang vhdl -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/vhdl/cnn_accelerator_conv_and_pool 
Execute       gen_rtl conv_and_pool -style xilinx -f -lang vlog -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/verilog/cnn_accelerator_conv_and_pool 
Execute       syn_report -csynth -model conv_and_pool -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/conv_and_pool_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model conv_and_pool -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/conv_and_pool_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model conv_and_pool -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.287 sec.
Execute       db_write -model conv_and_pool -f -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool.adb 
Execute       db_write -model conv_and_pool -bindview -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv_and_pool -p C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 -top_prefix cnn_accelerator_ -sub_prefix cnn_accelerator_ -mg_file C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3' pipeline 'VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.643 seconds; current allocated memory: 398.375 MB.
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 -style xilinx -f -lang vhdl -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/vhdl/cnn_accelerator_dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
Execute       gen_rtl dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 -style xilinx -f -lang vlog -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/verilog/cnn_accelerator_dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
Execute       syn_report -csynth -model dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 -f -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.adb 
Execute       db_write -model dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 -bindview -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 -p C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_and_write_Pipeline_VITIS_LOOP_88_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense_and_write_Pipeline_VITIS_LOOP_88_5 -top_prefix cnn_accelerator_ -sub_prefix cnn_accelerator_ -mg_file C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write_Pipeline_VITIS_LOOP_88_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_and_write_Pipeline_VITIS_LOOP_88_5' pipeline 'VITIS_LOOP_88_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_and_write_Pipeline_VITIS_LOOP_88_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 400.246 MB.
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_and_write_Pipeline_VITIS_LOOP_88_5 -style xilinx -f -lang vhdl -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/vhdl/cnn_accelerator_dense_and_write_Pipeline_VITIS_LOOP_88_5 
Execute       gen_rtl dense_and_write_Pipeline_VITIS_LOOP_88_5 -style xilinx -f -lang vlog -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/verilog/cnn_accelerator_dense_and_write_Pipeline_VITIS_LOOP_88_5 
Execute       syn_report -csynth -model dense_and_write_Pipeline_VITIS_LOOP_88_5 -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/dense_and_write_Pipeline_VITIS_LOOP_88_5_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model dense_and_write_Pipeline_VITIS_LOOP_88_5 -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/dense_and_write_Pipeline_VITIS_LOOP_88_5_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model dense_and_write_Pipeline_VITIS_LOOP_88_5 -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write_Pipeline_VITIS_LOOP_88_5.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model dense_and_write_Pipeline_VITIS_LOOP_88_5 -f -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write_Pipeline_VITIS_LOOP_88_5.adb 
Execute       db_write -model dense_and_write_Pipeline_VITIS_LOOP_88_5 -bindview -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense_and_write_Pipeline_VITIS_LOOP_88_5 -p C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write_Pipeline_VITIS_LOOP_88_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_and_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dense_and_write -top_prefix cnn_accelerator_ -sub_prefix cnn_accelerator_ -mg_file C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_and_write'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 400.969 MB.
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_and_write -style xilinx -f -lang vhdl -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/vhdl/cnn_accelerator_dense_and_write 
Execute       gen_rtl dense_and_write -style xilinx -f -lang vlog -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/verilog/cnn_accelerator_dense_and_write 
Execute       syn_report -csynth -model dense_and_write -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/dense_and_write_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model dense_and_write -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/dense_and_write_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model dense_and_write -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model dense_and_write -f -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write.adb 
Execute       db_write -model dense_and_write -bindview -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dense_and_write -p C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_accelerator -top_prefix  -sub_prefix cnn_accelerator_ -mg_file C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/in_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/in_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/in_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/out_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/out_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/out_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/out_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/out_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/out_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_accelerator' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port ctrl.
WARNING: [HLS 200-656] Deadlocks can occur since process read_input is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_accelerator'.
INFO: [RTMG 210-285] Implementing FIFO 'img_stream_U(cnn_accelerator_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pool_stream_U(cnn_accelerator_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_and_pool_U0_U(cnn_accelerator_start_for_conv_and_pool_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_and_write_U0_U(cnn_accelerator_start_for_dense_and_write_U0)' using Shift Registers.
Command       create_rtl_model done; 0.993 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.167 seconds; current allocated memory: 402.125 MB.
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_accelerator -istop -style xilinx -f -lang vhdl -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/vhdl/cnn_accelerator 
Execute       gen_rtl cnn_accelerator -istop -style xilinx -f -lang vlog -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/verilog/cnn_accelerator 
Execute       syn_report -csynth -model cnn_accelerator -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/cnn_accelerator_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model cnn_accelerator -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/cnn_accelerator_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model cnn_accelerator -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model cnn_accelerator -f -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.adb 
Execute       db_write -model cnn_accelerator -bindview -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_accelerator -p C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator 
Command       gen_tb_info done; 0.371 sec.
Execute       export_constraint_db -f -tool general -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.constraint.tcl 
Execute       syn_report -designview -model cnn_accelerator -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.design.xml 
Execute       syn_report -csynthDesign -model cnn_accelerator -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth.rpt -MHOut C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.111 sec.
Execute       syn_report -wcfg -model cnn_accelerator -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model cnn_accelerator -o C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.protoinst 
Execute       sc_get_clocks cnn_accelerator 
Execute       sc_get_portdomain cnn_accelerator 
INFO-FLOW: Model list for RTL component generation: read_input conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 conv_and_pool dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 dense_and_write_Pipeline_VITIS_LOOP_88_5 dense_and_write cnn_accelerator
INFO-FLOW: Handling components in module [read_input] ... 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/read_input.compgen.tcl 
INFO-FLOW: Found component cnn_accelerator_regslice_both.
INFO-FLOW: Append model cnn_accelerator_regslice_both
INFO-FLOW: Found component cnn_accelerator_regslice_both.
INFO-FLOW: Append model cnn_accelerator_regslice_both
INFO-FLOW: Found component cnn_accelerator_regslice_both.
INFO-FLOW: Append model cnn_accelerator_regslice_both
INFO-FLOW: Found component cnn_accelerator_regslice_both.
INFO-FLOW: Append model cnn_accelerator_regslice_both
INFO-FLOW: Found component cnn_accelerator_regslice_both.
INFO-FLOW: Append model cnn_accelerator_regslice_both
INFO-FLOW: Found component cnn_accelerator_regslice_both.
INFO-FLOW: Append model cnn_accelerator_regslice_both
INFO-FLOW: Found component cnn_accelerator_regslice_both.
INFO-FLOW: Append model cnn_accelerator_regslice_both
INFO-FLOW: Found component cnn_accelerator_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_accelerator_flow_control_loop_pipe
INFO-FLOW: Handling components in module [conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2] ... 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2.compgen.tcl 
INFO-FLOW: Found component cnn_accelerator_urem_5ns_5ns_5_9_1.
INFO-FLOW: Append model cnn_accelerator_urem_5ns_5ns_5_9_1
INFO-FLOW: Found component cnn_accelerator_mul_5ns_7ns_11_1_1.
INFO-FLOW: Append model cnn_accelerator_mul_5ns_7ns_11_1_1
INFO-FLOW: Found component cnn_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5] ... 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5.compgen.tcl 
INFO-FLOW: Found component cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component cnn_accelerator_urem_4ns_4ns_3_8_1.
INFO-FLOW: Append model cnn_accelerator_urem_4ns_4ns_3_8_1
INFO-FLOW: Found component cnn_accelerator_mul_4ns_6ns_9_1_1.
INFO-FLOW: Append model cnn_accelerator_mul_4ns_6ns_9_1_1
INFO-FLOW: Found component cnn_accelerator_urem_4ns_4ns_4_8_1.
INFO-FLOW: Append model cnn_accelerator_urem_4ns_4ns_4_8_1
INFO-FLOW: Found component cnn_accelerator_sparsemux_7_2_32_1_1.
INFO-FLOW: Append model cnn_accelerator_sparsemux_7_2_32_1_1
INFO-FLOW: Found component cnn_accelerator_frp_fifoout.
INFO-FLOW: Append model cnn_accelerator_frp_fifoout
INFO-FLOW: Found component cnn_accelerator_frp_pipeline_valid.
INFO-FLOW: Append model cnn_accelerator_frp_pipeline_valid
INFO-FLOW: Found component cnn_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_and_pool] ... 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool.compgen.tcl 
INFO-FLOW: Found component cnn_accelerator_conv_and_pool_image_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model cnn_accelerator_conv_and_pool_image_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Handling components in module [dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3] ... 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.compgen.tcl 
INFO-FLOW: Found component cnn_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_and_write_Pipeline_VITIS_LOOP_88_5] ... 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write_Pipeline_VITIS_LOOP_88_5.compgen.tcl 
INFO-FLOW: Found component cnn_accelerator_sparsemux_21_4_32_1_1.
INFO-FLOW: Append model cnn_accelerator_sparsemux_21_4_32_1_1
INFO-FLOW: Found component cnn_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_and_write] ... 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write.compgen.tcl 
INFO-FLOW: Found component cnn_accelerator_regslice_both.
INFO-FLOW: Append model cnn_accelerator_regslice_both
INFO-FLOW: Found component cnn_accelerator_regslice_both.
INFO-FLOW: Append model cnn_accelerator_regslice_both
INFO-FLOW: Found component cnn_accelerator_regslice_both.
INFO-FLOW: Append model cnn_accelerator_regslice_both
INFO-FLOW: Found component cnn_accelerator_regslice_both.
INFO-FLOW: Append model cnn_accelerator_regslice_both
INFO-FLOW: Found component cnn_accelerator_regslice_both.
INFO-FLOW: Append model cnn_accelerator_regslice_both
INFO-FLOW: Found component cnn_accelerator_regslice_both.
INFO-FLOW: Append model cnn_accelerator_regslice_both
INFO-FLOW: Found component cnn_accelerator_regslice_both.
INFO-FLOW: Append model cnn_accelerator_regslice_both
INFO-FLOW: Handling components in module [cnn_accelerator] ... 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.compgen.tcl 
INFO-FLOW: Found component cnn_accelerator_fifo_w32_d2_S.
INFO-FLOW: Append model cnn_accelerator_fifo_w32_d2_S
INFO-FLOW: Found component cnn_accelerator_fifo_w32_d2_S.
INFO-FLOW: Append model cnn_accelerator_fifo_w32_d2_S
INFO-FLOW: Found component cnn_accelerator_start_for_conv_and_pool_U0.
INFO-FLOW: Append model cnn_accelerator_start_for_conv_and_pool_U0
INFO-FLOW: Found component cnn_accelerator_start_for_dense_and_write_U0.
INFO-FLOW: Append model cnn_accelerator_start_for_dense_and_write_U0
INFO-FLOW: Found component cnn_accelerator_ctrl_s_axi.
INFO-FLOW: Append model cnn_accelerator_ctrl_s_axi
INFO-FLOW: Append model read_input
INFO-FLOW: Append model conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2
INFO-FLOW: Append model conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5
INFO-FLOW: Append model conv_and_pool
INFO-FLOW: Append model dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3
INFO-FLOW: Append model dense_and_write_Pipeline_VITIS_LOOP_88_5
INFO-FLOW: Append model dense_and_write
INFO-FLOW: Append model cnn_accelerator
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cnn_accelerator_regslice_both cnn_accelerator_regslice_both cnn_accelerator_regslice_both cnn_accelerator_regslice_both cnn_accelerator_regslice_both cnn_accelerator_regslice_both cnn_accelerator_regslice_both cnn_accelerator_flow_control_loop_pipe cnn_accelerator_urem_5ns_5ns_5_9_1 cnn_accelerator_mul_5ns_7ns_11_1_1 cnn_accelerator_flow_control_loop_pipe_sequential_init cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 cnn_accelerator_urem_4ns_4ns_3_8_1 cnn_accelerator_mul_4ns_6ns_9_1_1 cnn_accelerator_urem_4ns_4ns_4_8_1 cnn_accelerator_sparsemux_7_2_32_1_1 cnn_accelerator_frp_fifoout cnn_accelerator_frp_pipeline_valid cnn_accelerator_flow_control_loop_pipe_sequential_init cnn_accelerator_conv_and_pool_image_RAM_1WNR_AUTO_1R1W cnn_accelerator_flow_control_loop_pipe_sequential_init cnn_accelerator_sparsemux_21_4_32_1_1 cnn_accelerator_flow_control_loop_pipe_sequential_init cnn_accelerator_regslice_both cnn_accelerator_regslice_both cnn_accelerator_regslice_both cnn_accelerator_regslice_both cnn_accelerator_regslice_both cnn_accelerator_regslice_both cnn_accelerator_regslice_both cnn_accelerator_fifo_w32_d2_S cnn_accelerator_fifo_w32_d2_S cnn_accelerator_start_for_conv_and_pool_U0 cnn_accelerator_start_for_dense_and_write_U0 cnn_accelerator_ctrl_s_axi read_input conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 conv_and_pool dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 dense_and_write_Pipeline_VITIS_LOOP_88_5 dense_and_write cnn_accelerator
INFO-FLOW: Generating C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model cnn_accelerator_regslice_both
INFO-FLOW: To file: write model cnn_accelerator_regslice_both
INFO-FLOW: To file: write model cnn_accelerator_regslice_both
INFO-FLOW: To file: write model cnn_accelerator_regslice_both
INFO-FLOW: To file: write model cnn_accelerator_regslice_both
INFO-FLOW: To file: write model cnn_accelerator_regslice_both
INFO-FLOW: To file: write model cnn_accelerator_regslice_both
INFO-FLOW: To file: write model cnn_accelerator_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_accelerator_urem_5ns_5ns_5_9_1
INFO-FLOW: To file: write model cnn_accelerator_mul_5ns_7ns_11_1_1
INFO-FLOW: To file: write model cnn_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model cnn_accelerator_urem_4ns_4ns_3_8_1
INFO-FLOW: To file: write model cnn_accelerator_mul_4ns_6ns_9_1_1
INFO-FLOW: To file: write model cnn_accelerator_urem_4ns_4ns_4_8_1
INFO-FLOW: To file: write model cnn_accelerator_sparsemux_7_2_32_1_1
INFO-FLOW: To file: write model cnn_accelerator_frp_fifoout
INFO-FLOW: To file: write model cnn_accelerator_frp_pipeline_valid
INFO-FLOW: To file: write model cnn_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_accelerator_conv_and_pool_image_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model cnn_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_accelerator_sparsemux_21_4_32_1_1
INFO-FLOW: To file: write model cnn_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_accelerator_regslice_both
INFO-FLOW: To file: write model cnn_accelerator_regslice_both
INFO-FLOW: To file: write model cnn_accelerator_regslice_both
INFO-FLOW: To file: write model cnn_accelerator_regslice_both
INFO-FLOW: To file: write model cnn_accelerator_regslice_both
INFO-FLOW: To file: write model cnn_accelerator_regslice_both
INFO-FLOW: To file: write model cnn_accelerator_regslice_both
INFO-FLOW: To file: write model cnn_accelerator_fifo_w32_d2_S
INFO-FLOW: To file: write model cnn_accelerator_fifo_w32_d2_S
INFO-FLOW: To file: write model cnn_accelerator_start_for_conv_and_pool_U0
INFO-FLOW: To file: write model cnn_accelerator_start_for_dense_and_write_U0
INFO-FLOW: To file: write model cnn_accelerator_ctrl_s_axi
INFO-FLOW: To file: write model read_input
INFO-FLOW: To file: write model conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2
INFO-FLOW: To file: write model conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5
INFO-FLOW: To file: write model conv_and_pool
INFO-FLOW: To file: write model dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3
INFO-FLOW: To file: write model dense_and_write_Pipeline_VITIS_LOOP_88_5
INFO-FLOW: To file: write model dense_and_write
INFO-FLOW: To file: write model cnn_accelerator
INFO-FLOW: Generating C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Command         ap_source done; 0.113 sec.
Command       ap_source done; 0.136 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.126 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/vhdl' dstVlogDir='C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/vlog' tclDir='C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db' modelList='cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_flow_control_loop_pipe
cnn_accelerator_urem_5ns_5ns_5_9_1
cnn_accelerator_mul_5ns_7ns_11_1_1
cnn_accelerator_flow_control_loop_pipe_sequential_init
cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
cnn_accelerator_urem_4ns_4ns_3_8_1
cnn_accelerator_mul_4ns_6ns_9_1_1
cnn_accelerator_urem_4ns_4ns_4_8_1
cnn_accelerator_sparsemux_7_2_32_1_1
cnn_accelerator_frp_fifoout
cnn_accelerator_frp_pipeline_valid
cnn_accelerator_flow_control_loop_pipe_sequential_init
cnn_accelerator_conv_and_pool_image_RAM_1WNR_AUTO_1R1W
cnn_accelerator_flow_control_loop_pipe_sequential_init
cnn_accelerator_sparsemux_21_4_32_1_1
cnn_accelerator_flow_control_loop_pipe_sequential_init
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_fifo_w32_d2_S
cnn_accelerator_fifo_w32_d2_S
cnn_accelerator_start_for_conv_and_pool_U0
cnn_accelerator_start_for_dense_and_write_U0
cnn_accelerator_ctrl_s_axi
read_input
conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2
conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5
conv_and_pool
dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3
dense_and_write_Pipeline_VITIS_LOOP_88_5
dense_and_write
cnn_accelerator
' expOnly='0'
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/read_input.compgen.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2.compgen.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5.compgen.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool.compgen.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.compgen.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write_Pipeline_VITIS_LOOP_88_5.compgen.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write.compgen.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.compgen.tcl 
Execute         source ./ctrl.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.378 seconds; current allocated memory: 406.336 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='cnn_accelerator_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name dense_and_write
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_flow_control_loop_pipe
cnn_accelerator_urem_5ns_5ns_5_9_1
cnn_accelerator_mul_5ns_7ns_11_1_1
cnn_accelerator_flow_control_loop_pipe_sequential_init
cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
cnn_accelerator_urem_4ns_4ns_3_8_1
cnn_accelerator_mul_4ns_6ns_9_1_1
cnn_accelerator_urem_4ns_4ns_4_8_1
cnn_accelerator_sparsemux_7_2_32_1_1
cnn_accelerator_frp_fifoout
cnn_accelerator_frp_pipeline_valid
cnn_accelerator_flow_control_loop_pipe_sequential_init
cnn_accelerator_conv_and_pool_image_RAM_1WNR_AUTO_1R1W
cnn_accelerator_flow_control_loop_pipe_sequential_init
cnn_accelerator_sparsemux_21_4_32_1_1
cnn_accelerator_flow_control_loop_pipe_sequential_init
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_fifo_w32_d2_S
cnn_accelerator_fifo_w32_d2_S
cnn_accelerator_start_for_conv_and_pool_U0
cnn_accelerator_start_for_dense_and_write_U0
cnn_accelerator_ctrl_s_axi
read_input
conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2
conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5
conv_and_pool
dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3
dense_and_write_Pipeline_VITIS_LOOP_88_5
dense_and_write
cnn_accelerator
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.tbgen.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.compgen.dataonly.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.compgen.dataonly.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.rtl_wrap.cfg.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.compgen.dataonly.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/read_input.tbgen.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2.tbgen.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5.tbgen.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool.tbgen.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.tbgen.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write_Pipeline_VITIS_LOOP_88_5.tbgen.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write.tbgen.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.tbgen.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.constraint.tcl 
Execute       sc_get_clocks cnn_accelerator 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/misc/cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/misc/cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/misc/cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME ctrl_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME ctrl DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST cnn_accelerator MODULE2INSTS {cnn_accelerator cnn_accelerator read_input read_input_U0 conv_and_pool conv_and_pool_U0 conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58 conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82 dense_and_write dense_and_write_U0 dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 grp_dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3_fu_84 dense_and_write_Pipeline_VITIS_LOOP_88_5 grp_dense_and_write_Pipeline_VITIS_LOOP_88_5_fu_100} INST2MODULE {cnn_accelerator cnn_accelerator read_input_U0 read_input conv_and_pool_U0 conv_and_pool grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58 conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82 conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 dense_and_write_U0 dense_and_write grp_dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3_fu_84 dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 grp_dense_and_write_Pipeline_VITIS_LOOP_88_5_fu_100 dense_and_write_Pipeline_VITIS_LOOP_88_5} INSTDATA {cnn_accelerator {DEPTH 1 CHILDREN {read_input_U0 conv_and_pool_U0 dense_and_write_U0}} read_input_U0 {DEPTH 2 CHILDREN {}} conv_and_pool_U0 {DEPTH 2 CHILDREN {grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58 grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82}} grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58 {DEPTH 3 CHILDREN {}} grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82 {DEPTH 3 CHILDREN {}} dense_and_write_U0 {DEPTH 2 CHILDREN {grp_dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3_fu_84 grp_dense_and_write_Pipeline_VITIS_LOOP_88_5_fu_100}} grp_dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3_fu_84 {DEPTH 3 CHILDREN {}} grp_dense_and_write_Pipeline_VITIS_LOOP_88_5_fu_100 {DEPTH 3 CHILDREN {}}} MODULEDATA {read_input {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_98_p2 SOURCE cnn.cpp:9 VARIABLE i LOOP VITIS_LOOP_9_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln9_fu_104_p2 SOURCE cnn.cpp:9 VARIABLE icmp_ln9 LOOP VITIS_LOOP_9_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_233_p2 SOURCE cnn.cpp:26 VARIABLE icmp_ln26 LOOP VITIS_LOOP_26_1_VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_1_fu_239_p2 SOURCE cnn.cpp:26 VARIABLE add_ln26_1 LOOP VITIS_LOOP_26_1_VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_251_p2 SOURCE cnn.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_26_1_VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln27_fu_257_p2 SOURCE cnn.cpp:27 VARIABLE icmp_ln27 LOOP VITIS_LOOP_26_1_VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln26_fu_263_p3 SOURCE cnn.cpp:26 VARIABLE select_ln26 LOOP VITIS_LOOP_26_1_VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln26_1_fu_271_p3 SOURCE cnn.cpp:26 VARIABLE select_ln26_1 LOOP VITIS_LOOP_26_1_VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 8 OPTYPE urem PRAGMA {} RTLNAME urem_5ns_5ns_5_9_1_U16 SOURCE cnn.cpp:26 VARIABLE urem_ln26 LOOP VITIS_LOOP_26_1_VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U17 SOURCE cnn.cpp:26 VARIABLE mul_ln26 LOOP VITIS_LOOP_26_1_VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 8 OPTYPE urem PRAGMA {} RTLNAME urem_5ns_5ns_5_9_1_U18 SOURCE cnn.cpp:27 VARIABLE urem_ln27 LOOP VITIS_LOOP_26_1_VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U19 SOURCE cnn.cpp:27 VARIABLE mul_ln27 LOOP VITIS_LOOP_26_1_VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_331_p2 SOURCE cnn.cpp:27 VARIABLE add_ln27 LOOP VITIS_LOOP_26_1_VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln34_fu_2169_p2 SOURCE cnn.cpp:34 VARIABLE icmp_ln34 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_2175_p2 SOURCE cnn.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln35_fu_2190_p2 SOURCE cnn.cpp:35 VARIABLE icmp_ln35 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln34_fu_2196_p3 SOURCE cnn.cpp:34 VARIABLE select_ln34 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln34_fu_2204_p2 SOURCE cnn.cpp:34 VARIABLE xor_ln34 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln36_fu_2210_p2 SOURCE cnn.cpp:36 VARIABLE icmp_ln36 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln34_fu_2216_p2 SOURCE cnn.cpp:34 VARIABLE and_ln34 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_2222_p2 SOURCE cnn.cpp:35 VARIABLE add_ln35 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln35_fu_2228_p2 SOURCE cnn.cpp:35 VARIABLE or_ln35 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln35_fu_2234_p3 SOURCE cnn.cpp:35 VARIABLE select_ln35 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln35_1_fu_2242_p3 SOURCE cnn.cpp:35 VARIABLE select_ln35_1 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 7 OPTYPE urem PRAGMA {} RTLNAME urem_4ns_4ns_3_8_1_U91 SOURCE cnn.cpp:35 VARIABLE empty LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mul_ln51_fu_2538_p2 SOURCE cnn.cpp:51 VARIABLE mul_ln51 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_9_1_1_U92 SOURCE cnn.cpp:35 VARIABLE mul39 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 8 OPTYPE urem PRAGMA {} RTLNAME urem_5ns_5ns_5_9_1_U93 SOURCE cnn.cpp:35 VARIABLE empty_23 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_18_fu_2597_p2 SOURCE cnn.cpp:51 VARIABLE add_ln51_18 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_24_fu_2298_p2 SOURCE cnn.cpp:35 VARIABLE empty_24 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 8 OPTYPE urem PRAGMA {} RTLNAME urem_5ns_5ns_5_9_1_U94 SOURCE cnn.cpp:35 VARIABLE empty_25 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_19_fu_2627_p2 SOURCE cnn.cpp:51 VARIABLE add_ln51_19 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U95 SOURCE cnn.cpp:35 VARIABLE mul36 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_26_fu_2330_p2 SOURCE cnn.cpp:35 VARIABLE empty_26 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 8 OPTYPE urem PRAGMA {} RTLNAME urem_5ns_5ns_5_9_1_U96 SOURCE cnn.cpp:36 VARIABLE urem_ln36 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_1_fu_2657_p2 SOURCE cnn.cpp:36 VARIABLE add_ln36_1 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U97 SOURCE cnn.cpp:36 VARIABLE mul_ln36 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 7 OPTYPE urem PRAGMA {} RTLNAME urem_4ns_4ns_4_8_1_U98 SOURCE cnn.cpp:51 VARIABLE urem_ln51 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_2_fu_2554_p2 SOURCE cnn.cpp:51 VARIABLE add_ln51_2 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_3_fu_2663_p2 SOURCE cnn.cpp:51 VARIABLE add_ln51_3 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_4_fu_2681_p2 SOURCE cnn.cpp:51 VARIABLE add_ln51_4 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_5_fu_2699_p2 SOURCE cnn.cpp:51 VARIABLE add_ln51_5 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_9_1_1_U99 SOURCE cnn.cpp:51 VARIABLE mul_ln51_1 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U105 SOURCE cnn.cpp:51 VARIABLE tmp LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U106 SOURCE cnn.cpp:51 VARIABLE tmp_1 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U107 SOURCE cnn.cpp:51 VARIABLE tmp_2 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U108 SOURCE cnn.cpp:51 VARIABLE tmp_3 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U68 SOURCE cnn.cpp:51 VARIABLE mul LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U32 SOURCE cnn.cpp:51 VARIABLE sum LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 8 OPTYPE urem PRAGMA {} RTLNAME urem_5ns_5ns_5_9_1_U100 SOURCE cnn.cpp:51 VARIABLE urem_ln51_1 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_6_fu_2797_p2 SOURCE cnn.cpp:51 VARIABLE add_ln51_6 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_7_fu_2815_p2 SOURCE cnn.cpp:51 VARIABLE add_ln51_7 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_8_fu_2834_p2 SOURCE cnn.cpp:51 VARIABLE add_ln51_8 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_9_fu_2853_p2 SOURCE cnn.cpp:51 VARIABLE add_ln51_9 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U109 SOURCE cnn.cpp:51 VARIABLE tmp_4 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U110 SOURCE cnn.cpp:51 VARIABLE tmp_5 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U111 SOURCE cnn.cpp:51 VARIABLE tmp_6 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U112 SOURCE cnn.cpp:51 VARIABLE tmp_7 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U69 SOURCE cnn.cpp:51 VARIABLE mul54_s LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U36 SOURCE cnn.cpp:51 VARIABLE sum_1 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_2410_p2 SOURCE cnn.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 8 OPTYPE urem PRAGMA {} RTLNAME urem_5ns_5ns_5_9_1_U101 SOURCE cnn.cpp:51 VARIABLE urem_ln51_2 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_10_fu_2876_p2 SOURCE cnn.cpp:51 VARIABLE add_ln51_10 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_11_fu_2894_p2 SOURCE cnn.cpp:51 VARIABLE add_ln51_11 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_12_fu_2913_p2 SOURCE cnn.cpp:51 VARIABLE add_ln51_12 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_13_fu_2932_p2 SOURCE cnn.cpp:51 VARIABLE add_ln51_13 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U102 SOURCE cnn.cpp:51 VARIABLE mul_ln51_2 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U113 SOURCE cnn.cpp:51 VARIABLE tmp_8 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U114 SOURCE cnn.cpp:51 VARIABLE tmp_9 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U115 SOURCE cnn.cpp:51 VARIABLE tmp_s LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U116 SOURCE cnn.cpp:51 VARIABLE tmp_10 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U72 SOURCE cnn.cpp:51 VARIABLE mul54_1 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U40 SOURCE cnn.cpp:51 VARIABLE sum_2 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U117 SOURCE cnn.cpp:51 VARIABLE tmp_11 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U118 SOURCE cnn.cpp:51 VARIABLE tmp_12 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U119 SOURCE cnn.cpp:51 VARIABLE tmp_13 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U120 SOURCE cnn.cpp:51 VARIABLE tmp_14 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U70 SOURCE cnn.cpp:51 VARIABLE mul54_3 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U44 SOURCE cnn.cpp:51 VARIABLE sum_3 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U121 SOURCE cnn.cpp:51 VARIABLE tmp_15 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U122 SOURCE cnn.cpp:51 VARIABLE tmp_16 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U123 SOURCE cnn.cpp:51 VARIABLE tmp_17 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U124 SOURCE cnn.cpp:51 VARIABLE tmp_18 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U71 SOURCE cnn.cpp:51 VARIABLE mul54_180_1 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U48 SOURCE cnn.cpp:51 VARIABLE sum_4 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U125 SOURCE cnn.cpp:51 VARIABLE tmp_19 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U126 SOURCE cnn.cpp:51 VARIABLE tmp_20 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U127 SOURCE cnn.cpp:51 VARIABLE tmp_21 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U128 SOURCE cnn.cpp:51 VARIABLE tmp_22 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U73 SOURCE cnn.cpp:51 VARIABLE mul54_180_2 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U52 SOURCE cnn.cpp:51 VARIABLE sum_5 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U129 SOURCE cnn.cpp:51 VARIABLE tmp_23 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U130 SOURCE cnn.cpp:51 VARIABLE tmp_24 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U131 SOURCE cnn.cpp:51 VARIABLE tmp_25 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U132 SOURCE cnn.cpp:51 VARIABLE tmp_26 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U76 SOURCE cnn.cpp:51 VARIABLE mul54_2 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U56 SOURCE cnn.cpp:51 VARIABLE sum_6 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U133 SOURCE cnn.cpp:51 VARIABLE tmp_27 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U134 SOURCE cnn.cpp:51 VARIABLE tmp_28 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U135 SOURCE cnn.cpp:51 VARIABLE tmp_29 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U136 SOURCE cnn.cpp:51 VARIABLE tmp_30 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U77 SOURCE cnn.cpp:51 VARIABLE mul54_2_1 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U60 SOURCE cnn.cpp:51 VARIABLE sum_7 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U137 SOURCE cnn.cpp:51 VARIABLE tmp_31 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U138 SOURCE cnn.cpp:51 VARIABLE tmp_32 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U139 SOURCE cnn.cpp:51 VARIABLE tmp_33 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U140 SOURCE cnn.cpp:51 VARIABLE tmp_34 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U78 SOURCE cnn.cpp:51 VARIABLE mul54_2_2 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U64 SOURCE cnn.cpp:51 VARIABLE sum_8 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln55_fu_4187_p2 SOURCE cnn.cpp:55 VARIABLE icmp_ln55 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_1_fu_4193_p2 SOURCE cnn.cpp:55 VARIABLE icmp_ln55_1 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln55_fu_4199_p2 SOURCE cnn.cpp:55 VARIABLE or_ln55 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U84 SOURCE cnn.cpp:55 VARIABLE tmp_64 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_fu_4205_p2 SOURCE cnn.cpp:55 VARIABLE and_ln55 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_val_fu_4211_p3 SOURCE cnn.cpp:56 VARIABLE max_val LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U33 SOURCE cnn.cpp:51 VARIABLE sum_9 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U37 SOURCE cnn.cpp:51 VARIABLE sum_10 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_1_fu_2442_p2 SOURCE cnn.cpp:51 VARIABLE add_ln51_1 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 8 OPTYPE urem PRAGMA {} RTLNAME urem_5ns_5ns_5_9_1_U103 SOURCE cnn.cpp:51 VARIABLE urem_ln51_3 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_14_fu_2955_p2 SOURCE cnn.cpp:51 VARIABLE add_ln51_14 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_15_fu_2973_p2 SOURCE cnn.cpp:51 VARIABLE add_ln51_15 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_16_fu_2992_p2 SOURCE cnn.cpp:51 VARIABLE add_ln51_16 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_17_fu_3011_p2 SOURCE cnn.cpp:51 VARIABLE add_ln51_17 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U104 SOURCE cnn.cpp:51 VARIABLE mul_ln51_3 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U141 SOURCE cnn.cpp:51 VARIABLE tmp_35 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U142 SOURCE cnn.cpp:51 VARIABLE tmp_36 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U143 SOURCE cnn.cpp:51 VARIABLE tmp_37 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U144 SOURCE cnn.cpp:51 VARIABLE tmp_38 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U74 SOURCE cnn.cpp:51 VARIABLE mul54_148_s LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U41 SOURCE cnn.cpp:51 VARIABLE sum_11 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U45 SOURCE cnn.cpp:51 VARIABLE sum_12 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U49 SOURCE cnn.cpp:51 VARIABLE sum_13 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U145 SOURCE cnn.cpp:51 VARIABLE tmp_39 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U146 SOURCE cnn.cpp:51 VARIABLE tmp_40 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U147 SOURCE cnn.cpp:51 VARIABLE tmp_41 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U148 SOURCE cnn.cpp:51 VARIABLE tmp_42 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U75 SOURCE cnn.cpp:51 VARIABLE mul54_148_1_2 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U53 SOURCE cnn.cpp:51 VARIABLE sum_14 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U57 SOURCE cnn.cpp:51 VARIABLE sum_15 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U61 SOURCE cnn.cpp:51 VARIABLE sum_16 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U149 SOURCE cnn.cpp:51 VARIABLE tmp_43 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U150 SOURCE cnn.cpp:51 VARIABLE tmp_44 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U151 SOURCE cnn.cpp:51 VARIABLE tmp_45 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U152 SOURCE cnn.cpp:51 VARIABLE tmp_46 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U79 SOURCE cnn.cpp:51 VARIABLE mul54_148_2_2 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U65 SOURCE cnn.cpp:51 VARIABLE sum_17 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln55_2_fu_4235_p2 SOURCE cnn.cpp:55 VARIABLE icmp_ln55_2 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_3_fu_4241_p2 SOURCE cnn.cpp:55 VARIABLE icmp_ln55_3 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln55_1_fu_4247_p2 SOURCE cnn.cpp:55 VARIABLE or_ln55_1 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U85 SOURCE cnn.cpp:55 VARIABLE tmp_66 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_1_fu_4253_p2 SOURCE cnn.cpp:55 VARIABLE and_ln55_1 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME relu_val_fu_4259_p3 SOURCE cnn.cpp:55 VARIABLE relu_val LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln56_fu_4397_p2 SOURCE cnn.cpp:56 VARIABLE icmp_ln56 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_1_fu_4403_p2 SOURCE cnn.cpp:56 VARIABLE icmp_ln56_1 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln56_fu_4409_p2 SOURCE cnn.cpp:56 VARIABLE or_ln56 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln56_2_fu_4415_p2 SOURCE cnn.cpp:56 VARIABLE icmp_ln56_2 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_3_fu_4421_p2 SOURCE cnn.cpp:56 VARIABLE icmp_ln56_3 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln56_1_fu_4427_p2 SOURCE cnn.cpp:56 VARIABLE or_ln56_1 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln56_fu_4433_p2 SOURCE cnn.cpp:56 VARIABLE and_ln56 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U88 SOURCE cnn.cpp:56 VARIABLE tmp_69 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln56_1_fu_4439_p2 SOURCE cnn.cpp:56 VARIABLE and_ln56_1 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_val_2_fu_4445_p3 SOURCE cnn.cpp:56 VARIABLE max_val_2 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U34 SOURCE cnn.cpp:51 VARIABLE sum_18 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U38 SOURCE cnn.cpp:51 VARIABLE sum_19 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U42 SOURCE cnn.cpp:51 VARIABLE sum_20 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U46 SOURCE cnn.cpp:51 VARIABLE sum_21 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U50 SOURCE cnn.cpp:51 VARIABLE sum_22 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U54 SOURCE cnn.cpp:51 VARIABLE sum_23 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U153 SOURCE cnn.cpp:51 VARIABLE tmp_47 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U154 SOURCE cnn.cpp:51 VARIABLE tmp_48 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U155 SOURCE cnn.cpp:51 VARIABLE tmp_49 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U156 SOURCE cnn.cpp:51 VARIABLE tmp_50 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U80 SOURCE cnn.cpp:51 VARIABLE mul54_1_2 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U58 SOURCE cnn.cpp:51 VARIABLE sum_24 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U157 SOURCE cnn.cpp:51 VARIABLE tmp_51 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U158 SOURCE cnn.cpp:51 VARIABLE tmp_52 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U159 SOURCE cnn.cpp:51 VARIABLE tmp_53 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U160 SOURCE cnn.cpp:51 VARIABLE tmp_54 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U81 SOURCE cnn.cpp:51 VARIABLE mul54_1_2_1 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U62 SOURCE cnn.cpp:51 VARIABLE sum_25 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U161 SOURCE cnn.cpp:51 VARIABLE tmp_55 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U162 SOURCE cnn.cpp:51 VARIABLE tmp_56 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U163 SOURCE cnn.cpp:51 VARIABLE tmp_57 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U164 SOURCE cnn.cpp:51 VARIABLE tmp_58 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U82 SOURCE cnn.cpp:51 VARIABLE mul54_1_2_2 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U66 SOURCE cnn.cpp:51 VARIABLE sum_26 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln55_4_fu_4284_p2 SOURCE cnn.cpp:55 VARIABLE icmp_ln55_4 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_5_fu_4290_p2 SOURCE cnn.cpp:55 VARIABLE icmp_ln55_5 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln55_2_fu_4296_p2 SOURCE cnn.cpp:55 VARIABLE or_ln55_2 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U86 SOURCE cnn.cpp:55 VARIABLE tmp_71 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_2_fu_4302_p2 SOURCE cnn.cpp:55 VARIABLE and_ln55_2 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME relu_val_1_fu_4308_p3 SOURCE cnn.cpp:55 VARIABLE relu_val_1 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln56_4_fu_4486_p2 SOURCE cnn.cpp:56 VARIABLE icmp_ln56_4 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_5_fu_4492_p2 SOURCE cnn.cpp:56 VARIABLE icmp_ln56_5 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln56_2_fu_4498_p2 SOURCE cnn.cpp:56 VARIABLE or_ln56_2 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln56_6_fu_4504_p2 SOURCE cnn.cpp:56 VARIABLE icmp_ln56_6 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_7_fu_4510_p2 SOURCE cnn.cpp:56 VARIABLE icmp_ln56_7 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln56_3_fu_4516_p2 SOURCE cnn.cpp:56 VARIABLE or_ln56_3 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln56_2_fu_4522_p2 SOURCE cnn.cpp:56 VARIABLE and_ln56_2 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U89 SOURCE cnn.cpp:56 VARIABLE tmp_74 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln56_3_fu_4528_p2 SOURCE cnn.cpp:56 VARIABLE and_ln56_3 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_val_4_fu_4534_p3 SOURCE cnn.cpp:56 VARIABLE max_val_4 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U35 SOURCE cnn.cpp:51 VARIABLE sum_27 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U39 SOURCE cnn.cpp:51 VARIABLE sum_28 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U43 SOURCE cnn.cpp:51 VARIABLE sum_29 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U47 SOURCE cnn.cpp:51 VARIABLE sum_30 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U51 SOURCE cnn.cpp:51 VARIABLE sum_31 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U55 SOURCE cnn.cpp:51 VARIABLE sum_32 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U59 SOURCE cnn.cpp:51 VARIABLE sum_33 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U63 SOURCE cnn.cpp:51 VARIABLE sum_34 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U165 SOURCE cnn.cpp:51 VARIABLE tmp_59 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U166 SOURCE cnn.cpp:51 VARIABLE tmp_60 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U167 SOURCE cnn.cpp:51 VARIABLE tmp_61 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_32_1_1_U168 SOURCE cnn.cpp:51 VARIABLE tmp_62 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U83 SOURCE cnn.cpp:51 VARIABLE mul54_1_1_2_2 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U67 SOURCE cnn.cpp:51 VARIABLE sum_35 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln55_6_fu_4332_p2 SOURCE cnn.cpp:55 VARIABLE icmp_ln55_6 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_7_fu_4338_p2 SOURCE cnn.cpp:55 VARIABLE icmp_ln55_7 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln55_3_fu_4344_p2 SOURCE cnn.cpp:55 VARIABLE or_ln55_3 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U87 SOURCE cnn.cpp:55 VARIABLE tmp_76 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln55_3_fu_4350_p2 SOURCE cnn.cpp:55 VARIABLE and_ln55_3 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME relu_val_2_fu_4356_p3 SOURCE cnn.cpp:55 VARIABLE relu_val_2 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln56_8_fu_4575_p2 SOURCE cnn.cpp:56 VARIABLE icmp_ln56_8 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_9_fu_4581_p2 SOURCE cnn.cpp:56 VARIABLE icmp_ln56_9 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln56_4_fu_4587_p2 SOURCE cnn.cpp:56 VARIABLE or_ln56_4 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln56_10_fu_4593_p2 SOURCE cnn.cpp:56 VARIABLE icmp_ln56_10 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_11_fu_4599_p2 SOURCE cnn.cpp:56 VARIABLE icmp_ln56_11 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln56_5_fu_4605_p2 SOURCE cnn.cpp:56 VARIABLE or_ln56_5 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln56_4_fu_4611_p2 SOURCE cnn.cpp:56 VARIABLE and_ln56_4 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U90 SOURCE cnn.cpp:56 VARIABLE tmp_79 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln56_5_fu_4617_p2 SOURCE cnn.cpp:56 VARIABLE and_ln56_5 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_val_6_fu_4623_p3 SOURCE cnn.cpp:56 VARIABLE max_val_6 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_2474_p2 SOURCE cnn.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_1_fu_2480_p2 SOURCE cnn.cpp:35 VARIABLE add_ln35_1 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln35_2_fu_2486_p3 SOURCE cnn.cpp:35 VARIABLE select_ln35_2 LOOP VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 120 BRAM 0 URAM 0}} conv_and_pool {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME image_U SOURCE cnn.cpp:21 VARIABLE image LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 100 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME image_1_U SOURCE cnn.cpp:21 VARIABLE image_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 100 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME image_2_U SOURCE cnn.cpp:21 VARIABLE image_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 100 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME image_3_U SOURCE cnn.cpp:21 VARIABLE image_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 100 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME image_4_U SOURCE cnn.cpp:21 VARIABLE image_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 100 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME image_5_U SOURCE cnn.cpp:21 VARIABLE image_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 100 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME image_6_U SOURCE cnn.cpp:21 VARIABLE image_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 100 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME image_7_U SOURCE cnn.cpp:21 VARIABLE image_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 100 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME image_8_U SOURCE cnn.cpp:21 VARIABLE image_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 100 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true}} AREA {DSP 120 BRAM 270 URAM 0}} dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln73_fu_255_p2 SOURCE cnn.cpp:73 VARIABLE icmp_ln73 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_261_p2 SOURCE cnn.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U194 SOURCE cnn.cpp:77 VARIABLE mul LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U190 SOURCE cnn.cpp:80 VARIABLE dense_out LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U191 SOURCE cnn.cpp:80 VARIABLE dense_out_1 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U192 SOURCE cnn.cpp:80 VARIABLE dense_out_2 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U193 SOURCE cnn.cpp:80 VARIABLE dense_out_3 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U190 SOURCE cnn.cpp:80 VARIABLE dense_out_4 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U191 SOURCE cnn.cpp:80 VARIABLE dense_out_5 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U192 SOURCE cnn.cpp:80 VARIABLE dense_out_6 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U193 SOURCE cnn.cpp:80 VARIABLE dense_out_7 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U190 SOURCE cnn.cpp:80 VARIABLE dense_out_8 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U191 SOURCE cnn.cpp:80 VARIABLE dense_out_9 LOOP VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true}} AREA {DSP 11 BRAM 0 URAM 0}} dense_and_write_Pipeline_VITIS_LOOP_88_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln88_fu_196_p2 SOURCE cnn.cpp:88 VARIABLE icmp_ln88 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_202_p2 SOURCE cnn.cpp:88 VARIABLE add_ln88 LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_21_4_32_1_1_U206 SOURCE cnn.cpp:92 VARIABLE converter LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME out_val_last_fu_256_p2 SOURCE cnn.cpp:96 VARIABLE out_val_last LOOP VITIS_LOOP_88_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_accelerator {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME img_stream_U SOURCE cnn.cpp:108 VARIABLE img_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pool_stream_U SOURCE cnn.cpp:109 VARIABLE pool_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 131 BRAM 270 URAM 0}} dense_and_write {AREA {DSP 11 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.958 seconds; current allocated memory: 415.191 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_accelerator.
Execute       syn_report -model cnn_accelerator -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.53 MHz
Command     autosyn done; 18.272 sec.
Command   csynth_design done; 58.466 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls opened at Sat Feb 14 12:56:05 +0530 2026
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 10.557 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.252 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 10.879 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 10.948 sec.
Execute   apply_ini C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=cnn.cpp' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=cnn.cpp' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(8)
Execute     add_files C:/Users/student/Desktop/HackArm/cnn_accl/cnn.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/student/Desktop/HackArm/cnn_accl/cnn.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=cnn.h' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=cnn.h' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(9)
Execute     add_files C:/Users/student/Desktop/HackArm/cnn_accl/cnn.h 
INFO: [HLS 200-10] Adding design file 'C:/Users/student/Desktop/HackArm/cnn_accl/cnn.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=cnn_accelerator' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.top=cnn_accelerator' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(10)
Execute     set_top cnn_accelerator 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu7ev-ffvc1156-2-e' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu7ev-ffvc1156-2-e' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(1)
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
Command       create_platform done; 0.219 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.382 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(7)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.44 sec.
Execute   apply_ini C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/config.cmdline 
Execute   export_design -flow none 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=cnn_accelerator xml_exists=0
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.rtl_wrap.cfg.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.rtl_wrap.cfg.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.rtl_wrap.cfg.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.tbgen.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.tbgen.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.tbgen.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to cnn_accelerator
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=14
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=45 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_flow_control_loop_pipe
cnn_accelerator_urem_5ns_5ns_5_9_1
cnn_accelerator_mul_5ns_7ns_11_1_1
cnn_accelerator_flow_control_loop_pipe_sequential_init
cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
cnn_accelerator_urem_4ns_4ns_3_8_1
cnn_accelerator_mul_4ns_6ns_9_1_1
cnn_accelerator_urem_4ns_4ns_4_8_1
cnn_accelerator_sparsemux_7_2_32_1_1
cnn_accelerator_frp_fifoout
cnn_accelerator_frp_pipeline_valid
cnn_accelerator_flow_control_loop_pipe_sequential_init
cnn_accelerator_conv_and_pool_image_RAM_1WNR_AUTO_1R1W
cnn_accelerator_flow_control_loop_pipe_sequential_init
cnn_accelerator_sparsemux_21_4_32_1_1
cnn_accelerator_flow_control_loop_pipe_sequential_init
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_regslice_both
cnn_accelerator_fifo_w32_d2_S
cnn_accelerator_fifo_w32_d2_S
cnn_accelerator_start_for_conv_and_pool_U0
cnn_accelerator_start_for_dense_and_write_U0
cnn_accelerator_ctrl_s_axi
read_input
conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2
conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5
conv_and_pool
dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3
dense_and_write_Pipeline_VITIS_LOOP_88_5
dense_and_write
cnn_accelerator
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Command     ap_source done; 0.103 sec.
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.tbgen.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.compgen.dataonly.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.compgen.dataonly.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.rtl_wrap.cfg.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.compgen.dataonly.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/read_input.tbgen.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2.tbgen.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5.tbgen.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/conv_and_pool.tbgen.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3.tbgen.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write_Pipeline_VITIS_LOOP_88_5.tbgen.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/dense_and_write.tbgen.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.tbgen.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.constraint.tcl 
Execute     sc_get_clocks cnn_accelerator 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/misc/cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/misc/cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/misc/cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.constraint.tcl 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/cnn_accelerator.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.103 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s cnn_accl/cnn_accelerator.zip 
INFO: [HLS 200-802] Generated output file cnn_accl/cnn_accelerator.zip
Command   export_design done; 165.918 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
