
---------- Begin Simulation Statistics ----------
final_tick                                 3606013000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  86143                       # Simulator instruction rate (inst/s)
host_mem_usage                                 905664                       # Number of bytes of host memory used
host_op_rate                                    96220                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    94.61                       # Real time elapsed on the host
host_tick_rate                               38114100                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8150103                       # Number of instructions simulated
sim_ops                                       9103510                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003606                       # Number of seconds simulated
sim_ticks                                  3606013000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.370086                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  917086                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               941856                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             67553                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1656735                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29162                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           33030                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3868                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2209004                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  211742                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5164                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4393656                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4362738                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             62257                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1868928                       # Number of branches committed
system.cpu.commit.bw_lim_events                446675                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             116                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          959218                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              8164178                       # Number of instructions committed
system.cpu.commit.committedOps                9117585                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      6206101                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.469133                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.339791                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3267989     52.66%     52.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1153601     18.59%     71.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       624031     10.06%     81.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       259100      4.17%     85.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       141301      2.28%     87.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       152038      2.45%     90.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        89734      1.45%     91.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        71632      1.15%     92.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       446675      7.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6206101                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               194519                       # Number of function calls committed.
system.cpu.commit.int_insts                   8057694                       # Number of committed integer instructions.
system.cpu.commit.loads                       1397081                       # Number of loads committed
system.cpu.commit.membars                          92                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           13      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6838899     75.01%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           25663      0.28%     75.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9435      0.10%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              39      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              51      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              52      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3259      0.04%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1397081     15.32%     90.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         843093      9.25%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9117585                       # Class of committed instruction
system.cpu.commit.refs                        2240174                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     84554                       # Number of committed Vector instructions.
system.cpu.committedInsts                     8150103                       # Number of Instructions Simulated
system.cpu.committedOps                       9103510                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.884911                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.884911                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                544805                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  5353                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               906132                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10517922                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3598521                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2115603                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  62627                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 19498                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 36672                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2209004                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1687234                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2554537                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 35515                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        9660747                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  135846                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.306291                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3735768                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1157990                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.339517                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6358228                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.686814                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.719492                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4135882     65.05%     65.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   229344      3.61%     68.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   268299      4.22%     72.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   274576      4.32%     77.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   323512      5.09%     82.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   178053      2.80%     85.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   282601      4.44%     89.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    72128      1.13%     90.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   593833      9.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6358228                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       764575                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit      1591564                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified      2635817                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        13533                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage      42870809                       # number of prefetches that crossed the page
system.cpu.idleCycles                          853886                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                67086                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1961217                       # Number of branches executed
system.cpu.iew.exec_nop                         18377                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.342866                       # Inst execution rate
system.cpu.iew.exec_refs                      2390487                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     876556                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  108763                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1559354                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                163                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             26309                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               901364                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10079646                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1513931                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             99301                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9684904                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    414                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 80684                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  62627                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 81326                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            31                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            21634                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          337                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         9147                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       162273                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        58271                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            337                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        38680                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          28406                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9964689                       # num instructions consuming a value
system.cpu.iew.wb_count                       9623809                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.531682                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5298045                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.334395                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9639240                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 11264105                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7025144                       # number of integer regfile writes
system.cpu.ipc                               1.130057                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.130057                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                15      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7318706     74.80%     74.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                26352      0.27%     75.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 11221      0.11%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   46      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   55      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   56      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3314      0.03%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1539197     15.73%     90.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              885243      9.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9784205                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       83199                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008503                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   34222     41.13%     41.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     41.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     962      1.16%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17122     20.58%     62.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 30890     37.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9769087                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           25827855                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9537824                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10928273                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10061106                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9784205                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 163                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          957758                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3541                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             47                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       717483                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6358228                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.538826                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.903475                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3035940     47.75%     47.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              723473     11.38%     59.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              849860     13.37%     72.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              680497     10.70%     83.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              492583      7.75%     90.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              262969      4.14%     95.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              199030      3.13%     98.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               70844      1.11%     99.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               43032      0.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6358228                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.356635                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  98302                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             185523                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        85985                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             90990                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             22295                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            43661                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1559354                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              901364                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6402331                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    369                       # number of misc regfile writes
system.cpu.numCycles                          7212114                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  207544                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10715582                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  10160                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3636486                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2813                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1036                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              17176793                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10375283                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12270366                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2110270                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 293469                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  62627                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                310045                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1554784                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         12091476                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          31256                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1285                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    105771                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            166                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            85271                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     15833655                       # The number of ROB reads
system.cpu.rob.rob_writes                    20306970                       # The number of ROB writes
system.cpu.timesIdled                           77607                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    83266                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3474                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15181                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       452772                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       906695                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4429                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9295                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9295                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4429                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1457                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        28905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       878336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  878336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15181                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15181    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15181                       # Request fanout histogram
system.membus.reqLayer0.occupancy            18851500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           72706250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3606013000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            442848                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12283                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       439461                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1027                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9605                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9605                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        439590                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3259                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1470                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1470                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1318640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        41978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1360618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     56259200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1609408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               57868608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           453924                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000022                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004694                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 453914    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             453924                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          920205615                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             25.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20804949                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         659384997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            18.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3606013000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                86286                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2000                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher       350443                       # number of demand (read+write) hits
system.l2.demand_hits::total                   438729                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               86286                       # number of overall hits
system.l2.overall_hits::.cpu.data                2000                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher       350443                       # number of overall hits
system.l2.overall_hits::total                  438729                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2861                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              10864                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13725                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2861                       # number of overall misses
system.l2.overall_misses::.cpu.data             10864                       # number of overall misses
system.l2.overall_misses::total                 13725                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    227693500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    860498000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1088191500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    227693500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    860498000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1088191500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            89147                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            12864                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher       350443                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               452454                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           89147                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           12864                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher       350443                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              452454                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.032093                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.844527                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.030335                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.032093                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.844527                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.030335                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79585.284865                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79206.369661                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79285.355191                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79585.284865                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79206.369661                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79285.355191                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2861                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         10864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13725                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2861                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        10864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13725                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    199093500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    751858000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    950951500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    199093500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    751858000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    950951500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.032093                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.844527                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.030335                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.032093                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.844527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.030335                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69588.780147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69206.369661                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69286.083789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69588.780147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69206.369661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69286.083789                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        12283                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12283                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12283                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12283                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       439453                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           439453                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       439453                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       439453                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               310                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   310                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9295                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9295                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    726134000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     726134000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9605                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9605                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.967725                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.967725                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78120.925229                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78120.925229                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9295                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9295                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    633184000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    633184000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.967725                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.967725                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68120.925229                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68120.925229                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          86286                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher       350443                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             436729                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2861                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2861                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    227693500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    227693500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        89147                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher       350443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         439590                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.032093                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006508                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79585.284865                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79585.284865                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2861                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2861                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    199093500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    199093500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.032093                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006508                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69588.780147                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69588.780147                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1690                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1690                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1569                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1569                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    134364000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    134364000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3259                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3259                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.481436                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.481436                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85636.711281                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85636.711281                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1569                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1569                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    118674000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    118674000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.481436                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.481436                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75636.711281                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75636.711281                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                13                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         1457                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1457                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1470                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1470                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.991156                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.991156                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1457                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1457                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     30456500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     30456500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.991156                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.991156                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 20903.568977                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20903.568977                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3606013000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6828.166719                       # Cycle average of tags in use
system.l2.tags.total_refs                      905228                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15113                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     59.897307                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     466.711419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1541.809541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4819.645759                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.011763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.036771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.052095                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          913                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8869                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.115204                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7268601                       # Number of tag accesses
system.l2.tags.data_accesses                  7268601                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3606013000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         183040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         695296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             878336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       183040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        183040                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           10864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13724                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          50759662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         192815722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             243575384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     50759662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         50759662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         50759662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        192815722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            243575384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     10864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               28068                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13724                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13724                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    128698500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   68620000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               386023500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9377.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28127.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10509                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13724                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    273.155666                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   171.903275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   281.512203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1200     37.36%     37.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          746     23.23%     60.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          433     13.48%     74.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          268      8.34%     82.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          124      3.86%     86.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           90      2.80%     89.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           90      2.80%     91.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           62      1.93%     93.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          199      6.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3212                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 878336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  878336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       243.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    243.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3605936000                       # Total gap between requests
system.mem_ctrls.avgGap                     262746.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       183040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       695296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 50759661.709483578801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 192815721.962178170681                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2860                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        10864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     81345750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    304677750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28442.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28044.71                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    76.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             10460100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5552085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            47752320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     284578320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1166326020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        402540000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1917208845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        531.669976                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1035974250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    120380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2449658750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             12495000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6637455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            50237040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     284578320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1079454600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        475694880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1909097295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        529.420525                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1227047500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    120380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2258585500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3606013000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1578761                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1578761                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1578761                       # number of overall hits
system.cpu.icache.overall_hits::total         1578761                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       108473                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         108473                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       108473                       # number of overall misses
system.cpu.icache.overall_misses::total        108473                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1804571500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1804571500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1804571500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1804571500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1687234                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1687234                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1687234                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1687234                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.064290                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.064290                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.064290                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.064290                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 16636.135259                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16636.135259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 16636.135259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16636.135259                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches            239605                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       439461                       # number of writebacks
system.cpu.icache.writebacks::total            439461                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        19326                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        19326                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        19326                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        19326                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        89147                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89147                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89147                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       350443                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       439590                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1502303000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1502303000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1502303000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   6124555526                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7626858526                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.052836                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.052836                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.052836                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.260539                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16851.974828                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16851.974828                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16851.974828                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 17476.609680                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17349.936363                       # average overall mshr miss latency
system.cpu.icache.replacements                 439461                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1578761                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1578761                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       108473                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        108473                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1804571500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1804571500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1687234                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1687234                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.064290                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.064290                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 16636.135259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16636.135259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        19326                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        19326                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89147                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89147                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1502303000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1502303000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.052836                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.052836                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16851.974828                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16851.974828                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       350443                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       350443                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   6124555526                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   6124555526                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 17476.609680                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 17476.609680                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3606013000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3606013000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.802958                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2018350                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            439589                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.591448                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    48.272626                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    79.530332                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.377130                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.621331                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998461                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           76                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.593750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3814057                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3814057                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3606013000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3606013000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3606013000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3606013000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3606013000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2242099                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2242099                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2242625                       # number of overall hits
system.cpu.dcache.overall_hits::total         2242625                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        88620                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          88620                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        88625                       # number of overall misses
system.cpu.dcache.overall_misses::total         88625                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5818712477                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5818712477                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5818712477                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5818712477                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2330719                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2330719                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2331250                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2331250                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038023                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038023                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038016                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038016                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65659.134247                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65659.134247                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65655.429924                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65655.429924                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          316                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          617                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.800000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    88.142857                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        12283                       # number of writebacks
system.cpu.dcache.writebacks::total             12283                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        74291                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        74291                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        74291                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        74291                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14329                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14329                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14332                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14332                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    963931978                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    963931978                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    964230478                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    964230478                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006148                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006148                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006148                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006148                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67271.406100                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67271.406100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67278.152247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67278.152247                       # average overall mshr miss latency
system.cpu.dcache.replacements                  13310                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1479142                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1479142                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8421                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8421                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    422660500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    422660500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1487563                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1487563                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50191.248070                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50191.248070                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5167                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5167                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3254                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3254                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    159633000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    159633000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002187                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002187                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49057.467732                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49057.467732                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       762957                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         762957                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        79460                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79460                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5368692998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5368692998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.094324                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.094324                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67564.724364                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67564.724364                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        69124                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        69124                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10336                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10336                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    777678999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    777678999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012269                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012269                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75239.841235                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75239.841235                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          526                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           526                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          531                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          531                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009416                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009416                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       298500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       298500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005650                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005650                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        99500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        99500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     27358979                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     27358979                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 37021.622463                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 37021.622463                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     26619979                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     26619979                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 36021.622463                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 36021.622463                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          111                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          111                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       201500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       201500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 67166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 67166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017544                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017544                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        49500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        49500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3606013000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           995.296684                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2257162                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14334                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            157.469094                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   995.296684                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.971969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.971969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          655                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4677246                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4677246                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3606013000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3606013000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
