/*
 * Generated by Bluespec Compiler, version 2023.07 (build 0eb551dc)
 * 
 * On Mon Jan 15 21:45:36 CET 2024
 * 
 */

/* Generation options: */
#ifndef __mkFSM_h__
#define __mkFSM_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkFSM module */
class MOD_mkFSM : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Wire<tUInt8> INST_abort;
  MOD_Reg<tUInt8> INST_bol;
  MOD_Wire<tUInt8> INST_par_blocks_1_abort;
  MOD_ConfigReg<tUInt32> INST_par_blocks_1_jj_repeat_count;
  MOD_Reg<tUInt8> INST_par_blocks_1_start_reg;
  MOD_Wire<tUInt8> INST_par_blocks_1_start_reg_1;
  MOD_Wire<tUInt8> INST_par_blocks_1_start_wire;
  MOD_Reg<tUInt8> INST_par_blocks_1_state_can_overlap;
  MOD_Reg<tUInt8> INST_par_blocks_1_state_fired;
  MOD_Wire<tUInt8> INST_par_blocks_1_state_fired_1;
  MOD_ConfigReg<tUInt8> INST_par_blocks_1_state_mkFSMstate;
  MOD_Wire<tUInt8> INST_par_blocks_1_state_overlap_pw;
  MOD_Wire<tUInt8> INST_par_blocks_1_state_set_pw;
  MOD_Wire<tUInt8> INST_par_blocks_abort;
  MOD_ConfigReg<tUInt8> INST_par_blocks_jj_delay_count;
  MOD_Reg<tUInt8> INST_par_blocks_start_reg;
  MOD_Wire<tUInt8> INST_par_blocks_start_reg_1;
  MOD_Wire<tUInt8> INST_par_blocks_start_wire;
  MOD_Reg<tUInt8> INST_par_blocks_state_can_overlap;
  MOD_Reg<tUInt8> INST_par_blocks_state_fired;
  MOD_Wire<tUInt8> INST_par_blocks_state_fired_1;
  MOD_ConfigReg<tUInt8> INST_par_blocks_state_mkFSMstate;
  MOD_Wire<tUInt8> INST_par_blocks_state_overlap_pw;
  MOD_Wire<tUInt8> INST_par_blocks_state_set_pw;
  MOD_Wire<tUInt8> INST_par_running;
  MOD_Reg<tUInt8> INST_running;
  MOD_Reg<tUInt8> INST_start_reg;
  MOD_Reg<tUInt8> INST_start_reg_1;
  MOD_Wire<tUInt8> INST_start_reg_2;
  MOD_Wire<tUInt8> INST_start_wire;
  MOD_Reg<tUInt8> INST_state_can_overlap;
  MOD_Reg<tUInt8> INST_state_fired;
  MOD_Wire<tUInt8> INST_state_fired_1;
  MOD_ConfigReg<tUInt8> INST_state_mkFSMstate;
  MOD_Wire<tUInt8> INST_state_overlap_pw;
  MOD_Wire<tUInt8> INST_state_set_pw;
 
 /* Constructor */
 public:
  MOD_mkFSM(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_RL_action_l28c9;
  tUInt8 DEF_WILL_FIRE_RL_actionpar_start_l10c9;
  tUInt8 DEF_WILL_FIRE_RL_action_l16c17;
  tUInt8 DEF_WILL_FIRE_RL_action_l15c21;
  tUInt8 DEF_WILL_FIRE_RL_action_np;
  tUInt8 DEF_WILL_FIRE_RL_action_d_init_np;
  tUInt8 DEF_WILL_FIRE_RL_action_l13c17;
  tUInt8 DEF_WILL_FIRE_RL_action_l24c17;
  tUInt8 DEF_WILL_FIRE_RL_action_l23c22;
  tUInt8 DEF_WILL_FIRE_RL_action_l21c21;
  tUInt8 DEF_WILL_FIRE_RL_action_r_init_l20c17;
  tUInt32 DEF_par_blocks_1_jj_repeat_count_read____d91;
  tUInt8 DEF_par_blocks_jj_delay_count_read____d142;
  tUInt8 DEF_par_blocks_1_state_can_overlap__h18793;
 
 /* Local definitions */
 private:
  tUInt64 DEF_v__h50201;
  tUInt64 DEF_v__h49551;
  tUInt64 DEF_v__h48488;
  tUInt64 DEF_v__h48190;
  tUInt64 DEF_v__h47623;
 
 /* Rules */
 public:
  void RL_start_reg__dreg_update();
  void RL_state_handle_abort();
  void RL_state_fired__dreg_update();
  void RL_state_every();
  void RL_par_blocks_start_reg__dreg_update();
  void RL_par_blocks_state_handle_abort();
  void RL_par_blocks_state_fired__dreg_update();
  void RL_par_blocks_state_every();
  void RL_par_blocks_restart();
  void RL_par_blocks_1_start_reg__dreg_update();
  void RL_par_blocks_1_state_handle_abort();
  void RL_par_blocks_1_state_fired__dreg_update();
  void RL_par_blocks_1_state_every();
  void RL_par_blocks_1_restart();
  void RL_restart();
  void RL_action_r_init_l20c17();
  void RL_action_l21c21();
  void RL_action_l23c22();
  void RL_action_l24c17();
  void RL_action_l13c17();
  void RL_action_d_init_np();
  void RL_action_np();
  void RL_action_l15c21();
  void RL_action_l16c17();
  void RL_actionpar_start_l10c9();
  void RL_action_l28c9();
  void RL_action_ovlp_r_update_l20c17();
  void RL_actionpar_run_l10c9();
  void RL_idle_l9c9();
  void RL_idle_l18c13();
  void RL_idle_l11c13();
  void RL_fsm_start();
  void RL_auto_start();
  void RL_auto_finish();
  void __me_check_15();
  void __me_check_16();
  void __me_check_17();
  void __me_check_19();
  void __me_check_20();
  void __me_check_21();
  void __me_check_22();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkFSM &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkFSM &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkFSM &backing);
};

#endif /* ifndef __mkFSM_h__ */
