// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module vadd_merge_streams_38_8_Pipeline_VITIS_LOOP_175_1_VITIS_LOOP_176_2_VITIS_LOOP_177_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        s_intermediate_result_with_vec_ID_i_6_dout,
        s_intermediate_result_with_vec_ID_i_6_num_data_valid,
        s_intermediate_result_with_vec_ID_i_6_fifo_cap,
        s_intermediate_result_with_vec_ID_i_6_empty_n,
        s_intermediate_result_with_vec_ID_i_6_read,
        s_intermediate_result_with_vec_ID_i_5_dout,
        s_intermediate_result_with_vec_ID_i_5_num_data_valid,
        s_intermediate_result_with_vec_ID_i_5_fifo_cap,
        s_intermediate_result_with_vec_ID_i_5_empty_n,
        s_intermediate_result_with_vec_ID_i_5_read,
        s_intermediate_result_with_vec_ID_i_4_dout,
        s_intermediate_result_with_vec_ID_i_4_num_data_valid,
        s_intermediate_result_with_vec_ID_i_4_fifo_cap,
        s_intermediate_result_with_vec_ID_i_4_empty_n,
        s_intermediate_result_with_vec_ID_i_4_read,
        s_intermediate_result_with_vec_ID_i_3_dout,
        s_intermediate_result_with_vec_ID_i_3_num_data_valid,
        s_intermediate_result_with_vec_ID_i_3_fifo_cap,
        s_intermediate_result_with_vec_ID_i_3_empty_n,
        s_intermediate_result_with_vec_ID_i_3_read,
        s_intermediate_result_with_vec_ID_i_2_dout,
        s_intermediate_result_with_vec_ID_i_2_num_data_valid,
        s_intermediate_result_with_vec_ID_i_2_fifo_cap,
        s_intermediate_result_with_vec_ID_i_2_empty_n,
        s_intermediate_result_with_vec_ID_i_2_read,
        s_intermediate_result_with_vec_ID_i_1_dout,
        s_intermediate_result_with_vec_ID_i_1_num_data_valid,
        s_intermediate_result_with_vec_ID_i_1_fifo_cap,
        s_intermediate_result_with_vec_ID_i_1_empty_n,
        s_intermediate_result_with_vec_ID_i_1_read,
        s_intermediate_result_with_vec_ID_i_0_dout,
        s_intermediate_result_with_vec_ID_i_0_num_data_valid,
        s_intermediate_result_with_vec_ID_i_0_fifo_cap,
        s_intermediate_result_with_vec_ID_i_0_empty_n,
        s_intermediate_result_with_vec_ID_i_0_read,
        s_intermediate_result_with_vec_ID_i_7_dout,
        s_intermediate_result_with_vec_ID_i_7_num_data_valid,
        s_intermediate_result_with_vec_ID_i_7_fifo_cap,
        s_intermediate_result_with_vec_ID_i_7_empty_n,
        s_intermediate_result_with_vec_ID_i_7_read,
        s_merged_intermediate_result_i_din,
        s_merged_intermediate_result_i_num_data_valid,
        s_merged_intermediate_result_i_fifo_cap,
        s_merged_intermediate_result_i_full_n,
        s_merged_intermediate_result_i_write,
        bound4,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [95:0] s_intermediate_result_with_vec_ID_i_6_dout;
input  [3:0] s_intermediate_result_with_vec_ID_i_6_num_data_valid;
input  [3:0] s_intermediate_result_with_vec_ID_i_6_fifo_cap;
input   s_intermediate_result_with_vec_ID_i_6_empty_n;
output   s_intermediate_result_with_vec_ID_i_6_read;
input  [95:0] s_intermediate_result_with_vec_ID_i_5_dout;
input  [3:0] s_intermediate_result_with_vec_ID_i_5_num_data_valid;
input  [3:0] s_intermediate_result_with_vec_ID_i_5_fifo_cap;
input   s_intermediate_result_with_vec_ID_i_5_empty_n;
output   s_intermediate_result_with_vec_ID_i_5_read;
input  [95:0] s_intermediate_result_with_vec_ID_i_4_dout;
input  [3:0] s_intermediate_result_with_vec_ID_i_4_num_data_valid;
input  [3:0] s_intermediate_result_with_vec_ID_i_4_fifo_cap;
input   s_intermediate_result_with_vec_ID_i_4_empty_n;
output   s_intermediate_result_with_vec_ID_i_4_read;
input  [95:0] s_intermediate_result_with_vec_ID_i_3_dout;
input  [3:0] s_intermediate_result_with_vec_ID_i_3_num_data_valid;
input  [3:0] s_intermediate_result_with_vec_ID_i_3_fifo_cap;
input   s_intermediate_result_with_vec_ID_i_3_empty_n;
output   s_intermediate_result_with_vec_ID_i_3_read;
input  [95:0] s_intermediate_result_with_vec_ID_i_2_dout;
input  [3:0] s_intermediate_result_with_vec_ID_i_2_num_data_valid;
input  [3:0] s_intermediate_result_with_vec_ID_i_2_fifo_cap;
input   s_intermediate_result_with_vec_ID_i_2_empty_n;
output   s_intermediate_result_with_vec_ID_i_2_read;
input  [95:0] s_intermediate_result_with_vec_ID_i_1_dout;
input  [3:0] s_intermediate_result_with_vec_ID_i_1_num_data_valid;
input  [3:0] s_intermediate_result_with_vec_ID_i_1_fifo_cap;
input   s_intermediate_result_with_vec_ID_i_1_empty_n;
output   s_intermediate_result_with_vec_ID_i_1_read;
input  [95:0] s_intermediate_result_with_vec_ID_i_0_dout;
input  [3:0] s_intermediate_result_with_vec_ID_i_0_num_data_valid;
input  [3:0] s_intermediate_result_with_vec_ID_i_0_fifo_cap;
input   s_intermediate_result_with_vec_ID_i_0_empty_n;
output   s_intermediate_result_with_vec_ID_i_0_read;
input  [95:0] s_intermediate_result_with_vec_ID_i_7_dout;
input  [3:0] s_intermediate_result_with_vec_ID_i_7_num_data_valid;
input  [3:0] s_intermediate_result_with_vec_ID_i_7_fifo_cap;
input   s_intermediate_result_with_vec_ID_i_7_empty_n;
output   s_intermediate_result_with_vec_ID_i_7_read;
output  [95:0] s_merged_intermediate_result_i_din;
input  [9:0] s_merged_intermediate_result_i_num_data_valid;
input  [9:0] s_merged_intermediate_result_i_fifo_cap;
input   s_merged_intermediate_result_i_full_n;
output   s_merged_intermediate_result_i_write;
input  [40:0] bound4;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_idle;
reg s_intermediate_result_with_vec_ID_i_6_read;
reg s_intermediate_result_with_vec_ID_i_5_read;
reg s_intermediate_result_with_vec_ID_i_4_read;
reg s_intermediate_result_with_vec_ID_i_3_read;
reg s_intermediate_result_with_vec_ID_i_2_read;
reg s_intermediate_result_with_vec_ID_i_1_read;
reg s_intermediate_result_with_vec_ID_i_0_read;
reg s_intermediate_result_with_vec_ID_i_7_read;
reg s_merged_intermediate_result_i_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln175_reg_325;
reg   [2:0] trunc_ln145_reg_329;
reg    ap_predicate_op47_read_state3;
reg    ap_predicate_op49_read_state3;
reg    ap_predicate_op51_read_state3;
reg    ap_predicate_op53_read_state3;
reg    ap_predicate_op55_read_state3;
reg    ap_predicate_op57_read_state3;
reg    ap_predicate_op59_read_state3;
reg    ap_predicate_op61_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln175_fu_201_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    s_merged_intermediate_result_i_blk_n;
wire    ap_block_pp0_stage0;
reg    s_intermediate_result_with_vec_ID_i_0_blk_n;
reg    s_intermediate_result_with_vec_ID_i_1_blk_n;
reg    s_intermediate_result_with_vec_ID_i_2_blk_n;
reg    s_intermediate_result_with_vec_ID_i_3_blk_n;
reg    s_intermediate_result_with_vec_ID_i_4_blk_n;
reg    s_intermediate_result_with_vec_ID_i_5_blk_n;
reg    s_intermediate_result_with_vec_ID_i_6_blk_n;
reg    s_intermediate_result_with_vec_ID_i_7_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [2:0] trunc_ln145_fu_256_p1;
reg   [95:0] ap_phi_mux_p_0_phi_fu_156_p16;
wire   [95:0] ap_phi_reg_pp0_iter2_p_0_reg_153;
reg   [3:0] s_fu_80;
wire   [3:0] add_ln177_fu_263_p2;
wire    ap_loop_init;
reg   [9:0] indvar_flatten_fu_84;
wire   [9:0] select_ln176_1_fu_275_p3;
reg   [40:0] indvar_flatten11_fu_88;
wire   [40:0] add_ln175_fu_206_p2;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln176_fu_218_p2;
wire   [0:0] icmp_ln177_fu_230_p2;
wire   [0:0] xor_ln175_fu_224_p2;
wire   [0:0] and_ln175_fu_236_p2;
wire   [0:0] or_ln176_fu_242_p2;
wire   [3:0] select_ln176_fu_248_p3;
wire   [9:0] add_ln176_fu_269_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_int_blocking_cur_n;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

vadd_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten11_fu_88 <= 41'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln175_fu_201_p2 == 1'd0))) begin
            indvar_flatten11_fu_88 <= add_ln175_fu_206_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_84 <= 10'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln175_fu_201_p2 == 1'd0))) begin
            indvar_flatten_fu_84 <= select_ln176_1_fu_275_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            s_fu_80 <= 4'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln175_fu_201_p2 == 1'd0))) begin
            s_fu_80 <= add_ln177_fu_263_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln175_reg_325 <= icmp_ln175_fu_201_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln175_fu_201_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln145_reg_329 <= trunc_ln145_fu_256_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln175_fu_201_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln175_reg_325 == 1'd0)) begin
        if ((trunc_ln145_reg_329 == 3'd7)) begin
            ap_phi_mux_p_0_phi_fu_156_p16 = s_intermediate_result_with_vec_ID_i_7_dout;
        end else if ((trunc_ln145_reg_329 == 3'd6)) begin
            ap_phi_mux_p_0_phi_fu_156_p16 = s_intermediate_result_with_vec_ID_i_6_dout;
        end else if ((trunc_ln145_reg_329 == 3'd5)) begin
            ap_phi_mux_p_0_phi_fu_156_p16 = s_intermediate_result_with_vec_ID_i_5_dout;
        end else if ((trunc_ln145_reg_329 == 3'd4)) begin
            ap_phi_mux_p_0_phi_fu_156_p16 = s_intermediate_result_with_vec_ID_i_4_dout;
        end else if ((trunc_ln145_reg_329 == 3'd3)) begin
            ap_phi_mux_p_0_phi_fu_156_p16 = s_intermediate_result_with_vec_ID_i_3_dout;
        end else if ((trunc_ln145_reg_329 == 3'd2)) begin
            ap_phi_mux_p_0_phi_fu_156_p16 = s_intermediate_result_with_vec_ID_i_2_dout;
        end else if ((trunc_ln145_reg_329 == 3'd1)) begin
            ap_phi_mux_p_0_phi_fu_156_p16 = s_intermediate_result_with_vec_ID_i_1_dout;
        end else if ((trunc_ln145_reg_329 == 3'd0)) begin
            ap_phi_mux_p_0_phi_fu_156_p16 = s_intermediate_result_with_vec_ID_i_0_dout;
        end else begin
            ap_phi_mux_p_0_phi_fu_156_p16 = ap_phi_reg_pp0_iter2_p_0_reg_153;
        end
    end else begin
        ap_phi_mux_p_0_phi_fu_156_p16 = ap_phi_reg_pp0_iter2_p_0_reg_153;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op59_read_state3 == 1'b1))) begin
        s_intermediate_result_with_vec_ID_i_0_blk_n = s_intermediate_result_with_vec_ID_i_0_empty_n;
    end else begin
        s_intermediate_result_with_vec_ID_i_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op59_read_state3 == 1'b1))) begin
        s_intermediate_result_with_vec_ID_i_0_read = 1'b1;
    end else begin
        s_intermediate_result_with_vec_ID_i_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op57_read_state3 == 1'b1))) begin
        s_intermediate_result_with_vec_ID_i_1_blk_n = s_intermediate_result_with_vec_ID_i_1_empty_n;
    end else begin
        s_intermediate_result_with_vec_ID_i_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op57_read_state3 == 1'b1))) begin
        s_intermediate_result_with_vec_ID_i_1_read = 1'b1;
    end else begin
        s_intermediate_result_with_vec_ID_i_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op55_read_state3 == 1'b1))) begin
        s_intermediate_result_with_vec_ID_i_2_blk_n = s_intermediate_result_with_vec_ID_i_2_empty_n;
    end else begin
        s_intermediate_result_with_vec_ID_i_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op55_read_state3 == 1'b1))) begin
        s_intermediate_result_with_vec_ID_i_2_read = 1'b1;
    end else begin
        s_intermediate_result_with_vec_ID_i_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op53_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        s_intermediate_result_with_vec_ID_i_3_blk_n = s_intermediate_result_with_vec_ID_i_3_empty_n;
    end else begin
        s_intermediate_result_with_vec_ID_i_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op53_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_intermediate_result_with_vec_ID_i_3_read = 1'b1;
    end else begin
        s_intermediate_result_with_vec_ID_i_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op51_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        s_intermediate_result_with_vec_ID_i_4_blk_n = s_intermediate_result_with_vec_ID_i_4_empty_n;
    end else begin
        s_intermediate_result_with_vec_ID_i_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op51_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_intermediate_result_with_vec_ID_i_4_read = 1'b1;
    end else begin
        s_intermediate_result_with_vec_ID_i_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op49_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        s_intermediate_result_with_vec_ID_i_5_blk_n = s_intermediate_result_with_vec_ID_i_5_empty_n;
    end else begin
        s_intermediate_result_with_vec_ID_i_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op49_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_intermediate_result_with_vec_ID_i_5_read = 1'b1;
    end else begin
        s_intermediate_result_with_vec_ID_i_5_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op47_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        s_intermediate_result_with_vec_ID_i_6_blk_n = s_intermediate_result_with_vec_ID_i_6_empty_n;
    end else begin
        s_intermediate_result_with_vec_ID_i_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op47_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_intermediate_result_with_vec_ID_i_6_read = 1'b1;
    end else begin
        s_intermediate_result_with_vec_ID_i_6_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op61_read_state3 == 1'b1))) begin
        s_intermediate_result_with_vec_ID_i_7_blk_n = s_intermediate_result_with_vec_ID_i_7_empty_n;
    end else begin
        s_intermediate_result_with_vec_ID_i_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op61_read_state3 == 1'b1))) begin
        s_intermediate_result_with_vec_ID_i_7_read = 1'b1;
    end else begin
        s_intermediate_result_with_vec_ID_i_7_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        s_merged_intermediate_result_i_blk_n = s_merged_intermediate_result_i_full_n;
    end else begin
        s_merged_intermediate_result_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_merged_intermediate_result_i_write = 1'b1;
    end else begin
        s_merged_intermediate_result_i_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln175_fu_206_p2 = (indvar_flatten11_fu_88 + 41'd1);

assign add_ln176_fu_269_p2 = (indvar_flatten_fu_84 + 10'd1);

assign add_ln177_fu_263_p2 = (select_ln176_fu_248_p3 + 4'd1);

assign and_ln175_fu_236_p2 = (xor_ln175_fu_224_p2 & icmp_ln177_fu_230_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & ((s_merged_intermediate_result_i_full_n == 1'b0) | ((s_intermediate_result_with_vec_ID_i_2_empty_n == 1'b0) & (ap_predicate_op55_read_state3 == 1'b1)) | ((ap_predicate_op53_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_3_empty_n == 1'b0)) | ((ap_predicate_op51_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_4_empty_n == 1'b0)) | ((ap_predicate_op49_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_5_empty_n == 1'b0)) | ((ap_predicate_op47_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_6_empty_n == 1'b0)) | ((ap_predicate_op61_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_7_empty_n == 1'b0)) | ((ap_predicate_op59_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_0_empty_n == 1'b0)) | ((ap_predicate_op57_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_1_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & ((s_merged_intermediate_result_i_full_n == 1'b0) | ((s_intermediate_result_with_vec_ID_i_2_empty_n == 1'b0) & (ap_predicate_op55_read_state3 == 1'b1)) | ((ap_predicate_op53_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_3_empty_n == 1'b0)) | ((ap_predicate_op51_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_4_empty_n == 1'b0)) | ((ap_predicate_op49_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_5_empty_n == 1'b0)) | ((ap_predicate_op47_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_6_empty_n == 1'b0)) | ((ap_predicate_op61_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_7_empty_n == 1'b0)) | ((ap_predicate_op59_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_0_empty_n == 1'b0)) | ((ap_predicate_op57_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_1_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter2 == 1'b1) & ((s_merged_intermediate_result_i_full_n == 1'b0) | ((s_intermediate_result_with_vec_ID_i_2_empty_n == 1'b0) & (ap_predicate_op55_read_state3 == 1'b1)) | ((ap_predicate_op53_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_3_empty_n == 1'b0)) | ((ap_predicate_op51_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_4_empty_n == 1'b0)) | ((ap_predicate_op49_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_5_empty_n == 1'b0)) | ((ap_predicate_op47_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_6_empty_n == 1'b0)) | ((ap_predicate_op61_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_7_empty_n == 1'b0)) | ((ap_predicate_op59_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_0_empty_n == 1'b0)) | ((ap_predicate_op57_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_1_empty_n == 1'b0))));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((s_merged_intermediate_result_i_full_n == 1'b0) | ((s_intermediate_result_with_vec_ID_i_2_empty_n == 1'b0) & (ap_predicate_op55_read_state3 == 1'b1)) | ((ap_predicate_op53_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_3_empty_n == 1'b0)) | ((ap_predicate_op51_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_4_empty_n == 1'b0)) | ((ap_predicate_op49_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_5_empty_n == 1'b0)) | ((ap_predicate_op47_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_6_empty_n == 1'b0)) | ((ap_predicate_op61_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_7_empty_n == 1'b0)) | ((ap_predicate_op59_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_0_empty_n == 1'b0)) | ((ap_predicate_op57_read_state3 == 1'b1) & (s_intermediate_result_with_vec_ID_i_1_empty_n == 1'b0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_ext_blocking_n = (1'b1 & 1'b1);

assign ap_int_blocking_cur_n = (s_merged_intermediate_result_i_blk_n & s_intermediate_result_with_vec_ID_i_7_blk_n & s_intermediate_result_with_vec_ID_i_6_blk_n & s_intermediate_result_with_vec_ID_i_5_blk_n & s_intermediate_result_with_vec_ID_i_4_blk_n & s_intermediate_result_with_vec_ID_i_3_blk_n & s_intermediate_result_with_vec_ID_i_2_blk_n & s_intermediate_result_with_vec_ID_i_1_blk_n & s_intermediate_result_with_vec_ID_i_0_blk_n);

assign ap_int_blocking_n = (ap_int_blocking_cur_n & 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_phi_reg_pp0_iter2_p_0_reg_153 = 'bx;

always @ (*) begin
    ap_predicate_op47_read_state3 = ((trunc_ln145_reg_329 == 3'd6) & (icmp_ln175_reg_325 == 1'd0));
end

always @ (*) begin
    ap_predicate_op49_read_state3 = ((trunc_ln145_reg_329 == 3'd5) & (icmp_ln175_reg_325 == 1'd0));
end

always @ (*) begin
    ap_predicate_op51_read_state3 = ((trunc_ln145_reg_329 == 3'd4) & (icmp_ln175_reg_325 == 1'd0));
end

always @ (*) begin
    ap_predicate_op53_read_state3 = ((trunc_ln145_reg_329 == 3'd3) & (icmp_ln175_reg_325 == 1'd0));
end

always @ (*) begin
    ap_predicate_op55_read_state3 = ((trunc_ln145_reg_329 == 3'd2) & (icmp_ln175_reg_325 == 1'd0));
end

always @ (*) begin
    ap_predicate_op57_read_state3 = ((trunc_ln145_reg_329 == 3'd1) & (icmp_ln175_reg_325 == 1'd0));
end

always @ (*) begin
    ap_predicate_op59_read_state3 = ((trunc_ln145_reg_329 == 3'd0) & (icmp_ln175_reg_325 == 1'd0));
end

always @ (*) begin
    ap_predicate_op61_read_state3 = ((trunc_ln145_reg_329 == 3'd7) & (icmp_ln175_reg_325 == 1'd0));
end

assign ap_str_blocking_n = (1'b1 & 1'b1);

assign icmp_ln175_fu_201_p2 = ((indvar_flatten11_fu_88 == bound4) ? 1'b1 : 1'b0);

assign icmp_ln176_fu_218_p2 = ((indvar_flatten_fu_84 == 10'd304) ? 1'b1 : 1'b0);

assign icmp_ln177_fu_230_p2 = ((s_fu_80 == 4'd8) ? 1'b1 : 1'b0);

assign or_ln176_fu_242_p2 = (icmp_ln176_fu_218_p2 | and_ln175_fu_236_p2);

assign s_merged_intermediate_result_i_din = ap_phi_mux_p_0_phi_fu_156_p16;

assign select_ln176_1_fu_275_p3 = ((icmp_ln176_fu_218_p2[0:0] == 1'b1) ? 10'd1 : add_ln176_fu_269_p2);

assign select_ln176_fu_248_p3 = ((or_ln176_fu_242_p2[0:0] == 1'b1) ? 4'd0 : s_fu_80);

assign trunc_ln145_fu_256_p1 = select_ln176_fu_248_p3[2:0];

assign xor_ln175_fu_224_p2 = (icmp_ln176_fu_218_p2 ^ 1'd1);

endmodule //vadd_merge_streams_38_8_Pipeline_VITIS_LOOP_175_1_VITIS_LOOP_176_2_VITIS_LOOP_177_3
