library ieee;
use ieee.std_logic_1164.all;

entity bitextender is
    
    port (
        A: in std_logic_vector(5 downto 0);
        O: out std_logic_vector(15 downto 0)
    ) ;
end bitextender;
architecture behavior of bitextender is

begin
alu : process( A )
variable temp : std_logic_vector(5 downto 0);

begin

if temp(5) ='0' then
O <= "0000000000"&A;
elsif temp(5) ='1' then 
O <= "1111111111"&A;
end if;

end process ; -- alu
end behavior;