
 PARAMETER VERSION = 2.1.0


 PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 1
 PORT CLK_P = CLK, DIR = I, DIFFERENTIAL_POLARITY = P, SIGIS = CLK, CLK_FREQ = 200000000
 PORT CLK_N = CLK, DIR = I, DIFFERENTIAL_POLARITY = N, SIGIS = CLK, CLK_FREQ = 200000000
 PORT axis_xillybus_if_0_HOST_rst_pin = net_axis_xillybus_if_0_HOST_rst_pin, DIR = I
 PORT axis_xillybus_if_0_HOST_clk_pin = net_axis_xillybus_if_0_HOST_clk_pin, DIR = I
 PORT axis_xillybus_if_0_HOST_w_data_pin = net_axis_xillybus_if_0_HOST_w_data_pin, DIR = I, VEC = [31:0]
 PORT axis_xillybus_if_0_HOST_w_wren_pin = net_axis_xillybus_if_0_HOST_w_wren_pin, DIR = I
 PORT axis_xillybus_if_0_HOST_r_rden_pin = net_axis_xillybus_if_0_HOST_r_rden_pin, DIR = I
 PORT axis_xillybus_if_0_HOST_r_data_pin = axis_xillybus_if_0_HOST_r_data, DIR = O, VEC = [31:0]
 PORT axis_xillybus_if_0_HOST_w_full_pin = axis_xillybus_if_0_HOST_w_full, DIR = O
 PORT axis_xillybus_if_0_HOST_r_empty_pin = axis_xillybus_if_0_HOST_r_empty, DIR = O
 PORT axis_xillybus_if_0_HOST_mem_clk_pin = net_axis_xillybus_if_0_HOST_mem_clk_pin, DIR = I
 PORT axis_xillybus_if_0_HOST_mem_addr_pin = net_axis_xillybus_if_0_HOST_mem_addr_pin, DIR = I, VEC = [4:0]
 PORT axis_xillybus_if_0_HOST_mem_w_data_pin = net_axis_xillybus_if_0_HOST_mem_w_data_pin, DIR = I, VEC = [31:0]
 PORT axis_xillybus_if_0_HOST_mem_r_data_pin = axis_xillybus_if_0_HOST_mem_r_data, DIR = O, VEC = [31:0]
 PORT axis_xillybus_if_0_HOST_mem_wren_pin = net_axis_xillybus_if_0_HOST_mem_wren_pin, DIR = I


BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_100_0000MHzPLLE0
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = RESET
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_MB_DBG_PORTS = 3
 PARAMETER C_BASEADDR = 0x41400000
 PARAMETER C_HIGHADDR = 0x4140ffff
 BUS_INTERFACE S_AXI = axi4lite_2
 BUS_INTERFACE MBDEBUG_2 = debug_module_MBDEBUG_2
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_100_0000MHzPLLE0
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 200000000
 PARAMETER C_CLKOUT0_FREQ = 400000000
 PARAMETER C_CLKOUT0_PHASE = 337.5
 PARAMETER C_CLKOUT0_GROUP = PLLE0
 PARAMETER C_CLKOUT0_BUF = FALSE
 PARAMETER C_CLKOUT1_FREQ = 400000000
 PARAMETER C_CLKOUT1_GROUP = PLLE0
 PARAMETER C_CLKOUT1_BUF = FALSE
 PARAMETER C_CLKOUT2_FREQ = 25000000
 PARAMETER C_CLKOUT2_PHASE = 9.84375
 PARAMETER C_CLKOUT2_DUTY_CYCLE = 0.0625
 PARAMETER C_CLKOUT2_GROUP = PLLE0
 PARAMETER C_CLKOUT2_BUF = FALSE
 PARAMETER C_CLKOUT3_FREQ = 100000000
 PARAMETER C_CLKOUT3_GROUP = PLLE0
 PARAMETER C_CLKOUT4_FREQ = 200000000
 PARAMETER C_CLKOUT4_GROUP = PLLE0
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKOUT3 = clk_100_0000MHzPLLE0
 PORT RST = RESET
 PORT CLKIN = CLK
END

BEGIN axis_xmatchpro
 PARAMETER INSTANCE = axis_xmatchpro_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x79400000
 PARAMETER C_HIGHADDR = 0x7940ffff
 BUS_INTERFACE S_AXI = axi4lite_2
 BUS_INTERFACE M_AXIS_CD_OUT = axis_xmatchpro_0_M_AXIS_CD_OUT
 BUS_INTERFACE S_AXIS_CD_IN = axis_cpcie_switch_0_M_AXIS_CH2
 BUS_INTERFACE M_AXIS_UC_OUT = axis_xmatchpro_0_M_AXIS_UC_OUT
 BUS_INTERFACE S_AXIS_UC_IN = axis_cpcie_switch_0_M_AXIS_CH3
 PORT S_AXI_ACLK = clk_100_0000MHzPLLE0
 PORT PORT_M_AXIS_CD_OUT_TDATA = axis_xmatchpro_0_PORT_M_AXIS_CD_OUT_TDATA_to_chipscope_ila_0
 PORT PORT_M_AXIS_CD_OUT_TLAST = axis_xmatchpro_0_PORT_M_AXIS_CD_OUT_TLAST_to_chipscope_ila_0
 PORT PORT_M_AXIS_CD_OUT_TREADY = axis_xmatchpro_0_PORT_M_AXIS_CD_OUT_TREADY_to_chipscope_ila_0
 PORT PORT_M_AXIS_CD_OUT_TVALID = axis_xmatchpro_0_PORT_M_AXIS_CD_OUT_TVALID_to_chipscope_ila_0
 PORT PORT_S_AXIS_CD_IN_TDATA = axis_xmatchpro_0_PORT_S_AXIS_CD_IN_TDATA_to_chipscope_ila_0
 PORT PORT_S_AXIS_CD_IN_TLAST = axis_xmatchpro_0_PORT_S_AXIS_CD_IN_TLAST_to_chipscope_ila_0
 PORT PORT_S_AXIS_CD_IN_TREADY = axis_xmatchpro_0_PORT_S_AXIS_CD_IN_TREADY_to_chipscope_ila_0
 PORT PORT_S_AXIS_CD_IN_TVALID = axis_xmatchpro_0_PORT_S_AXIS_CD_IN_TVALID_to_chipscope_ila_0
 PORT PORT_XMATCH_D_SIZE = axis_xmatchpro_0_PORT_XMATCH_D_SIZE_to_chipscope_ila_0
 PORT PORT_XMATCH_D_STAT = axis_xmatchpro_0_PORT_XMATCH_D_STAT_to_chipscope_ila_0
 PORT PORT_XMATCH_C_STAT = axis_xmatchpro_0_PORT_XMATCH_C_STAT_to_chipscope_ila_0
 PORT PORT_XMATCH_C_SIZE = axis_xmatchpro_0_PORT_XMATCH_C_SIZE_to_chipscope_ila_0
 PORT PORT_S_AXIS_UC_IN_TVALID = axis_xmatchpro_0_PORT_S_AXIS_UC_IN_TVALID_to_chipscope_ila_0
 PORT PORT_S_AXIS_UC_IN_TDATA = axis_xmatchpro_0_PORT_S_AXIS_UC_IN_TDATA_to_chipscope_ila_0
 PORT PORT_S_AXIS_UC_IN_TLAST = axis_xmatchpro_0_PORT_S_AXIS_UC_IN_TLAST_to_chipscope_ila_0
 PORT PORT_S_AXIS_UC_IN_TREADY = axis_xmatchpro_0_PORT_S_AXIS_UC_IN_TREADY_to_chipscope_ila_0
 PORT PORT_M_AXIS_UC_OUT_TVALID = axis_xmatchpro_0_PORT_M_AXIS_UC_OUT_TVALID_to_chipscope_ila_0
 PORT PORT_M_AXIS_UC_OUT_TREADY = axis_xmatchpro_0_PORT_M_AXIS_UC_OUT_TREADY_to_chipscope_ila_0
 PORT PORT_M_AXIS_UC_OUT_TLAST = axis_xmatchpro_0_PORT_M_AXIS_UC_OUT_TLAST_to_chipscope_ila_0
 PORT dout_HOST = axis_xmatchpro_0_dout_HOST
 PORT full_HOST = axis_xmatchpro_0_full_HOST
 PORT empty_HOST = axis_xmatchpro_0_empty_HOST
END

BEGIN matrixmul_accel_core_top
 PARAMETER INSTANCE = matrixmul_accel_core_top_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR = 0x77a00000
 PARAMETER C_S_AXI_CONTROL_BUS_HIGHADDR = 0x77a0ffff
 BUS_INTERFACE S_AXI_CONTROL_BUS = axi4lite_2
 BUS_INTERFACE OUTPUT_STREAM = matrixmul_accel_core_top_0_OUTPUT_STREAM
 BUS_INTERFACE INPUT_STREAM = axis_cpcie_switch_0_M_AXIS_CH4
 PORT aclk = clk_100_0000MHzPLLE0
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.50.c
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_STREAM_INTERCONNECT = 1
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_USE_HW_MUL = 1
 PARAMETER C_USE_MSR_INSTR = 1
 PARAMETER C_USE_PCMP_INSTR = 1
 PARAMETER C_USE_REORDER_INSTR = 1
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_ICACHE_BASEADDR = 0xc0000000
 PARAMETER C_ICACHE_HIGHADDR = 0xc7ffffff
 PARAMETER C_DCACHE_BASEADDR = 0xc0000000
 PARAMETER C_DCACHE_HIGHADDR = 0xc7ffffff
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 BUS_INTERFACE M_AXI_DP = axi4lite_2
 BUS_INTERFACE DLMB = microblaze_0_dlmb
 BUS_INTERFACE ILMB = microblaze_0_ilmb
 BUS_INTERFACE DEBUG = debug_module_MBDEBUG_2
 PORT CLK = clk_100_0000MHzPLLE0
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_2
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ACLK = clk_100_0000MHzPLLE0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLLE0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_cntlr
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00007fff
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_cntlr_BRAM_PORT
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTB = microblaze_0_d_bram_cntlr_BRAM_PORT
 BUS_INTERFACE PORTA = microblaze_0_i_bram_cntlr_BRAM_PORT
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLLE0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_cntlr
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00007fff
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_cntlr_BRAM_PORT
END

BEGIN custom_if
 PARAMETER INSTANCE = custom_if_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x77a20000
 PARAMETER C_HIGHADDR = 0x77a2ffff
 BUS_INTERFACE S_AXI = axi4lite_2
 BUS_INTERFACE M_AXIS = axis_xillybus_if_0_M_AXIS
 BUS_INTERFACE S_AXIS = axis_cpcie_switch_0_M_AXIS_CH1
 PORT S_AXI_ACLK = clk_100_0000MHzPLLE0
 PORT HOST_rst = net_axis_xillybus_if_0_HOST_rst_pin
 PORT HOST_clk = net_axis_xillybus_if_0_HOST_clk_pin
 PORT HOST_w_data = net_axis_xillybus_if_0_HOST_w_data_pin
 PORT HOST_w_wren = net_axis_xillybus_if_0_HOST_w_wren_pin
 PORT HOST_r_rden = net_axis_xillybus_if_0_HOST_r_rden_pin
 PORT HOST_r_data = axis_xillybus_if_0_HOST_r_data
 PORT HOST_w_full = axis_xillybus_if_0_HOST_w_full
 PORT HOST_r_empty = axis_xillybus_if_0_HOST_r_empty
 PORT HOST_mem_clk = net_axis_xillybus_if_0_HOST_mem_clk_pin
 PORT HOST_mem_addr = net_axis_xillybus_if_0_HOST_mem_addr_pin
 PORT HOST_mem_w_data = net_axis_xillybus_if_0_HOST_mem_w_data_pin
 PORT HOST_mem_r_data = axis_xillybus_if_0_HOST_mem_r_data
 PORT HOST_mem_wren = net_axis_xillybus_if_0_HOST_mem_wren_pin
END

BEGIN axis_cpcie_switch
 PARAMETER INSTANCE = axis_cpcie_switch_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x76c00000
 PARAMETER C_HIGHADDR = 0x76c0ffff
 BUS_INTERFACE S_AXI = axi4lite_2
 BUS_INTERFACE S_AXIS_CH1 = axis_xillybus_if_0_M_AXIS
 BUS_INTERFACE M_AXIS_CH1 = axis_cpcie_switch_0_M_AXIS_CH1
 BUS_INTERFACE S_AXIS_CH2 = axis_xmatchpro_0_M_AXIS_CD_OUT
 BUS_INTERFACE M_AXIS_CH2 = axis_cpcie_switch_0_M_AXIS_CH2
 BUS_INTERFACE S_AXIS_CH3 = axis_xmatchpro_0_M_AXIS_UC_OUT
 BUS_INTERFACE M_AXIS_CH3 = axis_cpcie_switch_0_M_AXIS_CH3
 BUS_INTERFACE S_AXIS_CH4 = matrixmul_accel_core_top_0_OUTPUT_STREAM
 BUS_INTERFACE M_AXIS_CH4 = axis_cpcie_switch_0_M_AXIS_CH4
 BUS_INTERFACE M_AXIS_CH5 = axis_cpcie_switch_0_M_AXIS_CH5
 BUS_INTERFACE S_AXIS_CH5 = axis_cpcie_switch_0_M_AXIS_CH5
 BUS_INTERFACE M_AXIS_CH6 = axis_cpcie_switch_0_M_AXIS_CH6
 BUS_INTERFACE S_AXIS_CH6 = axis_cpcie_switch_0_M_AXIS_CH6
 BUS_INTERFACE M_AXIS_CH7 = axis_cpcie_switch_0_M_AXIS_CH7
 BUS_INTERFACE S_AXIS_CH7 = axis_cpcie_switch_0_M_AXIS_CH7
 PORT S_AXI_ACLK = clk_100_0000MHzPLLE0
END

