
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ldattach_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401498 <.init>:
  401498:	stp	x29, x30, [sp, #-16]!
  40149c:	mov	x29, sp
  4014a0:	bl	4022f8 <ferror@plt+0xa58>
  4014a4:	ldp	x29, x30, [sp], #16
  4014a8:	ret

Disassembly of section .plt:

00000000004014b0 <memcpy@plt-0x20>:
  4014b0:	stp	x16, x30, [sp, #-16]!
  4014b4:	adrp	x16, 415000 <ferror@plt+0x13760>
  4014b8:	ldr	x17, [x16, #4088]
  4014bc:	add	x16, x16, #0xff8
  4014c0:	br	x17
  4014c4:	nop
  4014c8:	nop
  4014cc:	nop

00000000004014d0 <memcpy@plt>:
  4014d0:	adrp	x16, 416000 <ferror@plt+0x14760>
  4014d4:	ldr	x17, [x16]
  4014d8:	add	x16, x16, #0x0
  4014dc:	br	x17

00000000004014e0 <_exit@plt>:
  4014e0:	adrp	x16, 416000 <ferror@plt+0x14760>
  4014e4:	ldr	x17, [x16, #8]
  4014e8:	add	x16, x16, #0x8
  4014ec:	br	x17

00000000004014f0 <strtok@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x14760>
  4014f4:	ldr	x17, [x16, #16]
  4014f8:	add	x16, x16, #0x10
  4014fc:	br	x17

0000000000401500 <strtoul@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x14760>
  401504:	ldr	x17, [x16, #24]
  401508:	add	x16, x16, #0x18
  40150c:	br	x17

0000000000401510 <strlen@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x14760>
  401514:	ldr	x17, [x16, #32]
  401518:	add	x16, x16, #0x20
  40151c:	br	x17

0000000000401520 <fputs@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x14760>
  401524:	ldr	x17, [x16, #40]
  401528:	add	x16, x16, #0x28
  40152c:	br	x17

0000000000401530 <exit@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x14760>
  401534:	ldr	x17, [x16, #48]
  401538:	add	x16, x16, #0x30
  40153c:	br	x17

0000000000401540 <dup@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x14760>
  401544:	ldr	x17, [x16, #56]
  401548:	add	x16, x16, #0x38
  40154c:	br	x17

0000000000401550 <strtoimax@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x14760>
  401554:	ldr	x17, [x16, #64]
  401558:	add	x16, x16, #0x40
  40155c:	br	x17

0000000000401560 <daemon@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x14760>
  401564:	ldr	x17, [x16, #72]
  401568:	add	x16, x16, #0x48
  40156c:	br	x17

0000000000401570 <strtod@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x14760>
  401574:	ldr	x17, [x16, #80]
  401578:	add	x16, x16, #0x50
  40157c:	br	x17

0000000000401580 <pause@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x14760>
  401584:	ldr	x17, [x16, #88]
  401588:	add	x16, x16, #0x58
  40158c:	br	x17

0000000000401590 <__cxa_atexit@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x14760>
  401594:	ldr	x17, [x16, #96]
  401598:	add	x16, x16, #0x60
  40159c:	br	x17

00000000004015a0 <fputc@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x14760>
  4015a4:	ldr	x17, [x16, #104]
  4015a8:	add	x16, x16, #0x68
  4015ac:	br	x17

00000000004015b0 <snprintf@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x14760>
  4015b4:	ldr	x17, [x16, #112]
  4015b8:	add	x16, x16, #0x70
  4015bc:	br	x17

00000000004015c0 <localeconv@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x14760>
  4015c4:	ldr	x17, [x16, #120]
  4015c8:	add	x16, x16, #0x78
  4015cc:	br	x17

00000000004015d0 <tcgetattr@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x14760>
  4015d4:	ldr	x17, [x16, #128]
  4015d8:	add	x16, x16, #0x80
  4015dc:	br	x17

00000000004015e0 <fileno@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x14760>
  4015e4:	ldr	x17, [x16, #136]
  4015e8:	add	x16, x16, #0x88
  4015ec:	br	x17

00000000004015f0 <signal@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x14760>
  4015f4:	ldr	x17, [x16, #144]
  4015f8:	add	x16, x16, #0x90
  4015fc:	br	x17

0000000000401600 <malloc@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x14760>
  401604:	ldr	x17, [x16, #152]
  401608:	add	x16, x16, #0x98
  40160c:	br	x17

0000000000401610 <open@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x14760>
  401614:	ldr	x17, [x16, #160]
  401618:	add	x16, x16, #0xa0
  40161c:	br	x17

0000000000401620 <strncmp@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x14760>
  401624:	ldr	x17, [x16, #168]
  401628:	add	x16, x16, #0xa8
  40162c:	br	x17

0000000000401630 <bindtextdomain@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x14760>
  401634:	ldr	x17, [x16, #176]
  401638:	add	x16, x16, #0xb0
  40163c:	br	x17

0000000000401640 <__libc_start_main@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x14760>
  401644:	ldr	x17, [x16, #184]
  401648:	add	x16, x16, #0xb8
  40164c:	br	x17

0000000000401650 <fgetc@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x14760>
  401654:	ldr	x17, [x16, #192]
  401658:	add	x16, x16, #0xc0
  40165c:	br	x17

0000000000401660 <sleep@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x14760>
  401664:	ldr	x17, [x16, #200]
  401668:	add	x16, x16, #0xc8
  40166c:	br	x17

0000000000401670 <vwarnx@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x14760>
  401674:	ldr	x17, [x16, #208]
  401678:	add	x16, x16, #0xd0
  40167c:	br	x17

0000000000401680 <strcasecmp@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x14760>
  401684:	ldr	x17, [x16, #216]
  401688:	add	x16, x16, #0xd8
  40168c:	br	x17

0000000000401690 <strdup@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x14760>
  401694:	ldr	x17, [x16, #224]
  401698:	add	x16, x16, #0xe0
  40169c:	br	x17

00000000004016a0 <close@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x14760>
  4016a4:	ldr	x17, [x16, #232]
  4016a8:	add	x16, x16, #0xe8
  4016ac:	br	x17

00000000004016b0 <__gmon_start__@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x14760>
  4016b4:	ldr	x17, [x16, #240]
  4016b8:	add	x16, x16, #0xf0
  4016bc:	br	x17

00000000004016c0 <write@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x14760>
  4016c4:	ldr	x17, [x16, #248]
  4016c8:	add	x16, x16, #0xf8
  4016cc:	br	x17

00000000004016d0 <strtoumax@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x14760>
  4016d4:	ldr	x17, [x16, #256]
  4016d8:	add	x16, x16, #0x100
  4016dc:	br	x17

00000000004016e0 <abort@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x14760>
  4016e4:	ldr	x17, [x16, #264]
  4016e8:	add	x16, x16, #0x108
  4016ec:	br	x17

00000000004016f0 <textdomain@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x14760>
  4016f4:	ldr	x17, [x16, #272]
  4016f8:	add	x16, x16, #0x110
  4016fc:	br	x17

0000000000401700 <getopt_long@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x14760>
  401704:	ldr	x17, [x16, #280]
  401708:	add	x16, x16, #0x118
  40170c:	br	x17

0000000000401710 <strcmp@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x14760>
  401714:	ldr	x17, [x16, #288]
  401718:	add	x16, x16, #0x120
  40171c:	br	x17

0000000000401720 <warn@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x14760>
  401724:	ldr	x17, [x16, #296]
  401728:	add	x16, x16, #0x128
  40172c:	br	x17

0000000000401730 <__ctype_b_loc@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x14760>
  401734:	ldr	x17, [x16, #304]
  401738:	add	x16, x16, #0x130
  40173c:	br	x17

0000000000401740 <strtol@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x14760>
  401744:	ldr	x17, [x16, #312]
  401748:	add	x16, x16, #0x138
  40174c:	br	x17

0000000000401750 <cfsetspeed@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x14760>
  401754:	ldr	x17, [x16, #320]
  401758:	add	x16, x16, #0x140
  40175c:	br	x17

0000000000401760 <free@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x14760>
  401764:	ldr	x17, [x16, #328]
  401768:	add	x16, x16, #0x148
  40176c:	br	x17

0000000000401770 <nanosleep@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x14760>
  401774:	ldr	x17, [x16, #336]
  401778:	add	x16, x16, #0x150
  40177c:	br	x17

0000000000401780 <vasprintf@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x14760>
  401784:	ldr	x17, [x16, #344]
  401788:	add	x16, x16, #0x158
  40178c:	br	x17

0000000000401790 <strndup@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x14760>
  401794:	ldr	x17, [x16, #352]
  401798:	add	x16, x16, #0x160
  40179c:	br	x17

00000000004017a0 <strspn@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x14760>
  4017a4:	ldr	x17, [x16, #360]
  4017a8:	add	x16, x16, #0x168
  4017ac:	br	x17

00000000004017b0 <strchr@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x14760>
  4017b4:	ldr	x17, [x16, #368]
  4017b8:	add	x16, x16, #0x170
  4017bc:	br	x17

00000000004017c0 <fflush@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x14760>
  4017c4:	ldr	x17, [x16, #376]
  4017c8:	add	x16, x16, #0x178
  4017cc:	br	x17

00000000004017d0 <warnx@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x14760>
  4017d4:	ldr	x17, [x16, #384]
  4017d8:	add	x16, x16, #0x180
  4017dc:	br	x17

00000000004017e0 <tcsetattr@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x14760>
  4017e4:	ldr	x17, [x16, #392]
  4017e8:	add	x16, x16, #0x188
  4017ec:	br	x17

00000000004017f0 <isatty@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x14760>
  4017f4:	ldr	x17, [x16, #400]
  4017f8:	add	x16, x16, #0x190
  4017fc:	br	x17

0000000000401800 <cfmakeraw@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x14760>
  401804:	ldr	x17, [x16, #408]
  401808:	add	x16, x16, #0x198
  40180c:	br	x17

0000000000401810 <dcgettext@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x14760>
  401814:	ldr	x17, [x16, #416]
  401818:	add	x16, x16, #0x1a0
  40181c:	br	x17

0000000000401820 <errx@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x14760>
  401824:	ldr	x17, [x16, #424]
  401828:	add	x16, x16, #0x1a8
  40182c:	br	x17

0000000000401830 <strcspn@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x14760>
  401834:	ldr	x17, [x16, #432]
  401838:	add	x16, x16, #0x1b0
  40183c:	br	x17

0000000000401840 <printf@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x14760>
  401844:	ldr	x17, [x16, #440]
  401848:	add	x16, x16, #0x1b8
  40184c:	br	x17

0000000000401850 <__errno_location@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x14760>
  401854:	ldr	x17, [x16, #448]
  401858:	add	x16, x16, #0x1c0
  40185c:	br	x17

0000000000401860 <fprintf@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x14760>
  401864:	ldr	x17, [x16, #456]
  401868:	add	x16, x16, #0x1c8
  40186c:	br	x17

0000000000401870 <err@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x14760>
  401874:	ldr	x17, [x16, #464]
  401878:	add	x16, x16, #0x1d0
  40187c:	br	x17

0000000000401880 <ioctl@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x14760>
  401884:	ldr	x17, [x16, #472]
  401888:	add	x16, x16, #0x1d8
  40188c:	br	x17

0000000000401890 <setlocale@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x14760>
  401894:	ldr	x17, [x16, #480]
  401898:	add	x16, x16, #0x1e0
  40189c:	br	x17

00000000004018a0 <ferror@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x14760>
  4018a4:	ldr	x17, [x16, #488]
  4018a8:	add	x16, x16, #0x1e8
  4018ac:	br	x17

Disassembly of section .text:

00000000004018b0 <.text>:
  4018b0:	stp	x29, x30, [sp, #-304]!
  4018b4:	mov	x29, sp
  4018b8:	stp	x19, x20, [sp, #16]
  4018bc:	adrp	x19, 402000 <ferror@plt+0x760>
  4018c0:	add	x19, x19, #0x620
  4018c4:	stp	x21, x22, [sp, #32]
  4018c8:	stp	x23, x24, [sp, #48]
  4018cc:	stp	x25, x26, [sp, #64]
  4018d0:	stp	x27, x28, [sp, #80]
  4018d4:	str	w0, [sp, #96]
  4018d8:	mov	w0, #0x9                   	// #9
  4018dc:	str	x1, [sp, #104]
  4018e0:	mov	x1, x19
  4018e4:	bl	4015f0 <signal@plt>
  4018e8:	mov	x1, x19
  4018ec:	mov	w0, #0x2                   	// #2
  4018f0:	bl	4015f0 <signal@plt>
  4018f4:	adrp	x19, 403000 <ferror@plt+0x1760>
  4018f8:	adrp	x1, 403000 <ferror@plt+0x1760>
  4018fc:	mov	w0, #0x6                   	// #6
  401900:	add	x1, x1, #0xfac
  401904:	bl	401890 <setlocale@plt>
  401908:	adrp	x1, 403000 <ferror@plt+0x1760>
  40190c:	add	x1, x1, #0xeaa
  401910:	add	x19, x19, #0xebc
  401914:	mov	x0, x19
  401918:	bl	401630 <bindtextdomain@plt>
  40191c:	mov	x0, x19
  401920:	bl	4016f0 <textdomain@plt>
  401924:	adrp	x0, 402000 <ferror@plt+0x760>
  401928:	add	x0, x0, #0x440
  40192c:	bl	403e48 <ferror@plt+0x25a8>
  401930:	ldr	w0, [sp, #96]
  401934:	cbnz	w0, 401e7c <ferror@plt+0x5dc>
  401938:	mov	w2, #0x5                   	// #5
  40193c:	adrp	x1, 403000 <ferror@plt+0x1760>
  401940:	mov	x0, #0x0                   	// #0
  401944:	add	x1, x1, #0xec7
  401948:	bl	401810 <dcgettext@plt>
  40194c:	mov	x1, x0
  401950:	mov	w0, #0x1                   	// #1
  401954:	bl	401820 <errx@plt>
  401958:	cmp	w0, #0x73
  40195c:	b.gt	401a08 <ferror@plt+0x168>
  401960:	cmp	w0, #0x55
  401964:	b.gt	401980 <ferror@plt+0xe0>
  401968:	cmp	w0, #0x32
  40196c:	b.gt	4019a4 <ferror@plt+0x104>
  401970:	cmp	w0, #0x30
  401974:	b.le	401a08 <ferror@plt+0x168>
  401978:	mov	w20, w0
  40197c:	b	4019b4 <ferror@plt+0x114>
  401980:	sub	w2, w0, #0x56
  401984:	cmp	w2, #0x1d
  401988:	b.hi	401a08 <ferror@plt+0x168>  // b.pmore
  40198c:	adrp	x1, 404000 <ferror@plt+0x2760>
  401990:	add	x1, x1, #0x5a0
  401994:	ldrh	w1, [x1, w2, uxtw #1]
  401998:	adr	x2, 4019a4 <ferror@plt+0x104>
  40199c:	add	x1, x2, w1, sxth #2
  4019a0:	br	x1
  4019a4:	sub	w1, w0, #0x37
  4019a8:	cmp	w1, #0x1
  4019ac:	b.hi	401a08 <ferror@plt+0x168>  // b.pmore
  4019b0:	mov	w23, w0
  4019b4:	ldr	w0, [sp, #96]
  4019b8:	adrp	x2, 404000 <ferror@plt+0x2760>
  4019bc:	ldr	x1, [sp, #104]
  4019c0:	add	x2, x2, #0x2e2
  4019c4:	ldr	x3, [sp, #128]
  4019c8:	mov	x4, #0x0                   	// #0
  4019cc:	bl	401700 <getopt_long@plt>
  4019d0:	tbz	w0, #31, 401958 <ferror@plt+0xb8>
  4019d4:	adrp	x2, 416000 <ferror@plt+0x14760>
  4019d8:	ldr	w0, [sp, #96]
  4019dc:	str	x2, [sp, #96]
  4019e0:	ldr	w1, [x2, #536]
  4019e4:	sub	w0, w0, w1
  4019e8:	cmp	w0, #0x2
  4019ec:	b.eq	401ebc <ferror@plt+0x61c>  // b.none
  4019f0:	adrp	x1, 404000 <ferror@plt+0x2760>
  4019f4:	add	x1, x1, #0x2f5
  4019f8:	mov	w2, #0x5                   	// #5
  4019fc:	mov	x0, #0x0                   	// #0
  401a00:	bl	401810 <dcgettext@plt>
  401a04:	bl	4017d0 <warnx@plt>
  401a08:	adrp	x0, 416000 <ferror@plt+0x14760>
  401a0c:	mov	w2, #0x5                   	// #5
  401a10:	adrp	x1, 404000 <ferror@plt+0x2760>
  401a14:	add	x1, x1, #0x2bb
  401a18:	ldr	x19, [x0, #520]
  401a1c:	mov	x0, #0x0                   	// #0
  401a20:	bl	401810 <dcgettext@plt>
  401a24:	adrp	x1, 416000 <ferror@plt+0x14760>
  401a28:	ldr	x2, [x1, #552]
  401a2c:	mov	x1, x0
  401a30:	mov	x0, x19
  401a34:	bl	401860 <fprintf@plt>
  401a38:	mov	w0, #0x1                   	// #1
  401a3c:	b	401bb4 <ferror@plt+0x314>
  401a40:	adrp	x0, 416000 <ferror@plt+0x14760>
  401a44:	mov	w1, #0x1                   	// #1
  401a48:	str	w1, [x0, #564]
  401a4c:	b	4019b4 <ferror@plt+0x114>
  401a50:	adrp	x0, 416000 <ferror@plt+0x14760>
  401a54:	mov	w2, #0x5                   	// #5
  401a58:	adrp	x1, 403000 <ferror@plt+0x1760>
  401a5c:	add	x1, x1, #0xed1
  401a60:	ldr	x19, [x0, #528]
  401a64:	mov	x0, #0x0                   	// #0
  401a68:	bl	401810 <dcgettext@plt>
  401a6c:	mov	x1, x0
  401a70:	mov	x0, x19
  401a74:	bl	402f10 <ferror@plt+0x1670>
  401a78:	mov	w19, w0
  401a7c:	b	4019b4 <ferror@plt+0x114>
  401a80:	adrp	x0, 416000 <ferror@plt+0x14760>
  401a84:	mov	w2, #0x5                   	// #5
  401a88:	add	x26, x0, #0x210
  401a8c:	adrp	x1, 403000 <ferror@plt+0x1760>
  401a90:	ldr	x24, [x0, #528]
  401a94:	add	x1, x1, #0xee8
  401a98:	mov	x0, #0x0                   	// #0
  401a9c:	bl	401810 <dcgettext@plt>
  401aa0:	mov	x1, x0
  401aa4:	mov	x0, x24
  401aa8:	bl	402e60 <ferror@plt+0x15c0>
  401aac:	mov	w24, w0
  401ab0:	cmp	w0, #0xa
  401ab4:	b.le	4019b4 <ferror@plt+0x114>
  401ab8:	ldr	x2, [x26]
  401abc:	adrp	x1, 403000 <ferror@plt+0x1760>
  401ac0:	add	x1, x1, #0xeff
  401ac4:	mov	w0, #0x1                   	// #1
  401ac8:	bl	401820 <errx@plt>
  401acc:	adrp	x0, 416000 <ferror@plt+0x14760>
  401ad0:	ldr	x21, [x0, #528]
  401ad4:	b	4019b4 <ferror@plt+0x114>
  401ad8:	adrp	x0, 416000 <ferror@plt+0x14760>
  401adc:	ldr	x0, [x0, #528]
  401ae0:	str	x0, [sp, #112]
  401ae4:	adrp	x0, 403000 <ferror@plt+0x1760>
  401ae8:	add	x0, x0, #0xf11
  401aec:	mov	x1, x0
  401af0:	str	x0, [sp, #120]
  401af4:	ldr	x0, [sp, #112]
  401af8:	bl	4014f0 <strtok@plt>
  401afc:	mov	x26, x0
  401b00:	cbnz	x0, 401b1c <ferror@plt+0x27c>
  401b04:	mov	w2, w27
  401b08:	mov	w1, w28
  401b0c:	adrp	x0, 403000 <ferror@plt+0x1760>
  401b10:	add	x0, x0, #0xf21
  401b14:	bl	40257c <ferror@plt+0xcdc>
  401b18:	b	4019b4 <ferror@plt+0x114>
  401b1c:	ldrsb	w0, [x26]
  401b20:	cmp	w0, #0x2d
  401b24:	b.ne	401b2c <ferror@plt+0x28c>  // b.any
  401b28:	add	x26, x26, #0x1
  401b2c:	mov	x1, x26
  401b30:	mov	x0, x25
  401b34:	bl	402534 <ferror@plt+0xc94>
  401b38:	tbz	w0, #31, 401b58 <ferror@plt+0x2b8>
  401b3c:	ldr	x1, [sp, #136]
  401b40:	mov	w2, #0x5                   	// #5
  401b44:	mov	x0, #0x0                   	// #0
  401b48:	bl	401810 <dcgettext@plt>
  401b4c:	mov	x1, x0
  401b50:	mov	x0, x26
  401b54:	bl	402f10 <ferror@plt+0x1670>
  401b58:	ldr	x1, [sp, #112]
  401b5c:	cmp	x1, x26
  401b60:	b.cs	401b80 <ferror@plt+0x2e0>  // b.hs, b.nlast
  401b64:	ldursb	w1, [x26, #-1]
  401b68:	cmp	w1, #0x2d
  401b6c:	b.ne	401b80 <ferror@plt+0x2e0>  // b.any
  401b70:	orr	w27, w27, w0
  401b74:	mov	x0, #0x0                   	// #0
  401b78:	ldr	x1, [sp, #120]
  401b7c:	b	401af8 <ferror@plt+0x258>
  401b80:	orr	w28, w28, w0
  401b84:	b	401b74 <ferror@plt+0x2d4>
  401b88:	mov	w2, #0x5                   	// #5
  401b8c:	adrp	x1, 403000 <ferror@plt+0x1760>
  401b90:	mov	x0, #0x0                   	// #0
  401b94:	add	x1, x1, #0xf3a
  401b98:	bl	401810 <dcgettext@plt>
  401b9c:	adrp	x1, 416000 <ferror@plt+0x14760>
  401ba0:	adrp	x2, 403000 <ferror@plt+0x1760>
  401ba4:	add	x2, x2, #0xf46
  401ba8:	ldr	x1, [x1, #552]
  401bac:	bl	401840 <printf@plt>
  401bb0:	mov	w0, #0x0                   	// #0
  401bb4:	bl	401530 <exit@plt>
  401bb8:	adrp	x0, 416000 <ferror@plt+0x14760>
  401bbc:	mov	w2, #0x5                   	// #5
  401bc0:	adrp	x1, 403000 <ferror@plt+0x1760>
  401bc4:	add	x1, x1, #0xf58
  401bc8:	ldr	x19, [x0, #544]
  401bcc:	mov	x0, #0x0                   	// #0
  401bd0:	bl	401810 <dcgettext@plt>
  401bd4:	mov	x1, x19
  401bd8:	bl	401520 <fputs@plt>
  401bdc:	mov	w2, #0x5                   	// #5
  401be0:	adrp	x1, 403000 <ferror@plt+0x1760>
  401be4:	mov	x0, #0x0                   	// #0
  401be8:	add	x1, x1, #0xf61
  401bec:	bl	401810 <dcgettext@plt>
  401bf0:	adrp	x1, 416000 <ferror@plt+0x14760>
  401bf4:	ldr	x2, [x1, #552]
  401bf8:	mov	x1, x0
  401bfc:	mov	x0, x19
  401c00:	bl	401860 <fprintf@plt>
  401c04:	mov	x1, x19
  401c08:	mov	w0, #0xa                   	// #10
  401c0c:	bl	4015a0 <fputc@plt>
  401c10:	mov	w2, #0x5                   	// #5
  401c14:	adrp	x1, 403000 <ferror@plt+0x1760>
  401c18:	mov	x0, #0x0                   	// #0
  401c1c:	add	x1, x1, #0xf81
  401c20:	bl	401810 <dcgettext@plt>
  401c24:	mov	x1, x19
  401c28:	bl	401520 <fputs@plt>
  401c2c:	mov	w2, #0x5                   	// #5
  401c30:	adrp	x1, 403000 <ferror@plt+0x1760>
  401c34:	mov	x0, #0x0                   	// #0
  401c38:	add	x1, x1, #0xfad
  401c3c:	bl	401810 <dcgettext@plt>
  401c40:	mov	x1, x19
  401c44:	bl	401520 <fputs@plt>
  401c48:	mov	w2, #0x5                   	// #5
  401c4c:	adrp	x1, 403000 <ferror@plt+0x1760>
  401c50:	mov	x0, #0x0                   	// #0
  401c54:	add	x1, x1, #0xfb8
  401c58:	bl	401810 <dcgettext@plt>
  401c5c:	mov	x1, x19
  401c60:	bl	401520 <fputs@plt>
  401c64:	mov	w2, #0x5                   	// #5
  401c68:	adrp	x1, 403000 <ferror@plt+0x1760>
  401c6c:	mov	x0, #0x0                   	// #0
  401c70:	add	x1, x1, #0xff3
  401c74:	bl	401810 <dcgettext@plt>
  401c78:	mov	x1, x19
  401c7c:	bl	401520 <fputs@plt>
  401c80:	mov	w2, #0x5                   	// #5
  401c84:	adrp	x1, 404000 <ferror@plt+0x2760>
  401c88:	mov	x0, #0x0                   	// #0
  401c8c:	add	x1, x1, #0x23
  401c90:	bl	401810 <dcgettext@plt>
  401c94:	mov	x1, x19
  401c98:	bl	401520 <fputs@plt>
  401c9c:	mov	w2, #0x5                   	// #5
  401ca0:	adrp	x1, 404000 <ferror@plt+0x2760>
  401ca4:	mov	x0, #0x0                   	// #0
  401ca8:	add	x1, x1, #0x5d
  401cac:	bl	401810 <dcgettext@plt>
  401cb0:	mov	x1, x19
  401cb4:	bl	401520 <fputs@plt>
  401cb8:	mov	w2, #0x5                   	// #5
  401cbc:	adrp	x1, 404000 <ferror@plt+0x2760>
  401cc0:	mov	x0, #0x0                   	// #0
  401cc4:	add	x1, x1, #0x98
  401cc8:	bl	401810 <dcgettext@plt>
  401ccc:	mov	x1, x19
  401cd0:	bl	401520 <fputs@plt>
  401cd4:	mov	w2, #0x5                   	// #5
  401cd8:	adrp	x1, 404000 <ferror@plt+0x2760>
  401cdc:	mov	x0, #0x0                   	// #0
  401ce0:	add	x1, x1, #0xcf
  401ce4:	bl	401810 <dcgettext@plt>
  401ce8:	mov	x1, x19
  401cec:	bl	401520 <fputs@plt>
  401cf0:	mov	w2, #0x5                   	// #5
  401cf4:	adrp	x1, 404000 <ferror@plt+0x2760>
  401cf8:	mov	x0, #0x0                   	// #0
  401cfc:	add	x1, x1, #0x106
  401d00:	bl	401810 <dcgettext@plt>
  401d04:	mov	x1, x19
  401d08:	bl	401520 <fputs@plt>
  401d0c:	mov	w2, #0x5                   	// #5
  401d10:	adrp	x1, 404000 <ferror@plt+0x2760>
  401d14:	mov	x0, #0x0                   	// #0
  401d18:	add	x1, x1, #0x133
  401d1c:	bl	401810 <dcgettext@plt>
  401d20:	mov	x1, x19
  401d24:	bl	401520 <fputs@plt>
  401d28:	mov	w2, #0x5                   	// #5
  401d2c:	adrp	x1, 404000 <ferror@plt+0x2760>
  401d30:	mov	x0, #0x0                   	// #0
  401d34:	add	x1, x1, #0x160
  401d38:	bl	401810 <dcgettext@plt>
  401d3c:	mov	x1, x19
  401d40:	bl	401520 <fputs@plt>
  401d44:	mov	w2, #0x5                   	// #5
  401d48:	adrp	x1, 404000 <ferror@plt+0x2760>
  401d4c:	mov	x0, #0x0                   	// #0
  401d50:	add	x1, x1, #0x18c
  401d54:	bl	401810 <dcgettext@plt>
  401d58:	mov	x1, x19
  401d5c:	bl	401520 <fputs@plt>
  401d60:	mov	w2, #0x5                   	// #5
  401d64:	adrp	x1, 404000 <ferror@plt+0x2760>
  401d68:	mov	x0, #0x0                   	// #0
  401d6c:	add	x1, x1, #0x1bb
  401d70:	bl	401810 <dcgettext@plt>
  401d74:	mov	x1, x19
  401d78:	bl	401520 <fputs@plt>
  401d7c:	mov	w2, #0x5                   	// #5
  401d80:	adrp	x1, 404000 <ferror@plt+0x2760>
  401d84:	mov	x0, #0x0                   	// #0
  401d88:	add	x1, x1, #0x1ea
  401d8c:	bl	401810 <dcgettext@plt>
  401d90:	mov	x1, x19
  401d94:	bl	401520 <fputs@plt>
  401d98:	mov	x1, x19
  401d9c:	mov	w0, #0xa                   	// #10
  401da0:	bl	4015a0 <fputc@plt>
  401da4:	mov	w2, #0x5                   	// #5
  401da8:	adrp	x1, 404000 <ferror@plt+0x2760>
  401dac:	mov	x0, #0x0                   	// #0
  401db0:	add	x1, x1, #0x218
  401db4:	bl	401810 <dcgettext@plt>
  401db8:	mov	x20, x0
  401dbc:	mov	w2, #0x5                   	// #5
  401dc0:	adrp	x1, 404000 <ferror@plt+0x2760>
  401dc4:	mov	x0, #0x0                   	// #0
  401dc8:	add	x1, x1, #0x22a
  401dcc:	bl	401810 <dcgettext@plt>
  401dd0:	mov	x4, x0
  401dd4:	adrp	x3, 404000 <ferror@plt+0x2760>
  401dd8:	add	x3, x3, #0x23a
  401ddc:	mov	x2, x20
  401de0:	adrp	x1, 404000 <ferror@plt+0x2760>
  401de4:	adrp	x0, 404000 <ferror@plt+0x2760>
  401de8:	add	x1, x1, #0x249
  401dec:	add	x0, x0, #0x255
  401df0:	bl	401840 <printf@plt>
  401df4:	mov	w2, #0x5                   	// #5
  401df8:	adrp	x1, 404000 <ferror@plt+0x2760>
  401dfc:	mov	x0, #0x0                   	// #0
  401e00:	add	x1, x1, #0x266
  401e04:	bl	401810 <dcgettext@plt>
  401e08:	mov	x1, x19
  401e0c:	bl	401520 <fputs@plt>
  401e10:	add	x1, x25, #0x100
  401e14:	mov	x0, x19
  401e18:	bl	4024b4 <ferror@plt+0xc14>
  401e1c:	mov	x1, x19
  401e20:	mov	w0, #0xa                   	// #10
  401e24:	bl	4015a0 <fputc@plt>
  401e28:	mov	w2, #0x5                   	// #5
  401e2c:	adrp	x1, 404000 <ferror@plt+0x2760>
  401e30:	mov	x0, #0x0                   	// #0
  401e34:	add	x1, x1, #0x27d
  401e38:	bl	401810 <dcgettext@plt>
  401e3c:	mov	x1, x19
  401e40:	bl	401520 <fputs@plt>
  401e44:	mov	x1, x25
  401e48:	mov	x0, x19
  401e4c:	bl	4024b4 <ferror@plt+0xc14>
  401e50:	mov	w2, #0x5                   	// #5
  401e54:	adrp	x1, 404000 <ferror@plt+0x2760>
  401e58:	mov	x0, #0x0                   	// #0
  401e5c:	add	x1, x1, #0x294
  401e60:	bl	401810 <dcgettext@plt>
  401e64:	adrp	x1, 404000 <ferror@plt+0x2760>
  401e68:	add	x1, x1, #0x2af
  401e6c:	bl	401840 <printf@plt>
  401e70:	b	401bb0 <ferror@plt+0x310>
  401e74:	mov	w22, w0
  401e78:	b	4019b4 <ferror@plt+0x114>
  401e7c:	adrp	x25, 404000 <ferror@plt+0x2760>
  401e80:	add	x25, x25, #0x5e0
  401e84:	add	x0, x25, #0x240
  401e88:	mov	w20, #0x2d                  	// #45
  401e8c:	mov	w27, #0x0                   	// #0
  401e90:	mov	w22, w20
  401e94:	mov	w23, w20
  401e98:	mov	w28, #0x0                   	// #0
  401e9c:	mov	x21, #0x0                   	// #0
  401ea0:	mov	w24, #0x1                   	// #1
  401ea4:	mov	w19, #0x0                   	// #0
  401ea8:	str	x0, [sp, #128]
  401eac:	adrp	x0, 403000 <ferror@plt+0x1760>
  401eb0:	add	x0, x0, #0xf13
  401eb4:	str	x0, [sp, #136]
  401eb8:	b	4019b4 <ferror@plt+0x114>
  401ebc:	ldr	x0, [sp, #104]
  401ec0:	ldr	x26, [x0, w1, sxtw #3]
  401ec4:	add	x0, x25, #0x100
  401ec8:	mov	x1, x26
  401ecc:	bl	402534 <ferror@plt+0xc94>
  401ed0:	str	w0, [sp, #156]
  401ed4:	tbz	w0, #31, 401efc <ferror@plt+0x65c>
  401ed8:	mov	w2, #0x5                   	// #5
  401edc:	adrp	x1, 404000 <ferror@plt+0x2760>
  401ee0:	mov	x0, #0x0                   	// #0
  401ee4:	add	x1, x1, #0x30a
  401ee8:	bl	401810 <dcgettext@plt>
  401eec:	mov	x1, x0
  401ef0:	mov	x0, x26
  401ef4:	bl	402f10 <ferror@plt+0x1670>
  401ef8:	str	w0, [sp, #156]
  401efc:	ldr	w0, [sp, #156]
  401f00:	cmp	w0, #0x10
  401f04:	b.ne	401f3c <ferror@plt+0x69c>  // b.any
  401f08:	cmp	w19, #0x0
  401f0c:	mov	w0, #0xc200                	// #49664
  401f10:	movk	w0, #0x1, lsl #16
  401f14:	csel	w19, w19, w0, ne  // ne = any
  401f18:	cmp	w23, #0x2d
  401f1c:	mov	w0, #0x38                  	// #56
  401f20:	csel	w23, w23, w0, ne  // ne = any
  401f24:	cmp	w22, #0x2d
  401f28:	mov	w0, #0x6e                  	// #110
  401f2c:	csel	w22, w22, w0, ne  // ne = any
  401f30:	cmp	w20, #0x2d
  401f34:	mov	w0, #0x31                  	// #49
  401f38:	csel	w20, w20, w0, ne  // ne = any
  401f3c:	ldp	x0, x1, [sp, #96]
  401f40:	ldrsw	x0, [x0, #536]
  401f44:	add	x0, x0, #0x1
  401f48:	ldr	x26, [x1, x0, lsl #3]
  401f4c:	mov	w1, #0x102                 	// #258
  401f50:	mov	x0, x26
  401f54:	bl	401610 <open@plt>
  401f58:	mov	w25, w0
  401f5c:	tbz	w0, #31, 401f84 <ferror@plt+0x6e4>
  401f60:	adrp	x1, 404000 <ferror@plt+0x2760>
  401f64:	add	x1, x1, #0x32b
  401f68:	mov	w2, #0x5                   	// #5
  401f6c:	mov	x0, #0x0                   	// #0
  401f70:	bl	401810 <dcgettext@plt>
  401f74:	mov	x2, x26
  401f78:	mov	x1, x0
  401f7c:	mov	w0, #0x1                   	// #1
  401f80:	bl	401870 <err@plt>
  401f84:	bl	4017f0 <isatty@plt>
  401f88:	cbnz	w0, 401fac <ferror@plt+0x70c>
  401f8c:	mov	w2, #0x5                   	// #5
  401f90:	adrp	x1, 404000 <ferror@plt+0x2760>
  401f94:	mov	x0, #0x0                   	// #0
  401f98:	add	x1, x1, #0x33a
  401f9c:	bl	401810 <dcgettext@plt>
  401fa0:	mov	x1, x0
  401fa4:	mov	x2, x26
  401fa8:	b	401ac4 <ferror@plt+0x224>
  401fac:	mov	x1, x26
  401fb0:	adrp	x0, 404000 <ferror@plt+0x2760>
  401fb4:	add	x0, x0, #0x352
  401fb8:	bl	40257c <ferror@plt+0xcdc>
  401fbc:	add	x1, sp, #0xa0
  401fc0:	mov	w0, w25
  401fc4:	bl	4015d0 <tcgetattr@plt>
  401fc8:	tbz	w0, #31, 401fdc <ferror@plt+0x73c>
  401fcc:	adrp	x1, 404000 <ferror@plt+0x2760>
  401fd0:	mov	w2, #0x5                   	// #5
  401fd4:	add	x1, x1, #0x35c
  401fd8:	b	401f6c <ferror@plt+0x6cc>
  401fdc:	add	x0, sp, #0xa0
  401fe0:	bl	401800 <cfmakeraw@plt>
  401fe4:	cbz	w19, 40201c <ferror@plt+0x77c>
  401fe8:	mov	w1, w19
  401fec:	add	x0, sp, #0xa0
  401ff0:	bl	401750 <cfsetspeed@plt>
  401ff4:	cbz	w0, 40201c <ferror@plt+0x77c>
  401ff8:	adrp	x0, 404000 <ferror@plt+0x2760>
  401ffc:	add	x0, x0, #0x382
  402000:	bl	40257c <ferror@plt+0xcdc>
  402004:	stp	w19, w19, [sp, #212]
  402008:	ldr	w0, [sp, #168]
  40200c:	mov	w1, #0xffffeff0            	// #-4112
  402010:	and	w0, w0, w1
  402014:	orr	w0, w0, #0x1000
  402018:	str	w0, [sp, #168]
  40201c:	cmp	w20, #0x31
  402020:	b.eq	402038 <ferror@plt+0x798>  // b.none
  402024:	cmp	w20, #0x32
  402028:	b.eq	40208c <ferror@plt+0x7ec>  // b.none
  40202c:	cmp	w20, #0x2d
  402030:	b.eq	402044 <ferror@plt+0x7a4>  // b.none
  402034:	bl	4016e0 <abort@plt>
  402038:	ldr	w0, [sp, #168]
  40203c:	and	w0, w0, #0xffffffbf
  402040:	str	w0, [sp, #168]
  402044:	cmp	w23, #0x37
  402048:	b.eq	402098 <ferror@plt+0x7f8>  // b.none
  40204c:	cmp	w23, #0x38
  402050:	b.eq	4020ac <ferror@plt+0x80c>  // b.none
  402054:	cmp	w23, #0x2d
  402058:	b.ne	402034 <ferror@plt+0x794>  // b.any
  40205c:	cmp	w22, #0x6e
  402060:	b.eq	4020b8 <ferror@plt+0x818>  // b.none
  402064:	cmp	w22, #0x6f
  402068:	b.eq	402104 <ferror@plt+0x864>  // b.none
  40206c:	cmp	w22, #0x2d
  402070:	b.eq	4020c4 <ferror@plt+0x824>  // b.none
  402074:	cmp	w22, #0x65
  402078:	b.ne	402034 <ferror@plt+0x794>  // b.any
  40207c:	ldr	w0, [sp, #168]
  402080:	and	w0, w0, #0xfffffdff
  402084:	orr	w0, w0, #0x100
  402088:	b	4020c0 <ferror@plt+0x820>
  40208c:	ldr	w0, [sp, #168]
  402090:	orr	w0, w0, #0x40
  402094:	b	402040 <ferror@plt+0x7a0>
  402098:	ldr	w0, [sp, #168]
  40209c:	and	w0, w0, #0xffffffcf
  4020a0:	orr	w0, w0, #0x20
  4020a4:	str	w0, [sp, #168]
  4020a8:	b	40205c <ferror@plt+0x7bc>
  4020ac:	ldr	w0, [sp, #168]
  4020b0:	orr	w0, w0, #0x30
  4020b4:	b	4020a4 <ferror@plt+0x804>
  4020b8:	ldr	w0, [sp, #168]
  4020bc:	and	w0, w0, #0xfffffcff
  4020c0:	str	w0, [sp, #168]
  4020c4:	ldr	w0, [sp, #168]
  4020c8:	add	x2, sp, #0xa0
  4020cc:	mov	w1, #0x2                   	// #2
  4020d0:	orr	w0, w0, #0x80
  4020d4:	str	w0, [sp, #168]
  4020d8:	ldr	w0, [sp, #160]
  4020dc:	orr	w28, w28, w0
  4020e0:	mov	w0, w25
  4020e4:	bic	w27, w28, w27
  4020e8:	str	w27, [sp, #160]
  4020ec:	bl	4017e0 <tcsetattr@plt>
  4020f0:	tbz	w0, #31, 402110 <ferror@plt+0x870>
  4020f4:	adrp	x1, 404000 <ferror@plt+0x2760>
  4020f8:	mov	w2, #0x5                   	// #5
  4020fc:	add	x1, x1, #0x39c
  402100:	b	401f6c <ferror@plt+0x6cc>
  402104:	ldr	w0, [sp, #168]
  402108:	orr	w0, w0, #0x300
  40210c:	b	4020c0 <ferror@plt+0x820>
  402110:	ldr	w5, [sp, #168]
  402114:	adrp	x0, 404000 <ferror@plt+0x2760>
  402118:	mov	w4, w20
  40211c:	mov	w3, w22
  402120:	mov	w2, w23
  402124:	mov	w1, w19
  402128:	add	x0, x0, #0x3c2
  40212c:	bl	40257c <ferror@plt+0xcdc>
  402130:	cbz	x21, 402180 <ferror@plt+0x8e0>
  402134:	ldrsb	w0, [x21]
  402138:	cbz	w0, 402180 <ferror@plt+0x8e0>
  40213c:	mov	x1, x21
  402140:	adrp	x0, 404000 <ferror@plt+0x2760>
  402144:	add	x0, x0, #0x3e3
  402148:	bl	40257c <ferror@plt+0xcdc>
  40214c:	mov	x0, x21
  402150:	mov	x22, #0xb280                	// #45696
  402154:	bl	401510 <strlen@plt>
  402158:	mov	x19, x0
  40215c:	movk	x22, #0xee6, lsl #16
  402160:	cbnz	x19, 4021b4 <ferror@plt+0x914>
  402164:	cbz	w24, 402180 <ferror@plt+0x8e0>
  402168:	mov	w1, w24
  40216c:	adrp	x0, 404000 <ferror@plt+0x2760>
  402170:	add	x0, x0, #0x3f9
  402174:	bl	40257c <ferror@plt+0xcdc>
  402178:	mov	w0, w24
  40217c:	bl	401660 <sleep@plt>
  402180:	add	x2, sp, #0x9c
  402184:	mov	w0, w25
  402188:	mov	x1, #0x5423                	// #21539
  40218c:	bl	401880 <ioctl@plt>
  402190:	tbz	w0, #31, 402224 <ferror@plt+0x984>
  402194:	adrp	x1, 404000 <ferror@plt+0x2760>
  402198:	add	x1, x1, #0x410
  40219c:	mov	w2, #0x5                   	// #5
  4021a0:	mov	x0, #0x0                   	// #0
  4021a4:	bl	401810 <dcgettext@plt>
  4021a8:	mov	x1, x0
  4021ac:	mov	w0, #0x1                   	// #1
  4021b0:	bl	401870 <err@plt>
  4021b4:	bl	401850 <__errno_location@plt>
  4021b8:	mov	x20, x0
  4021bc:	mov	x1, x21
  4021c0:	mov	x2, x19
  4021c4:	mov	w0, w25
  4021c8:	str	wzr, [x20]
  4021cc:	bl	4016c0 <write@plt>
  4021d0:	cmp	x0, #0x0
  4021d4:	ldr	w1, [x20]
  4021d8:	b.le	402208 <ferror@plt+0x968>
  4021dc:	mov	x2, x21
  4021e0:	subs	x19, x19, x0
  4021e4:	add	x21, x21, x0
  4021e8:	csel	x21, x21, x2, ne  // ne = any
  4021ec:	cmp	w1, #0xb
  4021f0:	b.ne	402160 <ferror@plt+0x8c0>  // b.any
  4021f4:	add	x0, sp, #0xe0
  4021f8:	mov	x1, #0x0                   	// #0
  4021fc:	stp	xzr, x22, [sp, #224]
  402200:	bl	401770 <nanosleep@plt>
  402204:	b	402160 <ferror@plt+0x8c0>
  402208:	cmp	w1, #0x4
  40220c:	ccmp	w1, #0xb, #0x4, ne  // ne = any
  402210:	b.eq	4021ec <ferror@plt+0x94c>  // b.none
  402214:	adrp	x1, 404000 <ferror@plt+0x2760>
  402218:	mov	w2, #0x5                   	// #5
  40221c:	add	x1, x1, #0x456
  402220:	b	401f6c <ferror@plt+0x6cc>
  402224:	ldr	w1, [sp, #156]
  402228:	adrp	x0, 404000 <ferror@plt+0x2760>
  40222c:	add	x0, x0, #0x42b
  402230:	bl	40257c <ferror@plt+0xcdc>
  402234:	ldr	w0, [sp, #156]
  402238:	cmp	w0, #0x15
  40223c:	b.ne	402278 <ferror@plt+0x9d8>  // b.any
  402240:	mov	x1, #0x4700                	// #18176
  402244:	add	x2, sp, #0xe0
  402248:	movk	x1, #0x804c, lsl #16
  40224c:	mov	w0, w25
  402250:	bl	401880 <ioctl@plt>
  402254:	mov	x0, #0x100000000           	// #4294967296
  402258:	mov	x1, #0x4701                	// #18177
  40225c:	stur	x0, [sp, #228]
  402260:	mov	x0, #0x7f0000007f          	// #545460846719
  402264:	add	x2, sp, #0xe0
  402268:	movk	x1, #0x404c, lsl #16
  40226c:	stur	x0, [sp, #252]
  402270:	mov	w0, w25
  402274:	bl	401880 <ioctl@plt>
  402278:	adrp	x0, 416000 <ferror@plt+0x14760>
  40227c:	ldr	w0, [x0, #564]
  402280:	cbnz	w0, 4022a0 <ferror@plt+0xa00>
  402284:	mov	w1, #0x0                   	// #0
  402288:	bl	401560 <daemon@plt>
  40228c:	tbz	w0, #31, 4022a0 <ferror@plt+0xa00>
  402290:	adrp	x1, 404000 <ferror@plt+0x2760>
  402294:	mov	w2, #0x5                   	// #5
  402298:	add	x1, x1, #0x445
  40229c:	b	4021a0 <ferror@plt+0x900>
  4022a0:	bl	401580 <pause@plt>
  4022a4:	b	401bb0 <ferror@plt+0x310>
  4022a8:	mov	x29, #0x0                   	// #0
  4022ac:	mov	x30, #0x0                   	// #0
  4022b0:	mov	x5, x0
  4022b4:	ldr	x1, [sp]
  4022b8:	add	x2, sp, #0x8
  4022bc:	mov	x6, sp
  4022c0:	movz	x0, #0x0, lsl #48
  4022c4:	movk	x0, #0x0, lsl #32
  4022c8:	movk	x0, #0x40, lsl #16
  4022cc:	movk	x0, #0x18b0
  4022d0:	movz	x3, #0x0, lsl #48
  4022d4:	movk	x3, #0x0, lsl #32
  4022d8:	movk	x3, #0x40, lsl #16
  4022dc:	movk	x3, #0x3dc0
  4022e0:	movz	x4, #0x0, lsl #48
  4022e4:	movk	x4, #0x0, lsl #32
  4022e8:	movk	x4, #0x40, lsl #16
  4022ec:	movk	x4, #0x3e40
  4022f0:	bl	401640 <__libc_start_main@plt>
  4022f4:	bl	4016e0 <abort@plt>
  4022f8:	adrp	x0, 415000 <ferror@plt+0x13760>
  4022fc:	ldr	x0, [x0, #4064]
  402300:	cbz	x0, 402308 <ferror@plt+0xa68>
  402304:	b	4016b0 <__gmon_start__@plt>
  402308:	ret
  40230c:	adrp	x0, 416000 <ferror@plt+0x14760>
  402310:	add	x1, x0, #0x208
  402314:	adrp	x0, 416000 <ferror@plt+0x14760>
  402318:	add	x0, x0, #0x208
  40231c:	cmp	x1, x0
  402320:	b.eq	40234c <ferror@plt+0xaac>  // b.none
  402324:	sub	sp, sp, #0x10
  402328:	adrp	x1, 403000 <ferror@plt+0x1760>
  40232c:	ldr	x1, [x1, #3696]
  402330:	str	x1, [sp, #8]
  402334:	cbz	x1, 402344 <ferror@plt+0xaa4>
  402338:	mov	x16, x1
  40233c:	add	sp, sp, #0x10
  402340:	br	x16
  402344:	add	sp, sp, #0x10
  402348:	ret
  40234c:	ret
  402350:	adrp	x0, 416000 <ferror@plt+0x14760>
  402354:	add	x1, x0, #0x208
  402358:	adrp	x0, 416000 <ferror@plt+0x14760>
  40235c:	add	x0, x0, #0x208
  402360:	sub	x1, x1, x0
  402364:	mov	x2, #0x2                   	// #2
  402368:	asr	x1, x1, #3
  40236c:	sdiv	x1, x1, x2
  402370:	cbz	x1, 40239c <ferror@plt+0xafc>
  402374:	sub	sp, sp, #0x10
  402378:	adrp	x2, 403000 <ferror@plt+0x1760>
  40237c:	ldr	x2, [x2, #3704]
  402380:	str	x2, [sp, #8]
  402384:	cbz	x2, 402394 <ferror@plt+0xaf4>
  402388:	mov	x16, x2
  40238c:	add	sp, sp, #0x10
  402390:	br	x16
  402394:	add	sp, sp, #0x10
  402398:	ret
  40239c:	ret
  4023a0:	stp	x29, x30, [sp, #-32]!
  4023a4:	mov	x29, sp
  4023a8:	str	x19, [sp, #16]
  4023ac:	adrp	x19, 416000 <ferror@plt+0x14760>
  4023b0:	ldrb	w0, [x19, #560]
  4023b4:	cbnz	w0, 4023c4 <ferror@plt+0xb24>
  4023b8:	bl	40230c <ferror@plt+0xa6c>
  4023bc:	mov	w0, #0x1                   	// #1
  4023c0:	strb	w0, [x19, #560]
  4023c4:	ldr	x19, [sp, #16]
  4023c8:	ldp	x29, x30, [sp], #32
  4023cc:	ret
  4023d0:	b	402350 <ferror@plt+0xab0>
  4023d4:	stp	x29, x30, [sp, #-32]!
  4023d8:	mov	x29, sp
  4023dc:	stp	x19, x20, [sp, #16]
  4023e0:	mov	x19, x0
  4023e4:	bl	401850 <__errno_location@plt>
  4023e8:	str	wzr, [x0]
  4023ec:	mov	x20, x0
  4023f0:	mov	x0, x19
  4023f4:	bl	4018a0 <ferror@plt>
  4023f8:	cbz	w0, 402414 <ferror@plt+0xb74>
  4023fc:	ldr	w0, [x20]
  402400:	cmp	w0, #0x9
  402404:	csetm	w0, ne  // ne = any
  402408:	ldp	x19, x20, [sp, #16]
  40240c:	ldp	x29, x30, [sp], #32
  402410:	ret
  402414:	mov	x0, x19
  402418:	bl	4017c0 <fflush@plt>
  40241c:	cbnz	w0, 4023fc <ferror@plt+0xb5c>
  402420:	mov	x0, x19
  402424:	bl	4015e0 <fileno@plt>
  402428:	tbnz	w0, #31, 4023fc <ferror@plt+0xb5c>
  40242c:	bl	401540 <dup@plt>
  402430:	tbnz	w0, #31, 4023fc <ferror@plt+0xb5c>
  402434:	bl	4016a0 <close@plt>
  402438:	cbz	w0, 402408 <ferror@plt+0xb68>
  40243c:	b	4023fc <ferror@plt+0xb5c>
  402440:	stp	x29, x30, [sp, #-16]!
  402444:	adrp	x0, 416000 <ferror@plt+0x14760>
  402448:	mov	x29, sp
  40244c:	ldr	x0, [x0, #544]
  402450:	bl	4023d4 <ferror@plt+0xb34>
  402454:	cbz	w0, 40249c <ferror@plt+0xbfc>
  402458:	bl	401850 <__errno_location@plt>
  40245c:	ldr	w0, [x0]
  402460:	cmp	w0, #0x20
  402464:	b.eq	40249c <ferror@plt+0xbfc>  // b.none
  402468:	adrp	x1, 403000 <ferror@plt+0x1760>
  40246c:	mov	w2, #0x5                   	// #5
  402470:	add	x1, x1, #0xe80
  402474:	cbz	w0, 40248c <ferror@plt+0xbec>
  402478:	mov	x0, #0x0                   	// #0
  40247c:	bl	401810 <dcgettext@plt>
  402480:	bl	401720 <warn@plt>
  402484:	mov	w0, #0x1                   	// #1
  402488:	bl	4014e0 <_exit@plt>
  40248c:	mov	x0, #0x0                   	// #0
  402490:	bl	401810 <dcgettext@plt>
  402494:	bl	4017d0 <warnx@plt>
  402498:	b	402484 <ferror@plt+0xbe4>
  40249c:	adrp	x0, 416000 <ferror@plt+0x14760>
  4024a0:	ldr	x0, [x0, #520]
  4024a4:	bl	4023d4 <ferror@plt+0xb34>
  4024a8:	cbnz	w0, 402484 <ferror@plt+0xbe4>
  4024ac:	ldp	x29, x30, [sp], #16
  4024b0:	ret
  4024b4:	stp	x29, x30, [sp, #-64]!
  4024b8:	mov	x29, sp
  4024bc:	stp	x19, x20, [sp, #16]
  4024c0:	mov	x20, x0
  4024c4:	mov	x19, x1
  4024c8:	stp	x21, x22, [sp, #32]
  4024cc:	adrp	x22, 403000 <ferror@plt+0x1760>
  4024d0:	add	x22, x22, #0xe8c
  4024d4:	stp	x23, x24, [sp, #48]
  4024d8:	mov	w23, #0xcccd                	// #52429
  4024dc:	mov	w21, #0x1                   	// #1
  4024e0:	movk	w23, #0xcccc, lsl #16
  4024e4:	mov	w24, #0x33333333            	// #858993459
  4024e8:	ldr	x2, [x19]
  4024ec:	cbnz	x2, 402504 <ferror@plt+0xc64>
  4024f0:	ldp	x19, x20, [sp, #16]
  4024f4:	ldp	x21, x22, [sp, #32]
  4024f8:	ldp	x23, x24, [sp, #48]
  4024fc:	ldp	x29, x30, [sp], #64
  402500:	ret
  402504:	mov	x1, x22
  402508:	mov	x0, x20
  40250c:	bl	401860 <fprintf@plt>
  402510:	mul	w0, w21, w23
  402514:	cmp	w0, w24
  402518:	b.hi	402528 <ferror@plt+0xc88>  // b.pmore
  40251c:	mov	x1, x20
  402520:	mov	w0, #0xa                   	// #10
  402524:	bl	4015a0 <fputc@plt>
  402528:	add	x19, x19, #0x10
  40252c:	add	w21, w21, #0x1
  402530:	b	4024e8 <ferror@plt+0xc48>
  402534:	stp	x29, x30, [sp, #-32]!
  402538:	mov	x29, sp
  40253c:	stp	x19, x20, [sp, #16]
  402540:	mov	x19, x0
  402544:	mov	x20, x1
  402548:	ldr	x0, [x19]
  40254c:	cbnz	x0, 402558 <ferror@plt+0xcb8>
  402550:	mov	w0, #0xffffffff            	// #-1
  402554:	b	402568 <ferror@plt+0xcc8>
  402558:	mov	x1, x20
  40255c:	bl	401680 <strcasecmp@plt>
  402560:	cbnz	w0, 402574 <ferror@plt+0xcd4>
  402564:	ldr	w0, [x19, #8]
  402568:	ldp	x19, x20, [sp, #16]
  40256c:	ldp	x29, x30, [sp], #32
  402570:	ret
  402574:	add	x19, x19, #0x10
  402578:	b	402548 <ferror@plt+0xca8>
  40257c:	stp	x29, x30, [sp, #-288]!
  402580:	mov	x29, sp
  402584:	str	x19, [sp, #16]
  402588:	mov	x19, x0
  40258c:	adrp	x0, 416000 <ferror@plt+0x14760>
  402590:	str	q0, [sp, #96]
  402594:	ldr	w0, [x0, #564]
  402598:	str	q1, [sp, #112]
  40259c:	str	q2, [sp, #128]
  4025a0:	str	q3, [sp, #144]
  4025a4:	str	q4, [sp, #160]
  4025a8:	str	q5, [sp, #176]
  4025ac:	str	q6, [sp, #192]
  4025b0:	str	q7, [sp, #208]
  4025b4:	stp	x1, x2, [sp, #232]
  4025b8:	stp	x3, x4, [sp, #248]
  4025bc:	stp	x5, x6, [sp, #264]
  4025c0:	str	x7, [sp, #280]
  4025c4:	cbz	w0, 402614 <ferror@plt+0xd74>
  4025c8:	mov	x0, #0x0                   	// #0
  4025cc:	bl	4017c0 <fflush@plt>
  4025d0:	add	x0, sp, #0x120
  4025d4:	stp	x0, x0, [sp, #64]
  4025d8:	add	x0, sp, #0xe0
  4025dc:	str	x0, [sp, #80]
  4025e0:	mov	w0, #0xffffffc8            	// #-56
  4025e4:	str	w0, [sp, #88]
  4025e8:	mov	w0, #0xffffff80            	// #-128
  4025ec:	str	w0, [sp, #92]
  4025f0:	ldp	x0, x1, [sp, #64]
  4025f4:	stp	x0, x1, [sp, #32]
  4025f8:	ldp	x0, x1, [sp, #80]
  4025fc:	stp	x0, x1, [sp, #48]
  402600:	add	x1, sp, #0x20
  402604:	mov	x0, x19
  402608:	bl	401670 <vwarnx@plt>
  40260c:	mov	x0, #0x0                   	// #0
  402610:	bl	4017c0 <fflush@plt>
  402614:	ldr	x19, [sp, #16]
  402618:	ldp	x29, x30, [sp], #288
  40261c:	ret
  402620:	stp	x29, x30, [sp, #-16]!
  402624:	mov	w1, w0
  402628:	adrp	x0, 403000 <ferror@plt+0x1760>
  40262c:	mov	x29, sp
  402630:	add	x0, x0, #0xe94
  402634:	bl	40257c <ferror@plt+0xcdc>
  402638:	mov	w0, #0x0                   	// #0
  40263c:	bl	401530 <exit@plt>
  402640:	str	xzr, [x1]
  402644:	cbz	x0, 40267c <ferror@plt+0xddc>
  402648:	ldrsb	w2, [x0]
  40264c:	cmp	w2, #0x2f
  402650:	b.ne	40269c <ferror@plt+0xdfc>  // b.any
  402654:	ldrsb	w2, [x0, #1]
  402658:	cmp	w2, #0x2f
  40265c:	b.eq	402680 <ferror@plt+0xde0>  // b.none
  402660:	mov	x2, #0x1                   	// #1
  402664:	str	x2, [x1]
  402668:	add	x2, x0, x2
  40266c:	ldrsb	w3, [x2]
  402670:	cmp	w3, #0x2f
  402674:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402678:	b.ne	402688 <ferror@plt+0xde8>  // b.any
  40267c:	ret
  402680:	add	x0, x0, #0x1
  402684:	b	402644 <ferror@plt+0xda4>
  402688:	ldr	x3, [x1]
  40268c:	add	x2, x2, #0x1
  402690:	add	x3, x3, #0x1
  402694:	str	x3, [x1]
  402698:	b	40266c <ferror@plt+0xdcc>
  40269c:	cbnz	w2, 402660 <ferror@plt+0xdc0>
  4026a0:	mov	x0, #0x0                   	// #0
  4026a4:	b	40267c <ferror@plt+0xddc>
  4026a8:	stp	x29, x30, [sp, #-64]!
  4026ac:	mov	x29, sp
  4026b0:	stp	x21, x22, [sp, #32]
  4026b4:	mov	x22, x0
  4026b8:	str	x23, [sp, #48]
  4026bc:	mov	x23, x1
  4026c0:	stp	x19, x20, [sp, #16]
  4026c4:	mov	x20, #0x0                   	// #0
  4026c8:	mov	w19, #0x0                   	// #0
  4026cc:	ldrsb	w1, [x22, x20]
  4026d0:	mov	w21, w20
  4026d4:	cbz	w1, 4026f0 <ferror@plt+0xe50>
  4026d8:	cbnz	w19, 40270c <ferror@plt+0xe6c>
  4026dc:	cmp	w1, #0x5c
  4026e0:	b.eq	402718 <ferror@plt+0xe78>  // b.none
  4026e4:	mov	x0, x23
  4026e8:	bl	4017b0 <strchr@plt>
  4026ec:	cbz	x0, 402710 <ferror@plt+0xe70>
  4026f0:	sub	w0, w21, w19
  4026f4:	ldp	x19, x20, [sp, #16]
  4026f8:	sxtw	x0, w0
  4026fc:	ldp	x21, x22, [sp, #32]
  402700:	ldr	x23, [sp, #48]
  402704:	ldp	x29, x30, [sp], #64
  402708:	ret
  40270c:	mov	w19, #0x0                   	// #0
  402710:	add	x20, x20, #0x1
  402714:	b	4026cc <ferror@plt+0xe2c>
  402718:	mov	w19, #0x1                   	// #1
  40271c:	b	402710 <ferror@plt+0xe70>
  402720:	stp	x29, x30, [sp, #-64]!
  402724:	mov	x29, sp
  402728:	stp	x19, x20, [sp, #16]
  40272c:	mov	x19, x0
  402730:	stp	x21, x22, [sp, #32]
  402734:	mov	x21, x1
  402738:	mov	w22, w2
  40273c:	str	xzr, [sp, #56]
  402740:	bl	401850 <__errno_location@plt>
  402744:	str	wzr, [x0]
  402748:	mov	x20, x0
  40274c:	cbz	x19, 402788 <ferror@plt+0xee8>
  402750:	ldrsb	w0, [x19]
  402754:	cbz	w0, 402788 <ferror@plt+0xee8>
  402758:	add	x1, sp, #0x38
  40275c:	mov	w2, w22
  402760:	mov	x0, x19
  402764:	bl	4016d0 <strtoumax@plt>
  402768:	ldr	w1, [x20]
  40276c:	cbnz	w1, 402788 <ferror@plt+0xee8>
  402770:	ldr	x1, [sp, #56]
  402774:	cmp	x1, x19
  402778:	b.eq	402788 <ferror@plt+0xee8>  // b.none
  40277c:	cbz	x1, 4027b4 <ferror@plt+0xf14>
  402780:	ldrsb	w1, [x1]
  402784:	cbz	w1, 4027b4 <ferror@plt+0xf14>
  402788:	ldr	w1, [x20]
  40278c:	adrp	x0, 416000 <ferror@plt+0x14760>
  402790:	mov	x3, x19
  402794:	mov	x2, x21
  402798:	cmp	w1, #0x22
  40279c:	ldr	w0, [x0, #512]
  4027a0:	adrp	x1, 404000 <ferror@plt+0x2760>
  4027a4:	add	x1, x1, #0xa00
  4027a8:	b.ne	4027b0 <ferror@plt+0xf10>  // b.any
  4027ac:	bl	401870 <err@plt>
  4027b0:	bl	401820 <errx@plt>
  4027b4:	ldp	x19, x20, [sp, #16]
  4027b8:	ldp	x21, x22, [sp, #32]
  4027bc:	ldp	x29, x30, [sp], #64
  4027c0:	ret
  4027c4:	stp	x29, x30, [sp, #-32]!
  4027c8:	mov	x29, sp
  4027cc:	stp	x19, x20, [sp, #16]
  4027d0:	mov	x19, x1
  4027d4:	mov	x20, x0
  4027d8:	bl	401850 <__errno_location@plt>
  4027dc:	mov	w1, #0x22                  	// #34
  4027e0:	str	w1, [x0]
  4027e4:	adrp	x0, 416000 <ferror@plt+0x14760>
  4027e8:	adrp	x1, 404000 <ferror@plt+0x2760>
  4027ec:	mov	x3, x20
  4027f0:	mov	x2, x19
  4027f4:	ldr	w0, [x0, #512]
  4027f8:	add	x1, x1, #0xa00
  4027fc:	bl	401870 <err@plt>
  402800:	stp	x29, x30, [sp, #-32]!
  402804:	mov	x29, sp
  402808:	stp	x19, x20, [sp, #16]
  40280c:	mov	x20, x1
  402810:	mov	x19, x0
  402814:	bl	402720 <ferror@plt+0xe80>
  402818:	mov	x1, #0xffffffff            	// #4294967295
  40281c:	cmp	x0, x1
  402820:	b.ls	402830 <ferror@plt+0xf90>  // b.plast
  402824:	mov	x1, x20
  402828:	mov	x0, x19
  40282c:	bl	4027c4 <ferror@plt+0xf24>
  402830:	ldp	x19, x20, [sp, #16]
  402834:	ldp	x29, x30, [sp], #32
  402838:	ret
  40283c:	adrp	x1, 416000 <ferror@plt+0x14760>
  402840:	str	w0, [x1, #512]
  402844:	ret
  402848:	stp	x29, x30, [sp, #-128]!
  40284c:	mov	x29, sp
  402850:	stp	x19, x20, [sp, #16]
  402854:	stp	x21, x22, [sp, #32]
  402858:	stp	x23, x24, [sp, #48]
  40285c:	stp	x25, x26, [sp, #64]
  402860:	stp	x27, x28, [sp, #80]
  402864:	str	xzr, [x1]
  402868:	cbnz	x0, 402880 <ferror@plt+0xfe0>
  40286c:	mov	w23, #0xffffffea            	// #-22
  402870:	bl	401850 <__errno_location@plt>
  402874:	neg	w1, w23
  402878:	str	w1, [x0]
  40287c:	b	402b7c <ferror@plt+0x12dc>
  402880:	mov	x21, x0
  402884:	ldrsb	w0, [x0]
  402888:	cbz	w0, 40286c <ferror@plt+0xfcc>
  40288c:	mov	x20, x1
  402890:	mov	x22, x2
  402894:	bl	401730 <__ctype_b_loc@plt>
  402898:	mov	x25, x0
  40289c:	mov	x0, x21
  4028a0:	ldr	x3, [x25]
  4028a4:	ldrb	w2, [x0]
  4028a8:	ldrsb	w1, [x0]
  4028ac:	ldrh	w2, [x3, x2, lsl #1]
  4028b0:	tbnz	w2, #13, 402914 <ferror@plt+0x1074>
  4028b4:	cmp	w1, #0x2d
  4028b8:	b.eq	40286c <ferror@plt+0xfcc>  // b.none
  4028bc:	bl	401850 <__errno_location@plt>
  4028c0:	mov	x24, x0
  4028c4:	add	x26, sp, #0x78
  4028c8:	mov	x0, x21
  4028cc:	mov	x1, x26
  4028d0:	mov	w2, #0x0                   	// #0
  4028d4:	str	wzr, [x24]
  4028d8:	str	xzr, [sp, #120]
  4028dc:	bl	4016d0 <strtoumax@plt>
  4028e0:	ldr	w23, [x24]
  4028e4:	ldr	x28, [sp, #120]
  4028e8:	mov	x19, x0
  4028ec:	cmp	x28, x21
  4028f0:	b.eq	402904 <ferror@plt+0x1064>  // b.none
  4028f4:	cbz	w23, 40291c <ferror@plt+0x107c>
  4028f8:	sub	x0, x0, #0x1
  4028fc:	cmn	x0, #0x3
  402900:	b.ls	40291c <ferror@plt+0x107c>  // b.plast
  402904:	cbz	w23, 40286c <ferror@plt+0xfcc>
  402908:	neg	w23, w23
  40290c:	tbnz	w23, #31, 402870 <ferror@plt+0xfd0>
  402910:	b	402b7c <ferror@plt+0x12dc>
  402914:	add	x0, x0, #0x1
  402918:	b	4028a4 <ferror@plt+0x1004>
  40291c:	cbz	x28, 402b74 <ferror@plt+0x12d4>
  402920:	ldrsb	w0, [x28]
  402924:	cbz	w0, 402b74 <ferror@plt+0x12d4>
  402928:	mov	w21, #0x0                   	// #0
  40292c:	mov	x27, #0x0                   	// #0
  402930:	ldrsb	w0, [x28, #1]
  402934:	cmp	w0, #0x69
  402938:	b.ne	402a10 <ferror@plt+0x1170>  // b.any
  40293c:	ldrsb	w0, [x28, #2]
  402940:	and	w0, w0, #0xffffffdf
  402944:	cmp	w0, #0x42
  402948:	b.ne	402954 <ferror@plt+0x10b4>  // b.any
  40294c:	ldrsb	w0, [x28, #3]
  402950:	cbz	w0, 402b1c <ferror@plt+0x127c>
  402954:	bl	4015c0 <localeconv@plt>
  402958:	mov	x3, x0
  40295c:	cbz	x0, 402af8 <ferror@plt+0x1258>
  402960:	ldr	x3, [x0]
  402964:	cbz	x3, 402af8 <ferror@plt+0x1258>
  402968:	mov	x0, x3
  40296c:	str	x3, [sp, #104]
  402970:	bl	401510 <strlen@plt>
  402974:	mov	x23, x0
  402978:	ldr	x3, [sp, #104]
  40297c:	cbnz	x27, 40286c <ferror@plt+0xfcc>
  402980:	ldrsb	w0, [x28]
  402984:	cbz	w0, 40286c <ferror@plt+0xfcc>
  402988:	cbz	x3, 40286c <ferror@plt+0xfcc>
  40298c:	mov	x2, x23
  402990:	mov	x1, x28
  402994:	mov	x0, x3
  402998:	bl	401620 <strncmp@plt>
  40299c:	cbnz	w0, 40286c <ferror@plt+0xfcc>
  4029a0:	add	x23, x28, x23
  4029a4:	sub	w1, w21, w23
  4029a8:	ldrsb	w0, [x23]
  4029ac:	add	w21, w1, w23
  4029b0:	cmp	w0, #0x30
  4029b4:	b.eq	402b00 <ferror@plt+0x1260>  // b.none
  4029b8:	ldr	x1, [x25]
  4029bc:	ldrh	w0, [x1, w0, sxtw #1]
  4029c0:	tbz	w0, #11, 402b08 <ferror@plt+0x1268>
  4029c4:	str	wzr, [x24]
  4029c8:	mov	x0, x23
  4029cc:	mov	x1, x26
  4029d0:	mov	w2, #0x0                   	// #0
  4029d4:	str	xzr, [sp, #120]
  4029d8:	bl	4016d0 <strtoumax@plt>
  4029dc:	mov	x27, x0
  4029e0:	ldr	x0, [sp, #120]
  4029e4:	cmp	x0, x23
  4029e8:	ldr	w23, [x24]
  4029ec:	b.eq	402904 <ferror@plt+0x1064>  // b.none
  4029f0:	cbz	w23, 402b14 <ferror@plt+0x1274>
  4029f4:	sub	x1, x27, #0x1
  4029f8:	cmn	x1, #0x3
  4029fc:	b.hi	402904 <ferror@plt+0x1064>  // b.pmore
  402a00:	cbz	x0, 40286c <ferror@plt+0xfcc>
  402a04:	ldrsb	w0, [x0]
  402a08:	cbnz	w0, 402b0c <ferror@plt+0x126c>
  402a0c:	b	40286c <ferror@plt+0xfcc>
  402a10:	and	w1, w0, #0xffffffdf
  402a14:	cmp	w1, #0x42
  402a18:	b.ne	402950 <ferror@plt+0x10b0>  // b.any
  402a1c:	ldrsb	w0, [x28, #2]
  402a20:	cbnz	w0, 402954 <ferror@plt+0x10b4>
  402a24:	mov	w24, #0x3e8                 	// #1000
  402a28:	adrp	x3, 404000 <ferror@plt+0x2760>
  402a2c:	ldrsb	w25, [x28]
  402a30:	add	x23, x3, #0xa09
  402a34:	mov	w1, w25
  402a38:	mov	x0, x23
  402a3c:	bl	4017b0 <strchr@plt>
  402a40:	mov	x3, x0
  402a44:	cbz	x0, 402b24 <ferror@plt+0x1284>
  402a48:	sub	x3, x3, x23
  402a4c:	sxtw	x4, w24
  402a50:	add	w3, w3, #0x1
  402a54:	mov	w1, w3
  402a58:	mov	w0, w3
  402a5c:	cbnz	w0, 402b44 <ferror@plt+0x12a4>
  402a60:	mov	w23, #0x0                   	// #0
  402a64:	cbz	x22, 402a6c <ferror@plt+0x11cc>
  402a68:	str	w3, [x22]
  402a6c:	cmp	x27, #0x0
  402a70:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402a74:	b.eq	402af0 <ferror@plt+0x1250>  // b.none
  402a78:	sxtw	x0, w24
  402a7c:	mov	x2, #0x1                   	// #1
  402a80:	umulh	x3, x2, x0
  402a84:	sub	w1, w1, #0x1
  402a88:	cbnz	x3, 402a94 <ferror@plt+0x11f4>
  402a8c:	mul	x2, x2, x0
  402a90:	cbnz	w1, 402a80 <ferror@plt+0x11e0>
  402a94:	mov	x0, #0xa                   	// #10
  402a98:	mov	x1, x0
  402a9c:	cmp	x27, x0
  402aa0:	b.hi	402b60 <ferror@plt+0x12c0>  // b.pmore
  402aa4:	mov	w1, #0x0                   	// #0
  402aa8:	mov	x3, #0xa                   	// #10
  402aac:	cmp	w21, w1
  402ab0:	b.ne	402b68 <ferror@plt+0x12c8>  // b.any
  402ab4:	mov	x3, #0x1                   	// #1
  402ab8:	mov	x4, #0xa                   	// #10
  402abc:	udiv	x1, x27, x4
  402ac0:	mov	x6, x27
  402ac4:	msub	x5, x1, x4, x27
  402ac8:	mov	x27, x1
  402acc:	mov	x1, x3
  402ad0:	mul	x3, x3, x4
  402ad4:	cbz	x5, 402ae8 <ferror@plt+0x1248>
  402ad8:	udiv	x1, x0, x1
  402adc:	udiv	x1, x1, x5
  402ae0:	udiv	x1, x2, x1
  402ae4:	add	x19, x19, x1
  402ae8:	cmp	x6, #0x9
  402aec:	b.hi	402abc <ferror@plt+0x121c>  // b.pmore
  402af0:	str	x19, [x20]
  402af4:	b	40290c <ferror@plt+0x106c>
  402af8:	mov	x23, #0x0                   	// #0
  402afc:	b	40297c <ferror@plt+0x10dc>
  402b00:	add	x23, x23, #0x1
  402b04:	b	4029a8 <ferror@plt+0x1108>
  402b08:	str	x23, [sp, #120]
  402b0c:	ldr	x28, [sp, #120]
  402b10:	b	402930 <ferror@plt+0x1090>
  402b14:	cbnz	x27, 402a00 <ferror@plt+0x1160>
  402b18:	b	402b0c <ferror@plt+0x126c>
  402b1c:	mov	w24, #0x400                 	// #1024
  402b20:	b	402a28 <ferror@plt+0x1188>
  402b24:	adrp	x3, 404000 <ferror@plt+0x2760>
  402b28:	add	x23, x3, #0xa12
  402b2c:	mov	w1, w25
  402b30:	mov	x0, x23
  402b34:	bl	4017b0 <strchr@plt>
  402b38:	mov	x3, x0
  402b3c:	cbnz	x0, 402a48 <ferror@plt+0x11a8>
  402b40:	b	40286c <ferror@plt+0xfcc>
  402b44:	umulh	x2, x19, x4
  402b48:	sub	w0, w0, #0x1
  402b4c:	cbnz	x2, 402b58 <ferror@plt+0x12b8>
  402b50:	mul	x19, x19, x4
  402b54:	b	402a5c <ferror@plt+0x11bc>
  402b58:	mov	w23, #0xffffffde            	// #-34
  402b5c:	b	402a64 <ferror@plt+0x11c4>
  402b60:	mul	x0, x0, x1
  402b64:	b	402a9c <ferror@plt+0x11fc>
  402b68:	mul	x0, x0, x3
  402b6c:	add	w1, w1, #0x1
  402b70:	b	402aac <ferror@plt+0x120c>
  402b74:	mov	w23, #0x0                   	// #0
  402b78:	str	x19, [x20]
  402b7c:	mov	w0, w23
  402b80:	ldp	x19, x20, [sp, #16]
  402b84:	ldp	x21, x22, [sp, #32]
  402b88:	ldp	x23, x24, [sp, #48]
  402b8c:	ldp	x25, x26, [sp, #64]
  402b90:	ldp	x27, x28, [sp, #80]
  402b94:	ldp	x29, x30, [sp], #128
  402b98:	ret
  402b9c:	mov	x2, #0x0                   	// #0
  402ba0:	b	402848 <ferror@plt+0xfa8>
  402ba4:	stp	x29, x30, [sp, #-48]!
  402ba8:	mov	x29, sp
  402bac:	stp	x19, x20, [sp, #16]
  402bb0:	mov	x20, x1
  402bb4:	mov	x19, x0
  402bb8:	stp	x21, x22, [sp, #32]
  402bbc:	mov	x21, x0
  402bc0:	cbz	x19, 402c1c <ferror@plt+0x137c>
  402bc4:	ldrsb	w22, [x19]
  402bc8:	cbnz	w22, 402bf8 <ferror@plt+0x1358>
  402bcc:	cbnz	x20, 402c20 <ferror@plt+0x1380>
  402bd0:	cmp	x19, #0x0
  402bd4:	ccmp	x21, x19, #0x2, ne  // ne = any
  402bd8:	b.cs	402be4 <ferror@plt+0x1344>  // b.hs, b.nlast
  402bdc:	ldrsb	w0, [x19]
  402be0:	cbz	w0, 402c14 <ferror@plt+0x1374>
  402be4:	mov	w0, #0x0                   	// #0
  402be8:	ldp	x19, x20, [sp, #16]
  402bec:	ldp	x21, x22, [sp, #32]
  402bf0:	ldp	x29, x30, [sp], #48
  402bf4:	ret
  402bf8:	bl	401730 <__ctype_b_loc@plt>
  402bfc:	ubfiz	x22, x22, #1, #8
  402c00:	ldr	x0, [x0]
  402c04:	ldrh	w0, [x0, x22]
  402c08:	tbz	w0, #11, 402bcc <ferror@plt+0x132c>
  402c0c:	add	x19, x19, #0x1
  402c10:	b	402bc0 <ferror@plt+0x1320>
  402c14:	mov	w0, #0x1                   	// #1
  402c18:	b	402be8 <ferror@plt+0x1348>
  402c1c:	cbz	x20, 402be4 <ferror@plt+0x1344>
  402c20:	str	x19, [x20]
  402c24:	b	402bd0 <ferror@plt+0x1330>
  402c28:	stp	x29, x30, [sp, #-48]!
  402c2c:	mov	x29, sp
  402c30:	stp	x19, x20, [sp, #16]
  402c34:	mov	x20, x1
  402c38:	mov	x19, x0
  402c3c:	stp	x21, x22, [sp, #32]
  402c40:	mov	x21, x0
  402c44:	cbz	x19, 402ca0 <ferror@plt+0x1400>
  402c48:	ldrsb	w22, [x19]
  402c4c:	cbnz	w22, 402c7c <ferror@plt+0x13dc>
  402c50:	cbnz	x20, 402ca4 <ferror@plt+0x1404>
  402c54:	cmp	x19, #0x0
  402c58:	ccmp	x21, x19, #0x2, ne  // ne = any
  402c5c:	b.cs	402c68 <ferror@plt+0x13c8>  // b.hs, b.nlast
  402c60:	ldrsb	w0, [x19]
  402c64:	cbz	w0, 402c98 <ferror@plt+0x13f8>
  402c68:	mov	w0, #0x0                   	// #0
  402c6c:	ldp	x19, x20, [sp, #16]
  402c70:	ldp	x21, x22, [sp, #32]
  402c74:	ldp	x29, x30, [sp], #48
  402c78:	ret
  402c7c:	bl	401730 <__ctype_b_loc@plt>
  402c80:	ubfiz	x22, x22, #1, #8
  402c84:	ldr	x0, [x0]
  402c88:	ldrh	w0, [x0, x22]
  402c8c:	tbz	w0, #12, 402c50 <ferror@plt+0x13b0>
  402c90:	add	x19, x19, #0x1
  402c94:	b	402c44 <ferror@plt+0x13a4>
  402c98:	mov	w0, #0x1                   	// #1
  402c9c:	b	402c6c <ferror@plt+0x13cc>
  402ca0:	cbz	x20, 402c68 <ferror@plt+0x13c8>
  402ca4:	str	x19, [x20]
  402ca8:	b	402c54 <ferror@plt+0x13b4>
  402cac:	stp	x29, x30, [sp, #-128]!
  402cb0:	mov	x29, sp
  402cb4:	stp	x19, x20, [sp, #16]
  402cb8:	mov	x19, x0
  402cbc:	add	x0, sp, #0x80
  402cc0:	mov	x20, x1
  402cc4:	stp	x21, x22, [sp, #32]
  402cc8:	add	x21, sp, #0x80
  402ccc:	stp	x0, x0, [sp, #48]
  402cd0:	add	x0, sp, #0x50
  402cd4:	str	x0, [sp, #64]
  402cd8:	mov	w0, #0xffffffd0            	// #-48
  402cdc:	str	w0, [sp, #72]
  402ce0:	str	wzr, [sp, #76]
  402ce4:	stp	x2, x3, [sp, #80]
  402ce8:	stp	x4, x5, [sp, #96]
  402cec:	stp	x6, x7, [sp, #112]
  402cf0:	ldr	w1, [sp, #72]
  402cf4:	ldr	x0, [sp, #48]
  402cf8:	tbnz	w1, #31, 402d5c <ferror@plt+0x14bc>
  402cfc:	add	x1, x0, #0xf
  402d00:	and	x1, x1, #0xfffffffffffffff8
  402d04:	str	x1, [sp, #48]
  402d08:	ldr	x1, [x0]
  402d0c:	cbz	x1, 402d8c <ferror@plt+0x14ec>
  402d10:	ldr	w2, [sp, #72]
  402d14:	ldr	x0, [sp, #48]
  402d18:	tbnz	w2, #31, 402d74 <ferror@plt+0x14d4>
  402d1c:	add	x2, x0, #0xf
  402d20:	and	x2, x2, #0xfffffffffffffff8
  402d24:	str	x2, [sp, #48]
  402d28:	ldr	x22, [x0]
  402d2c:	cbz	x22, 402d8c <ferror@plt+0x14ec>
  402d30:	mov	x0, x19
  402d34:	bl	401710 <strcmp@plt>
  402d38:	cbz	w0, 402da8 <ferror@plt+0x1508>
  402d3c:	mov	x1, x22
  402d40:	mov	x0, x19
  402d44:	bl	401710 <strcmp@plt>
  402d48:	cbnz	w0, 402cf0 <ferror@plt+0x1450>
  402d4c:	ldp	x19, x20, [sp, #16]
  402d50:	ldp	x21, x22, [sp, #32]
  402d54:	ldp	x29, x30, [sp], #128
  402d58:	ret
  402d5c:	add	w2, w1, #0x8
  402d60:	str	w2, [sp, #72]
  402d64:	cmp	w2, #0x0
  402d68:	b.gt	402cfc <ferror@plt+0x145c>
  402d6c:	add	x0, x21, w1, sxtw
  402d70:	b	402d08 <ferror@plt+0x1468>
  402d74:	add	w3, w2, #0x8
  402d78:	str	w3, [sp, #72]
  402d7c:	cmp	w3, #0x0
  402d80:	b.gt	402d1c <ferror@plt+0x147c>
  402d84:	add	x0, x21, w2, sxtw
  402d88:	b	402d28 <ferror@plt+0x1488>
  402d8c:	adrp	x0, 416000 <ferror@plt+0x14760>
  402d90:	adrp	x1, 404000 <ferror@plt+0x2760>
  402d94:	mov	x3, x19
  402d98:	mov	x2, x20
  402d9c:	ldr	w0, [x0, #512]
  402da0:	add	x1, x1, #0xa00
  402da4:	bl	401820 <errx@plt>
  402da8:	mov	w0, #0x1                   	// #1
  402dac:	b	402d4c <ferror@plt+0x14ac>
  402db0:	add	x1, x0, x1
  402db4:	sxtb	w2, w2
  402db8:	cmp	x0, x1
  402dbc:	b.eq	402dc8 <ferror@plt+0x1528>  // b.none
  402dc0:	ldrsb	w3, [x0]
  402dc4:	cbnz	w3, 402dd0 <ferror@plt+0x1530>
  402dc8:	mov	x0, #0x0                   	// #0
  402dcc:	ret
  402dd0:	cmp	w2, w3
  402dd4:	b.eq	402dcc <ferror@plt+0x152c>  // b.none
  402dd8:	add	x0, x0, #0x1
  402ddc:	b	402db8 <ferror@plt+0x1518>
  402de0:	stp	x29, x30, [sp, #-32]!
  402de4:	mov	w2, #0xa                   	// #10
  402de8:	mov	x29, sp
  402dec:	stp	x19, x20, [sp, #16]
  402df0:	mov	x20, x1
  402df4:	mov	x19, x0
  402df8:	bl	402800 <ferror@plt+0xf60>
  402dfc:	mov	w1, #0xffff                	// #65535
  402e00:	cmp	w0, w1
  402e04:	b.ls	402e14 <ferror@plt+0x1574>  // b.plast
  402e08:	mov	x1, x20
  402e0c:	mov	x0, x19
  402e10:	bl	4027c4 <ferror@plt+0xf24>
  402e14:	ldp	x19, x20, [sp, #16]
  402e18:	ldp	x29, x30, [sp], #32
  402e1c:	ret
  402e20:	stp	x29, x30, [sp, #-32]!
  402e24:	mov	w2, #0x10                  	// #16
  402e28:	mov	x29, sp
  402e2c:	stp	x19, x20, [sp, #16]
  402e30:	mov	x20, x1
  402e34:	mov	x19, x0
  402e38:	bl	402800 <ferror@plt+0xf60>
  402e3c:	mov	w1, #0xffff                	// #65535
  402e40:	cmp	w0, w1
  402e44:	b.ls	402e54 <ferror@plt+0x15b4>  // b.plast
  402e48:	mov	x1, x20
  402e4c:	mov	x0, x19
  402e50:	bl	4027c4 <ferror@plt+0xf24>
  402e54:	ldp	x19, x20, [sp, #16]
  402e58:	ldp	x29, x30, [sp], #32
  402e5c:	ret
  402e60:	mov	w2, #0xa                   	// #10
  402e64:	b	402800 <ferror@plt+0xf60>
  402e68:	mov	w2, #0x10                  	// #16
  402e6c:	b	402800 <ferror@plt+0xf60>
  402e70:	stp	x29, x30, [sp, #-64]!
  402e74:	mov	x29, sp
  402e78:	stp	x19, x20, [sp, #16]
  402e7c:	mov	x19, x0
  402e80:	str	x21, [sp, #32]
  402e84:	mov	x21, x1
  402e88:	str	xzr, [sp, #56]
  402e8c:	bl	401850 <__errno_location@plt>
  402e90:	str	wzr, [x0]
  402e94:	mov	x20, x0
  402e98:	cbz	x19, 402ed4 <ferror@plt+0x1634>
  402e9c:	ldrsb	w0, [x19]
  402ea0:	cbz	w0, 402ed4 <ferror@plt+0x1634>
  402ea4:	add	x1, sp, #0x38
  402ea8:	mov	x0, x19
  402eac:	mov	w2, #0xa                   	// #10
  402eb0:	bl	401550 <strtoimax@plt>
  402eb4:	ldr	w1, [x20]
  402eb8:	cbnz	w1, 402ed4 <ferror@plt+0x1634>
  402ebc:	ldr	x1, [sp, #56]
  402ec0:	cmp	x1, x19
  402ec4:	b.eq	402ed4 <ferror@plt+0x1634>  // b.none
  402ec8:	cbz	x1, 402f00 <ferror@plt+0x1660>
  402ecc:	ldrsb	w1, [x1]
  402ed0:	cbz	w1, 402f00 <ferror@plt+0x1660>
  402ed4:	ldr	w1, [x20]
  402ed8:	adrp	x0, 416000 <ferror@plt+0x14760>
  402edc:	mov	x3, x19
  402ee0:	mov	x2, x21
  402ee4:	cmp	w1, #0x22
  402ee8:	ldr	w0, [x0, #512]
  402eec:	adrp	x1, 404000 <ferror@plt+0x2760>
  402ef0:	add	x1, x1, #0xa00
  402ef4:	b.ne	402efc <ferror@plt+0x165c>  // b.any
  402ef8:	bl	401870 <err@plt>
  402efc:	bl	401820 <errx@plt>
  402f00:	ldp	x19, x20, [sp, #16]
  402f04:	ldr	x21, [sp, #32]
  402f08:	ldp	x29, x30, [sp], #64
  402f0c:	ret
  402f10:	stp	x29, x30, [sp, #-32]!
  402f14:	mov	x29, sp
  402f18:	stp	x19, x20, [sp, #16]
  402f1c:	mov	x19, x1
  402f20:	mov	x20, x0
  402f24:	bl	402e70 <ferror@plt+0x15d0>
  402f28:	mov	x1, #0x80000000            	// #2147483648
  402f2c:	add	x1, x0, x1
  402f30:	mov	x2, #0xffffffff            	// #4294967295
  402f34:	cmp	x1, x2
  402f38:	b.ls	402f64 <ferror@plt+0x16c4>  // b.plast
  402f3c:	bl	401850 <__errno_location@plt>
  402f40:	mov	w1, #0x22                  	// #34
  402f44:	str	w1, [x0]
  402f48:	adrp	x0, 416000 <ferror@plt+0x14760>
  402f4c:	adrp	x1, 404000 <ferror@plt+0x2760>
  402f50:	mov	x3, x20
  402f54:	mov	x2, x19
  402f58:	ldr	w0, [x0, #512]
  402f5c:	add	x1, x1, #0xa00
  402f60:	bl	401870 <err@plt>
  402f64:	ldp	x19, x20, [sp, #16]
  402f68:	ldp	x29, x30, [sp], #32
  402f6c:	ret
  402f70:	stp	x29, x30, [sp, #-32]!
  402f74:	mov	x29, sp
  402f78:	stp	x19, x20, [sp, #16]
  402f7c:	mov	x19, x1
  402f80:	mov	x20, x0
  402f84:	bl	402f10 <ferror@plt+0x1670>
  402f88:	add	w2, w0, #0x8, lsl #12
  402f8c:	mov	w1, #0xffff                	// #65535
  402f90:	cmp	w2, w1
  402f94:	b.ls	402fc0 <ferror@plt+0x1720>  // b.plast
  402f98:	bl	401850 <__errno_location@plt>
  402f9c:	mov	w1, #0x22                  	// #34
  402fa0:	str	w1, [x0]
  402fa4:	adrp	x0, 416000 <ferror@plt+0x14760>
  402fa8:	adrp	x1, 404000 <ferror@plt+0x2760>
  402fac:	mov	x3, x20
  402fb0:	mov	x2, x19
  402fb4:	ldr	w0, [x0, #512]
  402fb8:	add	x1, x1, #0xa00
  402fbc:	bl	401870 <err@plt>
  402fc0:	ldp	x19, x20, [sp, #16]
  402fc4:	ldp	x29, x30, [sp], #32
  402fc8:	ret
  402fcc:	mov	w2, #0xa                   	// #10
  402fd0:	b	402720 <ferror@plt+0xe80>
  402fd4:	mov	w2, #0x10                  	// #16
  402fd8:	b	402720 <ferror@plt+0xe80>
  402fdc:	stp	x29, x30, [sp, #-64]!
  402fe0:	mov	x29, sp
  402fe4:	stp	x19, x20, [sp, #16]
  402fe8:	mov	x19, x0
  402fec:	str	x21, [sp, #32]
  402ff0:	mov	x21, x1
  402ff4:	str	xzr, [sp, #56]
  402ff8:	bl	401850 <__errno_location@plt>
  402ffc:	str	wzr, [x0]
  403000:	mov	x20, x0
  403004:	cbz	x19, 40303c <ferror@plt+0x179c>
  403008:	ldrsb	w0, [x19]
  40300c:	cbz	w0, 40303c <ferror@plt+0x179c>
  403010:	mov	x0, x19
  403014:	add	x1, sp, #0x38
  403018:	bl	401570 <strtod@plt>
  40301c:	ldr	w0, [x20]
  403020:	cbnz	w0, 40303c <ferror@plt+0x179c>
  403024:	ldr	x0, [sp, #56]
  403028:	cmp	x0, x19
  40302c:	b.eq	40303c <ferror@plt+0x179c>  // b.none
  403030:	cbz	x0, 403068 <ferror@plt+0x17c8>
  403034:	ldrsb	w0, [x0]
  403038:	cbz	w0, 403068 <ferror@plt+0x17c8>
  40303c:	ldr	w1, [x20]
  403040:	adrp	x0, 416000 <ferror@plt+0x14760>
  403044:	mov	x3, x19
  403048:	mov	x2, x21
  40304c:	cmp	w1, #0x22
  403050:	ldr	w0, [x0, #512]
  403054:	adrp	x1, 404000 <ferror@plt+0x2760>
  403058:	add	x1, x1, #0xa00
  40305c:	b.ne	403064 <ferror@plt+0x17c4>  // b.any
  403060:	bl	401870 <err@plt>
  403064:	bl	401820 <errx@plt>
  403068:	ldp	x19, x20, [sp, #16]
  40306c:	ldr	x21, [sp, #32]
  403070:	ldp	x29, x30, [sp], #64
  403074:	ret
  403078:	stp	x29, x30, [sp, #-64]!
  40307c:	mov	x29, sp
  403080:	stp	x19, x20, [sp, #16]
  403084:	mov	x19, x0
  403088:	str	x21, [sp, #32]
  40308c:	mov	x21, x1
  403090:	str	xzr, [sp, #56]
  403094:	bl	401850 <__errno_location@plt>
  403098:	str	wzr, [x0]
  40309c:	mov	x20, x0
  4030a0:	cbz	x19, 4030dc <ferror@plt+0x183c>
  4030a4:	ldrsb	w0, [x19]
  4030a8:	cbz	w0, 4030dc <ferror@plt+0x183c>
  4030ac:	add	x1, sp, #0x38
  4030b0:	mov	x0, x19
  4030b4:	mov	w2, #0xa                   	// #10
  4030b8:	bl	401740 <strtol@plt>
  4030bc:	ldr	w1, [x20]
  4030c0:	cbnz	w1, 4030dc <ferror@plt+0x183c>
  4030c4:	ldr	x1, [sp, #56]
  4030c8:	cmp	x1, x19
  4030cc:	b.eq	4030dc <ferror@plt+0x183c>  // b.none
  4030d0:	cbz	x1, 403108 <ferror@plt+0x1868>
  4030d4:	ldrsb	w1, [x1]
  4030d8:	cbz	w1, 403108 <ferror@plt+0x1868>
  4030dc:	ldr	w1, [x20]
  4030e0:	adrp	x0, 416000 <ferror@plt+0x14760>
  4030e4:	mov	x3, x19
  4030e8:	mov	x2, x21
  4030ec:	cmp	w1, #0x22
  4030f0:	ldr	w0, [x0, #512]
  4030f4:	adrp	x1, 404000 <ferror@plt+0x2760>
  4030f8:	add	x1, x1, #0xa00
  4030fc:	b.ne	403104 <ferror@plt+0x1864>  // b.any
  403100:	bl	401870 <err@plt>
  403104:	bl	401820 <errx@plt>
  403108:	ldp	x19, x20, [sp, #16]
  40310c:	ldr	x21, [sp, #32]
  403110:	ldp	x29, x30, [sp], #64
  403114:	ret
  403118:	stp	x29, x30, [sp, #-64]!
  40311c:	mov	x29, sp
  403120:	stp	x19, x20, [sp, #16]
  403124:	mov	x19, x0
  403128:	str	x21, [sp, #32]
  40312c:	mov	x21, x1
  403130:	str	xzr, [sp, #56]
  403134:	bl	401850 <__errno_location@plt>
  403138:	str	wzr, [x0]
  40313c:	mov	x20, x0
  403140:	cbz	x19, 40317c <ferror@plt+0x18dc>
  403144:	ldrsb	w0, [x19]
  403148:	cbz	w0, 40317c <ferror@plt+0x18dc>
  40314c:	add	x1, sp, #0x38
  403150:	mov	x0, x19
  403154:	mov	w2, #0xa                   	// #10
  403158:	bl	401500 <strtoul@plt>
  40315c:	ldr	w1, [x20]
  403160:	cbnz	w1, 40317c <ferror@plt+0x18dc>
  403164:	ldr	x1, [sp, #56]
  403168:	cmp	x1, x19
  40316c:	b.eq	40317c <ferror@plt+0x18dc>  // b.none
  403170:	cbz	x1, 4031a8 <ferror@plt+0x1908>
  403174:	ldrsb	w1, [x1]
  403178:	cbz	w1, 4031a8 <ferror@plt+0x1908>
  40317c:	ldr	w1, [x20]
  403180:	adrp	x0, 416000 <ferror@plt+0x14760>
  403184:	mov	x3, x19
  403188:	mov	x2, x21
  40318c:	cmp	w1, #0x22
  403190:	ldr	w0, [x0, #512]
  403194:	adrp	x1, 404000 <ferror@plt+0x2760>
  403198:	add	x1, x1, #0xa00
  40319c:	b.ne	4031a4 <ferror@plt+0x1904>  // b.any
  4031a0:	bl	401870 <err@plt>
  4031a4:	bl	401820 <errx@plt>
  4031a8:	ldp	x19, x20, [sp, #16]
  4031ac:	ldr	x21, [sp, #32]
  4031b0:	ldp	x29, x30, [sp], #64
  4031b4:	ret
  4031b8:	stp	x29, x30, [sp, #-48]!
  4031bc:	mov	x29, sp
  4031c0:	stp	x19, x20, [sp, #16]
  4031c4:	mov	x19, x1
  4031c8:	mov	x20, x0
  4031cc:	add	x1, sp, #0x28
  4031d0:	bl	402b9c <ferror@plt+0x12fc>
  4031d4:	cbnz	w0, 4031e8 <ferror@plt+0x1948>
  4031d8:	ldp	x19, x20, [sp, #16]
  4031dc:	ldr	x0, [sp, #40]
  4031e0:	ldp	x29, x30, [sp], #48
  4031e4:	ret
  4031e8:	bl	401850 <__errno_location@plt>
  4031ec:	mov	x1, x0
  4031f0:	adrp	x0, 416000 <ferror@plt+0x14760>
  4031f4:	mov	x3, x20
  4031f8:	ldr	w2, [x1]
  4031fc:	adrp	x1, 404000 <ferror@plt+0x2760>
  403200:	ldr	w0, [x0, #512]
  403204:	cbz	w2, 403214 <ferror@plt+0x1974>
  403208:	mov	x2, x19
  40320c:	add	x1, x1, #0xa00
  403210:	bl	401870 <err@plt>
  403214:	mov	x2, x19
  403218:	add	x1, x1, #0xa00
  40321c:	bl	401820 <errx@plt>
  403220:	stp	x29, x30, [sp, #-32]!
  403224:	mov	x29, sp
  403228:	str	x19, [sp, #16]
  40322c:	mov	x19, x1
  403230:	mov	x1, x2
  403234:	bl	402fdc <ferror@plt+0x173c>
  403238:	fcvtzs	d1, d0
  40323c:	mov	x0, #0x848000000000        	// #145685290680320
  403240:	movk	x0, #0x412e, lsl #48
  403244:	str	d1, [x19]
  403248:	scvtf	d1, d1
  40324c:	fsub	d0, d0, d1
  403250:	fmov	d1, x0
  403254:	fmul	d0, d0, d1
  403258:	fcvtzs	d0, d0
  40325c:	str	d0, [x19, #8]
  403260:	ldr	x19, [sp, #16]
  403264:	ldp	x29, x30, [sp], #32
  403268:	ret
  40326c:	mov	w3, w0
  403270:	mov	x0, x1
  403274:	and	w1, w3, #0xf000
  403278:	cmp	w1, #0x4, lsl #12
  40327c:	b.ne	4033ac <ferror@plt+0x1b0c>  // b.any
  403280:	mov	w1, #0x64                  	// #100
  403284:	mov	w2, #0x1                   	// #1
  403288:	strb	w1, [x0]
  40328c:	and	x4, x2, #0xffff
  403290:	add	w5, w2, #0x1
  403294:	and	x5, x5, #0x3
  403298:	tst	x3, #0x100
  40329c:	mov	w6, #0x2d                  	// #45
  4032a0:	mov	w1, #0x72                  	// #114
  4032a4:	csel	w1, w1, w6, ne  // ne = any
  4032a8:	tst	x3, #0x80
  4032ac:	strb	w1, [x0, x4]
  4032b0:	mov	w1, #0x77                  	// #119
  4032b4:	csel	w1, w1, w6, ne  // ne = any
  4032b8:	strb	w1, [x0, x5]
  4032bc:	add	w4, w2, #0x2
  4032c0:	and	w1, w3, #0x40
  4032c4:	and	w4, w4, #0xffff
  4032c8:	tbz	w3, #11, 403414 <ferror@plt+0x1b74>
  4032cc:	cmp	w1, #0x0
  4032d0:	mov	w5, #0x53                  	// #83
  4032d4:	mov	w1, #0x73                  	// #115
  4032d8:	csel	w1, w1, w5, ne  // ne = any
  4032dc:	and	x4, x4, #0xffff
  4032e0:	add	w5, w2, #0x3
  4032e4:	and	x5, x5, #0x7
  4032e8:	tst	x3, #0x20
  4032ec:	mov	w6, #0x2d                  	// #45
  4032f0:	strb	w1, [x0, x4]
  4032f4:	add	w4, w2, #0x4
  4032f8:	and	x4, x4, #0xf
  4032fc:	mov	w1, #0x72                  	// #114
  403300:	csel	w1, w1, w6, ne  // ne = any
  403304:	tst	x3, #0x10
  403308:	strb	w1, [x0, x5]
  40330c:	mov	w1, #0x77                  	// #119
  403310:	csel	w1, w1, w6, ne  // ne = any
  403314:	strb	w1, [x0, x4]
  403318:	add	w5, w2, #0x5
  40331c:	and	w1, w3, #0x8
  403320:	and	w5, w5, #0xffff
  403324:	tbz	w3, #10, 403424 <ferror@plt+0x1b84>
  403328:	cmp	w1, #0x0
  40332c:	mov	w4, #0x53                  	// #83
  403330:	mov	w1, #0x73                  	// #115
  403334:	csel	w1, w1, w4, ne  // ne = any
  403338:	and	x5, x5, #0xffff
  40333c:	add	w4, w2, #0x6
  403340:	and	x4, x4, #0xf
  403344:	tst	x3, #0x4
  403348:	mov	w6, #0x2d                  	// #45
  40334c:	strb	w1, [x0, x5]
  403350:	add	w5, w2, #0x7
  403354:	and	x5, x5, #0xf
  403358:	mov	w1, #0x72                  	// #114
  40335c:	csel	w1, w1, w6, ne  // ne = any
  403360:	tst	x3, #0x2
  403364:	strb	w1, [x0, x4]
  403368:	mov	w1, #0x77                  	// #119
  40336c:	csel	w1, w1, w6, ne  // ne = any
  403370:	strb	w1, [x0, x5]
  403374:	add	w4, w2, #0x8
  403378:	and	w1, w3, #0x1
  40337c:	and	w4, w4, #0xffff
  403380:	tbz	w3, #9, 403434 <ferror@plt+0x1b94>
  403384:	cmp	w1, #0x0
  403388:	mov	w3, #0x54                  	// #84
  40338c:	mov	w1, #0x74                  	// #116
  403390:	csel	w1, w1, w3, ne  // ne = any
  403394:	and	x3, x4, #0xffff
  403398:	add	w2, w2, #0x9
  40339c:	and	x2, x2, #0xffff
  4033a0:	strb	w1, [x0, x3]
  4033a4:	strb	wzr, [x0, x2]
  4033a8:	ret
  4033ac:	cmp	w1, #0xa, lsl #12
  4033b0:	b.ne	4033bc <ferror@plt+0x1b1c>  // b.any
  4033b4:	mov	w1, #0x6c                  	// #108
  4033b8:	b	403284 <ferror@plt+0x19e4>
  4033bc:	cmp	w1, #0x2, lsl #12
  4033c0:	b.ne	4033cc <ferror@plt+0x1b2c>  // b.any
  4033c4:	mov	w1, #0x63                  	// #99
  4033c8:	b	403284 <ferror@plt+0x19e4>
  4033cc:	cmp	w1, #0x6, lsl #12
  4033d0:	b.ne	4033dc <ferror@plt+0x1b3c>  // b.any
  4033d4:	mov	w1, #0x62                  	// #98
  4033d8:	b	403284 <ferror@plt+0x19e4>
  4033dc:	cmp	w1, #0xc, lsl #12
  4033e0:	b.ne	4033ec <ferror@plt+0x1b4c>  // b.any
  4033e4:	mov	w1, #0x73                  	// #115
  4033e8:	b	403284 <ferror@plt+0x19e4>
  4033ec:	cmp	w1, #0x1, lsl #12
  4033f0:	b.ne	4033fc <ferror@plt+0x1b5c>  // b.any
  4033f4:	mov	w1, #0x70                  	// #112
  4033f8:	b	403284 <ferror@plt+0x19e4>
  4033fc:	cmp	w1, #0x8, lsl #12
  403400:	b.ne	40340c <ferror@plt+0x1b6c>  // b.any
  403404:	mov	w1, #0x2d                  	// #45
  403408:	b	403284 <ferror@plt+0x19e4>
  40340c:	mov	w2, #0x0                   	// #0
  403410:	b	40328c <ferror@plt+0x19ec>
  403414:	cmp	w1, #0x0
  403418:	mov	w1, #0x78                  	// #120
  40341c:	csel	w1, w1, w6, ne  // ne = any
  403420:	b	4032dc <ferror@plt+0x1a3c>
  403424:	cmp	w1, #0x0
  403428:	mov	w1, #0x78                  	// #120
  40342c:	csel	w1, w1, w6, ne  // ne = any
  403430:	b	403338 <ferror@plt+0x1a98>
  403434:	cmp	w1, #0x0
  403438:	mov	w1, #0x78                  	// #120
  40343c:	csel	w1, w1, w6, ne  // ne = any
  403440:	b	403394 <ferror@plt+0x1af4>
  403444:	stp	x29, x30, [sp, #-96]!
  403448:	mov	x29, sp
  40344c:	stp	x19, x20, [sp, #16]
  403450:	stp	x21, x22, [sp, #32]
  403454:	add	x21, sp, #0x38
  403458:	tbz	w0, #1, 40356c <ferror@plt+0x1ccc>
  40345c:	add	x4, x21, #0x1
  403460:	mov	w2, #0x20                  	// #32
  403464:	strb	w2, [sp, #56]
  403468:	mov	w2, #0xa                   	// #10
  40346c:	mov	x3, #0x1                   	// #1
  403470:	lsl	x5, x3, x2
  403474:	cmp	x1, x5
  403478:	b.cc	403488 <ferror@plt+0x1be8>  // b.lo, b.ul, b.last
  40347c:	add	w2, w2, #0xa
  403480:	cmp	w2, #0x46
  403484:	b.ne	403470 <ferror@plt+0x1bd0>  // b.any
  403488:	subs	w5, w2, #0xa
  40348c:	b.eq	403574 <ferror@plt+0x1cd4>  // b.none
  403490:	mov	w3, #0xa                   	// #10
  403494:	udiv	w3, w5, w3
  403498:	sxtw	x3, w3
  40349c:	adrp	x6, 404000 <ferror@plt+0x2760>
  4034a0:	add	x6, x6, #0xa1d
  4034a4:	ldrsb	w6, [x3, x6]
  4034a8:	cbz	w5, 40357c <ferror@plt+0x1cdc>
  4034ac:	mov	x19, #0xffffffffffffffff    	// #-1
  4034b0:	lsr	x20, x1, x5
  4034b4:	lsl	x19, x19, x5
  4034b8:	bic	x1, x1, x19
  4034bc:	mov	x3, x4
  4034c0:	strb	w6, [x3], #1
  4034c4:	tbz	w0, #0, 4034dc <ferror@plt+0x1c3c>
  4034c8:	cmp	w6, #0x42
  4034cc:	b.eq	4034dc <ferror@plt+0x1c3c>  // b.none
  4034d0:	add	x3, x4, #0x3
  4034d4:	mov	w5, #0x4269                	// #17001
  4034d8:	sturh	w5, [x4, #1]
  4034dc:	strb	wzr, [x3]
  4034e0:	add	x22, sp, #0x40
  4034e4:	cbz	x1, 4035a0 <ferror@plt+0x1d00>
  4034e8:	sub	w2, w2, #0x14
  4034ec:	lsr	x1, x1, x2
  4034f0:	tbz	w0, #2, 403588 <ferror@plt+0x1ce8>
  4034f4:	add	x1, x1, #0x5
  4034f8:	mov	x0, #0xa                   	// #10
  4034fc:	udiv	x19, x1, x0
  403500:	udiv	x1, x19, x0
  403504:	msub	x0, x1, x0, x19
  403508:	cmp	x0, #0x0
  40350c:	csel	x19, x19, x1, ne  // ne = any
  403510:	cbz	x19, 4035a0 <ferror@plt+0x1d00>
  403514:	bl	4015c0 <localeconv@plt>
  403518:	cbz	x0, 40352c <ferror@plt+0x1c8c>
  40351c:	ldr	x4, [x0]
  403520:	cbz	x4, 40352c <ferror@plt+0x1c8c>
  403524:	ldrsb	w1, [x4]
  403528:	cbnz	w1, 403534 <ferror@plt+0x1c94>
  40352c:	adrp	x0, 404000 <ferror@plt+0x2760>
  403530:	add	x4, x0, #0xa1b
  403534:	adrp	x2, 404000 <ferror@plt+0x2760>
  403538:	mov	x6, x21
  40353c:	mov	x5, x19
  403540:	mov	w3, w20
  403544:	add	x2, x2, #0xa25
  403548:	mov	x0, x22
  40354c:	mov	x1, #0x20                  	// #32
  403550:	bl	4015b0 <snprintf@plt>
  403554:	mov	x0, x22
  403558:	bl	401690 <strdup@plt>
  40355c:	ldp	x19, x20, [sp, #16]
  403560:	ldp	x21, x22, [sp, #32]
  403564:	ldp	x29, x30, [sp], #96
  403568:	ret
  40356c:	mov	x4, x21
  403570:	b	403468 <ferror@plt+0x1bc8>
  403574:	mov	x3, #0x0                   	// #0
  403578:	b	40349c <ferror@plt+0x1bfc>
  40357c:	mov	w20, w1
  403580:	mov	x1, #0x0                   	// #0
  403584:	b	4034bc <ferror@plt+0x1c1c>
  403588:	add	x1, x1, #0x32
  40358c:	mov	x19, #0x64                  	// #100
  403590:	udiv	x19, x1, x19
  403594:	cmp	x19, #0xa
  403598:	b.ne	403510 <ferror@plt+0x1c70>  // b.any
  40359c:	add	w20, w20, #0x1
  4035a0:	mov	x4, x21
  4035a4:	mov	w3, w20
  4035a8:	mov	x0, x22
  4035ac:	adrp	x2, 404000 <ferror@plt+0x2760>
  4035b0:	mov	x1, #0x20                  	// #32
  4035b4:	add	x2, x2, #0xa2f
  4035b8:	bl	4015b0 <snprintf@plt>
  4035bc:	b	403554 <ferror@plt+0x1cb4>
  4035c0:	cbnz	x0, 4035e4 <ferror@plt+0x1d44>
  4035c4:	mov	w0, #0xffffffff            	// #-1
  4035c8:	ret
  4035cc:	mov	w0, #0xffffffff            	// #-1
  4035d0:	ldp	x19, x20, [sp, #16]
  4035d4:	ldp	x21, x22, [sp, #32]
  4035d8:	ldp	x23, x24, [sp, #48]
  4035dc:	ldp	x29, x30, [sp], #64
  4035e0:	ret
  4035e4:	stp	x29, x30, [sp, #-64]!
  4035e8:	mov	x29, sp
  4035ec:	stp	x19, x20, [sp, #16]
  4035f0:	mov	x19, x0
  4035f4:	stp	x21, x22, [sp, #32]
  4035f8:	stp	x23, x24, [sp, #48]
  4035fc:	ldrsb	w0, [x0]
  403600:	cbz	w0, 4035cc <ferror@plt+0x1d2c>
  403604:	cmp	x1, #0x0
  403608:	mov	x22, x1
  40360c:	mov	x23, x2
  403610:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403614:	b.eq	4035cc <ferror@plt+0x1d2c>  // b.none
  403618:	mov	x24, x3
  40361c:	cbz	x3, 4035cc <ferror@plt+0x1d2c>
  403620:	mov	x0, #0x0                   	// #0
  403624:	mov	x20, #0x0                   	// #0
  403628:	ldrsb	w1, [x19]
  40362c:	cbnz	w1, 403638 <ferror@plt+0x1d98>
  403630:	mov	x0, x20
  403634:	b	4035d0 <ferror@plt+0x1d30>
  403638:	cmp	x23, x20
  40363c:	b.ls	4036a0 <ferror@plt+0x1e00>  // b.plast
  403640:	cmp	x0, #0x0
  403644:	csel	x0, x0, x19, ne  // ne = any
  403648:	cmp	w1, #0x2c
  40364c:	ldrsb	w1, [x19, #1]
  403650:	csel	x21, x19, xzr, eq  // eq = none
  403654:	cbnz	w1, 403694 <ferror@plt+0x1df4>
  403658:	add	x21, x19, #0x1
  40365c:	cmp	x0, x21
  403660:	b.cs	4035cc <ferror@plt+0x1d2c>  // b.hs, b.nlast
  403664:	sub	x1, x21, x0
  403668:	blr	x24
  40366c:	mov	w1, w0
  403670:	cmn	w0, #0x1
  403674:	b.eq	4035cc <ferror@plt+0x1d2c>  // b.none
  403678:	str	w1, [x22, x20, lsl #2]
  40367c:	add	x0, x20, #0x1
  403680:	ldrsb	w1, [x21]
  403684:	cbz	w1, 4035d0 <ferror@plt+0x1d30>
  403688:	mov	x20, x0
  40368c:	mov	x0, #0x0                   	// #0
  403690:	b	403698 <ferror@plt+0x1df8>
  403694:	cbnz	x21, 40365c <ferror@plt+0x1dbc>
  403698:	add	x19, x19, #0x1
  40369c:	b	403628 <ferror@plt+0x1d88>
  4036a0:	mov	w0, #0xfffffffe            	// #-2
  4036a4:	b	4035d0 <ferror@plt+0x1d30>
  4036a8:	cbz	x0, 40371c <ferror@plt+0x1e7c>
  4036ac:	stp	x29, x30, [sp, #-32]!
  4036b0:	mov	x29, sp
  4036b4:	str	x19, [sp, #16]
  4036b8:	mov	x19, x3
  4036bc:	mov	x3, x4
  4036c0:	ldrsb	w4, [x0]
  4036c4:	cbz	w4, 403724 <ferror@plt+0x1e84>
  4036c8:	cbz	x19, 403724 <ferror@plt+0x1e84>
  4036cc:	ldr	x5, [x19]
  4036d0:	cmp	x5, x2
  4036d4:	b.hi	403724 <ferror@plt+0x1e84>  // b.pmore
  4036d8:	cmp	w4, #0x2b
  4036dc:	b.ne	403714 <ferror@plt+0x1e74>  // b.any
  4036e0:	add	x0, x0, #0x1
  4036e4:	ldr	x4, [x19]
  4036e8:	sub	x2, x2, x4
  4036ec:	add	x1, x1, x4, lsl #2
  4036f0:	bl	4035c0 <ferror@plt+0x1d20>
  4036f4:	cmp	w0, #0x0
  4036f8:	b.le	403708 <ferror@plt+0x1e68>
  4036fc:	ldr	x1, [x19]
  403700:	add	x1, x1, w0, sxtw
  403704:	str	x1, [x19]
  403708:	ldr	x19, [sp, #16]
  40370c:	ldp	x29, x30, [sp], #32
  403710:	ret
  403714:	str	xzr, [x19]
  403718:	b	4036e4 <ferror@plt+0x1e44>
  40371c:	mov	w0, #0xffffffff            	// #-1
  403720:	ret
  403724:	mov	w0, #0xffffffff            	// #-1
  403728:	b	403708 <ferror@plt+0x1e68>
  40372c:	cmp	x0, #0x0
  403730:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403734:	b.eq	4037ec <ferror@plt+0x1f4c>  // b.none
  403738:	stp	x29, x30, [sp, #-64]!
  40373c:	mov	x29, sp
  403740:	stp	x19, x20, [sp, #16]
  403744:	mov	x20, x1
  403748:	stp	x21, x22, [sp, #32]
  40374c:	str	x23, [sp, #48]
  403750:	cbz	x1, 4037f4 <ferror@plt+0x1f54>
  403754:	mov	x22, x2
  403758:	mov	x19, x0
  40375c:	mov	w23, #0x1                   	// #1
  403760:	mov	x0, #0x0                   	// #0
  403764:	ldrsb	w1, [x19]
  403768:	cbz	w1, 4037c0 <ferror@plt+0x1f20>
  40376c:	cmp	x0, #0x0
  403770:	csel	x0, x0, x19, ne  // ne = any
  403774:	cmp	w1, #0x2c
  403778:	ldrsb	w1, [x19, #1]
  40377c:	csel	x21, x19, xzr, eq  // eq = none
  403780:	cbnz	w1, 4037d8 <ferror@plt+0x1f38>
  403784:	add	x21, x19, #0x1
  403788:	cmp	x0, x21
  40378c:	b.cs	4037fc <ferror@plt+0x1f5c>  // b.hs, b.nlast
  403790:	sub	x1, x21, x0
  403794:	blr	x22
  403798:	tbnz	w0, #31, 4037c4 <ferror@plt+0x1f24>
  40379c:	asr	w1, w0, #3
  4037a0:	and	w3, w0, #0x7
  4037a4:	sxtw	x1, w1
  4037a8:	lsl	w3, w23, w3
  4037ac:	ldrb	w0, [x20, x1]
  4037b0:	orr	w3, w3, w0
  4037b4:	strb	w3, [x20, x1]
  4037b8:	ldrsb	w0, [x21]
  4037bc:	cbnz	w0, 4037e4 <ferror@plt+0x1f44>
  4037c0:	mov	w0, #0x0                   	// #0
  4037c4:	ldp	x19, x20, [sp, #16]
  4037c8:	ldp	x21, x22, [sp, #32]
  4037cc:	ldr	x23, [sp, #48]
  4037d0:	ldp	x29, x30, [sp], #64
  4037d4:	ret
  4037d8:	cbnz	x21, 403788 <ferror@plt+0x1ee8>
  4037dc:	add	x19, x19, #0x1
  4037e0:	b	403764 <ferror@plt+0x1ec4>
  4037e4:	mov	x0, #0x0                   	// #0
  4037e8:	b	4037dc <ferror@plt+0x1f3c>
  4037ec:	mov	w0, #0xffffffea            	// #-22
  4037f0:	ret
  4037f4:	mov	w0, #0xffffffea            	// #-22
  4037f8:	b	4037c4 <ferror@plt+0x1f24>
  4037fc:	mov	w0, #0xffffffff            	// #-1
  403800:	b	4037c4 <ferror@plt+0x1f24>
  403804:	cmp	x0, #0x0
  403808:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40380c:	b.eq	4038a8 <ferror@plt+0x2008>  // b.none
  403810:	stp	x29, x30, [sp, #-48]!
  403814:	mov	x29, sp
  403818:	stp	x19, x20, [sp, #16]
  40381c:	mov	x20, x1
  403820:	stp	x21, x22, [sp, #32]
  403824:	cbz	x1, 4038b0 <ferror@plt+0x2010>
  403828:	mov	x22, x2
  40382c:	mov	x19, x0
  403830:	mov	x0, #0x0                   	// #0
  403834:	ldrsb	w1, [x19]
  403838:	cbz	w1, 403880 <ferror@plt+0x1fe0>
  40383c:	cmp	x0, #0x0
  403840:	csel	x0, x0, x19, ne  // ne = any
  403844:	cmp	w1, #0x2c
  403848:	ldrsb	w1, [x19, #1]
  40384c:	csel	x21, x19, xzr, eq  // eq = none
  403850:	cbnz	w1, 403894 <ferror@plt+0x1ff4>
  403854:	add	x21, x19, #0x1
  403858:	cmp	x0, x21
  40385c:	b.cs	4038b8 <ferror@plt+0x2018>  // b.hs, b.nlast
  403860:	sub	x1, x21, x0
  403864:	blr	x22
  403868:	tbnz	x0, #63, 403884 <ferror@plt+0x1fe4>
  40386c:	ldr	x1, [x20]
  403870:	orr	x0, x1, x0
  403874:	str	x0, [x20]
  403878:	ldrsb	w0, [x21]
  40387c:	cbnz	w0, 4038a0 <ferror@plt+0x2000>
  403880:	mov	w0, #0x0                   	// #0
  403884:	ldp	x19, x20, [sp, #16]
  403888:	ldp	x21, x22, [sp, #32]
  40388c:	ldp	x29, x30, [sp], #48
  403890:	ret
  403894:	cbnz	x21, 403858 <ferror@plt+0x1fb8>
  403898:	add	x19, x19, #0x1
  40389c:	b	403834 <ferror@plt+0x1f94>
  4038a0:	mov	x0, #0x0                   	// #0
  4038a4:	b	403898 <ferror@plt+0x1ff8>
  4038a8:	mov	w0, #0xffffffea            	// #-22
  4038ac:	ret
  4038b0:	mov	w0, #0xffffffea            	// #-22
  4038b4:	b	403884 <ferror@plt+0x1fe4>
  4038b8:	mov	w0, #0xffffffff            	// #-1
  4038bc:	b	403884 <ferror@plt+0x1fe4>
  4038c0:	stp	x29, x30, [sp, #-80]!
  4038c4:	mov	x29, sp
  4038c8:	stp	x19, x20, [sp, #16]
  4038cc:	stp	x21, x22, [sp, #32]
  4038d0:	stp	x23, x24, [sp, #48]
  4038d4:	str	xzr, [sp, #72]
  4038d8:	cbnz	x0, 4038f4 <ferror@plt+0x2054>
  4038dc:	mov	w0, #0x0                   	// #0
  4038e0:	ldp	x19, x20, [sp, #16]
  4038e4:	ldp	x21, x22, [sp, #32]
  4038e8:	ldp	x23, x24, [sp, #48]
  4038ec:	ldp	x29, x30, [sp], #80
  4038f0:	ret
  4038f4:	str	w3, [x1]
  4038f8:	mov	x19, x0
  4038fc:	str	w3, [x2]
  403900:	mov	x23, x1
  403904:	mov	x21, x2
  403908:	mov	w22, w3
  40390c:	bl	401850 <__errno_location@plt>
  403910:	str	wzr, [x0]
  403914:	mov	x20, x0
  403918:	add	x24, sp, #0x48
  40391c:	ldrsb	w0, [x19]
  403920:	cmp	w0, #0x3a
  403924:	b.ne	403968 <ferror@plt+0x20c8>  // b.any
  403928:	add	x19, x19, #0x1
  40392c:	mov	x1, x24
  403930:	mov	x0, x19
  403934:	mov	w2, #0xa                   	// #10
  403938:	bl	401740 <strtol@plt>
  40393c:	str	w0, [x21]
  403940:	ldr	w0, [x20]
  403944:	cbnz	w0, 403960 <ferror@plt+0x20c0>
  403948:	ldr	x0, [sp, #72]
  40394c:	cbz	x0, 403960 <ferror@plt+0x20c0>
  403950:	ldrsb	w1, [x0]
  403954:	cbnz	w1, 403960 <ferror@plt+0x20c0>
  403958:	cmp	x0, x19
  40395c:	b.ne	4038dc <ferror@plt+0x203c>  // b.any
  403960:	mov	w0, #0xffffffff            	// #-1
  403964:	b	4038e0 <ferror@plt+0x2040>
  403968:	mov	x1, x24
  40396c:	mov	x0, x19
  403970:	mov	w2, #0xa                   	// #10
  403974:	bl	401740 <strtol@plt>
  403978:	str	w0, [x23]
  40397c:	str	w0, [x21]
  403980:	ldr	w0, [x20]
  403984:	cbnz	w0, 403960 <ferror@plt+0x20c0>
  403988:	ldr	x4, [sp, #72]
  40398c:	cbz	x4, 403960 <ferror@plt+0x20c0>
  403990:	cmp	x4, x19
  403994:	b.eq	403960 <ferror@plt+0x20c0>  // b.none
  403998:	ldrsb	w1, [x4]
  40399c:	cmp	w1, #0x3a
  4039a0:	b.ne	4039b4 <ferror@plt+0x2114>  // b.any
  4039a4:	ldrsb	w1, [x4, #1]
  4039a8:	cbnz	w1, 4039bc <ferror@plt+0x211c>
  4039ac:	str	w22, [x21]
  4039b0:	b	4038e0 <ferror@plt+0x2040>
  4039b4:	cmp	w1, #0x2d
  4039b8:	b.ne	4038dc <ferror@plt+0x203c>  // b.any
  4039bc:	add	x19, x4, #0x1
  4039c0:	str	wzr, [x20]
  4039c4:	str	xzr, [sp, #72]
  4039c8:	b	40392c <ferror@plt+0x208c>
  4039cc:	stp	x29, x30, [sp, #-80]!
  4039d0:	mov	x29, sp
  4039d4:	stp	x19, x20, [sp, #16]
  4039d8:	mov	x19, x1
  4039dc:	stp	x21, x22, [sp, #32]
  4039e0:	add	x22, sp, #0x40
  4039e4:	str	x23, [sp, #48]
  4039e8:	add	x23, sp, #0x48
  4039ec:	cmp	x0, #0x0
  4039f0:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  4039f4:	b.ne	403a00 <ferror@plt+0x2160>  // b.any
  4039f8:	mov	w0, #0x0                   	// #0
  4039fc:	b	403a88 <ferror@plt+0x21e8>
  403a00:	mov	x1, x22
  403a04:	bl	402640 <ferror@plt+0xda0>
  403a08:	mov	x1, x23
  403a0c:	mov	x20, x0
  403a10:	mov	x0, x19
  403a14:	bl	402640 <ferror@plt+0xda0>
  403a18:	mov	x19, x0
  403a1c:	ldp	x21, x0, [sp, #64]
  403a20:	adds	x1, x21, x0
  403a24:	b.eq	403a84 <ferror@plt+0x21e4>  // b.none
  403a28:	cmp	x1, #0x1
  403a2c:	b.ne	403a50 <ferror@plt+0x21b0>  // b.any
  403a30:	cbz	x20, 403a40 <ferror@plt+0x21a0>
  403a34:	ldrsb	w1, [x20]
  403a38:	cmp	w1, #0x2f
  403a3c:	b.eq	403a84 <ferror@plt+0x21e4>  // b.none
  403a40:	cbz	x19, 4039f8 <ferror@plt+0x2158>
  403a44:	ldrsb	w1, [x19]
  403a48:	cmp	w1, #0x2f
  403a4c:	b.eq	403a84 <ferror@plt+0x21e4>  // b.none
  403a50:	cmp	x20, #0x0
  403a54:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  403a58:	b.eq	4039f8 <ferror@plt+0x2158>  // b.none
  403a5c:	cmp	x21, x0
  403a60:	b.ne	4039f8 <ferror@plt+0x2158>  // b.any
  403a64:	mov	x2, x21
  403a68:	mov	x1, x19
  403a6c:	mov	x0, x20
  403a70:	bl	401620 <strncmp@plt>
  403a74:	cbnz	w0, 4039f8 <ferror@plt+0x2158>
  403a78:	add	x0, x20, x21
  403a7c:	add	x19, x19, x21
  403a80:	b	4039ec <ferror@plt+0x214c>
  403a84:	mov	w0, #0x1                   	// #1
  403a88:	ldp	x19, x20, [sp, #16]
  403a8c:	ldp	x21, x22, [sp, #32]
  403a90:	ldr	x23, [sp, #48]
  403a94:	ldp	x29, x30, [sp], #80
  403a98:	ret
  403a9c:	stp	x29, x30, [sp, #-64]!
  403aa0:	mov	x29, sp
  403aa4:	stp	x19, x20, [sp, #16]
  403aa8:	stp	x21, x22, [sp, #32]
  403aac:	mov	x21, x1
  403ab0:	orr	x1, x0, x1
  403ab4:	stp	x23, x24, [sp, #48]
  403ab8:	cbnz	x1, 403ad8 <ferror@plt+0x2238>
  403abc:	adrp	x0, 403000 <ferror@plt+0x1760>
  403ac0:	add	x0, x0, #0xfac
  403ac4:	ldp	x19, x20, [sp, #16]
  403ac8:	ldp	x21, x22, [sp, #32]
  403acc:	ldp	x23, x24, [sp, #48]
  403ad0:	ldp	x29, x30, [sp], #64
  403ad4:	b	401690 <strdup@plt>
  403ad8:	mov	x23, x0
  403adc:	mov	x22, x2
  403ae0:	cbnz	x0, 403b00 <ferror@plt+0x2260>
  403ae4:	mov	x0, x21
  403ae8:	mov	x1, x2
  403aec:	ldp	x19, x20, [sp, #16]
  403af0:	ldp	x21, x22, [sp, #32]
  403af4:	ldp	x23, x24, [sp, #48]
  403af8:	ldp	x29, x30, [sp], #64
  403afc:	b	401790 <strndup@plt>
  403b00:	cbz	x21, 403ac4 <ferror@plt+0x2224>
  403b04:	bl	401510 <strlen@plt>
  403b08:	mov	x20, x0
  403b0c:	mvn	x0, x0
  403b10:	cmp	x22, x0
  403b14:	b.hi	403b64 <ferror@plt+0x22c4>  // b.pmore
  403b18:	add	x24, x22, x20
  403b1c:	add	x0, x24, #0x1
  403b20:	bl	401600 <malloc@plt>
  403b24:	mov	x19, x0
  403b28:	cbz	x0, 403b4c <ferror@plt+0x22ac>
  403b2c:	mov	x2, x20
  403b30:	mov	x1, x23
  403b34:	bl	4014d0 <memcpy@plt>
  403b38:	mov	x2, x22
  403b3c:	mov	x1, x21
  403b40:	add	x0, x19, x20
  403b44:	bl	4014d0 <memcpy@plt>
  403b48:	strb	wzr, [x19, x24]
  403b4c:	mov	x0, x19
  403b50:	ldp	x19, x20, [sp, #16]
  403b54:	ldp	x21, x22, [sp, #32]
  403b58:	ldp	x23, x24, [sp, #48]
  403b5c:	ldp	x29, x30, [sp], #64
  403b60:	ret
  403b64:	mov	x19, #0x0                   	// #0
  403b68:	b	403b4c <ferror@plt+0x22ac>
  403b6c:	stp	x29, x30, [sp, #-32]!
  403b70:	mov	x29, sp
  403b74:	stp	x19, x20, [sp, #16]
  403b78:	mov	x20, x0
  403b7c:	mov	x19, x1
  403b80:	cbz	x1, 403ba4 <ferror@plt+0x2304>
  403b84:	mov	x0, x1
  403b88:	bl	401510 <strlen@plt>
  403b8c:	mov	x2, x0
  403b90:	mov	x1, x19
  403b94:	mov	x0, x20
  403b98:	ldp	x19, x20, [sp, #16]
  403b9c:	ldp	x29, x30, [sp], #32
  403ba0:	b	403a9c <ferror@plt+0x21fc>
  403ba4:	mov	x2, #0x0                   	// #0
  403ba8:	b	403b90 <ferror@plt+0x22f0>
  403bac:	stp	x29, x30, [sp, #-288]!
  403bb0:	mov	x29, sp
  403bb4:	str	x19, [sp, #16]
  403bb8:	mov	x19, x0
  403bbc:	add	x0, sp, #0x120
  403bc0:	stp	x0, x0, [sp, #80]
  403bc4:	add	x0, sp, #0xf0
  403bc8:	str	x0, [sp, #96]
  403bcc:	mov	w0, #0xffffffd0            	// #-48
  403bd0:	str	w0, [sp, #104]
  403bd4:	mov	w0, #0xffffff80            	// #-128
  403bd8:	str	w0, [sp, #108]
  403bdc:	add	x0, sp, #0x48
  403be0:	stp	x2, x3, [sp, #240]
  403be4:	ldp	x2, x3, [sp, #80]
  403be8:	stp	x2, x3, [sp, #32]
  403bec:	ldp	x2, x3, [sp, #96]
  403bf0:	stp	x2, x3, [sp, #48]
  403bf4:	add	x2, sp, #0x20
  403bf8:	str	q0, [sp, #112]
  403bfc:	str	q1, [sp, #128]
  403c00:	str	q2, [sp, #144]
  403c04:	str	q3, [sp, #160]
  403c08:	str	q4, [sp, #176]
  403c0c:	str	q5, [sp, #192]
  403c10:	str	q6, [sp, #208]
  403c14:	str	q7, [sp, #224]
  403c18:	stp	x4, x5, [sp, #256]
  403c1c:	stp	x6, x7, [sp, #272]
  403c20:	bl	401780 <vasprintf@plt>
  403c24:	tbnz	w0, #31, 403c54 <ferror@plt+0x23b4>
  403c28:	ldr	x1, [sp, #72]
  403c2c:	sxtw	x2, w0
  403c30:	mov	x0, x19
  403c34:	bl	403a9c <ferror@plt+0x21fc>
  403c38:	mov	x19, x0
  403c3c:	ldr	x0, [sp, #72]
  403c40:	bl	401760 <free@plt>
  403c44:	mov	x0, x19
  403c48:	ldr	x19, [sp, #16]
  403c4c:	ldp	x29, x30, [sp], #288
  403c50:	ret
  403c54:	mov	x19, #0x0                   	// #0
  403c58:	b	403c44 <ferror@plt+0x23a4>
  403c5c:	stp	x29, x30, [sp, #-80]!
  403c60:	mov	x29, sp
  403c64:	stp	x23, x24, [sp, #48]
  403c68:	ldr	x23, [x0]
  403c6c:	stp	x19, x20, [sp, #16]
  403c70:	mov	x20, x0
  403c74:	stp	x21, x22, [sp, #32]
  403c78:	ldrsb	w0, [x23]
  403c7c:	cbz	w0, 403ca8 <ferror@plt+0x2408>
  403c80:	mov	x0, x23
  403c84:	mov	x22, x1
  403c88:	mov	x21, x2
  403c8c:	mov	w24, w3
  403c90:	mov	x1, x2
  403c94:	bl	4017a0 <strspn@plt>
  403c98:	add	x19, x23, x0
  403c9c:	ldrsb	w23, [x23, x0]
  403ca0:	cbnz	w23, 403cb0 <ferror@plt+0x2410>
  403ca4:	str	x19, [x20]
  403ca8:	mov	x19, #0x0                   	// #0
  403cac:	b	403d1c <ferror@plt+0x247c>
  403cb0:	cbz	w24, 403d64 <ferror@plt+0x24c4>
  403cb4:	adrp	x0, 404000 <ferror@plt+0x2760>
  403cb8:	mov	w1, w23
  403cbc:	add	x0, x0, #0xa34
  403cc0:	bl	4017b0 <strchr@plt>
  403cc4:	cbz	x0, 403d34 <ferror@plt+0x2494>
  403cc8:	add	x1, sp, #0x48
  403ccc:	add	x24, x19, #0x1
  403cd0:	mov	x0, x24
  403cd4:	strb	w23, [sp, #72]
  403cd8:	strb	wzr, [sp, #73]
  403cdc:	bl	4026a8 <ferror@plt+0xe08>
  403ce0:	add	x1, x19, x0
  403ce4:	str	x0, [x22]
  403ce8:	ldrsb	w1, [x1, #1]
  403cec:	cbz	w1, 403ca4 <ferror@plt+0x2404>
  403cf0:	cmp	w23, w1
  403cf4:	b.ne	403ca4 <ferror@plt+0x2404>  // b.any
  403cf8:	add	x0, x0, #0x2
  403cfc:	add	x22, x19, x0
  403d00:	ldrsb	w1, [x19, x0]
  403d04:	cbz	w1, 403d14 <ferror@plt+0x2474>
  403d08:	mov	x0, x21
  403d0c:	bl	4017b0 <strchr@plt>
  403d10:	cbz	x0, 403ca4 <ferror@plt+0x2404>
  403d14:	mov	x19, x24
  403d18:	str	x22, [x20]
  403d1c:	mov	x0, x19
  403d20:	ldp	x19, x20, [sp, #16]
  403d24:	ldp	x21, x22, [sp, #32]
  403d28:	ldp	x23, x24, [sp, #48]
  403d2c:	ldp	x29, x30, [sp], #80
  403d30:	ret
  403d34:	mov	x1, x21
  403d38:	mov	x0, x19
  403d3c:	bl	4026a8 <ferror@plt+0xe08>
  403d40:	str	x0, [x22]
  403d44:	add	x22, x19, x0
  403d48:	ldrsb	w1, [x19, x0]
  403d4c:	cbz	w1, 403d5c <ferror@plt+0x24bc>
  403d50:	mov	x0, x21
  403d54:	bl	4017b0 <strchr@plt>
  403d58:	cbz	x0, 403ca4 <ferror@plt+0x2404>
  403d5c:	str	x22, [x20]
  403d60:	b	403d1c <ferror@plt+0x247c>
  403d64:	mov	x1, x21
  403d68:	mov	x0, x19
  403d6c:	bl	401830 <strcspn@plt>
  403d70:	str	x0, [x22]
  403d74:	add	x0, x19, x0
  403d78:	str	x0, [x20]
  403d7c:	b	403d1c <ferror@plt+0x247c>
  403d80:	stp	x29, x30, [sp, #-32]!
  403d84:	mov	x29, sp
  403d88:	str	x19, [sp, #16]
  403d8c:	mov	x19, x0
  403d90:	mov	x0, x19
  403d94:	bl	401650 <fgetc@plt>
  403d98:	cmn	w0, #0x1
  403d9c:	b.eq	403db8 <ferror@plt+0x2518>  // b.none
  403da0:	cmp	w0, #0xa
  403da4:	b.ne	403d90 <ferror@plt+0x24f0>  // b.any
  403da8:	mov	w0, #0x0                   	// #0
  403dac:	ldr	x19, [sp, #16]
  403db0:	ldp	x29, x30, [sp], #32
  403db4:	ret
  403db8:	mov	w0, #0x1                   	// #1
  403dbc:	b	403dac <ferror@plt+0x250c>
  403dc0:	stp	x29, x30, [sp, #-64]!
  403dc4:	mov	x29, sp
  403dc8:	stp	x19, x20, [sp, #16]
  403dcc:	adrp	x20, 415000 <ferror@plt+0x13760>
  403dd0:	add	x20, x20, #0xdf0
  403dd4:	stp	x21, x22, [sp, #32]
  403dd8:	adrp	x21, 415000 <ferror@plt+0x13760>
  403ddc:	add	x21, x21, #0xde8
  403de0:	sub	x20, x20, x21
  403de4:	mov	w22, w0
  403de8:	stp	x23, x24, [sp, #48]
  403dec:	mov	x23, x1
  403df0:	mov	x24, x2
  403df4:	bl	401498 <memcpy@plt-0x38>
  403df8:	cmp	xzr, x20, asr #3
  403dfc:	b.eq	403e28 <ferror@plt+0x2588>  // b.none
  403e00:	asr	x20, x20, #3
  403e04:	mov	x19, #0x0                   	// #0
  403e08:	ldr	x3, [x21, x19, lsl #3]
  403e0c:	mov	x2, x24
  403e10:	add	x19, x19, #0x1
  403e14:	mov	x1, x23
  403e18:	mov	w0, w22
  403e1c:	blr	x3
  403e20:	cmp	x20, x19
  403e24:	b.ne	403e08 <ferror@plt+0x2568>  // b.any
  403e28:	ldp	x19, x20, [sp, #16]
  403e2c:	ldp	x21, x22, [sp, #32]
  403e30:	ldp	x23, x24, [sp, #48]
  403e34:	ldp	x29, x30, [sp], #64
  403e38:	ret
  403e3c:	nop
  403e40:	ret
  403e44:	nop
  403e48:	adrp	x2, 416000 <ferror@plt+0x14760>
  403e4c:	mov	x1, #0x0                   	// #0
  403e50:	ldr	x2, [x2, #504]
  403e54:	b	401590 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403e58 <.fini>:
  403e58:	stp	x29, x30, [sp, #-16]!
  403e5c:	mov	x29, sp
  403e60:	ldp	x29, x30, [sp], #16
  403e64:	ret
