==18050== Cachegrind, a cache and branch-prediction profiler
==18050== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==18050== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==18050== Command: ./inst/amd64-linux.gcc-serial.pre/bin/vips --vips-concurrency=1 im_benchmark ./inputs/bigben_2662x5500.v output-large-date.v
==18050== 
--18050-- warning: L3 cache found, using its data for the LL simulation.
--18050-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--18050-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==18050== 
==18050== I   refs:      33,946,172,953
==18050== I1  misses:         3,424,850
==18050== LLi misses:             5,652
==18050== I1  miss rate:           0.01%
==18050== LLi miss rate:           0.00%
==18050== 
==18050== D   refs:       8,762,361,948  (7,209,195,660 rd   + 1,553,166,288 wr)
==18050== D1  misses:       173,540,472  (  118,927,565 rd   +    54,612,907 wr)
==18050== LLd misses:           131,335  (       58,091 rd   +        73,244 wr)
==18050== D1  miss rate:            2.0% (          1.6%     +           3.5%  )
==18050== LLd miss rate:            0.0% (          0.0%     +           0.0%  )
==18050== 
==18050== LL refs:          176,965,322  (  122,352,415 rd   +    54,612,907 wr)
==18050== LL misses:            136,987  (       63,743 rd   +        73,244 wr)
==18050== LL miss rate:             0.0% (          0.0%     +           0.0%  )
