Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Jun 24 18:23:15 2020
| Host         : wpc running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s15-ftgb196
| Speed File   : -1IL  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.431        0.000                      0                   31        0.206        0.000                      0                   31        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               7.431        0.000                      0                   31        0.206        0.000                      0                   31        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        7.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 led_driver_intance/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 2.083ns (79.393%)  route 0.541ns (20.607%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.692     5.148    led_driver_intance/CLK
    SLICE_X38Y32         FDRE                                         r  led_driver_intance/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  led_driver_intance/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.207    led_driver_intance/cnt_reg_n_0_[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.864 r  led_driver_intance/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    led_driver_intance/cnt_reg[0]_i_1_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  led_driver_intance/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    led_driver_intance/cnt_reg[4]_i_1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  led_driver_intance/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    led_driver_intance/cnt_reg[8]_i_1_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  led_driver_intance/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    led_driver_intance/cnt_reg[12]_i_1_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  led_driver_intance/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    led_driver_intance/cnt_reg[16]_i_1_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  led_driver_intance/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    led_driver_intance/cnt_reg[20]_i_1_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.772 r  led_driver_intance/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.772    led_driver_intance/cnt_reg[24]_i_1_n_6
    SLICE_X38Y38         FDRE                                         r  led_driver_intance/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    14.855    led_driver_intance/CLK
    SLICE_X38Y38         FDRE                                         r  led_driver_intance/cnt_reg[25]/C
                         clock pessimism              0.275    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X38Y38         FDRE (Setup_fdre_C_D)        0.109    15.203    led_driver_intance/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.515ns  (required time - arrival time)
  Source:                 led_driver_intance/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.999ns (78.712%)  route 0.541ns (21.288%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.692     5.148    led_driver_intance/CLK
    SLICE_X38Y32         FDRE                                         r  led_driver_intance/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  led_driver_intance/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.207    led_driver_intance/cnt_reg_n_0_[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.864 r  led_driver_intance/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    led_driver_intance/cnt_reg[0]_i_1_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  led_driver_intance/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    led_driver_intance/cnt_reg[4]_i_1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  led_driver_intance/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    led_driver_intance/cnt_reg[8]_i_1_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  led_driver_intance/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    led_driver_intance/cnt_reg[12]_i_1_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  led_driver_intance/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    led_driver_intance/cnt_reg[16]_i_1_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  led_driver_intance/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    led_driver_intance/cnt_reg[20]_i_1_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.688 r  led_driver_intance/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.688    led_driver_intance/cnt_reg[24]_i_1_n_5
    SLICE_X38Y38         FDRE                                         r  led_driver_intance/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    14.855    led_driver_intance/CLK
    SLICE_X38Y38         FDRE                                         r  led_driver_intance/cnt_reg[26]/C
                         clock pessimism              0.275    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X38Y38         FDRE (Setup_fdre_C_D)        0.109    15.203    led_driver_intance/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                  7.515    

Slack (MET) :             7.535ns  (required time - arrival time)
  Source:                 led_driver_intance/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.979ns (78.543%)  route 0.541ns (21.457%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.692     5.148    led_driver_intance/CLK
    SLICE_X38Y32         FDRE                                         r  led_driver_intance/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  led_driver_intance/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.207    led_driver_intance/cnt_reg_n_0_[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.864 r  led_driver_intance/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    led_driver_intance/cnt_reg[0]_i_1_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  led_driver_intance/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    led_driver_intance/cnt_reg[4]_i_1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  led_driver_intance/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    led_driver_intance/cnt_reg[8]_i_1_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  led_driver_intance/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    led_driver_intance/cnt_reg[12]_i_1_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  led_driver_intance/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    led_driver_intance/cnt_reg[16]_i_1_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  led_driver_intance/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    led_driver_intance/cnt_reg[20]_i_1_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.668 r  led_driver_intance/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.668    led_driver_intance/cnt_reg[24]_i_1_n_7
    SLICE_X38Y38         FDRE                                         r  led_driver_intance/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    14.855    led_driver_intance/CLK
    SLICE_X38Y38         FDRE                                         r  led_driver_intance/cnt_reg[24]/C
                         clock pessimism              0.275    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X38Y38         FDRE (Setup_fdre_C_D)        0.109    15.203    led_driver_intance/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -7.668    
  -------------------------------------------------------------------
                         slack                                  7.535    

Slack (MET) :             7.547ns  (required time - arrival time)
  Source:                 led_driver_intance/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.966ns (78.431%)  route 0.541ns (21.569%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.692     5.148    led_driver_intance/CLK
    SLICE_X38Y32         FDRE                                         r  led_driver_intance/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  led_driver_intance/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.207    led_driver_intance/cnt_reg_n_0_[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.864 r  led_driver_intance/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    led_driver_intance/cnt_reg[0]_i_1_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  led_driver_intance/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    led_driver_intance/cnt_reg[4]_i_1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  led_driver_intance/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    led_driver_intance/cnt_reg[8]_i_1_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  led_driver_intance/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    led_driver_intance/cnt_reg[12]_i_1_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  led_driver_intance/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    led_driver_intance/cnt_reg[16]_i_1_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.655 r  led_driver_intance/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.655    led_driver_intance/cnt_reg[20]_i_1_n_6
    SLICE_X38Y37         FDRE                                         r  led_driver_intance/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.576    14.854    led_driver_intance/CLK
    SLICE_X38Y37         FDRE                                         r  led_driver_intance/cnt_reg[21]/C
                         clock pessimism              0.275    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X38Y37         FDRE (Setup_fdre_C_D)        0.109    15.202    led_driver_intance/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  7.547    

Slack (MET) :             7.555ns  (required time - arrival time)
  Source:                 led_driver_intance/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.958ns (78.362%)  route 0.541ns (21.638%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.692     5.148    led_driver_intance/CLK
    SLICE_X38Y32         FDRE                                         r  led_driver_intance/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  led_driver_intance/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.207    led_driver_intance/cnt_reg_n_0_[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.864 r  led_driver_intance/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    led_driver_intance/cnt_reg[0]_i_1_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  led_driver_intance/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    led_driver_intance/cnt_reg[4]_i_1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  led_driver_intance/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    led_driver_intance/cnt_reg[8]_i_1_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  led_driver_intance/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    led_driver_intance/cnt_reg[12]_i_1_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  led_driver_intance/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    led_driver_intance/cnt_reg[16]_i_1_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.647 r  led_driver_intance/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.647    led_driver_intance/cnt_reg[20]_i_1_n_4
    SLICE_X38Y37         FDRE                                         r  led_driver_intance/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.576    14.854    led_driver_intance/CLK
    SLICE_X38Y37         FDRE                                         r  led_driver_intance/cnt_reg[23]/C
                         clock pessimism              0.275    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X38Y37         FDRE (Setup_fdre_C_D)        0.109    15.202    led_driver_intance/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  7.555    

Slack (MET) :             7.631ns  (required time - arrival time)
  Source:                 led_driver_intance/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.882ns (77.684%)  route 0.541ns (22.316%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.692     5.148    led_driver_intance/CLK
    SLICE_X38Y32         FDRE                                         r  led_driver_intance/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  led_driver_intance/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.207    led_driver_intance/cnt_reg_n_0_[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.864 r  led_driver_intance/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    led_driver_intance/cnt_reg[0]_i_1_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  led_driver_intance/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    led_driver_intance/cnt_reg[4]_i_1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  led_driver_intance/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    led_driver_intance/cnt_reg[8]_i_1_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  led_driver_intance/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    led_driver_intance/cnt_reg[12]_i_1_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  led_driver_intance/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    led_driver_intance/cnt_reg[16]_i_1_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.571 r  led_driver_intance/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.571    led_driver_intance/cnt_reg[20]_i_1_n_5
    SLICE_X38Y37         FDRE                                         r  led_driver_intance/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.576    14.854    led_driver_intance/CLK
    SLICE_X38Y37         FDRE                                         r  led_driver_intance/cnt_reg[22]/C
                         clock pessimism              0.275    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X38Y37         FDRE (Setup_fdre_C_D)        0.109    15.202    led_driver_intance/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                  7.631    

Slack (MET) :             7.651ns  (required time - arrival time)
  Source:                 led_driver_intance/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.862ns (77.498%)  route 0.541ns (22.502%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.692     5.148    led_driver_intance/CLK
    SLICE_X38Y32         FDRE                                         r  led_driver_intance/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  led_driver_intance/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.207    led_driver_intance/cnt_reg_n_0_[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.864 r  led_driver_intance/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    led_driver_intance/cnt_reg[0]_i_1_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  led_driver_intance/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    led_driver_intance/cnt_reg[4]_i_1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  led_driver_intance/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    led_driver_intance/cnt_reg[8]_i_1_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  led_driver_intance/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    led_driver_intance/cnt_reg[12]_i_1_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  led_driver_intance/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    led_driver_intance/cnt_reg[16]_i_1_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.551 r  led_driver_intance/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.551    led_driver_intance/cnt_reg[20]_i_1_n_7
    SLICE_X38Y37         FDRE                                         r  led_driver_intance/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.576    14.854    led_driver_intance/CLK
    SLICE_X38Y37         FDRE                                         r  led_driver_intance/cnt_reg[20]/C
                         clock pessimism              0.275    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X38Y37         FDRE (Setup_fdre_C_D)        0.109    15.202    led_driver_intance/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  7.651    

Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 led_driver_intance/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.692     5.148    led_driver_intance/CLK
    SLICE_X38Y32         FDRE                                         r  led_driver_intance/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  led_driver_intance/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.207    led_driver_intance/cnt_reg_n_0_[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.864 r  led_driver_intance/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    led_driver_intance/cnt_reg[0]_i_1_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  led_driver_intance/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    led_driver_intance/cnt_reg[4]_i_1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  led_driver_intance/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    led_driver_intance/cnt_reg[8]_i_1_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  led_driver_intance/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    led_driver_intance/cnt_reg[12]_i_1_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.538 r  led_driver_intance/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.538    led_driver_intance/cnt_reg[16]_i_1_n_6
    SLICE_X38Y36         FDRE                                         r  led_driver_intance/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575    14.853    led_driver_intance/CLK
    SLICE_X38Y36         FDRE                                         r  led_driver_intance/cnt_reg[17]/C
                         clock pessimism              0.275    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X38Y36         FDRE (Setup_fdre_C_D)        0.109    15.201    led_driver_intance/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.671ns  (required time - arrival time)
  Source:                 led_driver_intance/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 1.841ns (77.299%)  route 0.541ns (22.701%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.692     5.148    led_driver_intance/CLK
    SLICE_X38Y32         FDRE                                         r  led_driver_intance/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  led_driver_intance/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.207    led_driver_intance/cnt_reg_n_0_[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.864 r  led_driver_intance/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    led_driver_intance/cnt_reg[0]_i_1_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  led_driver_intance/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    led_driver_intance/cnt_reg[4]_i_1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  led_driver_intance/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    led_driver_intance/cnt_reg[8]_i_1_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  led_driver_intance/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    led_driver_intance/cnt_reg[12]_i_1_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.530 r  led_driver_intance/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.530    led_driver_intance/cnt_reg[16]_i_1_n_4
    SLICE_X38Y36         FDRE                                         r  led_driver_intance/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575    14.853    led_driver_intance/CLK
    SLICE_X38Y36         FDRE                                         r  led_driver_intance/cnt_reg[19]/C
                         clock pessimism              0.275    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X38Y36         FDRE (Setup_fdre_C_D)        0.109    15.201    led_driver_intance/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  7.671    

Slack (MET) :             7.747ns  (required time - arrival time)
  Source:                 led_driver_intance/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.765ns (76.551%)  route 0.541ns (23.449%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.456 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.692     5.148    led_driver_intance/CLK
    SLICE_X38Y32         FDRE                                         r  led_driver_intance/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  led_driver_intance/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.207    led_driver_intance/cnt_reg_n_0_[1]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.864 r  led_driver_intance/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    led_driver_intance/cnt_reg[0]_i_1_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  led_driver_intance/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    led_driver_intance/cnt_reg[4]_i_1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  led_driver_intance/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    led_driver_intance/cnt_reg[8]_i_1_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  led_driver_intance/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    led_driver_intance/cnt_reg[12]_i_1_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.454 r  led_driver_intance/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.454    led_driver_intance/cnt_reg[16]_i_1_n_5
    SLICE_X38Y36         FDRE                                         r  led_driver_intance/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.575    14.853    led_driver_intance/CLK
    SLICE_X38Y36         FDRE                                         r  led_driver_intance/cnt_reg[18]/C
                         clock pessimism              0.275    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X38Y36         FDRE (Setup_fdre_C_D)        0.109    15.201    led_driver_intance/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  7.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 led_driver_intance/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/led_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.424    led_driver_intance/CLK
    SLICE_X38Y38         FDRE                                         r  led_driver_intance/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164     1.588 r  led_driver_intance/cnt_reg[25]/Q
                         net (fo=2, routed)           0.122     1.710    led_driver_intance/cnt_reg[25]
    SLICE_X39Y37         FDRE                                         r  led_driver_intance/led_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.936    led_driver_intance/CLK
    SLICE_X39Y37         FDRE                                         r  led_driver_intance/led_o_reg[3]/C
                         clock pessimism             -0.498     1.438    
    SLICE_X39Y37         FDRE (Hold_fdre_C_D)         0.066     1.504    led_driver_intance/led_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 led_driver_intance/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/led_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.377%)  route 0.155ns (48.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.590     1.423    led_driver_intance/CLK
    SLICE_X38Y37         FDRE                                         r  led_driver_intance/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     1.587 r  led_driver_intance/cnt_reg[23]/Q
                         net (fo=2, routed)           0.155     1.742    led_driver_intance/cnt_reg[23]
    SLICE_X39Y37         FDRE                                         r  led_driver_intance/led_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.936    led_driver_intance/CLK
    SLICE_X39Y37         FDRE                                         r  led_driver_intance/led_o_reg[1]/C
                         clock pessimism             -0.500     1.436    
    SLICE_X39Y37         FDRE (Hold_fdre_C_D)         0.070     1.506    led_driver_intance/led_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 led_driver_intance/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.422    led_driver_intance/CLK
    SLICE_X38Y34         FDRE                                         r  led_driver_intance/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.164     1.586 r  led_driver_intance/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.701    led_driver_intance/cnt_reg_n_0_[10]
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.811 r  led_driver_intance/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.811    led_driver_intance/cnt_reg[8]_i_1_n_5
    SLICE_X38Y34         FDRE                                         r  led_driver_intance/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.858     1.934    led_driver_intance/CLK
    SLICE_X38Y34         FDRE                                         r  led_driver_intance/cnt_reg[10]/C
                         clock pessimism             -0.512     1.422    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.134     1.556    led_driver_intance/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 led_driver_intance/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.590     1.423    led_driver_intance/CLK
    SLICE_X38Y37         FDRE                                         r  led_driver_intance/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     1.587 r  led_driver_intance/cnt_reg[22]/Q
                         net (fo=1, routed)           0.114     1.702    led_driver_intance/cnt_reg_n_0_[22]
    SLICE_X38Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.812 r  led_driver_intance/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.812    led_driver_intance/cnt_reg[20]_i_1_n_5
    SLICE_X38Y37         FDRE                                         r  led_driver_intance/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.936    led_driver_intance/CLK
    SLICE_X38Y37         FDRE                                         r  led_driver_intance/cnt_reg[22]/C
                         clock pessimism             -0.513     1.423    
    SLICE_X38Y37         FDRE (Hold_fdre_C_D)         0.134     1.557    led_driver_intance/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 led_driver_intance/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.422    led_driver_intance/CLK
    SLICE_X38Y35         FDRE                                         r  led_driver_intance/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.586 r  led_driver_intance/cnt_reg[14]/Q
                         net (fo=1, routed)           0.114     1.701    led_driver_intance/cnt_reg_n_0_[14]
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.811 r  led_driver_intance/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.811    led_driver_intance/cnt_reg[12]_i_1_n_5
    SLICE_X38Y35         FDRE                                         r  led_driver_intance/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.859     1.935    led_driver_intance/CLK
    SLICE_X38Y35         FDRE                                         r  led_driver_intance/cnt_reg[14]/C
                         clock pessimism             -0.513     1.422    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.134     1.556    led_driver_intance/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 led_driver_intance/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.422    led_driver_intance/CLK
    SLICE_X38Y36         FDRE                                         r  led_driver_intance/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.164     1.586 r  led_driver_intance/cnt_reg[18]/Q
                         net (fo=1, routed)           0.114     1.701    led_driver_intance/cnt_reg_n_0_[18]
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.811 r  led_driver_intance/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.811    led_driver_intance/cnt_reg[16]_i_1_n_5
    SLICE_X38Y36         FDRE                                         r  led_driver_intance/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.859     1.935    led_driver_intance/CLK
    SLICE_X38Y36         FDRE                                         r  led_driver_intance/cnt_reg[18]/C
                         clock pessimism             -0.513     1.422    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.134     1.556    led_driver_intance/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 led_driver_intance/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.588     1.421    led_driver_intance/CLK
    SLICE_X38Y33         FDRE                                         r  led_driver_intance/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164     1.585 r  led_driver_intance/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.700    led_driver_intance/cnt_reg_n_0_[6]
    SLICE_X38Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.810 r  led_driver_intance/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.810    led_driver_intance/cnt_reg[4]_i_1_n_5
    SLICE_X38Y33         FDRE                                         r  led_driver_intance/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.857     1.933    led_driver_intance/CLK
    SLICE_X38Y33         FDRE                                         r  led_driver_intance/cnt_reg[6]/C
                         clock pessimism             -0.512     1.421    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.134     1.555    led_driver_intance/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 led_driver_intance/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.587     1.420    led_driver_intance/CLK
    SLICE_X38Y32         FDRE                                         r  led_driver_intance/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.584 r  led_driver_intance/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.699    led_driver_intance/cnt_reg_n_0_[2]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.809 r  led_driver_intance/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.809    led_driver_intance/cnt_reg[0]_i_1_n_5
    SLICE_X38Y32         FDRE                                         r  led_driver_intance/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.856     1.932    led_driver_intance/CLK
    SLICE_X38Y32         FDRE                                         r  led_driver_intance/cnt_reg[2]/C
                         clock pessimism             -0.512     1.420    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.134     1.554    led_driver_intance/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 led_driver_intance/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.424    led_driver_intance/CLK
    SLICE_X38Y38         FDRE                                         r  led_driver_intance/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164     1.588 r  led_driver_intance/cnt_reg[26]/Q
                         net (fo=2, routed)           0.127     1.715    led_driver_intance/cnt_reg[26]
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.825 r  led_driver_intance/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    led_driver_intance/cnt_reg[24]_i_1_n_5
    SLICE_X38Y38         FDRE                                         r  led_driver_intance/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.862     1.938    led_driver_intance/CLK
    SLICE_X38Y38         FDRE                                         r  led_driver_intance/cnt_reg[26]/C
                         clock pessimism             -0.514     1.424    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.134     1.558    led_driver_intance/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 led_driver_intance/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.422    led_driver_intance/CLK
    SLICE_X38Y34         FDRE                                         r  led_driver_intance/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.164     1.586 r  led_driver_intance/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.701    led_driver_intance/cnt_reg_n_0_[10]
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.847 r  led_driver_intance/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    led_driver_intance/cnt_reg[8]_i_1_n_4
    SLICE_X38Y34         FDRE                                         r  led_driver_intance/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.858     1.934    led_driver_intance/CLK
    SLICE_X38Y34         FDRE                                         r  led_driver_intance/cnt_reg[11]/C
                         clock pessimism             -0.512     1.422    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.134     1.556    led_driver_intance/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y32   led_driver_intance/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y34   led_driver_intance/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y34   led_driver_intance/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y35   led_driver_intance/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y35   led_driver_intance/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y35   led_driver_intance/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y35   led_driver_intance/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y36   led_driver_intance/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y36   led_driver_intance/cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   led_driver_intance/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   led_driver_intance/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   led_driver_intance/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   led_driver_intance/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y34   led_driver_intance/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y34   led_driver_intance/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y35   led_driver_intance/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y35   led_driver_intance/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y35   led_driver_intance/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y35   led_driver_intance/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y37   led_driver_intance/cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y37   led_driver_intance/cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y37   led_driver_intance/cnt_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y37   led_driver_intance/cnt_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y37   led_driver_intance/led_o_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y37   led_driver_intance/led_o_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   led_driver_intance/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y34   led_driver_intance/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y34   led_driver_intance/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   led_driver_intance/cnt_reg[1]/C



