{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675668492433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675668492433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 06 16:28:12 2023 " "Processing started: Mon Feb 06 16:28:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675668492433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675668492433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32I_System -c RV32I_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32I_System -c RV32I_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675668492433 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1675668492690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/lec/undergraduate/cose222-ca-design-risc-v/m4/rv32i_class_project/rv32i_system/decoder/addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/lec/undergraduate/cose222-ca-design-risc-v/m4/rv32i_class_project/rv32i_system/decoder/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Addr_Decoder " "Found entity 1: Addr_Decoder" {  } { { "../RV32I_System/Decoder/Addr_Decoder.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/Decoder/Addr_Decoder.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675668492720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675668492720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/lec/undergraduate/cose222-ca-design-risc-v/m4/rv32i_class_project/rv32i_system/altera_mem_dual_port/ram2port_inst_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/lec/undergraduate/cose222-ca-design-risc-v/m4/rv32i_class_project/rv32i_system/altera_mem_dual_port/ram2port_inst_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2port_inst_data " "Found entity 1: ram2port_inst_data" {  } { { "../RV32I_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675668492722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675668492722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/lec/undergraduate/cose222-ca-design-risc-v/m4/rv32i_class_project/rv32i_system/altera_pll/altpll_clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/lec/undergraduate/cose222-ca-design-risc-v/m4/rv32i_class_project/rv32i_system/altera_pll/altpll_clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL_clkgen " "Found entity 1: ALTPLL_clkgen" {  } { { "../RV32I_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/Altera_PLL/ALTPLL_clkgen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675668492724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675668492724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/lec/undergraduate/cose222-ca-design-risc-v/m4/rv32i_class_project/rv32i_system/rv32i_system.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/lec/undergraduate/cose222-ca-design-risc-v/m4/rv32i_class_project/rv32i_system/rv32i_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 RV32I_System " "Found entity 1: RV32I_System" {  } { { "../RV32I_System/RV32I_System.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_System.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675668492726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675668492726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/lec/undergraduate/cose222-ca-design-risc-v/m4/rv32i_class_project/rv32i_system/gpio/gpio.v 2 2 " "Found 2 design units, including 2 entities, in source file /file/lec/undergraduate/cose222-ca-design-risc-v/m4/rv32i_class_project/rv32i_system/gpio/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Found entity 1: GPIO" {  } { { "../RV32I_System/GPIO/GPIO.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/GPIO/GPIO.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675668492728 ""} { "Info" "ISGN_ENTITY_NAME" "2 pulse_gen " "Found entity 2: pulse_gen" {  } { { "../RV32I_System/GPIO/GPIO.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/GPIO/GPIO.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675668492728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675668492728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Memwrite memwrite rv32i_cpu.v(16) " "Verilog HDL Declaration information at rv32i_cpu.v(16): object \"Memwrite\" differs only in case from object \"memwrite\" in the same scope" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675668492729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/lec/undergraduate/cose222-ca-design-risc-v/m4/rv32i_class_project/rv32i_system/rv32i_cpu/rv32i_cpu.v 5 5 " "Found 5 design units, including 5 entities, in source file /file/lec/undergraduate/cose222-ca-design-risc-v/m4/rv32i_class_project/rv32i_system/rv32i_cpu/rv32i_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_cpu " "Found entity 1: rv32i_cpu" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675668492731 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller " "Found entity 2: controller" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675668492731 ""} { "Info" "ISGN_ENTITY_NAME" "3 maindec " "Found entity 3: maindec" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675668492731 ""} { "Info" "ISGN_ENTITY_NAME" "4 aludec " "Found entity 4: aludec" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675668492731 ""} { "Info" "ISGN_ENTITY_NAME" "5 datapath " "Found entity 5: datapath" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 215 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675668492731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675668492731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/lec/undergraduate/cose222-ca-design-risc-v/m4/rv32i_class_project/rv32i_system/rv32i_cpu/basic_modules.v 5 5 " "Found 5 design units, including 5 entities, in source file /file/lec/undergraduate/cose222-ca-design-risc-v/m4/rv32i_class_project/rv32i_system/rv32i_cpu/basic_modules.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../RV32I_System/RV32I_CPU/basic_modules.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/basic_modules.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675668492733 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu " "Found entity 2: alu" {  } { { "../RV32I_System/RV32I_CPU/basic_modules.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/basic_modules.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675668492733 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder_32bit " "Found entity 3: adder_32bit" {  } { { "../RV32I_System/RV32I_CPU/basic_modules.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/basic_modules.v" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675668492733 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder_1bit " "Found entity 4: adder_1bit" {  } { { "../RV32I_System/RV32I_CPU/basic_modules.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/basic_modules.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675668492733 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2 " "Found entity 5: mux2" {  } { { "../RV32I_System/RV32I_CPU/basic_modules.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/basic_modules.v" 302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675668492733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675668492733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/lec/undergraduate/cose222-ca-design-risc-v/m4/rv32i_class_project/rv32i_system/timer/timercounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/lec/undergraduate/cose222-ca-design-risc-v/m4/rv32i_class_project/rv32i_system/timer/timercounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerCounter " "Found entity 1: TimerCounter" {  } { { "../RV32I_System/Timer/TimerCounter.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/Timer/TimerCounter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675668492735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675668492735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f3bne rv32i_cpu.v(419) " "Verilog HDL Implicit Net warning at rv32i_cpu.v(419): created implicit net for \"f3bne\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 419 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675668492735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f3bge rv32i_cpu.v(421) " "Verilog HDL Implicit Net warning at rv32i_cpu.v(421): created implicit net for \"f3bge\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 421 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675668492735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f3bltu rv32i_cpu.v(422) " "Verilog HDL Implicit Net warning at rv32i_cpu.v(422): created implicit net for \"f3bltu\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 422 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675668492735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f3bgeu rv32i_cpu.v(423) " "Verilog HDL Implicit Net warning at rv32i_cpu.v(423): created implicit net for \"f3bgeu\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 423 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675668492735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bne_taken rv32i_cpu.v(426) " "Verilog HDL Implicit Net warning at rv32i_cpu.v(426): created implicit net for \"bne_taken\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 426 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675668492735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bge_taken rv32i_cpu.v(428) " "Verilog HDL Implicit Net warning at rv32i_cpu.v(428): created implicit net for \"bge_taken\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 428 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675668492735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bltu_taken rv32i_cpu.v(429) " "Verilog HDL Implicit Net warning at rv32i_cpu.v(429): created implicit net for \"bltu_taken\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 429 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675668492735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bgeu_taken rv32i_cpu.v(430) " "Verilog HDL Implicit Net warning at rv32i_cpu.v(430): created implicit net for \"bgeu_taken\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 430 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675668492735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jalr_dest rv32i_cpu.v(434) " "Verilog HDL Implicit Net warning at rv32i_cpu.v(434): created implicit net for \"jalr_dest\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 434 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675668492735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RV32I_System " "Elaborating entity \"RV32I_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1675668492780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL_clkgen ALTPLL_clkgen:pll0 " "Elaborating entity \"ALTPLL_clkgen\" for hierarchy \"ALTPLL_clkgen:pll0\"" {  } { { "../RV32I_System/RV32I_System.v" "pll0" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_System.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ALTPLL_clkgen:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ALTPLL_clkgen:pll0\|altpll:altpll_component\"" {  } { { "../RV32I_System/Altera_PLL/ALTPLL_clkgen.v" "altpll_component" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/Altera_PLL/ALTPLL_clkgen.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTPLL_clkgen:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"ALTPLL_clkgen:pll0\|altpll:altpll_component\"" {  } { { "../RV32I_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/Altera_PLL/ALTPLL_clkgen.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTPLL_clkgen:pll0\|altpll:altpll_component " "Instantiated megafunction \"ALTPLL_clkgen:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 25000 " "Parameter \"clk1_phase_shift\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 50000 " "Parameter \"clk2_phase_shift\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ALTPLL_clkgen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ALTPLL_clkgen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492810 ""}  } { { "../RV32I_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/Altera_PLL/ALTPLL_clkgen.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675668492810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_clkgen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_clkgen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL_clkgen_altpll " "Found entity 1: ALTPLL_clkgen_altpll" {  } { { "db/altpll_clkgen_altpll.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System_Syn/db/altpll_clkgen_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675668492858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675668492858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL_clkgen_altpll ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated " "Elaborating entity \"ALTPLL_clkgen_altpll\" for hierarchy \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_cpu rv32i_cpu:icpu " "Elaborating entity \"rv32i_cpu\" for hierarchy \"rv32i_cpu:icpu\"" {  } { { "../RV32I_System/RV32I_System.v" "icpu" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_System.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller rv32i_cpu:icpu\|controller:i_controller " "Elaborating entity \"controller\" for hierarchy \"rv32i_cpu:icpu\|controller:i_controller\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "i_controller" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec rv32i_cpu:icpu\|controller:i_controller\|maindec:i_maindec " "Elaborating entity \"maindec\" for hierarchy \"rv32i_cpu:icpu\|controller:i_controller\|maindec:i_maindec\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "i_maindec" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec rv32i_cpu:icpu\|controller:i_controller\|aludec:i_aludec " "Elaborating entity \"aludec\" for hierarchy \"rv32i_cpu:icpu\|controller:i_controller\|aludec:i_aludec\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "i_aludec" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492878 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "rv32i_cpu.v(195) " "Verilog HDL Case Statement warning at rv32i_cpu.v(195): case item expression covers a value already covered by a previous case item" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 195 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1675668492879 "|RV32I_System|rv32i_cpu:icpu|controller:i_controller|aludec:i_aludec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath rv32i_cpu:icpu\|datapath:i_datapath " "Elaborating entity \"datapath\" for hierarchy \"rv32i_cpu:icpu\|datapath:i_datapath\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "i_datapath" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492883 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jalr_dest rv32i_cpu.v(434) " "Verilog HDL or VHDL warning at rv32i_cpu.v(434): object \"jalr_dest\" assigned a value but never read" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 434 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1675668492884 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDEX_rs1 rv32i_cpu.v(281) " "Verilog HDL or VHDL warning at rv32i_cpu.v(281): object \"IDEX_rs1\" assigned a value but never read" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1675668492884 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDEX_auipc rv32i_cpu.v(286) " "Verilog HDL or VHDL warning at rv32i_cpu.v(286): object \"IDEX_auipc\" assigned a value but never read" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1675668492884 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDEX_lui rv32i_cpu.v(286) " "Verilog HDL or VHDL warning at rv32i_cpu.v(286): object \"IDEX_lui\" assigned a value but never read" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1675668492884 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDEX_alusrc rv32i_cpu.v(287) " "Verilog HDL or VHDL warning at rv32i_cpu.v(287): object \"IDEX_alusrc\" assigned a value but never read" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1675668492884 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDEX_regwrite rv32i_cpu.v(287) " "Verilog HDL or VHDL warning at rv32i_cpu.v(287): object \"IDEX_regwrite\" assigned a value but never read" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1675668492884 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDEX_alucontrol rv32i_cpu.v(288) " "Verilog HDL or VHDL warning at rv32i_cpu.v(288): object \"IDEX_alucontrol\" assigned a value but never read" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1675668492884 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDEX_memtoreg rv32i_cpu.v(289) " "Verilog HDL or VHDL warning at rv32i_cpu.v(289): object \"IDEX_memtoreg\" assigned a value but never read" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1675668492885 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDEX_branch rv32i_cpu.v(290) " "Verilog HDL or VHDL warning at rv32i_cpu.v(290): object \"IDEX_branch\" assigned a value but never read" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1675668492885 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDEX_jal rv32i_cpu.v(290) " "Verilog HDL or VHDL warning at rv32i_cpu.v(290): object \"IDEX_jal\" assigned a value but never read" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1675668492885 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDEX_jalr rv32i_cpu.v(290) " "Verilog HDL or VHDL warning at rv32i_cpu.v(290): object \"IDEX_jalr\" assigned a value but never read" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1675668492885 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMEM_rs2 rv32i_cpu.v(362) " "Verilog HDL or VHDL warning at rv32i_cpu.v(362): object \"EXMEM_rs2\" assigned a value but never read" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 362 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1675668492885 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMEM_memwrite rv32i_cpu.v(368) " "Verilog HDL or VHDL warning at rv32i_cpu.v(368): object \"EXMEM_memwrite\" assigned a value but never read" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 368 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1675668492885 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "EXMEM_jalr_dest rv32i_cpu.v(370) " "Verilog HDL warning at rv32i_cpu.v(370): object EXMEM_jalr_dest used but never assigned" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 370 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1675668492885 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEMWB_aluout rv32i_cpu.v(402) " "Verilog HDL or VHDL warning at rv32i_cpu.v(402): object \"MEMWB_aluout\" assigned a value but never read" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 402 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1675668492885 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEMWB_memtoreg rv32i_cpu.v(405) " "Verilog HDL or VHDL warning at rv32i_cpu.v(405): object \"MEMWB_memtoreg\" assigned a value but never read" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 405 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1675668492885 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IFID_inst rv32i_cpu.v(262) " "Verilog HDL Always Construct warning at rv32i_cpu.v(262): inferring latch(es) for variable \"IFID_inst\", which holds its previous value in one or more paths through the always construct" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675668492885 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rv32i_cpu.v(351) " "Verilog HDL warning at rv32i_cpu.v(351): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 351 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1675668492886 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rv32i_cpu.v(357) " "Verilog HDL warning at rv32i_cpu.v(357): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 357 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1675668492887 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rv32i_cpu.v(373) " "Verilog HDL warning at rv32i_cpu.v(373): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 373 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1675668492887 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rv32i_cpu.v(374) " "Verilog HDL warning at rv32i_cpu.v(374): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 374 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1675668492887 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rv32i_cpu.v(375) " "Verilog HDL warning at rv32i_cpu.v(375): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 375 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1675668492887 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rv32i_cpu.v(376) " "Verilog HDL warning at rv32i_cpu.v(376): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 376 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1675668492887 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rv32i_cpu.v(377) " "Verilog HDL warning at rv32i_cpu.v(377): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 377 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1675668492887 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rv32i_cpu.v(379) " "Verilog HDL warning at rv32i_cpu.v(379): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 379 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1675668492887 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rv32i_cpu.v(380) " "Verilog HDL warning at rv32i_cpu.v(380): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 380 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1675668492887 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rv32i_cpu.v(381) " "Verilog HDL warning at rv32i_cpu.v(381): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 381 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1675668492887 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rv32i_cpu.v(382) " "Verilog HDL warning at rv32i_cpu.v(382): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 382 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1675668492887 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rv32i_cpu.v(383) " "Verilog HDL warning at rv32i_cpu.v(383): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 383 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1675668492887 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rv32i_cpu.v(384) " "Verilog HDL warning at rv32i_cpu.v(384): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 384 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1675668492887 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rv32i_cpu.v(385) " "Verilog HDL warning at rv32i_cpu.v(385): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 385 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1675668492887 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rv32i_cpu.v(386) " "Verilog HDL warning at rv32i_cpu.v(386): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 386 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1675668492887 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rv32i_cpu.v(387) " "Verilog HDL warning at rv32i_cpu.v(387): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 387 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1675668492887 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rv32i_cpu.v(388) " "Verilog HDL warning at rv32i_cpu.v(388): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 388 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1675668492887 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rv32i_cpu.v(389) " "Verilog HDL warning at rv32i_cpu.v(389): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 389 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1675668492888 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rv32i_cpu.v(390) " "Verilog HDL warning at rv32i_cpu.v(390): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 390 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1675668492888 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rv32i_cpu.v(398) " "Verilog HDL warning at rv32i_cpu.v(398): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 398 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1675668492888 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rv32i_cpu.v(408) " "Verilog HDL warning at rv32i_cpu.v(408): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 408 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1675668492888 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rv32i_cpu.v(409) " "Verilog HDL warning at rv32i_cpu.v(409): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 409 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1675668492888 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rv32i_cpu.v(410) " "Verilog HDL warning at rv32i_cpu.v(410): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 410 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1675668492888 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rv32i_cpu.v(411) " "Verilog HDL warning at rv32i_cpu.v(411): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 411 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1675668492888 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rv32i_cpu.v(412) " "Verilog HDL warning at rv32i_cpu.v(412): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 412 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1675668492888 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rv32i_cpu.v(434) " "Verilog HDL assignment warning at rv32i_cpu.v(434): truncated value with size 32 to match size of target (1)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675668492889 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "EXMEM_jalr_dest 0 rv32i_cpu.v(370) " "Net \"EXMEM_jalr_dest\" at rv32i_cpu.v(370) has no driver or initial value, using a default initial value '0'" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 370 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1675668492892 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_inst\[7\] rv32i_cpu.v(262) " "Inferred latch for \"IFID_inst\[7\]\" at rv32i_cpu.v(262)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675668492894 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_inst\[8\] rv32i_cpu.v(262) " "Inferred latch for \"IFID_inst\[8\]\" at rv32i_cpu.v(262)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675668492894 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_inst\[9\] rv32i_cpu.v(262) " "Inferred latch for \"IFID_inst\[9\]\" at rv32i_cpu.v(262)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675668492894 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_inst\[10\] rv32i_cpu.v(262) " "Inferred latch for \"IFID_inst\[10\]\" at rv32i_cpu.v(262)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675668492894 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_inst\[11\] rv32i_cpu.v(262) " "Inferred latch for \"IFID_inst\[11\]\" at rv32i_cpu.v(262)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675668492894 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_inst\[12\] rv32i_cpu.v(262) " "Inferred latch for \"IFID_inst\[12\]\" at rv32i_cpu.v(262)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675668492894 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_inst\[13\] rv32i_cpu.v(262) " "Inferred latch for \"IFID_inst\[13\]\" at rv32i_cpu.v(262)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675668492894 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_inst\[14\] rv32i_cpu.v(262) " "Inferred latch for \"IFID_inst\[14\]\" at rv32i_cpu.v(262)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675668492894 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_inst\[15\] rv32i_cpu.v(262) " "Inferred latch for \"IFID_inst\[15\]\" at rv32i_cpu.v(262)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675668492894 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_inst\[16\] rv32i_cpu.v(262) " "Inferred latch for \"IFID_inst\[16\]\" at rv32i_cpu.v(262)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675668492894 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_inst\[17\] rv32i_cpu.v(262) " "Inferred latch for \"IFID_inst\[17\]\" at rv32i_cpu.v(262)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675668492894 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_inst\[18\] rv32i_cpu.v(262) " "Inferred latch for \"IFID_inst\[18\]\" at rv32i_cpu.v(262)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675668492894 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_inst\[19\] rv32i_cpu.v(262) " "Inferred latch for \"IFID_inst\[19\]\" at rv32i_cpu.v(262)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675668492894 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_inst\[20\] rv32i_cpu.v(262) " "Inferred latch for \"IFID_inst\[20\]\" at rv32i_cpu.v(262)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675668492894 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_inst\[21\] rv32i_cpu.v(262) " "Inferred latch for \"IFID_inst\[21\]\" at rv32i_cpu.v(262)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675668492894 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_inst\[22\] rv32i_cpu.v(262) " "Inferred latch for \"IFID_inst\[22\]\" at rv32i_cpu.v(262)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675668492894 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_inst\[23\] rv32i_cpu.v(262) " "Inferred latch for \"IFID_inst\[23\]\" at rv32i_cpu.v(262)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675668492895 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_inst\[24\] rv32i_cpu.v(262) " "Inferred latch for \"IFID_inst\[24\]\" at rv32i_cpu.v(262)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675668492895 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_inst\[25\] rv32i_cpu.v(262) " "Inferred latch for \"IFID_inst\[25\]\" at rv32i_cpu.v(262)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675668492895 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_inst\[26\] rv32i_cpu.v(262) " "Inferred latch for \"IFID_inst\[26\]\" at rv32i_cpu.v(262)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675668492895 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_inst\[27\] rv32i_cpu.v(262) " "Inferred latch for \"IFID_inst\[27\]\" at rv32i_cpu.v(262)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675668492895 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_inst\[28\] rv32i_cpu.v(262) " "Inferred latch for \"IFID_inst\[28\]\" at rv32i_cpu.v(262)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675668492895 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_inst\[29\] rv32i_cpu.v(262) " "Inferred latch for \"IFID_inst\[29\]\" at rv32i_cpu.v(262)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675668492895 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_inst\[30\] rv32i_cpu.v(262) " "Inferred latch for \"IFID_inst\[30\]\" at rv32i_cpu.v(262)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675668492895 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_inst\[31\] rv32i_cpu.v(262) " "Inferred latch for \"IFID_inst\[31\]\" at rv32i_cpu.v(262)" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675668492895 "|RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile rv32i_cpu:icpu\|datapath:i_datapath\|regfile:i_regfile " "Elaborating entity \"regfile\" for hierarchy \"rv32i_cpu:icpu\|datapath:i_datapath\|regfile:i_regfile\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "i_regfile" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu rv32i_cpu:icpu\|datapath:i_datapath\|alu:i_alu " "Elaborating entity \"alu\" for hierarchy \"rv32i_cpu:icpu\|datapath:i_datapath\|alu:i_alu\"" {  } { { "../RV32I_System/RV32I_CPU/rv32i_cpu.v" "i_alu" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/rv32i_cpu.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bit rv32i_cpu:icpu\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32 " "Elaborating entity \"adder_32bit\" for hierarchy \"rv32i_cpu:icpu\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\"" {  } { { "../RV32I_System/RV32I_CPU/basic_modules.v" "iadder32" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/basic_modules.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_1bit rv32i_cpu:icpu\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit31 " "Elaborating entity \"adder_1bit\" for hierarchy \"rv32i_cpu:icpu\|datapath:i_datapath\|alu:i_alu\|adder_32bit:iadder32\|adder_1bit:bit31\"" {  } { { "../RV32I_System/RV32I_CPU/basic_modules.v" "bit31" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_CPU/basic_modules.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668492988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2port_inst_data ram2port_inst_data:iMem " "Elaborating entity \"ram2port_inst_data\" for hierarchy \"ram2port_inst_data:iMem\"" {  } { { "../RV32I_System/RV32I_System.v" "iMem" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_System.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram2port_inst_data:iMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram2port_inst_data:iMem\|altsyncram:altsyncram_component\"" {  } { { "../RV32I_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" "altsyncram_component" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram2port_inst_data:iMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram2port_inst_data:iMem\|altsyncram:altsyncram_component\"" {  } { { "../RV32I_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675668493047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram2port_inst_data:iMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram2port_inst_data:iMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file insts_data.mif " "Parameter \"init_file\" = \"insts_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493048 ""}  } { { "../RV32I_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/Altera_Mem_Dual_Port/ram2port_inst_data.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675668493048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ul2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ul2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ul2 " "Found entity 1: altsyncram_5ul2" {  } { { "db/altsyncram_5ul2.tdf" "" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System_Syn/db/altsyncram_5ul2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675668493095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675668493095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ul2 ram2port_inst_data:iMem\|altsyncram:altsyncram_component\|altsyncram_5ul2:auto_generated " "Elaborating entity \"altsyncram_5ul2\" for hierarchy \"ram2port_inst_data:iMem\|altsyncram:altsyncram_component\|altsyncram_5ul2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addr_Decoder Addr_Decoder:iDecoder " "Elaborating entity \"Addr_Decoder\" for hierarchy \"Addr_Decoder:iDecoder\"" {  } { { "../RV32I_System/RV32I_System.v" "iDecoder" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_System.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerCounter TimerCounter:iTimer " "Elaborating entity \"TimerCounter\" for hierarchy \"TimerCounter:iTimer\"" {  } { { "../RV32I_System/RV32I_System.v" "iTimer" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_System.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO GPIO:iGPIO " "Elaborating entity \"GPIO\" for hierarchy \"GPIO:iGPIO\"" {  } { { "../RV32I_System/RV32I_System.v" "iGPIO" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/RV32I_System.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen GPIO:iGPIO\|pulse_gen:button1 " "Elaborating entity \"pulse_gen\" for hierarchy \"GPIO:iGPIO\|pulse_gen:button1\"" {  } { { "../RV32I_System/GPIO/GPIO.v" "button1" { Text "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System/GPIO/GPIO.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675668493105 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1675668501075 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "60 " "60 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1675668505286 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System_Syn/output_files/RV32I_System.map.smsg " "Generated suppressed messages file C:/File/Lec/undergraduate/COSE222-CA-design-RISC-V/M4/RV32I_Class_Project/RV32I_System_Syn/output_files/RV32I_System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1675668505387 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1675668505697 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675668505697 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3925 " "Implemented 3925 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1675668506158 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1675668506158 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3840 " "Implemented 3840 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1675668506158 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1675668506158 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1675668506158 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1675668506158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675668506206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 06 16:28:26 2023 " "Processing ended: Mon Feb 06 16:28:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675668506206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675668506206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675668506206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675668506206 ""}
