Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Jan 14 18:51:18 2022
| Host         : niklasPC running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file board_top_timing_summary_routed.rpt -pb board_top_timing_summary_routed.pb -rpx board_top_timing_summary_routed.rpx -warn_on_violation
| Design       : board_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                        Violations  
---------  ----------------  -----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                 1           
TIMING-17  Critical Warning  Non-clocked sequential cell                                        319         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                          1           
LUTAR-1    Warning           LUT drives async reset alert                                       2           
TIMING-18  Warning           Missing input or output delay                                      3           
TIMING-23  Warning           Combinational loop found                                           8           
TIMING-47  Warning           False path or asynchronous clock group between synchronous clocks  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (719)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2289)
5. checking no_input_delay (6)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (8)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (719)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U63/port15_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U63/port16_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U63/port17_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U63/port18_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U63/port19_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U63/port20_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U63/port21_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U63/port22_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U68/port15_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U68/port16_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U68/port17_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U68/port18_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U68/port19_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U68/port20_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U68/port21_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U68/port22_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U70/port15_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U70/port16_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U70/port17_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U70/port18_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U70/port19_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U70/port20_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U70/port21_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U70/port22_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U71/port15_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U71/port16_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U71/port17_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U71/port18_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U71/port19_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U71/port20_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U71/port21_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U71/port22_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: r_clkEEPROMDiv_reg[1]/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: r_clkRamDiv_reg[1]/Q (HIGH)

 There are 149 register/latch pins with no clock driven by root clock pin: r_oszClkDiv_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2289)
---------------------------------------------------
 There are 2289 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (8)
---------------------
 There are 8 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.550        0.000                      0                   92        0.186        0.000                      0                   92        3.000        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
i_clk100                   {0.000 5.000}        10.000          100.000         
inst_clk5Mhz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk5_clk_wiz_5Mhz        {0.000 62.500}       125.000         8.000           
  clkEEPROM_clk_wiz_5Mhz   {43.945 106.445}     125.000         8.000           
  clkRam_clk_wiz_5Mhz      {31.055 93.555}      125.000         8.000           
  clkfbout_clk_wiz_5Mhz    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk100                         4.550        0.000                      0                   78        0.186        0.000                      0                   78        4.500        0.000                       0                    63  
inst_clk5Mhz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk5_clk_wiz_5Mhz            122.403        0.000                      0                   10        0.417        0.000                      0                   10       62.000        0.000                       0                    13  
  clkEEPROM_clk_wiz_5Mhz       120.933        0.000                      0                    2        0.468        0.000                      0                    2       62.000        0.000                       0                     4  
  clkRam_clk_wiz_5Mhz          121.086        0.000                      0                    2        0.232        0.000                      0                    2       62.000        0.000                       0                     4  
  clkfbout_clk_wiz_5Mhz                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             i_clk100                              
(none)             i_clk100           clk5_clk_wiz_5Mhz  
(none)                                i_clk100           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 clk5_clk_wiz_5Mhz                             
(none)                 clkfbout_clk_wiz_5Mhz                         
(none)                 i_clk100                                      
(none)                                        clk5_clk_wiz_5Mhz      
(none)                                        i_clk100               


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk100
  To Clock:  i_clk100

Setup :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 uart/inst_tx/r_clkCount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_tx/r_clkCount_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 1.375ns (25.660%)  route 3.984ns (74.340%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.622     5.225    uart/inst_tx/i_clk100
    SLICE_X58Y83         FDCE                                         r  uart/inst_tx/r_clkCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDCE (Prop_fdce_C_Q)         0.478     5.703 f  uart/inst_tx/r_clkCount_reg[5]/Q
                         net (fo=4, routed)           0.690     6.392    uart/inst_tx/r_clkCount_reg_n_0_[5]
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.295     6.687 r  uart/inst_tx/r_clkCount[10]_i_5/O
                         net (fo=1, routed)           0.263     6.950    uart/inst_tx/r_clkCount[10]_i_5_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.074 r  uart/inst_tx/r_clkCount[10]_i_4/O
                         net (fo=1, routed)           1.106     8.180    uart/inst_tx/r_clkCount[10]_i_4_n_0
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.150     8.330 r  uart/inst_tx/r_clkCount[10]_i_2/O
                         net (fo=11, routed)          1.357     9.687    uart/inst_tx/r_clkCount[10]_i_2_n_0
    SLICE_X59Y82         LUT3 (Prop_lut3_I0_O)        0.328    10.015 r  uart/inst_tx/r_clkCount[6]_i_1/O
                         net (fo=1, routed)           0.568    10.583    uart/inst_tx/r_clkCount[6]_i_1_n_0
    SLICE_X58Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.501    14.924    uart/inst_tx/i_clk100
    SLICE_X58Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[6]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X58Y82         FDCE (Setup_fdce_C_D)       -0.031    15.133    uart/inst_tx/r_clkCount_reg[6]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  4.550    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 uart/inst_tx/r_clkCount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_tx/r_clkCount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.791ns  (logic 1.375ns (28.698%)  route 3.416ns (71.302%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.622     5.225    uart/inst_tx/i_clk100
    SLICE_X58Y83         FDCE                                         r  uart/inst_tx/r_clkCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDCE (Prop_fdce_C_Q)         0.478     5.703 f  uart/inst_tx/r_clkCount_reg[5]/Q
                         net (fo=4, routed)           0.690     6.392    uart/inst_tx/r_clkCount_reg_n_0_[5]
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.295     6.687 r  uart/inst_tx/r_clkCount[10]_i_5/O
                         net (fo=1, routed)           0.263     6.950    uart/inst_tx/r_clkCount[10]_i_5_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.074 r  uart/inst_tx/r_clkCount[10]_i_4/O
                         net (fo=1, routed)           1.106     8.180    uart/inst_tx/r_clkCount[10]_i_4_n_0
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.150     8.330 r  uart/inst_tx/r_clkCount[10]_i_2/O
                         net (fo=11, routed)          1.358     9.688    uart/inst_tx/r_clkCount[10]_i_2_n_0
    SLICE_X59Y82         LUT2 (Prop_lut2_I0_O)        0.328    10.016 r  uart/inst_tx/r_clkCount[0]_i_1/O
                         net (fo=1, routed)           0.000    10.016    uart/inst_tx/r_clkCount[0]_i_1_n_0
    SLICE_X59Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.501    14.924    uart/inst_tx/i_clk100
    SLICE_X59Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[0]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X59Y82         FDCE (Setup_fdce_C_D)        0.029    15.193    uart/inst_tx/r_clkCount_reg[0]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.179ns  (required time - arrival time)
  Source:                 uart/inst_tx/r_clkCount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_tx/r_clkCount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.791ns  (logic 1.375ns (28.698%)  route 3.416ns (71.302%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.622     5.225    uart/inst_tx/i_clk100
    SLICE_X58Y83         FDCE                                         r  uart/inst_tx/r_clkCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDCE (Prop_fdce_C_Q)         0.478     5.703 f  uart/inst_tx/r_clkCount_reg[5]/Q
                         net (fo=4, routed)           0.690     6.392    uart/inst_tx/r_clkCount_reg_n_0_[5]
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.295     6.687 r  uart/inst_tx/r_clkCount[10]_i_5/O
                         net (fo=1, routed)           0.263     6.950    uart/inst_tx/r_clkCount[10]_i_5_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.074 r  uart/inst_tx/r_clkCount[10]_i_4/O
                         net (fo=1, routed)           1.106     8.180    uart/inst_tx/r_clkCount[10]_i_4_n_0
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.150     8.330 r  uart/inst_tx/r_clkCount[10]_i_2/O
                         net (fo=11, routed)          1.358     9.688    uart/inst_tx/r_clkCount[10]_i_2_n_0
    SLICE_X59Y82         LUT4 (Prop_lut4_I0_O)        0.328    10.016 r  uart/inst_tx/r_clkCount[7]_i_1/O
                         net (fo=1, routed)           0.000    10.016    uart/inst_tx/r_clkCount[7]_i_1_n_0
    SLICE_X59Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.501    14.924    uart/inst_tx/i_clk100
    SLICE_X59Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[7]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X59Y82         FDCE (Setup_fdce_C_D)        0.031    15.195    uart/inst_tx/r_clkCount_reg[7]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  5.179    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 uart/inst_tx/r_clkCount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_tx/r_clkCount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 1.405ns (29.142%)  route 3.416ns (70.858%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.622     5.225    uart/inst_tx/i_clk100
    SLICE_X58Y83         FDCE                                         r  uart/inst_tx/r_clkCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDCE (Prop_fdce_C_Q)         0.478     5.703 f  uart/inst_tx/r_clkCount_reg[5]/Q
                         net (fo=4, routed)           0.690     6.392    uart/inst_tx/r_clkCount_reg_n_0_[5]
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.295     6.687 r  uart/inst_tx/r_clkCount[10]_i_5/O
                         net (fo=1, routed)           0.263     6.950    uart/inst_tx/r_clkCount[10]_i_5_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.074 r  uart/inst_tx/r_clkCount[10]_i_4/O
                         net (fo=1, routed)           1.106     8.180    uart/inst_tx/r_clkCount[10]_i_4_n_0
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.150     8.330 r  uart/inst_tx/r_clkCount[10]_i_2/O
                         net (fo=11, routed)          1.358     9.688    uart/inst_tx/r_clkCount[10]_i_2_n_0
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.358    10.046 r  uart/inst_tx/r_clkCount[8]_i_1/O
                         net (fo=1, routed)           0.000    10.046    uart/inst_tx/r_clkCount[8]_i_1_n_0
    SLICE_X59Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.501    14.924    uart/inst_tx/i_clk100
    SLICE_X59Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[8]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X59Y82         FDCE (Setup_fdce_C_D)        0.075    15.239    uart/inst_tx/r_clkCount_reg[8]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 uart/inst_tx/r_clkCount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_tx/r_clkCount_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 1.403ns (29.112%)  route 3.416ns (70.888%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.622     5.225    uart/inst_tx/i_clk100
    SLICE_X58Y83         FDCE                                         r  uart/inst_tx/r_clkCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDCE (Prop_fdce_C_Q)         0.478     5.703 f  uart/inst_tx/r_clkCount_reg[5]/Q
                         net (fo=4, routed)           0.690     6.392    uart/inst_tx/r_clkCount_reg_n_0_[5]
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.295     6.687 r  uart/inst_tx/r_clkCount[10]_i_5/O
                         net (fo=1, routed)           0.263     6.950    uart/inst_tx/r_clkCount[10]_i_5_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.074 r  uart/inst_tx/r_clkCount[10]_i_4/O
                         net (fo=1, routed)           1.106     8.180    uart/inst_tx/r_clkCount[10]_i_4_n_0
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.150     8.330 r  uart/inst_tx/r_clkCount[10]_i_2/O
                         net (fo=11, routed)          1.358     9.688    uart/inst_tx/r_clkCount[10]_i_2_n_0
    SLICE_X59Y82         LUT4 (Prop_lut4_I0_O)        0.356    10.044 r  uart/inst_tx/r_clkCount[10]_i_1/O
                         net (fo=1, routed)           0.000    10.044    uart/inst_tx/r_clkCount[10]_i_1_n_0
    SLICE_X59Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.501    14.924    uart/inst_tx/i_clk100
    SLICE_X59Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[10]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X59Y82         FDCE (Setup_fdce_C_D)        0.075    15.239    uart/inst_tx/r_clkCount_reg[10]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 uart/inst_tx/r_clkCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_tx/r_clkCount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.182ns (24.660%)  route 3.611ns (75.340%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.621     5.224    uart/inst_tx/i_clk100
    SLICE_X59Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDCE (Prop_fdce_C_Q)         0.456     5.680 r  uart/inst_tx/r_clkCount_reg[0]/Q
                         net (fo=9, routed)           0.880     6.560    uart/inst_tx/r_clkCount_reg_n_0_[0]
    SLICE_X59Y83         LUT6 (Prop_lut6_I4_O)        0.124     6.684 r  uart/inst_tx/r_clkCount[10]_i_5/O
                         net (fo=1, routed)           0.263     6.947    uart/inst_tx/r_clkCount[10]_i_5_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.071 r  uart/inst_tx/r_clkCount[10]_i_4/O
                         net (fo=1, routed)           1.106     8.177    uart/inst_tx/r_clkCount[10]_i_4_n_0
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.150     8.327 r  uart/inst_tx/r_clkCount[10]_i_2/O
                         net (fo=11, routed)          1.362     9.689    uart/inst_tx/r_clkCount[10]_i_2_n_0
    SLICE_X58Y83         LUT3 (Prop_lut3_I0_O)        0.328    10.017 r  uart/inst_tx/r_clkCount[1]_i_1/O
                         net (fo=1, routed)           0.000    10.017    uart/inst_tx/r_clkCount[1]_i_1_n_0
    SLICE_X58Y83         FDCE                                         r  uart/inst_tx/r_clkCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502    14.925    uart/inst_tx/i_clk100
    SLICE_X58Y83         FDCE                                         r  uart/inst_tx/r_clkCount_reg[1]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X58Y83         FDCE (Setup_fdce_C_D)        0.077    15.242    uart/inst_tx/r_clkCount_reg[1]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 uart/inst_tx/r_clkCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_tx/r_clkCount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 1.206ns (25.035%)  route 3.611ns (74.965%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.621     5.224    uart/inst_tx/i_clk100
    SLICE_X59Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDCE (Prop_fdce_C_Q)         0.456     5.680 r  uart/inst_tx/r_clkCount_reg[0]/Q
                         net (fo=9, routed)           0.880     6.560    uart/inst_tx/r_clkCount_reg_n_0_[0]
    SLICE_X59Y83         LUT6 (Prop_lut6_I4_O)        0.124     6.684 r  uart/inst_tx/r_clkCount[10]_i_5/O
                         net (fo=1, routed)           0.263     6.947    uart/inst_tx/r_clkCount[10]_i_5_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.071 r  uart/inst_tx/r_clkCount[10]_i_4/O
                         net (fo=1, routed)           1.106     8.177    uart/inst_tx/r_clkCount[10]_i_4_n_0
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.150     8.327 r  uart/inst_tx/r_clkCount[10]_i_2/O
                         net (fo=11, routed)          1.362     9.689    uart/inst_tx/r_clkCount[10]_i_2_n_0
    SLICE_X58Y83         LUT3 (Prop_lut3_I0_O)        0.352    10.041 r  uart/inst_tx/r_clkCount[5]_i_1/O
                         net (fo=1, routed)           0.000    10.041    uart/inst_tx/r_clkCount[5]_i_1_n_0
    SLICE_X58Y83         FDCE                                         r  uart/inst_tx/r_clkCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502    14.925    uart/inst_tx/i_clk100
    SLICE_X58Y83         FDCE                                         r  uart/inst_tx/r_clkCount_reg[5]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X58Y83         FDCE (Setup_fdce_C_D)        0.118    15.283    uart/inst_tx/r_clkCount_reg[5]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.320ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/r_dataCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.648ns  (logic 1.824ns (39.239%)  route 2.824ns (60.761%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.618     5.220    uart/inst_rx/i_clk100
    SLICE_X66Y102        FDCE                                         r  uart/inst_rx/r_clkCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDCE (Prop_fdce_C_Q)         0.478     5.698 f  uart/inst_rx/r_clkCount_reg[14]/Q
                         net (fo=2, routed)           0.829     6.528    uart/inst_rx/r_clkCount_reg_n_0_[14]
    SLICE_X66Y101        LUT6 (Prop_lut6_I1_O)        0.295     6.823 f  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.282     7.105    uart/inst_rx/FSM_sequential_state[1]_i_7_n_0
    SLICE_X66Y101        LUT5 (Prop_lut5_I1_O)        0.117     7.222 f  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.436     7.657    uart/inst_rx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X63Y101        LUT3 (Prop_lut3_I0_O)        0.331     7.988 r  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.276     8.264    uart/inst_rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X63Y101        LUT2 (Prop_lut2_I1_O)        0.119     8.383 f  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.326     8.709    uart/inst_rx/o_data[7]_i_2_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I5_O)        0.332     9.041 r  uart/inst_rx/r_dataCount[2]_i_2/O
                         net (fo=3, routed)           0.676     9.717    uart/inst_rx/r_dataCount
    SLICE_X63Y101        LUT3 (Prop_lut3_I1_O)        0.152     9.869 r  uart/inst_rx/r_dataCount[0]_i_1/O
                         net (fo=1, routed)           0.000     9.869    uart/inst_rx/r_dataCount[0]_i_1_n_0
    SLICE_X63Y101        FDRE                                         r  uart/inst_rx/r_dataCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.496    14.918    uart/inst_rx/i_clk100
    SLICE_X63Y101        FDRE                                         r  uart/inst_rx/r_dataCount_reg[0]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X63Y101        FDRE (Setup_fdre_C_D)        0.047    15.189    uart/inst_rx/r_dataCount_reg[0]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                  5.320    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 uart/inst_tx/r_clkCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_tx/o_serialOut_reg/CE
                            (rising edge-triggered cell FDPE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 1.047ns (25.394%)  route 3.076ns (74.606%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.622     5.225    uart/inst_tx/i_clk100
    SLICE_X60Y83         FDCE                                         r  uart/inst_tx/r_clkCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.478     5.703 f  uart/inst_tx/r_clkCount_reg[3]/Q
                         net (fo=6, routed)           0.842     6.544    uart/inst_tx/r_clkCount_reg_n_0_[3]
    SLICE_X59Y83         LUT6 (Prop_lut6_I3_O)        0.295     6.839 r  uart/inst_tx/FSM_sequential_r_state[1]_i_5/O
                         net (fo=1, routed)           0.433     7.272    uart/inst_tx/FSM_sequential_r_state[1]_i_5_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.396 r  uart/inst_tx/FSM_sequential_r_state[1]_i_3/O
                         net (fo=7, routed)           1.419     8.815    uart/inst_tx/FSM_sequential_r_state[1]_i_3_n_0
    SLICE_X62Y93         LUT3 (Prop_lut3_I0_O)        0.150     8.965 r  uart/inst_tx/o_serialOut_i_1/O
                         net (fo=1, routed)           0.383     9.348    uart/inst_tx/o_serialOut_i_1_n_0
    SLICE_X62Y93         FDPE                                         r  uart/inst_tx/o_serialOut_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.511    14.934    uart/inst_tx/i_clk100
    SLICE_X62Y93         FDPE                                         r  uart/inst_tx/o_serialOut_reg/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X62Y93         FDPE (Setup_fdpe_C_CE)      -0.393    14.764    uart/inst_tx/o_serialOut_reg
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 uart/inst_tx/r_clkCount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_tx/r_clkCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 1.375ns (30.165%)  route 3.183ns (69.835%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.622     5.225    uart/inst_tx/i_clk100
    SLICE_X58Y83         FDCE                                         r  uart/inst_tx/r_clkCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDCE (Prop_fdce_C_Q)         0.478     5.703 f  uart/inst_tx/r_clkCount_reg[5]/Q
                         net (fo=4, routed)           0.690     6.392    uart/inst_tx/r_clkCount_reg_n_0_[5]
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.295     6.687 r  uart/inst_tx/r_clkCount[10]_i_5/O
                         net (fo=1, routed)           0.263     6.950    uart/inst_tx/r_clkCount[10]_i_5_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.074 r  uart/inst_tx/r_clkCount[10]_i_4/O
                         net (fo=1, routed)           1.106     8.180    uart/inst_tx/r_clkCount[10]_i_4_n_0
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.150     8.330 r  uart/inst_tx/r_clkCount[10]_i_2/O
                         net (fo=11, routed)          1.125     9.455    uart/inst_tx/r_clkCount[10]_i_2_n_0
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.328     9.783 r  uart/inst_tx/r_clkCount[2]_i_1/O
                         net (fo=1, routed)           0.000     9.783    uart/inst_tx/r_clkCount[2]_i_1_n_0
    SLICE_X60Y83         FDCE                                         r  uart/inst_tx/r_clkCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502    14.925    uart/inst_tx/i_clk100
    SLICE_X60Y83         FDCE                                         r  uart/inst_tx/r_clkCount_reg[2]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X60Y83         FDCE (Setup_fdce_C_D)        0.077    15.242    uart/inst_tx/r_clkCount_reg[2]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  5.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart/inst_tx/r_clkCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_tx/r_clkCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (57.005%)  route 0.143ns (42.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.560     1.479    uart/inst_tx/i_clk100
    SLICE_X59Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  uart/inst_tx/r_clkCount_reg[0]/Q
                         net (fo=9, routed)           0.143     1.763    uart/inst_tx/r_clkCount_reg_n_0_[0]
    SLICE_X60Y83         LUT5 (Prop_lut5_I3_O)        0.048     1.811 r  uart/inst_tx/r_clkCount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.811    uart/inst_tx/r_clkCount[3]_i_1_n_0
    SLICE_X60Y83         FDCE                                         r  uart/inst_tx/r_clkCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.830     1.995    uart/inst_tx/i_clk100
    SLICE_X60Y83         FDCE                                         r  uart/inst_tx/r_clkCount_reg[3]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X60Y83         FDCE (Hold_fdce_C_D)         0.131     1.625    uart/inst_tx/r_clkCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart/inst_tx/FSM_sequential_r_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_tx/o_serialOut_reg/D
                            (rising edge-triggered cell FDPE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.568     1.487    uart/inst_tx/i_clk100
    SLICE_X63Y93         FDCE                                         r  uart/inst_tx/FSM_sequential_r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  uart/inst_tx/FSM_sequential_r_state_reg[0]/Q
                         net (fo=15, routed)          0.133     1.761    uart/inst_tx/r_state__0[0]
    SLICE_X62Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.806 r  uart/inst_tx/o_serialOut_i_2/O
                         net (fo=1, routed)           0.000     1.806    uart/inst_tx/o_serialOut_i_2_n_0
    SLICE_X62Y93         FDPE                                         r  uart/inst_tx/o_serialOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.839     2.004    uart/inst_tx/i_clk100
    SLICE_X62Y93         FDPE                                         r  uart/inst_tx/o_serialOut_reg/C
                         clock pessimism             -0.503     1.500    
    SLICE_X62Y93         FDPE (Hold_fdpe_C_D)         0.120     1.620    uart/inst_tx/o_serialOut_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 uart/inst_tx/r_clkCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_tx/r_clkCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.613%)  route 0.143ns (43.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.560     1.479    uart/inst_tx/i_clk100
    SLICE_X59Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  uart/inst_tx/r_clkCount_reg[0]/Q
                         net (fo=9, routed)           0.143     1.763    uart/inst_tx/r_clkCount_reg_n_0_[0]
    SLICE_X60Y83         LUT4 (Prop_lut4_I3_O)        0.045     1.808 r  uart/inst_tx/r_clkCount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.808    uart/inst_tx/r_clkCount[2]_i_1_n_0
    SLICE_X60Y83         FDCE                                         r  uart/inst_tx/r_clkCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.830     1.995    uart/inst_tx/i_clk100
    SLICE_X60Y83         FDCE                                         r  uart/inst_tx/r_clkCount_reg[2]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X60Y83         FDCE (Hold_fdce_C_D)         0.120     1.614    uart/inst_tx/r_clkCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 uart/inst_rx/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[7]
                            (rising edge-triggered cell FIFO18E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.164ns (29.911%)  route 0.384ns (70.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.482    uart/inst_rx/i_clk100
    SLICE_X62Y102        FDRE                                         r  uart/inst_rx/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  uart/inst_rx/o_data_reg[7]/Q
                         net (fo=2, routed)           0.384     2.031    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[7]
    RAMB18_X1Y40         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.876     2.041    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y40         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X1Y40         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[7])
                                                      0.296     1.837    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 uart/inst_rx/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.164ns (29.617%)  route 0.390ns (70.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.482    uart/inst_rx/i_clk100
    SLICE_X62Y100        FDRE                                         r  uart/inst_rx/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  uart/inst_rx/o_data_reg[1]/Q
                         net (fo=2, routed)           0.390     2.036    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[1]
    RAMB18_X1Y40         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.876     2.041    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y40         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X1Y40         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[1])
                                                      0.296     1.837    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 uart/inst_tx/r_stopCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_tx/r_stopCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.567     1.486    uart/inst_tx/i_clk100
    SLICE_X63Y90         FDCE                                         r  uart/inst_tx/r_stopCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDCE (Prop_fdce_C_Q)         0.128     1.614 r  uart/inst_tx/r_stopCount_reg[1]/Q
                         net (fo=3, routed)           0.084     1.698    uart/inst_tx/r_stopCount_reg_n_0_[1]
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.099     1.797 r  uart/inst_tx/r_stopCount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    uart/inst_tx/r_stopCount[2]_i_1_n_0
    SLICE_X63Y90         FDCE                                         r  uart/inst_tx/r_stopCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.838     2.003    uart/inst_tx/i_clk100
    SLICE_X63Y90         FDCE                                         r  uart/inst_tx/r_stopCount_reg[2]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X63Y90         FDCE (Hold_fdce_C_D)         0.092     1.578    uart/inst_tx/r_stopCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart/inst_rx/r_clkCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/r_clkCount_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.364%)  route 0.149ns (41.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.482    uart/inst_rx/i_clk100
    SLICE_X66Y102        FDCE                                         r  uart/inst_rx/r_clkCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDCE (Prop_fdce_C_Q)         0.164     1.646 r  uart/inst_rx/r_clkCount_reg[0]/Q
                         net (fo=18, routed)          0.149     1.796    uart/inst_rx/r_clkCount_reg_n_0_[0]
    SLICE_X66Y102        LUT5 (Prop_lut5_I1_O)        0.045     1.841 r  uart/inst_rx/r_clkCount[15]_i_1/O
                         net (fo=1, routed)           0.000     1.841    uart/inst_rx/r_clkCount[15]
    SLICE_X66Y102        FDCE                                         r  uart/inst_rx/r_clkCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     2.000    uart/inst_rx/i_clk100
    SLICE_X66Y102        FDCE                                         r  uart/inst_rx/r_clkCount_reg[15]/C
                         clock pessimism             -0.517     1.482    
    SLICE_X66Y102        FDCE (Hold_fdce_C_D)         0.121     1.603    uart/inst_rx/r_clkCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart/inst_rx/o_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.482    uart/inst_rx/i_clk100
    SLICE_X62Y101        FDRE                                         r  uart/inst_rx/o_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  uart/inst_rx/o_data_reg[0]/Q
                         net (fo=2, routed)           0.149     1.796    uart/inst_rx/din[0]
    SLICE_X62Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.841 r  uart/inst_rx/o_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.841    uart/inst_rx/o_data[0]_i_1_n_0
    SLICE_X62Y101        FDRE                                         r  uart/inst_rx/o_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.833     1.999    uart/inst_rx/i_clk100
    SLICE_X62Y101        FDRE                                         r  uart/inst_rx/o_data_reg[0]/C
                         clock pessimism             -0.516     1.482    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.121     1.603    uart/inst_rx/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart/inst_rx/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.482    uart/inst_rx/i_clk100
    SLICE_X62Y100        FDRE                                         r  uart/inst_rx/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  uart/inst_rx/o_data_reg[3]/Q
                         net (fo=2, routed)           0.149     1.796    uart/inst_rx/din[3]
    SLICE_X62Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.841 r  uart/inst_rx/o_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.841    uart/inst_rx/o_data[3]_i_1_n_0
    SLICE_X62Y100        FDRE                                         r  uart/inst_rx/o_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.833     1.999    uart/inst_rx/i_clk100
    SLICE_X62Y100        FDRE                                         r  uart/inst_rx/o_data_reg[3]/C
                         clock pessimism             -0.516     1.482    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.121     1.603    uart/inst_rx/o_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 uart/inst_rx/r_serialIn_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/rr_serialIn_reg/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.814%)  route 0.165ns (50.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.561     1.480    uart/inst_rx/i_clk100
    SLICE_X66Y107        FDCE                                         r  uart/inst_rx/r_serialIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDCE (Prop_fdce_C_Q)         0.164     1.644 r  uart/inst_rx/r_serialIn_reg/Q
                         net (fo=1, routed)           0.165     1.810    uart/inst_rx/r_serialIn
    SLICE_X64Y104        FDCE                                         r  uart/inst_rx/rr_serialIn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.834     1.999    uart/inst_rx/i_clk100
    SLICE_X64Y104        FDCE                                         r  uart/inst_rx/rr_serialIn_reg/C
                         clock pessimism             -0.501     1.497    
    SLICE_X64Y104        FDCE (Hold_fdce_C_D)         0.070     1.567    uart/inst_rx/rr_serialIn_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk100 }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y40    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     FIFO18E1/RDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     BUFG/I          n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X64Y101   uart/inst_rx/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X64Y101   uart/inst_rx/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X62Y101   uart/inst_rx/o_data_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X62Y100   uart/inst_rx/o_data_reg[1]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X62Y100   uart/inst_rx/o_data_reg[2]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X62Y100   uart/inst_rx/o_data_reg[3]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X62Y101   uart/inst_rx/o_data_reg[4]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X64Y101   uart/inst_rx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X64Y101   uart/inst_rx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X64Y101   uart/inst_rx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X64Y101   uart/inst_rx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X62Y101   uart/inst_rx/o_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X62Y101   uart/inst_rx/o_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X62Y100   uart/inst_rx/o_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X62Y100   uart/inst_rx/o_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X62Y100   uart/inst_rx/o_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X62Y100   uart/inst_rx/o_data_reg[2]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X64Y101   uart/inst_rx/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X64Y101   uart/inst_rx/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X64Y101   uart/inst_rx/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X64Y101   uart/inst_rx/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X62Y101   uart/inst_rx/o_data_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X62Y101   uart/inst_rx/o_data_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X62Y100   uart/inst_rx/o_data_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X62Y100   uart/inst_rx/o_data_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X62Y100   uart/inst_rx/o_data_reg[2]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X62Y100   uart/inst_rx/o_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  inst_clk5Mhz/inst/clk_in1
  To Clock:  inst_clk5Mhz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst_clk5Mhz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_clk5Mhz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk5_clk_wiz_5Mhz
  To Clock:  clk5_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      122.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             122.403ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        2.077ns  (logic 0.648ns (31.201%)  route 1.429ns (68.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 189.012 - 187.500 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 64.133 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.631    64.133    s_oszClk
    SLICE_X66Y95         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.524    64.657 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.796    65.454    r_breakpointSet
    SLICE_X66Y95         LUT1 (Prop_lut1_I0_O)        0.124    65.578 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.633    66.210    r_breakpoint[7]_i_1_n_0
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.509   189.012    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.096   189.108    
                         clock uncertainty           -0.293   188.815    
    SLICE_X65Y95         FDCE (Setup_fdce_C_CE)      -0.202   188.613    r_breakpoint_reg[0]
  -------------------------------------------------------------------
                         required time                        188.613    
                         arrival time                         -66.210    
  -------------------------------------------------------------------
                         slack                                122.403    

Slack (MET) :             122.403ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        2.077ns  (logic 0.648ns (31.201%)  route 1.429ns (68.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 189.012 - 187.500 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 64.133 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.631    64.133    s_oszClk
    SLICE_X66Y95         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.524    64.657 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.796    65.454    r_breakpointSet
    SLICE_X66Y95         LUT1 (Prop_lut1_I0_O)        0.124    65.578 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.633    66.210    r_breakpoint[7]_i_1_n_0
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.509   189.012    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.096   189.108    
                         clock uncertainty           -0.293   188.815    
    SLICE_X65Y95         FDCE (Setup_fdce_C_CE)      -0.202   188.613    r_breakpoint_reg[1]
  -------------------------------------------------------------------
                         required time                        188.613    
                         arrival time                         -66.210    
  -------------------------------------------------------------------
                         slack                                122.403    

Slack (MET) :             122.403ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        2.077ns  (logic 0.648ns (31.201%)  route 1.429ns (68.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 189.012 - 187.500 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 64.133 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.631    64.133    s_oszClk
    SLICE_X66Y95         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.524    64.657 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.796    65.454    r_breakpointSet
    SLICE_X66Y95         LUT1 (Prop_lut1_I0_O)        0.124    65.578 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.633    66.210    r_breakpoint[7]_i_1_n_0
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.509   189.012    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.096   189.108    
                         clock uncertainty           -0.293   188.815    
    SLICE_X65Y95         FDCE (Setup_fdce_C_CE)      -0.202   188.613    r_breakpoint_reg[2]
  -------------------------------------------------------------------
                         required time                        188.613    
                         arrival time                         -66.210    
  -------------------------------------------------------------------
                         slack                                122.403    

Slack (MET) :             122.403ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        2.077ns  (logic 0.648ns (31.201%)  route 1.429ns (68.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 189.012 - 187.500 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 64.133 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.631    64.133    s_oszClk
    SLICE_X66Y95         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.524    64.657 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.796    65.454    r_breakpointSet
    SLICE_X66Y95         LUT1 (Prop_lut1_I0_O)        0.124    65.578 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.633    66.210    r_breakpoint[7]_i_1_n_0
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.509   189.012    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.096   189.108    
                         clock uncertainty           -0.293   188.815    
    SLICE_X65Y95         FDCE (Setup_fdce_C_CE)      -0.202   188.613    r_breakpoint_reg[3]
  -------------------------------------------------------------------
                         required time                        188.613    
                         arrival time                         -66.210    
  -------------------------------------------------------------------
                         slack                                122.403    

Slack (MET) :             122.403ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        2.077ns  (logic 0.648ns (31.201%)  route 1.429ns (68.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 189.012 - 187.500 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 64.133 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.631    64.133    s_oszClk
    SLICE_X66Y95         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.524    64.657 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.796    65.454    r_breakpointSet
    SLICE_X66Y95         LUT1 (Prop_lut1_I0_O)        0.124    65.578 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.633    66.210    r_breakpoint[7]_i_1_n_0
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.509   189.012    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.096   189.108    
                         clock uncertainty           -0.293   188.815    
    SLICE_X65Y95         FDCE (Setup_fdce_C_CE)      -0.202   188.613    r_breakpoint_reg[4]
  -------------------------------------------------------------------
                         required time                        188.613    
                         arrival time                         -66.210    
  -------------------------------------------------------------------
                         slack                                122.403    

Slack (MET) :             122.648ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.835ns  (logic 0.648ns (35.311%)  route 1.187ns (64.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 189.012 - 187.500 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 64.133 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.631    64.133    s_oszClk
    SLICE_X66Y95         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.524    64.657 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.796    65.454    r_breakpointSet
    SLICE_X66Y95         LUT1 (Prop_lut1_I0_O)        0.124    65.578 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.391    65.969    r_breakpoint[7]_i_1_n_0
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.509   189.012    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.099   189.111    
                         clock uncertainty           -0.293   188.818    
    SLICE_X67Y95         FDCE (Setup_fdce_C_CE)      -0.202   188.616    r_breakpoint_reg[5]
  -------------------------------------------------------------------
                         required time                        188.616    
                         arrival time                         -65.968    
  -------------------------------------------------------------------
                         slack                                122.648    

Slack (MET) :             122.648ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.835ns  (logic 0.648ns (35.311%)  route 1.187ns (64.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 189.012 - 187.500 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 64.133 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.631    64.133    s_oszClk
    SLICE_X66Y95         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.524    64.657 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.796    65.454    r_breakpointSet
    SLICE_X66Y95         LUT1 (Prop_lut1_I0_O)        0.124    65.578 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.391    65.969    r_breakpoint[7]_i_1_n_0
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.509   189.012    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.099   189.111    
                         clock uncertainty           -0.293   188.818    
    SLICE_X67Y95         FDCE (Setup_fdce_C_CE)      -0.202   188.616    r_breakpoint_reg[6]
  -------------------------------------------------------------------
                         required time                        188.616    
                         arrival time                         -65.968    
  -------------------------------------------------------------------
                         slack                                122.648    

Slack (MET) :             122.648ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.835ns  (logic 0.648ns (35.311%)  route 1.187ns (64.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 189.012 - 187.500 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 64.133 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.631    64.133    s_oszClk
    SLICE_X66Y95         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.524    64.657 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.796    65.454    r_breakpointSet
    SLICE_X66Y95         LUT1 (Prop_lut1_I0_O)        0.124    65.578 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.391    65.969    r_breakpoint[7]_i_1_n_0
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.509   189.012    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.099   189.111    
                         clock uncertainty           -0.293   188.818    
    SLICE_X67Y95         FDCE (Setup_fdce_C_CE)      -0.202   188.616    r_breakpoint_reg[7]
  -------------------------------------------------------------------
                         required time                        188.616    
                         arrival time                         -65.968    
  -------------------------------------------------------------------
                         slack                                122.648    

Slack (MET) :             122.852ns  (required time - arrival time)
  Source:                 r_oszClkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_oszClkDiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz rise@125.000ns - clk5_clk_wiz_5Mhz rise@0.000ns)
  Data Path Delay:        1.884ns  (logic 0.580ns (30.784%)  route 1.304ns (69.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 126.511 - 125.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.630     1.632    s_oszClk
    SLICE_X51Y95         FDRE                                         r  r_oszClkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456     2.088 f  r_oszClkDiv_reg[0]/Q
                         net (fo=2, routed)           1.304     3.393    r_oszClkDiv__0[0]
    SLICE_X51Y95         LUT1 (Prop_lut1_I0_O)        0.124     3.517 r  r_oszClkDiv[0]_i_1/O
                         net (fo=1, routed)           0.000     3.517    p_0_in[0]
    SLICE_X51Y95         FDRE                                         r  r_oszClkDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                    125.000   125.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   125.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   126.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   122.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   124.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   125.003 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508   126.511    s_oszClk
    SLICE_X51Y95         FDRE                                         r  r_oszClkDiv_reg[0]/C
                         clock pessimism              0.121   126.632    
                         clock uncertainty           -0.293   126.339    
    SLICE_X51Y95         FDRE (Setup_fdre_C_D)        0.029   126.368    r_oszClkDiv_reg[0]
  -------------------------------------------------------------------
                         required time                        126.368    
                         arrival time                          -3.517    
  -------------------------------------------------------------------
                         slack                                122.852    

Slack (MET) :             122.870ns  (required time - arrival time)
  Source:                 r_oszClkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_oszClkDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz rise@125.000ns - clk5_clk_wiz_5Mhz rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.608ns (31.797%)  route 1.304ns (68.203%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 126.511 - 125.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.630     1.632    s_oszClk
    SLICE_X51Y95         FDRE                                         r  r_oszClkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456     2.088 r  r_oszClkDiv_reg[0]/Q
                         net (fo=2, routed)           1.304     3.393    r_oszClkDiv__0[0]
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.152     3.545 r  r_oszClkDiv[1]_i_1/O
                         net (fo=1, routed)           0.000     3.545    p_0_in[1]
    SLICE_X51Y95         FDRE                                         r  r_oszClkDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                    125.000   125.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   125.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   126.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   122.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   124.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   125.003 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.508   126.511    s_oszClk
    SLICE_X51Y95         FDRE                                         r  r_oszClkDiv_reg[1]/C
                         clock pessimism              0.121   126.632    
                         clock uncertainty           -0.293   126.339    
    SLICE_X51Y95         FDRE (Setup_fdre_C_D)        0.075   126.414    r_oszClkDiv_reg[1]
  -------------------------------------------------------------------
                         required time                        126.414    
                         arrival time                          -3.545    
  -------------------------------------------------------------------
                         slack                                122.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 r_oszClkDiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_oszClkDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz rise@0.000ns - clk5_clk_wiz_5Mhz rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.226ns (43.093%)  route 0.298ns (56.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563     0.565    s_oszClk
    SLICE_X51Y95         FDRE                                         r  r_oszClkDiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.128     0.693 r  r_oszClkDiv_reg[1]/Q
                         net (fo=2, routed)           0.298     0.991    r_oszClkDiv[1]
    SLICE_X51Y95         LUT2 (Prop_lut2_I1_O)        0.098     1.089 r  r_oszClkDiv[1]_i_1/O
                         net (fo=1, routed)           0.000     1.089    p_0_in[1]
    SLICE_X51Y95         FDRE                                         r  r_oszClkDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     0.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833     0.835    s_oszClk
    SLICE_X51Y95         FDRE                                         r  r_oszClkDiv_reg[1]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.107     0.672    r_oszClkDiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 r_oszClkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_oszClkDiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz rise@0.000ns - clk5_clk_wiz_5Mhz rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.149%)  route 0.452ns (70.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563     0.565    s_oszClk
    SLICE_X51Y95         FDRE                                         r  r_oszClkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     0.706 f  r_oszClkDiv_reg[0]/Q
                         net (fo=2, routed)           0.452     1.158    r_oszClkDiv__0[0]
    SLICE_X51Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.203 r  r_oszClkDiv[0]_i_1/O
                         net (fo=1, routed)           0.000     1.203    p_0_in[0]
    SLICE_X51Y95         FDRE                                         r  r_oszClkDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     0.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833     0.835    s_oszClk
    SLICE_X51Y95         FDRE                                         r  r_oszClkDiv_reg[0]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.091     0.656    r_oszClkDiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.615ns  (logic 0.212ns (34.466%)  route 0.403ns (65.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 63.340 - 62.500 ) 
    Source Clock Delay      (SCD):    0.568ns = ( 63.068 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.566    63.068    s_oszClk
    SLICE_X66Y95         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.167    63.235 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.275    63.510    r_breakpointSet
    SLICE_X66Y95         LUT1 (Prop_lut1_I0_O)        0.045    63.555 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.128    63.683    r_breakpoint[7]_i_1_n_0
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.838    63.340    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.259    63.081    
    SLICE_X67Y95         FDCE (Hold_fdce_C_CE)       -0.032    63.049    r_breakpoint_reg[5]
  -------------------------------------------------------------------
                         required time                        -63.049    
                         arrival time                          63.683    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.615ns  (logic 0.212ns (34.466%)  route 0.403ns (65.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 63.340 - 62.500 ) 
    Source Clock Delay      (SCD):    0.568ns = ( 63.068 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.566    63.068    s_oszClk
    SLICE_X66Y95         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.167    63.235 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.275    63.510    r_breakpointSet
    SLICE_X66Y95         LUT1 (Prop_lut1_I0_O)        0.045    63.555 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.128    63.683    r_breakpoint[7]_i_1_n_0
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.838    63.340    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.259    63.081    
    SLICE_X67Y95         FDCE (Hold_fdce_C_CE)       -0.032    63.049    r_breakpoint_reg[6]
  -------------------------------------------------------------------
                         required time                        -63.049    
                         arrival time                          63.683    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.615ns  (logic 0.212ns (34.466%)  route 0.403ns (65.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 63.340 - 62.500 ) 
    Source Clock Delay      (SCD):    0.568ns = ( 63.068 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.566    63.068    s_oszClk
    SLICE_X66Y95         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.167    63.235 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.275    63.510    r_breakpointSet
    SLICE_X66Y95         LUT1 (Prop_lut1_I0_O)        0.045    63.555 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.128    63.683    r_breakpoint[7]_i_1_n_0
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.838    63.340    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.259    63.081    
    SLICE_X67Y95         FDCE (Hold_fdce_C_CE)       -0.032    63.049    r_breakpoint_reg[7]
  -------------------------------------------------------------------
                         required time                        -63.049    
                         arrival time                          63.683    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.714ns  (logic 0.212ns (29.697%)  route 0.502ns (70.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 63.340 - 62.500 ) 
    Source Clock Delay      (SCD):    0.568ns = ( 63.068 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.566    63.068    s_oszClk
    SLICE_X66Y95         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.167    63.235 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.275    63.510    r_breakpointSet
    SLICE_X66Y95         LUT1 (Prop_lut1_I0_O)        0.045    63.555 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.227    63.781    r_breakpoint[7]_i_1_n_0
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.838    63.340    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.256    63.084    
    SLICE_X65Y95         FDCE (Hold_fdce_C_CE)       -0.032    63.052    r_breakpoint_reg[0]
  -------------------------------------------------------------------
                         required time                        -63.052    
                         arrival time                          63.781    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.714ns  (logic 0.212ns (29.697%)  route 0.502ns (70.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 63.340 - 62.500 ) 
    Source Clock Delay      (SCD):    0.568ns = ( 63.068 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.566    63.068    s_oszClk
    SLICE_X66Y95         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.167    63.235 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.275    63.510    r_breakpointSet
    SLICE_X66Y95         LUT1 (Prop_lut1_I0_O)        0.045    63.555 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.227    63.781    r_breakpoint[7]_i_1_n_0
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.838    63.340    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.256    63.084    
    SLICE_X65Y95         FDCE (Hold_fdce_C_CE)       -0.032    63.052    r_breakpoint_reg[1]
  -------------------------------------------------------------------
                         required time                        -63.052    
                         arrival time                          63.781    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.714ns  (logic 0.212ns (29.697%)  route 0.502ns (70.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 63.340 - 62.500 ) 
    Source Clock Delay      (SCD):    0.568ns = ( 63.068 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.566    63.068    s_oszClk
    SLICE_X66Y95         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.167    63.235 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.275    63.510    r_breakpointSet
    SLICE_X66Y95         LUT1 (Prop_lut1_I0_O)        0.045    63.555 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.227    63.781    r_breakpoint[7]_i_1_n_0
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.838    63.340    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.256    63.084    
    SLICE_X65Y95         FDCE (Hold_fdce_C_CE)       -0.032    63.052    r_breakpoint_reg[2]
  -------------------------------------------------------------------
                         required time                        -63.052    
                         arrival time                          63.781    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.714ns  (logic 0.212ns (29.697%)  route 0.502ns (70.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 63.340 - 62.500 ) 
    Source Clock Delay      (SCD):    0.568ns = ( 63.068 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.566    63.068    s_oszClk
    SLICE_X66Y95         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.167    63.235 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.275    63.510    r_breakpointSet
    SLICE_X66Y95         LUT1 (Prop_lut1_I0_O)        0.045    63.555 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.227    63.781    r_breakpoint[7]_i_1_n_0
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.838    63.340    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.256    63.084    
    SLICE_X65Y95         FDCE (Hold_fdce_C_CE)       -0.032    63.052    r_breakpoint_reg[3]
  -------------------------------------------------------------------
                         required time                        -63.052    
                         arrival time                          63.781    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.714ns  (logic 0.212ns (29.697%)  route 0.502ns (70.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 63.340 - 62.500 ) 
    Source Clock Delay      (SCD):    0.568ns = ( 63.068 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.566    63.068    s_oszClk
    SLICE_X66Y95         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDCE (Prop_fdce_C_Q)         0.167    63.235 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.275    63.510    r_breakpointSet
    SLICE_X66Y95         LUT1 (Prop_lut1_I0_O)        0.045    63.555 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.227    63.781    r_breakpoint[7]_i_1_n_0
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.838    63.340    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.256    63.084    
    SLICE_X65Y95         FDCE (Hold_fdce_C_CE)       -0.032    63.052    r_breakpoint_reg[4]
  -------------------------------------------------------------------
                         required time                        -63.052    
                         arrival time                          63.781    
  -------------------------------------------------------------------
                         slack                                  0.730    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk5_clk_wiz_5Mhz
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y3    inst_clk5Mhz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         125.000     123.751    MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X66Y95     r_breakpointSet_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X65Y95     r_breakpoint_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X65Y95     r_breakpoint_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X65Y95     r_breakpoint_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X65Y95     r_breakpoint_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X65Y95     r_breakpoint_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X67Y95     r_breakpoint_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X67Y95     r_breakpoint_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X66Y95     r_breakpointSet_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X66Y95     r_breakpointSet_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X65Y95     r_breakpoint_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X65Y95     r_breakpoint_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X65Y95     r_breakpoint_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X65Y95     r_breakpoint_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X65Y95     r_breakpoint_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X65Y95     r_breakpoint_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X65Y95     r_breakpoint_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X65Y95     r_breakpoint_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X66Y95     r_breakpointSet_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X66Y95     r_breakpointSet_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X65Y95     r_breakpoint_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X65Y95     r_breakpoint_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X65Y95     r_breakpoint_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X65Y95     r_breakpoint_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X65Y95     r_breakpoint_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X65Y95     r_breakpoint_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X65Y95     r_breakpoint_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X65Y95     r_breakpoint_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkEEPROM_clk_wiz_5Mhz
  To Clock:  clkEEPROM_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      120.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             120.933ns  (required time - arrival time)
  Source:                 r_clkEEPROMDiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Destination:            r_clkEEPROMDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clkEEPROM_clk_wiz_5Mhz rise@168.945ns - clkEEPROM_clk_wiz_5Mhz rise@43.945ns)
  Data Path Delay:        3.848ns  (logic 0.842ns (21.879%)  route 3.006ns (78.121%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 170.451 - 168.945 ) 
    Source Clock Delay      (SCD):    1.626ns = ( 45.572 - 43.945 ) 
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     43.945    43.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    43.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    45.755    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    41.833 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    43.851    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    43.947 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.624    45.572    s_clkEEPROM
    SLICE_X52Y97         FDRE                                         r  r_clkEEPROMDiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.419    45.991 r  r_clkEEPROMDiv_reg[1]/Q
                         net (fo=1, routed)           0.711    46.702    r_clkEEPROMDiv[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.271    46.973 r  r_clkEEPROMDiv[1]_BUFG_inst/O
                         net (fo=95, routed)          2.295    49.268    r_clkEEPROMDiv_BUFG[1]
    SLICE_X52Y97         LUT2 (Prop_lut2_I1_O)        0.152    49.420 r  r_clkEEPROMDiv[1]_i_1/O
                         net (fo=1, routed)           0.000    49.420    r_clkEEPROMDiv[1]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  r_clkEEPROMDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    168.945   168.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   168.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   170.628    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   166.934 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   168.857    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   168.948 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.502   170.451    s_clkEEPROM
    SLICE_X52Y97         FDRE                                         r  r_clkEEPROMDiv_reg[1]/C
                         clock pessimism              0.121   170.572    
                         clock uncertainty           -0.293   170.278    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)        0.075   170.353    r_clkEEPROMDiv_reg[1]
  -------------------------------------------------------------------
                         required time                        170.353    
                         arrival time                         -49.420    
  -------------------------------------------------------------------
                         slack                                120.933    

Slack (MET) :             123.058ns  (required time - arrival time)
  Source:                 r_clkEEPROMDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Destination:            r_clkEEPROMDiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clkEEPROM_clk_wiz_5Mhz rise@168.945ns - clkEEPROM_clk_wiz_5Mhz rise@43.945ns)
  Data Path Delay:        1.677ns  (logic 0.580ns (34.577%)  route 1.097ns (65.423%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 170.451 - 168.945 ) 
    Source Clock Delay      (SCD):    1.626ns = ( 45.572 - 43.945 ) 
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     43.945    43.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    43.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    45.755    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    41.833 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    43.851    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    43.947 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.624    45.572    s_clkEEPROM
    SLICE_X52Y97         FDRE                                         r  r_clkEEPROMDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456    46.028 f  r_clkEEPROMDiv_reg[0]/Q
                         net (fo=2, routed)           1.097    47.125    r_clkEEPROMDiv__0[0]
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.124    47.249 r  r_clkEEPROMDiv[0]_i_1/O
                         net (fo=1, routed)           0.000    47.249    r_clkEEPROMDiv[0]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  r_clkEEPROMDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    168.945   168.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   168.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   170.628    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   166.934 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   168.857    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   168.948 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.502   170.451    s_clkEEPROM
    SLICE_X52Y97         FDRE                                         r  r_clkEEPROMDiv_reg[0]/C
                         clock pessimism              0.121   170.572    
                         clock uncertainty           -0.293   170.278    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)        0.029   170.307    r_clkEEPROMDiv_reg[0]
  -------------------------------------------------------------------
                         required time                        170.307    
                         arrival time                         -47.249    
  -------------------------------------------------------------------
                         slack                                123.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 r_clkEEPROMDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Destination:            r_clkEEPROMDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkEEPROM_clk_wiz_5Mhz rise@43.945ns - clkEEPROM_clk_wiz_5Mhz rise@43.945ns)
  Data Path Delay:        0.575ns  (logic 0.183ns (31.804%)  route 0.392ns (68.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 44.780 - 43.945 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 44.510 - 43.945 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     43.945    43.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    43.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    44.569    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    43.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    43.921    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    43.947 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.563    44.510    s_clkEEPROM
    SLICE_X52Y97         FDRE                                         r  r_clkEEPROMDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141    44.651 r  r_clkEEPROMDiv_reg[0]/Q
                         net (fo=2, routed)           0.392    45.043    r_clkEEPROMDiv__0[0]
    SLICE_X52Y97         LUT2 (Prop_lut2_I0_O)        0.042    45.085 r  r_clkEEPROMDiv[1]_i_1/O
                         net (fo=1, routed)           0.000    45.085    r_clkEEPROMDiv[1]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  r_clkEEPROMDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     43.945    43.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    43.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    44.843    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    43.218 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    43.918    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    43.947 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    44.780    s_clkEEPROM
    SLICE_X52Y97         FDRE                                         r  r_clkEEPROMDiv_reg[1]/C
                         clock pessimism             -0.270    44.510    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.107    44.617    r_clkEEPROMDiv_reg[1]
  -------------------------------------------------------------------
                         required time                        -44.617    
                         arrival time                          45.085    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 r_clkEEPROMDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Destination:            r_clkEEPROMDiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkEEPROM_clk_wiz_5Mhz rise@43.945ns - clkEEPROM_clk_wiz_5Mhz rise@43.945ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.158%)  route 0.392ns (67.843%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 44.780 - 43.945 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 44.510 - 43.945 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     43.945    43.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    43.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    44.569    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    43.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    43.921    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    43.947 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.563    44.510    s_clkEEPROM
    SLICE_X52Y97         FDRE                                         r  r_clkEEPROMDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141    44.651 f  r_clkEEPROMDiv_reg[0]/Q
                         net (fo=2, routed)           0.392    45.043    r_clkEEPROMDiv__0[0]
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.045    45.088 r  r_clkEEPROMDiv[0]_i_1/O
                         net (fo=1, routed)           0.000    45.088    r_clkEEPROMDiv[0]_i_1_n_0
    SLICE_X52Y97         FDRE                                         r  r_clkEEPROMDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     43.945    43.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    43.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    44.843    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    43.218 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    43.918    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    43.947 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    44.780    s_clkEEPROM
    SLICE_X52Y97         FDRE                                         r  r_clkEEPROMDiv_reg[0]/C
                         clock pessimism             -0.270    44.510    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.091    44.601    r_clkEEPROMDiv_reg[0]
  -------------------------------------------------------------------
                         required time                        -44.601    
                         arrival time                          45.088    
  -------------------------------------------------------------------
                         slack                                  0.487    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkEEPROM_clk_wiz_5Mhz
Waveform(ns):       { 43.945 106.445 }
Period(ns):         125.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y5    inst_clk5Mhz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         125.000     123.751    MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X52Y97     r_clkEEPROMDiv_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X52Y97     r_clkEEPROMDiv_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       125.000     88.360     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y97     r_clkEEPROMDiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y97     r_clkEEPROMDiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y97     r_clkEEPROMDiv_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y97     r_clkEEPROMDiv_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y97     r_clkEEPROMDiv_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y97     r_clkEEPROMDiv_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y97     r_clkEEPROMDiv_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y97     r_clkEEPROMDiv_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkRam_clk_wiz_5Mhz
  To Clock:  clkRam_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      121.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             121.086ns  (required time - arrival time)
  Source:                 r_clkRamDiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Destination:            r_clkRamDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Path Group:             clkRam_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clkRam_clk_wiz_5Mhz rise@156.055ns - clkRam_clk_wiz_5Mhz rise@31.055ns)
  Data Path Delay:        3.696ns  (logic 0.842ns (22.783%)  route 2.854ns (77.217%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 157.566 - 156.055 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 32.687 - 31.055 ) 
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                     31.055    31.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    32.864    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    28.942 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    30.961    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    31.057 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           1.630    32.687    s_clkRam
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.419    33.106 r  r_clkRamDiv_reg[1]/Q
                         net (fo=1, routed)           0.562    33.668    r_clkRamDiv[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.271    33.939 r  r_clkRamDiv[1]_BUFG_inst/O
                         net (fo=177, routed)         2.292    36.231    r_clkRamDiv_BUFG[1]
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.152    36.383 r  r_clkRamDiv[1]_i_1/O
                         net (fo=1, routed)           0.000    36.383    r_clkRamDiv[1]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                    156.055   156.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   156.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   157.738    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   154.044 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   155.967    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   156.058 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           1.508   157.566    s_clkRam
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[1]/C
                         clock pessimism              0.121   157.687    
                         clock uncertainty           -0.293   157.394    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)        0.075   157.469    r_clkRamDiv_reg[1]
  -------------------------------------------------------------------
                         required time                        157.469    
                         arrival time                         -36.383    
  -------------------------------------------------------------------
                         slack                                121.086    

Slack (MET) :             123.663ns  (required time - arrival time)
  Source:                 r_clkRamDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Destination:            r_clkRamDiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Path Group:             clkRam_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clkRam_clk_wiz_5Mhz rise@156.055ns - clkRam_clk_wiz_5Mhz rise@31.055ns)
  Data Path Delay:        1.073ns  (logic 0.580ns (54.049%)  route 0.493ns (45.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 157.566 - 156.055 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 32.687 - 31.055 ) 
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                     31.055    31.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    32.864    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    28.942 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    30.961    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    31.057 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           1.630    32.687    s_clkRam
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456    33.143 f  r_clkRamDiv_reg[0]/Q
                         net (fo=2, routed)           0.493    33.636    r_clkRamDiv__0[0]
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    33.760 r  r_clkRamDiv[0]_i_1/O
                         net (fo=1, routed)           0.000    33.760    r_clkRamDiv[0]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                    156.055   156.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   156.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   157.738    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   154.044 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   155.967    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   156.058 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           1.508   157.566    s_clkRam
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[0]/C
                         clock pessimism              0.121   157.687    
                         clock uncertainty           -0.293   157.394    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)        0.029   157.423    r_clkRamDiv_reg[0]
  -------------------------------------------------------------------
                         required time                        157.423    
                         arrival time                         -33.760    
  -------------------------------------------------------------------
                         slack                                123.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 r_clkRamDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Destination:            r_clkRamDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Path Group:             clkRam_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRam_clk_wiz_5Mhz rise@31.055ns - clkRam_clk_wiz_5Mhz rise@31.055ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 31.889 - 31.055 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 31.619 - 31.055 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                     31.055    31.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    31.679    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    30.383 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    31.031    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    31.057 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           0.563    31.619    s_clkRam
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    31.760 r  r_clkRamDiv_reg[0]/Q
                         net (fo=2, routed)           0.156    31.917    r_clkRamDiv__0[0]
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.042    31.959 r  r_clkRamDiv[1]_i_1/O
                         net (fo=1, routed)           0.000    31.959    r_clkRamDiv[1]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                     31.055    31.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    31.952    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    30.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    31.028    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    31.057 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           0.833    31.889    s_clkRam
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[1]/C
                         clock pessimism             -0.270    31.619    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.107    31.726    r_clkRamDiv_reg[1]
  -------------------------------------------------------------------
                         required time                        -31.726    
                         arrival time                          31.959    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 r_clkRamDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Destination:            r_clkRamDiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Path Group:             clkRam_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRam_clk_wiz_5Mhz rise@31.055ns - clkRam_clk_wiz_5Mhz rise@31.055ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.370%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 31.889 - 31.055 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 31.619 - 31.055 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                     31.055    31.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    31.679    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    30.383 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    31.031    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    31.057 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           0.563    31.619    s_clkRam
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    31.760 f  r_clkRamDiv_reg[0]/Q
                         net (fo=2, routed)           0.156    31.917    r_clkRamDiv__0[0]
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    31.962 r  r_clkRamDiv[0]_i_1/O
                         net (fo=1, routed)           0.000    31.962    r_clkRamDiv[0]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                     31.055    31.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    31.952    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    30.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    31.028    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    31.057 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           0.833    31.889    s_clkRam
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[0]/C
                         clock pessimism             -0.270    31.619    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091    31.710    r_clkRamDiv_reg[0]
  -------------------------------------------------------------------
                         required time                        -31.710    
                         arrival time                          31.962    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkRam_clk_wiz_5Mhz
Waveform(ns):       { 31.055 93.555 }
Period(ns):         125.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y4    inst_clk5Mhz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         125.000     123.751    MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X51Y96     r_clkRamDiv_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X51Y96     r_clkRamDiv_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       125.000     88.360     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     r_clkRamDiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     r_clkRamDiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     r_clkRamDiv_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     r_clkRamDiv_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     r_clkRamDiv_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     r_clkRamDiv_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     r_clkRamDiv_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     r_clkRamDiv_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_5Mhz
  To Clock:  clkfbout_clk_wiz_5Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_5Mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y6    inst_clk5Mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.917ns  (logic 1.660ns (18.617%)  route 7.257ns (81.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.525     6.032    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.153     6.185 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         2.732     8.917    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X65Y105        FDPE                                         f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.917ns  (logic 1.660ns (18.617%)  route 7.257ns (81.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.525     6.032    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.153     6.185 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         2.732     8.917    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X65Y105        FDPE                                         f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.499ns  (logic 1.660ns (19.533%)  route 6.839ns (80.467%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.525     6.032    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.153     6.185 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         2.314     8.499    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X61Y92         FDPE                                         f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.499ns  (logic 1.660ns (19.533%)  route 6.839ns (80.467%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.525     6.032    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.153     6.185 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         2.314     8.499    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X61Y92         FDPE                                         f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.268ns  (logic 0.419ns (33.054%)  route 0.849ns (66.946%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE                         0.000     0.000 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/C
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/Q
                         net (fo=1, routed)           0.849     1.268    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[1]
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.097ns  (logic 0.580ns (52.850%)  route 0.517ns (47.150%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDPE                         0.000     0.000 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
    SLICE_X65Y104        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           0.517     0.973    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X65Y104        LUT2 (Prop_lut2_I0_O)        0.124     1.097 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_i_1/O
                         net (fo=1, routed)           0.000     1.097    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_i_1_n_0
    SLICE_X65Y104        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.095ns  (logic 0.580ns (52.963%)  route 0.515ns (47.037%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDPE                         0.000     0.000 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
    SLICE_X61Y91         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.515     0.971    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X61Y91         LUT2 (Prop_lut2_I0_O)        0.124     1.095 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_i_1/O
                         net (fo=1, routed)           0.000     1.095    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_i_1_n_0
    SLICE_X61Y91         FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.954ns  (logic 0.456ns (47.780%)  route 0.498ns (52.220%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDPE                         0.000     0.000 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
    SLICE_X65Y104        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           0.498     0.954    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X66Y104        SRL16E                                       r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.894ns  (logic 0.419ns (46.873%)  route 0.475ns (53.127%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE                         0.000     0.000 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/Q
                         net (fo=1, routed)           0.475     0.894    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[2]
    SLICE_X61Y90         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.770ns  (logic 0.419ns (54.429%)  route 0.351ns (45.571%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE                         0.000     0.000 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/C
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/Q
                         net (fo=1, routed)           0.351     0.770    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[4]
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE                         0.000     0.000 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/Q
                         net (fo=1, routed)           0.054     0.182    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[1]
    SLICE_X61Y90         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE                         0.000     0.000 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/C
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/Q
                         net (fo=1, routed)           0.056     0.197    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[3]
    SLICE_X61Y90         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE                         0.000     0.000 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/C
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/Q
                         net (fo=1, routed)           0.056     0.197    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[5]
    SLICE_X61Y90         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE                         0.000     0.000 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/C
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/Q
                         net (fo=1, routed)           0.058     0.199    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[3]
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE                         0.000     0.000 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[5]/C
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[5]/Q
                         net (fo=1, routed)           0.059     0.200    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[5]
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDPE                         0.000     0.000 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
    SLICE_X61Y91         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.078     0.219    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X60Y91         SRL16E                                       r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.128ns (54.338%)  route 0.108ns (45.662%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE                         0.000     0.000 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/Q
                         net (fo=1, routed)           0.108     0.236    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[4]
    SLICE_X61Y90         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.446%)  route 0.121ns (48.554%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE                         0.000     0.000 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/C
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/Q
                         net (fo=1, routed)           0.121     0.249    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[4]
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.360%)  route 0.126ns (49.640%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE                         0.000     0.000 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]/C
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]/Q
                         net (fo=1, routed)           0.126     0.254    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[2]
    SLICE_X64Y103        FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.128ns (46.224%)  route 0.149ns (53.776%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE                         0.000     0.000 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/Q
                         net (fo=1, routed)           0.149     0.277    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[2]
    SLICE_X61Y90         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_clk100
  To Clock:  

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[3]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.827ns  (logic 2.452ns (16.539%)  route 12.375ns (83.461%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT5=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R15                                               0.000     2.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     3.477 r  i_switches_IBUF[3]_inst/O
                         net (fo=3, routed)           3.937     7.414    inst_generated/inst_U70/i_switches[3]
    SLICE_X64Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.538 f  inst_generated/inst_U70/port19_i_4/O
                         net (fo=1, routed)           0.810     8.347    inst_generated/inst_U70/port19_i_4_n_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I1_O)        0.124     8.471 r  inst_generated/inst_U70/port19_i_3/O
                         net (fo=1, routed)           0.526     8.997    inst_generated/inst_U41/port19_reg_2
    SLICE_X62Y97         LUT5 (Prop_lut5_I0_O)        0.124     9.121 r  inst_generated/inst_U41/port19_i_2/O
                         net (fo=1, routed)           0.738     9.859    inst_generated/inst_U9/port19_reg_1
    SLICE_X63Y98         LUT3 (Prop_lut3_I2_O)        0.119     9.978 r  inst_generated/inst_U9/port19_i_1__1/O
                         net (fo=11, routed)          0.906    10.884    inst_generated/inst_U70/Bus3
    SLICE_X63Y96         LUT6 (Prop_lut6_I0_O)        0.332    11.216 f  inst_generated/inst_U70/inst_mem_i_37/O
                         net (fo=1, routed)           0.958    12.174    inst_generated/inst_U77/port9_reg_0
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.152    12.326 r  inst_generated/inst_U77/inst_mem_i_24/O
                         net (fo=6, routed)           4.501    16.827    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y6          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[3]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.474ns  (logic 2.452ns (16.941%)  route 12.022ns (83.059%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT5=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R15                                               0.000     2.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     3.477 r  i_switches_IBUF[3]_inst/O
                         net (fo=3, routed)           3.937     7.414    inst_generated/inst_U70/i_switches[3]
    SLICE_X64Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.538 f  inst_generated/inst_U70/port19_i_4/O
                         net (fo=1, routed)           0.810     8.347    inst_generated/inst_U70/port19_i_4_n_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I1_O)        0.124     8.471 r  inst_generated/inst_U70/port19_i_3/O
                         net (fo=1, routed)           0.526     8.997    inst_generated/inst_U41/port19_reg_2
    SLICE_X62Y97         LUT5 (Prop_lut5_I0_O)        0.124     9.121 r  inst_generated/inst_U41/port19_i_2/O
                         net (fo=1, routed)           0.738     9.859    inst_generated/inst_U9/port19_reg_1
    SLICE_X63Y98         LUT3 (Prop_lut3_I2_O)        0.119     9.978 r  inst_generated/inst_U9/port19_i_1__1/O
                         net (fo=11, routed)          0.906    10.884    inst_generated/inst_U70/Bus3
    SLICE_X63Y96         LUT6 (Prop_lut6_I0_O)        0.332    11.216 f  inst_generated/inst_U70/inst_mem_i_37/O
                         net (fo=1, routed)           0.958    12.174    inst_generated/inst_U77/port9_reg_0
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.152    12.326 r  inst_generated/inst_U77/inst_mem_i_24/O
                         net (fo=6, routed)           4.149    16.474    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y7          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[4]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.151ns  (logic 2.237ns (15.805%)  route 11.914ns (84.195%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT5=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R17                                               0.000     2.000 r  i_switches[4] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     3.493 r  i_switches_IBUF[4]_inst/O
                         net (fo=3, routed)           3.217     6.710    inst_generated/inst_U70/i_switches[4]
    SLICE_X63Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.834 f  inst_generated/inst_U70/port18_i_4/O
                         net (fo=1, routed)           0.943     7.777    inst_generated/inst_U70/port18_i_4_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.901 r  inst_generated/inst_U70/port18_i_3/O
                         net (fo=1, routed)           0.689     8.591    inst_generated/inst_U41/port18_reg_2
    SLICE_X62Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.715 r  inst_generated/inst_U41/port18_i_2/O
                         net (fo=1, routed)           0.810     9.525    inst_generated/inst_U9/port18_reg_1
    SLICE_X63Y98         LUT3 (Prop_lut3_I2_O)        0.124     9.649 r  inst_generated/inst_U9/port18_i_1__0/O
                         net (fo=9, routed)           0.756    10.405    inst_generated/inst_U70/Bus4
    SLICE_X63Y95         LUT6 (Prop_lut6_I0_O)        0.124    10.529 f  inst_generated/inst_U70/inst_mem_i_36/O
                         net (fo=1, routed)           0.405    10.935    inst_generated/inst_U77/port12_reg
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.124    11.059 r  inst_generated/inst_U77/inst_mem_i_23/O
                         net (fo=6, routed)           5.092    16.151    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y2          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[4]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.798ns  (logic 2.237ns (16.209%)  route 11.561ns (83.791%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT5=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R17                                               0.000     2.000 r  i_switches[4] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     3.493 r  i_switches_IBUF[4]_inst/O
                         net (fo=3, routed)           3.217     6.710    inst_generated/inst_U70/i_switches[4]
    SLICE_X63Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.834 f  inst_generated/inst_U70/port18_i_4/O
                         net (fo=1, routed)           0.943     7.777    inst_generated/inst_U70/port18_i_4_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.901 r  inst_generated/inst_U70/port18_i_3/O
                         net (fo=1, routed)           0.689     8.591    inst_generated/inst_U41/port18_reg_2
    SLICE_X62Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.715 r  inst_generated/inst_U41/port18_i_2/O
                         net (fo=1, routed)           0.810     9.525    inst_generated/inst_U9/port18_reg_1
    SLICE_X63Y98         LUT3 (Prop_lut3_I2_O)        0.124     9.649 r  inst_generated/inst_U9/port18_i_1__0/O
                         net (fo=9, routed)           0.756    10.405    inst_generated/inst_U70/Bus4
    SLICE_X63Y95         LUT6 (Prop_lut6_I0_O)        0.124    10.529 f  inst_generated/inst_U70/inst_mem_i_36/O
                         net (fo=1, routed)           0.405    10.935    inst_generated/inst_U77/port12_reg
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.124    11.059 r  inst_generated/inst_U77/inst_mem_i_23/O
                         net (fo=6, routed)           4.739    15.798    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y3          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[5]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.785ns  (logic 2.472ns (17.935%)  route 11.313ns (82.065%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT5=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    T18                                               0.000     2.000 r  i_switches[5] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     3.497 r  i_switches_IBUF[5]_inst/O
                         net (fo=3, routed)           3.688     7.185    inst_generated/inst_U70/i_switches[5]
    SLICE_X64Y96         LUT6 (Prop_lut6_I3_O)        0.124     7.309 f  inst_generated/inst_U70/port17_i_4/O
                         net (fo=1, routed)           0.444     7.753    inst_generated/inst_U70/port17_i_4_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.877 r  inst_generated/inst_U70/port17_i_3/O
                         net (fo=1, routed)           1.018     8.896    inst_generated/inst_U41/port17_reg_2
    SLICE_X62Y96         LUT5 (Prop_lut5_I0_O)        0.124     9.020 r  inst_generated/inst_U41/port17_i_2/O
                         net (fo=1, routed)           0.405     9.424    inst_generated/inst_U9/port17_reg_2
    SLICE_X63Y97         LUT3 (Prop_lut3_I2_O)        0.119     9.543 r  inst_generated/inst_U9/port17_i_1__1/O
                         net (fo=10, routed)          0.847    10.390    inst_generated/inst_U70/Bus5
    SLICE_X63Y96         LUT6 (Prop_lut6_I2_O)        0.332    10.722 f  inst_generated/inst_U70/inst_mem_i_35/O
                         net (fo=1, routed)           0.800    11.522    inst_generated/inst_U77/port15_reg
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.152    11.674 r  inst_generated/inst_U77/inst_mem_i_22/O
                         net (fo=6, routed)           4.111    15.785    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y13         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[3]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.707ns  (logic 2.452ns (17.890%)  route 11.255ns (82.110%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT5=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R15                                               0.000     2.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     3.477 r  i_switches_IBUF[3]_inst/O
                         net (fo=3, routed)           3.937     7.414    inst_generated/inst_U70/i_switches[3]
    SLICE_X64Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.538 f  inst_generated/inst_U70/port19_i_4/O
                         net (fo=1, routed)           0.810     8.347    inst_generated/inst_U70/port19_i_4_n_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I1_O)        0.124     8.471 r  inst_generated/inst_U70/port19_i_3/O
                         net (fo=1, routed)           0.526     8.997    inst_generated/inst_U41/port19_reg_2
    SLICE_X62Y97         LUT5 (Prop_lut5_I0_O)        0.124     9.121 r  inst_generated/inst_U41/port19_i_2/O
                         net (fo=1, routed)           0.738     9.859    inst_generated/inst_U9/port19_reg_1
    SLICE_X63Y98         LUT3 (Prop_lut3_I2_O)        0.119     9.978 r  inst_generated/inst_U9/port19_i_1__1/O
                         net (fo=11, routed)          0.906    10.884    inst_generated/inst_U70/Bus3
    SLICE_X63Y96         LUT6 (Prop_lut6_I0_O)        0.332    11.216 f  inst_generated/inst_U70/inst_mem_i_37/O
                         net (fo=1, routed)           0.958    12.174    inst_generated/inst_U77/port9_reg_0
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.152    12.326 r  inst_generated/inst_U77/inst_mem_i_24/O
                         net (fo=6, routed)           3.381    15.707    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y10         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[3]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.341ns  (logic 2.452ns (18.381%)  route 10.889ns (81.619%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT5=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R15                                               0.000     2.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     3.477 r  i_switches_IBUF[3]_inst/O
                         net (fo=3, routed)           3.937     7.414    inst_generated/inst_U70/i_switches[3]
    SLICE_X64Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.538 f  inst_generated/inst_U70/port19_i_4/O
                         net (fo=1, routed)           0.810     8.347    inst_generated/inst_U70/port19_i_4_n_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I1_O)        0.124     8.471 r  inst_generated/inst_U70/port19_i_3/O
                         net (fo=1, routed)           0.526     8.997    inst_generated/inst_U41/port19_reg_2
    SLICE_X62Y97         LUT5 (Prop_lut5_I0_O)        0.124     9.121 r  inst_generated/inst_U41/port19_i_2/O
                         net (fo=1, routed)           0.738     9.859    inst_generated/inst_U9/port19_reg_1
    SLICE_X63Y98         LUT3 (Prop_lut3_I2_O)        0.119     9.978 r  inst_generated/inst_U9/port19_i_1__1/O
                         net (fo=11, routed)          0.906    10.884    inst_generated/inst_U70/Bus3
    SLICE_X63Y96         LUT6 (Prop_lut6_I0_O)        0.332    11.216 f  inst_generated/inst_U70/inst_mem_i_37/O
                         net (fo=1, routed)           0.958    12.174    inst_generated/inst_U77/port9_reg_0
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.152    12.326 r  inst_generated/inst_U77/inst_mem_i_24/O
                         net (fo=6, routed)           3.015    15.341    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y11         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[4]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.295ns  (logic 2.237ns (16.822%)  route 11.059ns (83.178%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT5=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R17                                               0.000     2.000 r  i_switches[4] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     3.493 r  i_switches_IBUF[4]_inst/O
                         net (fo=3, routed)           3.217     6.710    inst_generated/inst_U70/i_switches[4]
    SLICE_X63Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.834 f  inst_generated/inst_U70/port18_i_4/O
                         net (fo=1, routed)           0.943     7.777    inst_generated/inst_U70/port18_i_4_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.901 r  inst_generated/inst_U70/port18_i_3/O
                         net (fo=1, routed)           0.689     8.591    inst_generated/inst_U41/port18_reg_2
    SLICE_X62Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.715 r  inst_generated/inst_U41/port18_i_2/O
                         net (fo=1, routed)           0.810     9.525    inst_generated/inst_U9/port18_reg_1
    SLICE_X63Y98         LUT3 (Prop_lut3_I2_O)        0.124     9.649 r  inst_generated/inst_U9/port18_i_1__0/O
                         net (fo=9, routed)           0.756    10.405    inst_generated/inst_U70/Bus4
    SLICE_X63Y95         LUT6 (Prop_lut6_I0_O)        0.124    10.529 f  inst_generated/inst_U70/inst_mem_i_36/O
                         net (fo=1, routed)           0.405    10.935    inst_generated/inst_U77/port12_reg
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.124    11.059 r  inst_generated/inst_U77/inst_mem_i_23/O
                         net (fo=6, routed)           4.237    15.295    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y4          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[5]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.260ns  (logic 2.472ns (18.645%)  route 10.788ns (81.355%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT5=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    T18                                               0.000     2.000 r  i_switches[5] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     3.497 r  i_switches_IBUF[5]_inst/O
                         net (fo=3, routed)           3.688     7.185    inst_generated/inst_U70/i_switches[5]
    SLICE_X64Y96         LUT6 (Prop_lut6_I3_O)        0.124     7.309 f  inst_generated/inst_U70/port17_i_4/O
                         net (fo=1, routed)           0.444     7.753    inst_generated/inst_U70/port17_i_4_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.877 r  inst_generated/inst_U70/port17_i_3/O
                         net (fo=1, routed)           1.018     8.896    inst_generated/inst_U41/port17_reg_2
    SLICE_X62Y96         LUT5 (Prop_lut5_I0_O)        0.124     9.020 r  inst_generated/inst_U41/port17_i_2/O
                         net (fo=1, routed)           0.405     9.424    inst_generated/inst_U9/port17_reg_2
    SLICE_X63Y97         LUT3 (Prop_lut3_I2_O)        0.119     9.543 r  inst_generated/inst_U9/port17_i_1__1/O
                         net (fo=10, routed)          0.847    10.390    inst_generated/inst_U70/Bus5
    SLICE_X63Y96         LUT6 (Prop_lut6_I2_O)        0.332    10.722 f  inst_generated/inst_U70/inst_mem_i_35/O
                         net (fo=1, routed)           0.800    11.522    inst_generated/inst_U77/port15_reg
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.152    11.674 r  inst_generated/inst_U77/inst_mem_i_22/O
                         net (fo=6, routed)           3.586    15.260    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y12         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[4]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.106ns  (logic 2.237ns (17.065%)  route 10.870ns (82.935%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT5=1 LUT6=3)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R17                                               0.000     2.000 r  i_switches[4] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     3.493 r  i_switches_IBUF[4]_inst/O
                         net (fo=3, routed)           3.217     6.710    inst_generated/inst_U70/i_switches[4]
    SLICE_X63Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.834 f  inst_generated/inst_U70/port18_i_4/O
                         net (fo=1, routed)           0.943     7.777    inst_generated/inst_U70/port18_i_4_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.901 r  inst_generated/inst_U70/port18_i_3/O
                         net (fo=1, routed)           0.689     8.591    inst_generated/inst_U41/port18_reg_2
    SLICE_X62Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.715 r  inst_generated/inst_U41/port18_i_2/O
                         net (fo=1, routed)           0.810     9.525    inst_generated/inst_U9/port18_reg_1
    SLICE_X63Y98         LUT3 (Prop_lut3_I2_O)        0.124     9.649 r  inst_generated/inst_U9/port18_i_1__0/O
                         net (fo=9, routed)           0.756    10.405    inst_generated/inst_U70/Bus4
    SLICE_X63Y95         LUT6 (Prop_lut6_I0_O)        0.124    10.529 f  inst_generated/inst_U70/inst_mem_i_36/O
                         net (fo=1, routed)           0.405    10.935    inst_generated/inst_U77/port12_reg
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.124    11.059 r  inst_generated/inst_U77/inst_mem_i_23/O
                         net (fo=6, routed)           4.048    15.106    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y5          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[7]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/r_fifoTxData_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 0.365ns (16.534%)  route 1.845ns (83.466%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R13                                               0.000     0.000 r  i_switches[7] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_switches_IBUF[7]_inst/O
                         net (fo=3, routed)           1.381     1.657    inst_generated/inst_U70/i_switches[7]
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.702 f  inst_generated/inst_U70/inst_mem_i_33/O
                         net (fo=1, routed)           0.181     1.882    inst_generated/inst_U77/port19_reg_0
    SLICE_X64Y97         LUT3 (Prop_lut3_I2_O)        0.045     1.927 r  inst_generated/inst_U77/inst_mem_i_20/O
                         net (fo=6, routed)           0.283     2.210    uart/D[7]
    SLICE_X64Y92         FDRE                                         r  uart/r_fifoTxData_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[7]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U92/port19_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 0.365ns (15.766%)  route 1.953ns (84.234%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R13                                               0.000     0.000 r  i_switches[7] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_switches_IBUF[7]_inst/O
                         net (fo=3, routed)           1.381     1.657    inst_generated/inst_U70/i_switches[7]
    SLICE_X66Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.702 f  inst_generated/inst_U70/inst_mem_i_33/O
                         net (fo=1, routed)           0.181     1.882    inst_generated/inst_U77/port19_reg_0
    SLICE_X64Y97         LUT3 (Prop_lut3_I2_O)        0.045     1.927 r  inst_generated/inst_U77/inst_mem_i_20/O
                         net (fo=6, routed)           0.391     2.318    inst_generated/inst_U92/port19_reg_2[4]
    SLICE_X59Y94         FDCE                                         r  inst_generated/inst_U92/port19_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[4]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/r_fifoTxData_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 0.350ns (15.098%)  route 1.970ns (84.902%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R17                                               0.000     0.000 r  i_switches[4] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  i_switches_IBUF[4]_inst/O
                         net (fo=3, routed)           1.631     1.891    inst_generated/inst_U70/i_switches[4]
    SLICE_X63Y95         LUT6 (Prop_lut6_I5_O)        0.045     1.936 f  inst_generated/inst_U70/inst_mem_i_36/O
                         net (fo=1, routed)           0.136     2.073    inst_generated/inst_U77/port12_reg
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.045     2.118 r  inst_generated/inst_U77/inst_mem_i_23/O
                         net (fo=6, routed)           0.202     2.320    uart/D[4]
    SLICE_X63Y91         FDRE                                         r  uart/r_fifoTxData_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U92/port6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 0.343ns (14.706%)  route 1.989ns (85.294%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           1.475     1.728    inst_generated/inst_U70/i_switches[2]
    SLICE_X64Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.773 f  inst_generated/inst_U70/inst_mem_i_38/O
                         net (fo=2, routed)           0.154     1.928    inst_generated/inst_U70/inst_mem_i_38_n_0
    SLICE_X63Y98         LUT3 (Prop_lut3_I0_O)        0.045     1.973 r  inst_generated/inst_U70/inst_mem_i_25/O
                         net (fo=6, routed)           0.359     2.332    inst_generated/inst_U92/D[2]
    SLICE_X59Y94         FDCE                                         r  inst_generated/inst_U92/port6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[4]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U92/port12_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.376ns  (logic 0.350ns (14.744%)  route 2.026ns (85.256%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R17                                               0.000     0.000 r  i_switches[4] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  i_switches_IBUF[4]_inst/O
                         net (fo=3, routed)           1.631     1.891    inst_generated/inst_U70/i_switches[4]
    SLICE_X63Y95         LUT6 (Prop_lut6_I5_O)        0.045     1.936 f  inst_generated/inst_U70/inst_mem_i_36/O
                         net (fo=1, routed)           0.136     2.073    inst_generated/inst_U77/port12_reg
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.045     2.118 r  inst_generated/inst_U77/inst_mem_i_23/O
                         net (fo=6, routed)           0.258     2.376    inst_generated/inst_U92/port19_reg_2[1]
    SLICE_X61Y94         FDCE                                         r  inst_generated/inst_U92/port12_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.469ns  (logic 0.343ns (13.891%)  route 2.126ns (86.109%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           1.475     1.728    inst_generated/inst_U70/i_switches[2]
    SLICE_X64Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.773 f  inst_generated/inst_U70/inst_mem_i_38/O
                         net (fo=2, routed)           0.154     1.928    inst_generated/inst_U70/inst_mem_i_38_n_0
    SLICE_X63Y98         LUT3 (Prop_lut3_I0_O)        0.045     1.973 r  inst_generated/inst_U70/inst_mem_i_25/O
                         net (fo=6, routed)           0.496     2.469    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y23         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/r_fifoTxData_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 0.343ns (13.777%)  route 2.146ns (86.223%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           1.475     1.728    inst_generated/inst_U70/i_switches[2]
    SLICE_X64Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.773 f  inst_generated/inst_U70/inst_mem_i_38/O
                         net (fo=2, routed)           0.154     1.928    inst_generated/inst_U70/inst_mem_i_38_n_0
    SLICE_X63Y98         LUT3 (Prop_lut3_I0_O)        0.045     1.973 r  inst_generated/inst_U70/inst_mem_i_25/O
                         net (fo=6, routed)           0.516     2.489    uart/D[2]
    SLICE_X64Y92         FDRE                                         r  uart/r_fifoTxData_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[6]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U92/port16_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.619ns  (logic 0.352ns (13.435%)  route 2.267ns (86.565%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 r  i_switches[6] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  i_switches_IBUF[6]_inst/O
                         net (fo=3, routed)           1.690     1.952    inst_generated/inst_U70/i_switches[6]
    SLICE_X64Y95         LUT6 (Prop_lut6_I5_O)        0.045     1.997 f  inst_generated/inst_U70/inst_mem_i_34/O
                         net (fo=1, routed)           0.340     2.338    inst_generated/inst_U77/port16_reg
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.045     2.383 r  inst_generated/inst_U77/inst_mem_i_21/O
                         net (fo=6, routed)           0.236     2.619    inst_generated/inst_U92/port19_reg_2[3]
    SLICE_X60Y94         FDCE                                         r  inst_generated/inst_U92/port16_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[5]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U92/port15_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.623ns  (logic 0.354ns (13.496%)  route 2.269ns (86.504%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  i_switches[5] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_switches_IBUF[5]_inst/O
                         net (fo=3, routed)           1.734     1.999    inst_generated/inst_U70/i_switches[5]
    SLICE_X63Y96         LUT6 (Prop_lut6_I0_O)        0.045     2.044 f  inst_generated/inst_U70/inst_mem_i_35/O
                         net (fo=1, routed)           0.279     2.323    inst_generated/inst_U77/port15_reg
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.044     2.367 r  inst_generated/inst_U77/inst_mem_i_22/O
                         net (fo=6, routed)           0.256     2.623    inst_generated/inst_U92/port19_reg_2[2]
    SLICE_X60Y94         FDCE                                         r  inst_generated/inst_U92/port15_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[6]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/r_fifoTxData_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.625ns  (logic 0.352ns (13.402%)  route 2.273ns (86.598%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 r  i_switches[6] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  i_switches_IBUF[6]_inst/O
                         net (fo=3, routed)           1.690     1.952    inst_generated/inst_U70/i_switches[6]
    SLICE_X64Y95         LUT6 (Prop_lut6_I5_O)        0.045     1.997 f  inst_generated/inst_U70/inst_mem_i_34/O
                         net (fo=1, routed)           0.340     2.338    inst_generated/inst_U77/port16_reg
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.045     2.383 r  inst_generated/inst_U77/inst_mem_i_21/O
                         net (fo=6, routed)           0.242     2.625    uart/D[6]
    SLICE_X63Y91         FDRE                                         r  uart/r_fifoTxData_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_clk100
  To Clock:  clk5_clk_wiz_5Mhz

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[6]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.297ns  (logic 1.494ns (28.209%)  route 3.802ns (71.791%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 64.012 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U18                                               0.000     2.000 r  i_switches[6] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     3.494 r  i_switches_IBUF[6]_inst/O
                         net (fo=3, routed)           3.802     7.297    i_switches_IBUF[6]
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.509    64.012    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[7]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.015ns  (logic 1.508ns (30.070%)  route 3.507ns (69.930%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 64.012 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R13                                               0.000     2.000 r  i_switches[7] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     3.508 r  i_switches_IBUF[7]_inst/O
                         net (fo=3, routed)           3.507     7.015    i_switches_IBUF[7]
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.509    64.012    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[5]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.939ns  (logic 1.497ns (30.316%)  route 3.442ns (69.684%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 64.012 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    T18                                               0.000     2.000 r  i_switches[5] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     3.497 r  i_switches_IBUF[5]_inst/O
                         net (fo=3, routed)           3.442     6.939    i_switches_IBUF[5]
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.509    64.012    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[3]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.868ns  (logic 1.477ns (30.347%)  route 3.390ns (69.653%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 64.012 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R15                                               0.000     2.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     3.477 r  i_switches_IBUF[3]_inst/O
                         net (fo=3, routed)           3.390     6.868    i_switches_IBUF[3]
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.509    64.012    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[4]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.711ns  (logic 1.493ns (31.681%)  route 3.219ns (68.319%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 64.012 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R17                                               0.000     2.000 r  i_switches[4] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     3.493 r  i_switches_IBUF[4]_inst/O
                         net (fo=3, routed)           3.219     6.711    i_switches_IBUF[4]
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.509    64.012    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.443ns  (logic 1.485ns (33.426%)  route 2.958ns (66.574%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 64.012 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M13                                               0.000     2.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     3.485 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           2.958     6.443    i_switches_IBUF[2]
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.509    64.012    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[0]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.283ns  (logic 1.478ns (34.497%)  route 2.806ns (65.503%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 64.012 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    J15                                               0.000     2.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     3.478 r  i_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           2.806     6.283    i_switches_IBUF[0]
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.509    64.012    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[1]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.242ns  (logic 1.480ns (34.875%)  route 2.763ns (65.125%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 64.012 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    L16                                               0.000     2.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     3.480 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           2.763     6.242    i_switches_IBUF[1]
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.509    64.012    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[0]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.496ns  (logic 0.245ns (16.407%)  route 1.251ns (83.593%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 63.340 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    J15                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           1.251     1.496    i_switches_IBUF[0]
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.838    63.340    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[1]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.500ns  (logic 0.247ns (16.491%)  route 1.253ns (83.509%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 63.340 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    L16                                               0.000     0.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           1.253     1.500    i_switches_IBUF[1]
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.838    63.340    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.612ns  (logic 0.253ns (15.692%)  route 1.359ns (84.308%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 63.340 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           1.359     1.612    i_switches_IBUF[2]
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.838    63.340    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[4]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.733ns  (logic 0.260ns (15.019%)  route 1.473ns (84.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 63.340 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R17                                               0.000     0.000 r  i_switches[4] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  i_switches_IBUF[4]_inst/O
                         net (fo=3, routed)           1.473     1.733    i_switches_IBUF[4]
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.838    63.340    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[5]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.806ns  (logic 0.265ns (14.677%)  route 1.541ns (85.323%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 63.340 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  i_switches[5] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_switches_IBUF[5]_inst/O
                         net (fo=3, routed)           1.541     1.806    i_switches_IBUF[5]
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.838    63.340    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[3]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.806ns  (logic 0.245ns (13.564%)  route 1.561ns (86.436%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 63.340 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R15                                               0.000     0.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switches_IBUF[3]_inst/O
                         net (fo=3, routed)           1.561     1.806    i_switches_IBUF[3]
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.838    63.340    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[7]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.838ns  (logic 0.275ns (14.986%)  route 1.563ns (85.014%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 63.340 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R13                                               0.000     0.000 r  i_switches[7] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_switches_IBUF[7]_inst/O
                         net (fo=3, routed)           1.563     1.838    i_switches_IBUF[7]
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.838    63.340    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[6]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.008ns  (logic 0.262ns (13.037%)  route 1.746ns (86.963%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 63.340 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 r  i_switches[6] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  i_switches_IBUF[6]_inst/O
                         net (fo=3, routed)           1.746     2.008    i_switches_IBUF[6]
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.838    63.340    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  i_clk100

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.898ns  (logic 0.580ns (30.563%)  route 1.318ns (69.437%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDPE                         0.000     0.000 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
    SLICE_X61Y91         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.520     0.976    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X61Y91         LUT2 (Prop_lut2_I0_O)        0.124     1.100 f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.798     1.898    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X1Y36         FIFO18E1                                     f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.548     4.970    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X1Y36         FIFO18E1                                     r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.711ns  (logic 0.580ns (33.904%)  route 1.131ns (66.096%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDPE                         0.000     0.000 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
    SLICE_X65Y104        FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           0.610     1.066    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.124     1.190 f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.521     1.711    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X1Y40         FIFO18E1                                     f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.538     4.960    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y40         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.993%)  route 0.378ns (67.007%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE                         0.000     0.000 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/Q
                         net (fo=1, routed)           0.173     0.314    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I1_O)        0.045     0.359 f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.205     0.564    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X1Y40         FIFO18E1                                     f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.876     2.041    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y40         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.123%)  route 0.500ns (72.877%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE                         0.000     0.000 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/Q
                         net (fo=1, routed)           0.139     0.280    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[0]
    SLICE_X61Y91         LUT2 (Prop_lut2_I1_O)        0.045     0.325 f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.361     0.686    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X1Y36         FIFO18E1                                     f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.881     2.046    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X1Y36         FIFO18E1                                     r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2311 Endpoints
Min Delay          2311 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.201ns  (logic 3.337ns (15.740%)  route 17.864ns (84.260%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.435     3.889    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_4[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I3_O)        0.124     4.013 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.013    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X8Y106         MUXF7 (Prop_muxf7_I1_O)      0.214     4.227 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=34, routed)          2.803     7.029    inst_generated/inst_U68/douta[1]
    SLICE_X67Y96         LUT5 (Prop_lut5_I3_O)        0.297     7.326 r  inst_generated/inst_U68/inst_mem_i_31/O
                         net (fo=2, routed)           0.838     8.165    inst_generated/inst_U68/inst_mem_i_31_n_0
    SLICE_X68Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.289 r  inst_generated/inst_U68/inst_mem_i_3/O
                         net (fo=14, routed)          0.840     9.129    inst_generated/inst_U68/addra[8]
    SLICE_X68Y96         LUT5 (Prop_lut5_I3_O)        0.124     9.253 r  inst_generated/inst_U68/inst_mem_i_4/O
                         net (fo=96, routed)         11.949    21.201    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y35         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.681ns  (logic 3.461ns (16.735%)  route 17.220ns (83.265%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=2 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.435     3.889    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_4[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I3_O)        0.124     4.013 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.013    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X8Y106         MUXF7 (Prop_muxf7_I1_O)      0.214     4.227 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=34, routed)          2.803     7.029    inst_generated/inst_U68/douta[1]
    SLICE_X67Y96         LUT5 (Prop_lut5_I3_O)        0.297     7.326 f  inst_generated/inst_U68/inst_mem_i_31/O
                         net (fo=2, routed)           0.838     8.165    inst_generated/inst_U68/inst_mem_i_31_n_0
    SLICE_X68Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.289 f  inst_generated/inst_U68/inst_mem_i_3/O
                         net (fo=14, routed)          0.840     9.129    inst_generated/inst_U68/addra[8]
    SLICE_X68Y96         LUT5 (Prop_lut5_I3_O)        0.124     9.253 f  inst_generated/inst_U68/inst_mem_i_4/O
                         net (fo=96, routed)          9.260    18.512    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y119         LUT3 (Prop_lut3_I1_O)        0.124    18.636 r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_36/O
                         net (fo=1, routed)           2.045    20.681    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_20
    RAMB36_X0Y34         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.631ns  (logic 3.337ns (16.174%)  route 17.294ns (83.826%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.435     3.889    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_4[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I3_O)        0.124     4.013 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.013    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X8Y106         MUXF7 (Prop_muxf7_I1_O)      0.214     4.227 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=34, routed)          2.803     7.029    inst_generated/inst_U68/douta[1]
    SLICE_X67Y96         LUT5 (Prop_lut5_I3_O)        0.297     7.326 r  inst_generated/inst_U68/inst_mem_i_31/O
                         net (fo=2, routed)           0.838     8.165    inst_generated/inst_U68/inst_mem_i_31_n_0
    SLICE_X68Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.289 r  inst_generated/inst_U68/inst_mem_i_3/O
                         net (fo=14, routed)          0.840     9.129    inst_generated/inst_U68/addra[8]
    SLICE_X68Y96         LUT5 (Prop_lut5_I3_O)        0.124     9.253 r  inst_generated/inst_U68/inst_mem_i_4/O
                         net (fo=96, routed)         11.379    20.631    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y34         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.749ns  (logic 4.081ns (20.664%)  route 15.668ns (79.336%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT5=3 LUT6=4 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.435     3.889    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_4[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I3_O)        0.124     4.013 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.013    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X8Y106         MUXF7 (Prop_muxf7_I1_O)      0.214     4.227 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=34, routed)          2.803     7.029    inst_generated/inst_U68/douta[1]
    SLICE_X67Y96         LUT5 (Prop_lut5_I3_O)        0.297     7.326 f  inst_generated/inst_U68/inst_mem_i_31/O
                         net (fo=2, routed)           0.840     8.166    inst_generated/inst_U68/inst_mem_i_31_n_0
    SLICE_X68Y97         LUT5 (Prop_lut5_I4_O)        0.124     8.290 f  inst_generated/inst_U68/inst_mem_i_28/O
                         net (fo=25, routed)          1.042     9.332    inst_generated/inst_U68/ena
    SLICE_X66Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.456 r  inst_generated/inst_U68/inst_mem_i_32/O
                         net (fo=14, routed)          0.853    10.309    inst_generated/inst_U70/port2_reg
    SLICE_X63Y94         LUT6 (Prop_lut6_I4_O)        0.124    10.433 f  inst_generated/inst_U70/port18_i_4/O
                         net (fo=1, routed)           0.943    11.376    inst_generated/inst_U70/port18_i_4_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I1_O)        0.124    11.500 r  inst_generated/inst_U70/port18_i_3/O
                         net (fo=1, routed)           0.689    12.189    inst_generated/inst_U41/port18_reg_2
    SLICE_X62Y96         LUT5 (Prop_lut5_I0_O)        0.124    12.313 r  inst_generated/inst_U41/port18_i_2/O
                         net (fo=1, routed)           0.810    13.124    inst_generated/inst_U9/port18_reg_1
    SLICE_X63Y98         LUT3 (Prop_lut3_I2_O)        0.124    13.248 r  inst_generated/inst_U9/port18_i_1__0/O
                         net (fo=9, routed)           0.756    14.004    inst_generated/inst_U70/Bus4
    SLICE_X63Y95         LUT6 (Prop_lut6_I0_O)        0.124    14.128 f  inst_generated/inst_U70/inst_mem_i_36/O
                         net (fo=1, routed)           0.405    14.533    inst_generated/inst_U77/port12_reg
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.124    14.657 r  inst_generated/inst_U77/inst_mem_i_23/O
                         net (fo=6, routed)           5.092    19.749    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y2          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.517ns  (logic 4.312ns (22.093%)  route 15.205ns (77.907%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT5=3 LUT6=4 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.435     3.889    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_4[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I3_O)        0.124     4.013 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.013    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X8Y106         MUXF7 (Prop_muxf7_I1_O)      0.214     4.227 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=34, routed)          2.803     7.029    inst_generated/inst_U68/douta[1]
    SLICE_X67Y96         LUT5 (Prop_lut5_I3_O)        0.297     7.326 f  inst_generated/inst_U68/inst_mem_i_31/O
                         net (fo=2, routed)           0.840     8.166    inst_generated/inst_U68/inst_mem_i_31_n_0
    SLICE_X68Y97         LUT5 (Prop_lut5_I4_O)        0.124     8.290 f  inst_generated/inst_U68/inst_mem_i_28/O
                         net (fo=25, routed)          1.042     9.332    inst_generated/inst_U68/ena
    SLICE_X66Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.456 r  inst_generated/inst_U68/inst_mem_i_32/O
                         net (fo=14, routed)          0.648    10.104    inst_generated/inst_U70/port2_reg
    SLICE_X64Y97         LUT6 (Prop_lut6_I4_O)        0.124    10.228 f  inst_generated/inst_U70/port19_i_4/O
                         net (fo=1, routed)           0.810    11.038    inst_generated/inst_U70/port19_i_4_n_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I1_O)        0.124    11.162 r  inst_generated/inst_U70/port19_i_3/O
                         net (fo=1, routed)           0.526    11.688    inst_generated/inst_U41/port19_reg_2
    SLICE_X62Y97         LUT5 (Prop_lut5_I0_O)        0.124    11.812 r  inst_generated/inst_U41/port19_i_2/O
                         net (fo=1, routed)           0.738    12.549    inst_generated/inst_U9/port19_reg_1
    SLICE_X63Y98         LUT3 (Prop_lut3_I2_O)        0.119    12.668 r  inst_generated/inst_U9/port19_i_1__1/O
                         net (fo=11, routed)          0.906    13.574    inst_generated/inst_U70/Bus3
    SLICE_X63Y96         LUT6 (Prop_lut6_I0_O)        0.332    13.906 f  inst_generated/inst_U70/inst_mem_i_37/O
                         net (fo=1, routed)           0.958    14.864    inst_generated/inst_U77/port9_reg_0
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.152    15.016 r  inst_generated/inst_U77/inst_mem_i_24/O
                         net (fo=6, routed)           4.501    19.517    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y6          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.397ns  (logic 4.081ns (21.040%)  route 15.316ns (78.960%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT5=3 LUT6=4 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.435     3.889    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_4[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I3_O)        0.124     4.013 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.013    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X8Y106         MUXF7 (Prop_muxf7_I1_O)      0.214     4.227 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=34, routed)          2.803     7.029    inst_generated/inst_U68/douta[1]
    SLICE_X67Y96         LUT5 (Prop_lut5_I3_O)        0.297     7.326 f  inst_generated/inst_U68/inst_mem_i_31/O
                         net (fo=2, routed)           0.840     8.166    inst_generated/inst_U68/inst_mem_i_31_n_0
    SLICE_X68Y97         LUT5 (Prop_lut5_I4_O)        0.124     8.290 f  inst_generated/inst_U68/inst_mem_i_28/O
                         net (fo=25, routed)          1.042     9.332    inst_generated/inst_U68/ena
    SLICE_X66Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.456 r  inst_generated/inst_U68/inst_mem_i_32/O
                         net (fo=14, routed)          0.853    10.309    inst_generated/inst_U70/port2_reg
    SLICE_X63Y94         LUT6 (Prop_lut6_I4_O)        0.124    10.433 f  inst_generated/inst_U70/port18_i_4/O
                         net (fo=1, routed)           0.943    11.376    inst_generated/inst_U70/port18_i_4_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I1_O)        0.124    11.500 r  inst_generated/inst_U70/port18_i_3/O
                         net (fo=1, routed)           0.689    12.189    inst_generated/inst_U41/port18_reg_2
    SLICE_X62Y96         LUT5 (Prop_lut5_I0_O)        0.124    12.313 r  inst_generated/inst_U41/port18_i_2/O
                         net (fo=1, routed)           0.810    13.124    inst_generated/inst_U9/port18_reg_1
    SLICE_X63Y98         LUT3 (Prop_lut3_I2_O)        0.124    13.248 r  inst_generated/inst_U9/port18_i_1__0/O
                         net (fo=9, routed)           0.756    14.004    inst_generated/inst_U70/Bus4
    SLICE_X63Y95         LUT6 (Prop_lut6_I0_O)        0.124    14.128 f  inst_generated/inst_U70/inst_mem_i_36/O
                         net (fo=1, routed)           0.405    14.533    inst_generated/inst_U77/port12_reg
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.124    14.657 r  inst_generated/inst_U77/inst_mem_i_23/O
                         net (fo=6, routed)           4.739    19.397    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y3          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U97/port21_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.183ns  (logic 4.911ns (25.601%)  route 14.272ns (74.399%))
  Logic Levels:           15  (LUT2=1 LUT3=3 LUT5=3 LUT6=6 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.435     3.889    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_4[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I3_O)        0.124     4.013 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.013    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X8Y106         MUXF7 (Prop_muxf7_I1_O)      0.214     4.227 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=34, routed)          2.803     7.029    inst_generated/inst_U68/douta[1]
    SLICE_X67Y96         LUT5 (Prop_lut5_I3_O)        0.297     7.326 f  inst_generated/inst_U68/inst_mem_i_31/O
                         net (fo=2, routed)           0.840     8.166    inst_generated/inst_U68/inst_mem_i_31_n_0
    SLICE_X68Y97         LUT5 (Prop_lut5_I4_O)        0.124     8.290 f  inst_generated/inst_U68/inst_mem_i_28/O
                         net (fo=25, routed)          1.042     9.332    inst_generated/inst_U68/ena
    SLICE_X66Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.456 r  inst_generated/inst_U68/inst_mem_i_32/O
                         net (fo=14, routed)          1.433    10.889    inst_generated/inst_U70/port2_reg
    SLICE_X63Y98         LUT3 (Prop_lut3_I1_O)        0.152    11.041 r  inst_generated/inst_U70/inst_mem_i_27/O
                         net (fo=7, routed)           0.830    11.871    inst_generated/inst_U41/dina[0]
    SLICE_X62Y99         LUT6 (Prop_lut6_I2_O)        0.326    12.197 f  inst_generated/inst_U41/r_data[0]_i_3/O
                         net (fo=1, routed)           0.575    12.772    inst_generated/inst_U9/port22_reg_1
    SLICE_X63Y99         LUT3 (Prop_lut3_I2_O)        0.150    12.922 r  inst_generated/inst_U9/r_data[0]_i_2__0/O
                         net (fo=27, routed)          0.889    13.811    inst_generated/inst_U84/port22_reg_0
    SLICE_X59Y99         LUT5 (Prop_lut5_I1_O)        0.326    14.137 r  inst_generated/inst_U84/port19_i_7/O
                         net (fo=1, routed)           0.809    14.945    inst_generated/inst_U41/port19_reg_6
    SLICE_X59Y97         LUT6 (Prop_lut6_I3_O)        0.124    15.069 f  inst_generated/inst_U41/port19_i_5__0/O
                         net (fo=3, routed)           0.644    15.713    inst_generated/inst_U41/port19_i_5__0_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I0_O)        0.124    15.837 r  inst_generated/inst_U41/port17_i_3__0/O
                         net (fo=3, routed)           0.905    16.742    inst_generated/inst_U41/port17_i_3__0_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124    16.866 f  inst_generated/inst_U41/port17_i_1/O
                         net (fo=2, routed)           1.263    18.129    inst_generated/inst_U41/port90_1
    SLICE_X63Y97         LUT6 (Prop_lut6_I5_O)        0.124    18.253 r  inst_generated/inst_U41/port21_i_2__0/O
                         net (fo=1, routed)           0.806    19.059    inst_generated/inst_U84/port21_reg
    SLICE_X63Y98         LUT3 (Prop_lut3_I1_O)        0.124    19.183 r  inst_generated/inst_U84/port21_i_1/O
                         net (fo=1, routed)           0.000    19.183    inst_generated/inst_U97/port21_reg_0
    SLICE_X63Y98         FDCE                                         r  inst_generated/inst_U97/port21_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.165ns  (logic 4.312ns (22.499%)  route 14.853ns (77.500%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT5=3 LUT6=4 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.435     3.889    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_4[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I3_O)        0.124     4.013 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.013    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X8Y106         MUXF7 (Prop_muxf7_I1_O)      0.214     4.227 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=34, routed)          2.803     7.029    inst_generated/inst_U68/douta[1]
    SLICE_X67Y96         LUT5 (Prop_lut5_I3_O)        0.297     7.326 f  inst_generated/inst_U68/inst_mem_i_31/O
                         net (fo=2, routed)           0.840     8.166    inst_generated/inst_U68/inst_mem_i_31_n_0
    SLICE_X68Y97         LUT5 (Prop_lut5_I4_O)        0.124     8.290 f  inst_generated/inst_U68/inst_mem_i_28/O
                         net (fo=25, routed)          1.042     9.332    inst_generated/inst_U68/ena
    SLICE_X66Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.456 r  inst_generated/inst_U68/inst_mem_i_32/O
                         net (fo=14, routed)          0.648    10.104    inst_generated/inst_U70/port2_reg
    SLICE_X64Y97         LUT6 (Prop_lut6_I4_O)        0.124    10.228 f  inst_generated/inst_U70/port19_i_4/O
                         net (fo=1, routed)           0.810    11.038    inst_generated/inst_U70/port19_i_4_n_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I1_O)        0.124    11.162 r  inst_generated/inst_U70/port19_i_3/O
                         net (fo=1, routed)           0.526    11.688    inst_generated/inst_U41/port19_reg_2
    SLICE_X62Y97         LUT5 (Prop_lut5_I0_O)        0.124    11.812 r  inst_generated/inst_U41/port19_i_2/O
                         net (fo=1, routed)           0.738    12.549    inst_generated/inst_U9/port19_reg_1
    SLICE_X63Y98         LUT3 (Prop_lut3_I2_O)        0.119    12.668 r  inst_generated/inst_U9/port19_i_1__1/O
                         net (fo=11, routed)          0.906    13.574    inst_generated/inst_U70/Bus3
    SLICE_X63Y96         LUT6 (Prop_lut6_I0_O)        0.332    13.906 f  inst_generated/inst_U70/inst_mem_i_37/O
                         net (fo=1, routed)           0.958    14.864    inst_generated/inst_U77/port9_reg_0
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.152    15.016 r  inst_generated/inst_U77/inst_mem_i_24/O
                         net (fo=6, routed)           4.149    19.165    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y7          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.033ns  (logic 4.312ns (22.655%)  route 14.721ns (77.345%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT5=3 LUT6=4 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.435     3.889    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_4[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I3_O)        0.124     4.013 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.013    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X8Y106         MUXF7 (Prop_muxf7_I1_O)      0.214     4.227 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=34, routed)          2.803     7.029    inst_generated/inst_U68/douta[1]
    SLICE_X67Y96         LUT5 (Prop_lut5_I3_O)        0.297     7.326 f  inst_generated/inst_U68/inst_mem_i_31/O
                         net (fo=2, routed)           0.840     8.166    inst_generated/inst_U68/inst_mem_i_31_n_0
    SLICE_X68Y97         LUT5 (Prop_lut5_I4_O)        0.124     8.290 f  inst_generated/inst_U68/inst_mem_i_28/O
                         net (fo=25, routed)          1.042     9.332    inst_generated/inst_U68/ena
    SLICE_X66Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.456 r  inst_generated/inst_U68/inst_mem_i_32/O
                         net (fo=14, routed)          0.977    10.433    inst_generated/inst_U70/port2_reg
    SLICE_X64Y96         LUT6 (Prop_lut6_I4_O)        0.124    10.557 f  inst_generated/inst_U70/port17_i_4/O
                         net (fo=1, routed)           0.444    11.001    inst_generated/inst_U70/port17_i_4_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I1_O)        0.124    11.125 r  inst_generated/inst_U70/port17_i_3/O
                         net (fo=1, routed)           1.018    12.143    inst_generated/inst_U41/port17_reg_2
    SLICE_X62Y96         LUT5 (Prop_lut5_I0_O)        0.124    12.267 r  inst_generated/inst_U41/port17_i_2/O
                         net (fo=1, routed)           0.405    12.672    inst_generated/inst_U9/port17_reg_2
    SLICE_X63Y97         LUT3 (Prop_lut3_I2_O)        0.119    12.791 r  inst_generated/inst_U9/port17_i_1__1/O
                         net (fo=10, routed)          0.847    13.638    inst_generated/inst_U70/Bus5
    SLICE_X63Y96         LUT6 (Prop_lut6_I2_O)        0.332    13.970 f  inst_generated/inst_U70/inst_mem_i_35/O
                         net (fo=1, routed)           0.800    14.770    inst_generated/inst_U77/port15_reg
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.152    14.922 r  inst_generated/inst_U77/inst_mem_i_22/O
                         net (fo=6, routed)           4.111    19.033    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y13         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U9/port15_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.981ns  (logic 4.787ns (25.220%)  route 14.194ns (74.780%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=3 LUT6=6 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.435     3.889    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_4[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I3_O)        0.124     4.013 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.013    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X8Y106         MUXF7 (Prop_muxf7_I1_O)      0.214     4.227 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=34, routed)          2.803     7.029    inst_generated/inst_U68/douta[1]
    SLICE_X67Y96         LUT5 (Prop_lut5_I3_O)        0.297     7.326 f  inst_generated/inst_U68/inst_mem_i_31/O
                         net (fo=2, routed)           0.840     8.166    inst_generated/inst_U68/inst_mem_i_31_n_0
    SLICE_X68Y97         LUT5 (Prop_lut5_I4_O)        0.124     8.290 f  inst_generated/inst_U68/inst_mem_i_28/O
                         net (fo=25, routed)          1.042     9.332    inst_generated/inst_U68/ena
    SLICE_X66Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.456 r  inst_generated/inst_U68/inst_mem_i_32/O
                         net (fo=14, routed)          1.433    10.889    inst_generated/inst_U70/port2_reg
    SLICE_X63Y98         LUT3 (Prop_lut3_I1_O)        0.152    11.041 r  inst_generated/inst_U70/inst_mem_i_27/O
                         net (fo=7, routed)           0.830    11.871    inst_generated/inst_U41/dina[0]
    SLICE_X62Y99         LUT6 (Prop_lut6_I2_O)        0.326    12.197 f  inst_generated/inst_U41/r_data[0]_i_3/O
                         net (fo=1, routed)           0.575    12.772    inst_generated/inst_U9/port22_reg_1
    SLICE_X63Y99         LUT3 (Prop_lut3_I2_O)        0.150    12.922 r  inst_generated/inst_U9/r_data[0]_i_2__0/O
                         net (fo=27, routed)          0.889    13.811    inst_generated/inst_U84/port22_reg_0
    SLICE_X59Y99         LUT5 (Prop_lut5_I1_O)        0.326    14.137 f  inst_generated/inst_U84/port19_i_7/O
                         net (fo=1, routed)           0.809    14.945    inst_generated/inst_U41/port19_reg_6
    SLICE_X59Y97         LUT6 (Prop_lut6_I3_O)        0.124    15.069 r  inst_generated/inst_U41/port19_i_5__0/O
                         net (fo=3, routed)           0.644    15.713    inst_generated/inst_U41/port19_i_5__0_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I0_O)        0.124    15.837 f  inst_generated/inst_U41/port17_i_3__0/O
                         net (fo=3, routed)           0.842    16.679    inst_generated/inst_U41/port17_i_3__0_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I0_O)        0.124    16.803 r  inst_generated/inst_U41/port15_i_6__1/O
                         net (fo=3, routed)           1.187    17.990    inst_generated/inst_U84/port15_reg_2
    SLICE_X61Y99         LUT6 (Prop_lut6_I5_O)        0.124    18.114 r  inst_generated/inst_U84/port15_i_2__0/O
                         net (fo=2, routed)           0.867    18.981    inst_generated/inst_U9/port90
    SLICE_X63Y97         FDCE                                         r  inst_generated/inst_U9/port15_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDPE                         0.000     0.000 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/C
    SLICE_X65Y105        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/Q
                         net (fo=1, routed)           0.056     0.197    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg1
    SLICE_X65Y105        FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDPE                         0.000     0.000 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
    SLICE_X61Y92         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.056     0.197    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X61Y92         FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/r_fifoTxData_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.686%)  route 0.110ns (46.314%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE                         0.000     0.000 r  uart/r_fifoTxData_reg[5]/C
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/r_fifoTxData_reg[5]/Q
                         net (fo=1, routed)           0.110     0.238    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[5]
    RAMB18_X1Y36         FIFO18E1                                     r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/r_fifoTxData_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.654%)  route 0.111ns (46.346%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE                         0.000     0.000 r  uart/r_fifoTxData_reg[6]/C
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/r_fifoTxData_reg[6]/Q
                         net (fo=1, routed)           0.111     0.239    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[6]
    RAMB18_X1Y36         FIFO18E1                                     r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/r_fifoTxData_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE                         0.000     0.000 r  uart/r_fifoTxData_reg[1]/C
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/r_fifoTxData_reg[1]/Q
                         net (fo=1, routed)           0.106     0.247    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[1]
    RAMB18_X1Y36         FIFO18E1                                     r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_U97/port20_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_generated/inst_U83/port20_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.390%)  route 0.109ns (43.610%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDCE                         0.000     0.000 r  inst_generated/inst_U97/port20_reg/C
    SLICE_X61Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_generated/inst_U97/port20_reg/Q
                         net (fo=2, routed)           0.109     0.250    inst_generated/inst_U83/FLAGCARRY_SRC_U97
    SLICE_X59Y98         FDCE                                         r  inst_generated/inst_U83/port20_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_U97/port21_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_generated/inst_U83/port21_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE                         0.000     0.000 r  inst_generated/inst_U97/port21_reg/C
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_generated/inst_U97/port21_reg/Q
                         net (fo=1, routed)           0.110     0.251    inst_generated/inst_U83/FLAGZERO_SRC_U97
    SLICE_X62Y99         FDCE                                         r  inst_generated/inst_U83/port21_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_U64/port21_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_generated/inst_U84/port5_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDCE                         0.000     0.000 r  inst_generated/inst_U64/port21_reg/C
    SLICE_X72Y110        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_generated/inst_U64/port21_reg/Q
                         net (fo=1, routed)           0.113     0.254    inst_generated/inst_U84/INSTR1_U64
    SLICE_X72Y109        FDRE                                         r  inst_generated/inst_U84/port5_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_U64/port20_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_generated/inst_U84/port6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y112        FDCE                         0.000     0.000 r  inst_generated/inst_U64/port20_reg/C
    SLICE_X72Y112        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_generated/inst_U64/port20_reg/Q
                         net (fo=1, routed)           0.113     0.254    inst_generated/inst_U84/INSTR2_U64
    SLICE_X72Y113        FDRE                                         r  inst_generated/inst_U84/port6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_U64/port16_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_generated/inst_U84/port16_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.085%)  route 0.115ns (44.915%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y113        FDCE                         0.000     0.000 r  inst_generated/inst_U64/port16_reg/C
    SLICE_X73Y113        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_generated/inst_U64/port16_reg/Q
                         net (fo=1, routed)           0.115     0.256    inst_generated/inst_U84/INSTR6_U64
    SLICE_X74Y113        FDRE                                         r  inst_generated/inst_U84/port16_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk5_clk_wiz_5Mhz
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_breakpoint_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.254ns  (logic 1.079ns (14.875%)  route 6.175ns (85.125%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.631    64.133    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDCE (Prop_fdce_C_Q)         0.459    64.592 r  r_breakpoint_reg[6]/Q
                         net (fo=1, routed)           0.656    65.249    inst_generated/inst_U54/r_breakpoint[6]
    SLICE_X67Y95         LUT6 (Prop_lut6_I3_O)        0.124    65.373 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.398    65.771    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I0_O)        0.124    65.895 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.462    66.357    inst_generated/inst_U55/port22_reg
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.124    66.481 r  inst_generated/inst_U55/port15_i_3__0/O
                         net (fo=1, routed)           1.259    67.740    inst_generated/inst_U35/port22_reg
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.124    67.864 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          2.434    70.298    inst_generated/inst_U54/r_data_reg[7]_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I2_O)        0.124    70.422 r  inst_generated/inst_U54/r_data[7]_i_1/O
                         net (fo=8, routed)           0.965    71.387    inst_generated/inst_U55/E[0]
    SLICE_X70Y95         FDCE                                         r  inst_generated/inst_U55/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.254ns  (logic 1.079ns (14.875%)  route 6.175ns (85.125%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.631    64.133    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDCE (Prop_fdce_C_Q)         0.459    64.592 r  r_breakpoint_reg[6]/Q
                         net (fo=1, routed)           0.656    65.249    inst_generated/inst_U54/r_breakpoint[6]
    SLICE_X67Y95         LUT6 (Prop_lut6_I3_O)        0.124    65.373 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.398    65.771    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I0_O)        0.124    65.895 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.462    66.357    inst_generated/inst_U55/port22_reg
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.124    66.481 r  inst_generated/inst_U55/port15_i_3__0/O
                         net (fo=1, routed)           1.259    67.740    inst_generated/inst_U35/port22_reg
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.124    67.864 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          2.434    70.298    inst_generated/inst_U54/r_data_reg[7]_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I2_O)        0.124    70.422 r  inst_generated/inst_U54/r_data[7]_i_1/O
                         net (fo=8, routed)           0.965    71.387    inst_generated/inst_U55/E[0]
    SLICE_X70Y95         FDCE                                         r  inst_generated/inst_U55/r_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U54/r_data_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.100ns  (logic 1.105ns (15.564%)  route 5.995ns (84.436%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.631    64.133    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDCE (Prop_fdce_C_Q)         0.459    64.592 r  r_breakpoint_reg[6]/Q
                         net (fo=1, routed)           0.656    65.249    inst_generated/inst_U54/r_breakpoint[6]
    SLICE_X67Y95         LUT6 (Prop_lut6_I3_O)        0.124    65.373 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.398    65.771    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I0_O)        0.124    65.895 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.462    66.357    inst_generated/inst_U55/port22_reg
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.124    66.481 r  inst_generated/inst_U55/port15_i_3__0/O
                         net (fo=1, routed)           1.259    67.740    inst_generated/inst_U35/port22_reg
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.124    67.864 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          2.245    70.110    inst_generated/inst_U35/port6_reg_0
    SLICE_X67Y98         LUT3 (Prop_lut3_I1_O)        0.150    70.260 r  inst_generated/inst_U35/r_data[7]_i_1__0/O
                         net (fo=8, routed)           0.974    71.233    inst_generated/inst_U54/r_data_reg[7]_1[0]
    SLICE_X66Y99         FDCE                                         r  inst_generated/inst_U54/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U54/r_data_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.100ns  (logic 1.105ns (15.564%)  route 5.995ns (84.436%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.631    64.133    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDCE (Prop_fdce_C_Q)         0.459    64.592 r  r_breakpoint_reg[6]/Q
                         net (fo=1, routed)           0.656    65.249    inst_generated/inst_U54/r_breakpoint[6]
    SLICE_X67Y95         LUT6 (Prop_lut6_I3_O)        0.124    65.373 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.398    65.771    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I0_O)        0.124    65.895 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.462    66.357    inst_generated/inst_U55/port22_reg
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.124    66.481 r  inst_generated/inst_U55/port15_i_3__0/O
                         net (fo=1, routed)           1.259    67.740    inst_generated/inst_U35/port22_reg
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.124    67.864 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          2.245    70.110    inst_generated/inst_U35/port6_reg_0
    SLICE_X67Y98         LUT3 (Prop_lut3_I1_O)        0.150    70.260 r  inst_generated/inst_U35/r_data[7]_i_1__0/O
                         net (fo=8, routed)           0.974    71.233    inst_generated/inst_U54/r_data_reg[7]_1[0]
    SLICE_X66Y99         FDCE                                         r  inst_generated/inst_U54/r_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U54/r_data_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.100ns  (logic 1.105ns (15.564%)  route 5.995ns (84.436%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.631    64.133    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDCE (Prop_fdce_C_Q)         0.459    64.592 r  r_breakpoint_reg[6]/Q
                         net (fo=1, routed)           0.656    65.249    inst_generated/inst_U54/r_breakpoint[6]
    SLICE_X67Y95         LUT6 (Prop_lut6_I3_O)        0.124    65.373 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.398    65.771    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I0_O)        0.124    65.895 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.462    66.357    inst_generated/inst_U55/port22_reg
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.124    66.481 r  inst_generated/inst_U55/port15_i_3__0/O
                         net (fo=1, routed)           1.259    67.740    inst_generated/inst_U35/port22_reg
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.124    67.864 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          2.245    70.110    inst_generated/inst_U35/port6_reg_0
    SLICE_X67Y98         LUT3 (Prop_lut3_I1_O)        0.150    70.260 r  inst_generated/inst_U35/r_data[7]_i_1__0/O
                         net (fo=8, routed)           0.974    71.233    inst_generated/inst_U54/r_data_reg[7]_1[0]
    SLICE_X66Y99         FDCE                                         r  inst_generated/inst_U54/r_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U54/r_data_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.100ns  (logic 1.105ns (15.564%)  route 5.995ns (84.436%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.631    64.133    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDCE (Prop_fdce_C_Q)         0.459    64.592 r  r_breakpoint_reg[6]/Q
                         net (fo=1, routed)           0.656    65.249    inst_generated/inst_U54/r_breakpoint[6]
    SLICE_X67Y95         LUT6 (Prop_lut6_I3_O)        0.124    65.373 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.398    65.771    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I0_O)        0.124    65.895 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.462    66.357    inst_generated/inst_U55/port22_reg
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.124    66.481 r  inst_generated/inst_U55/port15_i_3__0/O
                         net (fo=1, routed)           1.259    67.740    inst_generated/inst_U35/port22_reg
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.124    67.864 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          2.245    70.110    inst_generated/inst_U35/port6_reg_0
    SLICE_X67Y98         LUT3 (Prop_lut3_I1_O)        0.150    70.260 r  inst_generated/inst_U35/r_data[7]_i_1__0/O
                         net (fo=8, routed)           0.974    71.233    inst_generated/inst_U54/r_data_reg[7]_1[0]
    SLICE_X66Y99         FDCE                                         r  inst_generated/inst_U54/r_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.091ns  (logic 1.079ns (15.217%)  route 6.012ns (84.783%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.631    64.133    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDCE (Prop_fdce_C_Q)         0.459    64.592 r  r_breakpoint_reg[6]/Q
                         net (fo=1, routed)           0.656    65.249    inst_generated/inst_U54/r_breakpoint[6]
    SLICE_X67Y95         LUT6 (Prop_lut6_I3_O)        0.124    65.373 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.398    65.771    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I0_O)        0.124    65.895 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.462    66.357    inst_generated/inst_U55/port22_reg
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.124    66.481 r  inst_generated/inst_U55/port15_i_3__0/O
                         net (fo=1, routed)           1.259    67.740    inst_generated/inst_U35/port22_reg
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.124    67.864 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          2.434    70.298    inst_generated/inst_U54/r_data_reg[7]_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I2_O)        0.124    70.422 r  inst_generated/inst_U54/r_data[7]_i_1/O
                         net (fo=8, routed)           0.802    71.224    inst_generated/inst_U55/E[0]
    SLICE_X64Y95         FDCE                                         r  inst_generated/inst_U55/r_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.078ns  (logic 1.079ns (15.244%)  route 5.999ns (84.757%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.631    64.133    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDCE (Prop_fdce_C_Q)         0.459    64.592 r  r_breakpoint_reg[6]/Q
                         net (fo=1, routed)           0.656    65.249    inst_generated/inst_U54/r_breakpoint[6]
    SLICE_X67Y95         LUT6 (Prop_lut6_I3_O)        0.124    65.373 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.398    65.771    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I0_O)        0.124    65.895 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.462    66.357    inst_generated/inst_U55/port22_reg
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.124    66.481 r  inst_generated/inst_U55/port15_i_3__0/O
                         net (fo=1, routed)           1.259    67.740    inst_generated/inst_U35/port22_reg
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.124    67.864 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          2.434    70.298    inst_generated/inst_U54/r_data_reg[7]_0
    SLICE_X69Y98         LUT6 (Prop_lut6_I2_O)        0.124    70.422 r  inst_generated/inst_U54/r_data[7]_i_1/O
                         net (fo=8, routed)           0.790    71.212    inst_generated/inst_U55/E[0]
    SLICE_X69Y94         FDCE                                         r  inst_generated/inst_U55/r_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U56/r_data_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.070ns  (logic 1.079ns (15.263%)  route 5.991ns (84.738%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.631    64.133    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDCE (Prop_fdce_C_Q)         0.459    64.592 r  r_breakpoint_reg[6]/Q
                         net (fo=1, routed)           0.656    65.249    inst_generated/inst_U54/r_breakpoint[6]
    SLICE_X67Y95         LUT6 (Prop_lut6_I3_O)        0.124    65.373 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.398    65.771    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I0_O)        0.124    65.895 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.462    66.357    inst_generated/inst_U55/port22_reg
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.124    66.481 r  inst_generated/inst_U55/port15_i_3__0/O
                         net (fo=1, routed)           1.259    67.740    inst_generated/inst_U35/port22_reg
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.124    67.864 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          2.245    70.110    inst_generated/inst_U35/port6_reg_0
    SLICE_X67Y98         LUT2 (Prop_lut2_I0_O)        0.124    70.234 r  inst_generated/inst_U35/r_data[7]_i_1__1/O
                         net (fo=8, routed)           0.969    71.203    inst_generated/inst_U56/E[0]
    SLICE_X68Y94         FDCE                                         r  inst_generated/inst_U56/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U56/r_data_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.070ns  (logic 1.079ns (15.263%)  route 5.991ns (84.738%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.631    64.133    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDCE (Prop_fdce_C_Q)         0.459    64.592 r  r_breakpoint_reg[6]/Q
                         net (fo=1, routed)           0.656    65.249    inst_generated/inst_U54/r_breakpoint[6]
    SLICE_X67Y95         LUT6 (Prop_lut6_I3_O)        0.124    65.373 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.398    65.771    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I0_O)        0.124    65.895 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.462    66.357    inst_generated/inst_U55/port22_reg
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.124    66.481 r  inst_generated/inst_U55/port15_i_3__0/O
                         net (fo=1, routed)           1.259    67.740    inst_generated/inst_U35/port22_reg
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.124    67.864 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          2.245    70.110    inst_generated/inst_U35/port6_reg_0
    SLICE_X67Y98         LUT2 (Prop_lut2_I0_O)        0.124    70.234 r  inst_generated/inst_U35/r_data[7]_i_1__1/O
                         net (fo=8, routed)           0.969    71.203    inst_generated/inst_U56/E[0]
    SLICE_X68Y94         FDCE                                         r  inst_generated/inst_U56/r_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U83/port15_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.397ns  (logic 0.281ns (20.115%)  route 1.116ns (79.885%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.566    63.068    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDCE (Prop_fdce_C_Q)         0.146    63.214 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.158    63.372    inst_generated/inst_U54/r_breakpoint[0]
    SLICE_X65Y95         LUT6 (Prop_lut6_I5_O)        0.045    63.417 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.169    63.586    inst_generated/inst_U55/port22_reg
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.045    63.631 r  inst_generated/inst_U55/port15_i_3__0/O
                         net (fo=1, routed)           0.509    64.140    inst_generated/inst_U35/port22_reg
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.045    64.185 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          0.279    64.465    inst_generated/inst_U83/port22_reg_0
    SLICE_X50Y97         FDCE                                         r  inst_generated/inst_U83/port15_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U83/port16_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.397ns  (logic 0.281ns (20.115%)  route 1.116ns (79.885%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.566    63.068    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDCE (Prop_fdce_C_Q)         0.146    63.214 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.158    63.372    inst_generated/inst_U54/r_breakpoint[0]
    SLICE_X65Y95         LUT6 (Prop_lut6_I5_O)        0.045    63.417 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.169    63.586    inst_generated/inst_U55/port22_reg
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.045    63.631 r  inst_generated/inst_U55/port15_i_3__0/O
                         net (fo=1, routed)           0.509    64.140    inst_generated/inst_U35/port22_reg
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.045    64.185 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          0.279    64.465    inst_generated/inst_U83/port22_reg_0
    SLICE_X50Y97         FDCE                                         r  inst_generated/inst_U83/port16_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U83/port17_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.397ns  (logic 0.281ns (20.115%)  route 1.116ns (79.885%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.566    63.068    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDCE (Prop_fdce_C_Q)         0.146    63.214 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.158    63.372    inst_generated/inst_U54/r_breakpoint[0]
    SLICE_X65Y95         LUT6 (Prop_lut6_I5_O)        0.045    63.417 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.169    63.586    inst_generated/inst_U55/port22_reg
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.045    63.631 r  inst_generated/inst_U55/port15_i_3__0/O
                         net (fo=1, routed)           0.509    64.140    inst_generated/inst_U35/port22_reg
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.045    64.185 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          0.279    64.465    inst_generated/inst_U83/port22_reg_0
    SLICE_X50Y97         FDCE                                         r  inst_generated/inst_U83/port17_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_7seg/cathodesAH_reg[7]_inv/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.478ns  (logic 0.329ns (22.263%)  route 1.149ns (77.737%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.566    63.068    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDCE (Prop_fdce_C_Q)         0.146    63.214 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.158    63.372    inst_generated/inst_U54/r_breakpoint[0]
    SLICE_X65Y95         LUT6 (Prop_lut6_I5_O)        0.045    63.417 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.169    63.586    inst_generated/inst_U55/port22_reg
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.045    63.631 r  inst_generated/inst_U55/port15_i_3__0/O
                         net (fo=1, routed)           0.509    64.140    inst_generated/inst_U35/port22_reg
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.045    64.185 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          0.312    64.497    inst_generated/inst_7seg/cathodesAH_reg[6]_inv_0
    SLICE_X40Y97         LUT4 (Prop_lut4_I0_O)        0.048    64.545 r  inst_generated/inst_7seg/cathodesAH[7]_inv_i_1/O
                         net (fo=1, routed)           0.000    64.545    inst_generated/inst_7seg/cathodesAH[7]_inv_i_1_n_0
    SLICE_X40Y97         FDRE                                         r  inst_generated/inst_7seg/cathodesAH_reg[7]_inv/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U83/port20_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.611ns  (logic 0.281ns (17.441%)  route 1.330ns (82.559%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.566    63.068    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDCE (Prop_fdce_C_Q)         0.146    63.214 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.158    63.372    inst_generated/inst_U54/r_breakpoint[0]
    SLICE_X65Y95         LUT6 (Prop_lut6_I5_O)        0.045    63.417 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.169    63.586    inst_generated/inst_U55/port22_reg
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.045    63.631 r  inst_generated/inst_U55/port15_i_3__0/O
                         net (fo=1, routed)           0.509    64.140    inst_generated/inst_U35/port22_reg
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.045    64.185 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          0.494    64.679    inst_generated/inst_U83/port22_reg_0
    SLICE_X59Y98         FDCE                                         r  inst_generated/inst_U83/port20_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_7seg/cathodesAH_reg[0]_inv/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 0.326ns (18.030%)  route 1.482ns (81.970%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.566    63.068    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDCE (Prop_fdce_C_Q)         0.146    63.214 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.158    63.372    inst_generated/inst_U54/r_breakpoint[0]
    SLICE_X65Y95         LUT6 (Prop_lut6_I5_O)        0.045    63.417 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.169    63.586    inst_generated/inst_U55/port22_reg
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.045    63.631 r  inst_generated/inst_U55/port15_i_3__0/O
                         net (fo=1, routed)           0.509    64.140    inst_generated/inst_U35/port22_reg
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.045    64.185 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          0.540    64.725    inst_generated/inst_7seg/cathodesAH_reg[6]_inv_0
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.045    64.770 r  inst_generated/inst_7seg/cathodesAH[0]_inv_i_1/O
                         net (fo=7, routed)           0.105    64.876    inst_generated/inst_7seg/cathodesAH[0]_inv_i_1_n_0
    SLICE_X54Y96         FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[0]_inv/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_7seg/cathodesAH_reg[1]_inv/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 0.326ns (18.030%)  route 1.482ns (81.970%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.566    63.068    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDCE (Prop_fdce_C_Q)         0.146    63.214 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.158    63.372    inst_generated/inst_U54/r_breakpoint[0]
    SLICE_X65Y95         LUT6 (Prop_lut6_I5_O)        0.045    63.417 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.169    63.586    inst_generated/inst_U55/port22_reg
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.045    63.631 r  inst_generated/inst_U55/port15_i_3__0/O
                         net (fo=1, routed)           0.509    64.140    inst_generated/inst_U35/port22_reg
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.045    64.185 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          0.540    64.725    inst_generated/inst_7seg/cathodesAH_reg[6]_inv_0
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.045    64.770 r  inst_generated/inst_7seg/cathodesAH[0]_inv_i_1/O
                         net (fo=7, routed)           0.105    64.876    inst_generated/inst_7seg/cathodesAH[0]_inv_i_1_n_0
    SLICE_X54Y96         FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[1]_inv/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_7seg/cathodesAH_reg[2]_inv/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 0.326ns (18.030%)  route 1.482ns (81.970%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.566    63.068    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDCE (Prop_fdce_C_Q)         0.146    63.214 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.158    63.372    inst_generated/inst_U54/r_breakpoint[0]
    SLICE_X65Y95         LUT6 (Prop_lut6_I5_O)        0.045    63.417 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.169    63.586    inst_generated/inst_U55/port22_reg
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.045    63.631 r  inst_generated/inst_U55/port15_i_3__0/O
                         net (fo=1, routed)           0.509    64.140    inst_generated/inst_U35/port22_reg
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.045    64.185 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          0.540    64.725    inst_generated/inst_7seg/cathodesAH_reg[6]_inv_0
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.045    64.770 r  inst_generated/inst_7seg/cathodesAH[0]_inv_i_1/O
                         net (fo=7, routed)           0.105    64.876    inst_generated/inst_7seg/cathodesAH[0]_inv_i_1_n_0
    SLICE_X54Y96         FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[2]_inv/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_7seg/cathodesAH_reg[3]_inv/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 0.326ns (18.030%)  route 1.482ns (81.970%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.566    63.068    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDCE (Prop_fdce_C_Q)         0.146    63.214 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.158    63.372    inst_generated/inst_U54/r_breakpoint[0]
    SLICE_X65Y95         LUT6 (Prop_lut6_I5_O)        0.045    63.417 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.169    63.586    inst_generated/inst_U55/port22_reg
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.045    63.631 r  inst_generated/inst_U55/port15_i_3__0/O
                         net (fo=1, routed)           0.509    64.140    inst_generated/inst_U35/port22_reg
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.045    64.185 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          0.540    64.725    inst_generated/inst_7seg/cathodesAH_reg[6]_inv_0
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.045    64.770 r  inst_generated/inst_7seg/cathodesAH[0]_inv_i_1/O
                         net (fo=7, routed)           0.105    64.876    inst_generated/inst_7seg/cathodesAH[0]_inv_i_1_n_0
    SLICE_X54Y96         FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[3]_inv/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_7seg/cathodesAH_reg[4]_inv/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 0.326ns (18.030%)  route 1.482ns (81.970%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.566    63.068    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDCE (Prop_fdce_C_Q)         0.146    63.214 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.158    63.372    inst_generated/inst_U54/r_breakpoint[0]
    SLICE_X65Y95         LUT6 (Prop_lut6_I5_O)        0.045    63.417 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.169    63.586    inst_generated/inst_U55/port22_reg
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.045    63.631 r  inst_generated/inst_U55/port15_i_3__0/O
                         net (fo=1, routed)           0.509    64.140    inst_generated/inst_U35/port22_reg
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.045    64.185 r  inst_generated/inst_U35/port15_i_1/O
                         net (fo=12, routed)          0.540    64.725    inst_generated/inst_7seg/cathodesAH_reg[6]_inv_0
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.045    64.770 r  inst_generated/inst_7seg/cathodesAH[0]_inv_i_1/O
                         net (fo=7, routed)           0.105    64.876    inst_generated/inst_7seg/cathodesAH[0]_inv_i_1_n_0
    SLICE_X54Y96         FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[4]_inv/S
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_5Mhz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_5Mhz'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_5Mhz fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    26.809    inst_clk5Mhz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    22.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    24.906    inst_clk5Mhz/inst/clkfbout_clk_wiz_5Mhz
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    25.002 f  inst_clk5Mhz/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    26.809    inst_clk5Mhz/inst/clkfbout_buf_clk_wiz_5Mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_5Mhz'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    inst_clk5Mhz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    inst_clk5Mhz/inst/clkfbout_clk_wiz_5Mhz
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_clk5Mhz/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    inst_clk5Mhz/inst/clkfbout_buf_clk_wiz_5Mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_clk100
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/inst_tx/o_serialOut_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_serialOut
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.679ns  (logic 4.073ns (53.043%)  route 3.606ns (46.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.632     5.235    uart/inst_tx/i_clk100
    SLICE_X62Y93         FDPE                                         r  uart/inst_tx/o_serialOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDPE (Prop_fdpe_C_Q)         0.518     5.753 r  uart/inst_tx/o_serialOut_reg/Q
                         net (fo=1, routed)           3.606     9.359    o_serialOut_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    12.914 r  o_serialOut_OBUF_inst/O
                         net (fo=0)                   0.000    12.914    o_serialOut
    D4                                                                r  o_serialOut (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/inst_tx/o_serialOut_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_serialOut
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.693ns  (logic 1.420ns (52.731%)  route 1.273ns (47.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.568     1.487    uart/inst_tx/i_clk100
    SLICE_X62Y93         FDPE                                         r  uart/inst_tx/o_serialOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDPE (Prop_fdpe_C_Q)         0.164     1.651 r  uart/inst_tx/o_serialOut_reg/Q
                         net (fo=1, routed)           1.273     2.924    o_serialOut_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.180 r  o_serialOut_OBUF_inst/O
                         net (fo=0)                   0.000     4.180    o_serialOut
    D4                                                                r  o_serialOut (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk5_clk_wiz_5Mhz

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpointSet_reg/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.036ns  (logic 1.660ns (23.594%)  route 5.376ns (76.406%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 64.012 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.525     6.032    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.153     6.185 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.851     7.036    inst_generated_n_8
    SLICE_X66Y95         FDCE                                         f  r_breakpointSet_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.509    64.012    s_oszClk
    SLICE_X66Y95         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[5]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.036ns  (logic 1.660ns (23.594%)  route 5.376ns (76.406%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 64.012 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.525     6.032    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.153     6.185 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.851     7.036    inst_generated_n_8
    SLICE_X67Y95         FDCE                                         f  r_breakpoint_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.509    64.012    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[6]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.036ns  (logic 1.660ns (23.594%)  route 5.376ns (76.406%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 64.012 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.525     6.032    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.153     6.185 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.851     7.036    inst_generated_n_8
    SLICE_X67Y95         FDCE                                         f  r_breakpoint_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.509    64.012    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[7]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.036ns  (logic 1.660ns (23.594%)  route 5.376ns (76.406%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 64.012 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.525     6.032    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.153     6.185 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.851     7.036    inst_generated_n_8
    SLICE_X67Y95         FDCE                                         f  r_breakpoint_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.509    64.012    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[0]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.028ns  (logic 1.660ns (23.621%)  route 5.368ns (76.379%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 64.012 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.525     6.032    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.153     6.185 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.843     7.028    inst_generated_n_8
    SLICE_X65Y95         FDCE                                         f  r_breakpoint_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.509    64.012    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[1]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.028ns  (logic 1.660ns (23.621%)  route 5.368ns (76.379%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 64.012 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.525     6.032    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.153     6.185 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.843     7.028    inst_generated_n_8
    SLICE_X65Y95         FDCE                                         f  r_breakpoint_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.509    64.012    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[2]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.028ns  (logic 1.660ns (23.621%)  route 5.368ns (76.379%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 64.012 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.525     6.032    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.153     6.185 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.843     7.028    inst_generated_n_8
    SLICE_X65Y95         FDCE                                         f  r_breakpoint_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.509    64.012    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[3]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.028ns  (logic 1.660ns (23.621%)  route 5.368ns (76.379%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 64.012 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.525     6.032    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.153     6.185 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.843     7.028    inst_generated_n_8
    SLICE_X65Y95         FDCE                                         f  r_breakpoint_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.509    64.012    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[4]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.028ns  (logic 1.660ns (23.621%)  route 5.368ns (76.379%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 64.012 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.525     6.032    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.153     6.185 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.843     7.028    inst_generated_n_8
    SLICE_X65Y95         FDCE                                         f  r_breakpoint_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.509    64.012    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[4]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[0]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.627ns  (logic 0.319ns (12.126%)  route 2.309ns (87.874%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 63.340 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.966     2.240    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.044     2.284 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.343     2.627    inst_generated_n_8
    SLICE_X65Y95         FDCE                                         f  r_breakpoint_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.838    63.340    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[1]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.627ns  (logic 0.319ns (12.126%)  route 2.309ns (87.874%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 63.340 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.966     2.240    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.044     2.284 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.343     2.627    inst_generated_n_8
    SLICE_X65Y95         FDCE                                         f  r_breakpoint_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.838    63.340    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[2]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.627ns  (logic 0.319ns (12.126%)  route 2.309ns (87.874%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 63.340 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.966     2.240    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.044     2.284 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.343     2.627    inst_generated_n_8
    SLICE_X65Y95         FDCE                                         f  r_breakpoint_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.838    63.340    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[3]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.627ns  (logic 0.319ns (12.126%)  route 2.309ns (87.874%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 63.340 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.966     2.240    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.044     2.284 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.343     2.627    inst_generated_n_8
    SLICE_X65Y95         FDCE                                         f  r_breakpoint_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.838    63.340    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[4]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.627ns  (logic 0.319ns (12.126%)  route 2.309ns (87.874%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 63.340 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.966     2.240    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.044     2.284 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.343     2.627    inst_generated_n_8
    SLICE_X65Y95         FDCE                                         f  r_breakpoint_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.838    63.340    s_oszClk
    SLICE_X65Y95         FDCE                                         r  r_breakpoint_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpointSet_reg/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.650ns  (logic 0.319ns (12.020%)  route 2.332ns (87.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 63.340 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.966     2.240    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.044     2.284 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.366     2.650    inst_generated_n_8
    SLICE_X66Y95         FDCE                                         f  r_breakpointSet_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.838    63.340    s_oszClk
    SLICE_X66Y95         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[5]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.650ns  (logic 0.319ns (12.020%)  route 2.332ns (87.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 63.340 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.966     2.240    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.044     2.284 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.366     2.650    inst_generated_n_8
    SLICE_X67Y95         FDCE                                         f  r_breakpoint_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.838    63.340    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[6]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.650ns  (logic 0.319ns (12.020%)  route 2.332ns (87.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 63.340 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.966     2.240    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.044     2.284 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.366     2.650    inst_generated_n_8
    SLICE_X67Y95         FDCE                                         f  r_breakpoint_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.838    63.340    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[7]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.650ns  (logic 0.319ns (12.020%)  route 2.332ns (87.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 63.340 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.966     2.240    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.044     2.284 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.366     2.650    inst_generated_n_8
    SLICE_X67Y95         FDCE                                         f  r_breakpoint_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.838    63.340    s_oszClk
    SLICE_X67Y95         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  i_clk100

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[0]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.785ns  (logic 1.660ns (16.965%)  route 8.125ns (83.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.525     6.032    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.153     6.185 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         3.601     9.785    uart/inst_tx/r_stopCount_reg[0]_0
    SLICE_X59Y82         FDCE                                         f  uart/inst_tx/r_clkCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.501     4.924    uart/inst_tx/i_clk100
    SLICE_X59Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[0]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[10]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.785ns  (logic 1.660ns (16.965%)  route 8.125ns (83.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.525     6.032    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.153     6.185 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         3.601     9.785    uart/inst_tx/r_stopCount_reg[0]_0
    SLICE_X59Y82         FDCE                                         f  uart/inst_tx/r_clkCount_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.501     4.924    uart/inst_tx/i_clk100
    SLICE_X59Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[10]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[6]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.785ns  (logic 1.660ns (16.965%)  route 8.125ns (83.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.525     6.032    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.153     6.185 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         3.601     9.785    uart/inst_tx/r_stopCount_reg[0]_0
    SLICE_X58Y82         FDCE                                         f  uart/inst_tx/r_clkCount_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.501     4.924    uart/inst_tx/i_clk100
    SLICE_X58Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[6]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[7]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.785ns  (logic 1.660ns (16.965%)  route 8.125ns (83.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.525     6.032    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.153     6.185 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         3.601     9.785    uart/inst_tx/r_stopCount_reg[0]_0
    SLICE_X59Y82         FDCE                                         f  uart/inst_tx/r_clkCount_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.501     4.924    uart/inst_tx/i_clk100
    SLICE_X59Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[7]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[8]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.785ns  (logic 1.660ns (16.965%)  route 8.125ns (83.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.525     6.032    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.153     6.185 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         3.601     9.785    uart/inst_tx/r_stopCount_reg[0]_0
    SLICE_X59Y82         FDCE                                         f  uart/inst_tx/r_clkCount_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.501     4.924    uart/inst_tx/i_clk100
    SLICE_X59Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[8]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[9]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.785ns  (logic 1.660ns (16.965%)  route 8.125ns (83.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.525     6.032    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.153     6.185 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         3.601     9.785    uart/inst_tx/r_stopCount_reg[0]_0
    SLICE_X59Y82         FDCE                                         f  uart/inst_tx/r_clkCount_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.501     4.924    uart/inst_tx/i_clk100
    SLICE_X59Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[9]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[1]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.498ns  (logic 1.660ns (17.477%)  route 7.838ns (82.523%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.525     6.032    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.153     6.185 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         3.314     9.498    uart/inst_tx/r_stopCount_reg[0]_0
    SLICE_X58Y83         FDCE                                         f  uart/inst_tx/r_clkCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502     4.925    uart/inst_tx/i_clk100
    SLICE_X58Y83         FDCE                                         r  uart/inst_tx/r_clkCount_reg[1]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[4]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.498ns  (logic 1.660ns (17.477%)  route 7.838ns (82.523%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.525     6.032    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.153     6.185 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         3.314     9.498    uart/inst_tx/r_stopCount_reg[0]_0
    SLICE_X58Y83         FDCE                                         f  uart/inst_tx/r_clkCount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502     4.925    uart/inst_tx/i_clk100
    SLICE_X58Y83         FDCE                                         r  uart/inst_tx/r_clkCount_reg[4]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_clkCount_reg[5]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.498ns  (logic 1.660ns (17.477%)  route 7.838ns (82.523%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.525     6.032    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.153     6.185 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         3.314     9.498    uart/inst_tx/r_stopCount_reg[0]_0
    SLICE_X58Y83         FDCE                                         f  uart/inst_tx/r_clkCount_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502     4.925    uart/inst_tx/i_clk100
    SLICE_X58Y83         FDCE                                         r  uart/inst_tx/r_clkCount_reg[5]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_stopCount_reg[0]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.034ns  (logic 1.660ns (18.375%)  route 7.374ns (81.625%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.525     6.032    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.153     6.185 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         2.850     9.034    uart/inst_tx/r_stopCount_reg[0]_0
    SLICE_X63Y90         FDCE                                         f  uart/inst_tx/r_stopCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.509     4.932    uart/inst_tx/i_clk100
    SLICE_X63Y90         FDCE                                         r  uart/inst_tx/r_stopCount_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_serialIn
                            (input port)
  Destination:            uart/inst_rx/r_serialIn_reg/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.441ns  (logic 0.257ns (17.865%)  route 1.184ns (82.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  i_serialIn (IN)
                         net (fo=0)                   0.000     0.000    i_serialIn
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_serialIn_IBUF_inst/O
                         net (fo=1, routed)           1.184     1.441    uart/inst_rx/i_serialIn_IBUF
    SLICE_X66Y107        FDCE                                         r  uart/inst_rx/r_serialIn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.833     1.998    uart/inst_rx/i_clk100
    SLICE_X66Y107        FDCE                                         r  uart/inst_rx/r_serialIn_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[1]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.087ns  (logic 0.319ns (10.321%)  route 2.768ns (89.679%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.966     2.240    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.044     2.284 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.803     3.087    uart/inst_rx/o_valid_reg_0
    SLICE_X65Y100        FDCE                                         f  uart/inst_rx/r_clkCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     2.000    uart/inst_rx/i_clk100
    SLICE_X65Y100        FDCE                                         r  uart/inst_rx/r_clkCount_reg[1]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[2]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.087ns  (logic 0.319ns (10.321%)  route 2.768ns (89.679%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.966     2.240    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.044     2.284 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.803     3.087    uart/inst_rx/o_valid_reg_0
    SLICE_X65Y100        FDCE                                         f  uart/inst_rx/r_clkCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     2.000    uart/inst_rx/i_clk100
    SLICE_X65Y100        FDCE                                         r  uart/inst_rx/r_clkCount_reg[2]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[6]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.087ns  (logic 0.319ns (10.321%)  route 2.768ns (89.679%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.966     2.240    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.044     2.284 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.803     3.087    uart/inst_rx/o_valid_reg_0
    SLICE_X65Y100        FDCE                                         f  uart/inst_rx/r_clkCount_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     2.000    uart/inst_rx/i_clk100
    SLICE_X65Y100        FDCE                                         r  uart/inst_rx/r_clkCount_reg[6]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[7]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.087ns  (logic 0.319ns (10.321%)  route 2.768ns (89.679%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.966     2.240    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.044     2.284 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.803     3.087    uart/inst_rx/o_valid_reg_0
    SLICE_X65Y100        FDCE                                         f  uart/inst_rx/r_clkCount_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     2.000    uart/inst_rx/i_clk100
    SLICE_X65Y100        FDCE                                         r  uart/inst_rx/r_clkCount_reg[7]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[10]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.105ns  (logic 0.319ns (10.260%)  route 2.786ns (89.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.966     2.240    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.044     2.284 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.821     3.105    uart/inst_rx/o_valid_reg_0
    SLICE_X66Y101        FDCE                                         f  uart/inst_rx/r_clkCount_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     2.000    uart/inst_rx/i_clk100
    SLICE_X66Y101        FDCE                                         r  uart/inst_rx/r_clkCount_reg[10]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[11]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.105ns  (logic 0.319ns (10.260%)  route 2.786ns (89.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.966     2.240    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.044     2.284 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.821     3.105    uart/inst_rx/o_valid_reg_0
    SLICE_X66Y101        FDCE                                         f  uart/inst_rx/r_clkCount_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     2.000    uart/inst_rx/i_clk100
    SLICE_X66Y101        FDCE                                         r  uart/inst_rx/r_clkCount_reg[11]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[3]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.168ns  (logic 0.319ns (10.055%)  route 2.850ns (89.945%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.966     2.240    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.044     2.284 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.884     3.168    uart/inst_rx/o_valid_reg_0
    SLICE_X66Y100        FDCE                                         f  uart/inst_rx/r_clkCount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     2.000    uart/inst_rx/i_clk100
    SLICE_X66Y100        FDCE                                         r  uart/inst_rx/r_clkCount_reg[3]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[4]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.168ns  (logic 0.319ns (10.055%)  route 2.850ns (89.945%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.966     2.240    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.044     2.284 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.884     3.168    uart/inst_rx/o_valid_reg_0
    SLICE_X66Y100        FDCE                                         f  uart/inst_rx/r_clkCount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     2.000    uart/inst_rx/i_clk100
    SLICE_X66Y100        FDCE                                         r  uart/inst_rx/r_clkCount_reg[4]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[5]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.168ns  (logic 0.319ns (10.055%)  route 2.850ns (89.945%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.966     2.240    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X66Y98         LUT1 (Prop_lut1_I0_O)        0.044     2.284 f  inst_generated/inst_7seg/port2_i_2/O
                         net (fo=186, routed)         0.884     3.168    uart/inst_rx/o_valid_reg_0
    SLICE_X66Y100        FDCE                                         f  uart/inst_rx/r_clkCount_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     2.000    uart/inst_rx/i_clk100
    SLICE_X66Y100        FDCE                                         r  uart/inst_rx/r_clkCount_reg[5]/C





