* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Jan 31 2020 15:13:15

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : state_reg_1
T_21_15_wire_logic_cluster/lc_1/out
T_20_14_lc_trk_g3_1
T_20_14_wire_logic_cluster/lc_0/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_20_14_lc_trk_g3_1
T_20_14_wire_logic_cluster/lc_5/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_lc_trk_g0_1
T_21_15_wire_logic_cluster/lc_4/in_1

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_lc_trk_g2_1
T_21_15_wire_logic_cluster/lc_0/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_20_15_lc_trk_g3_1
T_20_15_wire_logic_cluster/lc_1/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_lc_trk_g0_1
T_21_15_wire_logic_cluster/lc_5/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_21_16_lc_trk_g1_1
T_21_16_wire_logic_cluster/lc_3/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_12_sp4_v_t_42
T_20_13_lc_trk_g3_2
T_20_13_wire_logic_cluster/lc_0/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_20_15_lc_trk_g3_1
T_20_15_wire_logic_cluster/lc_4/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g1_1
T_20_16_wire_logic_cluster/lc_1/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_12_sp4_v_t_42
T_21_13_lc_trk_g3_2
T_21_13_wire_logic_cluster/lc_0/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_17_15_sp12_h_l_1
T_22_15_lc_trk_g1_5
T_22_15_wire_logic_cluster/lc_5/s_r

T_21_15_wire_logic_cluster/lc_1/out
T_20_15_lc_trk_g3_1
T_20_15_wire_logic_cluster/lc_2/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_20_15_lc_trk_g3_1
T_20_15_wire_logic_cluster/lc_7/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_lc_trk_g0_1
T_21_15_wire_logic_cluster/lc_1/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_lc_trk_g0_1
T_21_15_wire_logic_cluster/lc_3/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_21_12_sp4_v_t_42
T_21_13_lc_trk_g3_2
T_21_13_wire_logic_cluster/lc_7/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g1_1
T_20_16_wire_logic_cluster/lc_2/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g1_1
T_20_16_wire_logic_cluster/lc_6/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g1_1
T_20_16_wire_logic_cluster/lc_4/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g1_1
T_20_16_wire_logic_cluster/lc_0/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_lc_trk_g0_1
T_21_15_wire_logic_cluster/lc_2/in_1

T_21_15_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g0_1
T_20_16_input_2_7
T_20_16_wire_logic_cluster/lc_7/in_2

T_21_15_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g1_1
T_20_16_wire_logic_cluster/lc_5/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g1_1
T_20_16_wire_logic_cluster/lc_3/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_16_lc_trk_g0_1
T_21_16_wire_logic_cluster/lc_5/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_21_16_lc_trk_g0_1
T_21_16_wire_logic_cluster/lc_4/in_1

T_21_15_wire_logic_cluster/lc_1/out
T_21_16_lc_trk_g1_1
T_21_16_wire_logic_cluster/lc_1/in_1

T_21_15_wire_logic_cluster/lc_1/out
T_21_16_lc_trk_g0_1
T_21_16_wire_logic_cluster/lc_2/in_1

T_21_15_wire_logic_cluster/lc_1/out
T_21_16_lc_trk_g0_1
T_21_16_wire_logic_cluster/lc_0/in_1

T_21_15_wire_logic_cluster/lc_1/out
T_17_15_sp12_h_l_1
T_23_15_lc_trk_g0_6
T_23_15_wire_logic_cluster/lc_7/in_3

End 

Net : n1763
T_20_14_wire_logic_cluster/lc_0/out
T_21_10_sp4_v_t_36
T_18_14_sp4_h_l_1
T_19_14_lc_trk_g3_1
T_19_14_wire_logic_cluster/lc_0/in_0

T_20_14_wire_logic_cluster/lc_0/out
T_19_15_lc_trk_g1_0
T_19_15_wire_logic_cluster/lc_0/in_1

T_20_14_wire_logic_cluster/lc_0/out
T_20_14_lc_trk_g3_0
T_20_14_wire_logic_cluster/lc_3/in_0

T_20_14_wire_logic_cluster/lc_0/out
T_20_14_lc_trk_g3_0
T_20_14_wire_logic_cluster/lc_7/in_0

T_20_14_wire_logic_cluster/lc_0/out
T_19_14_lc_trk_g3_0
T_19_14_wire_logic_cluster/lc_2/in_1

T_20_14_wire_logic_cluster/lc_0/out
T_19_14_lc_trk_g3_0
T_19_14_wire_logic_cluster/lc_4/in_1

T_20_14_wire_logic_cluster/lc_0/out
T_19_14_lc_trk_g3_0
T_19_14_wire_logic_cluster/lc_6/in_1

T_20_14_wire_logic_cluster/lc_0/out
T_19_14_lc_trk_g3_0
T_19_14_input_2_1
T_19_14_wire_logic_cluster/lc_1/in_2

T_20_14_wire_logic_cluster/lc_0/out
T_19_14_lc_trk_g3_0
T_19_14_input_2_3
T_19_14_wire_logic_cluster/lc_3/in_2

T_20_14_wire_logic_cluster/lc_0/out
T_19_14_lc_trk_g3_0
T_19_14_input_2_5
T_19_14_wire_logic_cluster/lc_5/in_2

T_20_14_wire_logic_cluster/lc_0/out
T_19_14_lc_trk_g3_0
T_19_14_input_2_7
T_19_14_wire_logic_cluster/lc_7/in_2

T_20_14_wire_logic_cluster/lc_0/out
T_20_14_lc_trk_g3_0
T_20_14_wire_logic_cluster/lc_6/in_3

T_20_14_wire_logic_cluster/lc_0/out
T_20_14_lc_trk_g3_0
T_20_14_wire_logic_cluster/lc_2/in_3

T_20_14_wire_logic_cluster/lc_0/out
T_20_14_lc_trk_g3_0
T_20_14_wire_logic_cluster/lc_4/in_3

End 

Net : state_reg_0
T_20_15_wire_logic_cluster/lc_3/out
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_3/in_3

T_20_15_wire_logic_cluster/lc_3/out
T_20_14_lc_trk_g0_3
T_20_14_wire_logic_cluster/lc_0/in_3

T_20_15_wire_logic_cluster/lc_3/out
T_20_15_sp4_h_l_11
T_21_15_lc_trk_g2_3
T_21_15_wire_logic_cluster/lc_0/in_1

T_20_15_wire_logic_cluster/lc_3/out
T_20_14_lc_trk_g0_3
T_20_14_wire_logic_cluster/lc_5/in_0

T_20_15_wire_logic_cluster/lc_3/out
T_20_15_lc_trk_g0_3
T_20_15_wire_logic_cluster/lc_1/in_0

T_20_15_wire_logic_cluster/lc_3/out
T_20_15_sp4_h_l_11
T_21_15_lc_trk_g2_3
T_21_15_wire_logic_cluster/lc_6/in_1

T_20_15_wire_logic_cluster/lc_3/out
T_21_16_lc_trk_g3_3
T_21_16_wire_logic_cluster/lc_3/in_1

T_20_15_wire_logic_cluster/lc_3/out
T_20_15_lc_trk_g0_3
T_20_15_wire_logic_cluster/lc_4/in_1

T_20_15_wire_logic_cluster/lc_3/out
T_21_12_sp4_v_t_47
T_21_13_lc_trk_g3_7
T_21_13_wire_logic_cluster/lc_0/in_0

T_20_15_wire_logic_cluster/lc_3/out
T_20_15_lc_trk_g0_3
T_20_15_wire_logic_cluster/lc_6/in_1

T_20_15_wire_logic_cluster/lc_3/out
T_20_15_sp4_h_l_11
T_22_15_lc_trk_g3_6
T_22_15_wire_logic_cluster/lc_0/in_1

T_20_15_wire_logic_cluster/lc_3/out
T_21_12_sp4_v_t_47
T_21_13_lc_trk_g3_7
T_21_13_wire_logic_cluster/lc_7/in_3

T_20_15_wire_logic_cluster/lc_3/out
T_20_15_sp4_h_l_11
T_24_15_sp4_h_l_11
T_23_15_lc_trk_g1_3
T_23_15_wire_logic_cluster/lc_7/in_1

End 

Net : spi0.n895
T_21_14_wire_logic_cluster/lc_3/out
T_21_13_sp4_v_t_38
T_18_13_sp4_h_l_9
T_20_13_lc_trk_g2_4
T_20_13_wire_logic_cluster/lc_5/s_r

End 

Net : spi0.n4
T_20_15_wire_logic_cluster/lc_6/out
T_20_15_lc_trk_g3_6
T_20_15_wire_logic_cluster/lc_2/in_3

T_20_15_wire_logic_cluster/lc_6/out
T_20_16_lc_trk_g1_6
T_20_16_wire_logic_cluster/lc_7/in_0

T_20_15_wire_logic_cluster/lc_6/out
T_20_16_lc_trk_g1_6
T_20_16_wire_logic_cluster/lc_5/in_0

T_20_15_wire_logic_cluster/lc_6/out
T_20_16_lc_trk_g1_6
T_20_16_wire_logic_cluster/lc_3/in_0

T_20_15_wire_logic_cluster/lc_6/out
T_21_15_lc_trk_g0_6
T_21_15_wire_logic_cluster/lc_2/in_0

T_20_15_wire_logic_cluster/lc_6/out
T_20_16_lc_trk_g1_6
T_20_16_wire_logic_cluster/lc_2/in_3

T_20_15_wire_logic_cluster/lc_6/out
T_20_16_lc_trk_g1_6
T_20_16_wire_logic_cluster/lc_6/in_3

T_20_15_wire_logic_cluster/lc_6/out
T_20_16_lc_trk_g1_6
T_20_16_wire_logic_cluster/lc_4/in_3

T_20_15_wire_logic_cluster/lc_6/out
T_20_16_lc_trk_g1_6
T_20_16_wire_logic_cluster/lc_0/in_3

T_20_15_wire_logic_cluster/lc_6/out
T_21_15_lc_trk_g0_6
T_21_15_wire_logic_cluster/lc_3/in_3

T_20_15_wire_logic_cluster/lc_6/out
T_21_16_lc_trk_g2_6
T_21_16_wire_logic_cluster/lc_4/in_0

T_20_15_wire_logic_cluster/lc_6/out
T_21_16_lc_trk_g2_6
T_21_16_wire_logic_cluster/lc_2/in_0

T_20_15_wire_logic_cluster/lc_6/out
T_21_16_lc_trk_g2_6
T_21_16_wire_logic_cluster/lc_0/in_0

T_20_15_wire_logic_cluster/lc_6/out
T_21_16_lc_trk_g2_6
T_21_16_wire_logic_cluster/lc_5/in_3

T_20_15_wire_logic_cluster/lc_6/out
T_21_16_lc_trk_g2_6
T_21_16_wire_logic_cluster/lc_1/in_3

End 

Net : spi0.state_next_0
T_21_15_wire_logic_cluster/lc_7/out
T_20_15_lc_trk_g2_7
T_20_15_wire_logic_cluster/lc_6/in_3

End 

Net : state_next_2__N_308
T_21_16_wire_logic_cluster/lc_2/out
T_21_13_sp4_v_t_44
T_21_15_lc_trk_g3_1
T_21_15_input_2_0
T_21_15_wire_logic_cluster/lc_0/in_2

T_21_16_wire_logic_cluster/lc_2/out
T_21_13_sp4_v_t_44
T_20_15_lc_trk_g2_1
T_20_15_input_2_1
T_20_15_wire_logic_cluster/lc_1/in_2

T_21_16_wire_logic_cluster/lc_2/out
T_21_16_lc_trk_g3_2
T_21_16_wire_logic_cluster/lc_3/in_0

T_21_16_wire_logic_cluster/lc_2/out
T_21_13_sp4_v_t_44
T_20_15_lc_trk_g2_1
T_20_15_wire_logic_cluster/lc_2/in_1

End 

Net : n888
T_21_15_wire_logic_cluster/lc_0/out
T_21_15_lc_trk_g1_0
T_21_15_wire_logic_cluster/lc_7/in_0

T_21_15_wire_logic_cluster/lc_0/out
T_20_16_lc_trk_g1_0
T_20_16_wire_logic_cluster/lc_1/in_0

T_21_15_wire_logic_cluster/lc_0/out
T_20_15_lc_trk_g2_0
T_20_15_wire_logic_cluster/lc_5/in_3

T_21_15_wire_logic_cluster/lc_0/out
T_20_15_lc_trk_g3_0
T_20_15_wire_logic_cluster/lc_0/in_3

T_21_15_wire_logic_cluster/lc_0/out
T_20_15_lc_trk_g2_0
T_20_15_wire_logic_cluster/lc_3/in_3

End 

Net : spi0.n1458
T_20_15_wire_logic_cluster/lc_1/out
T_21_15_lc_trk_g1_1
T_21_15_wire_logic_cluster/lc_7/in_1

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_lc_trk_g0_1
T_20_15_wire_logic_cluster/lc_5/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_lc_trk_g0_1
T_20_15_wire_logic_cluster/lc_3/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_20_15_lc_trk_g0_1
T_20_15_wire_logic_cluster/lc_0/in_1

End 

Net : state_reg_2
T_20_15_wire_logic_cluster/lc_0/out
T_20_14_lc_trk_g0_0
T_20_14_input_2_0
T_20_14_wire_logic_cluster/lc_0/in_2

T_20_15_wire_logic_cluster/lc_0/out
T_21_15_lc_trk_g0_0
T_21_15_wire_logic_cluster/lc_0/in_0

T_20_15_wire_logic_cluster/lc_0/out
T_20_14_lc_trk_g0_0
T_20_14_wire_logic_cluster/lc_5/in_1

T_20_15_wire_logic_cluster/lc_0/out
T_20_15_lc_trk_g0_0
T_20_15_wire_logic_cluster/lc_1/in_1

T_20_15_wire_logic_cluster/lc_0/out
T_21_15_lc_trk_g0_0
T_21_15_wire_logic_cluster/lc_5/in_1

T_20_15_wire_logic_cluster/lc_0/out
T_21_15_lc_trk_g0_0
T_21_15_wire_logic_cluster/lc_6/in_0

T_20_15_wire_logic_cluster/lc_0/out
T_20_12_sp4_v_t_40
T_20_16_lc_trk_g1_5
T_20_16_wire_logic_cluster/lc_1/in_1

T_20_15_wire_logic_cluster/lc_0/out
T_20_12_sp4_v_t_40
T_20_13_lc_trk_g3_0
T_20_13_wire_logic_cluster/lc_0/in_1

T_20_15_wire_logic_cluster/lc_0/out
T_20_15_lc_trk_g0_0
T_20_15_wire_logic_cluster/lc_5/in_1

T_20_15_wire_logic_cluster/lc_0/out
T_21_12_sp4_v_t_41
T_21_13_lc_trk_g2_1
T_21_13_wire_logic_cluster/lc_0/in_1

T_20_15_wire_logic_cluster/lc_0/out
T_20_15_lc_trk_g0_0
T_20_15_wire_logic_cluster/lc_6/in_0

T_20_15_wire_logic_cluster/lc_0/out
T_20_15_sp4_h_l_5
T_22_15_lc_trk_g3_0
T_22_15_wire_logic_cluster/lc_0/in_3

T_20_15_wire_logic_cluster/lc_0/out
T_20_15_lc_trk_g0_0
T_20_15_wire_logic_cluster/lc_0/in_0

T_20_15_wire_logic_cluster/lc_0/out
T_21_15_lc_trk_g0_0
T_21_15_wire_logic_cluster/lc_1/in_1

T_20_15_wire_logic_cluster/lc_0/out
T_21_12_sp4_v_t_41
T_21_13_lc_trk_g2_1
T_21_13_input_2_7
T_21_13_wire_logic_cluster/lc_7/in_2

T_20_15_wire_logic_cluster/lc_0/out
T_20_15_sp4_h_l_5
T_24_15_sp4_h_l_5
T_23_15_lc_trk_g0_5
T_23_15_wire_logic_cluster/lc_7/in_0

End 

Net : n3418
T_20_14_wire_logic_cluster/lc_5/out
T_19_15_lc_trk_g0_5
T_19_15_wire_logic_cluster/lc_0/in_3

T_20_14_wire_logic_cluster/lc_5/out
T_20_14_lc_trk_g1_5
T_20_14_wire_logic_cluster/lc_2/in_0

T_20_14_wire_logic_cluster/lc_5/out
T_20_14_lc_trk_g1_5
T_20_14_wire_logic_cluster/lc_4/in_0

T_20_14_wire_logic_cluster/lc_5/out
T_19_14_lc_trk_g2_5
T_19_14_wire_logic_cluster/lc_1/in_0

T_20_14_wire_logic_cluster/lc_5/out
T_19_14_lc_trk_g2_5
T_19_14_wire_logic_cluster/lc_3/in_0

T_20_14_wire_logic_cluster/lc_5/out
T_19_14_lc_trk_g2_5
T_19_14_wire_logic_cluster/lc_7/in_0

T_20_14_wire_logic_cluster/lc_5/out
T_19_14_lc_trk_g3_5
T_19_14_wire_logic_cluster/lc_5/in_1

T_20_14_wire_logic_cluster/lc_5/out
T_19_14_lc_trk_g2_5
T_19_14_wire_logic_cluster/lc_0/in_1

T_20_14_wire_logic_cluster/lc_5/out
T_20_14_lc_trk_g1_5
T_20_14_wire_logic_cluster/lc_3/in_3

T_20_14_wire_logic_cluster/lc_5/out
T_20_14_lc_trk_g1_5
T_20_14_wire_logic_cluster/lc_1/in_3

T_20_14_wire_logic_cluster/lc_5/out
T_20_14_lc_trk_g1_5
T_20_14_wire_logic_cluster/lc_7/in_3

T_20_14_wire_logic_cluster/lc_5/out
T_19_14_lc_trk_g2_5
T_19_14_wire_logic_cluster/lc_2/in_3

T_20_14_wire_logic_cluster/lc_5/out
T_19_14_lc_trk_g2_5
T_19_14_wire_logic_cluster/lc_4/in_3

T_20_14_wire_logic_cluster/lc_5/out
T_19_14_lc_trk_g3_5
T_19_14_wire_logic_cluster/lc_6/in_0

T_20_14_wire_logic_cluster/lc_5/out
T_20_13_sp4_v_t_42
T_21_13_sp4_h_l_0
T_22_13_lc_trk_g2_0
T_22_13_wire_logic_cluster/lc_7/in_1

T_20_14_wire_logic_cluster/lc_5/out
T_21_14_sp4_h_l_10
T_22_14_lc_trk_g3_2
T_22_14_wire_logic_cluster/lc_4/in_1

T_20_14_wire_logic_cluster/lc_5/out
T_21_14_sp4_h_l_10
T_22_14_lc_trk_g3_2
T_22_14_wire_logic_cluster/lc_6/in_1

T_20_14_wire_logic_cluster/lc_5/out
T_21_14_sp4_h_l_10
T_22_14_lc_trk_g2_2
T_22_14_wire_logic_cluster/lc_5/in_3

T_20_14_wire_logic_cluster/lc_5/out
T_21_14_sp4_h_l_10
T_22_14_lc_trk_g2_2
T_22_14_wire_logic_cluster/lc_7/in_3

T_20_14_wire_logic_cluster/lc_5/out
T_20_13_sp4_v_t_42
T_21_13_sp4_h_l_0
T_22_13_lc_trk_g2_0
T_22_13_wire_logic_cluster/lc_2/in_0

T_20_14_wire_logic_cluster/lc_5/out
T_20_13_sp4_v_t_42
T_21_13_sp4_h_l_0
T_22_13_lc_trk_g2_0
T_22_13_wire_logic_cluster/lc_0/in_0

T_20_14_wire_logic_cluster/lc_5/out
T_21_13_lc_trk_g2_5
T_21_13_wire_logic_cluster/lc_3/in_0

T_20_14_wire_logic_cluster/lc_5/out
T_21_13_lc_trk_g2_5
T_21_13_wire_logic_cluster/lc_2/in_3

End 

Net : spi0.state_next_1
T_20_16_wire_logic_cluster/lc_1/out
T_20_14_sp4_v_t_47
T_20_15_lc_trk_g3_7
T_20_15_wire_logic_cluster/lc_7/in_1

T_20_16_wire_logic_cluster/lc_1/out
T_20_14_sp4_v_t_47
T_20_15_lc_trk_g3_7
T_20_15_input_2_2
T_20_15_wire_logic_cluster/lc_2/in_2

T_20_16_wire_logic_cluster/lc_1/out
T_21_14_sp4_v_t_46
T_21_15_lc_trk_g2_6
T_21_15_wire_logic_cluster/lc_3/in_1

T_20_16_wire_logic_cluster/lc_1/out
T_21_14_sp4_v_t_46
T_21_15_lc_trk_g2_6
T_21_15_input_2_2
T_21_15_wire_logic_cluster/lc_2/in_2

T_20_16_wire_logic_cluster/lc_1/out
T_21_14_sp4_v_t_46
T_21_16_lc_trk_g2_3
T_21_16_wire_logic_cluster/lc_1/in_0

T_20_16_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g3_1
T_20_16_wire_logic_cluster/lc_7/in_1

T_20_16_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g3_1
T_20_16_wire_logic_cluster/lc_5/in_1

T_20_16_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g3_1
T_20_16_wire_logic_cluster/lc_3/in_1

T_20_16_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g3_1
T_20_16_input_2_6
T_20_16_wire_logic_cluster/lc_6/in_2

T_20_16_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g3_1
T_20_16_input_2_4
T_20_16_wire_logic_cluster/lc_4/in_2

T_20_16_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g3_1
T_20_16_input_2_0
T_20_16_wire_logic_cluster/lc_0/in_2

T_20_16_wire_logic_cluster/lc_1/out
T_21_14_sp4_v_t_46
T_21_16_lc_trk_g2_3
T_21_16_input_2_5
T_21_16_wire_logic_cluster/lc_5/in_2

T_20_16_wire_logic_cluster/lc_1/out
T_21_14_sp4_v_t_46
T_21_16_lc_trk_g2_3
T_21_16_wire_logic_cluster/lc_4/in_3

T_20_16_wire_logic_cluster/lc_1/out
T_21_14_sp4_v_t_46
T_21_16_lc_trk_g2_3
T_21_16_wire_logic_cluster/lc_2/in_3

T_20_16_wire_logic_cluster/lc_1/out
T_21_14_sp4_v_t_46
T_21_16_lc_trk_g2_3
T_21_16_wire_logic_cluster/lc_0/in_3

End 

Net : spi0.n13_cascade_
T_21_15_wire_logic_cluster/lc_6/ltout
T_21_15_wire_logic_cluster/lc_7/in_2

End 

Net : spi0.n25
T_21_15_wire_logic_cluster/lc_4/out
T_21_15_lc_trk_g1_4
T_21_15_wire_logic_cluster/lc_6/in_3

End 

Net : spi0.state_next_2__N_307
T_21_15_wire_logic_cluster/lc_3/out
T_21_15_lc_trk_g0_3
T_21_15_wire_logic_cluster/lc_4/in_3

T_21_15_wire_logic_cluster/lc_3/out
T_21_15_lc_trk_g0_3
T_21_15_wire_logic_cluster/lc_2/in_3

End 

Net : spi0.n4_cascade_
T_20_15_wire_logic_cluster/lc_6/ltout
T_20_15_wire_logic_cluster/lc_7/in_2

End 

Net : spi0.state_next_2_cascade_
T_20_15_wire_logic_cluster/lc_5/ltout
T_20_15_wire_logic_cluster/lc_6/in_2

End 

Net : spi0.n911
T_21_16_wire_logic_cluster/lc_3/out
T_20_16_lc_trk_g2_3
T_20_16_input_2_1
T_20_16_wire_logic_cluster/lc_1/in_2

T_21_16_wire_logic_cluster/lc_3/out
T_21_15_lc_trk_g1_3
T_21_15_wire_logic_cluster/lc_1/in_3

End 

Net : spi0.n3476_cascade_
T_21_15_wire_logic_cluster/lc_5/ltout
T_21_15_wire_logic_cluster/lc_6/in_2

End 

Net : spi0.state_next_2__N_306
T_21_15_wire_logic_cluster/lc_2/out
T_21_15_lc_trk_g0_2
T_21_15_wire_logic_cluster/lc_5/in_3

T_21_15_wire_logic_cluster/lc_2/out
T_20_15_lc_trk_g3_2
T_20_15_wire_logic_cluster/lc_4/in_3

T_21_15_wire_logic_cluster/lc_2/out
T_21_16_lc_trk_g0_2
T_21_16_wire_logic_cluster/lc_5/in_1

End 

Net : spi0.n13
T_21_15_wire_logic_cluster/lc_6/out
T_20_15_lc_trk_g2_6
T_20_15_wire_logic_cluster/lc_3/in_1

End 

Net : spi0.state_next_1_cascade_
T_20_16_wire_logic_cluster/lc_1/ltout
T_20_16_wire_logic_cluster/lc_2/in_2

End 

Net : spi0.n3467_cascade_
T_20_15_wire_logic_cluster/lc_4/ltout
T_20_15_wire_logic_cluster/lc_5/in_2

End 

Net : n3418_cascade_
T_20_14_wire_logic_cluster/lc_5/ltout
T_20_14_wire_logic_cluster/lc_6/in_2

End 

Net : n1763_cascade_
T_20_14_wire_logic_cluster/lc_0/ltout
T_20_14_wire_logic_cluster/lc_1/in_2

End 

Net : rx_shift_reg_15__N_315
T_21_13_wire_logic_cluster/lc_0/out
T_22_13_lc_trk_g1_0
T_22_13_wire_logic_cluster/lc_1/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_22_13_lc_trk_g1_0
T_22_13_wire_logic_cluster/lc_3/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_22_13_lc_trk_g1_0
T_22_13_wire_logic_cluster/lc_6/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_22_13_lc_trk_g1_0
T_22_13_wire_logic_cluster/lc_4/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_lc_trk_g1_0
T_21_13_wire_logic_cluster/lc_5/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_lc_trk_g1_0
T_21_13_wire_logic_cluster/lc_6/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_lc_trk_g1_0
T_21_13_wire_logic_cluster/lc_4/in_3

End 

Net : spi0.n3467
T_20_15_wire_logic_cluster/lc_4/out
T_20_15_lc_trk_g0_4
T_20_15_input_2_0
T_20_15_wire_logic_cluster/lc_0/in_2

End 

Net : n888_cascade_
T_21_15_wire_logic_cluster/lc_0/ltout
T_21_15_wire_logic_cluster/lc_1/in_2

End 

Net : tx_shift_reg_14
T_19_14_wire_logic_cluster/lc_3/out
T_19_15_lc_trk_g1_3
T_19_15_wire_logic_cluster/lc_0/in_0

End 

Net : tx_shift_reg_6
T_19_14_wire_logic_cluster/lc_0/out
T_19_14_sp4_h_l_5
T_20_14_lc_trk_g3_5
T_20_14_wire_logic_cluster/lc_1/in_1

End 

Net : rx_shift_reg_15__N_315_cascade_
T_21_13_wire_logic_cluster/lc_0/ltout
T_21_13_wire_logic_cluster/lc_1/in_2

End 

Net : spi0.n498
T_21_16_wire_logic_cluster/lc_0/out
T_20_16_lc_trk_g2_0
T_20_16_wire_logic_cluster/lc_7/in_3

End 

Net : spi0.CS_w
T_22_15_wire_logic_cluster/lc_0/out
T_22_11_sp4_v_t_37
T_22_12_lc_trk_g2_5
T_22_12_wire_logic_cluster/lc_0/in_3

End 

Net : rx_buf_byte_4
T_21_13_wire_logic_cluster/lc_6/out
T_21_13_lc_trk_g2_6
T_21_13_wire_logic_cluster/lc_6/in_0

T_21_13_wire_logic_cluster/lc_6/out
T_19_13_sp4_h_l_9
T_18_13_lc_trk_g0_1
T_18_13_wire_logic_cluster/lc_3/in_0

T_21_13_wire_logic_cluster/lc_6/out
T_12_13_sp12_h_l_0
T_17_13_lc_trk_g0_4
T_17_13_wire_logic_cluster/lc_3/in_3

T_21_13_wire_logic_cluster/lc_6/out
T_12_13_sp12_h_l_0
T_15_13_lc_trk_g1_0
T_15_13_wire_logic_cluster/lc_2/in_3

T_21_13_wire_logic_cluster/lc_6/out
T_12_13_sp12_h_l_0
T_15_13_lc_trk_g1_0
T_15_13_input_2_7
T_15_13_wire_logic_cluster/lc_7/in_2

End 

Net : rx_buf_byte_5
T_21_13_wire_logic_cluster/lc_4/out
T_21_13_lc_trk_g0_4
T_21_13_wire_logic_cluster/lc_4/in_0

T_21_13_wire_logic_cluster/lc_4/out
T_14_13_sp12_h_l_0
T_17_13_lc_trk_g1_0
T_17_13_wire_logic_cluster/lc_4/in_3

T_21_13_wire_logic_cluster/lc_4/out
T_14_13_sp12_h_l_0
T_17_13_lc_trk_g1_0
T_17_13_input_2_1
T_17_13_wire_logic_cluster/lc_1/in_2

T_21_13_wire_logic_cluster/lc_4/out
T_14_13_sp12_h_l_0
T_17_13_lc_trk_g1_0
T_17_13_wire_logic_cluster/lc_2/in_3

T_21_13_wire_logic_cluster/lc_4/out
T_14_13_sp12_h_l_0
T_17_13_lc_trk_g1_0
T_17_13_input_2_5
T_17_13_wire_logic_cluster/lc_5/in_2

End 

Net : tx_shift_reg_11
T_20_14_wire_logic_cluster/lc_3/out
T_19_14_lc_trk_g3_3
T_19_14_wire_logic_cluster/lc_2/in_0

End 

Net : rx_buf_byte_0
T_22_13_wire_logic_cluster/lc_6/out
T_22_13_lc_trk_g2_6
T_22_13_wire_logic_cluster/lc_6/in_0

T_22_13_wire_logic_cluster/lc_6/out
T_22_13_sp4_h_l_1
T_18_13_sp4_h_l_4
T_18_13_lc_trk_g1_1
T_18_13_wire_logic_cluster/lc_5/in_3

T_22_13_wire_logic_cluster/lc_6/out
T_22_13_sp4_h_l_1
T_18_13_sp4_h_l_4
T_18_13_lc_trk_g1_1
T_18_13_input_2_4
T_18_13_wire_logic_cluster/lc_4/in_2

T_22_13_wire_logic_cluster/lc_6/out
T_22_13_sp4_h_l_1
T_18_13_sp4_h_l_1
T_17_13_lc_trk_g1_1
T_17_13_wire_logic_cluster/lc_6/in_0

T_22_13_wire_logic_cluster/lc_6/out
T_22_13_sp4_h_l_1
T_18_13_sp4_h_l_4
T_17_9_sp4_v_t_44
T_17_12_lc_trk_g0_4
T_17_12_wire_logic_cluster/lc_5/in_3

End 

Net : tx_shift_reg_2
T_19_14_wire_logic_cluster/lc_5/out
T_19_14_lc_trk_g1_5
T_19_14_wire_logic_cluster/lc_4/in_0

End 

Net : rx_buf_byte_1
T_22_13_wire_logic_cluster/lc_4/out
T_22_13_lc_trk_g0_4
T_22_13_wire_logic_cluster/lc_4/in_0

T_22_13_wire_logic_cluster/lc_4/out
T_15_13_sp12_h_l_0
T_17_13_lc_trk_g1_7
T_17_13_input_2_0
T_17_13_wire_logic_cluster/lc_0/in_2

T_22_13_wire_logic_cluster/lc_4/out
T_20_13_sp4_h_l_5
T_19_13_sp4_v_t_40
T_18_15_lc_trk_g1_5
T_18_15_wire_logic_cluster/lc_1/in_3

T_22_13_wire_logic_cluster/lc_4/out
T_15_13_sp12_h_l_0
T_15_13_lc_trk_g1_3
T_15_13_wire_logic_cluster/lc_3/in_1

T_22_13_wire_logic_cluster/lc_4/out
T_15_13_sp12_h_l_0
T_18_13_sp4_h_l_5
T_17_13_sp4_v_t_40
T_16_15_lc_trk_g1_5
T_16_15_input_2_2
T_16_15_wire_logic_cluster/lc_2/in_2

End 

Net : spi0.n500
T_20_15_wire_logic_cluster/lc_2/out
T_20_15_lc_trk_g1_2
T_20_15_wire_logic_cluster/lc_7/in_0

End 

Net : tx_shift_reg_0
T_20_13_wire_logic_cluster/lc_0/out
T_20_11_sp4_v_t_45
T_20_14_lc_trk_g0_5
T_20_14_wire_logic_cluster/lc_2/in_1

End 

Net : rx_shift_reg_1
T_22_14_wire_logic_cluster/lc_4/out
T_22_14_lc_trk_g0_4
T_22_14_wire_logic_cluster/lc_7/in_1

T_22_14_wire_logic_cluster/lc_4/out
T_22_13_lc_trk_g1_4
T_22_13_wire_logic_cluster/lc_6/in_1

End 

Net : spi0.n495
T_20_16_wire_logic_cluster/lc_5/out
T_20_16_lc_trk_g2_5
T_20_16_wire_logic_cluster/lc_4/in_1

End 

Net : spi0.n497
T_20_16_wire_logic_cluster/lc_7/out
T_20_16_lc_trk_g2_7
T_20_16_wire_logic_cluster/lc_6/in_1

End 

Net : spi0.n492
T_20_16_wire_logic_cluster/lc_0/out
T_20_16_lc_trk_g3_0
T_20_16_wire_logic_cluster/lc_2/in_1

End 

Net : rx_buf_byte_2
T_22_13_wire_logic_cluster/lc_1/out
T_22_13_lc_trk_g1_1
T_22_13_wire_logic_cluster/lc_1/in_1

T_22_13_wire_logic_cluster/lc_1/out
T_22_2_sp12_v_t_22
T_11_14_sp12_h_l_1
T_18_14_lc_trk_g1_1
T_18_14_wire_logic_cluster/lc_1/in_3

T_22_13_wire_logic_cluster/lc_1/out
T_22_2_sp12_v_t_22
T_11_14_sp12_h_l_1
T_15_14_lc_trk_g0_2
T_15_14_wire_logic_cluster/lc_4/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_2_sp12_v_t_22
T_11_14_sp12_h_l_1
T_15_14_lc_trk_g0_2
T_15_14_wire_logic_cluster/lc_0/in_0

T_22_13_wire_logic_cluster/lc_1/out
T_22_13_sp4_h_l_7
T_18_13_sp4_h_l_3
T_17_13_sp4_v_t_44
T_16_15_lc_trk_g0_2
T_16_15_wire_logic_cluster/lc_5/in_3

End 

Net : rx_buf_byte_3
T_22_13_wire_logic_cluster/lc_3/out
T_22_13_lc_trk_g1_3
T_22_13_wire_logic_cluster/lc_3/in_1

T_22_13_wire_logic_cluster/lc_3/out
T_20_13_sp4_h_l_3
T_19_13_sp4_v_t_38
T_18_15_lc_trk_g0_3
T_18_15_wire_logic_cluster/lc_2/in_3

T_22_13_wire_logic_cluster/lc_3/out
T_20_13_sp4_h_l_3
T_19_13_sp4_v_t_38
T_18_15_lc_trk_g0_3
T_18_15_wire_logic_cluster/lc_7/in_0

T_22_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_6
T_19_13_sp4_h_l_2
T_18_13_sp4_v_t_45
T_17_15_lc_trk_g2_0
T_17_15_wire_logic_cluster/lc_4/in_0

T_22_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_6
T_19_13_sp4_h_l_2
T_18_13_sp4_v_t_45
T_17_15_lc_trk_g2_0
T_17_15_wire_logic_cluster/lc_5/in_3

End 

Net : rx_shift_reg_5
T_22_13_wire_logic_cluster/lc_7/out
T_22_13_lc_trk_g2_7
T_22_13_wire_logic_cluster/lc_0/in_1

T_22_13_wire_logic_cluster/lc_7/out
T_21_13_lc_trk_g2_7
T_21_13_wire_logic_cluster/lc_6/in_1

End 

Net : spi0.n493
T_20_16_wire_logic_cluster/lc_3/out
T_20_16_lc_trk_g0_3
T_20_16_wire_logic_cluster/lc_0/in_1

End 

Net : rx_buf_byte_6
T_21_13_wire_logic_cluster/lc_5/out
T_21_13_lc_trk_g3_5
T_21_13_wire_logic_cluster/lc_5/in_1

T_21_13_wire_logic_cluster/lc_5/out
T_20_13_sp4_h_l_2
T_19_13_sp4_v_t_45
T_18_14_lc_trk_g3_5
T_18_14_input_2_2
T_18_14_wire_logic_cluster/lc_2/in_2

T_21_13_wire_logic_cluster/lc_5/out
T_21_11_sp4_v_t_39
T_18_15_sp4_h_l_7
T_17_15_lc_trk_g1_7
T_17_15_wire_logic_cluster/lc_6/in_0

T_21_13_wire_logic_cluster/lc_5/out
T_21_11_sp4_v_t_39
T_18_15_sp4_h_l_7
T_17_15_lc_trk_g1_7
T_17_15_wire_logic_cluster/lc_2/in_0

T_21_13_wire_logic_cluster/lc_5/out
T_21_11_sp4_v_t_39
T_18_15_sp4_h_l_7
T_17_15_lc_trk_g1_7
T_17_15_wire_logic_cluster/lc_3/in_3

End 

Net : tx_shift_reg_9
T_20_14_wire_logic_cluster/lc_4/out
T_20_14_lc_trk_g3_4
T_20_14_wire_logic_cluster/lc_6/in_1

End 

Net : rx_shift_reg_8
T_21_13_wire_logic_cluster/lc_3/out
T_21_13_lc_trk_g1_3
T_21_13_wire_logic_cluster/lc_1/in_1

End 

Net : tx_shift_reg_7
T_20_14_wire_logic_cluster/lc_1/out
T_20_14_lc_trk_g1_1
T_20_14_wire_logic_cluster/lc_7/in_1

End 

Net : tx_shift_reg_10
T_20_14_wire_logic_cluster/lc_6/out
T_20_14_lc_trk_g2_6
T_20_14_wire_logic_cluster/lc_3/in_1

End 

Net : spi0.n504
T_21_16_wire_logic_cluster/lc_5/out
T_21_16_lc_trk_g1_5
T_21_16_input_2_4
T_21_16_wire_logic_cluster/lc_4/in_2

End 

Net : spi0.n507
T_20_16_wire_logic_cluster/lc_2/out
T_21_15_lc_trk_g3_2
T_21_15_input_2_3
T_21_15_wire_logic_cluster/lc_3/in_2

End 

Net : tx_shift_reg_8
T_20_14_wire_logic_cluster/lc_7/out
T_20_14_lc_trk_g1_7
T_20_14_input_2_4
T_20_14_wire_logic_cluster/lc_4/in_2

End 

Net : spi0.n496
T_20_16_wire_logic_cluster/lc_6/out
T_20_16_lc_trk_g3_6
T_20_16_input_2_5
T_20_16_wire_logic_cluster/lc_5/in_2

End 

Net : spi0.n494
T_20_16_wire_logic_cluster/lc_4/out
T_20_16_lc_trk_g3_4
T_20_16_input_2_3
T_20_16_wire_logic_cluster/lc_3/in_2

End 

Net : spi0.n502
T_21_16_wire_logic_cluster/lc_1/out
T_21_16_lc_trk_g3_1
T_21_16_input_2_2
T_21_16_wire_logic_cluster/lc_2/in_2

End 

Net : spi0.n503
T_21_16_wire_logic_cluster/lc_4/out
T_21_16_lc_trk_g3_4
T_21_16_input_2_1
T_21_16_wire_logic_cluster/lc_1/in_2

End 

Net : tx_shift_reg_4
T_19_14_wire_logic_cluster/lc_7/out
T_19_14_lc_trk_g2_7
T_19_14_wire_logic_cluster/lc_6/in_3

End 

Net : tx_shift_reg_5
T_19_14_wire_logic_cluster/lc_6/out
T_19_14_lc_trk_g1_6
T_19_14_wire_logic_cluster/lc_0/in_3

End 

Net : rx_shift_reg_2
T_22_14_wire_logic_cluster/lc_7/out
T_22_14_lc_trk_g2_7
T_22_14_wire_logic_cluster/lc_6/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_13_lc_trk_g0_7
T_22_13_wire_logic_cluster/lc_4/in_1

End 

Net : rx_shift_reg_4
T_22_13_wire_logic_cluster/lc_2/out
T_22_13_lc_trk_g0_2
T_22_13_wire_logic_cluster/lc_7/in_3

T_22_13_wire_logic_cluster/lc_2/out
T_22_13_lc_trk_g0_2
T_22_13_wire_logic_cluster/lc_3/in_3

End 

Net : rx_shift_reg_0
T_22_14_wire_logic_cluster/lc_5/out
T_22_14_lc_trk_g2_5
T_22_14_wire_logic_cluster/lc_4/in_3

End 

Net : rx_buf_byte_7
T_21_13_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g3_1
T_21_13_wire_logic_cluster/lc_1/in_3

T_21_13_wire_logic_cluster/lc_1/out
T_17_13_sp12_h_l_1
T_18_13_lc_trk_g1_5
T_18_13_wire_logic_cluster/lc_7/in_3

T_21_13_wire_logic_cluster/lc_1/out
T_20_13_sp4_h_l_10
T_19_13_sp4_v_t_41
T_18_14_lc_trk_g3_1
T_18_14_wire_logic_cluster/lc_7/in_3

T_21_13_wire_logic_cluster/lc_1/out
T_20_13_sp4_h_l_10
T_16_13_sp4_h_l_10
T_15_13_lc_trk_g0_2
T_15_13_input_2_0
T_15_13_wire_logic_cluster/lc_0/in_2

T_21_13_wire_logic_cluster/lc_1/out
T_20_13_sp4_h_l_10
T_16_13_sp4_h_l_10
T_15_9_sp4_v_t_38
T_15_12_lc_trk_g0_6
T_15_12_wire_logic_cluster/lc_6/in_0

End 

Net : tx_shift_reg_13
T_19_14_wire_logic_cluster/lc_1/out
T_19_14_lc_trk_g1_1
T_19_14_wire_logic_cluster/lc_3/in_3

End 

Net : tx_shift_reg_1
T_20_14_wire_logic_cluster/lc_2/out
T_19_14_lc_trk_g2_2
T_19_14_wire_logic_cluster/lc_5/in_3

End 

Net : tx_shift_reg_3
T_19_14_wire_logic_cluster/lc_4/out
T_19_14_lc_trk_g2_4
T_19_14_wire_logic_cluster/lc_7/in_3

End 

Net : rx_shift_reg_7
T_21_13_wire_logic_cluster/lc_2/out
T_21_13_lc_trk_g0_2
T_21_13_wire_logic_cluster/lc_3/in_3

T_21_13_wire_logic_cluster/lc_2/out
T_21_13_lc_trk_g0_2
T_21_13_wire_logic_cluster/lc_5/in_3

End 

Net : tx_shift_reg_12
T_19_14_wire_logic_cluster/lc_2/out
T_19_14_lc_trk_g0_2
T_19_14_wire_logic_cluster/lc_1/in_3

End 

Net : rx_shift_reg_6
T_22_13_wire_logic_cluster/lc_0/out
T_21_13_lc_trk_g3_0
T_21_13_wire_logic_cluster/lc_2/in_1

T_22_13_wire_logic_cluster/lc_0/out
T_21_13_lc_trk_g3_0
T_21_13_wire_logic_cluster/lc_4/in_1

End 

Net : rx_shift_reg_3
T_22_14_wire_logic_cluster/lc_6/out
T_22_13_lc_trk_g1_6
T_22_13_wire_logic_cluster/lc_2/in_1

T_22_14_wire_logic_cluster/lc_6/out
T_22_13_lc_trk_g0_6
T_22_13_wire_logic_cluster/lc_1/in_3

End 

Net : spi0.n499
T_20_15_wire_logic_cluster/lc_7/out
T_21_16_lc_trk_g3_7
T_21_16_input_2_0
T_21_16_wire_logic_cluster/lc_0/in_2

End 

Net : GB_BUFFER_SLM_CLK_c_THRU_CO
T_28_18_wire_logic_cluster/lc_4/out
T_29_16_sp4_v_t_36
T_30_16_sp4_h_l_6
T_33_16_span4_vert_t_15
T_33_19_lc_trk_g0_7
T_33_19_wire_io_cluster/io_1/D_OUT_0

End 

Net : GB_BUFFER_pll_clk_unbuf_THRU_CO
T_9_11_wire_logic_cluster/lc_3/out
T_9_11_sp4_h_l_11
T_8_11_sp4_v_t_40
T_5_15_sp4_h_l_10
T_0_15_span4_horz_1
T_0_15_span4_vert_t_12
T_0_17_lc_trk_g1_0
T_0_17_wire_gbuf/in

End 

Net : ICE_SYSCLK_c
T_33_16_wire_io_cluster/io_1/D_IN_0
T_23_16_sp12_h_l_0
T_22_4_sp12_v_t_23
T_11_4_sp12_h_l_0
T_14_4_sp4_h_l_5
T_13_0_span4_vert_47
T_13_0_lc_trk_g0_7
T_16_0_wire_pll/REFERENCECLK

End 

Net : RESET_c
T_7_16_wire_logic_cluster/lc_1/out
T_7_13_sp12_v_t_22
T_7_22_sp4_v_t_36
T_7_26_sp4_v_t_41
T_7_30_sp4_v_t_37
T_3_33_span4_horz_r_2
T_4_33_lc_trk_g1_6
T_4_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : SLM_CLK_c
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_16_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_17_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_19_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_18_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_24_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_24_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_18_glb2local_0
T_28_18_lc_trk_g0_4
T_28_18_wire_logic_cluster/lc_4/in_0

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_28_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_26_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_33_4_wire_io_cluster/io_0/outclk

End 

Net : UART_RX_c
T_33_4_wire_io_cluster/io_1/D_IN_0
T_27_4_sp12_h_l_0
T_26_4_sp12_v_t_23
T_26_10_lc_trk_g3_4
T_26_10_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_14_3_0_
Net : bfn_14_4_0_
Net : bfn_19_10_0_
Net : bfn_19_7_0_
Net : bfn_19_8_0_
Net : bfn_24_10_0_
Net : bfn_24_11_0_
T_28_17_wire_logic_cluster/carry_in_mux/cout
T_28_17_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_24_8_0_
Net : bfn_24_9_0_
Net : even_byte_flag
T_26_16_wire_logic_cluster/lc_7/out
T_26_16_lc_trk_g1_7
T_26_16_wire_logic_cluster/lc_7/in_3

T_26_16_wire_logic_cluster/lc_7/out
T_26_15_lc_trk_g1_7
T_26_15_wire_logic_cluster/lc_0/in_0

End 

Net : fifo_read_cmd
T_16_14_wire_logic_cluster/lc_6/out
T_16_14_lc_trk_g2_6
T_16_14_wire_logic_cluster/lc_5/in_3

T_16_14_wire_logic_cluster/lc_6/out
T_16_14_lc_trk_g2_6
T_16_14_input_2_2
T_16_14_wire_logic_cluster/lc_2/in_2

T_16_14_wire_logic_cluster/lc_6/out
T_15_14_lc_trk_g3_6
T_15_14_wire_logic_cluster/lc_2/in_3

T_16_14_wire_logic_cluster/lc_6/out
T_15_14_sp4_h_l_4
T_14_14_lc_trk_g0_4
T_14_14_wire_logic_cluster/lc_7/in_3

T_16_14_wire_logic_cluster/lc_6/out
T_15_14_sp4_h_l_4
T_14_14_lc_trk_g1_4
T_14_14_wire_logic_cluster/lc_0/in_1

T_16_14_wire_logic_cluster/lc_6/out
T_16_14_sp4_h_l_1
T_19_10_sp4_v_t_36
T_19_13_lc_trk_g0_4
T_19_13_wire_logic_cluster/lc_3/in_3

T_16_14_wire_logic_cluster/lc_6/out
T_16_14_sp4_h_l_1
T_20_14_sp4_h_l_4
T_21_14_lc_trk_g3_4
T_21_14_wire_logic_cluster/lc_1/in_0

End 

Net : fifo_temp_output_0
T_16_12_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g2_1
T_16_12_wire_logic_cluster/lc_1/in_0

T_16_12_wire_logic_cluster/lc_1/out
T_16_12_sp4_h_l_7
T_18_12_lc_trk_g3_2
T_18_12_wire_logic_cluster/lc_6/in_3

End 

Net : fifo_temp_output_1
T_16_12_wire_logic_cluster/lc_3/out
T_16_12_lc_trk_g3_3
T_16_12_wire_logic_cluster/lc_0/in_0

T_16_12_wire_logic_cluster/lc_3/out
T_16_12_lc_trk_g0_3
T_16_12_wire_logic_cluster/lc_3/in_0

End 

Net : fifo_temp_output_2
T_15_14_wire_logic_cluster/lc_1/out
T_15_14_lc_trk_g2_1
T_15_14_wire_logic_cluster/lc_1/in_0

T_15_14_wire_logic_cluster/lc_1/out
T_15_11_sp12_v_t_22
T_15_12_lc_trk_g2_6
T_15_12_wire_logic_cluster/lc_3/in_3

End 

Net : fifo_temp_output_3
T_14_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_4/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_14_8_sp12_v_t_23
T_14_12_lc_trk_g3_0
T_14_12_wire_logic_cluster/lc_3/in_0

End 

Net : fifo_temp_output_4
T_14_15_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g2_1
T_14_15_wire_logic_cluster/lc_1/in_0

T_14_15_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g0_1
T_14_16_wire_logic_cluster/lc_1/in_0

End 

Net : fifo_temp_output_5
T_12_15_wire_logic_cluster/lc_0/out
T_12_15_lc_trk_g1_0
T_12_15_wire_logic_cluster/lc_1/in_0

T_12_15_wire_logic_cluster/lc_0/out
T_12_15_lc_trk_g1_0
T_12_15_wire_logic_cluster/lc_0/in_3

End 

Net : fifo_temp_output_6
T_14_16_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_3/in_3

T_14_16_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g0_3
T_14_17_wire_logic_cluster/lc_6/in_3

End 

Net : fifo_temp_output_7
T_14_15_wire_logic_cluster/lc_6/out
T_14_15_lc_trk_g3_6
T_14_15_wire_logic_cluster/lc_6/in_3

T_14_15_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g0_6
T_14_16_wire_logic_cluster/lc_5/in_3

End 

Net : fifo_write_cmd
T_18_14_wire_logic_cluster/lc_3/out
T_18_14_lc_trk_g1_3
T_18_14_wire_logic_cluster/lc_0/in_0

T_18_14_wire_logic_cluster/lc_3/out
T_18_14_lc_trk_g1_3
T_18_14_wire_logic_cluster/lc_6/in_0

T_18_14_wire_logic_cluster/lc_3/out
T_17_14_lc_trk_g3_3
T_17_14_wire_logic_cluster/lc_5/in_3

T_18_14_wire_logic_cluster/lc_3/out
T_18_14_sp4_h_l_11
T_14_14_sp4_h_l_11
T_15_14_lc_trk_g2_3
T_15_14_wire_logic_cluster/lc_6/in_3

T_18_14_wire_logic_cluster/lc_3/out
T_18_14_sp4_h_l_11
T_22_14_sp4_h_l_7
T_21_14_lc_trk_g0_7
T_21_14_wire_logic_cluster/lc_0/in_3

End 

Net : is_fifo_empty_flag
T_15_14_wire_logic_cluster/lc_7/out
T_15_14_lc_trk_g3_7
T_15_14_wire_logic_cluster/lc_2/in_0

T_15_14_wire_logic_cluster/lc_7/out
T_15_14_lc_trk_g3_7
T_15_14_wire_logic_cluster/lc_6/in_0

T_15_14_wire_logic_cluster/lc_7/out
T_16_14_lc_trk_g0_7
T_16_14_wire_logic_cluster/lc_6/in_1

T_15_14_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g2_7
T_14_14_input_2_7
T_14_14_wire_logic_cluster/lc_7/in_2

T_15_14_wire_logic_cluster/lc_7/out
T_16_14_lc_trk_g0_7
T_16_14_wire_logic_cluster/lc_2/in_3

T_15_14_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g2_7
T_14_14_wire_logic_cluster/lc_0/in_3

T_15_14_wire_logic_cluster/lc_7/out
T_16_13_sp4_v_t_47
T_17_13_sp4_h_l_10
T_19_13_lc_trk_g2_7
T_19_13_input_2_3
T_19_13_wire_logic_cluster/lc_3/in_2

T_15_14_wire_logic_cluster/lc_7/out
T_15_14_sp4_h_l_3
T_19_14_sp4_h_l_3
T_21_14_lc_trk_g2_6
T_21_14_wire_logic_cluster/lc_1/in_3

End 

Net : is_tx_fifo_full_flag
T_17_14_wire_logic_cluster/lc_1/out
T_17_14_lc_trk_g0_1
T_17_14_wire_logic_cluster/lc_6/in_1

T_17_14_wire_logic_cluster/lc_1/out
T_17_14_lc_trk_g0_1
T_17_14_wire_logic_cluster/lc_5/in_0

T_17_14_wire_logic_cluster/lc_1/out
T_18_14_lc_trk_g0_1
T_18_14_wire_logic_cluster/lc_3/in_0

T_17_14_wire_logic_cluster/lc_1/out
T_18_14_lc_trk_g0_1
T_18_14_wire_logic_cluster/lc_0/in_1

T_17_14_wire_logic_cluster/lc_1/out
T_18_14_lc_trk_g0_1
T_18_14_wire_logic_cluster/lc_6/in_1

T_17_14_wire_logic_cluster/lc_1/out
T_13_14_sp12_h_l_1
T_21_14_lc_trk_g0_2
T_21_14_input_2_0
T_21_14_wire_logic_cluster/lc_0/in_2

End 

Net : mem_LUT_data_raw_r_0
T_16_13_wire_logic_cluster/lc_1/out
T_16_11_sp4_v_t_47
T_16_12_lc_trk_g2_7
T_16_12_input_2_1
T_16_12_wire_logic_cluster/lc_1/in_2

End 

Net : mem_LUT_data_raw_r_1
T_16_13_wire_logic_cluster/lc_2/out
T_16_12_lc_trk_g1_2
T_16_12_input_2_3
T_16_12_wire_logic_cluster/lc_3/in_2

End 

Net : mem_LUT_data_raw_r_2
T_15_15_wire_logic_cluster/lc_7/out
T_15_14_lc_trk_g0_7
T_15_14_input_2_1
T_15_14_wire_logic_cluster/lc_1/in_2

End 

Net : mem_LUT_data_raw_r_3
T_17_16_wire_logic_cluster/lc_4/out
T_15_16_sp4_h_l_5
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_4/in_0

End 

Net : mem_LUT_data_raw_r_4
T_16_13_wire_logic_cluster/lc_4/out
T_15_13_sp4_h_l_0
T_14_13_sp4_v_t_43
T_14_15_lc_trk_g2_6
T_14_15_wire_logic_cluster/lc_1/in_3

End 

Net : mem_LUT_data_raw_r_5
T_16_13_wire_logic_cluster/lc_6/out
T_16_11_sp4_v_t_41
T_13_15_sp4_h_l_4
T_12_15_lc_trk_g0_4
T_12_15_input_2_0
T_12_15_wire_logic_cluster/lc_0/in_2

End 

Net : mem_LUT_data_raw_r_6
T_17_16_wire_logic_cluster/lc_3/out
T_15_16_sp4_h_l_3
T_14_16_lc_trk_g0_3
T_14_16_input_2_3
T_14_16_wire_logic_cluster/lc_3/in_2

End 

Net : mem_LUT_data_raw_r_7
T_14_13_wire_logic_cluster/lc_0/out
T_14_9_sp12_v_t_23
T_14_15_lc_trk_g2_4
T_14_15_input_2_6
T_14_15_wire_logic_cluster/lc_6/in_2

End 

Net : n1
T_16_14_wire_logic_cluster/lc_4/out
T_17_14_lc_trk_g1_4
T_17_14_wire_logic_cluster/lc_0/in_3

End 

Net : n10
T_28_15_wire_logic_cluster/lc_7/out
T_28_15_lc_trk_g3_7
T_28_15_wire_logic_cluster/lc_7/in_1

End 

Net : n11
T_28_15_wire_logic_cluster/lc_6/out
T_28_15_lc_trk_g1_6
T_28_15_wire_logic_cluster/lc_6/in_1

End 

Net : n12
T_28_15_wire_logic_cluster/lc_5/out
T_28_15_lc_trk_g1_5
T_28_15_wire_logic_cluster/lc_5/in_1

End 

Net : n13
T_28_15_wire_logic_cluster/lc_4/out
T_28_15_lc_trk_g3_4
T_28_15_wire_logic_cluster/lc_4/in_1

End 

Net : n14
T_28_15_wire_logic_cluster/lc_3/out
T_28_15_lc_trk_g1_3
T_28_15_wire_logic_cluster/lc_3/in_1

End 

Net : n15
T_28_15_wire_logic_cluster/lc_2/out
T_28_15_lc_trk_g1_2
T_28_15_wire_logic_cluster/lc_2/in_1

End 

Net : n15_adj_498
T_17_14_wire_logic_cluster/lc_6/out
T_17_14_lc_trk_g2_6
T_17_14_wire_logic_cluster/lc_1/in_3

End 

Net : n16
T_28_15_wire_logic_cluster/lc_1/out
T_28_15_lc_trk_g3_1
T_28_15_wire_logic_cluster/lc_1/in_1

End 

Net : n1697
T_19_12_wire_logic_cluster/lc_2/out
T_18_12_lc_trk_g2_2
T_18_12_wire_logic_cluster/lc_6/in_0

T_19_12_wire_logic_cluster/lc_2/out
T_17_12_sp4_h_l_1
T_16_12_lc_trk_g0_1
T_16_12_wire_logic_cluster/lc_0/in_1

T_19_12_wire_logic_cluster/lc_2/out
T_14_12_sp12_h_l_0
T_15_12_lc_trk_g1_4
T_15_12_wire_logic_cluster/lc_3/in_0

T_19_12_wire_logic_cluster/lc_2/out
T_14_12_sp12_h_l_0
T_14_12_lc_trk_g1_3
T_14_12_wire_logic_cluster/lc_3/in_3

T_19_12_wire_logic_cluster/lc_2/out
T_17_12_sp4_h_l_1
T_16_12_sp4_v_t_36
T_13_16_sp4_h_l_6
T_14_16_lc_trk_g2_6
T_14_16_wire_logic_cluster/lc_1/in_3

T_19_12_wire_logic_cluster/lc_2/out
T_17_12_sp4_h_l_1
T_16_12_sp4_v_t_36
T_13_16_sp4_h_l_6
T_14_16_lc_trk_g2_6
T_14_16_wire_logic_cluster/lc_5/in_1

T_19_12_wire_logic_cluster/lc_2/out
T_17_12_sp4_h_l_1
T_16_12_sp4_v_t_36
T_13_16_sp4_h_l_6
T_12_12_sp4_v_t_43
T_12_15_lc_trk_g1_3
T_12_15_wire_logic_cluster/lc_1/in_3

T_19_12_wire_logic_cluster/lc_2/out
T_19_11_sp4_v_t_36
T_16_15_sp4_h_l_1
T_15_15_sp4_v_t_36
T_14_17_lc_trk_g0_1
T_14_17_wire_logic_cluster/lc_6/in_1

End 

Net : n17
T_28_15_wire_logic_cluster/lc_0/out
T_28_15_lc_trk_g3_0
T_28_15_wire_logic_cluster/lc_0/in_1

End 

Net : n1782
T_20_10_wire_logic_cluster/lc_7/out
T_21_9_sp4_v_t_47
T_20_12_lc_trk_g3_7
T_20_12_wire_logic_cluster/lc_1/in_3

T_20_10_wire_logic_cluster/lc_7/out
T_20_9_sp4_v_t_46
T_19_12_lc_trk_g3_6
T_19_12_wire_logic_cluster/lc_3/in_0

T_20_10_wire_logic_cluster/lc_7/out
T_20_9_sp4_v_t_46
T_19_12_lc_trk_g3_6
T_19_12_wire_logic_cluster/lc_1/in_0

T_20_10_wire_logic_cluster/lc_7/out
T_20_9_sp4_v_t_46
T_19_12_lc_trk_g3_6
T_19_12_wire_logic_cluster/lc_7/in_0

End 

Net : n1787
T_20_10_wire_logic_cluster/lc_2/out
T_20_9_sp4_v_t_36
T_20_12_lc_trk_g1_4
T_20_12_wire_logic_cluster/lc_4/in_3

T_20_10_wire_logic_cluster/lc_2/out
T_20_9_sp4_v_t_36
T_20_12_lc_trk_g1_4
T_20_12_wire_logic_cluster/lc_7/in_0

T_20_10_wire_logic_cluster/lc_2/out
T_20_10_sp4_h_l_9
T_23_10_sp4_v_t_44
T_22_11_lc_trk_g3_4
T_22_11_wire_logic_cluster/lc_7/in_0

T_20_10_wire_logic_cluster/lc_2/out
T_21_9_sp4_v_t_37
T_21_12_lc_trk_g1_5
T_21_12_wire_logic_cluster/lc_5/in_3

End 

Net : n18
T_28_14_wire_logic_cluster/lc_7/out
T_28_14_lc_trk_g3_7
T_28_14_wire_logic_cluster/lc_7/in_1

End 

Net : n1801_cascade_
T_21_10_wire_logic_cluster/lc_4/ltout
T_21_10_wire_logic_cluster/lc_5/in_2

End 

Net : n1827
T_14_14_wire_logic_cluster/lc_7/out
T_15_14_lc_trk_g1_7
T_15_14_wire_logic_cluster/lc_1/in_3

T_14_14_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g0_7
T_14_15_input_2_1
T_14_15_wire_logic_cluster/lc_1/in_2

T_14_14_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g0_7
T_14_15_wire_logic_cluster/lc_6/in_1

T_14_14_wire_logic_cluster/lc_7/out
T_15_13_sp4_v_t_47
T_14_16_lc_trk_g3_7
T_14_16_input_2_4
T_14_16_wire_logic_cluster/lc_4/in_2

T_14_14_wire_logic_cluster/lc_7/out
T_15_13_sp4_v_t_47
T_14_16_lc_trk_g3_7
T_14_16_wire_logic_cluster/lc_3/in_1

T_14_14_wire_logic_cluster/lc_7/out
T_14_14_sp4_h_l_3
T_13_14_sp4_v_t_38
T_12_15_lc_trk_g2_6
T_12_15_wire_logic_cluster/lc_0/in_0

T_14_14_wire_logic_cluster/lc_7/out
T_14_14_sp4_h_l_3
T_17_10_sp4_v_t_44
T_16_12_lc_trk_g0_2
T_16_12_wire_logic_cluster/lc_1/in_3

T_14_14_wire_logic_cluster/lc_7/out
T_14_14_sp4_h_l_3
T_17_10_sp4_v_t_44
T_16_12_lc_trk_g0_2
T_16_12_wire_logic_cluster/lc_3/in_3

End 

Net : n1851
T_19_11_wire_logic_cluster/lc_6/out
T_19_11_lc_trk_g2_6
T_19_11_wire_logic_cluster/lc_1/in_3

T_19_11_wire_logic_cluster/lc_6/out
T_10_11_sp12_h_l_0
T_15_11_sp4_h_l_7
T_17_11_lc_trk_g2_2
T_17_11_wire_logic_cluster/lc_0/cen

T_19_11_wire_logic_cluster/lc_6/out
T_10_11_sp12_h_l_0
T_15_11_sp4_h_l_7
T_17_11_lc_trk_g2_2
T_17_11_wire_logic_cluster/lc_0/cen

End 

Net : n1851_cascade_
T_19_11_wire_logic_cluster/lc_6/ltout
T_19_11_wire_logic_cluster/lc_7/in_2

End 

Net : n19
T_28_14_wire_logic_cluster/lc_6/out
T_28_14_lc_trk_g1_6
T_28_14_wire_logic_cluster/lc_6/in_1

End 

Net : n1934
T_19_11_wire_logic_cluster/lc_7/out
T_19_11_lc_trk_g2_7
T_19_11_wire_logic_cluster/lc_1/in_0

T_19_11_wire_logic_cluster/lc_7/out
T_17_11_sp12_h_l_1
T_17_11_sp4_h_l_0
T_17_11_lc_trk_g1_5
T_17_11_wire_logic_cluster/lc_5/s_r

T_19_11_wire_logic_cluster/lc_7/out
T_17_11_sp12_h_l_1
T_17_11_sp4_h_l_0
T_17_11_lc_trk_g1_5
T_17_11_wire_logic_cluster/lc_5/s_r

End 

Net : n1_cascade_
T_16_14_wire_logic_cluster/lc_4/ltout
T_16_14_wire_logic_cluster/lc_5/in_2

End 

Net : n2
T_28_16_wire_logic_cluster/lc_7/out
T_28_16_lc_trk_g3_7
T_28_16_wire_logic_cluster/lc_7/in_1

End 

Net : n20
T_28_14_wire_logic_cluster/lc_5/out
T_28_14_lc_trk_g1_5
T_28_14_wire_logic_cluster/lc_5/in_1

End 

Net : n21
T_28_14_wire_logic_cluster/lc_4/out
T_28_14_lc_trk_g3_4
T_28_14_wire_logic_cluster/lc_4/in_1

End 

Net : n22
T_28_14_wire_logic_cluster/lc_3/out
T_28_14_lc_trk_g1_3
T_28_14_wire_logic_cluster/lc_3/in_1

End 

Net : n23
T_28_14_wire_logic_cluster/lc_2/out
T_28_14_lc_trk_g1_2
T_28_14_wire_logic_cluster/lc_2/in_1

End 

Net : n24
T_28_14_wire_logic_cluster/lc_1/out
T_28_14_lc_trk_g3_1
T_28_14_wire_logic_cluster/lc_1/in_1

End 

Net : n24_adj_499_cascade_
T_15_14_wire_logic_cluster/lc_6/ltout
T_15_14_wire_logic_cluster/lc_7/in_2

End 

Net : n25
T_28_14_wire_logic_cluster/lc_0/out
T_28_14_lc_trk_g3_0
T_28_14_wire_logic_cluster/lc_0/in_1

End 

Net : n2527
T_21_12_wire_logic_cluster/lc_4/out
T_22_12_sp4_h_l_8
T_18_12_sp4_h_l_4
T_19_12_lc_trk_g3_4
T_19_12_input_2_7
T_19_12_wire_logic_cluster/lc_7/in_2

End 

Net : n2527_cascade_
T_21_12_wire_logic_cluster/lc_4/ltout
T_21_12_wire_logic_cluster/lc_5/in_2

End 

Net : n2_adj_493_cascade_
T_10_16_wire_logic_cluster/lc_2/ltout
T_10_16_wire_logic_cluster/lc_3/in_2

End 

Net : n3
T_28_16_wire_logic_cluster/lc_6/out
T_28_16_lc_trk_g1_6
T_28_16_wire_logic_cluster/lc_6/in_1

End 

Net : n3078
Net : n3079
Net : n3080
Net : n3081
Net : n3082
Net : n3083
Net : n3084
Net : n3086
Net : n3087
Net : n3088
Net : n3089
Net : n3090
Net : n3091
Net : n3092
Net : n3094
Net : n3095
Net : n3096
Net : n3097
Net : n3098
Net : n3099
Net : n3100
Net : n3110_cascade_
T_17_14_wire_logic_cluster/lc_0/ltout
T_17_14_wire_logic_cluster/lc_1/in_2

End 

Net : n3191
T_21_10_wire_logic_cluster/lc_1/out
T_21_10_lc_trk_g3_1
T_21_10_wire_logic_cluster/lc_5/in_1

T_21_10_wire_logic_cluster/lc_1/out
T_22_10_sp4_h_l_2
T_21_10_sp4_v_t_45
T_21_11_lc_trk_g3_5
T_21_11_wire_logic_cluster/lc_5/s_r

T_21_10_wire_logic_cluster/lc_1/out
T_22_10_sp4_h_l_2
T_21_10_sp4_v_t_45
T_21_11_lc_trk_g3_5
T_21_11_wire_logic_cluster/lc_5/s_r

End 

Net : n32_cascade_
T_15_14_wire_logic_cluster/lc_5/ltout
T_15_14_wire_logic_cluster/lc_6/in_2

End 

Net : n3381_cascade_
T_19_12_wire_logic_cluster/lc_4/ltout
T_19_12_wire_logic_cluster/lc_5/in_2

End 

Net : n3414
T_16_14_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_6/in_0

End 

Net : n3428
T_16_14_wire_logic_cluster/lc_1/out
T_15_14_lc_trk_g3_1
T_15_14_wire_logic_cluster/lc_7/in_3

End 

Net : n4
T_21_12_wire_logic_cluster/lc_6/out
T_20_12_sp4_h_l_4
T_19_12_lc_trk_g0_4
T_19_12_wire_logic_cluster/lc_3/in_3

T_21_12_wire_logic_cluster/lc_6/out
T_22_11_lc_trk_g2_6
T_22_11_wire_logic_cluster/lc_7/in_3

End 

Net : n4_adj_492
T_28_16_wire_logic_cluster/lc_5/out
T_28_16_lc_trk_g1_5
T_28_16_wire_logic_cluster/lc_5/in_1

End 

Net : n4_adj_494
T_21_12_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g3_3
T_20_12_wire_logic_cluster/lc_7/in_3

T_21_12_wire_logic_cluster/lc_3/out
T_19_12_sp4_h_l_3
T_19_12_lc_trk_g0_6
T_19_12_wire_logic_cluster/lc_1/in_3

End 

Net : n4_adj_495
T_21_12_wire_logic_cluster/lc_2/out
T_20_12_lc_trk_g3_2
T_20_12_wire_logic_cluster/lc_1/in_0

T_21_12_wire_logic_cluster/lc_2/out
T_20_12_lc_trk_g3_2
T_20_12_wire_logic_cluster/lc_4/in_1

End 

Net : n4_adj_500
T_15_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g3_2
T_15_14_wire_logic_cluster/lc_7/in_0

End 

Net : n5
T_28_16_wire_logic_cluster/lc_4/out
T_28_16_lc_trk_g3_4
T_28_16_wire_logic_cluster/lc_4/in_1

End 

Net : n5_adj_496
T_23_15_wire_logic_cluster/lc_7/out
T_24_15_lc_trk_g1_7
T_24_15_wire_logic_cluster/lc_5/in_3

T_23_15_wire_logic_cluster/lc_7/out
T_23_10_sp12_v_t_22
T_23_12_lc_trk_g3_5
T_23_12_wire_logic_cluster/lc_3/in_3

End 

Net : n6
T_20_10_wire_logic_cluster/lc_1/out
T_20_10_lc_trk_g0_1
T_20_10_input_2_7
T_20_10_wire_logic_cluster/lc_7/in_2

T_20_10_wire_logic_cluster/lc_1/out
T_21_10_lc_trk_g1_1
T_21_10_wire_logic_cluster/lc_5/in_3

End 

Net : n6_adj_491
T_28_16_wire_logic_cluster/lc_3/out
T_28_16_lc_trk_g1_3
T_28_16_wire_logic_cluster/lc_3/in_1

End 

Net : n6_cascade_
T_20_10_wire_logic_cluster/lc_1/ltout
T_20_10_wire_logic_cluster/lc_2/in_2

End 

Net : n7
T_28_16_wire_logic_cluster/lc_2/out
T_28_16_lc_trk_g1_2
T_28_16_wire_logic_cluster/lc_2/in_1

End 

Net : n8_adj_490
T_28_16_wire_logic_cluster/lc_1/out
T_28_16_lc_trk_g3_1
T_28_16_wire_logic_cluster/lc_1/in_1

End 

Net : n9
T_28_16_wire_logic_cluster/lc_0/out
T_28_16_lc_trk_g3_0
T_28_16_wire_logic_cluster/lc_0/in_1

End 

Net : pc_data_rx_0
T_19_12_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g2_3
T_19_12_input_2_3
T_19_12_wire_logic_cluster/lc_3/in_2

T_19_12_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g1_3
T_19_12_wire_logic_cluster/lc_6/in_0

End 

Net : pc_data_rx_1
T_22_11_wire_logic_cluster/lc_7/out
T_22_11_lc_trk_g2_7
T_22_11_input_2_7
T_22_11_wire_logic_cluster/lc_7/in_2

T_22_11_wire_logic_cluster/lc_7/out
T_22_11_lc_trk_g1_7
T_22_11_wire_logic_cluster/lc_3/in_3

End 

Net : pc_data_rx_2
T_20_12_wire_logic_cluster/lc_1/out
T_20_12_lc_trk_g0_1
T_20_12_input_2_1
T_20_12_wire_logic_cluster/lc_1/in_2

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_lc_trk_g3_1
T_20_12_wire_logic_cluster/lc_6/in_0

End 

Net : pc_data_rx_3
T_20_12_wire_logic_cluster/lc_4/out
T_20_12_lc_trk_g0_4
T_20_12_input_2_4
T_20_12_wire_logic_cluster/lc_4/in_2

T_20_12_wire_logic_cluster/lc_4/out
T_20_12_lc_trk_g0_4
T_20_12_input_2_2
T_20_12_wire_logic_cluster/lc_2/in_2

End 

Net : pc_data_rx_4
T_19_12_wire_logic_cluster/lc_1/out
T_19_12_lc_trk_g0_1
T_19_12_input_2_1
T_19_12_wire_logic_cluster/lc_1/in_2

T_19_12_wire_logic_cluster/lc_1/out
T_18_11_lc_trk_g2_1
T_18_11_wire_logic_cluster/lc_1/in_0

End 

Net : pc_data_rx_5
T_20_12_wire_logic_cluster/lc_7/out
T_20_12_lc_trk_g2_7
T_20_12_input_2_7
T_20_12_wire_logic_cluster/lc_7/in_2

T_20_12_wire_logic_cluster/lc_7/out
T_19_12_sp4_h_l_6
T_18_12_lc_trk_g0_6
T_18_12_wire_logic_cluster/lc_7/in_3

End 

Net : pc_data_rx_6
T_19_12_wire_logic_cluster/lc_7/out
T_19_12_lc_trk_g1_7
T_19_12_wire_logic_cluster/lc_7/in_3

T_19_12_wire_logic_cluster/lc_7/out
T_18_12_sp4_h_l_6
T_17_12_lc_trk_g0_6
T_17_12_wire_logic_cluster/lc_2/in_0

End 

Net : pc_data_rx_7
T_21_12_wire_logic_cluster/lc_5/out
T_21_12_lc_trk_g2_5
T_21_12_wire_logic_cluster/lc_5/in_0

T_21_12_wire_logic_cluster/lc_5/out
T_21_12_lc_trk_g2_5
T_21_12_wire_logic_cluster/lc_7/in_0

End 

Net : pc_rx.n1
T_22_9_wire_logic_cluster/lc_4/out
T_21_9_lc_trk_g3_4
T_21_9_wire_logic_cluster/lc_0/in_3

End 

Net : pc_rx.n1798
T_22_9_wire_logic_cluster/lc_6/out
T_22_10_lc_trk_g0_6
T_22_10_wire_logic_cluster/lc_3/in_3

End 

Net : pc_rx.n1849
T_20_9_wire_logic_cluster/lc_6/out
T_11_9_sp12_h_l_0
T_16_9_sp4_h_l_7
T_18_9_lc_trk_g2_2
T_18_9_wire_logic_cluster/lc_6/cen

T_20_9_wire_logic_cluster/lc_6/out
T_11_9_sp12_h_l_0
T_16_9_sp4_h_l_7
T_18_9_lc_trk_g2_2
T_18_9_wire_logic_cluster/lc_6/cen

T_20_9_wire_logic_cluster/lc_6/out
T_11_9_sp12_h_l_0
T_16_9_sp4_h_l_7
T_18_9_lc_trk_g2_2
T_18_9_wire_logic_cluster/lc_6/cen

T_20_9_wire_logic_cluster/lc_6/out
T_11_9_sp12_h_l_0
T_16_9_sp4_h_l_7
T_18_9_lc_trk_g2_2
T_18_9_wire_logic_cluster/lc_6/cen

T_20_9_wire_logic_cluster/lc_6/out
T_11_9_sp12_h_l_0
T_16_9_sp4_h_l_7
T_18_9_lc_trk_g2_2
T_18_9_wire_logic_cluster/lc_6/cen

T_20_9_wire_logic_cluster/lc_6/out
T_11_9_sp12_h_l_0
T_16_9_sp4_h_l_7
T_18_9_lc_trk_g2_2
T_18_9_wire_logic_cluster/lc_6/cen

T_20_9_wire_logic_cluster/lc_6/out
T_11_9_sp12_h_l_0
T_16_9_sp4_h_l_7
T_18_9_lc_trk_g2_2
T_18_9_wire_logic_cluster/lc_6/cen

T_20_9_wire_logic_cluster/lc_6/out
T_11_9_sp12_h_l_0
T_16_9_sp4_h_l_7
T_18_9_lc_trk_g2_2
T_18_9_wire_logic_cluster/lc_6/cen

T_20_9_wire_logic_cluster/lc_6/out
T_20_9_sp4_h_l_1
T_16_9_sp4_h_l_1
T_19_9_sp4_v_t_43
T_18_10_lc_trk_g3_3
T_18_10_wire_logic_cluster/lc_3/cen

T_20_9_wire_logic_cluster/lc_6/out
T_20_9_sp4_h_l_1
T_16_9_sp4_h_l_1
T_19_9_sp4_v_t_43
T_18_10_lc_trk_g3_3
T_18_10_wire_logic_cluster/lc_3/cen

End 

Net : pc_rx.n1946
T_20_9_wire_logic_cluster/lc_1/out
T_21_9_sp4_h_l_2
T_17_9_sp4_h_l_5
T_18_9_lc_trk_g3_5
T_18_9_wire_logic_cluster/lc_5/s_r

T_20_9_wire_logic_cluster/lc_1/out
T_21_9_sp4_h_l_2
T_17_9_sp4_h_l_5
T_18_9_lc_trk_g3_5
T_18_9_wire_logic_cluster/lc_5/s_r

T_20_9_wire_logic_cluster/lc_1/out
T_21_9_sp4_h_l_2
T_17_9_sp4_h_l_5
T_18_9_lc_trk_g3_5
T_18_9_wire_logic_cluster/lc_5/s_r

T_20_9_wire_logic_cluster/lc_1/out
T_21_9_sp4_h_l_2
T_17_9_sp4_h_l_5
T_18_9_lc_trk_g3_5
T_18_9_wire_logic_cluster/lc_5/s_r

T_20_9_wire_logic_cluster/lc_1/out
T_21_9_sp4_h_l_2
T_17_9_sp4_h_l_5
T_18_9_lc_trk_g3_5
T_18_9_wire_logic_cluster/lc_5/s_r

T_20_9_wire_logic_cluster/lc_1/out
T_21_9_sp4_h_l_2
T_17_9_sp4_h_l_5
T_18_9_lc_trk_g3_5
T_18_9_wire_logic_cluster/lc_5/s_r

T_20_9_wire_logic_cluster/lc_1/out
T_21_9_sp4_h_l_2
T_17_9_sp4_h_l_5
T_18_9_lc_trk_g3_5
T_18_9_wire_logic_cluster/lc_5/s_r

T_20_9_wire_logic_cluster/lc_1/out
T_21_9_sp4_h_l_2
T_17_9_sp4_h_l_5
T_18_9_lc_trk_g3_5
T_18_9_wire_logic_cluster/lc_5/s_r

T_20_9_wire_logic_cluster/lc_1/out
T_20_9_sp4_h_l_7
T_19_9_sp4_v_t_36
T_18_10_lc_trk_g2_4
T_18_10_wire_logic_cluster/lc_5/s_r

T_20_9_wire_logic_cluster/lc_1/out
T_20_9_sp4_h_l_7
T_19_9_sp4_v_t_36
T_18_10_lc_trk_g2_4
T_18_10_wire_logic_cluster/lc_5/s_r

End 

Net : pc_rx.n2605_cascade_
T_19_9_wire_logic_cluster/lc_6/ltout
T_19_9_wire_logic_cluster/lc_7/in_2

End 

Net : pc_rx.n2615
T_21_10_wire_logic_cluster/lc_7/out
T_21_9_lc_trk_g0_7
T_21_9_wire_logic_cluster/lc_0/in_1

End 

Net : pc_rx.n3060
Net : pc_rx.n3061
Net : pc_rx.n3062
Net : pc_rx.n3063
Net : pc_rx.n3064
Net : pc_rx.n3065
Net : pc_rx.n3066
Net : pc_rx.n3068
T_18_10_wire_logic_cluster/lc_0/cout
T_18_10_wire_logic_cluster/lc_1/in_3

End 

Net : pc_rx.n3399_cascade_
T_19_9_wire_logic_cluster/lc_2/ltout
T_19_9_wire_logic_cluster/lc_3/in_2

End 

Net : pc_rx.n3400_cascade_
T_19_9_wire_logic_cluster/lc_5/ltout
T_19_9_wire_logic_cluster/lc_6/in_2

End 

Net : pc_rx.n3412_cascade_
T_20_9_wire_logic_cluster/lc_0/ltout
T_20_9_wire_logic_cluster/lc_1/in_2

End 

Net : pc_rx.n3430
T_19_9_wire_logic_cluster/lc_4/out
T_19_9_lc_trk_g0_4
T_19_9_wire_logic_cluster/lc_3/in_3

End 

Net : pc_rx.n3432
T_21_10_wire_logic_cluster/lc_3/out
T_21_11_lc_trk_g1_3
T_21_11_wire_logic_cluster/lc_0/cen

T_21_10_wire_logic_cluster/lc_3/out
T_21_11_lc_trk_g1_3
T_21_11_wire_logic_cluster/lc_0/cen

End 

Net : pc_rx.n4
T_22_9_wire_logic_cluster/lc_5/out
T_21_9_lc_trk_g2_5
T_21_9_input_2_5
T_21_9_wire_logic_cluster/lc_5/in_2

End 

Net : pc_rx.n6
T_19_9_wire_logic_cluster/lc_1/out
T_19_9_lc_trk_g2_1
T_19_9_wire_logic_cluster/lc_3/in_0

End 

Net : pc_rx.n6_adj_487_cascade_
T_20_9_wire_logic_cluster/lc_5/ltout
T_20_9_wire_logic_cluster/lc_6/in_2

End 

Net : pc_rx.r_Bit_Index_1
T_21_11_wire_logic_cluster/lc_3/out
T_21_11_lc_trk_g0_3
T_21_11_wire_logic_cluster/lc_3/in_0

T_21_11_wire_logic_cluster/lc_3/out
T_21_11_lc_trk_g0_3
T_21_11_wire_logic_cluster/lc_1/in_0

T_21_11_wire_logic_cluster/lc_3/out
T_21_12_lc_trk_g1_3
T_21_12_wire_logic_cluster/lc_3/in_3

T_21_11_wire_logic_cluster/lc_3/out
T_21_12_lc_trk_g1_3
T_21_12_wire_logic_cluster/lc_2/in_0

T_21_11_wire_logic_cluster/lc_3/out
T_21_12_lc_trk_g1_3
T_21_12_wire_logic_cluster/lc_6/in_0

T_21_11_wire_logic_cluster/lc_3/out
T_21_10_lc_trk_g1_3
T_21_10_wire_logic_cluster/lc_0/in_0

T_21_11_wire_logic_cluster/lc_3/out
T_21_12_lc_trk_g1_3
T_21_12_wire_logic_cluster/lc_4/in_0

End 

Net : pc_rx.r_Bit_Index_2
T_21_11_wire_logic_cluster/lc_1/out
T_21_11_lc_trk_g3_1
T_21_11_wire_logic_cluster/lc_1/in_3

T_21_11_wire_logic_cluster/lc_1/out
T_21_12_lc_trk_g0_1
T_21_12_wire_logic_cluster/lc_3/in_0

T_21_11_wire_logic_cluster/lc_1/out
T_21_12_lc_trk_g0_1
T_21_12_wire_logic_cluster/lc_2/in_1

T_21_11_wire_logic_cluster/lc_1/out
T_21_12_lc_trk_g0_1
T_21_12_wire_logic_cluster/lc_6/in_1

T_21_11_wire_logic_cluster/lc_1/out
T_21_8_sp12_v_t_22
T_21_10_lc_trk_g3_5
T_21_10_input_2_0
T_21_10_wire_logic_cluster/lc_0/in_2

T_21_11_wire_logic_cluster/lc_1/out
T_21_12_lc_trk_g0_1
T_21_12_wire_logic_cluster/lc_4/in_1

End 

Net : pc_rx.r_Clock_Count_0
T_18_9_wire_logic_cluster/lc_0/out
T_18_9_lc_trk_g3_0
T_18_9_wire_logic_cluster/lc_0/in_1

T_18_9_wire_logic_cluster/lc_0/out
T_19_9_lc_trk_g1_0
T_19_9_wire_logic_cluster/lc_5/in_0

T_18_9_wire_logic_cluster/lc_0/out
T_19_9_lc_trk_g0_0
T_19_9_wire_logic_cluster/lc_2/in_0

End 

Net : pc_rx.r_Clock_Count_1
T_18_9_wire_logic_cluster/lc_1/out
T_18_9_lc_trk_g3_1
T_18_9_wire_logic_cluster/lc_1/in_1

T_18_9_wire_logic_cluster/lc_1/out
T_19_9_lc_trk_g1_1
T_19_9_wire_logic_cluster/lc_5/in_3

T_18_9_wire_logic_cluster/lc_1/out
T_19_9_lc_trk_g0_1
T_19_9_wire_logic_cluster/lc_2/in_1

End 

Net : pc_rx.r_Clock_Count_2
T_18_9_wire_logic_cluster/lc_2/out
T_18_9_lc_trk_g1_2
T_18_9_wire_logic_cluster/lc_2/in_1

T_18_9_wire_logic_cluster/lc_2/out
T_19_9_lc_trk_g1_2
T_19_9_input_2_5
T_19_9_wire_logic_cluster/lc_5/in_2

T_18_9_wire_logic_cluster/lc_2/out
T_19_9_lc_trk_g1_2
T_19_9_wire_logic_cluster/lc_2/in_3

End 

Net : pc_rx.r_Clock_Count_3
T_18_9_wire_logic_cluster/lc_3/out
T_18_9_lc_trk_g1_3
T_18_9_wire_logic_cluster/lc_3/in_1

T_18_9_wire_logic_cluster/lc_3/out
T_19_9_lc_trk_g1_3
T_19_9_wire_logic_cluster/lc_5/in_1

T_18_9_wire_logic_cluster/lc_3/out
T_19_9_lc_trk_g1_3
T_19_9_input_2_4
T_19_9_wire_logic_cluster/lc_4/in_2

End 

Net : pc_rx.r_Clock_Count_4
T_18_9_wire_logic_cluster/lc_4/out
T_18_9_lc_trk_g3_4
T_18_9_wire_logic_cluster/lc_4/in_1

T_18_9_wire_logic_cluster/lc_4/out
T_19_9_lc_trk_g1_4
T_19_9_wire_logic_cluster/lc_6/in_3

T_18_9_wire_logic_cluster/lc_4/out
T_19_9_lc_trk_g1_4
T_19_9_wire_logic_cluster/lc_4/in_3

End 

Net : pc_rx.r_Clock_Count_5
T_18_9_wire_logic_cluster/lc_5/out
T_18_9_lc_trk_g1_5
T_18_9_wire_logic_cluster/lc_5/in_1

T_18_9_wire_logic_cluster/lc_5/out
T_19_9_lc_trk_g1_5
T_19_9_wire_logic_cluster/lc_1/in_3

T_18_9_wire_logic_cluster/lc_5/out
T_19_9_lc_trk_g1_5
T_19_9_wire_logic_cluster/lc_6/in_0

End 

Net : pc_rx.r_Clock_Count_6
T_18_9_wire_logic_cluster/lc_6/out
T_18_9_lc_trk_g1_6
T_18_9_wire_logic_cluster/lc_6/in_1

T_18_9_wire_logic_cluster/lc_6/out
T_19_9_lc_trk_g1_6
T_19_9_wire_logic_cluster/lc_6/in_1

T_18_9_wire_logic_cluster/lc_6/out
T_19_9_lc_trk_g1_6
T_19_9_wire_logic_cluster/lc_4/in_1

End 

Net : pc_rx.r_Clock_Count_7
T_18_9_wire_logic_cluster/lc_7/out
T_18_9_lc_trk_g3_7
T_18_9_wire_logic_cluster/lc_7/in_1

T_18_9_wire_logic_cluster/lc_7/out
T_19_9_lc_trk_g1_7
T_19_9_wire_logic_cluster/lc_7/in_3

T_18_9_wire_logic_cluster/lc_7/out
T_19_9_lc_trk_g1_7
T_19_9_wire_logic_cluster/lc_4/in_0

End 

Net : pc_rx.r_Clock_Count_8
T_18_10_wire_logic_cluster/lc_0/out
T_18_10_lc_trk_g3_0
T_18_10_wire_logic_cluster/lc_0/in_1

T_18_10_wire_logic_cluster/lc_0/out
T_19_9_lc_trk_g3_0
T_19_9_wire_logic_cluster/lc_1/in_0

T_18_10_wire_logic_cluster/lc_0/out
T_19_9_lc_trk_g3_0
T_19_9_wire_logic_cluster/lc_7/in_0

End 

Net : pc_rx.r_Clock_Count_9
T_18_10_wire_logic_cluster/lc_1/out
T_18_10_lc_trk_g0_1
T_18_10_wire_logic_cluster/lc_1/in_0

T_18_10_wire_logic_cluster/lc_1/out
T_19_9_lc_trk_g3_1
T_19_9_wire_logic_cluster/lc_7/in_1

T_18_10_wire_logic_cluster/lc_1/out
T_19_9_lc_trk_g3_1
T_19_9_wire_logic_cluster/lc_3/in_1

End 

Net : pc_rx.r_Rx_Data_R
T_26_10_wire_logic_cluster/lc_0/out
T_23_10_sp12_h_l_0
T_22_10_lc_trk_g1_0
T_22_10_wire_logic_cluster/lc_2/in_3

End 

Net : pc_rx.r_SM_Main_0
T_21_9_wire_logic_cluster/lc_0/out
T_21_9_lc_trk_g3_0
T_21_9_wire_logic_cluster/lc_5/in_0

T_21_9_wire_logic_cluster/lc_0/out
T_22_9_lc_trk_g1_0
T_22_9_wire_logic_cluster/lc_6/in_3

T_21_9_wire_logic_cluster/lc_0/out
T_21_10_lc_trk_g1_0
T_21_10_wire_logic_cluster/lc_1/in_0

T_21_9_wire_logic_cluster/lc_0/out
T_20_9_lc_trk_g3_0
T_20_9_wire_logic_cluster/lc_0/in_3

T_21_9_wire_logic_cluster/lc_0/out
T_20_9_lc_trk_g3_0
T_20_9_wire_logic_cluster/lc_6/in_3

T_21_9_wire_logic_cluster/lc_0/out
T_21_10_lc_trk_g1_0
T_21_10_input_2_3
T_21_10_wire_logic_cluster/lc_3/in_2

T_21_9_wire_logic_cluster/lc_0/out
T_22_9_lc_trk_g1_0
T_22_9_wire_logic_cluster/lc_4/in_3

T_21_9_wire_logic_cluster/lc_0/out
T_21_10_lc_trk_g1_0
T_21_10_input_2_7
T_21_10_wire_logic_cluster/lc_7/in_2

T_21_9_wire_logic_cluster/lc_0/out
T_20_10_lc_trk_g1_0
T_20_10_wire_logic_cluster/lc_1/in_0

T_21_9_wire_logic_cluster/lc_0/out
T_22_10_lc_trk_g3_0
T_22_10_input_2_7
T_22_10_wire_logic_cluster/lc_7/in_2

End 

Net : pc_rx.r_SM_Main_1
T_21_9_wire_logic_cluster/lc_5/out
T_21_9_lc_trk_g1_5
T_21_9_wire_logic_cluster/lc_0/in_0

T_21_9_wire_logic_cluster/lc_5/out
T_21_9_lc_trk_g1_5
T_21_9_wire_logic_cluster/lc_5/in_3

T_21_9_wire_logic_cluster/lc_5/out
T_22_9_lc_trk_g1_5
T_22_9_input_2_6
T_22_9_wire_logic_cluster/lc_6/in_2

T_21_9_wire_logic_cluster/lc_5/out
T_21_10_lc_trk_g1_5
T_21_10_wire_logic_cluster/lc_4/in_0

T_21_9_wire_logic_cluster/lc_5/out
T_21_10_lc_trk_g1_5
T_21_10_wire_logic_cluster/lc_1/in_3

T_21_9_wire_logic_cluster/lc_5/out
T_20_9_lc_trk_g3_5
T_20_9_wire_logic_cluster/lc_1/in_3

T_21_9_wire_logic_cluster/lc_5/out
T_20_9_lc_trk_g3_5
T_20_9_wire_logic_cluster/lc_6/in_0

T_21_9_wire_logic_cluster/lc_5/out
T_21_10_lc_trk_g1_5
T_21_10_wire_logic_cluster/lc_3/in_3

T_21_9_wire_logic_cluster/lc_5/out
T_20_10_lc_trk_g1_5
T_20_10_wire_logic_cluster/lc_2/in_0

T_21_9_wire_logic_cluster/lc_5/out
T_20_10_lc_trk_g1_5
T_20_10_wire_logic_cluster/lc_7/in_3

T_21_9_wire_logic_cluster/lc_5/out
T_22_10_lc_trk_g2_5
T_22_10_wire_logic_cluster/lc_3/in_0

T_21_9_wire_logic_cluster/lc_5/out
T_22_10_lc_trk_g2_5
T_22_10_wire_logic_cluster/lc_7/in_0

End 

Net : pc_rx.r_SM_Main_2
T_22_10_wire_logic_cluster/lc_7/out
T_22_10_lc_trk_g2_7
T_22_10_input_2_3
T_22_10_wire_logic_cluster/lc_3/in_2

T_22_10_wire_logic_cluster/lc_7/out
T_22_10_lc_trk_g1_7
T_22_10_wire_logic_cluster/lc_7/in_3

T_22_10_wire_logic_cluster/lc_7/out
T_22_9_lc_trk_g0_7
T_22_9_wire_logic_cluster/lc_6/in_1

T_22_10_wire_logic_cluster/lc_7/out
T_21_10_lc_trk_g3_7
T_21_10_wire_logic_cluster/lc_1/in_1

T_22_10_wire_logic_cluster/lc_7/out
T_21_10_lc_trk_g3_7
T_21_10_wire_logic_cluster/lc_3/in_1

T_22_10_wire_logic_cluster/lc_7/out
T_21_10_sp4_h_l_6
T_20_10_lc_trk_g0_6
T_20_10_wire_logic_cluster/lc_1/in_3

T_22_10_wire_logic_cluster/lc_7/out
T_23_9_sp4_v_t_47
T_20_9_sp4_h_l_4
T_21_9_lc_trk_g2_4
T_21_9_wire_logic_cluster/lc_5/s_r

T_22_10_wire_logic_cluster/lc_7/out
T_23_9_sp4_v_t_47
T_20_9_sp4_h_l_4
T_21_9_lc_trk_g2_4
T_21_9_wire_logic_cluster/lc_5/s_r

T_22_10_wire_logic_cluster/lc_7/out
T_23_9_sp4_v_t_47
T_20_9_sp4_h_l_4
T_20_9_lc_trk_g0_1
T_20_9_wire_logic_cluster/lc_1/in_0

T_22_10_wire_logic_cluster/lc_7/out
T_23_9_sp4_v_t_47
T_20_9_sp4_h_l_4
T_20_9_lc_trk_g0_1
T_20_9_wire_logic_cluster/lc_6/in_1

End 

Net : pc_rx.r_SM_Main_2_N_104_2
T_19_9_wire_logic_cluster/lc_7/out
T_20_9_lc_trk_g1_7
T_20_9_wire_logic_cluster/lc_1/in_1

T_19_9_wire_logic_cluster/lc_7/out
T_19_9_sp4_h_l_3
T_21_9_lc_trk_g2_6
T_21_9_wire_logic_cluster/lc_5/in_1

T_19_9_wire_logic_cluster/lc_7/out
T_20_10_lc_trk_g2_7
T_20_10_wire_logic_cluster/lc_2/in_3

T_19_9_wire_logic_cluster/lc_7/out
T_20_10_lc_trk_g2_7
T_20_10_wire_logic_cluster/lc_7/in_0

T_19_9_wire_logic_cluster/lc_7/out
T_19_9_sp4_h_l_3
T_23_9_sp4_h_l_6
T_22_9_lc_trk_g0_6
T_22_9_wire_logic_cluster/lc_6/in_0

T_19_9_wire_logic_cluster/lc_7/out
T_19_9_sp4_h_l_3
T_23_9_sp4_h_l_6
T_22_9_sp4_v_t_37
T_21_10_lc_trk_g2_5
T_21_10_wire_logic_cluster/lc_4/in_3

T_19_9_wire_logic_cluster/lc_7/out
T_19_9_sp4_h_l_3
T_23_9_sp4_h_l_6
T_22_9_sp4_v_t_37
T_21_10_lc_trk_g2_5
T_21_10_wire_logic_cluster/lc_0/in_3

T_19_9_wire_logic_cluster/lc_7/out
T_19_9_sp4_h_l_3
T_23_9_sp4_h_l_6
T_22_9_sp4_v_t_37
T_21_10_lc_trk_g2_5
T_21_10_wire_logic_cluster/lc_3/in_0

T_19_9_wire_logic_cluster/lc_7/out
T_19_9_sp4_h_l_3
T_23_9_sp4_h_l_6
T_22_9_sp4_v_t_37
T_21_10_lc_trk_g2_5
T_21_10_wire_logic_cluster/lc_7/in_0

T_19_9_wire_logic_cluster/lc_7/out
T_19_9_sp4_h_l_3
T_23_9_sp4_h_l_6
T_22_9_sp4_v_t_37
T_22_10_lc_trk_g3_5
T_22_10_wire_logic_cluster/lc_7/in_1

End 

Net : pc_rx.r_SM_Main_2_N_107_0
T_21_10_wire_logic_cluster/lc_0/out
T_21_10_lc_trk_g0_0
T_21_10_wire_logic_cluster/lc_7/in_1

End 

Net : pc_rx.r_SM_Main_2_N_107_0_cascade_
T_21_10_wire_logic_cluster/lc_0/ltout
T_21_10_wire_logic_cluster/lc_1/in_2

End 

Net : pc_rx.r_SM_Main_2_N_110_0
T_19_9_wire_logic_cluster/lc_3/out
T_20_9_lc_trk_g1_3
T_20_9_wire_logic_cluster/lc_5/in_3

T_19_9_wire_logic_cluster/lc_3/out
T_20_9_lc_trk_g1_3
T_20_9_wire_logic_cluster/lc_0/in_0

T_19_9_wire_logic_cluster/lc_3/out
T_20_9_sp4_h_l_6
T_22_9_lc_trk_g3_3
T_22_9_wire_logic_cluster/lc_5/in_3

T_19_9_wire_logic_cluster/lc_3/out
T_20_9_sp4_h_l_6
T_22_9_lc_trk_g2_3
T_22_9_wire_logic_cluster/lc_4/in_1

End 

Net : pc_tx.n1
T_21_12_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_40
T_22_13_sp4_h_l_11
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_21_12_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_40
T_22_13_sp4_h_l_11
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_21_12_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_40
T_22_13_sp4_h_l_11
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_21_12_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_40
T_22_13_sp4_h_l_11
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_21_12_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_40
T_22_13_sp4_h_l_11
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_21_12_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_40
T_22_13_sp4_h_l_11
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_21_12_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_40
T_22_13_sp4_h_l_11
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_21_12_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_40
T_22_13_sp4_h_l_11
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_21_12_wire_logic_cluster/lc_0/out
T_21_12_sp4_h_l_5
T_24_12_sp4_v_t_47
T_23_14_lc_trk_g2_2
T_23_14_wire_logic_cluster/lc_2/cen

T_21_12_wire_logic_cluster/lc_0/out
T_21_12_sp4_h_l_5
T_24_12_sp4_v_t_47
T_23_14_lc_trk_g2_2
T_23_14_wire_logic_cluster/lc_2/cen

T_21_12_wire_logic_cluster/lc_0/out
T_18_12_sp12_h_l_0
T_29_0_span12_vert_23
T_29_0_span4_vert_45
T_30_4_sp4_h_l_8
T_33_4_lc_trk_g0_5
T_33_4_wire_io_cluster/io_1/cen

End 

Net : pc_tx.n1518
T_19_11_wire_logic_cluster/lc_5/out
T_20_11_lc_trk_g1_5
T_20_11_wire_logic_cluster/lc_7/in_3

End 

Net : pc_tx.n1930
T_21_12_wire_logic_cluster/lc_1/out
T_22_9_sp4_v_t_43
T_23_13_sp4_h_l_0
T_23_13_lc_trk_g1_5
T_23_13_wire_logic_cluster/lc_5/s_r

T_21_12_wire_logic_cluster/lc_1/out
T_22_9_sp4_v_t_43
T_23_13_sp4_h_l_0
T_23_13_lc_trk_g1_5
T_23_13_wire_logic_cluster/lc_5/s_r

T_21_12_wire_logic_cluster/lc_1/out
T_22_9_sp4_v_t_43
T_23_13_sp4_h_l_0
T_23_13_lc_trk_g1_5
T_23_13_wire_logic_cluster/lc_5/s_r

T_21_12_wire_logic_cluster/lc_1/out
T_22_9_sp4_v_t_43
T_23_13_sp4_h_l_0
T_23_13_lc_trk_g1_5
T_23_13_wire_logic_cluster/lc_5/s_r

T_21_12_wire_logic_cluster/lc_1/out
T_22_9_sp4_v_t_43
T_23_13_sp4_h_l_0
T_23_13_lc_trk_g1_5
T_23_13_wire_logic_cluster/lc_5/s_r

T_21_12_wire_logic_cluster/lc_1/out
T_22_9_sp4_v_t_43
T_23_13_sp4_h_l_0
T_23_13_lc_trk_g1_5
T_23_13_wire_logic_cluster/lc_5/s_r

T_21_12_wire_logic_cluster/lc_1/out
T_22_9_sp4_v_t_43
T_23_13_sp4_h_l_0
T_23_13_lc_trk_g1_5
T_23_13_wire_logic_cluster/lc_5/s_r

T_21_12_wire_logic_cluster/lc_1/out
T_22_9_sp4_v_t_43
T_23_13_sp4_h_l_0
T_23_13_lc_trk_g1_5
T_23_13_wire_logic_cluster/lc_5/s_r

T_21_12_wire_logic_cluster/lc_1/out
T_21_10_sp4_v_t_47
T_22_14_sp4_h_l_4
T_23_14_lc_trk_g2_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_21_12_wire_logic_cluster/lc_1/out
T_21_10_sp4_v_t_47
T_22_14_sp4_h_l_4
T_23_14_lc_trk_g2_4
T_23_14_wire_logic_cluster/lc_5/s_r

End 

Net : pc_tx.n2597
T_17_12_wire_logic_cluster/lc_3/out
T_17_12_sp4_h_l_11
T_20_8_sp4_v_t_40
T_19_11_lc_trk_g3_0
T_19_11_input_2_5
T_19_11_wire_logic_cluster/lc_5/in_2

T_17_12_wire_logic_cluster/lc_3/out
T_17_12_sp4_h_l_11
T_20_8_sp4_v_t_40
T_19_11_lc_trk_g3_0
T_19_11_wire_logic_cluster/lc_7/in_0

End 

Net : pc_tx.n29_cascade_
T_23_12_wire_logic_cluster/lc_5/ltout
T_23_12_wire_logic_cluster/lc_6/in_2

End 

Net : pc_tx.n3
T_19_11_wire_logic_cluster/lc_2/out
T_14_11_sp12_h_l_0
T_26_11_sp12_h_l_0
T_31_11_sp4_h_l_7
T_33_7_span4_vert_t_13
T_33_3_span4_vert_t_13
T_33_4_lc_trk_g1_5
T_33_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : pc_tx.n3069
Net : pc_tx.n3070
Net : pc_tx.n3071
Net : pc_tx.n3072
Net : pc_tx.n3073
Net : pc_tx.n3074
Net : pc_tx.n3075
Net : pc_tx.n3077
T_23_14_wire_logic_cluster/lc_0/cout
T_23_14_wire_logic_cluster/lc_1/in_3

End 

Net : pc_tx.n3125_cascade_
T_23_12_wire_logic_cluster/lc_4/ltout
T_23_12_wire_logic_cluster/lc_5/in_2

End 

Net : pc_tx.n3455
T_14_15_wire_logic_cluster/lc_7/out
T_14_12_sp4_v_t_38
T_15_12_sp4_h_l_8
T_17_12_lc_trk_g3_5
T_17_12_input_2_6
T_17_12_wire_logic_cluster/lc_6/in_2

End 

Net : pc_tx.n3456
T_14_17_wire_logic_cluster/lc_7/out
T_14_12_sp12_v_t_22
T_15_12_sp12_h_l_1
T_17_12_lc_trk_g1_6
T_17_12_wire_logic_cluster/lc_6/in_1

End 

Net : pc_tx.n3461_cascade_
T_17_12_wire_logic_cluster/lc_0/ltout
T_17_12_wire_logic_cluster/lc_1/in_2

End 

Net : pc_tx.n3462
T_15_12_wire_logic_cluster/lc_1/out
T_15_12_sp4_h_l_7
T_17_12_lc_trk_g2_2
T_17_12_wire_logic_cluster/lc_1/in_3

End 

Net : pc_tx.n3522
T_17_12_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_44
T_17_12_lc_trk_g3_4
T_17_12_wire_logic_cluster/lc_1/in_0

End 

Net : pc_tx.o_Tx_Serial_N_212
T_17_12_wire_logic_cluster/lc_1/out
T_17_12_sp4_h_l_7
T_20_8_sp4_v_t_42
T_19_11_lc_trk_g3_2
T_19_11_wire_logic_cluster/lc_2/in_3

End 

Net : pc_tx.r_Bit_Index_1
T_17_11_wire_logic_cluster/lc_0/out
T_17_11_lc_trk_g1_0
T_17_11_wire_logic_cluster/lc_0/in_3

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_lc_trk_g1_0
T_17_11_wire_logic_cluster/lc_1/in_0

T_17_11_wire_logic_cluster/lc_0/out
T_17_9_sp4_v_t_45
T_17_12_lc_trk_g0_5
T_17_12_wire_logic_cluster/lc_3/in_0

T_17_11_wire_logic_cluster/lc_0/out
T_17_9_sp4_v_t_45
T_17_12_lc_trk_g0_5
T_17_12_wire_logic_cluster/lc_6/in_3

End 

Net : pc_tx.r_Bit_Index_2
T_17_11_wire_logic_cluster/lc_1/out
T_17_11_lc_trk_g3_1
T_17_11_wire_logic_cluster/lc_1/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g1_1
T_17_12_wire_logic_cluster/lc_3/in_3

T_17_11_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g1_1
T_17_12_wire_logic_cluster/lc_1/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g1_1
T_17_12_wire_logic_cluster/lc_6/in_0

End 

Net : pc_tx.r_Clock_Count_0
T_23_13_wire_logic_cluster/lc_0/out
T_23_13_lc_trk_g3_0
T_23_13_wire_logic_cluster/lc_0/in_1

T_23_13_wire_logic_cluster/lc_0/out
T_23_12_lc_trk_g1_0
T_23_12_wire_logic_cluster/lc_4/in_3

End 

Net : pc_tx.r_Clock_Count_1
T_23_13_wire_logic_cluster/lc_1/out
T_23_13_lc_trk_g3_1
T_23_13_wire_logic_cluster/lc_1/in_1

T_23_13_wire_logic_cluster/lc_1/out
T_23_12_lc_trk_g0_1
T_23_12_wire_logic_cluster/lc_4/in_1

End 

Net : pc_tx.r_Clock_Count_2
T_23_13_wire_logic_cluster/lc_2/out
T_23_13_lc_trk_g1_2
T_23_13_wire_logic_cluster/lc_2/in_1

T_23_13_wire_logic_cluster/lc_2/out
T_23_12_lc_trk_g0_2
T_23_12_input_2_4
T_23_12_wire_logic_cluster/lc_4/in_2

End 

Net : pc_tx.r_Clock_Count_3
T_23_13_wire_logic_cluster/lc_3/out
T_23_13_lc_trk_g1_3
T_23_13_wire_logic_cluster/lc_3/in_1

T_23_13_wire_logic_cluster/lc_3/out
T_23_12_lc_trk_g1_3
T_23_12_wire_logic_cluster/lc_4/in_0

End 

Net : pc_tx.r_Clock_Count_4
T_23_13_wire_logic_cluster/lc_4/out
T_23_13_lc_trk_g3_4
T_23_13_wire_logic_cluster/lc_4/in_1

T_23_13_wire_logic_cluster/lc_4/out
T_23_12_lc_trk_g0_4
T_23_12_wire_logic_cluster/lc_5/in_3

End 

Net : pc_tx.r_Clock_Count_5
T_23_13_wire_logic_cluster/lc_5/out
T_23_13_lc_trk_g3_5
T_23_13_wire_logic_cluster/lc_5/in_1

T_23_13_wire_logic_cluster/lc_5/out
T_23_12_lc_trk_g1_5
T_23_12_wire_logic_cluster/lc_5/in_1

End 

Net : pc_tx.r_Clock_Count_6
T_23_13_wire_logic_cluster/lc_6/out
T_23_13_lc_trk_g1_6
T_23_13_wire_logic_cluster/lc_6/in_1

T_23_13_wire_logic_cluster/lc_6/out
T_23_12_lc_trk_g1_6
T_23_12_wire_logic_cluster/lc_5/in_0

End 

Net : pc_tx.r_Clock_Count_7
T_23_13_wire_logic_cluster/lc_7/out
T_23_13_lc_trk_g3_7
T_23_13_wire_logic_cluster/lc_7/in_1

T_23_13_wire_logic_cluster/lc_7/out
T_23_12_lc_trk_g1_7
T_23_12_wire_logic_cluster/lc_6/in_0

End 

Net : pc_tx.r_Clock_Count_8
T_23_14_wire_logic_cluster/lc_0/out
T_23_14_lc_trk_g3_0
T_23_14_wire_logic_cluster/lc_0/in_1

T_23_14_wire_logic_cluster/lc_0/out
T_23_11_sp4_v_t_40
T_23_12_lc_trk_g3_0
T_23_12_wire_logic_cluster/lc_6/in_3

End 

Net : pc_tx.r_Clock_Count_9
T_23_14_wire_logic_cluster/lc_1/out
T_23_14_lc_trk_g0_1
T_23_14_wire_logic_cluster/lc_1/in_0

T_23_14_wire_logic_cluster/lc_1/out
T_23_11_sp4_v_t_42
T_23_12_lc_trk_g3_2
T_23_12_wire_logic_cluster/lc_6/in_1

End 

Net : pll_clk_unbuf
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_11_glb2local_0
T_9_11_lc_trk_g0_4
T_9_11_wire_logic_cluster/lc_3/in_3

End 

Net : r_Bit_Index_0
T_21_10_wire_logic_cluster/lc_5/out
T_21_10_lc_trk_g0_5
T_21_10_wire_logic_cluster/lc_0/in_1

T_21_10_wire_logic_cluster/lc_5/out
T_21_10_lc_trk_g0_5
T_21_10_wire_logic_cluster/lc_5/in_0

T_21_10_wire_logic_cluster/lc_5/out
T_20_10_lc_trk_g2_5
T_20_10_wire_logic_cluster/lc_2/in_1

T_21_10_wire_logic_cluster/lc_5/out
T_20_10_lc_trk_g3_5
T_20_10_wire_logic_cluster/lc_7/in_1

T_21_10_wire_logic_cluster/lc_5/out
T_21_11_lc_trk_g1_5
T_21_11_wire_logic_cluster/lc_3/in_3

T_21_10_wire_logic_cluster/lc_5/out
T_21_11_lc_trk_g1_5
T_21_11_wire_logic_cluster/lc_1/in_1

End 

Net : r_Bit_Index_0_adj_489
T_19_11_wire_logic_cluster/lc_1/out
T_19_11_lc_trk_g3_1
T_19_11_wire_logic_cluster/lc_1/in_1

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_lc_trk_g0_2
T_17_11_wire_logic_cluster/lc_0/in_0

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_lc_trk_g0_2
T_17_11_wire_logic_cluster/lc_1/in_1

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_41
T_17_12_lc_trk_g3_1
T_17_12_wire_logic_cluster/lc_3/in_1

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_41
T_17_12_lc_trk_g3_1
T_17_12_wire_logic_cluster/lc_0/in_0

T_19_11_wire_logic_cluster/lc_1/out
T_19_8_sp4_v_t_42
T_16_12_sp4_h_l_0
T_15_12_lc_trk_g1_0
T_15_12_wire_logic_cluster/lc_1/in_0

T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_17_11_sp4_v_t_41
T_14_15_sp4_h_l_4
T_14_15_lc_trk_g0_1
T_14_15_wire_logic_cluster/lc_7/in_0

T_19_11_wire_logic_cluster/lc_1/out
T_15_11_sp12_h_l_1
T_14_11_sp12_v_t_22
T_14_17_lc_trk_g3_5
T_14_17_wire_logic_cluster/lc_7/in_3

End 

Net : r_Rx_Data
T_22_10_wire_logic_cluster/lc_2/out
T_22_9_lc_trk_g0_2
T_22_9_wire_logic_cluster/lc_5/in_1

T_22_10_wire_logic_cluster/lc_2/out
T_22_11_lc_trk_g0_2
T_22_11_wire_logic_cluster/lc_7/in_1

T_22_10_wire_logic_cluster/lc_2/out
T_22_9_lc_trk_g0_2
T_22_9_wire_logic_cluster/lc_4/in_0

T_22_10_wire_logic_cluster/lc_2/out
T_22_10_sp4_h_l_9
T_21_6_sp4_v_t_44
T_20_9_lc_trk_g3_4
T_20_9_wire_logic_cluster/lc_5/in_0

T_22_10_wire_logic_cluster/lc_2/out
T_22_10_sp4_h_l_9
T_21_6_sp4_v_t_44
T_20_9_lc_trk_g3_4
T_20_9_wire_logic_cluster/lc_0/in_1

T_22_10_wire_logic_cluster/lc_2/out
T_22_9_sp4_v_t_36
T_21_12_lc_trk_g2_4
T_21_12_wire_logic_cluster/lc_5/in_1

T_22_10_wire_logic_cluster/lc_2/out
T_22_10_sp4_h_l_9
T_21_10_sp4_v_t_38
T_20_12_lc_trk_g1_3
T_20_12_wire_logic_cluster/lc_1/in_1

T_22_10_wire_logic_cluster/lc_2/out
T_22_10_sp4_h_l_9
T_21_10_sp4_v_t_38
T_20_12_lc_trk_g1_3
T_20_12_wire_logic_cluster/lc_4/in_0

T_22_10_wire_logic_cluster/lc_2/out
T_22_10_sp4_h_l_9
T_21_10_sp4_v_t_38
T_20_12_lc_trk_g1_3
T_20_12_wire_logic_cluster/lc_7/in_1

T_22_10_wire_logic_cluster/lc_2/out
T_20_10_sp4_h_l_1
T_19_10_sp4_v_t_42
T_19_12_lc_trk_g3_7
T_19_12_wire_logic_cluster/lc_3/in_1

T_22_10_wire_logic_cluster/lc_2/out
T_20_10_sp4_h_l_1
T_19_10_sp4_v_t_42
T_19_12_lc_trk_g3_7
T_19_12_wire_logic_cluster/lc_1/in_1

T_22_10_wire_logic_cluster/lc_2/out
T_20_10_sp4_h_l_1
T_19_10_sp4_v_t_42
T_19_12_lc_trk_g3_7
T_19_12_wire_logic_cluster/lc_7/in_1

End 

Net : r_SM_Main_0
T_20_11_wire_logic_cluster/lc_7/out
T_20_11_lc_trk_g2_7
T_20_11_wire_logic_cluster/lc_7/in_0

T_20_11_wire_logic_cluster/lc_7/out
T_20_11_lc_trk_g2_7
T_20_11_wire_logic_cluster/lc_0/in_3

T_20_11_wire_logic_cluster/lc_7/out
T_19_11_lc_trk_g3_7
T_19_11_input_2_6
T_19_11_wire_logic_cluster/lc_6/in_2

T_20_11_wire_logic_cluster/lc_7/out
T_19_11_lc_trk_g3_7
T_19_11_input_2_2
T_19_11_wire_logic_cluster/lc_2/in_2

T_20_11_wire_logic_cluster/lc_7/out
T_19_12_lc_trk_g0_7
T_19_12_wire_logic_cluster/lc_2/in_3

T_20_11_wire_logic_cluster/lc_7/out
T_19_12_lc_trk_g0_7
T_19_12_wire_logic_cluster/lc_4/in_3

T_20_11_wire_logic_cluster/lc_7/out
T_21_12_lc_trk_g3_7
T_21_12_wire_logic_cluster/lc_1/in_3

T_20_11_wire_logic_cluster/lc_7/out
T_19_12_lc_trk_g0_7
T_19_12_wire_logic_cluster/lc_0/in_3

End 

Net : r_SM_Main_1
T_20_11_wire_logic_cluster/lc_0/out
T_20_11_lc_trk_g1_0
T_20_11_wire_logic_cluster/lc_0/in_1

T_20_11_wire_logic_cluster/lc_0/out
T_19_11_lc_trk_g2_0
T_19_11_wire_logic_cluster/lc_5/in_3

T_20_11_wire_logic_cluster/lc_0/out
T_19_11_lc_trk_g2_0
T_19_11_wire_logic_cluster/lc_7/in_3

T_20_11_wire_logic_cluster/lc_0/out
T_19_11_lc_trk_g2_0
T_19_11_wire_logic_cluster/lc_6/in_0

T_20_11_wire_logic_cluster/lc_0/out
T_19_11_lc_trk_g2_0
T_19_11_wire_logic_cluster/lc_2/in_0

T_20_11_wire_logic_cluster/lc_0/out
T_19_12_lc_trk_g0_0
T_19_12_input_2_2
T_19_12_wire_logic_cluster/lc_2/in_2

T_20_11_wire_logic_cluster/lc_0/out
T_19_12_lc_trk_g0_0
T_19_12_input_2_4
T_19_12_wire_logic_cluster/lc_4/in_2

T_20_11_wire_logic_cluster/lc_0/out
T_21_12_lc_trk_g3_0
T_21_12_input_2_1
T_21_12_wire_logic_cluster/lc_1/in_2

T_20_11_wire_logic_cluster/lc_0/out
T_19_12_lc_trk_g1_0
T_19_12_wire_logic_cluster/lc_0/in_1

T_20_11_wire_logic_cluster/lc_0/out
T_19_12_lc_trk_g1_0
T_19_12_wire_logic_cluster/lc_5/in_0

End 

Net : r_SM_Main_2
T_19_12_wire_logic_cluster/lc_0/out
T_19_12_lc_trk_g2_0
T_19_12_wire_logic_cluster/lc_2/in_0

T_19_12_wire_logic_cluster/lc_0/out
T_19_12_lc_trk_g2_0
T_19_12_input_2_0
T_19_12_wire_logic_cluster/lc_0/in_2

T_19_12_wire_logic_cluster/lc_0/out
T_19_12_lc_trk_g2_0
T_19_12_wire_logic_cluster/lc_5/in_3

T_19_12_wire_logic_cluster/lc_0/out
T_19_11_lc_trk_g1_0
T_19_11_wire_logic_cluster/lc_6/in_3

T_19_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_5
T_21_12_lc_trk_g2_0
T_21_12_wire_logic_cluster/lc_0/in_0

T_19_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_5
T_21_12_lc_trk_g2_0
T_21_12_wire_logic_cluster/lc_1/in_1

T_19_12_wire_logic_cluster/lc_0/out
T_20_10_sp4_v_t_44
T_20_11_lc_trk_g2_4
T_20_11_wire_logic_cluster/lc_5/s_r

T_19_12_wire_logic_cluster/lc_0/out
T_20_10_sp4_v_t_44
T_20_11_lc_trk_g2_4
T_20_11_wire_logic_cluster/lc_5/s_r

End 

Net : r_SM_Main_2_N_180_1
T_23_12_wire_logic_cluster/lc_6/out
T_22_12_sp12_h_l_0
T_21_12_lc_trk_g1_0
T_21_12_wire_logic_cluster/lc_1/in_0

T_23_12_wire_logic_cluster/lc_6/out
T_23_12_sp4_h_l_1
T_19_12_sp4_h_l_4
T_19_12_lc_trk_g1_1
T_19_12_wire_logic_cluster/lc_4/in_0

T_23_12_wire_logic_cluster/lc_6/out
T_23_12_sp4_h_l_1
T_19_12_sp4_h_l_4
T_19_12_lc_trk_g1_1
T_19_12_wire_logic_cluster/lc_0/in_0

T_23_12_wire_logic_cluster/lc_6/out
T_23_11_sp4_v_t_44
T_20_11_sp4_h_l_9
T_20_11_lc_trk_g0_4
T_20_11_wire_logic_cluster/lc_7/in_1

T_23_12_wire_logic_cluster/lc_6/out
T_23_11_sp4_v_t_44
T_20_11_sp4_h_l_9
T_20_11_lc_trk_g0_4
T_20_11_wire_logic_cluster/lc_0/in_0

T_23_12_wire_logic_cluster/lc_6/out
T_23_11_sp4_v_t_44
T_20_11_sp4_h_l_9
T_19_11_lc_trk_g1_1
T_19_11_wire_logic_cluster/lc_5/in_1

T_23_12_wire_logic_cluster/lc_6/out
T_23_11_sp4_v_t_44
T_20_11_sp4_h_l_9
T_19_11_lc_trk_g0_1
T_19_11_wire_logic_cluster/lc_6/in_1

End 

Net : r_SM_Main_2_N_183_0
T_19_13_wire_logic_cluster/lc_3/out
T_19_13_lc_trk_g0_3
T_19_13_wire_logic_cluster/lc_3/in_0

T_19_13_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g0_3
T_19_12_wire_logic_cluster/lc_2/in_1

T_19_13_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g0_3
T_19_12_wire_logic_cluster/lc_4/in_1

T_19_13_wire_logic_cluster/lc_3/out
T_19_10_sp4_v_t_46
T_19_11_lc_trk_g3_6
T_19_11_wire_logic_cluster/lc_5/in_0

End 

Net : r_Tx_Data_0
T_18_12_wire_logic_cluster/lc_6/out
T_18_12_lc_trk_g3_6
T_18_12_wire_logic_cluster/lc_6/in_1

T_18_12_wire_logic_cluster/lc_6/out
T_17_12_lc_trk_g3_6
T_17_12_wire_logic_cluster/lc_0/in_3

End 

Net : r_Tx_Data_1
T_16_12_wire_logic_cluster/lc_0/out
T_16_12_lc_trk_g1_0
T_16_12_wire_logic_cluster/lc_0/in_3

T_16_12_wire_logic_cluster/lc_0/out
T_17_12_lc_trk_g1_0
T_17_12_wire_logic_cluster/lc_0/in_1

End 

Net : r_Tx_Data_2
T_15_12_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g3_3
T_15_12_wire_logic_cluster/lc_1/in_3

T_15_12_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g3_3
T_15_12_wire_logic_cluster/lc_3/in_1

End 

Net : r_Tx_Data_3
T_14_12_wire_logic_cluster/lc_3/out
T_14_12_lc_trk_g3_3
T_14_12_wire_logic_cluster/lc_3/in_1

T_14_12_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g1_3
T_15_12_wire_logic_cluster/lc_1/in_1

End 

Net : r_Tx_Data_4
T_14_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g3_1
T_14_16_wire_logic_cluster/lc_1/in_1

T_14_16_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g1_1
T_14_15_wire_logic_cluster/lc_7/in_3

End 

Net : r_Tx_Data_5
T_12_15_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_1/in_1

T_12_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_7
T_14_15_lc_trk_g2_2
T_14_15_wire_logic_cluster/lc_7/in_1

End 

Net : r_Tx_Data_6
T_14_17_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g2_6
T_14_17_wire_logic_cluster/lc_7/in_1

T_14_17_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g2_6
T_14_17_wire_logic_cluster/lc_6/in_0

End 

Net : r_Tx_Data_7
T_14_16_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g2_5
T_14_16_wire_logic_cluster/lc_5/in_0

T_14_16_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g0_5
T_14_17_wire_logic_cluster/lc_7/in_0

End 

Net : rd_addr_p1_w_1
T_16_14_wire_logic_cluster/lc_7/out
T_16_14_lc_trk_g1_7
T_16_14_wire_logic_cluster/lc_1/in_3

T_16_14_wire_logic_cluster/lc_7/out
T_15_14_lc_trk_g2_7
T_15_14_wire_logic_cluster/lc_3/in_0

End 

Net : rd_addr_p1_w_2
T_16_14_wire_logic_cluster/lc_0/out
T_16_14_lc_trk_g1_0
T_16_14_wire_logic_cluster/lc_3/in_0

End 

Net : rd_addr_p1_w_2_cascade_
T_16_14_wire_logic_cluster/lc_0/ltout
T_16_14_wire_logic_cluster/lc_1/in_2

End 

Net : rd_addr_r_0
T_21_14_wire_logic_cluster/lc_1/out
T_21_14_lc_trk_g0_1
T_21_14_input_2_1
T_21_14_wire_logic_cluster/lc_1/in_2

T_21_14_wire_logic_cluster/lc_1/out
T_20_14_sp4_h_l_10
T_19_10_sp4_v_t_38
T_18_13_lc_trk_g2_6
T_18_13_wire_logic_cluster/lc_2/in_0

T_21_14_wire_logic_cluster/lc_1/out
T_20_14_sp4_h_l_10
T_19_10_sp4_v_t_38
T_18_13_lc_trk_g2_6
T_18_13_input_2_0
T_18_13_wire_logic_cluster/lc_0/in_2

T_21_14_wire_logic_cluster/lc_1/out
T_17_14_sp12_h_l_1
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_7/in_3

T_21_14_wire_logic_cluster/lc_1/out
T_17_14_sp12_h_l_1
T_16_14_lc_trk_g1_1
T_16_14_input_2_0
T_16_14_wire_logic_cluster/lc_0/in_2

T_21_14_wire_logic_cluster/lc_1/out
T_17_14_sp12_h_l_1
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_4/in_0

T_21_14_wire_logic_cluster/lc_1/out
T_21_3_sp12_v_t_22
T_10_15_sp12_h_l_1
T_17_15_lc_trk_g0_1
T_17_15_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_1/out
T_21_3_sp12_v_t_22
T_10_15_sp12_h_l_1
T_17_15_lc_trk_g1_1
T_17_15_input_2_0
T_17_15_wire_logic_cluster/lc_0/in_2

T_21_14_wire_logic_cluster/lc_1/out
T_17_14_sp12_h_l_1
T_19_14_sp4_h_l_2
T_18_10_sp4_v_t_42
T_17_13_lc_trk_g3_2
T_17_13_input_2_7
T_17_13_wire_logic_cluster/lc_7/in_2

T_21_14_wire_logic_cluster/lc_1/out
T_17_14_sp12_h_l_1
T_19_14_sp4_h_l_2
T_15_14_sp4_h_l_5
T_15_14_lc_trk_g0_0
T_15_14_input_2_2
T_15_14_wire_logic_cluster/lc_2/in_2

T_21_14_wire_logic_cluster/lc_1/out
T_17_14_sp12_h_l_1
T_19_14_sp4_h_l_2
T_15_14_sp4_h_l_5
T_15_14_lc_trk_g0_0
T_15_14_wire_logic_cluster/lc_5/in_1

T_21_14_wire_logic_cluster/lc_1/out
T_21_3_sp12_v_t_22
T_10_15_sp12_h_l_1
T_16_15_lc_trk_g0_6
T_16_15_wire_logic_cluster/lc_7/in_3

T_21_14_wire_logic_cluster/lc_1/out
T_21_3_sp12_v_t_22
T_10_15_sp12_h_l_1
T_15_15_lc_trk_g0_5
T_15_15_wire_logic_cluster/lc_6/in_3

T_21_14_wire_logic_cluster/lc_1/out
T_20_14_sp4_h_l_10
T_16_14_sp4_h_l_10
T_15_10_sp4_v_t_47
T_15_13_lc_trk_g0_7
T_15_13_wire_logic_cluster/lc_6/in_3

End 

Net : rd_addr_r_1
T_15_14_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g1_3
T_15_14_wire_logic_cluster/lc_5/in_3

T_15_14_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_43
T_16_14_sp4_h_l_0
T_15_14_lc_trk_g1_0
T_15_14_input_2_3
T_15_14_wire_logic_cluster/lc_3/in_2

T_15_14_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g0_3
T_16_14_wire_logic_cluster/lc_5/in_0

T_15_14_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g0_3
T_16_14_wire_logic_cluster/lc_7/in_0

T_15_14_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g0_3
T_16_14_wire_logic_cluster/lc_0/in_3

T_15_14_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g1_3
T_15_15_wire_logic_cluster/lc_7/in_3

T_15_14_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g1_3
T_15_15_wire_logic_cluster/lc_6/in_0

T_15_14_wire_logic_cluster/lc_3/out
T_15_13_lc_trk_g0_3
T_15_13_wire_logic_cluster/lc_6/in_1

T_15_14_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_43
T_16_14_sp4_h_l_0
T_17_14_lc_trk_g3_0
T_17_14_wire_logic_cluster/lc_4/in_3

T_15_14_wire_logic_cluster/lc_3/out
T_16_13_lc_trk_g3_3
T_16_13_wire_logic_cluster/lc_1/in_3

T_15_14_wire_logic_cluster/lc_3/out
T_16_13_lc_trk_g3_3
T_16_13_wire_logic_cluster/lc_2/in_0

T_15_14_wire_logic_cluster/lc_3/out
T_16_13_lc_trk_g3_3
T_16_13_input_2_4
T_16_13_wire_logic_cluster/lc_4/in_2

T_15_14_wire_logic_cluster/lc_3/out
T_16_13_lc_trk_g3_3
T_16_13_wire_logic_cluster/lc_6/in_0

T_15_14_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g3_3
T_14_13_wire_logic_cluster/lc_0/in_0

T_15_14_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g3_3
T_16_15_wire_logic_cluster/lc_7/in_1

T_15_14_wire_logic_cluster/lc_3/out
T_15_11_sp4_v_t_46
T_16_15_sp4_h_l_11
T_17_15_lc_trk_g2_3
T_17_15_input_2_1
T_17_15_wire_logic_cluster/lc_1/in_2

T_15_14_wire_logic_cluster/lc_3/out
T_15_11_sp4_v_t_46
T_16_15_sp4_h_l_11
T_17_15_lc_trk_g2_3
T_17_15_wire_logic_cluster/lc_0/in_1

T_15_14_wire_logic_cluster/lc_3/out
T_15_14_sp4_h_l_11
T_18_10_sp4_v_t_46
T_17_13_lc_trk_g3_6
T_17_13_wire_logic_cluster/lc_7/in_0

T_15_14_wire_logic_cluster/lc_3/out
T_15_14_sp4_h_l_11
T_18_14_sp4_v_t_46
T_17_16_lc_trk_g2_3
T_17_16_wire_logic_cluster/lc_4/in_3

T_15_14_wire_logic_cluster/lc_3/out
T_15_14_sp4_h_l_11
T_18_14_sp4_v_t_46
T_17_16_lc_trk_g2_3
T_17_16_input_2_3
T_17_16_wire_logic_cluster/lc_3/in_2

T_15_14_wire_logic_cluster/lc_3/out
T_15_14_sp4_h_l_11
T_18_10_sp4_v_t_40
T_18_13_lc_trk_g1_0
T_18_13_wire_logic_cluster/lc_2/in_3

T_15_14_wire_logic_cluster/lc_3/out
T_15_14_sp4_h_l_11
T_18_10_sp4_v_t_40
T_18_13_lc_trk_g1_0
T_18_13_wire_logic_cluster/lc_0/in_3

End 

Net : reset_all_w
T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_12_15_lc_trk_g3_0
T_12_15_wire_logic_cluster/lc_0/in_1

T_10_15_wire_logic_cluster/lc_0/out
T_7_15_sp12_h_l_0
T_14_15_lc_trk_g0_0
T_14_15_wire_logic_cluster/lc_1/in_1

T_10_15_wire_logic_cluster/lc_0/out
T_7_15_sp12_h_l_0
T_14_15_lc_trk_g0_0
T_14_15_wire_logic_cluster/lc_6/in_0

T_10_15_wire_logic_cluster/lc_0/out
T_9_15_sp4_h_l_8
T_8_15_sp4_v_t_45
T_7_16_lc_trk_g3_5
T_7_16_wire_logic_cluster/lc_1/in_3

T_10_15_wire_logic_cluster/lc_0/out
T_11_15_sp4_h_l_0
T_14_11_sp4_v_t_43
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_7/in_1

T_10_15_wire_logic_cluster/lc_0/out
T_11_15_sp4_h_l_0
T_14_15_sp4_v_t_40
T_14_16_lc_trk_g3_0
T_14_16_wire_logic_cluster/lc_4/in_1

T_10_15_wire_logic_cluster/lc_0/out
T_11_15_sp4_h_l_0
T_14_15_sp4_v_t_40
T_14_16_lc_trk_g3_0
T_14_16_wire_logic_cluster/lc_3/in_0

T_10_15_wire_logic_cluster/lc_0/out
T_11_15_sp4_h_l_0
T_14_11_sp4_v_t_43
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_0/in_0

T_10_15_wire_logic_cluster/lc_0/out
T_9_15_sp4_h_l_8
T_13_15_sp4_h_l_8
T_16_11_sp4_v_t_45
T_15_14_lc_trk_g3_5
T_15_14_wire_logic_cluster/lc_7/in_1

T_10_15_wire_logic_cluster/lc_0/out
T_9_15_sp4_h_l_8
T_13_15_sp4_h_l_8
T_16_11_sp4_v_t_45
T_15_14_lc_trk_g3_5
T_15_14_wire_logic_cluster/lc_1/in_1

T_10_15_wire_logic_cluster/lc_0/out
T_9_15_sp4_h_l_8
T_13_15_sp4_h_l_8
T_16_11_sp4_v_t_45
T_15_14_lc_trk_g3_5
T_15_14_wire_logic_cluster/lc_3/in_3

T_10_15_wire_logic_cluster/lc_0/out
T_9_15_sp4_h_l_8
T_13_15_sp4_h_l_8
T_16_11_sp4_v_t_45
T_16_14_lc_trk_g1_5
T_16_14_wire_logic_cluster/lc_3/in_3

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_17_11_sp4_v_t_40
T_17_14_lc_trk_g0_0
T_17_14_wire_logic_cluster/lc_1/in_1

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_17_11_sp4_v_t_40
T_17_14_lc_trk_g0_0
T_17_14_wire_logic_cluster/lc_7/in_1

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_17_11_sp4_v_t_40
T_17_14_lc_trk_g0_0
T_17_14_wire_logic_cluster/lc_3/in_1

T_10_15_wire_logic_cluster/lc_0/out
T_9_15_sp4_h_l_8
T_13_15_sp4_h_l_8
T_16_11_sp4_v_t_45
T_16_12_lc_trk_g3_5
T_16_12_wire_logic_cluster/lc_1/in_1

T_10_15_wire_logic_cluster/lc_0/out
T_9_15_sp4_h_l_8
T_13_15_sp4_h_l_8
T_16_11_sp4_v_t_45
T_16_12_lc_trk_g3_5
T_16_12_wire_logic_cluster/lc_3/in_1

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_8
T_20_15_lc_trk_g3_5
T_20_15_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_8
T_20_15_lc_trk_g3_5
T_20_15_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_8
T_20_15_lc_trk_g3_5
T_20_15_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_8
T_20_15_lc_trk_g3_5
T_20_15_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_8
T_22_15_sp4_h_l_4
T_21_15_lc_trk_g0_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_8
T_22_15_sp4_h_l_4
T_21_15_lc_trk_g0_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_8
T_22_15_sp4_h_l_4
T_21_15_lc_trk_g0_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_8
T_21_15_sp4_v_t_45
T_20_16_lc_trk_g3_5
T_20_16_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_8
T_21_15_sp4_v_t_45
T_20_16_lc_trk_g3_5
T_20_16_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_8
T_21_15_sp4_v_t_45
T_20_16_lc_trk_g3_5
T_20_16_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_8
T_21_15_sp4_v_t_45
T_20_16_lc_trk_g3_5
T_20_16_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_8
T_21_15_sp4_v_t_45
T_20_16_lc_trk_g3_5
T_20_16_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_8
T_21_15_sp4_v_t_45
T_20_16_lc_trk_g3_5
T_20_16_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_8
T_21_15_sp4_v_t_45
T_20_16_lc_trk_g3_5
T_20_16_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_8
T_21_11_sp4_v_t_45
T_21_14_lc_trk_g1_5
T_21_14_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_8
T_21_11_sp4_v_t_45
T_21_14_lc_trk_g1_5
T_21_14_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_8
T_21_15_sp4_v_t_45
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_8
T_21_15_sp4_v_t_45
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_8
T_21_15_sp4_v_t_45
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_8
T_21_15_sp4_v_t_45
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_8
T_21_15_sp4_v_t_45
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_8
T_21_11_sp4_v_t_45
T_21_14_lc_trk_g1_5
T_21_14_wire_logic_cluster/lc_1/in_1

T_10_15_wire_logic_cluster/lc_0/out
T_10_15_sp4_h_l_5
T_14_15_sp4_h_l_5
T_18_15_sp4_h_l_8
T_21_11_sp4_v_t_45
T_21_14_lc_trk_g1_5
T_21_14_wire_logic_cluster/lc_0/in_0

T_10_15_wire_logic_cluster/lc_0/out
T_11_15_sp4_h_l_0
T_15_15_sp4_h_l_8
T_19_15_sp4_h_l_8
T_22_11_sp4_v_t_45
T_22_12_lc_trk_g3_5
T_22_12_wire_logic_cluster/lc_5/s_r

End 

Net : reset_all_w_N_61
T_10_16_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g2_1
T_10_16_wire_logic_cluster/lc_4/in_3

T_10_16_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g2_1
T_10_16_wire_logic_cluster/lc_0/in_3

T_10_16_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g2_1
T_10_16_wire_logic_cluster/lc_6/in_3

End 

Net : reset_all_w_N_61_cascade_
T_10_16_wire_logic_cluster/lc_1/ltout
T_10_16_wire_logic_cluster/lc_2/in_2

End 

Net : reset_clk_counter_0
T_10_16_wire_logic_cluster/lc_4/out
T_10_16_lc_trk_g1_4
T_10_16_wire_logic_cluster/lc_2/in_3

T_10_16_wire_logic_cluster/lc_4/out
T_10_16_lc_trk_g1_4
T_10_16_wire_logic_cluster/lc_1/in_0

T_10_16_wire_logic_cluster/lc_4/out
T_10_16_lc_trk_g1_4
T_10_16_wire_logic_cluster/lc_4/in_1

T_10_16_wire_logic_cluster/lc_4/out
T_10_16_lc_trk_g1_4
T_10_16_wire_logic_cluster/lc_0/in_1

T_10_16_wire_logic_cluster/lc_4/out
T_10_16_lc_trk_g1_4
T_10_16_wire_logic_cluster/lc_6/in_1

T_10_16_wire_logic_cluster/lc_4/out
T_10_15_lc_trk_g1_4
T_10_15_wire_logic_cluster/lc_0/in_3

End 

Net : reset_clk_counter_1
T_10_16_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g1_0
T_10_16_input_2_1
T_10_16_wire_logic_cluster/lc_1/in_2

T_10_16_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g0_0
T_10_16_wire_logic_cluster/lc_0/in_0

T_10_16_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g0_0
T_10_16_input_2_6
T_10_16_wire_logic_cluster/lc_6/in_2

T_10_16_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g1_0
T_10_16_wire_logic_cluster/lc_3/in_0

T_10_16_wire_logic_cluster/lc_0/out
T_10_15_lc_trk_g1_0
T_10_15_wire_logic_cluster/lc_0/in_1

End 

Net : reset_clk_counter_2
T_10_16_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g2_6
T_10_16_wire_logic_cluster/lc_1/in_3

T_10_16_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g2_6
T_10_16_wire_logic_cluster/lc_6/in_0

T_10_16_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g2_6
T_10_16_wire_logic_cluster/lc_3/in_3

T_10_16_wire_logic_cluster/lc_6/out
T_10_15_lc_trk_g0_6
T_10_15_input_2_0
T_10_15_wire_logic_cluster/lc_0/in_2

End 

Net : reset_clk_counter_3
T_10_16_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_1/in_1

T_10_16_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_3/in_1

T_10_16_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g1_3
T_10_15_wire_logic_cluster/lc_0/in_0

End 

Net : CONSTANT_ONE_NET
T_17_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_40
T_18_16_sp4_h_l_10
T_22_16_sp4_h_l_6
T_23_16_lc_trk_g3_6
T_23_16_input_2_1
T_23_16_wire_logic_cluster/lc_1/in_2

T_17_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_40
T_18_16_sp4_h_l_10
T_22_16_sp4_h_l_6
T_23_16_lc_trk_g2_6
T_23_16_input_2_2
T_23_16_wire_logic_cluster/lc_2/in_2

T_17_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_40
T_18_16_sp4_h_l_10
T_22_16_sp4_h_l_6
T_23_16_lc_trk_g3_6
T_23_16_input_2_3
T_23_16_wire_logic_cluster/lc_3/in_2

T_17_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_40
T_18_16_sp4_h_l_10
T_22_16_sp4_h_l_6
T_23_16_lc_trk_g2_6
T_23_16_input_2_4
T_23_16_wire_logic_cluster/lc_4/in_2

T_17_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_40
T_18_16_sp4_h_l_10
T_22_16_sp4_h_l_6
T_23_16_lc_trk_g3_6
T_23_16_wire_logic_cluster/lc_5/in_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_17_33_lc_trk_g0_0
T_17_33_wire_io_cluster/io_0/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_17_25_sp4_v_t_41
T_17_29_sp4_v_t_42
T_13_33_span4_horz_r_1
T_16_33_lc_trk_g0_5
T_16_33_wire_io_cluster/io_1/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_17_7_sp4_v_t_47
T_17_3_sp4_v_t_47
T_17_0_span4_vert_25
T_17_0_span4_horz_r_0
T_20_0_lc_trk_g1_4
T_16_0_wire_pll/RESET

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_17_25_sp4_v_t_41
T_17_29_sp4_v_t_42
T_17_33_span4_horz_r_1
T_19_33_lc_trk_g0_1
T_19_33_wire_io_cluster/io_1/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_17_25_sp4_v_t_41
T_17_29_sp4_v_t_42
T_17_33_span4_horz_r_1
T_20_33_lc_trk_g1_5
T_20_33_wire_io_cluster/io_0/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_17_25_sp4_v_t_41
T_17_29_sp4_v_t_42
T_17_33_span4_horz_r_1
T_20_33_lc_trk_g0_5
T_20_33_wire_io_cluster/io_1/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_40
T_18_16_sp4_h_l_10
T_22_16_sp4_h_l_6
T_25_16_sp4_v_t_43
T_26_20_sp4_h_l_0
T_30_20_sp4_h_l_0
T_33_20_lc_trk_g0_5
T_33_20_wire_io_cluster/io_1/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_18_21_sp12_h_l_0
T_30_21_sp12_h_l_0
T_33_21_lc_trk_g1_7
T_33_21_wire_io_cluster/io_0/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_18_21_sp12_h_l_0
T_30_21_sp12_h_l_0
T_33_21_lc_trk_g0_7
T_33_21_wire_io_cluster/io_1/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_17_25_sp4_v_t_41
T_17_29_sp4_v_t_42
T_13_33_span4_horz_r_1
T_9_33_span4_horz_r_1
T_11_33_lc_trk_g0_1
T_11_33_wire_io_cluster/io_1/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_40
T_18_16_sp4_h_l_10
T_22_16_sp4_h_l_6
T_25_16_sp4_v_t_43
T_26_20_sp4_h_l_0
T_30_20_sp4_h_l_0
T_33_20_span4_vert_t_14
T_33_23_lc_trk_g1_6
T_33_23_wire_io_cluster/io_1/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_17_25_sp4_v_t_41
T_17_29_sp4_v_t_42
T_17_33_span4_horz_r_1
T_21_33_span4_horz_r_1
T_25_29_sp4_v_t_42
T_25_33_lc_trk_g1_7
T_25_33_wire_io_cluster/io_0/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_17_25_sp4_v_t_41
T_17_29_sp4_v_t_42
T_17_33_span4_horz_r_1
T_21_33_span4_horz_r_1
T_25_29_sp4_v_t_42
T_25_33_span4_horz_r_1
T_26_33_lc_trk_g1_5
T_26_33_wire_io_cluster/io_0/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_17_25_sp4_v_t_41
T_17_29_sp4_v_t_42
T_17_33_span4_horz_r_1
T_21_33_span4_horz_r_1
T_25_29_sp4_v_t_42
T_25_33_span4_horz_r_1
T_26_33_lc_trk_g0_5
T_26_33_wire_io_cluster/io_1/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_17_25_sp4_v_t_41
T_17_29_sp4_v_t_42
T_13_33_span4_horz_r_1
T_9_33_span4_horz_r_1
T_5_33_span4_horz_r_1
T_8_33_lc_trk_g1_5
T_8_33_wire_io_cluster/io_0/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_17_25_sp4_v_t_41
T_17_29_sp4_v_t_42
T_13_33_span4_horz_r_1
T_9_33_span4_horz_r_1
T_5_33_span4_horz_r_1
T_8_33_lc_trk_g0_5
T_8_33_wire_io_cluster/io_1/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_17_25_sp4_v_t_41
T_17_29_sp4_v_t_42
T_17_33_span4_horz_r_1
T_21_33_span4_horz_r_1
T_25_29_sp4_v_t_42
T_25_33_span4_horz_r_1
T_27_33_lc_trk_g1_1
T_27_33_wire_io_cluster/io_0/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_40
T_18_16_sp4_h_l_10
T_22_16_sp4_h_l_6
T_25_16_sp4_v_t_43
T_26_20_sp4_h_l_0
T_30_20_sp4_h_l_0
T_33_20_span4_vert_t_14
T_33_24_span4_vert_t_14
T_33_27_lc_trk_g1_6
T_33_27_wire_io_cluster/io_1/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_17_25_sp4_v_t_41
T_17_29_sp4_v_t_42
T_13_33_span4_horz_r_1
T_9_33_span4_horz_r_1
T_5_33_span4_horz_r_1
T_7_33_lc_trk_g1_1
T_7_33_wire_io_cluster/io_0/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_17_25_sp4_v_t_41
T_17_29_sp4_v_t_42
T_13_33_span4_horz_r_1
T_9_33_span4_horz_r_1
T_5_33_span4_horz_r_1
T_7_33_lc_trk_g0_1
T_7_33_wire_io_cluster/io_1/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_17_25_sp4_v_t_41
T_17_29_sp4_v_t_42
T_17_33_span4_horz_r_1
T_21_33_span4_horz_r_1
T_25_29_sp4_v_t_42
T_25_33_span4_horz_r_1
T_28_33_lc_trk_g0_5
T_28_33_wire_io_cluster/io_1/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_40
T_18_16_sp4_h_l_10
T_22_16_sp4_h_l_6
T_25_16_sp4_v_t_43
T_26_20_sp4_h_l_0
T_30_20_sp4_h_l_0
T_33_20_span4_vert_t_14
T_33_24_span4_vert_t_14
T_33_28_lc_trk_g0_2
T_33_28_wire_io_cluster/io_0/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_17_25_sp4_v_t_41
T_17_29_sp4_v_t_42
T_13_33_span4_horz_r_1
T_9_33_span4_horz_r_1
T_5_33_span4_horz_r_1
T_6_33_lc_trk_g0_5
T_6_33_wire_io_cluster/io_1/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_18_21_sp12_h_l_0
T_29_21_sp12_v_t_23
T_29_33_lc_trk_g0_0
T_29_33_wire_io_cluster/io_0/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_18_21_sp12_h_l_0
T_29_21_sp12_v_t_23
T_29_33_lc_trk_g1_0
T_29_33_wire_io_cluster/io_1/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_18_17_sp12_h_l_0
T_29_17_sp12_v_t_23
T_30_29_sp12_h_l_0
T_33_29_lc_trk_g0_7
T_33_29_wire_io_cluster/io_1/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_17_25_sp4_v_t_41
T_17_29_sp4_v_t_42
T_17_33_span4_horz_r_1
T_21_33_span4_horz_r_1
T_25_29_sp4_v_t_42
T_25_33_span4_horz_r_1
T_29_33_span4_horz_r_1
T_30_33_lc_trk_g1_5
T_30_33_wire_io_cluster/io_0/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_17_25_sp4_v_t_41
T_17_29_sp4_v_t_42
T_17_33_span4_horz_r_1
T_21_33_span4_horz_r_1
T_25_29_sp4_v_t_42
T_25_33_span4_horz_r_1
T_29_33_span4_horz_r_1
T_30_33_lc_trk_g0_5
T_30_33_wire_io_cluster/io_1/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_40
T_18_16_sp4_h_l_10
T_22_16_sp4_h_l_6
T_25_16_sp4_v_t_43
T_26_20_sp4_h_l_0
T_30_20_sp4_h_l_0
T_33_20_span4_vert_t_14
T_33_24_span4_vert_t_14
T_33_28_span4_vert_t_14
T_33_30_lc_trk_g0_2
T_33_30_wire_io_cluster/io_0/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_40
T_18_16_sp4_h_l_10
T_22_16_sp4_h_l_6
T_25_16_sp4_v_t_43
T_26_20_sp4_h_l_0
T_30_20_sp4_h_l_0
T_33_20_span4_vert_t_14
T_33_24_span4_vert_t_14
T_33_28_span4_vert_t_14
T_33_30_lc_trk_g1_2
T_33_30_wire_io_cluster/io_1/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_17_25_sp4_v_t_41
T_17_29_sp4_v_t_42
T_17_33_span4_horz_r_1
T_21_33_span4_horz_r_1
T_25_29_sp4_v_t_42
T_25_33_span4_horz_r_1
T_29_33_span4_horz_r_1
T_31_33_lc_trk_g1_1
T_31_33_wire_io_cluster/io_0/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_9_sp12_v_t_23
T_17_21_sp12_v_t_23
T_17_25_sp4_v_t_41
T_17_29_sp4_v_t_42
T_17_33_span4_horz_r_1
T_21_33_span4_horz_r_1
T_25_29_sp4_v_t_42
T_25_33_span4_horz_r_1
T_29_33_span4_horz_r_1
T_31_33_lc_trk_g0_1
T_31_33_wire_io_cluster/io_1/D_OUT_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_40
T_18_16_sp4_h_l_10
T_22_16_sp4_h_l_6
T_25_16_sp4_v_t_43
T_26_20_sp4_h_l_0
T_30_20_sp4_h_l_0
T_33_20_span4_vert_t_14
T_33_24_span4_vert_t_14
T_33_28_span4_vert_t_14
T_33_31_lc_trk_g0_6
T_33_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : spi0.n10_cascade_
T_23_15_wire_logic_cluster/lc_0/ltout
T_23_15_wire_logic_cluster/lc_1/in_2

End 

Net : spi0.n1931
T_23_15_wire_logic_cluster/lc_1/out
T_24_15_sp4_h_l_2
T_23_15_sp4_v_t_45
T_23_16_lc_trk_g3_5
T_23_16_wire_logic_cluster/lc_5/s_r

T_23_15_wire_logic_cluster/lc_1/out
T_24_15_sp4_h_l_2
T_23_15_sp4_v_t_45
T_23_16_lc_trk_g3_5
T_23_16_wire_logic_cluster/lc_5/s_r

T_23_15_wire_logic_cluster/lc_1/out
T_24_15_sp4_h_l_2
T_23_15_sp4_v_t_45
T_23_16_lc_trk_g3_5
T_23_16_wire_logic_cluster/lc_5/s_r

T_23_15_wire_logic_cluster/lc_1/out
T_24_15_sp4_h_l_2
T_23_15_sp4_v_t_45
T_23_16_lc_trk_g3_5
T_23_16_wire_logic_cluster/lc_5/s_r

T_23_15_wire_logic_cluster/lc_1/out
T_24_15_sp4_h_l_2
T_23_15_sp4_v_t_45
T_23_16_lc_trk_g3_5
T_23_16_wire_logic_cluster/lc_5/s_r

T_23_15_wire_logic_cluster/lc_1/out
T_24_15_sp4_h_l_2
T_23_15_sp4_v_t_45
T_23_16_lc_trk_g3_5
T_23_16_wire_logic_cluster/lc_5/s_r

End 

Net : spi0.n1931_cascade_
T_23_15_wire_logic_cluster/lc_1/ltout
T_23_15_wire_logic_cluster/lc_2/in_2

End 

Net : spi0.n3055
Net : spi0.n3056
Net : spi0.n3057
Net : spi0.n3058
Net : spi0.n3059
T_23_16_wire_logic_cluster/lc_4/cout
T_23_16_wire_logic_cluster/lc_5/in_3

End 

Net : DEBUG_0_c_24
T_28_17_wire_logic_cluster/lc_0/out
T_28_17_lc_trk_g1_0
T_28_17_wire_logic_cluster/lc_0/in_1

T_28_17_wire_logic_cluster/lc_0/out
T_29_14_sp4_v_t_41
T_29_10_sp4_v_t_37
T_29_6_sp4_v_t_45
T_30_6_sp4_h_l_1
T_33_6_lc_trk_g0_4
T_33_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : DEBUG_1_c
T_22_10_wire_logic_cluster/lc_3/out
T_22_10_lc_trk_g1_3
T_22_10_wire_logic_cluster/lc_3/in_1

T_22_10_wire_logic_cluster/lc_3/out
T_23_10_sp4_h_l_6
T_26_10_sp4_v_t_43
T_26_12_lc_trk_g2_6
T_26_12_wire_logic_cluster/lc_7/in_3

T_22_10_wire_logic_cluster/lc_3/out
T_23_10_sp4_h_l_6
T_26_10_sp4_v_t_43
T_26_12_lc_trk_g2_6
T_26_12_wire_logic_cluster/lc_5/in_3

T_22_10_wire_logic_cluster/lc_3/out
T_23_10_sp4_h_l_6
T_27_10_sp4_h_l_6
T_30_6_sp4_v_t_37
T_31_6_sp4_h_l_5
T_33_6_lc_trk_g0_5
T_33_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : DEBUG_2_c
T_26_15_wire_logic_cluster/lc_0/out
T_25_15_sp4_h_l_8
T_24_15_lc_trk_g1_0
T_24_15_input_2_5
T_24_15_wire_logic_cluster/lc_5/in_2

T_26_15_wire_logic_cluster/lc_0/out
T_25_15_sp4_h_l_8
T_24_15_lc_trk_g1_0
T_24_15_wire_logic_cluster/lc_1/in_0

T_26_15_wire_logic_cluster/lc_0/out
T_26_13_sp4_v_t_45
T_27_13_sp4_h_l_1
T_31_13_sp4_h_l_1
T_33_9_span4_vert_t_12
T_33_10_lc_trk_g1_4
T_33_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : DEBUG_5_c_c
T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_29_sp12_v_t_23
T_6_17_sp12_v_t_23
T_7_17_sp12_h_l_0
T_16_17_sp4_h_l_11
T_20_17_sp4_h_l_11
T_23_13_sp4_v_t_46
T_22_14_lc_trk_g3_6
T_22_14_wire_logic_cluster/lc_5/in_0

T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_29_sp12_v_t_23
T_6_17_sp12_v_t_23
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_19_5_sp12_h_l_0
T_31_5_sp12_h_l_0
T_33_5_lc_trk_g0_4
T_33_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : spi0.spi_clk
T_23_15_wire_logic_cluster/lc_2/out
T_23_15_lc_trk_g0_2
T_23_15_wire_logic_cluster/lc_2/in_0

T_23_15_wire_logic_cluster/lc_2/out
T_23_15_sp4_h_l_9
T_22_15_lc_trk_g1_1
T_22_15_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_15_sp4_h_l_9
T_19_15_sp4_h_l_5
T_21_15_lc_trk_g2_0
T_21_15_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_15_sp4_h_l_9
T_19_15_sp4_h_l_5
T_21_15_lc_trk_g2_0
T_21_15_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_15_sp4_h_l_9
T_19_15_sp4_h_l_5
T_21_15_lc_trk_g2_0
T_21_15_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_11_sp4_v_t_41
T_22_14_lc_trk_g3_1
T_22_14_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_11_sp4_v_t_41
T_22_14_lc_trk_g3_1
T_22_14_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_11_sp4_v_t_41
T_22_14_lc_trk_g3_1
T_22_14_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_11_sp4_v_t_41
T_22_14_lc_trk_g3_1
T_22_14_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_21_15_sp4_h_l_1
T_20_15_lc_trk_g1_1
T_20_15_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_21_15_sp4_h_l_1
T_20_15_lc_trk_g1_1
T_20_15_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_21_15_sp4_h_l_1
T_20_15_lc_trk_g1_1
T_20_15_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_21_15_sp4_h_l_1
T_20_15_lc_trk_g1_1
T_20_15_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_11_sp4_v_t_41
T_23_12_lc_trk_g2_1
T_23_12_wire_logic_cluster/lc_3/in_0

T_23_15_wire_logic_cluster/lc_2/out
T_23_12_sp4_v_t_44
T_23_16_sp4_v_t_37
T_20_16_sp4_h_l_0
T_21_16_lc_trk_g2_0
T_21_16_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_12_sp4_v_t_44
T_23_16_sp4_v_t_37
T_20_16_sp4_h_l_0
T_21_16_lc_trk_g2_0
T_21_16_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_12_sp4_v_t_44
T_23_16_sp4_v_t_37
T_20_16_sp4_h_l_0
T_21_16_lc_trk_g2_0
T_21_16_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_12_sp4_v_t_44
T_23_16_sp4_v_t_37
T_20_16_sp4_h_l_0
T_21_16_lc_trk_g2_0
T_21_16_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_12_sp4_v_t_44
T_23_16_sp4_v_t_37
T_20_16_sp4_h_l_0
T_21_16_lc_trk_g2_0
T_21_16_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_15_sp4_h_l_9
T_22_11_sp4_v_t_44
T_22_13_lc_trk_g3_1
T_22_13_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_15_sp4_h_l_9
T_22_11_sp4_v_t_44
T_22_13_lc_trk_g3_1
T_22_13_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_15_sp4_h_l_9
T_22_11_sp4_v_t_44
T_22_13_lc_trk_g3_1
T_22_13_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_15_sp4_h_l_9
T_22_11_sp4_v_t_44
T_22_13_lc_trk_g3_1
T_22_13_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_15_sp4_h_l_9
T_22_11_sp4_v_t_44
T_22_13_lc_trk_g3_1
T_22_13_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_15_sp4_h_l_9
T_22_11_sp4_v_t_44
T_22_13_lc_trk_g3_1
T_22_13_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_15_sp4_h_l_9
T_22_11_sp4_v_t_44
T_22_13_lc_trk_g3_1
T_22_13_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_15_sp4_h_l_9
T_19_15_sp4_h_l_5
T_19_15_lc_trk_g0_0
T_19_15_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_45
T_21_16_sp4_h_l_8
T_20_12_sp4_v_t_45
T_20_14_lc_trk_g2_0
T_20_14_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_45
T_21_16_sp4_h_l_8
T_20_16_lc_trk_g0_0
T_20_16_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_45
T_21_16_sp4_h_l_8
T_20_16_lc_trk_g0_0
T_20_16_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_45
T_21_16_sp4_h_l_8
T_20_16_lc_trk_g0_0
T_20_16_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_45
T_21_16_sp4_h_l_8
T_20_16_lc_trk_g0_0
T_20_16_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_45
T_21_16_sp4_h_l_8
T_20_16_lc_trk_g0_0
T_20_16_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_45
T_21_16_sp4_h_l_8
T_20_16_lc_trk_g0_0
T_20_16_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_45
T_21_16_sp4_h_l_8
T_20_16_lc_trk_g0_0
T_20_16_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_15_sp4_h_l_9
T_19_15_sp4_h_l_5
T_22_11_sp4_v_t_46
T_21_13_lc_trk_g0_0
T_21_13_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_15_sp4_h_l_9
T_19_15_sp4_h_l_5
T_22_11_sp4_v_t_46
T_21_13_lc_trk_g0_0
T_21_13_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_15_sp4_h_l_9
T_19_15_sp4_h_l_5
T_22_11_sp4_v_t_46
T_21_13_lc_trk_g0_0
T_21_13_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_15_sp4_h_l_9
T_19_15_sp4_h_l_5
T_22_11_sp4_v_t_46
T_21_13_lc_trk_g0_0
T_21_13_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_15_sp4_h_l_9
T_19_15_sp4_h_l_5
T_22_11_sp4_v_t_46
T_21_13_lc_trk_g0_0
T_21_13_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_15_sp4_h_l_9
T_19_15_sp4_h_l_5
T_22_11_sp4_v_t_46
T_21_13_lc_trk_g0_0
T_21_13_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_15_sp4_h_l_9
T_19_15_sp4_h_l_5
T_22_11_sp4_v_t_46
T_21_13_lc_trk_g0_0
T_21_13_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_23_11_sp4_v_t_41
T_22_12_lc_trk_g3_1
T_22_12_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_24_12_sp4_v_t_45
T_21_16_sp4_h_l_8
T_20_12_sp4_v_t_45
T_19_14_lc_trk_g2_0
T_19_14_wire_logic_cluster/lc_3/clk

T_23_15_wire_logic_cluster/lc_2/out
T_21_15_sp4_h_l_1
T_20_11_sp4_v_t_36
T_20_13_lc_trk_g3_1
T_20_13_wire_logic_cluster/lc_3/clk

End 

Net : spi0.spi_clk_counter_0
T_23_16_wire_logic_cluster/lc_0/out
T_23_16_lc_trk_g3_0
T_23_16_wire_logic_cluster/lc_0/in_1

T_23_16_wire_logic_cluster/lc_0/out
T_23_15_lc_trk_g0_0
T_23_15_input_2_0
T_23_15_wire_logic_cluster/lc_0/in_2

End 

Net : spi0.spi_clk_counter_1
T_23_16_wire_logic_cluster/lc_1/out
T_23_16_lc_trk_g1_1
T_23_16_wire_logic_cluster/lc_1/in_1

T_23_16_wire_logic_cluster/lc_1/out
T_23_15_lc_trk_g0_1
T_23_15_wire_logic_cluster/lc_0/in_1

End 

Net : spi0.spi_clk_counter_2
T_23_16_wire_logic_cluster/lc_2/out
T_23_16_lc_trk_g1_2
T_23_16_wire_logic_cluster/lc_2/in_1

T_23_16_wire_logic_cluster/lc_2/out
T_23_15_lc_trk_g1_2
T_23_15_wire_logic_cluster/lc_0/in_3

End 

Net : spi0.spi_clk_counter_3
T_23_16_wire_logic_cluster/lc_3/out
T_23_16_lc_trk_g1_3
T_23_16_wire_logic_cluster/lc_3/in_1

T_23_16_wire_logic_cluster/lc_3/out
T_23_15_lc_trk_g0_3
T_23_15_wire_logic_cluster/lc_1/in_0

End 

Net : spi0.spi_clk_counter_4
T_23_16_wire_logic_cluster/lc_4/out
T_23_16_lc_trk_g3_4
T_23_16_wire_logic_cluster/lc_4/in_1

T_23_16_wire_logic_cluster/lc_4/out
T_23_15_lc_trk_g0_4
T_23_15_wire_logic_cluster/lc_1/in_3

End 

Net : spi0.spi_clk_counter_5
T_23_16_wire_logic_cluster/lc_5/out
T_23_16_lc_trk_g1_5
T_23_16_wire_logic_cluster/lc_5/in_1

T_23_16_wire_logic_cluster/lc_5/out
T_23_15_lc_trk_g1_5
T_23_15_wire_logic_cluster/lc_0/in_0

End 

Net : DEBUG_6_c
T_23_12_wire_logic_cluster/lc_3/out
T_23_3_sp12_v_t_22
T_24_3_sp12_h_l_1
T_30_3_sp4_h_l_6
T_33_3_span4_vert_t_15
T_33_5_lc_trk_g0_3
T_33_5_wire_io_cluster/io_1/D_OUT_0

T_23_12_wire_logic_cluster/lc_3/out
T_23_3_sp12_v_t_22
T_12_15_sp12_h_l_1
T_11_15_sp12_v_t_22
T_0_27_span12_horz_2
T_4_27_sp4_h_l_4
T_3_27_sp4_v_t_47
T_3_31_sp4_v_t_36
T_3_33_lc_trk_g0_1
T_3_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : DEBUG_8_c
T_19_15_wire_logic_cluster/lc_0/out
T_16_15_sp12_h_l_0
T_27_3_sp12_v_t_23
T_27_1_sp4_v_t_47
T_27_0_span4_vert_1
T_27_0_span4_horz_r_0
T_29_0_lc_trk_g0_0
T_29_0_wire_io_cluster/io_0/D_OUT_0

T_19_15_wire_logic_cluster/lc_0/out
T_16_15_sp12_h_l_0
T_15_15_sp12_v_t_23
T_4_27_sp12_h_l_0
T_5_27_sp4_h_l_3
T_4_27_sp4_v_t_44
T_4_31_sp4_v_t_37
T_4_33_lc_trk_g0_0
T_4_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : DEBUG_9_c
T_22_12_wire_logic_cluster/lc_0/out
T_23_12_lc_trk_g0_0
T_23_12_wire_logic_cluster/lc_3/in_1

T_22_12_wire_logic_cluster/lc_0/out
T_22_12_sp4_h_l_5
T_26_12_sp4_h_l_5
T_29_8_sp4_v_t_40
T_29_4_sp4_v_t_36
T_29_0_span4_vert_41
T_29_0_lc_trk_g0_1
T_29_0_wire_io_cluster/io_1/D_OUT_0

T_22_12_wire_logic_cluster/lc_0/out
T_22_8_sp12_v_t_23
T_22_20_sp12_v_t_23
T_11_32_sp12_h_l_0
T_10_32_sp4_h_l_1
T_6_32_sp4_h_l_4
T_5_32_sp4_v_t_47
T_5_33_lc_trk_g1_7
T_5_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : spi_busy
T_21_13_wire_logic_cluster/lc_7/out
T_20_13_sp4_h_l_6
T_19_13_lc_trk_g1_6
T_19_13_wire_logic_cluster/lc_0/in_1

T_21_13_wire_logic_cluster/lc_7/out
T_20_13_sp4_h_l_6
T_19_13_lc_trk_g1_6
T_19_13_wire_logic_cluster/lc_6/in_3

End 

Net : spi_busy_falling_edge
T_19_13_wire_logic_cluster/lc_0/out
T_18_14_lc_trk_g0_0
T_18_14_wire_logic_cluster/lc_3/in_1

End 

Net : spi_busy_prev
T_19_13_wire_logic_cluster/lc_6/out
T_19_13_lc_trk_g3_6
T_19_13_wire_logic_cluster/lc_0/in_3

End 

Net : start_transfer_edge
T_24_15_wire_logic_cluster/lc_5/out
T_24_15_lc_trk_g3_5
T_24_15_wire_logic_cluster/lc_5/in_1

T_24_15_wire_logic_cluster/lc_5/out
T_22_15_sp4_h_l_7
T_21_15_lc_trk_g1_7
T_21_15_wire_logic_cluster/lc_4/in_0

End 

Net : start_transfer_prev
T_24_15_wire_logic_cluster/lc_1/out
T_24_15_lc_trk_g0_1
T_24_15_wire_logic_cluster/lc_5/in_0

End 

Net : tx_addr_byte_0
T_19_13_wire_logic_cluster/lc_1/out
T_19_13_lc_trk_g2_1
T_19_13_wire_logic_cluster/lc_1/in_0

T_19_13_wire_logic_cluster/lc_1/out
T_20_14_lc_trk_g2_1
T_20_14_input_2_7
T_20_14_wire_logic_cluster/lc_7/in_2

End 

Net : tx_addr_byte_1
T_22_16_wire_logic_cluster/lc_3/out
T_22_16_lc_trk_g1_3
T_22_16_wire_logic_cluster/lc_3/in_3

T_22_16_wire_logic_cluster/lc_3/out
T_22_16_sp4_h_l_11
T_21_12_sp4_v_t_46
T_20_14_lc_trk_g2_3
T_20_14_wire_logic_cluster/lc_4/in_1

End 

Net : tx_addr_byte_2
T_19_16_wire_logic_cluster/lc_5/out
T_19_16_lc_trk_g1_5
T_19_16_wire_logic_cluster/lc_5/in_3

T_19_16_wire_logic_cluster/lc_5/out
T_20_12_sp4_v_t_46
T_20_14_lc_trk_g3_3
T_20_14_wire_logic_cluster/lc_6/in_0

End 

Net : tx_addr_byte_3
T_20_12_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g0_3
T_20_12_wire_logic_cluster/lc_3/in_0

T_20_12_wire_logic_cluster/lc_3/out
T_20_11_sp4_v_t_38
T_20_14_lc_trk_g1_6
T_20_14_input_2_3
T_20_14_wire_logic_cluster/lc_3/in_2

End 

Net : tx_addr_byte_4
T_19_16_wire_logic_cluster/lc_3/out
T_19_16_lc_trk_g1_3
T_19_16_wire_logic_cluster/lc_3/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_13_sp4_v_t_46
T_19_14_lc_trk_g2_6
T_19_14_input_2_2
T_19_14_wire_logic_cluster/lc_2/in_2

End 

Net : tx_addr_byte_5
T_19_13_wire_logic_cluster/lc_4/out
T_19_13_lc_trk_g1_4
T_19_13_wire_logic_cluster/lc_4/in_3

T_19_13_wire_logic_cluster/lc_4/out
T_19_14_lc_trk_g0_4
T_19_14_wire_logic_cluster/lc_1/in_1

End 

Net : tx_addr_byte_6
T_18_12_wire_logic_cluster/lc_2/out
T_18_12_lc_trk_g0_2
T_18_12_wire_logic_cluster/lc_2/in_0

T_18_12_wire_logic_cluster/lc_2/out
T_18_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_19_14_lc_trk_g1_3
T_19_14_wire_logic_cluster/lc_3/in_1

End 

Net : tx_addr_byte_7
T_18_15_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g3_6
T_18_15_wire_logic_cluster/lc_6/in_3

T_18_15_wire_logic_cluster/lc_6/out
T_19_15_lc_trk_g0_6
T_19_15_input_2_0
T_19_15_wire_logic_cluster/lc_0/in_2

End 

Net : tx_data_byte_0
T_19_12_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g1_6
T_19_12_wire_logic_cluster/lc_6/in_3

T_19_12_wire_logic_cluster/lc_6/out
T_19_13_lc_trk_g0_6
T_19_13_wire_logic_cluster/lc_1/in_3

T_19_12_wire_logic_cluster/lc_6/out
T_20_13_lc_trk_g2_6
T_20_13_wire_logic_cluster/lc_0/in_0

End 

Net : tx_data_byte_1
T_22_11_wire_logic_cluster/lc_3/out
T_22_11_lc_trk_g1_3
T_22_11_wire_logic_cluster/lc_3/in_1

T_22_11_wire_logic_cluster/lc_3/out
T_22_10_sp12_v_t_22
T_22_16_lc_trk_g2_5
T_22_16_wire_logic_cluster/lc_3/in_0

T_22_11_wire_logic_cluster/lc_3/out
T_23_10_sp4_v_t_39
T_20_14_sp4_h_l_7
T_20_14_lc_trk_g0_2
T_20_14_input_2_2
T_20_14_wire_logic_cluster/lc_2/in_2

End 

Net : tx_data_byte_2
T_20_12_wire_logic_cluster/lc_6/out
T_20_12_lc_trk_g3_6
T_20_12_wire_logic_cluster/lc_6/in_3

T_20_12_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_44
T_19_14_lc_trk_g3_4
T_19_14_wire_logic_cluster/lc_5/in_0

T_20_12_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_44
T_20_15_sp4_v_t_37
T_19_16_lc_trk_g2_5
T_19_16_wire_logic_cluster/lc_5/in_0

End 

Net : tx_data_byte_3
T_20_12_wire_logic_cluster/lc_2/out
T_20_12_lc_trk_g2_2
T_20_12_wire_logic_cluster/lc_3/in_3

T_20_12_wire_logic_cluster/lc_2/out
T_20_12_lc_trk_g2_2
T_20_12_wire_logic_cluster/lc_2/in_0

T_20_12_wire_logic_cluster/lc_2/out
T_20_10_sp12_v_t_23
T_20_12_sp4_v_t_43
T_19_14_lc_trk_g0_6
T_19_14_input_2_4
T_19_14_wire_logic_cluster/lc_4/in_2

End 

Net : tx_data_byte_4
T_18_11_wire_logic_cluster/lc_1/out
T_18_11_lc_trk_g3_1
T_18_11_wire_logic_cluster/lc_1/in_3

T_18_11_wire_logic_cluster/lc_1/out
T_17_11_sp4_h_l_10
T_20_11_sp4_v_t_47
T_19_14_lc_trk_g3_7
T_19_14_wire_logic_cluster/lc_7/in_1

T_18_11_wire_logic_cluster/lc_1/out
T_17_11_sp4_h_l_10
T_20_11_sp4_v_t_47
T_20_15_sp4_v_t_47
T_19_16_lc_trk_g3_7
T_19_16_wire_logic_cluster/lc_3/in_1

End 

Net : tx_data_byte_5
T_18_12_wire_logic_cluster/lc_7/out
T_18_12_lc_trk_g1_7
T_18_12_wire_logic_cluster/lc_7/in_1

T_18_12_wire_logic_cluster/lc_7/out
T_19_11_sp4_v_t_47
T_19_13_lc_trk_g3_2
T_19_13_wire_logic_cluster/lc_4/in_1

T_18_12_wire_logic_cluster/lc_7/out
T_19_11_sp4_v_t_47
T_19_14_lc_trk_g1_7
T_19_14_input_2_6
T_19_14_wire_logic_cluster/lc_6/in_2

End 

Net : tx_data_byte_6
T_17_12_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g3_2
T_17_12_wire_logic_cluster/lc_2/in_3

T_17_12_wire_logic_cluster/lc_2/out
T_17_12_sp4_h_l_9
T_18_12_lc_trk_g2_1
T_18_12_wire_logic_cluster/lc_2/in_3

T_17_12_wire_logic_cluster/lc_2/out
T_17_12_sp4_h_l_9
T_21_12_sp4_h_l_0
T_20_12_sp4_v_t_37
T_19_14_lc_trk_g0_0
T_19_14_input_2_0
T_19_14_wire_logic_cluster/lc_0/in_2

End 

Net : tx_data_byte_7
T_21_12_wire_logic_cluster/lc_7/out
T_21_12_lc_trk_g1_7
T_21_12_wire_logic_cluster/lc_7/in_3

T_21_12_wire_logic_cluster/lc_7/out
T_21_11_sp4_v_t_46
T_20_14_lc_trk_g3_6
T_20_14_wire_logic_cluster/lc_1/in_0

T_21_12_wire_logic_cluster/lc_7/out
T_21_11_sp4_v_t_46
T_18_15_sp4_h_l_4
T_18_15_lc_trk_g0_1
T_18_15_wire_logic_cluster/lc_6/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_0
T_17_12_wire_logic_cluster/lc_5/out
T_17_12_lc_trk_g2_5
T_17_12_input_2_5
T_17_12_wire_logic_cluster/lc_5/in_2

T_17_12_wire_logic_cluster/lc_5/out
T_16_13_lc_trk_g1_5
T_16_13_wire_logic_cluster/lc_1/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_1
T_17_13_wire_logic_cluster/lc_0/out
T_18_11_sp4_v_t_44
T_17_13_lc_trk_g2_1
T_17_13_wire_logic_cluster/lc_0/in_3

T_17_13_wire_logic_cluster/lc_0/out
T_16_13_lc_trk_g3_0
T_16_13_wire_logic_cluster/lc_2/in_3

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_2
T_16_15_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g2_5
T_16_15_wire_logic_cluster/lc_5/in_0

T_16_15_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g2_5
T_15_15_wire_logic_cluster/lc_7/in_0

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_3
T_17_15_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g2_5
T_17_15_input_2_5
T_17_15_wire_logic_cluster/lc_5/in_2

T_17_15_wire_logic_cluster/lc_5/out
T_17_16_lc_trk_g1_5
T_17_16_wire_logic_cluster/lc_4/in_0

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_4
T_17_13_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g0_3
T_17_13_input_2_3
T_17_13_wire_logic_cluster/lc_3/in_2

T_17_13_wire_logic_cluster/lc_3/out
T_16_13_lc_trk_g2_3
T_16_13_wire_logic_cluster/lc_4/in_3

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_5
T_17_13_wire_logic_cluster/lc_5/out
T_17_13_lc_trk_g1_5
T_17_13_wire_logic_cluster/lc_5/in_3

T_17_13_wire_logic_cluster/lc_5/out
T_16_13_lc_trk_g2_5
T_16_13_wire_logic_cluster/lc_6/in_3

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_6
T_17_15_wire_logic_cluster/lc_3/out
T_17_15_lc_trk_g0_3
T_17_15_input_2_3
T_17_15_wire_logic_cluster/lc_3/in_2

T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp4_v_t_38
T_17_16_lc_trk_g3_3
T_17_16_wire_logic_cluster/lc_3/in_3

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_0_7
T_15_12_wire_logic_cluster/lc_6/out
T_15_12_lc_trk_g3_6
T_15_12_wire_logic_cluster/lc_6/in_3

T_15_12_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g1_6
T_14_13_wire_logic_cluster/lc_0/in_3

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_1_0
T_18_13_wire_logic_cluster/lc_5/out
T_18_13_lc_trk_g2_5
T_18_13_wire_logic_cluster/lc_5/in_0

T_18_13_wire_logic_cluster/lc_5/out
T_17_13_sp4_h_l_2
T_16_13_lc_trk_g1_2
T_16_13_input_2_1
T_16_13_wire_logic_cluster/lc_1/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_1_1
T_15_13_wire_logic_cluster/lc_3/out
T_15_13_lc_trk_g2_3
T_15_13_input_2_3
T_15_13_wire_logic_cluster/lc_3/in_2

T_15_13_wire_logic_cluster/lc_3/out
T_16_13_lc_trk_g1_3
T_16_13_input_2_2
T_16_13_wire_logic_cluster/lc_2/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_1_2
T_18_14_wire_logic_cluster/lc_1/out
T_18_14_lc_trk_g2_1
T_18_14_wire_logic_cluster/lc_1/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_17_14_sp4_h_l_10
T_16_14_sp4_v_t_41
T_15_15_lc_trk_g3_1
T_15_15_wire_logic_cluster/lc_7/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_1_3
T_17_15_wire_logic_cluster/lc_4/out
T_17_15_lc_trk_g1_4
T_17_15_wire_logic_cluster/lc_4/in_3

T_17_15_wire_logic_cluster/lc_4/out
T_17_16_lc_trk_g0_4
T_17_16_input_2_4
T_17_16_wire_logic_cluster/lc_4/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_1_4
T_18_13_wire_logic_cluster/lc_3/out
T_18_13_lc_trk_g1_3
T_18_13_wire_logic_cluster/lc_3/in_3

T_18_13_wire_logic_cluster/lc_3/out
T_16_13_sp4_h_l_3
T_16_13_lc_trk_g1_6
T_16_13_wire_logic_cluster/lc_4/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_1_5
T_17_13_wire_logic_cluster/lc_4/out
T_17_13_lc_trk_g2_4
T_17_13_wire_logic_cluster/lc_4/in_0

T_17_13_wire_logic_cluster/lc_4/out
T_16_13_lc_trk_g2_4
T_16_13_input_2_6
T_16_13_wire_logic_cluster/lc_6/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_1_6
T_17_15_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g3_6
T_17_15_wire_logic_cluster/lc_6/in_3

T_17_15_wire_logic_cluster/lc_6/out
T_17_16_lc_trk_g0_6
T_17_16_wire_logic_cluster/lc_3/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_1_7
T_15_13_wire_logic_cluster/lc_0/out
T_15_13_lc_trk_g3_0
T_15_13_wire_logic_cluster/lc_0/in_3

T_15_13_wire_logic_cluster/lc_0/out
T_14_13_lc_trk_g2_0
T_14_13_input_2_0
T_14_13_wire_logic_cluster/lc_0/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_0
T_18_13_wire_logic_cluster/lc_4/out
T_18_13_lc_trk_g1_4
T_18_13_wire_logic_cluster/lc_4/in_3

T_18_13_wire_logic_cluster/lc_4/out
T_18_13_lc_trk_g1_4
T_18_13_wire_logic_cluster/lc_0/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_1
T_18_15_wire_logic_cluster/lc_1/out
T_18_15_lc_trk_g2_1
T_18_15_input_2_1
T_18_15_wire_logic_cluster/lc_1/in_2

T_18_15_wire_logic_cluster/lc_1/out
T_17_15_sp4_h_l_10
T_16_15_lc_trk_g1_2
T_16_15_input_2_7
T_16_15_wire_logic_cluster/lc_7/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_2
T_15_14_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g1_4
T_15_14_wire_logic_cluster/lc_4/in_3

T_15_14_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g0_4
T_15_15_input_2_6
T_15_15_wire_logic_cluster/lc_6/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_3
T_18_15_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g0_2
T_18_15_input_2_2
T_18_15_wire_logic_cluster/lc_2/in_2

T_18_15_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g2_2
T_17_15_wire_logic_cluster/lc_1/in_3

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_4
T_15_13_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_2/in_0

T_15_13_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g2_2
T_15_13_input_2_6
T_15_13_wire_logic_cluster/lc_6/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_5
T_17_13_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g3_1
T_17_13_wire_logic_cluster/lc_1/in_3

T_17_13_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g3_1
T_17_13_wire_logic_cluster/lc_7/in_3

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_6
T_17_15_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g3_2
T_17_15_wire_logic_cluster/lc_2/in_3

T_17_15_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g3_2
T_17_15_wire_logic_cluster/lc_0/in_3

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_2_7
T_18_14_wire_logic_cluster/lc_7/out
T_18_14_lc_trk_g2_7
T_18_14_wire_logic_cluster/lc_7/in_0

T_18_14_wire_logic_cluster/lc_7/out
T_18_13_lc_trk_g1_7
T_18_13_input_2_2
T_18_13_wire_logic_cluster/lc_2/in_2

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_3_0
T_17_13_wire_logic_cluster/lc_6/out
T_17_13_lc_trk_g1_6
T_17_13_wire_logic_cluster/lc_6/in_3

T_17_13_wire_logic_cluster/lc_6/out
T_18_13_lc_trk_g0_6
T_18_13_wire_logic_cluster/lc_0/in_0

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_3_1
T_16_15_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g3_2
T_16_15_wire_logic_cluster/lc_2/in_3

T_16_15_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g3_2
T_16_15_wire_logic_cluster/lc_7/in_0

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_3_2
T_15_14_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g2_0
T_15_14_input_2_0
T_15_14_wire_logic_cluster/lc_0/in_2

T_15_14_wire_logic_cluster/lc_0/out
T_15_15_lc_trk_g1_0
T_15_15_wire_logic_cluster/lc_6/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_3_3
T_18_15_wire_logic_cluster/lc_7/out
T_18_15_lc_trk_g1_7
T_18_15_wire_logic_cluster/lc_7/in_3

T_18_15_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g3_7
T_17_15_wire_logic_cluster/lc_1/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_3_4
T_15_13_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g1_7
T_15_13_wire_logic_cluster/lc_7/in_3

T_15_13_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g1_7
T_15_13_wire_logic_cluster/lc_6/in_0

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_3_5
T_17_13_wire_logic_cluster/lc_2/out
T_17_13_lc_trk_g2_2
T_17_13_wire_logic_cluster/lc_2/in_0

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_lc_trk_g2_2
T_17_13_wire_logic_cluster/lc_7/in_1

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_3_6
T_18_14_wire_logic_cluster/lc_2/out
T_18_14_lc_trk_g3_2
T_18_14_wire_logic_cluster/lc_2/in_3

T_18_14_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g0_2
T_17_15_wire_logic_cluster/lc_0/in_0

End 

Net : tx_fifo.lscc_fifo_inst.mem_LUT_mem_3_7
T_18_13_wire_logic_cluster/lc_7/out
T_18_13_lc_trk_g2_7
T_18_13_wire_logic_cluster/lc_7/in_0

T_18_13_wire_logic_cluster/lc_7/out
T_18_13_lc_trk_g2_7
T_18_13_wire_logic_cluster/lc_2/in_1

End 

Net : tx_fifo.lscc_fifo_inst.n2
T_17_14_wire_logic_cluster/lc_4/out
T_17_14_lc_trk_g0_4
T_17_14_input_2_0
T_17_14_wire_logic_cluster/lc_0/in_2

End 

Net : tx_fifo.lscc_fifo_inst.n3
T_18_14_wire_logic_cluster/lc_0/out
T_18_14_lc_trk_g3_0
T_18_14_wire_logic_cluster/lc_2/in_1

T_18_14_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_44
T_18_13_lc_trk_g3_4
T_18_13_input_2_5
T_18_13_wire_logic_cluster/lc_5/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_44
T_18_13_lc_trk_g3_4
T_18_13_input_2_3
T_18_13_wire_logic_cluster/lc_3/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_18_15_lc_trk_g1_0
T_18_15_input_2_7
T_18_15_wire_logic_cluster/lc_7/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_44
T_18_13_lc_trk_g3_4
T_18_13_input_2_7
T_18_13_wire_logic_cluster/lc_7/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_17_15_lc_trk_g0_0
T_17_15_input_2_4
T_17_15_wire_logic_cluster/lc_4/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_17_13_lc_trk_g2_0
T_17_13_input_2_4
T_17_13_wire_logic_cluster/lc_4/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_17_15_lc_trk_g0_0
T_17_15_input_2_6
T_17_15_wire_logic_cluster/lc_6/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_17_13_lc_trk_g2_0
T_17_13_input_2_6
T_17_13_wire_logic_cluster/lc_6/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_17_13_lc_trk_g2_0
T_17_13_input_2_2
T_17_13_wire_logic_cluster/lc_2/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_15_14_sp12_h_l_0
T_15_14_lc_trk_g0_3
T_15_14_wire_logic_cluster/lc_0/in_1

T_18_14_wire_logic_cluster/lc_0/out
T_18_14_sp4_h_l_5
T_17_14_sp4_v_t_40
T_16_15_lc_trk_g3_0
T_16_15_wire_logic_cluster/lc_2/in_1

T_18_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_8
T_16_10_sp4_v_t_45
T_15_13_lc_trk_g3_5
T_15_13_wire_logic_cluster/lc_3/in_3

T_18_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_8
T_16_10_sp4_v_t_45
T_15_13_lc_trk_g3_5
T_15_13_wire_logic_cluster/lc_0/in_0

T_18_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_8
T_16_10_sp4_v_t_45
T_15_13_lc_trk_g3_5
T_15_13_wire_logic_cluster/lc_7/in_1

End 

Net : tx_fifo.lscc_fifo_inst.n3528
T_16_15_wire_logic_cluster/lc_7/out
T_16_12_sp4_v_t_38
T_16_13_lc_trk_g3_6
T_16_13_wire_logic_cluster/lc_2/in_1

End 

Net : tx_fifo.lscc_fifo_inst.n3534_cascade_
T_15_15_wire_logic_cluster/lc_6/ltout
T_15_15_wire_logic_cluster/lc_7/in_2

End 

Net : tx_fifo.lscc_fifo_inst.n3540
T_17_15_wire_logic_cluster/lc_1/out
T_17_16_lc_trk_g0_1
T_17_16_wire_logic_cluster/lc_4/in_1

End 

Net : tx_fifo.lscc_fifo_inst.n3546
T_17_15_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g1_0
T_17_16_wire_logic_cluster/lc_3/in_0

End 

Net : tx_fifo.lscc_fifo_inst.n3552
T_18_13_wire_logic_cluster/lc_2/out
T_13_13_sp12_h_l_0
T_14_13_lc_trk_g1_4
T_14_13_wire_logic_cluster/lc_0/in_1

End 

Net : tx_fifo.lscc_fifo_inst.n3558
T_17_13_wire_logic_cluster/lc_7/out
T_16_13_lc_trk_g2_7
T_16_13_wire_logic_cluster/lc_6/in_1

End 

Net : tx_fifo.lscc_fifo_inst.n3564
T_18_13_wire_logic_cluster/lc_0/out
T_17_13_sp4_h_l_8
T_16_13_lc_trk_g1_0
T_16_13_wire_logic_cluster/lc_1/in_0

End 

Net : tx_fifo.lscc_fifo_inst.n3570
T_15_13_wire_logic_cluster/lc_6/out
T_16_13_lc_trk_g0_6
T_16_13_wire_logic_cluster/lc_4/in_0

End 

Net : tx_fifo.lscc_fifo_inst.n3_cascade_
T_18_14_wire_logic_cluster/lc_0/ltout
T_18_14_wire_logic_cluster/lc_1/in_2

End 

Net : tx_fifo.lscc_fifo_inst.n4
T_18_14_wire_logic_cluster/lc_6/out
T_18_13_lc_trk_g1_6
T_18_13_wire_logic_cluster/lc_4/in_1

T_18_14_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g1_6
T_18_15_wire_logic_cluster/lc_1/in_0

T_18_14_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g1_6
T_18_15_wire_logic_cluster/lc_2/in_1

T_18_14_wire_logic_cluster/lc_6/out
T_17_13_lc_trk_g2_6
T_17_13_wire_logic_cluster/lc_1/in_1

T_18_14_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g0_6
T_17_15_input_2_2
T_17_15_wire_logic_cluster/lc_2/in_2

T_18_14_wire_logic_cluster/lc_6/out
T_17_13_lc_trk_g2_6
T_17_13_wire_logic_cluster/lc_0/in_0

T_18_14_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g0_6
T_17_15_wire_logic_cluster/lc_5/in_1

T_18_14_wire_logic_cluster/lc_6/out
T_17_13_lc_trk_g2_6
T_17_13_wire_logic_cluster/lc_3/in_1

T_18_14_wire_logic_cluster/lc_6/out
T_17_13_lc_trk_g2_6
T_17_13_wire_logic_cluster/lc_5/in_1

T_18_14_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g0_6
T_17_15_wire_logic_cluster/lc_3/in_1

T_18_14_wire_logic_cluster/lc_6/out
T_16_14_sp4_h_l_9
T_15_14_lc_trk_g1_1
T_15_14_input_2_4
T_15_14_wire_logic_cluster/lc_4/in_2

T_18_14_wire_logic_cluster/lc_6/out
T_18_11_sp4_v_t_36
T_17_12_lc_trk_g2_4
T_17_12_wire_logic_cluster/lc_5/in_1

T_18_14_wire_logic_cluster/lc_6/out
T_18_11_sp4_v_t_36
T_15_15_sp4_h_l_1
T_16_15_lc_trk_g2_1
T_16_15_input_2_5
T_16_15_wire_logic_cluster/lc_5/in_2

T_18_14_wire_logic_cluster/lc_6/out
T_16_14_sp4_h_l_9
T_15_10_sp4_v_t_44
T_15_13_lc_trk_g0_4
T_15_13_input_2_2
T_15_13_wire_logic_cluster/lc_2/in_2

T_18_14_wire_logic_cluster/lc_6/out
T_16_14_sp4_h_l_9
T_15_10_sp4_v_t_44
T_15_12_lc_trk_g3_1
T_15_12_input_2_6
T_15_12_wire_logic_cluster/lc_6/in_2

End 

Net : tx_fifo.lscc_fifo_inst.n4_cascade_
T_18_14_wire_logic_cluster/lc_6/ltout
T_18_14_wire_logic_cluster/lc_7/in_2

End 

Net : tx_fifo.lscc_fifo_inst.rd_addr_r_2
T_16_14_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g1_3
T_16_14_wire_logic_cluster/lc_0/in_0

T_16_14_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g1_3
T_16_14_wire_logic_cluster/lc_3/in_1

T_16_14_wire_logic_cluster/lc_3/out
T_17_14_lc_trk_g0_3
T_17_14_wire_logic_cluster/lc_0/in_1

End 

Net : tx_fifo.lscc_fifo_inst.rd_fifo_en_prev_r
T_14_14_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g1_0
T_14_14_wire_logic_cluster/lc_7/in_0

End 

Net : tx_fifo.lscc_fifo_inst.rd_fifo_en_w
T_16_14_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g0_2
T_16_13_wire_logic_cluster/lc_1/cen

T_16_14_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g0_2
T_16_13_wire_logic_cluster/lc_1/cen

T_16_14_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g0_2
T_16_13_wire_logic_cluster/lc_1/cen

T_16_14_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g0_2
T_16_13_wire_logic_cluster/lc_1/cen

T_16_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g2_2
T_15_14_wire_logic_cluster/lc_3/in_1

T_16_14_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_4/cen

T_16_14_wire_logic_cluster/lc_2/out
T_17_13_sp4_v_t_37
T_14_13_sp4_h_l_6
T_14_13_lc_trk_g1_3
T_14_13_wire_logic_cluster/lc_1/cen

T_16_14_wire_logic_cluster/lc_2/out
T_17_13_sp4_v_t_37
T_14_13_sp4_h_l_6
T_17_13_sp4_v_t_43
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_0/cen

T_16_14_wire_logic_cluster/lc_2/out
T_17_13_sp4_v_t_37
T_14_13_sp4_h_l_6
T_17_13_sp4_v_t_43
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_0/cen

End 

Net : tx_fifo.lscc_fifo_inst.rd_fifo_en_w_cascade_
T_16_14_wire_logic_cluster/lc_2/ltout
T_16_14_wire_logic_cluster/lc_3/in_2

End 

Net : tx_uart_active_flag
T_19_12_wire_logic_cluster/lc_5/out
T_19_12_lc_trk_g1_5
T_19_12_wire_logic_cluster/lc_5/in_1

T_19_12_wire_logic_cluster/lc_5/out
T_19_13_lc_trk_g1_5
T_19_13_wire_logic_cluster/lc_3/in_1

T_19_12_wire_logic_cluster/lc_5/out
T_18_12_sp4_h_l_2
T_17_12_sp4_v_t_39
T_16_14_lc_trk_g1_2
T_16_14_wire_logic_cluster/lc_6/in_3

End 

Net : uart_rx_complete_prev
T_26_12_wire_logic_cluster/lc_7/out
T_26_12_lc_trk_g2_7
T_26_12_wire_logic_cluster/lc_5/in_0

End 

Net : uart_rx_complete_rising_edge
T_26_12_wire_logic_cluster/lc_5/out
T_26_11_sp4_v_t_42
T_26_15_lc_trk_g0_7
T_26_15_wire_logic_cluster/lc_0/in_3

T_26_12_wire_logic_cluster/lc_5/out
T_26_5_sp12_v_t_22
T_26_16_lc_trk_g3_2
T_26_16_wire_logic_cluster/lc_7/in_0

T_26_12_wire_logic_cluster/lc_5/out
T_18_12_sp12_h_l_1
T_21_12_lc_trk_g1_1
T_21_12_wire_logic_cluster/lc_7/in_1

T_26_12_wire_logic_cluster/lc_5/out
T_26_11_sp4_v_t_42
T_23_11_sp4_h_l_7
T_22_11_lc_trk_g0_7
T_22_11_wire_logic_cluster/lc_3/in_0

T_26_12_wire_logic_cluster/lc_5/out
T_18_12_sp12_h_l_1
T_20_12_lc_trk_g0_6
T_20_12_wire_logic_cluster/lc_3/in_1

T_26_12_wire_logic_cluster/lc_5/out
T_18_12_sp12_h_l_1
T_20_12_lc_trk_g1_6
T_20_12_wire_logic_cluster/lc_6/in_1

T_26_12_wire_logic_cluster/lc_5/out
T_18_12_sp12_h_l_1
T_20_12_lc_trk_g1_6
T_20_12_wire_logic_cluster/lc_2/in_3

T_26_12_wire_logic_cluster/lc_5/out
T_18_12_sp12_h_l_1
T_19_12_lc_trk_g0_5
T_19_12_wire_logic_cluster/lc_6/in_1

T_26_12_wire_logic_cluster/lc_5/out
T_18_12_sp12_h_l_1
T_18_12_lc_trk_g1_2
T_18_12_wire_logic_cluster/lc_2/in_1

T_26_12_wire_logic_cluster/lc_5/out
T_18_12_sp12_h_l_1
T_18_12_lc_trk_g1_2
T_18_12_wire_logic_cluster/lc_7/in_0

T_26_12_wire_logic_cluster/lc_5/out
T_18_12_sp12_h_l_1
T_20_12_sp4_h_l_2
T_19_12_sp4_v_t_45
T_19_13_lc_trk_g3_5
T_19_13_wire_logic_cluster/lc_1/in_1

T_26_12_wire_logic_cluster/lc_5/out
T_18_12_sp12_h_l_1
T_20_12_sp4_h_l_2
T_23_12_sp4_v_t_42
T_22_16_lc_trk_g1_7
T_22_16_wire_logic_cluster/lc_3/in_1

T_26_12_wire_logic_cluster/lc_5/out
T_18_12_sp12_h_l_1
T_20_12_sp4_h_l_2
T_19_12_sp4_v_t_45
T_19_13_lc_trk_g3_5
T_19_13_wire_logic_cluster/lc_4/in_0

T_26_12_wire_logic_cluster/lc_5/out
T_18_12_sp12_h_l_1
T_17_12_lc_trk_g0_1
T_17_12_wire_logic_cluster/lc_2/in_1

T_26_12_wire_logic_cluster/lc_5/out
T_26_11_sp4_v_t_42
T_23_11_sp4_h_l_7
T_19_11_sp4_h_l_3
T_18_11_lc_trk_g1_3
T_18_11_wire_logic_cluster/lc_1/in_1

T_26_12_wire_logic_cluster/lc_5/out
T_18_12_sp12_h_l_1
T_20_12_sp4_h_l_2
T_19_12_sp4_v_t_45
T_19_16_lc_trk_g0_0
T_19_16_wire_logic_cluster/lc_5/in_1

T_26_12_wire_logic_cluster/lc_5/out
T_18_12_sp12_h_l_1
T_20_12_sp4_h_l_2
T_19_12_sp4_v_t_45
T_19_16_lc_trk_g1_0
T_19_16_wire_logic_cluster/lc_3/in_0

T_26_12_wire_logic_cluster/lc_5/out
T_18_12_sp12_h_l_1
T_20_12_sp4_h_l_2
T_19_12_sp4_v_t_45
T_18_15_lc_trk_g3_5
T_18_15_wire_logic_cluster/lc_6/in_0

End 

Net : wr_addr_p1_w_2
T_17_14_wire_logic_cluster/lc_2/out
T_17_14_lc_trk_g0_2
T_17_14_wire_logic_cluster/lc_0/in_0

End 

Net : wr_addr_p1_w_2_cascade_
T_17_14_wire_logic_cluster/lc_2/ltout
T_17_14_wire_logic_cluster/lc_3/in_2

End 

Net : wr_addr_r_0
T_21_14_wire_logic_cluster/lc_0/out
T_21_14_lc_trk_g3_0
T_21_14_wire_logic_cluster/lc_0/in_1

T_21_14_wire_logic_cluster/lc_0/out
T_18_14_sp12_h_l_0
T_18_14_lc_trk_g0_3
T_18_14_wire_logic_cluster/lc_0/in_3

T_21_14_wire_logic_cluster/lc_0/out
T_18_14_sp12_h_l_0
T_18_14_lc_trk_g0_3
T_18_14_wire_logic_cluster/lc_6/in_3

T_21_14_wire_logic_cluster/lc_0/out
T_18_14_sp12_h_l_0
T_17_14_lc_trk_g1_0
T_17_14_wire_logic_cluster/lc_2/in_3

T_21_14_wire_logic_cluster/lc_0/out
T_18_14_sp12_h_l_0
T_17_14_lc_trk_g1_0
T_17_14_wire_logic_cluster/lc_4/in_1

T_21_14_wire_logic_cluster/lc_0/out
T_18_14_sp12_h_l_0
T_17_14_lc_trk_g1_0
T_17_14_input_2_7
T_17_14_wire_logic_cluster/lc_7/in_2

T_21_14_wire_logic_cluster/lc_0/out
T_18_14_sp12_h_l_0
T_17_14_sp4_h_l_1
T_16_14_lc_trk_g0_1
T_16_14_wire_logic_cluster/lc_4/in_1

T_21_14_wire_logic_cluster/lc_0/out
T_18_14_sp12_h_l_0
T_17_14_sp4_h_l_1
T_13_14_sp4_h_l_9
T_15_14_lc_trk_g3_4
T_15_14_wire_logic_cluster/lc_2/in_1

T_21_14_wire_logic_cluster/lc_0/out
T_18_14_sp12_h_l_0
T_17_14_sp4_h_l_1
T_13_14_sp4_h_l_9
T_15_14_lc_trk_g3_4
T_15_14_wire_logic_cluster/lc_5/in_0

End 

Net : wr_addr_r_1
T_17_14_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g3_7
T_17_14_wire_logic_cluster/lc_2/in_0

T_17_14_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g3_7
T_17_14_wire_logic_cluster/lc_4/in_0

T_17_14_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g3_7
T_17_14_wire_logic_cluster/lc_7/in_3

T_17_14_wire_logic_cluster/lc_7/out
T_16_14_lc_trk_g3_7
T_16_14_wire_logic_cluster/lc_5/in_1

T_17_14_wire_logic_cluster/lc_7/out
T_16_14_lc_trk_g3_7
T_16_14_wire_logic_cluster/lc_1/in_1

T_17_14_wire_logic_cluster/lc_7/out
T_18_14_lc_trk_g1_7
T_18_14_wire_logic_cluster/lc_1/in_1

T_17_14_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g0_7
T_17_15_wire_logic_cluster/lc_4/in_1

T_17_14_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g0_7
T_17_13_wire_logic_cluster/lc_4/in_1

T_17_14_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g0_7
T_17_15_wire_logic_cluster/lc_6/in_1

T_17_14_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g0_7
T_17_13_wire_logic_cluster/lc_1/in_0

T_17_14_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g0_7
T_17_15_wire_logic_cluster/lc_2/in_1

T_17_14_wire_logic_cluster/lc_7/out
T_18_14_lc_trk_g1_7
T_18_14_wire_logic_cluster/lc_7/in_1

T_17_14_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g0_7
T_17_13_wire_logic_cluster/lc_6/in_1

T_17_14_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g0_7
T_17_13_wire_logic_cluster/lc_2/in_1

T_17_14_wire_logic_cluster/lc_7/out
T_18_14_lc_trk_g1_7
T_18_14_wire_logic_cluster/lc_2/in_0

T_17_14_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g0_7
T_17_13_wire_logic_cluster/lc_0/in_1

T_17_14_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g0_7
T_17_15_wire_logic_cluster/lc_5/in_0

T_17_14_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g0_7
T_17_13_wire_logic_cluster/lc_3/in_0

T_17_14_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g0_7
T_17_13_wire_logic_cluster/lc_5/in_0

T_17_14_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g0_7
T_17_15_wire_logic_cluster/lc_3/in_0

T_17_14_wire_logic_cluster/lc_7/out
T_16_14_sp4_h_l_6
T_15_14_lc_trk_g1_6
T_15_14_input_2_5
T_15_14_wire_logic_cluster/lc_5/in_2

T_17_14_wire_logic_cluster/lc_7/out
T_16_14_sp4_h_l_6
T_15_14_lc_trk_g1_6
T_15_14_wire_logic_cluster/lc_4/in_1

T_17_14_wire_logic_cluster/lc_7/out
T_16_14_sp4_h_l_6
T_15_14_lc_trk_g1_6
T_15_14_wire_logic_cluster/lc_0/in_3

T_17_14_wire_logic_cluster/lc_7/out
T_18_11_sp4_v_t_39
T_17_12_lc_trk_g2_7
T_17_12_wire_logic_cluster/lc_5/in_0

T_17_14_wire_logic_cluster/lc_7/out
T_18_13_lc_trk_g3_7
T_18_13_wire_logic_cluster/lc_5/in_1

T_17_14_wire_logic_cluster/lc_7/out
T_18_13_lc_trk_g3_7
T_18_13_wire_logic_cluster/lc_3/in_1

T_17_14_wire_logic_cluster/lc_7/out
T_18_13_lc_trk_g3_7
T_18_13_wire_logic_cluster/lc_4/in_0

T_17_14_wire_logic_cluster/lc_7/out
T_18_15_lc_trk_g3_7
T_18_15_wire_logic_cluster/lc_1/in_1

T_17_14_wire_logic_cluster/lc_7/out
T_18_15_lc_trk_g3_7
T_18_15_wire_logic_cluster/lc_2/in_0

T_17_14_wire_logic_cluster/lc_7/out
T_16_15_lc_trk_g1_7
T_16_15_wire_logic_cluster/lc_2/in_0

T_17_14_wire_logic_cluster/lc_7/out
T_18_15_lc_trk_g3_7
T_18_15_wire_logic_cluster/lc_7/in_1

T_17_14_wire_logic_cluster/lc_7/out
T_18_13_lc_trk_g3_7
T_18_13_wire_logic_cluster/lc_7/in_1

T_17_14_wire_logic_cluster/lc_7/out
T_16_15_lc_trk_g1_7
T_16_15_wire_logic_cluster/lc_5/in_1

T_17_14_wire_logic_cluster/lc_7/out
T_16_14_sp4_h_l_6
T_15_10_sp4_v_t_46
T_15_13_lc_trk_g1_6
T_15_13_wire_logic_cluster/lc_3/in_0

T_17_14_wire_logic_cluster/lc_7/out
T_16_14_sp4_h_l_6
T_15_10_sp4_v_t_46
T_15_13_lc_trk_g1_6
T_15_13_wire_logic_cluster/lc_0/in_1

T_17_14_wire_logic_cluster/lc_7/out
T_16_14_sp4_h_l_6
T_15_10_sp4_v_t_46
T_15_13_lc_trk_g1_6
T_15_13_wire_logic_cluster/lc_2/in_1

T_17_14_wire_logic_cluster/lc_7/out
T_16_14_sp4_h_l_6
T_15_10_sp4_v_t_46
T_15_13_lc_trk_g1_6
T_15_13_wire_logic_cluster/lc_7/in_0

T_17_14_wire_logic_cluster/lc_7/out
T_16_14_sp4_h_l_6
T_15_10_sp4_v_t_46
T_15_12_lc_trk_g2_3
T_15_12_wire_logic_cluster/lc_6/in_1

End 

Net : wr_addr_r_2
T_17_14_wire_logic_cluster/lc_3/out
T_17_14_lc_trk_g2_3
T_17_14_wire_logic_cluster/lc_2/in_1

T_17_14_wire_logic_cluster/lc_3/out
T_17_14_lc_trk_g1_3
T_17_14_wire_logic_cluster/lc_3/in_3

T_17_14_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g2_3
T_16_14_wire_logic_cluster/lc_1/in_0

End 

Net : wr_fifo_en_w
T_17_14_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g2_5
T_17_14_wire_logic_cluster/lc_1/in_0

T_17_14_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g2_5
T_17_14_wire_logic_cluster/lc_7/in_0

T_17_14_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g2_5
T_17_14_wire_logic_cluster/lc_3/in_0

End 

