Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 26 16:47:18 2023
| Host         : yusux running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file platform_timing_summary_routed.rpt -pb platform_timing_summary_routed.pb -rpx platform_timing_summary_routed.rpx -warn_on_violation
| Design       : platform
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               27          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8587)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9376)
5. checking no_input_delay (21)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8587)
---------------------------
 There are 864 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/PC_U/Q_reg[10]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/PC_U/Q_reg[11]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/PC_U/Q_reg[2]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/PC_U/Q_reg[3]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/PC_U/Q_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/PC_U/Q_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/PC_U/Q_reg[6]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/PC_U/Q_reg[7]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/PC_U/Q_reg[8]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/PC_U/Q_reg[9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[1]/Q (HIGH)

 There are 1221 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 1221 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 1221 register/latch pins with no clock driven by root clock pin: U9/BTN_OK_reg[0]/Q (HIGH)

 There are 1221 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[10]/Q (HIGH)

 There are 1221 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[2]/Q (HIGH)

 There are 1221 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9376)
---------------------------------------------------
 There are 9376 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 9401          inf        0.000                      0                 9401           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          9401 Endpoints
Min Delay          9401 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/U2/PC_U/Q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/vga_display/display_data_reg_4032_4095_3_5/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.907ns  (logic 1.496ns (5.775%)  route 24.411ns (94.225%))
  Logic Levels:           23  (FDCE=1 LUT3=2 LUT5=5 LUT6=13 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y117        FDCE                         0.000     0.000 r  U1/U2/PC_U/Q_reg[4]/C
    SLICE_X92Y117        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  U1/U2/PC_U/Q_reg[4]/Q
                         net (fo=83, routed)          1.398     1.657    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X107Y116       LUT6 (Prop_lut6_I3_O)        0.043     1.700 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.700    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4_n_0
    SLICE_X107Y116       MUXF7 (Prop_muxf7_I0_O)      0.107     1.807 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.237     2.043    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2_n_0
    SLICE_X107Y116       LUT5 (Prop_lut5_I3_O)        0.124     2.167 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=263, routed)         4.159     6.326    U1/U2/Regs_U/spo[9]
    SLICE_X80Y139        LUT6 (Prop_lut6_I4_O)        0.043     6.369 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_418/O
                         net (fo=1, routed)           0.000     6.369    U1/U2/Regs_U/MUX2T1_32_0_U2_i_418_n_0
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I1_O)      0.108     6.477 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_177/O
                         net (fo=1, routed)           0.523     7.000    U1/U2/Regs_U/MUX2T1_32_0_U2_i_177_n_0
    SLICE_X83Y139        LUT6 (Prop_lut6_I0_O)        0.124     7.124 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_29/O
                         net (fo=5, routed)           1.294     8.418    U1/U2/MUX2T1_32_0_U2/inst/I0[3]
    SLICE_X94Y123        LUT3 (Prop_lut3_I1_O)        0.043     8.461 r  U1/U2/MUX2T1_32_0_U2/inst/o[3]_INST_0/O
                         net (fo=119, routed)         2.537    10.998    U1/U2/Regs_U/o[3]
    SLICE_X94Y132        LUT5 (Prop_lut5_I1_O)        0.043    11.041 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_238/O
                         net (fo=4, routed)           0.617    11.658    U1/U2/Regs_U/MUX2T1_32_0_U1_i_238_n_0
    SLICE_X95Y134        LUT6 (Prop_lut6_I0_O)        0.043    11.701 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_126/O
                         net (fo=2, routed)           0.360    12.061    U1/U2/Regs_U/MUX2T1_32_0_U1_i_126_n_0
    SLICE_X97Y135        LUT6 (Prop_lut6_I2_O)        0.043    12.104 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_44/O
                         net (fo=1, routed)           0.360    12.465    U1/U1/registers_reg[30][31]_38
    SLICE_X97Y135        LUT5 (Prop_lut5_I4_O)        0.043    12.508 r  U1/U1/MUX2T1_32_0_U1_i_4/O
                         net (fo=55, routed)          1.894    14.401    U4/addr_bus[28]
    SLICE_X103Y117       LUT5 (Prop_lut5_I0_O)        0.043    14.444 f  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.785    15.229    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X100Y119       LUT6 (Prop_lut6_I0_O)        0.043    15.272 f  U4/Cpu_data4bus[7]_INST_0/O
                         net (fo=26, routed)          1.107    16.379    U1/U2/Cpu_data4bus[7]
    SLICE_X100Y124       LUT6 (Prop_lut6_I4_O)        0.043    16.422 f  U1/U2/MUX4T1_32_0_U_i_14/O
                         net (fo=1, routed)           0.457    16.878    U1/U2/MUX4T1_32_0_U/inst/I1[18]
    SLICE_X97Y125        LUT6 (Prop_lut6_I0_O)        0.043    16.921 f  U1/U2/MUX4T1_32_0_U/inst/o[18]_INST_0/O
                         net (fo=32, routed)          1.933    18.854    U11/vga_debugger/reg_i_data[18]
    SLICE_X101Y145       LUT6 (Prop_lut6_I0_O)        0.043    18.897 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_656/O
                         net (fo=1, routed)           0.453    19.350    U11/vga_debugger/display_data_reg_0_63_0_2_i_656_n_0
    SLICE_X98Y145        LUT6 (Prop_lut6_I5_O)        0.043    19.393 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_307/O
                         net (fo=1, routed)           0.244    19.638    U11/vga_debugger/display_data_reg_0_63_0_2_i_307_n_0
    SLICE_X98Y145        LUT6 (Prop_lut6_I5_O)        0.043    19.681 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_115/O
                         net (fo=1, routed)           0.438    20.119    U11/vga_debugger/display_data_reg_0_63_0_2_i_115_n_0
    SLICE_X98Y143        LUT5 (Prop_lut5_I0_O)        0.043    20.162 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.625    20.787    U11/vga_debugger/display_data_reg_0_63_0_2_i_47_n_0
    SLICE_X100Y139       LUT6 (Prop_lut6_I1_O)        0.043    20.830 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.525    21.355    U11/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X99Y137        LUT6 (Prop_lut6_I3_O)        0.043    21.398 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.015    22.414    U11/vga_debugger/dynamic_hex[2]
    SLICE_X90Y115        LUT3 (Prop_lut3_I1_O)        0.043    22.457 r  U11/vga_debugger/display_data_reg_0_63_3_5_i_1/O
                         net (fo=64, routed)          3.450    25.907    U11/vga_display/display_data_reg_4032_4095_3_5/DIA
    SLICE_X72Y92         RAMD64E                                      r  U11/vga_display/display_data_reg_4032_4095_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/PC_U/Q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/vga_display/display_data_reg_3648_3711_3_5/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.821ns  (logic 1.496ns (5.794%)  route 24.325ns (94.206%))
  Logic Levels:           23  (FDCE=1 LUT3=2 LUT5=5 LUT6=13 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y117        FDCE                         0.000     0.000 r  U1/U2/PC_U/Q_reg[4]/C
    SLICE_X92Y117        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  U1/U2/PC_U/Q_reg[4]/Q
                         net (fo=83, routed)          1.398     1.657    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X107Y116       LUT6 (Prop_lut6_I3_O)        0.043     1.700 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.700    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4_n_0
    SLICE_X107Y116       MUXF7 (Prop_muxf7_I0_O)      0.107     1.807 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.237     2.043    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2_n_0
    SLICE_X107Y116       LUT5 (Prop_lut5_I3_O)        0.124     2.167 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=263, routed)         4.159     6.326    U1/U2/Regs_U/spo[9]
    SLICE_X80Y139        LUT6 (Prop_lut6_I4_O)        0.043     6.369 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_418/O
                         net (fo=1, routed)           0.000     6.369    U1/U2/Regs_U/MUX2T1_32_0_U2_i_418_n_0
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I1_O)      0.108     6.477 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_177/O
                         net (fo=1, routed)           0.523     7.000    U1/U2/Regs_U/MUX2T1_32_0_U2_i_177_n_0
    SLICE_X83Y139        LUT6 (Prop_lut6_I0_O)        0.124     7.124 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_29/O
                         net (fo=5, routed)           1.294     8.418    U1/U2/MUX2T1_32_0_U2/inst/I0[3]
    SLICE_X94Y123        LUT3 (Prop_lut3_I1_O)        0.043     8.461 r  U1/U2/MUX2T1_32_0_U2/inst/o[3]_INST_0/O
                         net (fo=119, routed)         2.537    10.998    U1/U2/Regs_U/o[3]
    SLICE_X94Y132        LUT5 (Prop_lut5_I1_O)        0.043    11.041 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_238/O
                         net (fo=4, routed)           0.617    11.658    U1/U2/Regs_U/MUX2T1_32_0_U1_i_238_n_0
    SLICE_X95Y134        LUT6 (Prop_lut6_I0_O)        0.043    11.701 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_126/O
                         net (fo=2, routed)           0.360    12.061    U1/U2/Regs_U/MUX2T1_32_0_U1_i_126_n_0
    SLICE_X97Y135        LUT6 (Prop_lut6_I2_O)        0.043    12.104 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_44/O
                         net (fo=1, routed)           0.360    12.465    U1/U1/registers_reg[30][31]_38
    SLICE_X97Y135        LUT5 (Prop_lut5_I4_O)        0.043    12.508 r  U1/U1/MUX2T1_32_0_U1_i_4/O
                         net (fo=55, routed)          1.894    14.401    U4/addr_bus[28]
    SLICE_X103Y117       LUT5 (Prop_lut5_I0_O)        0.043    14.444 f  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.785    15.229    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X100Y119       LUT6 (Prop_lut6_I0_O)        0.043    15.272 f  U4/Cpu_data4bus[7]_INST_0/O
                         net (fo=26, routed)          1.107    16.379    U1/U2/Cpu_data4bus[7]
    SLICE_X100Y124       LUT6 (Prop_lut6_I4_O)        0.043    16.422 f  U1/U2/MUX4T1_32_0_U_i_14/O
                         net (fo=1, routed)           0.457    16.878    U1/U2/MUX4T1_32_0_U/inst/I1[18]
    SLICE_X97Y125        LUT6 (Prop_lut6_I0_O)        0.043    16.921 f  U1/U2/MUX4T1_32_0_U/inst/o[18]_INST_0/O
                         net (fo=32, routed)          1.933    18.854    U11/vga_debugger/reg_i_data[18]
    SLICE_X101Y145       LUT6 (Prop_lut6_I0_O)        0.043    18.897 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_656/O
                         net (fo=1, routed)           0.453    19.350    U11/vga_debugger/display_data_reg_0_63_0_2_i_656_n_0
    SLICE_X98Y145        LUT6 (Prop_lut6_I5_O)        0.043    19.393 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_307/O
                         net (fo=1, routed)           0.244    19.638    U11/vga_debugger/display_data_reg_0_63_0_2_i_307_n_0
    SLICE_X98Y145        LUT6 (Prop_lut6_I5_O)        0.043    19.681 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_115/O
                         net (fo=1, routed)           0.438    20.119    U11/vga_debugger/display_data_reg_0_63_0_2_i_115_n_0
    SLICE_X98Y143        LUT5 (Prop_lut5_I0_O)        0.043    20.162 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.625    20.787    U11/vga_debugger/display_data_reg_0_63_0_2_i_47_n_0
    SLICE_X100Y139       LUT6 (Prop_lut6_I1_O)        0.043    20.830 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.525    21.355    U11/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X99Y137        LUT6 (Prop_lut6_I3_O)        0.043    21.398 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.015    22.414    U11/vga_debugger/dynamic_hex[2]
    SLICE_X90Y115        LUT3 (Prop_lut3_I1_O)        0.043    22.457 r  U11/vga_debugger/display_data_reg_0_63_3_5_i_1/O
                         net (fo=64, routed)          3.365    25.821    U11/vga_display/display_data_reg_3648_3711_3_5/DIA
    SLICE_X72Y91         RAMD64E                                      r  U11/vga_display/display_data_reg_3648_3711_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/PC_U/Q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/vga_display/display_data_reg_3776_3839_3_5/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.821ns  (logic 1.496ns (5.794%)  route 24.325ns (94.206%))
  Logic Levels:           23  (FDCE=1 LUT3=2 LUT5=5 LUT6=13 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y117        FDCE                         0.000     0.000 r  U1/U2/PC_U/Q_reg[4]/C
    SLICE_X92Y117        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  U1/U2/PC_U/Q_reg[4]/Q
                         net (fo=83, routed)          1.398     1.657    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X107Y116       LUT6 (Prop_lut6_I3_O)        0.043     1.700 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.700    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4_n_0
    SLICE_X107Y116       MUXF7 (Prop_muxf7_I0_O)      0.107     1.807 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.237     2.043    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2_n_0
    SLICE_X107Y116       LUT5 (Prop_lut5_I3_O)        0.124     2.167 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=263, routed)         4.159     6.326    U1/U2/Regs_U/spo[9]
    SLICE_X80Y139        LUT6 (Prop_lut6_I4_O)        0.043     6.369 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_418/O
                         net (fo=1, routed)           0.000     6.369    U1/U2/Regs_U/MUX2T1_32_0_U2_i_418_n_0
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I1_O)      0.108     6.477 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_177/O
                         net (fo=1, routed)           0.523     7.000    U1/U2/Regs_U/MUX2T1_32_0_U2_i_177_n_0
    SLICE_X83Y139        LUT6 (Prop_lut6_I0_O)        0.124     7.124 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_29/O
                         net (fo=5, routed)           1.294     8.418    U1/U2/MUX2T1_32_0_U2/inst/I0[3]
    SLICE_X94Y123        LUT3 (Prop_lut3_I1_O)        0.043     8.461 r  U1/U2/MUX2T1_32_0_U2/inst/o[3]_INST_0/O
                         net (fo=119, routed)         2.537    10.998    U1/U2/Regs_U/o[3]
    SLICE_X94Y132        LUT5 (Prop_lut5_I1_O)        0.043    11.041 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_238/O
                         net (fo=4, routed)           0.617    11.658    U1/U2/Regs_U/MUX2T1_32_0_U1_i_238_n_0
    SLICE_X95Y134        LUT6 (Prop_lut6_I0_O)        0.043    11.701 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_126/O
                         net (fo=2, routed)           0.360    12.061    U1/U2/Regs_U/MUX2T1_32_0_U1_i_126_n_0
    SLICE_X97Y135        LUT6 (Prop_lut6_I2_O)        0.043    12.104 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_44/O
                         net (fo=1, routed)           0.360    12.465    U1/U1/registers_reg[30][31]_38
    SLICE_X97Y135        LUT5 (Prop_lut5_I4_O)        0.043    12.508 r  U1/U1/MUX2T1_32_0_U1_i_4/O
                         net (fo=55, routed)          1.894    14.401    U4/addr_bus[28]
    SLICE_X103Y117       LUT5 (Prop_lut5_I0_O)        0.043    14.444 f  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.785    15.229    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X100Y119       LUT6 (Prop_lut6_I0_O)        0.043    15.272 f  U4/Cpu_data4bus[7]_INST_0/O
                         net (fo=26, routed)          1.107    16.379    U1/U2/Cpu_data4bus[7]
    SLICE_X100Y124       LUT6 (Prop_lut6_I4_O)        0.043    16.422 f  U1/U2/MUX4T1_32_0_U_i_14/O
                         net (fo=1, routed)           0.457    16.878    U1/U2/MUX4T1_32_0_U/inst/I1[18]
    SLICE_X97Y125        LUT6 (Prop_lut6_I0_O)        0.043    16.921 f  U1/U2/MUX4T1_32_0_U/inst/o[18]_INST_0/O
                         net (fo=32, routed)          1.933    18.854    U11/vga_debugger/reg_i_data[18]
    SLICE_X101Y145       LUT6 (Prop_lut6_I0_O)        0.043    18.897 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_656/O
                         net (fo=1, routed)           0.453    19.350    U11/vga_debugger/display_data_reg_0_63_0_2_i_656_n_0
    SLICE_X98Y145        LUT6 (Prop_lut6_I5_O)        0.043    19.393 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_307/O
                         net (fo=1, routed)           0.244    19.638    U11/vga_debugger/display_data_reg_0_63_0_2_i_307_n_0
    SLICE_X98Y145        LUT6 (Prop_lut6_I5_O)        0.043    19.681 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_115/O
                         net (fo=1, routed)           0.438    20.119    U11/vga_debugger/display_data_reg_0_63_0_2_i_115_n_0
    SLICE_X98Y143        LUT5 (Prop_lut5_I0_O)        0.043    20.162 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.625    20.787    U11/vga_debugger/display_data_reg_0_63_0_2_i_47_n_0
    SLICE_X100Y139       LUT6 (Prop_lut6_I1_O)        0.043    20.830 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.525    21.355    U11/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X99Y137        LUT6 (Prop_lut6_I3_O)        0.043    21.398 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.015    22.414    U11/vga_debugger/dynamic_hex[2]
    SLICE_X90Y115        LUT3 (Prop_lut3_I1_O)        0.043    22.457 r  U11/vga_debugger/display_data_reg_0_63_3_5_i_1/O
                         net (fo=64, routed)          3.364    25.821    U11/vga_display/display_data_reg_3776_3839_3_5/DIA
    SLICE_X70Y90         RAMD64E                                      r  U11/vga_display/display_data_reg_3776_3839_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/PC_U/Q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/vga_display/display_data_reg_3200_3263_3_5/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.720ns  (logic 1.496ns (5.816%)  route 24.224ns (94.184%))
  Logic Levels:           23  (FDCE=1 LUT3=2 LUT5=5 LUT6=13 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y117        FDCE                         0.000     0.000 r  U1/U2/PC_U/Q_reg[4]/C
    SLICE_X92Y117        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  U1/U2/PC_U/Q_reg[4]/Q
                         net (fo=83, routed)          1.398     1.657    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X107Y116       LUT6 (Prop_lut6_I3_O)        0.043     1.700 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.700    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4_n_0
    SLICE_X107Y116       MUXF7 (Prop_muxf7_I0_O)      0.107     1.807 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.237     2.043    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2_n_0
    SLICE_X107Y116       LUT5 (Prop_lut5_I3_O)        0.124     2.167 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=263, routed)         4.159     6.326    U1/U2/Regs_U/spo[9]
    SLICE_X80Y139        LUT6 (Prop_lut6_I4_O)        0.043     6.369 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_418/O
                         net (fo=1, routed)           0.000     6.369    U1/U2/Regs_U/MUX2T1_32_0_U2_i_418_n_0
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I1_O)      0.108     6.477 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_177/O
                         net (fo=1, routed)           0.523     7.000    U1/U2/Regs_U/MUX2T1_32_0_U2_i_177_n_0
    SLICE_X83Y139        LUT6 (Prop_lut6_I0_O)        0.124     7.124 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_29/O
                         net (fo=5, routed)           1.294     8.418    U1/U2/MUX2T1_32_0_U2/inst/I0[3]
    SLICE_X94Y123        LUT3 (Prop_lut3_I1_O)        0.043     8.461 r  U1/U2/MUX2T1_32_0_U2/inst/o[3]_INST_0/O
                         net (fo=119, routed)         2.537    10.998    U1/U2/Regs_U/o[3]
    SLICE_X94Y132        LUT5 (Prop_lut5_I1_O)        0.043    11.041 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_238/O
                         net (fo=4, routed)           0.617    11.658    U1/U2/Regs_U/MUX2T1_32_0_U1_i_238_n_0
    SLICE_X95Y134        LUT6 (Prop_lut6_I0_O)        0.043    11.701 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_126/O
                         net (fo=2, routed)           0.360    12.061    U1/U2/Regs_U/MUX2T1_32_0_U1_i_126_n_0
    SLICE_X97Y135        LUT6 (Prop_lut6_I2_O)        0.043    12.104 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_44/O
                         net (fo=1, routed)           0.360    12.465    U1/U1/registers_reg[30][31]_38
    SLICE_X97Y135        LUT5 (Prop_lut5_I4_O)        0.043    12.508 r  U1/U1/MUX2T1_32_0_U1_i_4/O
                         net (fo=55, routed)          1.894    14.401    U4/addr_bus[28]
    SLICE_X103Y117       LUT5 (Prop_lut5_I0_O)        0.043    14.444 f  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.785    15.229    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X100Y119       LUT6 (Prop_lut6_I0_O)        0.043    15.272 f  U4/Cpu_data4bus[7]_INST_0/O
                         net (fo=26, routed)          1.107    16.379    U1/U2/Cpu_data4bus[7]
    SLICE_X100Y124       LUT6 (Prop_lut6_I4_O)        0.043    16.422 f  U1/U2/MUX4T1_32_0_U_i_14/O
                         net (fo=1, routed)           0.457    16.878    U1/U2/MUX4T1_32_0_U/inst/I1[18]
    SLICE_X97Y125        LUT6 (Prop_lut6_I0_O)        0.043    16.921 f  U1/U2/MUX4T1_32_0_U/inst/o[18]_INST_0/O
                         net (fo=32, routed)          1.933    18.854    U11/vga_debugger/reg_i_data[18]
    SLICE_X101Y145       LUT6 (Prop_lut6_I0_O)        0.043    18.897 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_656/O
                         net (fo=1, routed)           0.453    19.350    U11/vga_debugger/display_data_reg_0_63_0_2_i_656_n_0
    SLICE_X98Y145        LUT6 (Prop_lut6_I5_O)        0.043    19.393 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_307/O
                         net (fo=1, routed)           0.244    19.638    U11/vga_debugger/display_data_reg_0_63_0_2_i_307_n_0
    SLICE_X98Y145        LUT6 (Prop_lut6_I5_O)        0.043    19.681 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_115/O
                         net (fo=1, routed)           0.438    20.119    U11/vga_debugger/display_data_reg_0_63_0_2_i_115_n_0
    SLICE_X98Y143        LUT5 (Prop_lut5_I0_O)        0.043    20.162 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.625    20.787    U11/vga_debugger/display_data_reg_0_63_0_2_i_47_n_0
    SLICE_X100Y139       LUT6 (Prop_lut6_I1_O)        0.043    20.830 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.525    21.355    U11/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X99Y137        LUT6 (Prop_lut6_I3_O)        0.043    21.398 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.015    22.414    U11/vga_debugger/dynamic_hex[2]
    SLICE_X90Y115        LUT3 (Prop_lut3_I1_O)        0.043    22.457 r  U11/vga_debugger/display_data_reg_0_63_3_5_i_1/O
                         net (fo=64, routed)          3.264    25.720    U11/vga_display/display_data_reg_3200_3263_3_5/DIA
    SLICE_X72Y89         RAMD64E                                      r  U11/vga_display/display_data_reg_3200_3263_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/PC_U/Q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/vga_display/display_data_reg_3136_3199_3_5/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.653ns  (logic 1.496ns (5.832%)  route 24.157ns (94.168%))
  Logic Levels:           23  (FDCE=1 LUT3=2 LUT5=5 LUT6=13 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y117        FDCE                         0.000     0.000 r  U1/U2/PC_U/Q_reg[4]/C
    SLICE_X92Y117        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  U1/U2/PC_U/Q_reg[4]/Q
                         net (fo=83, routed)          1.398     1.657    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X107Y116       LUT6 (Prop_lut6_I3_O)        0.043     1.700 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.700    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4_n_0
    SLICE_X107Y116       MUXF7 (Prop_muxf7_I0_O)      0.107     1.807 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.237     2.043    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2_n_0
    SLICE_X107Y116       LUT5 (Prop_lut5_I3_O)        0.124     2.167 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=263, routed)         4.159     6.326    U1/U2/Regs_U/spo[9]
    SLICE_X80Y139        LUT6 (Prop_lut6_I4_O)        0.043     6.369 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_418/O
                         net (fo=1, routed)           0.000     6.369    U1/U2/Regs_U/MUX2T1_32_0_U2_i_418_n_0
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I1_O)      0.108     6.477 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_177/O
                         net (fo=1, routed)           0.523     7.000    U1/U2/Regs_U/MUX2T1_32_0_U2_i_177_n_0
    SLICE_X83Y139        LUT6 (Prop_lut6_I0_O)        0.124     7.124 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_29/O
                         net (fo=5, routed)           1.294     8.418    U1/U2/MUX2T1_32_0_U2/inst/I0[3]
    SLICE_X94Y123        LUT3 (Prop_lut3_I1_O)        0.043     8.461 r  U1/U2/MUX2T1_32_0_U2/inst/o[3]_INST_0/O
                         net (fo=119, routed)         2.537    10.998    U1/U2/Regs_U/o[3]
    SLICE_X94Y132        LUT5 (Prop_lut5_I1_O)        0.043    11.041 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_238/O
                         net (fo=4, routed)           0.617    11.658    U1/U2/Regs_U/MUX2T1_32_0_U1_i_238_n_0
    SLICE_X95Y134        LUT6 (Prop_lut6_I0_O)        0.043    11.701 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_126/O
                         net (fo=2, routed)           0.360    12.061    U1/U2/Regs_U/MUX2T1_32_0_U1_i_126_n_0
    SLICE_X97Y135        LUT6 (Prop_lut6_I2_O)        0.043    12.104 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_44/O
                         net (fo=1, routed)           0.360    12.465    U1/U1/registers_reg[30][31]_38
    SLICE_X97Y135        LUT5 (Prop_lut5_I4_O)        0.043    12.508 r  U1/U1/MUX2T1_32_0_U1_i_4/O
                         net (fo=55, routed)          1.894    14.401    U4/addr_bus[28]
    SLICE_X103Y117       LUT5 (Prop_lut5_I0_O)        0.043    14.444 f  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.785    15.229    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X100Y119       LUT6 (Prop_lut6_I0_O)        0.043    15.272 f  U4/Cpu_data4bus[7]_INST_0/O
                         net (fo=26, routed)          1.107    16.379    U1/U2/Cpu_data4bus[7]
    SLICE_X100Y124       LUT6 (Prop_lut6_I4_O)        0.043    16.422 f  U1/U2/MUX4T1_32_0_U_i_14/O
                         net (fo=1, routed)           0.457    16.878    U1/U2/MUX4T1_32_0_U/inst/I1[18]
    SLICE_X97Y125        LUT6 (Prop_lut6_I0_O)        0.043    16.921 f  U1/U2/MUX4T1_32_0_U/inst/o[18]_INST_0/O
                         net (fo=32, routed)          1.933    18.854    U11/vga_debugger/reg_i_data[18]
    SLICE_X101Y145       LUT6 (Prop_lut6_I0_O)        0.043    18.897 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_656/O
                         net (fo=1, routed)           0.453    19.350    U11/vga_debugger/display_data_reg_0_63_0_2_i_656_n_0
    SLICE_X98Y145        LUT6 (Prop_lut6_I5_O)        0.043    19.393 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_307/O
                         net (fo=1, routed)           0.244    19.638    U11/vga_debugger/display_data_reg_0_63_0_2_i_307_n_0
    SLICE_X98Y145        LUT6 (Prop_lut6_I5_O)        0.043    19.681 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_115/O
                         net (fo=1, routed)           0.438    20.119    U11/vga_debugger/display_data_reg_0_63_0_2_i_115_n_0
    SLICE_X98Y143        LUT5 (Prop_lut5_I0_O)        0.043    20.162 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.625    20.787    U11/vga_debugger/display_data_reg_0_63_0_2_i_47_n_0
    SLICE_X100Y139       LUT6 (Prop_lut6_I1_O)        0.043    20.830 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.525    21.355    U11/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X99Y137        LUT6 (Prop_lut6_I3_O)        0.043    21.398 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.015    22.414    U11/vga_debugger/dynamic_hex[2]
    SLICE_X90Y115        LUT3 (Prop_lut3_I1_O)        0.043    22.457 r  U11/vga_debugger/display_data_reg_0_63_3_5_i_1/O
                         net (fo=64, routed)          3.196    25.653    U11/vga_display/display_data_reg_3136_3199_3_5/DIA
    SLICE_X74Y89         RAMD64E                                      r  U11/vga_display/display_data_reg_3136_3199_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/PC_U/Q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/vga_display/display_data_reg_3840_3903_3_5/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.555ns  (logic 1.496ns (5.854%)  route 24.059ns (94.146%))
  Logic Levels:           23  (FDCE=1 LUT3=2 LUT5=5 LUT6=13 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y117        FDCE                         0.000     0.000 r  U1/U2/PC_U/Q_reg[4]/C
    SLICE_X92Y117        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  U1/U2/PC_U/Q_reg[4]/Q
                         net (fo=83, routed)          1.398     1.657    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X107Y116       LUT6 (Prop_lut6_I3_O)        0.043     1.700 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.700    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4_n_0
    SLICE_X107Y116       MUXF7 (Prop_muxf7_I0_O)      0.107     1.807 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.237     2.043    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2_n_0
    SLICE_X107Y116       LUT5 (Prop_lut5_I3_O)        0.124     2.167 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=263, routed)         4.159     6.326    U1/U2/Regs_U/spo[9]
    SLICE_X80Y139        LUT6 (Prop_lut6_I4_O)        0.043     6.369 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_418/O
                         net (fo=1, routed)           0.000     6.369    U1/U2/Regs_U/MUX2T1_32_0_U2_i_418_n_0
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I1_O)      0.108     6.477 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_177/O
                         net (fo=1, routed)           0.523     7.000    U1/U2/Regs_U/MUX2T1_32_0_U2_i_177_n_0
    SLICE_X83Y139        LUT6 (Prop_lut6_I0_O)        0.124     7.124 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_29/O
                         net (fo=5, routed)           1.294     8.418    U1/U2/MUX2T1_32_0_U2/inst/I0[3]
    SLICE_X94Y123        LUT3 (Prop_lut3_I1_O)        0.043     8.461 r  U1/U2/MUX2T1_32_0_U2/inst/o[3]_INST_0/O
                         net (fo=119, routed)         2.537    10.998    U1/U2/Regs_U/o[3]
    SLICE_X94Y132        LUT5 (Prop_lut5_I1_O)        0.043    11.041 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_238/O
                         net (fo=4, routed)           0.617    11.658    U1/U2/Regs_U/MUX2T1_32_0_U1_i_238_n_0
    SLICE_X95Y134        LUT6 (Prop_lut6_I0_O)        0.043    11.701 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_126/O
                         net (fo=2, routed)           0.360    12.061    U1/U2/Regs_U/MUX2T1_32_0_U1_i_126_n_0
    SLICE_X97Y135        LUT6 (Prop_lut6_I2_O)        0.043    12.104 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_44/O
                         net (fo=1, routed)           0.360    12.465    U1/U1/registers_reg[30][31]_38
    SLICE_X97Y135        LUT5 (Prop_lut5_I4_O)        0.043    12.508 r  U1/U1/MUX2T1_32_0_U1_i_4/O
                         net (fo=55, routed)          1.894    14.401    U4/addr_bus[28]
    SLICE_X103Y117       LUT5 (Prop_lut5_I0_O)        0.043    14.444 f  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.785    15.229    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X100Y119       LUT6 (Prop_lut6_I0_O)        0.043    15.272 f  U4/Cpu_data4bus[7]_INST_0/O
                         net (fo=26, routed)          1.107    16.379    U1/U2/Cpu_data4bus[7]
    SLICE_X100Y124       LUT6 (Prop_lut6_I4_O)        0.043    16.422 f  U1/U2/MUX4T1_32_0_U_i_14/O
                         net (fo=1, routed)           0.457    16.878    U1/U2/MUX4T1_32_0_U/inst/I1[18]
    SLICE_X97Y125        LUT6 (Prop_lut6_I0_O)        0.043    16.921 f  U1/U2/MUX4T1_32_0_U/inst/o[18]_INST_0/O
                         net (fo=32, routed)          1.933    18.854    U11/vga_debugger/reg_i_data[18]
    SLICE_X101Y145       LUT6 (Prop_lut6_I0_O)        0.043    18.897 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_656/O
                         net (fo=1, routed)           0.453    19.350    U11/vga_debugger/display_data_reg_0_63_0_2_i_656_n_0
    SLICE_X98Y145        LUT6 (Prop_lut6_I5_O)        0.043    19.393 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_307/O
                         net (fo=1, routed)           0.244    19.638    U11/vga_debugger/display_data_reg_0_63_0_2_i_307_n_0
    SLICE_X98Y145        LUT6 (Prop_lut6_I5_O)        0.043    19.681 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_115/O
                         net (fo=1, routed)           0.438    20.119    U11/vga_debugger/display_data_reg_0_63_0_2_i_115_n_0
    SLICE_X98Y143        LUT5 (Prop_lut5_I0_O)        0.043    20.162 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.625    20.787    U11/vga_debugger/display_data_reg_0_63_0_2_i_47_n_0
    SLICE_X100Y139       LUT6 (Prop_lut6_I1_O)        0.043    20.830 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.525    21.355    U11/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X99Y137        LUT6 (Prop_lut6_I3_O)        0.043    21.398 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.015    22.414    U11/vga_debugger/dynamic_hex[2]
    SLICE_X90Y115        LUT3 (Prop_lut3_I1_O)        0.043    22.457 r  U11/vga_debugger/display_data_reg_0_63_3_5_i_1/O
                         net (fo=64, routed)          3.098    25.555    U11/vga_display/display_data_reg_3840_3903_3_5/DIA
    SLICE_X74Y91         RAMD64E                                      r  U11/vga_display/display_data_reg_3840_3903_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/PC_U/Q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/vga_display/display_data_reg_3392_3455_3_5/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.530ns  (logic 1.496ns (5.860%)  route 24.034ns (94.140%))
  Logic Levels:           23  (FDCE=1 LUT3=2 LUT5=5 LUT6=13 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y117        FDCE                         0.000     0.000 r  U1/U2/PC_U/Q_reg[4]/C
    SLICE_X92Y117        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  U1/U2/PC_U/Q_reg[4]/Q
                         net (fo=83, routed)          1.398     1.657    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X107Y116       LUT6 (Prop_lut6_I3_O)        0.043     1.700 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.700    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4_n_0
    SLICE_X107Y116       MUXF7 (Prop_muxf7_I0_O)      0.107     1.807 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.237     2.043    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2_n_0
    SLICE_X107Y116       LUT5 (Prop_lut5_I3_O)        0.124     2.167 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=263, routed)         4.159     6.326    U1/U2/Regs_U/spo[9]
    SLICE_X80Y139        LUT6 (Prop_lut6_I4_O)        0.043     6.369 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_418/O
                         net (fo=1, routed)           0.000     6.369    U1/U2/Regs_U/MUX2T1_32_0_U2_i_418_n_0
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I1_O)      0.108     6.477 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_177/O
                         net (fo=1, routed)           0.523     7.000    U1/U2/Regs_U/MUX2T1_32_0_U2_i_177_n_0
    SLICE_X83Y139        LUT6 (Prop_lut6_I0_O)        0.124     7.124 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_29/O
                         net (fo=5, routed)           1.294     8.418    U1/U2/MUX2T1_32_0_U2/inst/I0[3]
    SLICE_X94Y123        LUT3 (Prop_lut3_I1_O)        0.043     8.461 r  U1/U2/MUX2T1_32_0_U2/inst/o[3]_INST_0/O
                         net (fo=119, routed)         2.537    10.998    U1/U2/Regs_U/o[3]
    SLICE_X94Y132        LUT5 (Prop_lut5_I1_O)        0.043    11.041 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_238/O
                         net (fo=4, routed)           0.617    11.658    U1/U2/Regs_U/MUX2T1_32_0_U1_i_238_n_0
    SLICE_X95Y134        LUT6 (Prop_lut6_I0_O)        0.043    11.701 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_126/O
                         net (fo=2, routed)           0.360    12.061    U1/U2/Regs_U/MUX2T1_32_0_U1_i_126_n_0
    SLICE_X97Y135        LUT6 (Prop_lut6_I2_O)        0.043    12.104 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_44/O
                         net (fo=1, routed)           0.360    12.465    U1/U1/registers_reg[30][31]_38
    SLICE_X97Y135        LUT5 (Prop_lut5_I4_O)        0.043    12.508 r  U1/U1/MUX2T1_32_0_U1_i_4/O
                         net (fo=55, routed)          1.894    14.401    U4/addr_bus[28]
    SLICE_X103Y117       LUT5 (Prop_lut5_I0_O)        0.043    14.444 f  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.785    15.229    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X100Y119       LUT6 (Prop_lut6_I0_O)        0.043    15.272 f  U4/Cpu_data4bus[7]_INST_0/O
                         net (fo=26, routed)          1.107    16.379    U1/U2/Cpu_data4bus[7]
    SLICE_X100Y124       LUT6 (Prop_lut6_I4_O)        0.043    16.422 f  U1/U2/MUX4T1_32_0_U_i_14/O
                         net (fo=1, routed)           0.457    16.878    U1/U2/MUX4T1_32_0_U/inst/I1[18]
    SLICE_X97Y125        LUT6 (Prop_lut6_I0_O)        0.043    16.921 f  U1/U2/MUX4T1_32_0_U/inst/o[18]_INST_0/O
                         net (fo=32, routed)          1.933    18.854    U11/vga_debugger/reg_i_data[18]
    SLICE_X101Y145       LUT6 (Prop_lut6_I0_O)        0.043    18.897 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_656/O
                         net (fo=1, routed)           0.453    19.350    U11/vga_debugger/display_data_reg_0_63_0_2_i_656_n_0
    SLICE_X98Y145        LUT6 (Prop_lut6_I5_O)        0.043    19.393 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_307/O
                         net (fo=1, routed)           0.244    19.638    U11/vga_debugger/display_data_reg_0_63_0_2_i_307_n_0
    SLICE_X98Y145        LUT6 (Prop_lut6_I5_O)        0.043    19.681 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_115/O
                         net (fo=1, routed)           0.438    20.119    U11/vga_debugger/display_data_reg_0_63_0_2_i_115_n_0
    SLICE_X98Y143        LUT5 (Prop_lut5_I0_O)        0.043    20.162 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.625    20.787    U11/vga_debugger/display_data_reg_0_63_0_2_i_47_n_0
    SLICE_X100Y139       LUT6 (Prop_lut6_I1_O)        0.043    20.830 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.525    21.355    U11/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X99Y137        LUT6 (Prop_lut6_I3_O)        0.043    21.398 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.015    22.414    U11/vga_debugger/dynamic_hex[2]
    SLICE_X90Y115        LUT3 (Prop_lut3_I1_O)        0.043    22.457 r  U11/vga_debugger/display_data_reg_0_63_3_5_i_1/O
                         net (fo=64, routed)          3.073    25.530    U11/vga_display/display_data_reg_3392_3455_3_5/DIA
    SLICE_X76Y93         RAMD64E                                      r  U11/vga_display/display_data_reg_3392_3455_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/PC_U/Q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/vga_display/display_data_reg_3904_3967_3_5/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.455ns  (logic 1.496ns (5.877%)  route 23.959ns (94.123%))
  Logic Levels:           23  (FDCE=1 LUT3=2 LUT5=5 LUT6=13 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y117        FDCE                         0.000     0.000 r  U1/U2/PC_U/Q_reg[4]/C
    SLICE_X92Y117        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  U1/U2/PC_U/Q_reg[4]/Q
                         net (fo=83, routed)          1.398     1.657    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X107Y116       LUT6 (Prop_lut6_I3_O)        0.043     1.700 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.700    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4_n_0
    SLICE_X107Y116       MUXF7 (Prop_muxf7_I0_O)      0.107     1.807 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.237     2.043    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2_n_0
    SLICE_X107Y116       LUT5 (Prop_lut5_I3_O)        0.124     2.167 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=263, routed)         4.159     6.326    U1/U2/Regs_U/spo[9]
    SLICE_X80Y139        LUT6 (Prop_lut6_I4_O)        0.043     6.369 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_418/O
                         net (fo=1, routed)           0.000     6.369    U1/U2/Regs_U/MUX2T1_32_0_U2_i_418_n_0
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I1_O)      0.108     6.477 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_177/O
                         net (fo=1, routed)           0.523     7.000    U1/U2/Regs_U/MUX2T1_32_0_U2_i_177_n_0
    SLICE_X83Y139        LUT6 (Prop_lut6_I0_O)        0.124     7.124 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_29/O
                         net (fo=5, routed)           1.294     8.418    U1/U2/MUX2T1_32_0_U2/inst/I0[3]
    SLICE_X94Y123        LUT3 (Prop_lut3_I1_O)        0.043     8.461 r  U1/U2/MUX2T1_32_0_U2/inst/o[3]_INST_0/O
                         net (fo=119, routed)         2.537    10.998    U1/U2/Regs_U/o[3]
    SLICE_X94Y132        LUT5 (Prop_lut5_I1_O)        0.043    11.041 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_238/O
                         net (fo=4, routed)           0.617    11.658    U1/U2/Regs_U/MUX2T1_32_0_U1_i_238_n_0
    SLICE_X95Y134        LUT6 (Prop_lut6_I0_O)        0.043    11.701 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_126/O
                         net (fo=2, routed)           0.360    12.061    U1/U2/Regs_U/MUX2T1_32_0_U1_i_126_n_0
    SLICE_X97Y135        LUT6 (Prop_lut6_I2_O)        0.043    12.104 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_44/O
                         net (fo=1, routed)           0.360    12.465    U1/U1/registers_reg[30][31]_38
    SLICE_X97Y135        LUT5 (Prop_lut5_I4_O)        0.043    12.508 r  U1/U1/MUX2T1_32_0_U1_i_4/O
                         net (fo=55, routed)          1.894    14.401    U4/addr_bus[28]
    SLICE_X103Y117       LUT5 (Prop_lut5_I0_O)        0.043    14.444 f  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.785    15.229    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X100Y119       LUT6 (Prop_lut6_I0_O)        0.043    15.272 f  U4/Cpu_data4bus[7]_INST_0/O
                         net (fo=26, routed)          1.107    16.379    U1/U2/Cpu_data4bus[7]
    SLICE_X100Y124       LUT6 (Prop_lut6_I4_O)        0.043    16.422 f  U1/U2/MUX4T1_32_0_U_i_14/O
                         net (fo=1, routed)           0.457    16.878    U1/U2/MUX4T1_32_0_U/inst/I1[18]
    SLICE_X97Y125        LUT6 (Prop_lut6_I0_O)        0.043    16.921 f  U1/U2/MUX4T1_32_0_U/inst/o[18]_INST_0/O
                         net (fo=32, routed)          1.933    18.854    U11/vga_debugger/reg_i_data[18]
    SLICE_X101Y145       LUT6 (Prop_lut6_I0_O)        0.043    18.897 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_656/O
                         net (fo=1, routed)           0.453    19.350    U11/vga_debugger/display_data_reg_0_63_0_2_i_656_n_0
    SLICE_X98Y145        LUT6 (Prop_lut6_I5_O)        0.043    19.393 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_307/O
                         net (fo=1, routed)           0.244    19.638    U11/vga_debugger/display_data_reg_0_63_0_2_i_307_n_0
    SLICE_X98Y145        LUT6 (Prop_lut6_I5_O)        0.043    19.681 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_115/O
                         net (fo=1, routed)           0.438    20.119    U11/vga_debugger/display_data_reg_0_63_0_2_i_115_n_0
    SLICE_X98Y143        LUT5 (Prop_lut5_I0_O)        0.043    20.162 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.625    20.787    U11/vga_debugger/display_data_reg_0_63_0_2_i_47_n_0
    SLICE_X100Y139       LUT6 (Prop_lut6_I1_O)        0.043    20.830 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.525    21.355    U11/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X99Y137        LUT6 (Prop_lut6_I3_O)        0.043    21.398 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.015    22.414    U11/vga_debugger/dynamic_hex[2]
    SLICE_X90Y115        LUT3 (Prop_lut3_I1_O)        0.043    22.457 r  U11/vga_debugger/display_data_reg_0_63_3_5_i_1/O
                         net (fo=64, routed)          2.999    25.455    U11/vga_display/display_data_reg_3904_3967_3_5/DIA
    SLICE_X70Y91         RAMD64E                                      r  U11/vga_display/display_data_reg_3904_3967_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/PC_U/Q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/vga_display/display_data_reg_3712_3775_3_5/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.445ns  (logic 1.496ns (5.879%)  route 23.949ns (94.121%))
  Logic Levels:           23  (FDCE=1 LUT3=2 LUT5=5 LUT6=13 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y117        FDCE                         0.000     0.000 r  U1/U2/PC_U/Q_reg[4]/C
    SLICE_X92Y117        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  U1/U2/PC_U/Q_reg[4]/Q
                         net (fo=83, routed)          1.398     1.657    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X107Y116       LUT6 (Prop_lut6_I3_O)        0.043     1.700 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.700    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4_n_0
    SLICE_X107Y116       MUXF7 (Prop_muxf7_I0_O)      0.107     1.807 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.237     2.043    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2_n_0
    SLICE_X107Y116       LUT5 (Prop_lut5_I3_O)        0.124     2.167 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=263, routed)         4.159     6.326    U1/U2/Regs_U/spo[9]
    SLICE_X80Y139        LUT6 (Prop_lut6_I4_O)        0.043     6.369 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_418/O
                         net (fo=1, routed)           0.000     6.369    U1/U2/Regs_U/MUX2T1_32_0_U2_i_418_n_0
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I1_O)      0.108     6.477 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_177/O
                         net (fo=1, routed)           0.523     7.000    U1/U2/Regs_U/MUX2T1_32_0_U2_i_177_n_0
    SLICE_X83Y139        LUT6 (Prop_lut6_I0_O)        0.124     7.124 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_29/O
                         net (fo=5, routed)           1.294     8.418    U1/U2/MUX2T1_32_0_U2/inst/I0[3]
    SLICE_X94Y123        LUT3 (Prop_lut3_I1_O)        0.043     8.461 r  U1/U2/MUX2T1_32_0_U2/inst/o[3]_INST_0/O
                         net (fo=119, routed)         2.537    10.998    U1/U2/Regs_U/o[3]
    SLICE_X94Y132        LUT5 (Prop_lut5_I1_O)        0.043    11.041 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_238/O
                         net (fo=4, routed)           0.617    11.658    U1/U2/Regs_U/MUX2T1_32_0_U1_i_238_n_0
    SLICE_X95Y134        LUT6 (Prop_lut6_I0_O)        0.043    11.701 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_126/O
                         net (fo=2, routed)           0.360    12.061    U1/U2/Regs_U/MUX2T1_32_0_U1_i_126_n_0
    SLICE_X97Y135        LUT6 (Prop_lut6_I2_O)        0.043    12.104 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_44/O
                         net (fo=1, routed)           0.360    12.465    U1/U1/registers_reg[30][31]_38
    SLICE_X97Y135        LUT5 (Prop_lut5_I4_O)        0.043    12.508 r  U1/U1/MUX2T1_32_0_U1_i_4/O
                         net (fo=55, routed)          1.894    14.401    U4/addr_bus[28]
    SLICE_X103Y117       LUT5 (Prop_lut5_I0_O)        0.043    14.444 f  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.785    15.229    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X100Y119       LUT6 (Prop_lut6_I0_O)        0.043    15.272 f  U4/Cpu_data4bus[7]_INST_0/O
                         net (fo=26, routed)          1.107    16.379    U1/U2/Cpu_data4bus[7]
    SLICE_X100Y124       LUT6 (Prop_lut6_I4_O)        0.043    16.422 f  U1/U2/MUX4T1_32_0_U_i_14/O
                         net (fo=1, routed)           0.457    16.878    U1/U2/MUX4T1_32_0_U/inst/I1[18]
    SLICE_X97Y125        LUT6 (Prop_lut6_I0_O)        0.043    16.921 f  U1/U2/MUX4T1_32_0_U/inst/o[18]_INST_0/O
                         net (fo=32, routed)          1.933    18.854    U11/vga_debugger/reg_i_data[18]
    SLICE_X101Y145       LUT6 (Prop_lut6_I0_O)        0.043    18.897 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_656/O
                         net (fo=1, routed)           0.453    19.350    U11/vga_debugger/display_data_reg_0_63_0_2_i_656_n_0
    SLICE_X98Y145        LUT6 (Prop_lut6_I5_O)        0.043    19.393 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_307/O
                         net (fo=1, routed)           0.244    19.638    U11/vga_debugger/display_data_reg_0_63_0_2_i_307_n_0
    SLICE_X98Y145        LUT6 (Prop_lut6_I5_O)        0.043    19.681 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_115/O
                         net (fo=1, routed)           0.438    20.119    U11/vga_debugger/display_data_reg_0_63_0_2_i_115_n_0
    SLICE_X98Y143        LUT5 (Prop_lut5_I0_O)        0.043    20.162 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.625    20.787    U11/vga_debugger/display_data_reg_0_63_0_2_i_47_n_0
    SLICE_X100Y139       LUT6 (Prop_lut6_I1_O)        0.043    20.830 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.525    21.355    U11/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X99Y137        LUT6 (Prop_lut6_I3_O)        0.043    21.398 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.015    22.414    U11/vga_debugger/dynamic_hex[2]
    SLICE_X90Y115        LUT3 (Prop_lut3_I1_O)        0.043    22.457 r  U11/vga_debugger/display_data_reg_0_63_3_5_i_1/O
                         net (fo=64, routed)          2.988    25.445    U11/vga_display/display_data_reg_3712_3775_3_5/DIA
    SLICE_X76Y92         RAMD64E                                      r  U11/vga_display/display_data_reg_3712_3775_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/PC_U/Q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U11/vga_display/display_data_reg_3328_3391_3_5/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.372ns  (logic 1.496ns (5.896%)  route 23.876ns (94.104%))
  Logic Levels:           23  (FDCE=1 LUT3=2 LUT5=5 LUT6=13 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y117        FDCE                         0.000     0.000 r  U1/U2/PC_U/Q_reg[4]/C
    SLICE_X92Y117        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  U1/U2/PC_U/Q_reg[4]/Q
                         net (fo=83, routed)          1.398     1.657    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X107Y116       LUT6 (Prop_lut6_I3_O)        0.043     1.700 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.700    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_4_n_0
    SLICE_X107Y116       MUXF7 (Prop_muxf7_I0_O)      0.107     1.807 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.237     2.043    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2_n_0
    SLICE_X107Y116       LUT5 (Prop_lut5_I3_O)        0.124     2.167 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=263, routed)         4.159     6.326    U1/U2/Regs_U/spo[9]
    SLICE_X80Y139        LUT6 (Prop_lut6_I4_O)        0.043     6.369 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_418/O
                         net (fo=1, routed)           0.000     6.369    U1/U2/Regs_U/MUX2T1_32_0_U2_i_418_n_0
    SLICE_X80Y139        MUXF7 (Prop_muxf7_I1_O)      0.108     6.477 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_177/O
                         net (fo=1, routed)           0.523     7.000    U1/U2/Regs_U/MUX2T1_32_0_U2_i_177_n_0
    SLICE_X83Y139        LUT6 (Prop_lut6_I0_O)        0.124     7.124 r  U1/U2/Regs_U/MUX2T1_32_0_U2_i_29/O
                         net (fo=5, routed)           1.294     8.418    U1/U2/MUX2T1_32_0_U2/inst/I0[3]
    SLICE_X94Y123        LUT3 (Prop_lut3_I1_O)        0.043     8.461 r  U1/U2/MUX2T1_32_0_U2/inst/o[3]_INST_0/O
                         net (fo=119, routed)         2.537    10.998    U1/U2/Regs_U/o[3]
    SLICE_X94Y132        LUT5 (Prop_lut5_I1_O)        0.043    11.041 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_238/O
                         net (fo=4, routed)           0.617    11.658    U1/U2/Regs_U/MUX2T1_32_0_U1_i_238_n_0
    SLICE_X95Y134        LUT6 (Prop_lut6_I0_O)        0.043    11.701 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_126/O
                         net (fo=2, routed)           0.360    12.061    U1/U2/Regs_U/MUX2T1_32_0_U1_i_126_n_0
    SLICE_X97Y135        LUT6 (Prop_lut6_I2_O)        0.043    12.104 r  U1/U2/Regs_U/MUX2T1_32_0_U1_i_44/O
                         net (fo=1, routed)           0.360    12.465    U1/U1/registers_reg[30][31]_38
    SLICE_X97Y135        LUT5 (Prop_lut5_I4_O)        0.043    12.508 r  U1/U1/MUX2T1_32_0_U1_i_4/O
                         net (fo=55, routed)          1.894    14.401    U4/addr_bus[28]
    SLICE_X103Y117       LUT5 (Prop_lut5_I0_O)        0.043    14.444 f  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.785    15.229    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X100Y119       LUT6 (Prop_lut6_I0_O)        0.043    15.272 f  U4/Cpu_data4bus[7]_INST_0/O
                         net (fo=26, routed)          1.107    16.379    U1/U2/Cpu_data4bus[7]
    SLICE_X100Y124       LUT6 (Prop_lut6_I4_O)        0.043    16.422 f  U1/U2/MUX4T1_32_0_U_i_14/O
                         net (fo=1, routed)           0.457    16.878    U1/U2/MUX4T1_32_0_U/inst/I1[18]
    SLICE_X97Y125        LUT6 (Prop_lut6_I0_O)        0.043    16.921 f  U1/U2/MUX4T1_32_0_U/inst/o[18]_INST_0/O
                         net (fo=32, routed)          1.933    18.854    U11/vga_debugger/reg_i_data[18]
    SLICE_X101Y145       LUT6 (Prop_lut6_I0_O)        0.043    18.897 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_656/O
                         net (fo=1, routed)           0.453    19.350    U11/vga_debugger/display_data_reg_0_63_0_2_i_656_n_0
    SLICE_X98Y145        LUT6 (Prop_lut6_I5_O)        0.043    19.393 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_307/O
                         net (fo=1, routed)           0.244    19.638    U11/vga_debugger/display_data_reg_0_63_0_2_i_307_n_0
    SLICE_X98Y145        LUT6 (Prop_lut6_I5_O)        0.043    19.681 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_115/O
                         net (fo=1, routed)           0.438    20.119    U11/vga_debugger/display_data_reg_0_63_0_2_i_115_n_0
    SLICE_X98Y143        LUT5 (Prop_lut5_I0_O)        0.043    20.162 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.625    20.787    U11/vga_debugger/display_data_reg_0_63_0_2_i_47_n_0
    SLICE_X100Y139       LUT6 (Prop_lut6_I1_O)        0.043    20.830 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_25/O
                         net (fo=1, routed)           0.525    21.355    U11/vga_debugger/display_data_reg_0_63_0_2_i_25_n_0
    SLICE_X99Y137        LUT6 (Prop_lut6_I3_O)        0.043    21.398 f  U11/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.015    22.414    U11/vga_debugger/dynamic_hex[2]
    SLICE_X90Y115        LUT3 (Prop_lut3_I1_O)        0.043    22.457 r  U11/vga_debugger/display_data_reg_0_63_3_5_i_1/O
                         net (fo=64, routed)          2.916    25.372    U11/vga_display/display_data_reg_3328_3391_3_5/DIA
    SLICE_X76Y90         RAMD64E                                      r  U11/vga_display/display_data_reg_3328_3391_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U6/M2/buffer_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/M2/buffer_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y113        FDRE                         0.000     0.000 r  U6/M2/buffer_reg[14]/C
    SLICE_X93Y113        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  U6/M2/buffer_reg[14]/Q
                         net (fo=1, routed)           0.055     0.155    U6/M2/in10[13]
    SLICE_X92Y113        LUT6 (Prop_lut6_I0_O)        0.028     0.183 r  U6/M2/buffer[13]_i_1/O
                         net (fo=1, routed)           0.000     0.183    U6/M2/buffer[13]
    SLICE_X92Y113        FDRE                                         r  U6/M2/buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.135ns (68.047%)  route 0.063ns (31.953%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y126       FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[27]/C
    SLICE_X106Y126       FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter1_Lock_reg[27]/Q
                         net (fo=2, routed)           0.063     0.170    U10/counter1_Lock_reg_n_0_[27]
    SLICE_X107Y126       LUT6 (Prop_lut6_I4_O)        0.028     0.198 r  U10/counter1[26]_i_1/O
                         net (fo=1, routed)           0.000     0.198    U10/p_1_in[26]
    SLICE_X107Y126       FDCE                                         r  U10/counter1_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.135ns (68.047%)  route 0.063ns (31.953%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[12]/C
    SLICE_X106Y121       FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter2_Lock_reg[12]/Q
                         net (fo=2, routed)           0.063     0.170    U10/counter2_Lock_reg_n_0_[12]
    SLICE_X107Y121       LUT6 (Prop_lut6_I4_O)        0.028     0.198 r  U10/counter2[11]_i_1/O
                         net (fo=1, routed)           0.000     0.198    U10/counter2[11]_i_1_n_0
    SLICE_X107Y121       FDCE                                         r  U10/counter2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.135ns (68.047%)  route 0.063ns (31.953%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[22]/C
    SLICE_X106Y124       FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter2_Lock_reg[22]/Q
                         net (fo=2, routed)           0.063     0.170    U10/counter2_Lock_reg_n_0_[22]
    SLICE_X107Y124       LUT6 (Prop_lut6_I3_O)        0.028     0.198 r  U10/counter2[22]_i_1/O
                         net (fo=1, routed)           0.000     0.198    U10/counter2[22]_i_1_n_0
    SLICE_X107Y124       FDCE                                         r  U10/counter2_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.135ns (67.819%)  route 0.064ns (32.181%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[2]/C
    SLICE_X109Y118       FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter2_Lock_reg[2]/Q
                         net (fo=2, routed)           0.064     0.171    U10/counter2_Lock_reg_n_0_[2]
    SLICE_X108Y118       LUT6 (Prop_lut6_I3_O)        0.028     0.199 r  U10/counter2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.199    U10/counter2[2]_i_1_n_0
    SLICE_X108Y118       FDCE                                         r  U10/counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.135ns (67.705%)  route 0.064ns (32.295%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[22]/C
    SLICE_X106Y124       FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter2_Lock_reg[22]/Q
                         net (fo=2, routed)           0.064     0.171    U10/counter2_Lock_reg_n_0_[22]
    SLICE_X107Y124       LUT6 (Prop_lut6_I4_O)        0.028     0.199 r  U10/counter2[21]_i_1/O
                         net (fo=1, routed)           0.000     0.199    U10/counter2[21]_i_1_n_0
    SLICE_X107Y124       FDCE                                         r  U10/counter2_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.135ns (67.480%)  route 0.065ns (32.520%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[2]/C
    SLICE_X109Y118       FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter2_Lock_reg[2]/Q
                         net (fo=2, routed)           0.065     0.172    U10/counter2_Lock_reg_n_0_[2]
    SLICE_X108Y118       LUT6 (Prop_lut6_I4_O)        0.028     0.200 r  U10/counter2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.200    U10/counter2[1]_i_1_n_0
    SLICE_X108Y118       FDCE                                         r  U10/counter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.151ns (71.206%)  route 0.061ns (28.794%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y120       FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[15]/C
    SLICE_X104Y120       FDCE (Prop_fdce_C_Q)         0.123     0.123 r  U10/counter0_Lock_reg[15]/Q
                         net (fo=2, routed)           0.061     0.184    U10/counter0_Lock_reg_n_0_[15]
    SLICE_X105Y120       LUT6 (Prop_lut6_I3_O)        0.028     0.212 r  U10/counter0[14]_i_1/O
                         net (fo=1, routed)           0.000     0.212    U10/counter0[14]_i_1_n_0
    SLICE_X105Y120       FDCE                                         r  U10/counter0_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.151ns (71.206%)  route 0.061ns (28.794%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y123       FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[23]/C
    SLICE_X104Y123       FDCE (Prop_fdce_C_Q)         0.123     0.123 r  U10/counter0_Lock_reg[23]/Q
                         net (fo=2, routed)           0.061     0.184    U10/counter0_Lock_reg_n_0_[23]
    SLICE_X105Y123       LUT6 (Prop_lut6_I3_O)        0.028     0.212 r  U10/counter0[22]_i_1/O
                         net (fo=1, routed)           0.000     0.212    U10/counter0[22]_i_1_n_0
    SLICE_X105Y123       FDCE                                         r  U10/counter0_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.135ns (61.180%)  route 0.086ns (38.820%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[4]/C
    SLICE_X106Y117       FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U10/counter1_Lock_reg[4]/Q
                         net (fo=2, routed)           0.086     0.193    U10/counter1_Lock_reg_n_0_[4]
    SLICE_X107Y117       LUT6 (Prop_lut6_I3_O)        0.028     0.221 r  U10/counter1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.221    U10/p_1_in[4]
    SLICE_X107Y117       FDCE                                         r  U10/counter1_reg[4]/D
  -------------------------------------------------------------------    -------------------





