<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p815" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_815{left:606px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.9px;}
#t2_815{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_815{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_815{left:712px;bottom:51px;letter-spacing:0.1px;}
#t5_815{left:95px;bottom:878px;letter-spacing:0.15px;}
#t6_815{left:160px;bottom:878px;letter-spacing:0.11px;word-spacing:0.03px;}
#t7_815{left:160px;bottom:850px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t8_815{left:160px;bottom:834px;letter-spacing:-0.11px;}
#t9_815{left:160px;bottom:817px;letter-spacing:-0.11px;}
#ta_815{left:160px;bottom:797px;}
#tb_815{left:197px;bottom:797px;letter-spacing:-0.1px;}
#tc_815{left:197px;bottom:780px;letter-spacing:-0.14px;word-spacing:0.06px;}
#td_815{left:160px;bottom:760px;}
#te_815{left:197px;bottom:760px;letter-spacing:-0.1px;}
#tf_815{left:197px;bottom:743px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tg_815{left:160px;bottom:724px;}
#th_815{left:197px;bottom:724px;letter-spacing:-0.14px;word-spacing:0.03px;}
#ti_815{left:160px;bottom:696px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tj_815{left:160px;bottom:669px;letter-spacing:-0.17px;word-spacing:-0.63px;}
#tk_815{left:253px;bottom:669px;letter-spacing:-0.12px;word-spacing:-0.7px;}
#tl_815{left:160px;bottom:652px;letter-spacing:-0.11px;word-spacing:-0.22px;}
#tm_815{left:160px;bottom:635px;letter-spacing:-0.1px;}
#tn_815{left:160px;bottom:618px;letter-spacing:-0.12px;word-spacing:0.01px;}
#to_815{left:160px;bottom:591px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tp_815{left:160px;bottom:574px;letter-spacing:-0.14px;word-spacing:0.04px;}
#tq_815{left:160px;bottom:557px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tr_815{left:569px;bottom:557px;letter-spacing:-0.26px;word-spacing:0.15px;}
#ts_815{left:681px;bottom:557px;letter-spacing:-0.09px;}
#tt_815{left:160px;bottom:540px;letter-spacing:-0.12px;}
#tu_815{left:208px;bottom:507px;letter-spacing:0.13px;}
#tv_815{left:160px;bottom:487px;letter-spacing:-0.13px;word-spacing:0.05px;}
#tw_815{left:160px;bottom:442px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tx_815{left:447px;bottom:442px;letter-spacing:-0.11px;}
#ty_815{left:540px;bottom:442px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tz_815{left:160px;bottom:425px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t10_815{left:160px;bottom:383px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t11_815{left:160px;bottom:355px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t12_815{left:184px;bottom:329px;letter-spacing:-0.25px;word-spacing:0.04px;}
#t13_815{left:362px;bottom:329px;letter-spacing:-0.24px;}
#t14_815{left:184px;bottom:314px;letter-spacing:-0.25px;word-spacing:0.04px;}
#t15_815{left:362px;bottom:314px;letter-spacing:-0.24px;}
#t16_815{left:184px;bottom:299px;letter-spacing:-0.25px;word-spacing:0.04px;}
#t17_815{left:362px;bottom:299px;letter-spacing:-0.24px;}
#t18_815{left:184px;bottom:284px;letter-spacing:-0.25px;word-spacing:0.04px;}
#t19_815{left:362px;bottom:284px;letter-spacing:-0.24px;word-spacing:-0.03px;}
#t1a_815{left:160px;bottom:257px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1b_815{left:634px;bottom:257px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1c_815{left:696px;bottom:257px;letter-spacing:-0.17px;}
#t1d_815{left:160px;bottom:240px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1e_815{left:160px;bottom:223px;letter-spacing:-0.17px;word-spacing:0.04px;}
#t1f_815{left:160px;bottom:206px;letter-spacing:-0.16px;word-spacing:-0.27px;}
#t1g_815{left:160px;bottom:189px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t1h_815{left:160px;bottom:172px;letter-spacing:-0.19px;word-spacing:0.12px;}
#t1i_815{left:160px;bottom:145px;letter-spacing:-0.13px;word-spacing:-0.3px;}
#t1j_815{left:160px;bottom:128px;letter-spacing:-0.1px;word-spacing:-0.74px;}
#t1k_815{left:652px;bottom:129px;letter-spacing:-0.01px;}
#t1l_815{left:160px;bottom:111px;letter-spacing:-0.23px;}

.s1_815{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_815{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_815{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_815{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_815{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s6_815{font-size:15px;font-family:Times-Bold_4g2;color:#000;}
.s7_815{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s8_815{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.t.v0_815{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts815" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg815Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg815" style="-webkit-user-select: none;"><object width="825" height="990" data="815/815.svg" type="image/svg+xml" id="pdf815" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_815" class="t s1_815">Caches and Write Buffers </span>
<span id="t2_815" class="t s2_815">ARM DDI 0100I </span><span id="t3_815" class="t s1_815">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_815" class="t s2_815">B6-31 </span>
<span id="t5_815" class="t s3_815">B6.6.9 </span><span id="t6_815" class="t s3_815">Register 9: cache lockdown functions </span>
<span id="t7_815" class="t s4_815">One problem with caches is that although they normally improve average access time to data and </span>
<span id="t8_815" class="t s4_815">instructions, they usually increase the worst-case access time. This occurs for a number of reasons, </span>
<span id="t9_815" class="t s4_815">including: </span>
<span id="ta_815" class="t s4_815">• </span><span id="tb_815" class="t s4_815">there is a delay before the system determines that a cache miss has occurred and starts the main </span>
<span id="tc_815" class="t s4_815">memory access </span>
<span id="td_815" class="t s4_815">• </span><span id="te_815" class="t s4_815">if a write-back cache is being used, there might be a further delay because of the need to store the </span>
<span id="tf_815" class="t s4_815">contents of the cache line that is being re-allocated </span>
<span id="tg_815" class="t s4_815">• </span><span id="th_815" class="t s4_815">a whole cache line is loaded from main memory, not just the data requested by the ARM processor. </span>
<span id="ti_815" class="t s4_815">In real-time applications, this increase in the worst-case access time can be very significant. </span>
<span id="tj_815" class="t s5_815">Cache lockdown </span><span id="tk_815" class="t s4_815">is a feature of most ARM memory systems designed to alleviate this. It allows critical code </span>
<span id="tl_815" class="t s4_815">and data (for example, high-priority interrupt routines and the data they access) to be loaded into the cache </span>
<span id="tm_815" class="t s4_815">in such a way that the cache lines containing them are not subsequently re-allocated. This ensures that all </span>
<span id="tn_815" class="t s4_815">subsequent accesses to the code and data concerned are cache hits and therefore complete quickly. </span>
<span id="to_815" class="t s4_815">The ARM architecture supports four formats for the cache lockdown mechanism, known as Format A, </span>
<span id="tp_815" class="t s4_815">Format B, Format C and Format D. The Cache Type register in the System Control coprocessor (CP15 </span>
<span id="tq_815" class="t s4_815">register 0) contains information on the lockdown mechanism adopted, see </span><span id="tr_815" class="t s5_815">Cache Type register </span><span id="ts_815" class="t s4_815">on </span>
<span id="tt_815" class="t s4_815">page B6-14. </span>
<span id="tu_815" class="t s6_815">Note </span>
<span id="tv_815" class="t s4_815">Format B is deprecated in ARMv6. </span>
<span id="tw_815" class="t s4_815">Formats A, B, and C all operate on cache ways (see </span><span id="tx_815" class="t s5_815">Set-associativity </span><span id="ty_815" class="t s4_815">on page B6-5). Format D is a cache </span>
<span id="tz_815" class="t s4_815">entry locking mechanism. </span>
<span id="t10_815" class="t s3_815">General conditions applying to Format A, B &amp; C lockdown </span>
<span id="t11_815" class="t s4_815">The instructions used to access the CP15 register 9 lockdown registers are as follows: </span>
<span id="t12_815" class="t v0_815 s7_815">MCR p15, 0, Rd, c9, c0, 0 </span><span id="t13_815" class="t v0_815 s7_815">; write unified/data lockdown register </span>
<span id="t14_815" class="t v0_815 s7_815">MRC p15, 0, Rd, c9, c0, 0 </span><span id="t15_815" class="t v0_815 s7_815">; read unified/data lockdown register </span>
<span id="t16_815" class="t v0_815 s7_815">MCR p15, 0, Rd, c9, c0, 1 </span><span id="t17_815" class="t v0_815 s7_815">; write instruction lockdown register </span>
<span id="t18_815" class="t v0_815 s7_815">MRC p15, 0, Rd, c9, c0, 1 </span><span id="t19_815" class="t v0_815 s7_815">; read instruction lockdown register </span>
<span id="t1a_815" class="t s4_815">LINELEN, ASSOCIATIVITY and NSETS are the cache size parameters described in </span><span id="t1b_815" class="t s5_815">Cache size </span><span id="t1c_815" class="t s4_815">on </span>
<span id="t1d_815" class="t s4_815">page B6-6. A cache way consists of one cache line from each cache set and is labelled from 0 to </span>
<span id="t1e_815" class="t s4_815">ASSOCIATIVITY-1. Formats A, B, and C all use cache ways for lockdown granularity (the lockdown </span>
<span id="t1f_815" class="t s4_815">block). A cache locking scheme can use any number of lockdown blocks from 1 to ASSOCIATIVITY-1. If </span>
<span id="t1g_815" class="t s4_815">N lockdown blocks are locked down, they have indices 0 to N-1, and lockdown blocks N to </span>
<span id="t1h_815" class="t s4_815">ASSOCIATIVITY-1 are available for normal cache operation. </span>
<span id="t1i_815" class="t s4_815">A cache way based lockdown implementation must not lock down the entire cache. At least one cache way </span>
<span id="t1j_815" class="t s4_815">block must be left for normal cache operation. Failure to adhere to this restriction results in </span><span id="t1k_815" class="t s8_815">UNPREDICTABLE </span>
<span id="t1l_815" class="t s4_815">behavior. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
