 Nes_Snd_Emu 0.1.8. http://www.slack.net/~ant/ Copyright (C) 2003-2006 Shay Green. This module is free software; you
can redistribute it and/or modify it under the terms of the GNU Lesser
General Public License as published by the Free Software Foundation; either
version 2.1 of the License, or (at your option) any later version. This
module is distributed in the hope that it will be useful, but WITHOUT ANY
WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public License for more
details. You should have received a copy of the GNU Lesser General Public
License along with this module; if not, write to the Free Software Foundation,
Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA  sq and tnd must use a fixed point frac where 1.0 = FP_ONE_VOLUME was 0.1128   1.108 was 0.12765  1.175 was 0.0741   1.282 was 0.42545  1.058 must be even TODO: remove? prevent output transition frames earlier of next frame time or end time run oscs to present no more frames to run take frame-specific actions fall through clock length and sweep on frames 0 and 2 different bit for halt flag on triangle frame 2 is slightly shorter in mode 1 frame 1 is slightly shorter in mode 0 frame 3 is almost twice as long in mode 1 clock envelopes and linear counter every frame make times relative to new frame registers addr must be actual address (i.e. 0x40xx) Ignore addresses outside range Write to channel handle DMC specially load length counter reset square phase Channel enables dmc just enabled Frame mode mode 1 mode 0debug_printf( "%6d/%d Read $4015->$%02X\n", frame_delay, frame, result ); Nes_Snd_Emu 0.1.8. http://www.slack.net/~ant/ Copyright (C) 2003-2006 Shay Green. This module is free software; you
can redistribute it and/or modify it under the terms of the GNU Lesser
General Public License as published by the Free Software Foundation; either
version 2.1 of the License, or (at your option) any later version. This
module is distributed in the hope that it will be useful, but WITHOUT ANY
WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public License for more
details. You should have received a copy of the GNU Lesser General Public
License along with this module; if not, write to the Free Software Foundation,
Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA  sq and tnd must use a fixed point frac where 1.0 = FP_ONE_VOLUME was 0.1128   1.108 was 0.12765  1.175 was 0.0741   1.282 was 0.42545  1.058 must be even TODO: remove? prevent output transition frames earlier of next frame time or end time run oscs to present no more frames to run take frame-specific actions fall through clock length and sweep on frames 0 and 2 different bit for halt flag on triangle frame 2 is slightly shorter in mode 1 frame 1 is slightly shorter in mode 0 frame 3 is almost twice as long in mode 1 clock envelopes and linear counter every frame make times relative to new frame registers addr must be actual address (i.e. 0x40xx) Ignore addresses outside range Write to channel handle DMC specially load length counter reset square phase Channel enables dmc just enabled Frame mode mode 1 mode 0debug_printf( "%6d/%d Read $4015->$%02X\n", frame_delay, frame, result ); Nes_Snd_Emu 0.1.8. http://www.slack.net/~ant/ Copyright (C) 2003-2006 Shay Green. This module is free software; you
can redistribute it and/or modify it under the terms of the GNU Lesser
General Public License as published by the Free Software Foundation; either
version 2.1 of the License, or (at your option) any later version. This
module is distributed in the hope that it will be useful, but WITHOUT ANY
WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public License for more
details. You should have received a copy of the GNU Lesser General Public
License along with this module; if not, write to the Free Software Foundation,
Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA  sq and tnd must use a fixed point frac where 1.0 = FP_ONE_VOLUME was 0.1128   1.108 was 0.12765  1.175 was 0.0741   1.282 was 0.42545  1.058 must be even TODO: remove? prevent output transition frames earlier of next frame time or end time run oscs to present no more frames to run take frame-specific actions fall through clock length and sweep on frames 0 and 2 different bit for halt flag on triangle frame 2 is slightly shorter in mode 1 frame 1 is slightly shorter in mode 0 frame 3 is almost twice as long in mode 1 clock envelopes and linear counter every frame make times relative to new frame registers addr must be actual address (i.e. 0x40xx) Ignore addresses outside range Write to channel handle DMC specially load length counter reset square phase Channel enables dmc just enabled Frame mode mode 1 mode 0debug_printf( "%6d/%d Read $4015->$%02X\n", frame_delay, frame, result );