#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jun 15 10:30:43 2024
# Process ID: 15024
# Current directory: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/v_log
# Command line: vivado.exe -source ../scripts/script_main.tcl -mode batch -notrace -tclargs --run_board_selection
# Log file: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/v_log/vivado.log
# Journal file: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/v_log\vivado.jou
#-----------------------------------------------------------
source ../scripts/script_main.tcl -notrace
-----------------------------------------------------------------------
INFO:(TE) Load Settings Script finished
INFO:(TE) Load environment script finished
INFO:(TE) Load Vivado script finished
INFO:(TE) Load Utilities script finished
INFO:(TE) Load Vivado script finished
INFO:(TE) Load Vivado script finished
INFO:(TE) Load Designs script finished
INFO:(TE) Load User Command scripts finished
INFO:(TE) Load SDSoC script finished
-----------------------------------------------------------------------
-----------------------------------------------------------------------
INFO: [TE_INIT-3] Initial project names and paths:
  TE::VPROJ_NAME:           zynqberrydemo1 
  TE::VPROJ_PATH:           C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado 
  TE::VLABPROJ_PATH:        C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado_lab 
  TE::BOARDDEF_PATH:        C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/board_files 
  TE::FIRMWARE_PATH:        C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/firmware 
  TE::IP_PATH:              C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/ip_lib 
  TE::BD_PATH:              C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/block_design 
  TE::XDC_PATH:             C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints 
  TE::HDL_PATH:             C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/hdl 
  TE::SET_PATH:             C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/settings 
  TE::PETALINUX_PATH:				C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/os/petalinux 
  TE::WORKSPACE_HSI_PATH:   C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/workspace/hsi 
  TE::WORKSPACE_SDK_PATH:   C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/workspace/sdk 
  TE::LIB_PATH:             C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/sw_lib 
  TE::SCRIPT_PATH:          C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/scripts 
  TE::DOC_PATH:             C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/doc 
  TE::PREBUILT_BI_PATH:     C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/prebuilt/boot_images 
  TE::PREBUILT_HW_PATH:     C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/prebuilt/hardware 
  TE::PREBUILT_SW_PATH:     C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/prebuilt/software 
  TE::PREBUILT_OS_PATH:     C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/prebuilt/os 
  TE::PREBUILT_EXPORT_PATH: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/../export 
  TE::LOG_PATH:             C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/v_log 
  TE::BACKUP_PATH:          C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/backup 
  TE::ZIP_PATH:             C:/Program Files/7-Zip/7z.exe 
  TE::XRT_PATH:             C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/xrt 
  TE::XRT_USED:             false 
  TE::SDSOC_PATH:           C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/../SDSoC_PFM 
  TE::ADD_SD_PATH:          C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/misc/sd 
  TE::TMP_PATH:             C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/tmp 
  TE::XILINXGIT_DEVICETREE: B:/xilinx_git/device-tree-xlnx 
  TE::XILINXGIT_UBOOT:       
  TE::XILINXGIT_LINUX:       
  ------
-----------------------------------------------------------------------
INFO:(TE) Parameter Index: 0
INFO:(TE) Parameter Option: --run_board_selection
-----------------------------------------------------------------------
INFO: [TE_INIT-89] Run TE::INIT::run_board_selection
INFO: [TE_INIT-182] Source C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/settings/design_settings.tcl.
INFO: [TE_INIT-0] Script Info:
  Xilinx Directory:                           E:\Vivado_2020.2
  Vivado Version:                             Vivado v2020.2 (64-bit)
  TE Script Version:                          2020.2.9
  Board Part (Definition Files) CSV Version:  1.4
  Software IP CSV Version:                    2.4
  Board Design Modify CSV Version:            1.1
  ZIP ignore CSV Version:                     1.0
  ---
  Start project with:                         _create_win_setup
  ------
INFO: [TE_INIT-1] Script Environment:
  TIMEOUT Setting:        	120 
  RUNNING_JOBS Setting:    	4 
  Vivado Setting:       		1 
  LabTools Setting:     		0 
  VITIS Setting:        		0 
  SDSOC Setting(obsolete):	0 
  ------
INFO: [TE_INIT-3] Initial project names and paths:
  TE::VPROJ_NAME:           zynqberrydemo1 
  TE::VPROJ_PATH:           C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado 
  TE::VLABPROJ_PATH:        C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado_lab 
  TE::BOARDDEF_PATH:        C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/board_files 
  TE::FIRMWARE_PATH:        C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/firmware 
  TE::IP_PATH:              C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/ip_lib 
  TE::BD_PATH:              C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/block_design 
  TE::XDC_PATH:             C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints 
  TE::HDL_PATH:             C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/hdl 
  TE::SET_PATH:             C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/settings 
  TE::PETALINUX_PATH:				C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/os/petalinux 
  TE::WORKSPACE_HSI_PATH:   C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/workspace/hsi 
  TE::WORKSPACE_SDK_PATH:   C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/workspace/sdk 
  TE::LIB_PATH:             C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/sw_lib 
  TE::SCRIPT_PATH:          C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/scripts 
  TE::DOC_PATH:             C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/doc 
  TE::PREBUILT_BI_PATH:     C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/prebuilt/boot_images 
  TE::PREBUILT_HW_PATH:     C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/prebuilt/hardware 
  TE::PREBUILT_SW_PATH:     C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/prebuilt/software 
  TE::PREBUILT_OS_PATH:     C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/prebuilt/os 
  TE::PREBUILT_EXPORT_PATH: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/../export 
  TE::LOG_PATH:             C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/v_log 
  TE::BACKUP_PATH:          C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/backup 
  TE::ZIP_PATH:             C:/Program Files/7-Zip/7z.exe 
  TE::XRT_PATH:             C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/xrt 
  TE::XRT_USED:             false 
  TE::SDSOC_PATH:           C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/../SDSoC_PFM 
  TE::ADD_SD_PATH:          C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/misc/sd 
  TE::TMP_PATH:             C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/tmp 
  TE::XILINXGIT_DEVICETREE: B:/xilinx_git/device-tree-xlnx 
  TE::XILINXGIT_UBOOT:       
  TE::XILINXGIT_LINUX:       
  ------
INFO: [TE_INIT-16] Read board part definition list (File C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/board_files/TE0726_board_files.csv).
INFO: [TE_INIT-18] Read Software list (File: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/sw_lib/apps_list.csv).
INFO: [TE_INIT-189] Software Definition CSV version passed
INFO: [TE_INIT-191] Software Definition CSV Version analyze domain table header
INFO: [TE_INIT-193] Software Definition CSV Version analyze bsp table header
INFO: [TE_INIT-197] Software Definition CSV Version analyze app table header
INFO: [TE_INIT-22] Read ZIP ignore list (File: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/sw_lib/apps_list.csv).
INFO: [TE_UTIL-2] Following block designs were found: 
   C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/block_design/zsys_bd.tcl 
  ------
Last Input:<L>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|ID |Product ID          |SoC/FPGA Typ                  |SHORT DIR           |PCB REV                                 |DDR Size  |Flash Size|EMMC Size |Others                        |Notes                         |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|3  |TE0726-03M          |xc7z010clg225-1               |m_512MB             |REV03|REV02                             |512MB     |16MB      |NA        |NA                            |LPDDR3                        |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|4  |TE0726-03-07S-1C    |xc7z007sclg225-1              |7s_512MB            |REV03|REV02                             |512MB     |16MB      |NA        |NA                            |LPDDR3                        |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|8  |TE0726-03IM         |xc7z010clg225-1               |mi_512MB            |REV03|REV02                             |512MB     |16MB      |NA        |NA                            |LPDDR3                        |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|9  |TE0726-03-11C64-A   |xc7z007sclg225-1              |7s_512MB            |REV03|REV02                             |512MB     |16MB      |NA        |NA                            |LPDDR3                        |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|10 |TE0726-03-41I64-A   |xc7z010clg225-1               |mi_512MB            |REV03|REV02                             |512MB     |16MB      |NA        |NA                            |LPDDR3                        |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|11 |TE0726-03-41C64-A   |xc7z010clg225-1               |m_512MB             |REV03|REV02                             |512MB     |16MB      |NA        |NA                            |LPDDR3                        |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
------------------------------------------------------------------------
For better table view please resize windows to full screen!
------------------------------------------------------------------------
------------------
Select Module will be done in 2 steps: 
-----
Step 1: (select column filter): 
-Change module list size (for small monitors only), press: 'full' or 'small' 
-Display current module list, press: 'L' or 'l' 
-Restore whole module list, press: 'R' or 'r' 
-Reduce List by ID, press: 'ID' or 'id' or insert ID columns value directly(filter step is bypassed and id number is used) 
-Reduce List by Article Number, press: 'AN' or 'an' 
-Reduce List by SoC/FPGA, press: 'FPGA' or 'fpga' 
-Reduce List by PCB REV, press: 'PCB' or 'pcb' 
-Reduce List by DDR, press: 'DDR' or 'ddr' 
-Reduce List by Flash, press: 'FLASH' or 'flash' 
-Reduce List by EMMC, press: 'EMMC' or 'emmc' 
-Reduce List by Others, press: 'OTHERS' or 'others' 
-Reduce List by Notes, press: 'NOTES' or 'notes' 
-Exit without selection, press: 'Q' or 'q' 
-----------------------
Please Enter Option: 
Last Input:<3>
Note: Input will be compared with list elements, wildcard * possible. Ex.*1*
Go back to top menu with 'q' or 'Q'
Step 2: Insert ID:
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|ID |Product ID          |SoC/FPGA Typ                  |SHORT DIR           |PCB REV                                 |DDR Size  |Flash Size|EMMC Size |Others                        |Notes                         |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|3  |TE0726-03M          |xc7z010clg225-1               |m_512MB             |REV03|REV02                             |512MB     |16MB      |NA        |NA                            |LPDDR3                        |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
------------------------------------------------------------------------
You like to start with this device? y/N
What would you like to do?
- Create and open delivery binary folder, press 0
- Create vivado project, press 1
- Both, press 2
Board part csv name check:  3 is unique on position 0.
INFO: [TE_INIT-4] Board Part definition:
  TE::ID:             3 
  TE::PRODID:         TE0726-03M 
  TE::PARTNAME:       xc7z010clg225-1 
  TE::BOARDPART:      trenz.biz:te0726_10_1c:part0:3.1 
  TE::SHORTDIR:       m_512MB 
  TE::ZYNQFLASHTYP:   qspi-x4-single 
  TE::FPGAFLASHTYP:   s25fl128s-3.3v-qspi-x4-single 
  TE::PCB_REV:        REV03|REV02 
  TE::DDR_SIZE:       512MB 
  TE::FLASH_SIZE:     16MB 
  TE::EMMC_SIZE:      NA 
  TE::OTHERS:         NA 
  TE::NOTES:          LPDDR3 
  ------
INFO: [TE_INIT-129] Run TE::INIT::run_project 3 1 1 2
INFO: [TE_INIT-182] Source C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/settings/design_settings.tcl.
INFO: [TE_INIT-0] Script Info:
  Xilinx Directory:                           E:\Vivado_2020.2
  Vivado Version:                             Vivado v2020.2 (64-bit)
  TE Script Version:                          2020.2.9
  Board Part (Definition Files) CSV Version:  1.4
  Software IP CSV Version:                    2.4
  Board Design Modify CSV Version:            1.1
  ZIP ignore CSV Version:                     1.0
  ---
  Start project with:                         _create_win_setup
  ------
INFO: [TE_INIT-1] Script Environment:
  TIMEOUT Setting:        	120 
  RUNNING_JOBS Setting:    	4 
  Vivado Setting:       		1 
  LabTools Setting:     		0 
  VITIS Setting:        		0 
  SDSOC Setting(obsolete):	0 
  ------
INFO: [TE_INIT-3] Initial project names and paths:
  TE::VPROJ_NAME:           zynqberrydemo1 
  TE::VPROJ_PATH:           C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado 
  TE::VLABPROJ_PATH:        C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado_lab 
  TE::BOARDDEF_PATH:        C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/board_files 
  TE::FIRMWARE_PATH:        C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/firmware 
  TE::IP_PATH:              C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/ip_lib 
  TE::BD_PATH:              C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/block_design 
  TE::XDC_PATH:             C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints 
  TE::HDL_PATH:             C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/hdl 
  TE::SET_PATH:             C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/settings 
  TE::PETALINUX_PATH:				C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/os/petalinux 
  TE::WORKSPACE_HSI_PATH:   C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/workspace/hsi 
  TE::WORKSPACE_SDK_PATH:   C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/workspace/sdk 
  TE::LIB_PATH:             C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/sw_lib 
  TE::SCRIPT_PATH:          C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/scripts 
  TE::DOC_PATH:             C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/doc 
  TE::PREBUILT_BI_PATH:     C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/prebuilt/boot_images 
  TE::PREBUILT_HW_PATH:     C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/prebuilt/hardware 
  TE::PREBUILT_SW_PATH:     C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/prebuilt/software 
  TE::PREBUILT_OS_PATH:     C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/prebuilt/os 
  TE::PREBUILT_EXPORT_PATH: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/../export 
  TE::LOG_PATH:             C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/v_log 
  TE::BACKUP_PATH:          C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/backup 
  TE::ZIP_PATH:             C:/Program Files/7-Zip/7z.exe 
  TE::XRT_PATH:             C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/xrt 
  TE::XRT_USED:             false 
  TE::SDSOC_PATH:           C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/../SDSoC_PFM 
  TE::ADD_SD_PATH:          C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/misc/sd 
  TE::TMP_PATH:             C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/tmp 
  TE::XILINXGIT_DEVICETREE: B:/xilinx_git/device-tree-xlnx 
  TE::XILINXGIT_UBOOT:       
  TE::XILINXGIT_LINUX:       
  ------
INFO: [TE_INIT-16] Read board part definition list (File C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/board_files/TE0726_board_files.csv).
INFO: [TE_INIT-18] Read Software list (File: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/sw_lib/apps_list.csv).
INFO: [TE_INIT-189] Software Definition CSV version passed
INFO: [TE_INIT-191] Software Definition CSV Version analyze domain table header
INFO: [TE_INIT-193] Software Definition CSV Version analyze bsp table header
INFO: [TE_INIT-197] Software Definition CSV Version analyze app table header
INFO: [TE_INIT-22] Read ZIP ignore list (File: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/sw_lib/apps_list.csv).
Found ID: 3
Board part csv name check:  3 is unique on position 0.
INFO: [TE_INIT-4] Board Part definition:
  TE::ID:             3 
  TE::PRODID:         TE0726-03M 
  TE::PARTNAME:       xc7z010clg225-1 
  TE::BOARDPART:      trenz.biz:te0726_10_1c:part0:3.1 
  TE::SHORTDIR:       m_512MB 
  TE::ZYNQFLASHTYP:   qspi-x4-single 
  TE::FPGAFLASHTYP:   s25fl128s-3.3v-qspi-x4-single 
  TE::PCB_REV:        REV03|REV02 
  TE::DDR_SIZE:       512MB 
  TE::FLASH_SIZE:     16MB 
  TE::EMMC_SIZE:      NA 
  TE::OTHERS:         NA 
  TE::NOTES:          LPDDR3 
  ------
Generate new project (Path: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado).
INFO: [TE_INIT-69] Set Board Definition path: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/board_files
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1180.891 ; gain = 0.000
INFO: [TE_INIT-70] Set IP path : C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/ip_lib
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado_2020.2/Vivado/2020.2/data/ip'.
Start GUI...all other messages will be print inside the GUI TCL console of Vivado
Start import design
INFO: [TE_UTIL-8] Following xdc files were found: 
   C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/vivado_target.xdc 
 C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_bitgen_common.xdc 
 C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_common.xdc 
 C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_csi.xdc 
 C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_hdmi.xdc 
 C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_te0726.xdc 
 C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_timing.xdc 
  ------
Set processing order normal for C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/vivado_target.xdc
Set use for synthesis and implementation for C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/vivado_target.xdc
Set processing order normal for C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_bitgen_common.xdc
Set use for implementation only for C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_bitgen_common.xdc
Set processing order normal for C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_common.xdc
Set use for implementation only for C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_common.xdc
Set processing order normal for C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_csi.xdc
Set use for implementation only for C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_csi.xdc
Set processing order normal for C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_hdmi.xdc
Set use for implementation only for C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_hdmi.xdc
Set processing order normal for C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_te0726.xdc
Set use for implementation only for C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_te0726.xdc
Set processing order normal for C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_timing.xdc
Set use for implementation only for C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_timing.xdc
INFO: [TE_HW-13] Import HDL files.
INFO: [TE_UTIL-11] Following hdl files were found: 
   C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/hdl/clk_divider.vhd 
  ------
INFO: [TE_UTIL-2] Following block designs were found: 
   C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/block_design/zsys_bd.tcl 
  ------
INFO: [TE_INIT-8] Found BD-Design:
  TE::BD_TCLNAME:       zsys_bd 
  TE::PR_TOPLEVELNAME: zsys_wrapper 
  ------
  TE::IS_ZSYS:         true
INFO: [TE_UTIL-2] Following block designs were found: 
   C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/block_design/zsys_bd.tcl 
  ------
INFO: [TE_BD-0] This block design tcl-file was generate with Trenz Electronic GmbH Board Part:trenz.biz:te0726_10_1c:part0:3.1, FPGA: xc7z010clg225-1 at 2021-09-23T16:03:44.
INFO: [TE_BD-1] This block design tcl-file was modified by TE-Scripts. Modifications are labelled with comment tag  # #TE_MOD# on the Block-Design tcl-file.
INFO: [BD::TCL 103-2003] Currently there is no design <zsys> in project, so creating one...
Wrote  : <C:\Users\tdv20\Documents\SoC_Project\ZynqBerry_TE0726-03\zynqberrydemo1\vivado\zynqberrydemo1.srcs\sources_1\bd\zsys\zsys.bd> 
create_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1192.398 ; gain = 11.508
INFO: [BD::TCL 103-2004] Making design <zsys> as current_bd_design.
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "zsys".
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
trenz.biz:user:axi_reg32:* xilinx.com:ip:processing_system7:* xilinx.com:ip:xlconcat:* xilinx.com:ip:xlslice:* xilinx.com:ip:audio_formatter:* trenz.biz:user:axis_to_i2s:* xilinx.com:ip:i2s_receiver:* trenz.biz:user:i2s_to_pwm:* xilinx.com:ip:i2s_transmitter:* xilinx.com:ip:xadc_wiz:* xilinx.com:ip:xlconstant:* xilinx.com:ip:proc_sys_reset:* xilinx.com:ip:axi_vdma:* xilinx.com:ip:axis_data_fifo:* trenz.biz:user:axis_raw_demosaic:* trenz.biz:user:axis_raw_unpack:* trenz.biz:user:csi2_d_phy_rx:* trenz.biz:user:csi_to_axis:* trenz.biz:user:Video_IO_2_HDMI_TMDS:* trenz.biz:user:axis_fb_conv:* xilinx.com:ip:clk_wiz:* xilinx.com:ip:v_axi4s_vid_out:* xilinx.com:ip:v_tc:*  .
INFO: [BD::TCL 103-2020] Checking if the following modules exist in the project's sources:  
clk_divider clk_divider clk_divider  .
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/ip_lib'.
INFO: [Device 21-403] Loading part xc7z010clg225-1
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1717.746 ; gain = 285.023
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_DIVCLK_DIVIDE' from '5' to '10' has been ignored for IP 'video_out/clk_wiz_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '10.000' to '5.000' has been ignored for IP 'video_out/clk_wiz_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN2_PERIOD' from '10.000' to '10.0' has been ignored for IP 'video_out/clk_wiz_1'
Slave segment '/audio/audio_formatter_0/s_axi_lite/reg0' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
Slave segment '/axi_reg32_0/S_AXI/S_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C3_0000 [ 64K ]>.
Slave segment '/video_in/axi_vdma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4300_0000 [ 64K ]>.
Slave segment '/video_out/axi_vdma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4301_0000 [ 64K ]>.
Slave segment '/video_out/clk_wiz_1/s_axi_lite/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C4_0000 [ 64K ]>.
Slave segment '/audio/i2s_receiver_0/s_axi_ctrl/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C1_0000 [ 64K ]>.
Slave segment '/audio/i2s_transmitter_0/s_axi_ctrl/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C2_0000 [ 64K ]>.
Slave segment '/video_out/v_tc_0/ctrl/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C5_0000 [ 64K ]>.
Slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' is being assigned into address space '/audio/audio_formatter_0/m_axi_mm2s' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' is being assigned into address space '/audio/audio_formatter_0/m_axi_s2mm' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM' is being assigned into address space '/video_in/axi_vdma_0/Data_S2MM' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/video_out/axi_vdma_0/Data_MM2S' at <0x0000_0000 [ 512M ]>.
CRITICAL WARNING: [BD 41-1343] Reset pin /audio/audio_formatter_0/aud_mreset (associated clock /audio/audio_formatter_0/aud_mclk) is connected to reset source /resets/rst_proc_sys7_0_50M/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK3.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /video_out/clk_wiz_1 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /audio/axi_interconnect_1/s00_couplers/auto_us/S_AXI(0) and /audio/audio_formatter_0/m_axi_mm2s(4)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /audio/axi_interconnect_1/s01_couplers/auto_us/S_AXI(0) and /audio/audio_formatter_0/m_axi_s2mm(4)
WARNING: [BD 41-927] Following properties on pin /audio/xadc_wiz_0/m_axis_aclk have been updated from connected ip, but BD cell '/audio/xadc_wiz_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 159999985 
Please resolve any mismatches by directly setting properties on BD cell </audio/xadc_wiz_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /audio/xadc_wiz_0/s_axis_aclk have been updated from connected ip, but BD cell '/audio/xadc_wiz_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 159999985 
Please resolve any mismatches by directly setting properties on BD cell </audio/xadc_wiz_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /video_in/csi2_d_phy_rx_0/in_delay_clk have been updated from connected ip, but BD cell '/video_in/csi2_d_phy_rx_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 199999985 
Please resolve any mismatches by directly setting properties on BD cell </video_in/csi2_d_phy_rx_0> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1921.738 ; gain = 4.164
Wrote  : <C:\Users\tdv20\Documents\SoC_Project\ZynqBerry_TE0726-03\zynqberrydemo1\vivado\zynqberrydemo1.srcs\sources_1\bd\zsys\zsys.bd> 
Wrote  : <C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ui/bd_4addb273.ui> 
Reading block design file <C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/zsys.bd>...
Adding component instance block -- xilinx.com:ip:audio_formatter:1.0 - audio_formatter_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- trenz.biz:user:axis_to_i2s:1.0 - axis_to_i2s_0
Adding component instance block -- xilinx.com:module_ref:clk_divider:1.0 - clk_divider_0
Adding component instance block -- xilinx.com:module_ref:clk_divider:1.0 - clk_divider_1
Adding component instance block -- xilinx.com:module_ref:clk_divider:1.0 - clk_divider_2
Adding component instance block -- xilinx.com:ip:i2s_receiver:1.0 - i2s_receiver_0
Adding component instance block -- trenz.biz:user:i2s_to_pwm:1.0 - i2s_to_pwm_0
Adding component instance block -- xilinx.com:ip:i2s_transmitter:1.0 - i2s_transmitter_0
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- trenz.biz:user:axi_reg32:1.0 - axi_reg32_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - proc_sys7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_proc_sys7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_3
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_4
Adding component instance block -- trenz.biz:user:axis_raw_demosaic:1.0 - axis_raw_demosaic_0
Adding component instance block -- trenz.biz:user:axis_raw_unpack:1.0 - axis_raw_unpack_0
Adding component instance block -- trenz.biz:user:csi2_d_phy_rx:1.0 - csi2_d_phy_rx_0
Adding component instance block -- trenz.biz:user:csi_to_axis:1.0 - csi_to_axis_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- trenz.biz:user:Video_IO_2_HDMI_TMDS:1.0 - Video_IO_2_HDMI_TMDS_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- trenz.biz:user:axis_fb_conv:1.0 - axis_fb_conv_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Successfully read diagram <zsys> from block design file <C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/zsys.bd>
CRITICAL WARNING: [BD 41-1343] Reset pin /audio/audio_formatter_0/aud_mreset (associated clock /audio/audio_formatter_0/aud_mclk) is connected to reset source /resets/rst_proc_sys7_0_50M/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK3.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /video_out/clk_wiz_1 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /audio/axi_interconnect_1/s00_couplers/auto_us/S_AXI(0) and /audio/audio_formatter_0/m_axi_mm2s(4)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /audio/axi_interconnect_1/s01_couplers/auto_us/S_AXI(0) and /audio/audio_formatter_0/m_axi_s2mm(4)
WARNING: [BD 41-927] Following properties on pin /audio/xadc_wiz_0/m_axis_aclk have been updated from connected ip, but BD cell '/audio/xadc_wiz_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 159999985 
Please resolve any mismatches by directly setting properties on BD cell </audio/xadc_wiz_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /audio/xadc_wiz_0/s_axis_aclk have been updated from connected ip, but BD cell '/audio/xadc_wiz_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 159999985 
Please resolve any mismatches by directly setting properties on BD cell </audio/xadc_wiz_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /video_in/csi2_d_phy_rx_0/in_delay_clk have been updated from connected ip, but BD cell '/video_in/csi2_d_phy_rx_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 199999985 
Please resolve any mismatches by directly setting properties on BD cell </video_in/csi2_d_phy_rx_0> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1977.266 ; gain = 36.688
INFO: [BD 41-1662] The design 'zsys.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\tdv20\Documents\SoC_Project\ZynqBerry_TE0726-03\zynqberrydemo1\vivado\zynqberrydemo1.srcs\sources_1\bd\zsys\zsys.bd> 
Wrote  : <C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ui/bd_4addb273.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/audio/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/audio/axi_interconnect_1/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/audio/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/audio/axi_interconnect_1/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/audio/audio_formatter_0/s_axis_s2mm_tid'(8) to pin: '/audio/i2s_receiver_0/m_axis_aud_tid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/audio/i2s_transmitter_0/s_axis_aud_tid'(3) to pin: '/audio/audio_formatter_0/m_axis_mm2s_tid'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to pin: '/audio/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to pin: '/audio/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_WID'(6) to pin: '/audio/M00_AXI_wid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/audio/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/audio/axi_interconnect_1/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/audio/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/audio/axi_interconnect_1/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/audio/audio_formatter_0/s_axis_s2mm_tid'(8) to pin: '/audio/i2s_receiver_0/m_axis_aud_tid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/audio/i2s_transmitter_0/s_axis_aud_tid'(3) to pin: '/audio/audio_formatter_0/m_axis_mm2s_tid'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to pin: '/audio/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to pin: '/audio/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_WID'(6) to pin: '/audio/M00_AXI_wid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/sim/zsys.vhd
VHDL Output written to : c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/audio_formatter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/axis_to_i2s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/clk_divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/clk_divider_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/clk_divider_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/i2s_receiver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/i2s_to_pwm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/i2s_transmitter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_reg32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP1'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP2'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block resets/rst_proc_sys7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_in/axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_in/axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_in/axis_data_fifo_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_in/axis_data_fifo_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_in/axis_raw_demosaic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_in/axis_raw_unpack_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_in/csi2_d_phy_rx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_in/csi_to_axis_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_in/proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_in/proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_out/Video_IO_2_HDMI_TMDS_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_out/axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_out/axis_fb_conv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_out/clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_out/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_out/v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_us_0/zsys_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/axi_interconnect_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_us_1/zsys_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/axi_interconnect_1/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_pc_0/zsys_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_pc_1/zsys_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_pc_2/zsys_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_in/axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_pc_3/zsys_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_out/axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hw_handoff/zsys.hwh
Generated Block Design Tcl file c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hw_handoff/zsys_bd.tcl
Generated Hardware Definition File c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.hwdef
generate_target: Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 2066.703 ; gain = 89.438
INFO: [TE_HW-34] Generate top level wrapper
INFO: [Project 1-1716] Could not find the wrapper file C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd, checking in project .gen location instead.
INFO: [Vivado 12-12390] Found file C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd, adding it to Project
Wrote  : <C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ui/bd_4addb273.ui> 
INFO: [TE_INIT-139] Run project finished without Error. 
  ------
-----------------------------------------------------------------------
update_compile_order -fileset sources_1
open_bd_design {C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/zsys.bd}
Reading block design file <C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/zsys.bd>...
Adding component instance block -- xilinx.com:ip:audio_formatter:1.0 - audio_formatter_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- trenz.biz:user:axis_to_i2s:1.0 - axis_to_i2s_0
Adding component instance block -- xilinx.com:module_ref:clk_divider:1.0 - clk_divider_0
Adding component instance block -- xilinx.com:module_ref:clk_divider:1.0 - clk_divider_1
Adding component instance block -- xilinx.com:module_ref:clk_divider:1.0 - clk_divider_2
Adding component instance block -- xilinx.com:ip:i2s_receiver:1.0 - i2s_receiver_0
Adding component instance block -- trenz.biz:user:i2s_to_pwm:1.0 - i2s_to_pwm_0
Adding component instance block -- xilinx.com:ip:i2s_transmitter:1.0 - i2s_transmitter_0
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- trenz.biz:user:axi_reg32:1.0 - axi_reg32_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - proc_sys7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_proc_sys7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_3
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_4
Adding component instance block -- trenz.biz:user:axis_raw_demosaic:1.0 - axis_raw_demosaic_0
Adding component instance block -- trenz.biz:user:axis_raw_unpack:1.0 - axis_raw_unpack_0
Adding component instance block -- trenz.biz:user:csi2_d_phy_rx:1.0 - csi2_d_phy_rx_0
Adding component instance block -- trenz.biz:user:csi_to_axis:1.0 - csi_to_axis_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- trenz.biz:user:Video_IO_2_HDMI_TMDS:1.0 - Video_IO_2_HDMI_TMDS_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- trenz.biz:user:axis_fb_conv:1.0 - axis_fb_conv_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Successfully read diagram <zsys> from block design file <C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/zsys.bd>
regenerate_bd_layout
regenerate_bd_layout
TE::hw_build_design -export_prebuilt
Start Build Design.
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_Video_IO_2_HDMI_TMDS_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_audio_formatter_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_axi_reg32_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_axi_vdma_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_axi_vdma_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_axis_data_fifo_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_axis_data_fifo_3_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_axis_data_fifo_4_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_axis_fb_conv_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_axis_raw_demosaic_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_axis_raw_unpack_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_axis_to_i2s_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_clk_wiz_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_csi2_d_phy_rx_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_csi_to_axis_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_i2s_receiver_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_i2s_to_pwm_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_i2s_transmitter_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_proc_sys_reset_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_proc_sys_reset_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_rst_proc_sys7_0_50M_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_v_tc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_xadc_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_xbar_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP zsys_xbar_2
[Sat Jun 15 10:52:37 2024] Launched zsys_auto_us_0_synth_1, zsys_auto_us_1_synth_1, zsys_csi_to_axis_0_0_synth_1, zsys_axis_raw_unpack_0_0_synth_1, zsys_proc_sys_reset_0_0_synth_1, zsys_proc_sys_reset_1_0_synth_1, zsys_Video_IO_2_HDMI_TMDS_0_0_synth_1, zsys_csi2_d_phy_rx_0_0_synth_1, zsys_axi_vdma_0_1_synth_1, zsys_axis_raw_demosaic_0_0_synth_1, zsys_clk_wiz_1_0_synth_1, zsys_v_tc_0_0_synth_1, zsys_v_axi4s_vid_out_0_0_synth_1, zsys_axis_fb_conv_0_0_synth_1, zsys_axi_vdma_0_0_synth_1, zsys_axis_data_fifo_3_0_synth_1, zsys_axis_data_fifo_4_0_synth_1, zsys_axis_data_fifo_0_0_synth_1, zsys_clk_divider_2_0_synth_1, zsys_i2s_to_pwm_0_0_synth_1, zsys_xbar_0_synth_1, zsys_i2s_receiver_0_0_synth_1, zsys_i2s_transmitter_0_0_synth_1, zsys_axis_to_i2s_0_0_synth_1, zsys_xadc_wiz_0_0_synth_1, zsys_xbar_1_synth_1, zsys_audio_formatter_0_0_synth_1, zsys_clk_divider_0_0_synth_1, zsys_clk_divider_1_0_synth_1, zsys_rst_proc_sys7_0_50M_0_synth_1, zsys_axi_reg32_0_0_synth_1, zsys_processing_system7_0_0_synth_1, zsys_xbar_2_synth_1, zsys_auto_pc_2_synth_1, zsys_auto_pc_0_synth_1, zsys_auto_pc_1_synth_1, zsys_auto_pc_3_synth_1...
Run output will be captured here:
zsys_auto_us_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_auto_us_0_synth_1/runme.log
zsys_auto_us_1_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_auto_us_1_synth_1/runme.log
zsys_csi_to_axis_0_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_csi_to_axis_0_0_synth_1/runme.log
zsys_axis_raw_unpack_0_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_axis_raw_unpack_0_0_synth_1/runme.log
zsys_proc_sys_reset_0_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_proc_sys_reset_0_0_synth_1/runme.log
zsys_proc_sys_reset_1_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_proc_sys_reset_1_0_synth_1/runme.log
zsys_Video_IO_2_HDMI_TMDS_0_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_Video_IO_2_HDMI_TMDS_0_0_synth_1/runme.log
zsys_csi2_d_phy_rx_0_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_csi2_d_phy_rx_0_0_synth_1/runme.log
zsys_axi_vdma_0_1_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_axi_vdma_0_1_synth_1/runme.log
zsys_axis_raw_demosaic_0_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_axis_raw_demosaic_0_0_synth_1/runme.log
zsys_clk_wiz_1_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_clk_wiz_1_0_synth_1/runme.log
zsys_v_tc_0_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_v_tc_0_0_synth_1/runme.log
zsys_v_axi4s_vid_out_0_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_v_axi4s_vid_out_0_0_synth_1/runme.log
zsys_axis_fb_conv_0_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_axis_fb_conv_0_0_synth_1/runme.log
zsys_axi_vdma_0_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_axi_vdma_0_0_synth_1/runme.log
zsys_axis_data_fifo_3_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_axis_data_fifo_3_0_synth_1/runme.log
zsys_axis_data_fifo_4_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_axis_data_fifo_4_0_synth_1/runme.log
zsys_axis_data_fifo_0_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_axis_data_fifo_0_0_synth_1/runme.log
zsys_clk_divider_2_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_clk_divider_2_0_synth_1/runme.log
zsys_i2s_to_pwm_0_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_i2s_to_pwm_0_0_synth_1/runme.log
zsys_xbar_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_xbar_0_synth_1/runme.log
zsys_i2s_receiver_0_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_i2s_receiver_0_0_synth_1/runme.log
zsys_i2s_transmitter_0_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_i2s_transmitter_0_0_synth_1/runme.log
zsys_axis_to_i2s_0_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_axis_to_i2s_0_0_synth_1/runme.log
zsys_xadc_wiz_0_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_xadc_wiz_0_0_synth_1/runme.log
zsys_xbar_1_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_xbar_1_synth_1/runme.log
zsys_audio_formatter_0_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_audio_formatter_0_0_synth_1/runme.log
zsys_clk_divider_0_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_clk_divider_0_0_synth_1/runme.log
zsys_clk_divider_1_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_clk_divider_1_0_synth_1/runme.log
zsys_rst_proc_sys7_0_50M_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_rst_proc_sys7_0_50M_0_synth_1/runme.log
zsys_axi_reg32_0_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_axi_reg32_0_0_synth_1/runme.log
zsys_processing_system7_0_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_processing_system7_0_0_synth_1/runme.log
zsys_xbar_2_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_xbar_2_synth_1/runme.log
zsys_auto_pc_2_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_auto_pc_2_synth_1/runme.log
zsys_auto_pc_0_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_auto_pc_0_synth_1/runme.log
zsys_auto_pc_1_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_auto_pc_1_synth_1/runme.log
zsys_auto_pc_3_synth_1: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_auto_pc_3_synth_1/runme.log
[Sat Jun 15 10:52:38 2024] Launched synth_1...
Run output will be captured here: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2156.578 ; gain = 0.000
[Sat Jun 15 10:52:38 2024] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Sat Jun 15 10:52:44 2024] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Sat Jun 15 10:52:49 2024] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Sat Jun 15 10:52:55 2024] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Sat Jun 15 10:53:06 2024] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Sat Jun 15 10:53:16 2024] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Sat Jun 15 10:53:27 2024] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Sat Jun 15 10:53:38 2024] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Sat Jun 15 10:54:00 2024] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Sat Jun 15 10:54:21 2024] Waiting for synth_1 to finish (timeout in 118 minutes)...
[Sat Jun 15 10:54:43 2024] Waiting for synth_1 to finish (timeout in 118 minutes)...
[Sat Jun 15 10:55:04 2024] Waiting for synth_1 to finish (timeout in 118 minutes)...
[Sat Jun 15 10:55:47 2024] Waiting for synth_1 to finish (timeout in 117 minutes)...
[Sat Jun 15 10:56:30 2024] Waiting for synth_1 to finish (timeout in 116 minutes)...
[Sat Jun 15 10:57:13 2024] Waiting for synth_1 to finish (timeout in 115 minutes)...
[Sat Jun 15 10:57:55 2024] Waiting for synth_1 to finish (timeout in 115 minutes)...
[Sat Jun 15 10:59:20 2024] Waiting for synth_1 to finish (timeout in 113 minutes)...
[Sat Jun 15 11:00:43 2024] Waiting for synth_1 to finish (timeout in 112 minutes)...

*** Running vivado
    with args -log zsys_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zsys_wrapper.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source zsys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado_2020.2/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.cache/ip 
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1179.574 ; gain = 0.000
Command: synth_design -top zsys_wrapper -part xc7z010clg225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10092
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1227.254 ; gain = 47.680
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zsys_wrapper' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:55]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_0' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:203]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_1' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:210]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_10' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:217]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_11' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:224]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_12' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:231]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_13' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:238]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_14' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:245]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_15' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:252]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_16' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:259]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_17' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:266]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_18' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:273]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_19' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:280]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_2' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:287]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_20' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:294]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_21' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:301]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_22' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:308]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_23' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:315]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_3' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:322]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_4' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:329]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_5' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:336]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_6' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:343]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_7' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:350]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_8' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:357]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_9' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:364]
INFO: [Synth 8-3491] module 'zsys' declared at 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:7546' bound to instance 'zsys_i' of component 'zsys' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:371]
INFO: [Synth 8-638] synthesizing module 'zsys' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:7593]
INFO: [Synth 8-638] synthesizing module 'audio_imp_1P9NOCO' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:5325]
INFO: [Synth 8-3491] module 'zsys_audio_formatter_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_audio_formatter_0_0_stub.vhdl:5' bound to instance 'audio_formatter_0' of component 'zsys_audio_formatter_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:5787]
INFO: [Synth 8-638] synthesizing module 'zsys_audio_formatter_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_audio_formatter_0_0_stub.vhdl:76]
INFO: [Synth 8-638] synthesizing module 'zsys_axi_interconnect_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:2673]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_9N11DZ' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:567]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_9N11DZ' (2#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:567]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1H6SM5T' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:663]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1H6SM5T' (3#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:663]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1IC1JHM' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:855]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1IC1JHM' (4#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:855]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RADEGI' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1821]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RADEGI' (5#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1821]
INFO: [Synth 8-3491] module 'zsys_xbar_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'zsys_xbar_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:3089]
INFO: [Synth 8-638] synthesizing module 'zsys_xbar_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'zsys_axi_interconnect_0_0' (6#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:2673]
INFO: [Synth 8-638] synthesizing module 'zsys_axi_interconnect_1_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:3418]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1L50WPY' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:196]
INFO: [Synth 8-3491] module 'zsys_auto_pc_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'zsys_auto_pc_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:439]
INFO: [Synth 8-638] synthesizing module 'zsys_auto_pc_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_auto_pc_0_stub.vhdl:90]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1L50WPY' (7#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:196]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_34S7TF' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1922]
INFO: [Synth 8-3491] module 'zsys_auto_us_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_auto_us_0_stub.vhdl:5' bound to instance 'auto_us' of component 'zsys_auto_us_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:2023]
INFO: [Synth 8-638] synthesizing module 'zsys_auto_us_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_auto_us_0_stub.vhdl:45]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_34S7TF' (8#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1922]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_15P0L45' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:2424]
INFO: [Synth 8-3491] module 'zsys_auto_us_1' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_auto_us_1_stub.vhdl:5' bound to instance 'auto_us' of component 'zsys_auto_us_1' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:2543]
INFO: [Synth 8-638] synthesizing module 'zsys_auto_us_1' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_auto_us_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_15P0L45' (9#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:2424]
INFO: [Synth 8-3491] module 'zsys_xbar_1' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'zsys_xbar_1' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:3883]
INFO: [Synth 8-638] synthesizing module 'zsys_xbar_1' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_xbar_1_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'zsys_axi_interconnect_1_0' (10#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:3418]
INFO: [Synth 8-3491] module 'zsys_axis_to_i2s_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_axis_to_i2s_0_0_stub.vhdl:5' bound to instance 'axis_to_i2s_0' of component 'zsys_axis_to_i2s_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6014]
INFO: [Synth 8-638] synthesizing module 'zsys_axis_to_i2s_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_axis_to_i2s_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'zsys_clk_divider_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_clk_divider_0_0_stub.vhdl:5' bound to instance 'clk_divider_0' of component 'zsys_clk_divider_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6025]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_divider_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_clk_divider_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'zsys_clk_divider_1_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_clk_divider_1_0_stub.vhdl:5' bound to instance 'clk_divider_1' of component 'zsys_clk_divider_1_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6032]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_divider_1_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_clk_divider_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'zsys_clk_divider_2_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_clk_divider_2_0_stub.vhdl:5' bound to instance 'clk_divider_2' of component 'zsys_clk_divider_2_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6039]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_divider_2_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_clk_divider_2_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'zsys_i2s_receiver_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_i2s_receiver_0_0_stub.vhdl:5' bound to instance 'i2s_receiver_0' of component 'zsys_i2s_receiver_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6046]
INFO: [Synth 8-638] synthesizing module 'zsys_i2s_receiver_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_i2s_receiver_0_0_stub.vhdl:41]
INFO: [Synth 8-3491] module 'zsys_i2s_to_pwm_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_i2s_to_pwm_0_0_stub.vhdl:5' bound to instance 'i2s_to_pwm_0' of component 'zsys_i2s_to_pwm_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6079]
INFO: [Synth 8-638] synthesizing module 'zsys_i2s_to_pwm_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_i2s_to_pwm_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'zsys_i2s_transmitter_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_i2s_transmitter_0_0_stub.vhdl:5' bound to instance 'i2s_transmitter_0' of component 'zsys_i2s_transmitter_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6088]
INFO: [Synth 8-638] synthesizing module 'zsys_i2s_transmitter_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_i2s_transmitter_0_0_stub.vhdl:41]
INFO: [Synth 8-3491] module 'zsys_xadc_wiz_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_xadc_wiz_0_0_stub.vhdl:5' bound to instance 'xadc_wiz_0' of component 'zsys_xadc_wiz_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6121]
INFO: [Synth 8-638] synthesizing module 'zsys_xadc_wiz_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_xadc_wiz_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'zsys_xlconstant_0_0' declared at 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlconstant_0_0/synth/zsys_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'zsys_xlconstant_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6138]
INFO: [Synth 8-6157] synthesizing module 'zsys_xlconstant_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlconstant_0_0/synth/zsys_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 16'b0000000000001100 
	Parameter CONST_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (11#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'zsys_xlconstant_0_0' (12#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlconstant_0_0/synth/zsys_xlconstant_0_0.v:57]
INFO: [Synth 8-3491] module 'zsys_xlconstant_1_0' declared at 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlconstant_1_0/synth/zsys_xlconstant_1_0.v:57' bound to instance 'xlconstant_1' of component 'zsys_xlconstant_1_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6142]
INFO: [Synth 8-6157] synthesizing module 'zsys_xlconstant_1_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlconstant_1_0/synth/zsys_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 16'b0000000000000100 
	Parameter CONST_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (12#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'zsys_xlconstant_1_0' (13#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlconstant_1_0/synth/zsys_xlconstant_1_0.v:57]
INFO: [Synth 8-3491] module 'zsys_xlconstant_2_0' declared at 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlconstant_2_0/synth/zsys_xlconstant_2_0.v:57' bound to instance 'xlconstant_2' of component 'zsys_xlconstant_2_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6146]
INFO: [Synth 8-6157] synthesizing module 'zsys_xlconstant_2_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlconstant_2_0/synth/zsys_xlconstant_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 16'b0000000110000000 
	Parameter CONST_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' (13#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'zsys_xlconstant_2_0' (14#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlconstant_2_0/synth/zsys_xlconstant_2_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'audio_imp_1P9NOCO' (15#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:5325]
INFO: [Synth 8-3491] module 'zsys_axi_reg32_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_axi_reg32_0_0_stub.vhdl:5' bound to instance 'axi_reg32_0' of component 'zsys_axi_reg32_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:8296]
INFO: [Synth 8-638] synthesizing module 'zsys_axi_reg32_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_axi_reg32_0_0_stub.vhdl:34]
INFO: [Synth 8-638] synthesizing module 'zsys_proc_sys7_0_axi_periph_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:4310]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_17O0P66' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_17O0P66' (16#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:55]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_4BKT4' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:759]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_4BKT4' (17#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:759]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_YF7ZR7' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:957]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_YF7ZR7' (18#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:957]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1QFGOFP' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1068]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1QFGOFP' (19#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1068]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_10UJB05' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1175]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_10UJB05' (20#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1175]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_75ARYB' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1276]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_75ARYB' (21#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1276]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_PGNNMJ' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:2131]
INFO: [Synth 8-3491] module 'zsys_auto_pc_1' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'zsys_auto_pc_1' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:2314]
INFO: [Synth 8-638] synthesizing module 'zsys_auto_pc_1' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_auto_pc_1_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_PGNNMJ' (22#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:2131]
INFO: [Synth 8-3491] module 'zsys_xbar_2' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_xbar_2_stub.vhdl:5' bound to instance 'xbar' of component 'zsys_xbar_2' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:5112]
INFO: [Synth 8-638] synthesizing module 'zsys_xbar_2' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_xbar_2_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'zsys_proc_sys7_0_axi_periph_0' (23#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:4310]
INFO: [Synth 8-3491] module 'zsys_processing_system7_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'zsys_processing_system7_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:8483]
INFO: [Synth 8-638] synthesizing module 'zsys_processing_system7_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_processing_system7_0_0_stub.vhdl:231]
INFO: [Synth 8-638] synthesizing module 'resets_imp_BXH7YA' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1344]
INFO: [Synth 8-3491] module 'zsys_rst_proc_sys7_0_50M_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_rst_proc_sys7_0_50M_0_stub.vhdl:5' bound to instance 'rst_proc_sys7_0_50M' of component 'zsys_rst_proc_sys7_0_50M_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1372]
INFO: [Synth 8-638] synthesizing module 'zsys_rst_proc_sys7_0_50M_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_rst_proc_sys7_0_50M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'resets_imp_BXH7YA' (24#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1344]
INFO: [Synth 8-638] synthesizing module 'video_in_imp_1E96PH' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6209]
INFO: [Synth 8-638] synthesizing module 'zsys_axi_interconnect_0_1' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:3214]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CTEOV5' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1433]
INFO: [Synth 8-3491] module 'zsys_auto_pc_2' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_auto_pc_2_stub.vhdl:5' bound to instance 'auto_pc' of component 'zsys_auto_pc_2' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1550]
INFO: [Synth 8-638] synthesizing module 'zsys_auto_pc_2' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_auto_pc_2_stub.vhdl:50]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CTEOV5' (25#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1433]
INFO: [Synth 8-256] done synthesizing module 'zsys_axi_interconnect_0_1' (26#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:3214]
INFO: [Synth 8-3491] module 'zsys_axi_vdma_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_axi_vdma_0_0_stub.vhdl:5' bound to instance 'axi_vdma_0' of component 'zsys_axi_vdma_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6657]
INFO: [Synth 8-638] synthesizing module 'zsys_axi_vdma_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_axi_vdma_0_0_stub.vhdl:55]
INFO: [Synth 8-3491] module 'zsys_axis_data_fifo_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_axis_data_fifo_0_0_stub.vhdl:5' bound to instance 'axis_data_fifo_0' of component 'zsys_axis_data_fifo_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6704]
INFO: [Synth 8-638] synthesizing module 'zsys_axis_data_fifo_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_axis_data_fifo_0_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'zsys_axis_data_fifo_3_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_axis_data_fifo_3_0_stub.vhdl:5' bound to instance 'axis_data_fifo_3' of component 'zsys_axis_data_fifo_3_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6720]
INFO: [Synth 8-638] synthesizing module 'zsys_axis_data_fifo_3_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_axis_data_fifo_3_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'zsys_axis_data_fifo_4_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_axis_data_fifo_4_0_stub.vhdl:5' bound to instance 'axis_data_fifo_4' of component 'zsys_axis_data_fifo_4_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6735]
INFO: [Synth 8-638] synthesizing module 'zsys_axis_data_fifo_4_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_axis_data_fifo_4_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'zsys_axis_raw_demosaic_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_axis_raw_demosaic_0_0_stub.vhdl:5' bound to instance 'axis_raw_demosaic_0' of component 'zsys_axis_raw_demosaic_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6751]
INFO: [Synth 8-638] synthesizing module 'zsys_axis_raw_demosaic_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_axis_raw_demosaic_0_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'zsys_axis_raw_unpack_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_axis_raw_unpack_0_0_stub.vhdl:5' bound to instance 'axis_raw_unpack_0' of component 'zsys_axis_raw_unpack_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6767]
INFO: [Synth 8-638] synthesizing module 'zsys_axis_raw_unpack_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_axis_raw_unpack_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'zsys_csi2_d_phy_rx_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_csi2_d_phy_rx_0_0_stub.vhdl:5' bound to instance 'csi2_d_phy_rx_0' of component 'zsys_csi2_d_phy_rx_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6782]
INFO: [Synth 8-638] synthesizing module 'zsys_csi2_d_phy_rx_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_csi2_d_phy_rx_0_0_stub.vhdl:44]
INFO: [Synth 8-3491] module 'zsys_csi_to_axis_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_csi_to_axis_0_0_stub.vhdl:5' bound to instance 'csi_to_axis_0' of component 'zsys_csi_to_axis_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6818]
INFO: [Synth 8-638] synthesizing module 'zsys_csi_to_axis_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_csi_to_axis_0_0_stub.vhdl:35]
INFO: [Synth 8-3491] module 'zsys_proc_sys_reset_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'zsys_proc_sys_reset_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6845]
INFO: [Synth 8-638] synthesizing module 'zsys_proc_sys_reset_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'zsys_proc_sys_reset_1_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_proc_sys_reset_1_0_stub.vhdl:5' bound to instance 'proc_sys_reset_1' of component 'zsys_proc_sys_reset_1_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6858]
INFO: [Synth 8-638] synthesizing module 'zsys_proc_sys_reset_1_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_proc_sys_reset_1_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'video_in_imp_1E96PH' (27#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6209]
INFO: [Synth 8-638] synthesizing module 'video_out_imp_VOY96P' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6955]
INFO: [Synth 8-3491] module 'zsys_Video_IO_2_HDMI_TMDS_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_Video_IO_2_HDMI_TMDS_0_0_stub.vhdl:5' bound to instance 'Video_IO_2_HDMI_TMDS_0' of component 'zsys_Video_IO_2_HDMI_TMDS_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:7332]
INFO: [Synth 8-638] synthesizing module 'zsys_Video_IO_2_HDMI_TMDS_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_Video_IO_2_HDMI_TMDS_0_0_stub.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'zsys_axi_mem_intercon_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:4041]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CXSKC1' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1634]
INFO: [Synth 8-3491] module 'zsys_auto_pc_3' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_auto_pc_3_stub.vhdl:5' bound to instance 'auto_pc' of component 'zsys_auto_pc_3' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1733]
INFO: [Synth 8-638] synthesizing module 'zsys_auto_pc_3' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_auto_pc_3_stub.vhdl:44]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CXSKC1' (28#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1634]
INFO: [Synth 8-256] done synthesizing module 'zsys_axi_mem_intercon_0' (29#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:4041]
INFO: [Synth 8-3491] module 'zsys_axi_vdma_0_1' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_axi_vdma_0_1_stub.vhdl:5' bound to instance 'axi_vdma_0' of component 'zsys_axi_vdma_0_1' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:7385]
INFO: [Synth 8-638] synthesizing module 'zsys_axi_vdma_0_1' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_axi_vdma_0_1_stub.vhdl:52]
INFO: [Synth 8-3491] module 'zsys_axis_fb_conv_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_axis_fb_conv_0_0_stub.vhdl:5' bound to instance 'axis_fb_conv_0' of component 'zsys_axis_fb_conv_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:7429]
INFO: [Synth 8-638] synthesizing module 'zsys_axis_fb_conv_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_axis_fb_conv_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'zsys_clk_wiz_1_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'zsys_clk_wiz_1_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:7444]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_wiz_1_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_clk_wiz_1_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'zsys_v_axi4s_vid_out_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_v_axi4s_vid_out_0_0_stub.vhdl:5' bound to instance 'v_axi4s_vid_out_0' of component 'zsys_v_axi4s_vid_out_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:7470]
INFO: [Synth 8-638] synthesizing module 'zsys_v_axi4s_vid_out_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_v_axi4s_vid_out_0_0_stub.vhdl:43]
INFO: [Synth 8-3491] module 'zsys_v_tc_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_v_tc_0_0_stub.vhdl:5' bound to instance 'v_tc_0' of component 'zsys_v_tc_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:7505]
INFO: [Synth 8-638] synthesizing module 'zsys_v_tc_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/.Xil/Vivado-3088-PowerHouse/realtime/zsys_v_tc_0_0_stub.vhdl:44]
INFO: [Synth 8-256] done synthesizing module 'video_out_imp_VOY96P' (30#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6955]
INFO: [Synth 8-3491] module 'zsys_xlconcat_0_0' declared at 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlconcat_0_0/synth/zsys_xlconcat_0_0.v:60' bound to instance 'xlconcat_0' of component 'zsys_xlconcat_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:8846]
INFO: [Synth 8-6157] synthesizing module 'zsys_xlconcat_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlconcat_0_0/synth/zsys_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 6 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (31#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'zsys_xlconcat_0_0' (32#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlconcat_0_0/synth/zsys_xlconcat_0_0.v:60]
INFO: [Synth 8-3491] module 'zsys_xlslice_0_0' declared at 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlslice_0_0/synth/zsys_xlslice_0_0.v:57' bound to instance 'xlslice_0' of component 'zsys_xlslice_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:8856]
INFO: [Synth 8-6157] synthesizing module 'zsys_xlslice_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlslice_0_0/synth/zsys_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (33#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'zsys_xlslice_0_0' (34#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlslice_0_0/synth/zsys_xlslice_0_0.v:57]
INFO: [Synth 8-3491] module 'zsys_xlslice_1_0' declared at 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlslice_1_0/synth/zsys_xlslice_1_0.v:57' bound to instance 'xlslice_1' of component 'zsys_xlslice_1_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:8861]
INFO: [Synth 8-6157] synthesizing module 'zsys_xlslice_1_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlslice_1_0/synth/zsys_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (34#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'zsys_xlslice_1_0' (35#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlslice_1_0/synth/zsys_xlslice_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zsys' (36#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:7593]
INFO: [Synth 8-256] done synthesizing module 'zsys_wrapper' (37#1) [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1308.664 ; gain = 129.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1308.664 ; gain = 129.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1308.664 ; gain = 129.090
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1308.664 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_audio_formatter_0_0/zsys_audio_formatter_0_0/zsys_audio_formatter_0_0_in_context.xdc] for cell 'zsys_i/audio/audio_formatter_0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_audio_formatter_0_0/zsys_audio_formatter_0_0/zsys_audio_formatter_0_0_in_context.xdc] for cell 'zsys_i/audio/audio_formatter_0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xbar_0/zsys_xbar_0/zsys_xbar_0_in_context.xdc] for cell 'zsys_i/audio/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xbar_0/zsys_xbar_0/zsys_xbar_0_in_context.xdc] for cell 'zsys_i/audio/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xbar_1/zsys_xbar_1/zsys_xbar_1_in_context.xdc] for cell 'zsys_i/audio/axi_interconnect_1/xbar'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xbar_1/zsys_xbar_1/zsys_xbar_1_in_context.xdc] for cell 'zsys_i/audio/axi_interconnect_1/xbar'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_us_0/zsys_auto_us_0/zsys_auto_us_0_in_context.xdc] for cell 'zsys_i/audio/axi_interconnect_1/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_us_0/zsys_auto_us_0/zsys_auto_us_0_in_context.xdc] for cell 'zsys_i/audio/axi_interconnect_1/s00_couplers/auto_us'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_us_1/zsys_auto_us_1/zsys_auto_us_1_in_context.xdc] for cell 'zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_us_1/zsys_auto_us_1/zsys_auto_us_1_in_context.xdc] for cell 'zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_pc_0/zsys_auto_pc_0/zsys_auto_pc_0_in_context.xdc] for cell 'zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_pc_0/zsys_auto_pc_0/zsys_auto_pc_0_in_context.xdc] for cell 'zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_to_i2s_0_0/zsys_axis_to_i2s_0_0/zsys_axis_to_i2s_0_0_in_context.xdc] for cell 'zsys_i/audio/axis_to_i2s_0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_to_i2s_0_0/zsys_axis_to_i2s_0_0/zsys_axis_to_i2s_0_0_in_context.xdc] for cell 'zsys_i/audio/axis_to_i2s_0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_divider_0_0/zsys_clk_divider_0_0/zsys_clk_divider_0_0_in_context.xdc] for cell 'zsys_i/audio/clk_divider_0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_divider_0_0/zsys_clk_divider_0_0/zsys_clk_divider_0_0_in_context.xdc] for cell 'zsys_i/audio/clk_divider_0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_divider_1_0/zsys_clk_divider_1_0/zsys_clk_divider_1_0_in_context.xdc] for cell 'zsys_i/audio/clk_divider_1'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_divider_1_0/zsys_clk_divider_1_0/zsys_clk_divider_1_0_in_context.xdc] for cell 'zsys_i/audio/clk_divider_1'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_divider_2_0/zsys_clk_divider_2_0/zsys_clk_divider_2_0_in_context.xdc] for cell 'zsys_i/audio/clk_divider_2'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_divider_2_0/zsys_clk_divider_2_0/zsys_clk_divider_2_0_in_context.xdc] for cell 'zsys_i/audio/clk_divider_2'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_i2s_receiver_0_0/zsys_i2s_receiver_0_0/zsys_i2s_receiver_0_0_in_context.xdc] for cell 'zsys_i/audio/i2s_receiver_0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_i2s_receiver_0_0/zsys_i2s_receiver_0_0/zsys_i2s_receiver_0_0_in_context.xdc] for cell 'zsys_i/audio/i2s_receiver_0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_i2s_to_pwm_0_0/zsys_i2s_to_pwm_0_0/zsys_i2s_to_pwm_0_0_in_context.xdc] for cell 'zsys_i/audio/i2s_to_pwm_0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_i2s_to_pwm_0_0/zsys_i2s_to_pwm_0_0/zsys_i2s_to_pwm_0_0_in_context.xdc] for cell 'zsys_i/audio/i2s_to_pwm_0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_i2s_transmitter_0_0/zsys_i2s_transmitter_0_0/zsys_i2s_transmitter_0_0_in_context.xdc] for cell 'zsys_i/audio/i2s_transmitter_0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_i2s_transmitter_0_0/zsys_i2s_transmitter_0_0/zsys_i2s_transmitter_0_0_in_context.xdc] for cell 'zsys_i/audio/i2s_transmitter_0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xadc_wiz_0_0/zsys_xadc_wiz_0_0/zsys_xadc_wiz_0_0_in_context.xdc] for cell 'zsys_i/audio/xadc_wiz_0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xadc_wiz_0_0/zsys_xadc_wiz_0_0/zsys_xadc_wiz_0_0_in_context.xdc] for cell 'zsys_i/audio/xadc_wiz_0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_reg32_0_0/zsys_axi_reg32_0_0/zsys_axi_reg32_0_0_in_context.xdc] for cell 'zsys_i/axi_reg32_0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_reg32_0_0/zsys_axi_reg32_0_0/zsys_axi_reg32_0_0_in_context.xdc] for cell 'zsys_i/axi_reg32_0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xbar_2/zsys_xbar_2/zsys_xbar_2_in_context.xdc] for cell 'zsys_i/proc_sys7_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xbar_2/zsys_xbar_2/zsys_xbar_2_in_context.xdc] for cell 'zsys_i/proc_sys7_0_axi_periph/xbar'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_pc_1/zsys_auto_pc_1/zsys_auto_pc_1_in_context.xdc] for cell 'zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_pc_1/zsys_auto_pc_1/zsys_auto_pc_1_in_context.xdc] for cell 'zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc] for cell 'zsys_i/processing_system7_0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc] for cell 'zsys_i/processing_system7_0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_rst_proc_sys7_0_50M_0/zsys_rst_proc_sys7_0_50M_0/zsys_proc_sys_reset_1_0_in_context.xdc] for cell 'zsys_i/resets/rst_proc_sys7_0_50M'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_rst_proc_sys7_0_50M_0/zsys_rst_proc_sys7_0_50M_0/zsys_proc_sys_reset_1_0_in_context.xdc] for cell 'zsys_i/resets/rst_proc_sys7_0_50M'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_pc_2/zsys_auto_pc_2/zsys_auto_pc_2_in_context.xdc] for cell 'zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_pc_2/zsys_auto_pc_2/zsys_auto_pc_2_in_context.xdc] for cell 'zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0_in_context.xdc] for cell 'zsys_i/video_in/axi_vdma_0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0_in_context.xdc] for cell 'zsys_i/video_in/axi_vdma_0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0_in_context.xdc] for cell 'zsys_i/video_in/axis_data_fifo_0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0_in_context.xdc] for cell 'zsys_i/video_in/axis_data_fifo_0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_data_fifo_3_0/zsys_axis_data_fifo_3_0/zsys_axis_data_fifo_3_0_in_context.xdc] for cell 'zsys_i/video_in/axis_data_fifo_3'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_data_fifo_3_0/zsys_axis_data_fifo_3_0/zsys_axis_data_fifo_3_0_in_context.xdc] for cell 'zsys_i/video_in/axis_data_fifo_3'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0_in_context.xdc] for cell 'zsys_i/video_in/axis_data_fifo_4'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0_in_context.xdc] for cell 'zsys_i/video_in/axis_data_fifo_4'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_raw_demosaic_0_0/zsys_axis_raw_demosaic_0_0/zsys_axis_raw_demosaic_0_0_in_context.xdc] for cell 'zsys_i/video_in/axis_raw_demosaic_0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_raw_demosaic_0_0/zsys_axis_raw_demosaic_0_0/zsys_axis_raw_demosaic_0_0_in_context.xdc] for cell 'zsys_i/video_in/axis_raw_demosaic_0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_raw_unpack_0_0/zsys_axis_raw_unpack_0_0/zsys_axis_raw_unpack_0_0_in_context.xdc] for cell 'zsys_i/video_in/axis_raw_unpack_0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_raw_unpack_0_0/zsys_axis_raw_unpack_0_0/zsys_axis_raw_unpack_0_0_in_context.xdc] for cell 'zsys_i/video_in/axis_raw_unpack_0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0_in_context.xdc] for cell 'zsys_i/video_in/csi2_d_phy_rx_0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0_in_context.xdc] for cell 'zsys_i/video_in/csi2_d_phy_rx_0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi_to_axis_0_0/zsys_csi_to_axis_0_0/zsys_csi_to_axis_0_0_in_context.xdc] for cell 'zsys_i/video_in/csi_to_axis_0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi_to_axis_0_0/zsys_csi_to_axis_0_0/zsys_csi_to_axis_0_0_in_context.xdc] for cell 'zsys_i/video_in/csi_to_axis_0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0_in_context.xdc] for cell 'zsys_i/video_in/proc_sys_reset_0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0_in_context.xdc] for cell 'zsys_i/video_in/proc_sys_reset_0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0_in_context.xdc] for cell 'zsys_i/video_in/proc_sys_reset_1'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0_in_context.xdc] for cell 'zsys_i/video_in/proc_sys_reset_1'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc] for cell 'zsys_i/video_out/Video_IO_2_HDMI_TMDS_0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc] for cell 'zsys_i/video_out/Video_IO_2_HDMI_TMDS_0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_pc_3/zsys_auto_pc_3/zsys_auto_pc_3_in_context.xdc] for cell 'zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_pc_3/zsys_auto_pc_3/zsys_auto_pc_3_in_context.xdc] for cell 'zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1_in_context.xdc] for cell 'zsys_i/video_out/axi_vdma_0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1_in_context.xdc] for cell 'zsys_i/video_out/axi_vdma_0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_fb_conv_0_0/zsys_axis_fb_conv_0_0/zsys_axis_fb_conv_0_0_in_context.xdc] for cell 'zsys_i/video_out/axis_fb_conv_0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_fb_conv_0_0/zsys_axis_fb_conv_0_0/zsys_axis_fb_conv_0_0_in_context.xdc] for cell 'zsys_i/video_out/axis_fb_conv_0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0_in_context.xdc] for cell 'zsys_i/video_out/clk_wiz_1'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0_in_context.xdc] for cell 'zsys_i/video_out/clk_wiz_1'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_v_axi4s_vid_out_0_0/zsys_v_axi4s_vid_out_0_0/zsys_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'zsys_i/video_out/v_axi4s_vid_out_0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_v_axi4s_vid_out_0_0/zsys_v_axi4s_vid_out_0_0/zsys_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'zsys_i/video_out/v_axi4s_vid_out_0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_v_tc_0_0/zsys_v_tc_0_0/zsys_v_tc_0_0_in_context.xdc] for cell 'zsys_i/video_out/v_tc_0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_v_tc_0_0/zsys_v_tc_0_0/zsys_v_tc_0_0_in_context.xdc] for cell 'zsys_i/video_out/v_tc_0'
Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/vivado_target.xdc]
Finished Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/vivado_target.xdc]
Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1394.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1394.012 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'zsys_i/video_out/clk_wiz_1' at clock pin 's_axi_aclk' is different from the actual clock period '6.250', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1404.898 ; gain = 225.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1404.898 ; gain = 225.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for csi_c_clk_n. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for csi_c_clk_n. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for csi_c_clk_p. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for csi_c_clk_p. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for csi_d_n[0]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for csi_d_n[0]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for csi_d_n[1]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for csi_d_n[1]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for csi_d_p[0]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for csi_d_p[0]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for csi_d_p[1]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for csi_d_p[1]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_clk_n. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_clk_n. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_clk_p. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_clk_p. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_data_n[0]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_data_n[0]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_data_n[1]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_data_n[1]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_data_n[2]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_data_n[2]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_data_p[0]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_data_p[0]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_data_p[1]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_data_p[1]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_data_p[2]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_data_p[2]. (constraint file  c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0_in_context.xdc, line 16).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/audio/audio_formatter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/audio/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/audio/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/audio/axi_interconnect_1/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/audio/axi_interconnect_1/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/audio/axi_interconnect_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/audio/axis_to_i2s_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/audio/clk_divider_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/audio/clk_divider_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/audio/clk_divider_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/audio/i2s_receiver_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/audio/i2s_to_pwm_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/audio/i2s_transmitter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/audio/xadc_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/audio/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/audio/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/audio/xlconstant_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/axi_reg32_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/proc_sys7_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/proc_sys7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/resets/rst_proc_sys7_0_50M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/video_in/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/video_in/axi_vdma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/video_in/axis_data_fifo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/video_in/axis_data_fifo_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/video_in/axis_data_fifo_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/video_in/axis_raw_demosaic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/video_in/axis_raw_unpack_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/video_in/csi2_d_phy_rx_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/video_in/csi_to_axis_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/video_in/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/video_in/proc_sys_reset_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/video_out/Video_IO_2_HDMI_TMDS_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/video_out/axi_mem_intercon. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/video_out/axi_vdma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/video_out/axis_fb_conv_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/video_out/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/video_out/v_axi4s_vid_out_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/video_out/v_tc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zsys_i/xlslice_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1404.898 ; gain = 225.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1404.898 ; gain = 225.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1404.898 ; gain = 225.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1404.898 ; gain = 225.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1404.898 ; gain = 225.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1404.898 ; gain = 225.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1404.898 ; gain = 225.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1404.898 ; gain = 225.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1404.898 ; gain = 225.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1404.898 ; gain = 225.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1404.898 ; gain = 225.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1404.898 ; gain = 225.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |zsys_xbar_2                   |         1|
|2     |zsys_auto_pc_1                |         1|
|3     |zsys_axi_reg32_0_0            |         1|
|4     |zsys_processing_system7_0_0   |         1|
|5     |zsys_xbar_0                   |         1|
|6     |zsys_xbar_1                   |         1|
|7     |zsys_auto_pc_0                |         1|
|8     |zsys_auto_us_0                |         1|
|9     |zsys_auto_us_1                |         1|
|10    |zsys_audio_formatter_0_0      |         1|
|11    |zsys_axis_to_i2s_0_0          |         1|
|12    |zsys_clk_divider_0_0          |         1|
|13    |zsys_clk_divider_1_0          |         1|
|14    |zsys_clk_divider_2_0          |         1|
|15    |zsys_i2s_receiver_0_0         |         1|
|16    |zsys_i2s_to_pwm_0_0           |         1|
|17    |zsys_i2s_transmitter_0_0      |         1|
|18    |zsys_xadc_wiz_0_0             |         1|
|19    |zsys_rst_proc_sys7_0_50M_0    |         1|
|20    |zsys_auto_pc_2                |         1|
|21    |zsys_axi_vdma_0_0             |         1|
|22    |zsys_axis_data_fifo_0_0       |         1|
|23    |zsys_axis_data_fifo_3_0       |         1|
|24    |zsys_axis_data_fifo_4_0       |         1|
|25    |zsys_axis_raw_demosaic_0_0    |         1|
|26    |zsys_axis_raw_unpack_0_0      |         1|
|27    |zsys_csi2_d_phy_rx_0_0        |         1|
|28    |zsys_csi_to_axis_0_0          |         1|
|29    |zsys_proc_sys_reset_0_0       |         1|
|30    |zsys_proc_sys_reset_1_0       |         1|
|31    |zsys_auto_pc_3                |         1|
|32    |zsys_Video_IO_2_HDMI_TMDS_0_0 |         1|
|33    |zsys_axi_vdma_0_1             |         1|
|34    |zsys_axis_fb_conv_0_0         |         1|
|35    |zsys_clk_wiz_1_0              |         1|
|36    |zsys_v_axi4s_vid_out_0_0      |         1|
|37    |zsys_v_tc_0_0                 |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |zsys_Video_IO_2_HDMI_TMDS_0_0_bbox |     1|
|2     |zsys_audio_formatter_0_0_bbox      |     1|
|3     |zsys_auto_pc_0_bbox                |     1|
|4     |zsys_auto_pc_1_bbox                |     1|
|5     |zsys_auto_pc_2_bbox                |     1|
|6     |zsys_auto_pc_3_bbox                |     1|
|7     |zsys_auto_us_0_bbox                |     1|
|8     |zsys_auto_us_1_bbox                |     1|
|9     |zsys_axi_reg32_0_0_bbox            |     1|
|10    |zsys_axi_vdma_0_0_bbox             |     1|
|11    |zsys_axi_vdma_0_1_bbox             |     1|
|12    |zsys_axis_data_fifo_0_0_bbox       |     1|
|13    |zsys_axis_data_fifo_3_0_bbox       |     1|
|14    |zsys_axis_data_fifo_4_0_bbox       |     1|
|15    |zsys_axis_fb_conv_0_0_bbox         |     1|
|16    |zsys_axis_raw_demosaic_0_0_bbox    |     1|
|17    |zsys_axis_raw_unpack_0_0_bbox      |     1|
|18    |zsys_axis_to_i2s_0_0_bbox          |     1|
|19    |zsys_clk_divider_0_0_bbox          |     1|
|20    |zsys_clk_divider_1_0_bbox          |     1|
|21    |zsys_clk_divider_2_0_bbox          |     1|
|22    |zsys_clk_wiz_1_0_bbox              |     1|
|23    |zsys_csi2_d_phy_rx_0_0_bbox        |     1|
|24    |zsys_csi_to_axis_0_0_bbox          |     1|
|25    |zsys_i2s_receiver_0_0_bbox         |     1|
|26    |zsys_i2s_to_pwm_0_0_bbox           |     1|
|27    |zsys_i2s_transmitter_0_0_bbox      |     1|
|28    |zsys_proc_sys_reset_0_0_bbox       |     1|
|29    |zsys_proc_sys_reset_1_0_bbox       |     1|
|30    |zsys_processing_system7_0_0_bbox   |     1|
|31    |zsys_rst_proc_sys7_0_50M_0_bbox    |     1|
|32    |zsys_v_axi4s_vid_out_0_0_bbox      |     1|
|33    |zsys_v_tc_0_0_bbox                 |     1|
|34    |zsys_xadc_wiz_0_0_bbox             |     1|
|35    |zsys_xbar_0_bbox                   |     1|
|36    |zsys_xbar_1_bbox                   |     1|
|37    |zsys_xbar_2_bbox                   |     1|
|38    |IBUF                               |     4|
|39    |IOBUF                              |    24|
|40    |OBUF                               |     2|
+------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1404.898 ; gain = 225.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1404.898 ; gain = 129.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1404.898 ; gain = 225.324
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1404.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1411.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
204 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1411.562 ; gain = 231.988
INFO: [Common 17-1381] The checkpoint 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/synth_1/zsys_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zsys_wrapper_utilization_synth.rpt -pb zsys_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 15 11:01:11 2024...
[Sat Jun 15 11:01:15 2024] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:47 ; elapsed = 00:08:37 . Memory (MB): peak = 2218.027 ; gain = 61.449
[Sat Jun 15 11:01:23 2024] Launched impl_1...
Run output will be captured here: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2218.027 ; gain = 0.000
[Sat Jun 15 11:01:23 2024] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Sat Jun 15 11:01:28 2024] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Sat Jun 15 11:01:33 2024] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Sat Jun 15 11:01:38 2024] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Sat Jun 15 11:01:49 2024] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Sat Jun 15 11:01:59 2024] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Sat Jun 15 11:02:10 2024] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Sat Jun 15 11:02:20 2024] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Sat Jun 15 11:02:41 2024] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Sat Jun 15 11:03:02 2024] Waiting for impl_1 to finish (timeout in 118 minutes)...
[Sat Jun 15 11:03:23 2024] Waiting for impl_1 to finish (timeout in 118 minutes)...
[Sat Jun 15 11:03:44 2024] Waiting for impl_1 to finish (timeout in 118 minutes)...
[Sat Jun 15 11:04:25 2024] Waiting for impl_1 to finish (timeout in 117 minutes)...
[Sat Jun 15 11:05:07 2024] Waiting for impl_1 to finish (timeout in 116 minutes)...
[Sat Jun 15 11:05:49 2024] Waiting for impl_1 to finish (timeout in 116 minutes)...
[Sat Jun 15 11:06:31 2024] Waiting for impl_1 to finish (timeout in 115 minutes)...

*** Running vivado
    with args -log zsys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zsys_wrapper.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source zsys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado_2020.2/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.cache/ip 
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1179.508 ; gain = 0.000
Command: link_design -top zsys_wrapper -part xc7z010clg225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_reg32_0_0/zsys_axi_reg32_0_0.dcp' for cell 'zsys_i/axi_reg32_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.dcp' for cell 'zsys_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_audio_formatter_0_0/zsys_audio_formatter_0_0.dcp' for cell 'zsys_i/audio/audio_formatter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_to_i2s_0_0/zsys_axis_to_i2s_0_0.dcp' for cell 'zsys_i/audio/axis_to_i2s_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_divider_0_0/zsys_clk_divider_0_0.dcp' for cell 'zsys_i/audio/clk_divider_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_divider_1_0/zsys_clk_divider_1_0.dcp' for cell 'zsys_i/audio/clk_divider_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_divider_2_0/zsys_clk_divider_2_0.dcp' for cell 'zsys_i/audio/clk_divider_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_i2s_receiver_0_0/zsys_i2s_receiver_0_0.dcp' for cell 'zsys_i/audio/i2s_receiver_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_i2s_to_pwm_0_0/zsys_i2s_to_pwm_0_0.dcp' for cell 'zsys_i/audio/i2s_to_pwm_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_i2s_transmitter_0_0/zsys_i2s_transmitter_0_0.dcp' for cell 'zsys_i/audio/i2s_transmitter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xadc_wiz_0_0/zsys_xadc_wiz_0_0.dcp' for cell 'zsys_i/audio/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xbar_0/zsys_xbar_0.dcp' for cell 'zsys_i/audio/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xbar_1/zsys_xbar_1.dcp' for cell 'zsys_i/audio/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_pc_0/zsys_auto_pc_0.dcp' for cell 'zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_us_0/zsys_auto_us_0.dcp' for cell 'zsys_i/audio/axi_interconnect_1/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_us_1/zsys_auto_us_1.dcp' for cell 'zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xbar_2/zsys_xbar_2.dcp' for cell 'zsys_i/proc_sys7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_pc_1/zsys_auto_pc_1.dcp' for cell 'zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_rst_proc_sys7_0_50M_0/zsys_rst_proc_sys7_0_50M_0.dcp' for cell 'zsys_i/resets/rst_proc_sys7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.dcp' for cell 'zsys_i/video_in/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0.dcp' for cell 'zsys_i/video_in/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_data_fifo_3_0/zsys_axis_data_fifo_3_0.dcp' for cell 'zsys_i/video_in/axis_data_fifo_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0.dcp' for cell 'zsys_i/video_in/axis_data_fifo_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_raw_demosaic_0_0/zsys_axis_raw_demosaic_0_0.dcp' for cell 'zsys_i/video_in/axis_raw_demosaic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_raw_unpack_0_0/zsys_axis_raw_unpack_0_0.dcp' for cell 'zsys_i/video_in/axis_raw_unpack_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0.dcp' for cell 'zsys_i/video_in/csi2_d_phy_rx_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi_to_axis_0_0/zsys_csi_to_axis_0_0.dcp' for cell 'zsys_i/video_in/csi_to_axis_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0.dcp' for cell 'zsys_i/video_in/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0.dcp' for cell 'zsys_i/video_in/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_pc_2/zsys_auto_pc_2.dcp' for cell 'zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0.dcp' for cell 'zsys_i/video_out/Video_IO_2_HDMI_TMDS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.dcp' for cell 'zsys_i/video_out/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_fb_conv_0_0/zsys_axis_fb_conv_0_0.dcp' for cell 'zsys_i/video_out/axis_fb_conv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.dcp' for cell 'zsys_i/video_out/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_v_axi4s_vid_out_0_0/zsys_v_axi4s_vid_out_0_0.dcp' for cell 'zsys_i/video_out/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_v_tc_0_0/zsys_v_tc_0_0.dcp' for cell 'zsys_i/video_out/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_pc_3/zsys_auto_pc_3.dcp' for cell 'zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.960 . Memory (MB): peak = 1179.508 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1197 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/video_out/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_audio_formatter_0_0/zsys_audio_formatter_0_0.xdc] for cell 'zsys_i/audio/audio_formatter_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_audio_formatter_0_0/zsys_audio_formatter_0_0.xdc] for cell 'zsys_i/audio/audio_formatter_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xadc_wiz_0_0/zsys_xadc_wiz_0_0.xdc] for cell 'zsys_i/audio/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xadc_wiz_0_0/zsys_xadc_wiz_0_0.xdc] for cell 'zsys_i/audio/xadc_wiz_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc] for cell 'zsys_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.187500 which will be rounded to 0.188 to ensure it is an integer multiple of 1 picosecond [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc:21]
WARNING: [Vivado 12-2489] -input_jitter contains time 1.837500 which will be rounded to 1.838 to ensure it is an integer multiple of 1 picosecond [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc:24]
WARNING: [Vivado 12-2489] -input_jitter contains time 2.437500 which will be rounded to 2.438 to ensure it is an integer multiple of 1 picosecond [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc:27]
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc] for cell 'zsys_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_rst_proc_sys7_0_50M_0/zsys_rst_proc_sys7_0_50M_0_board.xdc] for cell 'zsys_i/resets/rst_proc_sys7_0_50M/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_rst_proc_sys7_0_50M_0/zsys_rst_proc_sys7_0_50M_0_board.xdc] for cell 'zsys_i/resets/rst_proc_sys7_0_50M/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_rst_proc_sys7_0_50M_0/zsys_rst_proc_sys7_0_50M_0.xdc] for cell 'zsys_i/resets/rst_proc_sys7_0_50M/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_rst_proc_sys7_0_50M_0/zsys_rst_proc_sys7_0_50M_0.xdc] for cell 'zsys_i/resets/rst_proc_sys7_0_50M/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc] for cell 'zsys_i/video_in/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:72]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:80]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:84]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-4' is a duplicate and will not be added again. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:112]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:132]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:188]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:220]
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc] for cell 'zsys_i/video_in/axi_vdma_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/hdl/csi2_d_phy_rx.xdc] for cell 'zsys_i/video_in/csi2_d_phy_rx_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/hdl/csi2_d_phy_rx.xdc] for cell 'zsys_i/video_in/csi2_d_phy_rx_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi_to_axis_0_0/hdl/csi_to_axis.xdc] for cell 'zsys_i/video_in/csi_to_axis_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi_to_axis_0_0/hdl/csi_to_axis.xdc] for cell 'zsys_i/video_in/csi_to_axis_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0_board.xdc] for cell 'zsys_i/video_in/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0_board.xdc] for cell 'zsys_i/video_in/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0.xdc] for cell 'zsys_i/video_in/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0.xdc] for cell 'zsys_i/video_in/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0_board.xdc] for cell 'zsys_i/video_in/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0_board.xdc] for cell 'zsys_i/video_in/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0.xdc] for cell 'zsys_i/video_in/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0.xdc] for cell 'zsys_i/video_in/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc] for cell 'zsys_i/video_out/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:120]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:124]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:136]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:144]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:148]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:220]
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc] for cell 'zsys_i/video_out/axi_vdma_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0_board.xdc] for cell 'zsys_i/video_out/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0_board.xdc] for cell 'zsys_i/video_out/clk_wiz_1/inst'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.xdc] for cell 'zsys_i/video_out/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.363 ; gain = 580.762
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.xdc] for cell 'zsys_i/video_out/clk_wiz_1/inst'
Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/vivado_target.xdc]
Finished Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/vivado_target.xdc]
Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_bitgen_common.xdc]
Finished Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_bitgen_common.xdc]
Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_common.xdc]
Finished Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_common.xdc]
Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_csi.xdc]
Finished Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_csi.xdc]
Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_hdmi.xdc]
Finished Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_hdmi.xdc]
Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_te0726.xdc]
Finished Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_te0726.xdc]
Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_timing.xdc]
WARNING: [Vivado 12-180] No cells matched 'zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]'. [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_timing.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_timing.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'zsys_i/audio/axi_i2s_adi_0/U0/ctrl/SDATA_O_reg[0]'. [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_timing.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_timing.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_timing.xdc]
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_us_0/zsys_auto_us_0_clocks.xdc] for cell 'zsys_i/audio/axi_interconnect_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_us_0/zsys_auto_us_0_clocks.xdc] for cell 'zsys_i/audio/axi_interconnect_1/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_us_1/zsys_auto_us_1_clocks.xdc] for cell 'zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_us_1/zsys_auto_us_1_clocks.xdc] for cell 'zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0_clocks.xdc] for cell 'zsys_i/video_in/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0_clocks.xdc] for cell 'zsys_i/video_in/axi_vdma_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1_clocks.xdc] for cell 'zsys_i/video_out/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1_clocks.xdc] for cell 'zsys_i/video_out/axi_vdma_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_v_axi4s_vid_out_0_0/zsys_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'zsys_i/video_out/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_v_axi4s_vid_out_0_0/zsys_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'zsys_i/video_out/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_v_tc_0_0/zsys_v_tc_0_0_clocks.xdc] for cell 'zsys_i/video_out/v_tc_0/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_v_tc_0_0/zsys_v_tc_0_0_clocks.xdc:2]
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_v_tc_0_0/zsys_v_tc_0_0_clocks.xdc] for cell 'zsys_i/video_out/v_tc_0/U0'
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCHSTS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/ASYNC_CLOCKS.CDC_SOFT_RESET_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/ASYNC_CLOCKS.CDC_SOFT_RESET_AXI_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/ASYNC_CLOCKS.CDC_HALT_COMPLETE_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.CDC_SLAVE_ERROR_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.CDC_CS_CLEAR_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.CDC_DECODE_ERROR_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.CDC_TIMEOUT_ERROR_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.CDC_START_DMA_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/ASYNC_CLOCKS.CDC_SOFT_RESET_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/ASYNC_CLOCKS.CDC_SOFT_RESET_AXI_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/ASYNC_CLOCKS.CDC_HALT_COMPLETE_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/ASYNC_CLOCKS.CDC_SLAVE_ERROR_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/ASYNC_CLOCKS.CDC_DECODE_ERROR_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/ASYNC_CLOCKS.CDC_START_DMA_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_VALIDITY_AXIS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_AXIS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_VALIDITY_AXISCLK_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_ENABLE_AXIS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Project 1-1715] 8 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1848.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 24 instances
  OBUFDS => OBUFDS: 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

51 Infos, 92 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1848.363 ; gain = 668.855
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1848.363 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2209ad9b8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1848.363 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 17 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ce685db1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2031.570 ; gain = 1.176
INFO: [Opt 31-389] Phase Retarget created 437 cells and removed 1035 cells
INFO: [Opt 31-1021] In phase Retarget, 280 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 9 load pin(s).
Phase 2 Constant propagation | Checksum: d9ede849

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2031.570 ; gain = 1.176
INFO: [Opt 31-389] Phase Constant propagation created 264 cells and removed 1252 cells
INFO: [Opt 31-1021] In phase Constant propagation, 471 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12892b1ae

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2031.570 ; gain = 1.176
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2366 cells
INFO: [Opt 31-1021] In phase Sweep, 265 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG zsys_i/audio/clk_divider_1/U0/clk_out_BUFG_inst to drive 491 load(s) on clock net zsys_i/audio/clk_divider_1/U0/clk_out_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: a1f67b30

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2031.570 ; gain = 1.176
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: a1f67b30

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2031.570 ; gain = 1.176
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14a41a718

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2031.570 ; gain = 1.176
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             437  |            1035  |                                            280  |
|  Constant propagation         |             264  |            1252  |                                            471  |
|  Sweep                        |               0  |            2366  |                                            265  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                             66  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2031.570 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 143959c25

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2031.570 ; gain = 1.176

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 30 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 11 newly gated: 1 Total Ports: 60
Ending PowerOpt Patch Enables Task | Checksum: 1639503a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.244 . Memory (MB): peak = 2401.137 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1639503a6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2401.137 ; gain = 369.566

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1639503a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2401.137 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2401.137 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 20dd1922d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 92 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2401.137 ; gain = 552.773
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file zsys_wrapper_drc_opted.rpt -pb zsys_wrapper_drc_opted.pb -rpx zsys_wrapper_drc_opted.rpx
Command: report_drc -file zsys_wrapper_drc_opted.rpt -pb zsys_wrapper_drc_opted.pb -rpx zsys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2401.137 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2401.137 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13678579d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2401.137 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: faef378e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: dcaae1a2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: dcaae1a2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.137 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: dcaae1a2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 126a4a811

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 184879733

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 37 LUTNM shape to break, 757 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 26, two critical 11, total 37, new lutff created 2
INFO: [Physopt 32-775] End 1 Pass. Optimized 300 nets or cells. Created 37 new cells, deleted 263 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 2 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg. 27 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 59 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2401.137 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           37  |            263  |                   300  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |           59  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           96  |            263  |                   302  |           0  |           8  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 128fd037d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 2401.137 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1a09eda95

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2401.137 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a09eda95

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18b3ce5f2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1282cd96e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 152a957b6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1abb6638e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b7fd6afa

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 13fbbf933

Time (s): cpu = 00:00:57 ; elapsed = 00:00:39 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: b7f0312b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 9029f3b3

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 3f0a6768

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2401.137 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 3f0a6768

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16fc162d5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.332 | TNS=-420.265 |
Phase 1 Physical Synthesis Initialization | Checksum: 238b9aec5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Place 46-33] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d9405f18

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2401.137 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 16fc162d5

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.194. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:02:13 ; elapsed = 00:01:49 . Memory (MB): peak = 2401.137 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 29990f7d0

Time (s): cpu = 00:02:13 ; elapsed = 00:01:49 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 29990f7d0

Time (s): cpu = 00:02:14 ; elapsed = 00:01:49 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 29990f7d0

Time (s): cpu = 00:02:14 ; elapsed = 00:01:49 . Memory (MB): peak = 2401.137 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 29990f7d0

Time (s): cpu = 00:02:14 ; elapsed = 00:01:49 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2401.137 ; gain = 0.000

Time (s): cpu = 00:02:14 ; elapsed = 00:01:49 . Memory (MB): peak = 2401.137 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 254017945

Time (s): cpu = 00:02:14 ; elapsed = 00:01:49 . Memory (MB): peak = 2401.137 ; gain = 0.000
Ending Placer Task | Checksum: 17843588d

Time (s): cpu = 00:02:14 ; elapsed = 00:01:49 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 93 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:17 ; elapsed = 00:01:51 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file zsys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zsys_wrapper_utilization_placed.rpt -pb zsys_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zsys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2401.137 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2401.137 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.194 | TNS=-181.470 |
Phase 1 Physical Synthesis Initialization | Checksum: 15855f4e5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.194 | TNS=-181.470 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 15855f4e5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.194 | TNS=-181.470 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[10].  Re-placed instance zsys_i/audio/clk_divider_1/U0/cnt_reg[10]
INFO: [Physopt 32-735] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.194 | TNS=-181.227 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[11].  Re-placed instance zsys_i/audio/clk_divider_1/U0/cnt_reg[11]
INFO: [Physopt 32-735] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.194 | TNS=-180.984 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[8].  Re-placed instance zsys_i/audio/clk_divider_1/U0/cnt_reg[8]
INFO: [Physopt 32-735] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.194 | TNS=-180.741 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[9].  Re-placed instance zsys_i/audio/clk_divider_1/U0/cnt_reg[9]
INFO: [Physopt 32-735] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.191 | TNS=-180.498 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[16].  Re-placed instance zsys_i/audio/clk_divider_1/U0/cnt_reg[16]
INFO: [Physopt 32-735] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.191 | TNS=-180.369 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[17].  Re-placed instance zsys_i/audio/clk_divider_1/U0/cnt_reg[17]
INFO: [Physopt 32-735] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.191 | TNS=-180.240 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[18].  Re-placed instance zsys_i/audio/clk_divider_1/U0/cnt_reg[18]
INFO: [Physopt 32-735] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.191 | TNS=-180.111 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[19].  Re-placed instance zsys_i/audio/clk_divider_1/U0/cnt_reg[19]
INFO: [Physopt 32-735] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.190 | TNS=-179.982 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[0].  Re-placed instance zsys_i/audio/clk_divider_1/U0/cnt_reg[0]
INFO: [Physopt 32-735] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.190 | TNS=-179.618 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[1].  Re-placed instance zsys_i/audio/clk_divider_1/U0/cnt_reg[1]
INFO: [Physopt 32-735] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.190 | TNS=-179.254 |
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/clk_out.  Did not re-place instance zsys_i/audio/clk_divider_1/U0/clock_reg
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/clk_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/p_0_in.  Did not re-place instance zsys_i/audio/clk_divider_1/U0/clock_i_2
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/p_0_in. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.xpm_cdc_async_s2mm_rst_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-81] Processed net zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0]. Replicated 1 times.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.xpm_cdc_async_s2mm_rst_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-735] Processed net zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-169.490 |
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.xpm_cdc_async_s2mm_rst_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-662] Processed net zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0].  Did not re-place instance zsys_i/resets/rst_proc_sys7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.xpm_cdc_async_s2mm_rst_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-572] Net zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.xpm_cdc_async_s2mm_rst_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-702] Processed net zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/no_of_valid_channels_reg[3]_0[1].  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/no_of_valid_channels_reg[1]
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/no_of_valid_channels_reg[3]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/run_stop_i_3_n_0.  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/run_stop_i_3
INFO: [Physopt 32-242] Processed net zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/run_stop_i_3_n_0. Rewired (signal push) zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/buffer_address[31]_i_2_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-735] Processed net zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/run_stop_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-160.899 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[4].  Re-placed instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read_reg[6]
INFO: [Physopt 32-735] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-160.731 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[5].  Re-placed instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read_reg[7]
INFO: [Physopt 32-735] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-160.563 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[6].  Re-placed instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read_reg[8]
INFO: [Physopt 32-735] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-160.395 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[7].  Re-placed instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read_reg[9]
INFO: [Physopt 32-735] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-160.227 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[8].  Re-placed instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read_reg[10]
INFO: [Physopt 32-735] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-160.211 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[9].  Re-placed instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read_reg[11]
INFO: [Physopt 32-735] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-160.195 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[10].  Re-placed instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read_reg[12]
INFO: [Physopt 32-735] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-160.179 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[11].  Re-placed instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read_reg[13]
INFO: [Physopt 32-735] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-160.163 |
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[12].  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read_reg[14]
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/CAPTURE_MM2S.period_size_reg[15][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.period_size_reg[15]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-159.848 |
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.period_size_reg[15]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read2[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read1_carry_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read1_carry_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/bytes_reg[8][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_1.  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/m_axi_mm2s_rready_INST_0_i_4
INFO: [Physopt 32-81] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-162.087 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[2].  Re-placed instance zsys_i/audio/clk_divider_1/U0/cnt_reg[2]
INFO: [Physopt 32-735] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-161.930 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[3].  Re-placed instance zsys_i/audio/clk_divider_1/U0/cnt_reg[3]
INFO: [Physopt 32-735] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.175 | TNS=-161.773 |
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[4].  Did not re-place instance zsys_i/audio/clk_divider_1/U0/cnt_reg[4]
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/cnt0.  Did not re-place instance zsys_i/audio/clk_divider_1/U0/cnt[0]_i_1
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/cnt0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0].  Did not re-place instance zsys_i/resets/rst_proc_sys7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
INFO: [Physopt 32-702] Processed net zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/clk_out.  Did not re-place instance zsys_i/audio/clk_divider_1/U0/clock_reg
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/clk_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/p_0_in.  Did not re-place instance zsys_i/audio/clk_divider_1/U0/clock_i_2
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[12].  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read_reg[14]
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/CAPTURE_MM2S.period_size_reg[15][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.period_size_reg[15]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read2[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/bytes_reg[8][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_1_repN.  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/m_axi_mm2s_rready_INST_0_i_4_replica
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_1_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/SR[0].  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/periods[7]_i_1__0
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/SR[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_0[2].  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.175 | TNS=-161.773 |
Phase 3 Critical Path Optimization | Checksum: 15855f4e5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.175 | TNS=-161.773 |
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[4].  Did not re-place instance zsys_i/audio/clk_divider_1/U0/cnt_reg[4]
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zsys_i/audio/clk_divider_1/U0/cnt0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/cnt0.  Did not re-place instance zsys_i/audio/clk_divider_1/U0/cnt[0]_i_1
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/cnt0. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.xpm_cdc_async_s2mm_rst_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-662] Processed net zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0].  Did not re-place instance zsys_i/resets/rst_proc_sys7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.xpm_cdc_async_s2mm_rst_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-572] Net zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.xpm_cdc_async_s2mm_rst_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-702] Processed net zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/clk_out.  Did not re-place instance zsys_i/audio/clk_divider_1/U0/clock_reg
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/clk_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/p_0_in.  Did not re-place instance zsys_i/audio/clk_divider_1/U0/clock_i_2
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[12].  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read_reg[14]
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/CAPTURE_MM2S.period_size_reg[15][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.period_size_reg[15]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read2[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read1_carry_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read1_carry_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/bytes_reg[8][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_1_repN.  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/m_axi_mm2s_rready_INST_0_i_4_replica
INFO: [Physopt 32-572] Net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_1_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_1_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/SR[0] was not replicated.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/SR[0].  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/periods[7]_i_1__0
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/SR[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_0[2].  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]
INFO: [Physopt 32-81] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_0[2]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.175 | TNS=-157.887 |
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_0[2]_repN.  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_replica
INFO: [Physopt 32-572] Net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_0[2]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_0[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[4].  Did not re-place instance zsys_i/audio/clk_divider_1/U0/cnt_reg[4]
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/cnt0.  Did not re-place instance zsys_i/audio/clk_divider_1/U0/cnt[0]_i_1
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/cnt0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0].  Did not re-place instance zsys_i/resets/rst_proc_sys7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
INFO: [Physopt 32-702] Processed net zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/clk_out.  Did not re-place instance zsys_i/audio/clk_divider_1/U0/clock_reg
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/clk_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/p_0_in.  Did not re-place instance zsys_i/audio/clk_divider_1/U0/clock_i_2
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[12].  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read_reg[14]
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/CAPTURE_MM2S.period_size_reg[15][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.period_size_reg[15]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read2[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/bytes_reg[8][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_1_repN.  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/m_axi_mm2s_rready_INST_0_i_4_replica
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_1_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/SR[0].  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/periods[7]_i_1__0
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/SR[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_0[2]_repN.  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_replica
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_0[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.175 | TNS=-157.887 |
Phase 4 Critical Path Optimization | Checksum: 15855f4e5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2401.137 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.175 | TNS=-157.887 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.019  |         23.582  |            5  |              0  |                    25  |           0  |           2  |  00:00:04  |
|  Total          |          0.019  |         23.582  |            5  |              0  |                    25  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2401.137 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 22b266190

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
311 Infos, 101 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2401.137 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a6ee0338 ConstDB: 0 ShapeSum: e7a332da RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e3fd549a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2401.137 ; gain = 0.000
Post Restoration Checksum: NetGraph: 4f020538 NumContArr: 94fb4f62 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e3fd549a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e3fd549a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e3fd549a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2401.137 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c75e713e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.036 | TNS=-111.744| WHS=-0.942 | THS=-440.738|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1b5dba5da

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.036 | TNS=-100.969| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 21d281d2f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2401.137 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 1bd3cca90

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2401.137 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00633446 %
  Global Horizontal Routing Utilization  = 0.0078125 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 26150
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 26150
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 1


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1bd3cca90

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2401.137 ; gain = 0.000
Phase 3 Initial Routing | Checksum: eef01b98

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Route 35-580] Design has 64 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_1 |                                                               zsys_i/audio/clk_divider_1/U0/cnt_reg[14]/R|
|               clk_fpga_0 |               clk_fpga_1 |                                                               zsys_i/audio/clk_divider_1/U0/cnt_reg[16]/R|
|               clk_fpga_0 |               clk_fpga_1 |                                                               zsys_i/audio/clk_divider_1/U0/cnt_reg[15]/R|
|               clk_fpga_0 |               clk_fpga_1 |                                                               zsys_i/audio/clk_divider_1/U0/cnt_reg[13]/R|
|               clk_fpga_0 |               clk_fpga_1 |                                                               zsys_i/audio/clk_divider_1/U0/cnt_reg[12]/R|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3371
 Number of Nodes with overlaps = 776
 Number of Nodes with overlaps = 313
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.100 | TNS=-366.385| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c92af4c7

Time (s): cpu = 00:01:11 ; elapsed = 00:00:52 . Memory (MB): peak = 2401.191 ; gain = 0.055

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.100 | TNS=-368.707| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 136f5bdc4

Time (s): cpu = 00:01:12 ; elapsed = 00:00:53 . Memory (MB): peak = 2401.191 ; gain = 0.055
Phase 4 Rip-up And Reroute | Checksum: 136f5bdc4

Time (s): cpu = 00:01:12 ; elapsed = 00:00:53 . Memory (MB): peak = 2401.191 ; gain = 0.055

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1796ed01e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:55 . Memory (MB): peak = 2401.191 ; gain = 0.055
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.100 | TNS=-342.757| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 191e7bf40

Time (s): cpu = 00:01:15 ; elapsed = 00:00:55 . Memory (MB): peak = 2401.191 ; gain = 0.055

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 191e7bf40

Time (s): cpu = 00:01:15 ; elapsed = 00:00:55 . Memory (MB): peak = 2401.191 ; gain = 0.055
Phase 5 Delay and Skew Optimization | Checksum: 191e7bf40

Time (s): cpu = 00:01:15 ; elapsed = 00:00:55 . Memory (MB): peak = 2401.191 ; gain = 0.055

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 129fb1b20

Time (s): cpu = 00:01:18 ; elapsed = 00:00:57 . Memory (MB): peak = 2401.191 ; gain = 0.055
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.100 | TNS=-336.574| WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16555612f

Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 2401.191 ; gain = 0.055
Phase 6 Post Hold Fix | Checksum: 16555612f

Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 2401.191 ; gain = 0.055

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 15.4803 %
  Global Horizontal Routing Utilization  = 20.4327 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 16d092bf6

Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 2401.191 ; gain = 0.055

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16d092bf6

Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 2401.191 ; gain = 0.055

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b519fa2c

Time (s): cpu = 00:01:21 ; elapsed = 00:00:59 . Memory (MB): peak = 2401.191 ; gain = 0.055

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.100 | TNS=-336.574| WHS=0.020  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1b519fa2c

Time (s): cpu = 00:01:21 ; elapsed = 00:00:59 . Memory (MB): peak = 2401.191 ; gain = 0.055
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:21 ; elapsed = 00:00:59 . Memory (MB): peak = 2401.191 ; gain = 0.055

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
331 Infos, 102 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:05 . Memory (MB): peak = 2401.191 ; gain = 0.055
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2401.191 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2401.191 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file zsys_wrapper_drc_routed.rpt -pb zsys_wrapper_drc_routed.pb -rpx zsys_wrapper_drc_routed.rpx
Command: report_drc -file zsys_wrapper_drc_routed.rpt -pb zsys_wrapper_drc_routed.pb -rpx zsys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2462.113 ; gain = 60.922
INFO: [runtcl-4] Executing : report_methodology -file zsys_wrapper_methodology_drc_routed.rpt -pb zsys_wrapper_methodology_drc_routed.pb -rpx zsys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zsys_wrapper_methodology_drc_routed.rpt -pb zsys_wrapper_methodology_drc_routed.pb -rpx zsys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2462.988 ; gain = 0.875
INFO: [runtcl-4] Executing : report_power -file zsys_wrapper_power_routed.rpt -pb zsys_wrapper_power_summary_routed.pb -rpx zsys_wrapper_power_routed.rpx
Command: report_power -file zsys_wrapper_power_routed.rpt -pb zsys_wrapper_power_summary_routed.pb -rpx zsys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
343 Infos, 103 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2486.508 ; gain = 23.520
INFO: [runtcl-4] Executing : report_route_status -file zsys_wrapper_route_status.rpt -pb zsys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zsys_wrapper_timing_summary_routed.rpt -pb zsys_wrapper_timing_summary_routed.pb -rpx zsys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zsys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zsys_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zsys_wrapper_bus_skew_routed.rpt -pb zsys_wrapper_bus_skew_routed.pb -rpx zsys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jun 15 11:06:39 2024...
[Sat Jun 15 11:06:41 2024] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:18 ; elapsed = 00:05:19 . Memory (MB): peak = 2218.027 ; gain = 0.000
[Sat Jun 15 11:06:42 2024] Launched impl_1...
Run output will be captured here: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/runme.log
[Sat Jun 15 11:06:42 2024] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Sat Jun 15 11:06:47 2024] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Sat Jun 15 11:06:53 2024] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Sat Jun 15 11:06:58 2024] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Sat Jun 15 11:07:09 2024] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Sat Jun 15 11:07:19 2024] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Sat Jun 15 11:07:30 2024] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Sat Jun 15 11:07:40 2024] Waiting for impl_1 to finish (timeout in 119 minutes)...

*** Running vivado
    with args -log zsys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zsys_wrapper.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source zsys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado_2020.2/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.cache/ip 
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1179.508 ; gain = 0.000
Command: link_design -top zsys_wrapper -part xc7z010clg225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_reg32_0_0/zsys_axi_reg32_0_0.dcp' for cell 'zsys_i/axi_reg32_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.dcp' for cell 'zsys_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_audio_formatter_0_0/zsys_audio_formatter_0_0.dcp' for cell 'zsys_i/audio/audio_formatter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_to_i2s_0_0/zsys_axis_to_i2s_0_0.dcp' for cell 'zsys_i/audio/axis_to_i2s_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_divider_0_0/zsys_clk_divider_0_0.dcp' for cell 'zsys_i/audio/clk_divider_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_divider_1_0/zsys_clk_divider_1_0.dcp' for cell 'zsys_i/audio/clk_divider_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_divider_2_0/zsys_clk_divider_2_0.dcp' for cell 'zsys_i/audio/clk_divider_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_i2s_receiver_0_0/zsys_i2s_receiver_0_0.dcp' for cell 'zsys_i/audio/i2s_receiver_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_i2s_to_pwm_0_0/zsys_i2s_to_pwm_0_0.dcp' for cell 'zsys_i/audio/i2s_to_pwm_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_i2s_transmitter_0_0/zsys_i2s_transmitter_0_0.dcp' for cell 'zsys_i/audio/i2s_transmitter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xadc_wiz_0_0/zsys_xadc_wiz_0_0.dcp' for cell 'zsys_i/audio/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xbar_0/zsys_xbar_0.dcp' for cell 'zsys_i/audio/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xbar_1/zsys_xbar_1.dcp' for cell 'zsys_i/audio/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_pc_0/zsys_auto_pc_0.dcp' for cell 'zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_us_0/zsys_auto_us_0.dcp' for cell 'zsys_i/audio/axi_interconnect_1/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_us_1/zsys_auto_us_1.dcp' for cell 'zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xbar_2/zsys_xbar_2.dcp' for cell 'zsys_i/proc_sys7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_pc_1/zsys_auto_pc_1.dcp' for cell 'zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_rst_proc_sys7_0_50M_0/zsys_rst_proc_sys7_0_50M_0.dcp' for cell 'zsys_i/resets/rst_proc_sys7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.dcp' for cell 'zsys_i/video_in/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0.dcp' for cell 'zsys_i/video_in/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_data_fifo_3_0/zsys_axis_data_fifo_3_0.dcp' for cell 'zsys_i/video_in/axis_data_fifo_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0.dcp' for cell 'zsys_i/video_in/axis_data_fifo_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_raw_demosaic_0_0/zsys_axis_raw_demosaic_0_0.dcp' for cell 'zsys_i/video_in/axis_raw_demosaic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_raw_unpack_0_0/zsys_axis_raw_unpack_0_0.dcp' for cell 'zsys_i/video_in/axis_raw_unpack_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0.dcp' for cell 'zsys_i/video_in/csi2_d_phy_rx_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi_to_axis_0_0/zsys_csi_to_axis_0_0.dcp' for cell 'zsys_i/video_in/csi_to_axis_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0.dcp' for cell 'zsys_i/video_in/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0.dcp' for cell 'zsys_i/video_in/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_pc_2/zsys_auto_pc_2.dcp' for cell 'zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0.dcp' for cell 'zsys_i/video_out/Video_IO_2_HDMI_TMDS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.dcp' for cell 'zsys_i/video_out/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_fb_conv_0_0/zsys_axis_fb_conv_0_0.dcp' for cell 'zsys_i/video_out/axis_fb_conv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.dcp' for cell 'zsys_i/video_out/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_v_axi4s_vid_out_0_0/zsys_v_axi4s_vid_out_0_0.dcp' for cell 'zsys_i/video_out/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_v_tc_0_0/zsys_v_tc_0_0.dcp' for cell 'zsys_i/video_out/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_pc_3/zsys_auto_pc_3.dcp' for cell 'zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.960 . Memory (MB): peak = 1179.508 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1197 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/video_out/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_audio_formatter_0_0/zsys_audio_formatter_0_0.xdc] for cell 'zsys_i/audio/audio_formatter_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_audio_formatter_0_0/zsys_audio_formatter_0_0.xdc] for cell 'zsys_i/audio/audio_formatter_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xadc_wiz_0_0/zsys_xadc_wiz_0_0.xdc] for cell 'zsys_i/audio/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xadc_wiz_0_0/zsys_xadc_wiz_0_0.xdc] for cell 'zsys_i/audio/xadc_wiz_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc] for cell 'zsys_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.187500 which will be rounded to 0.188 to ensure it is an integer multiple of 1 picosecond [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc:21]
WARNING: [Vivado 12-2489] -input_jitter contains time 1.837500 which will be rounded to 1.838 to ensure it is an integer multiple of 1 picosecond [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc:24]
WARNING: [Vivado 12-2489] -input_jitter contains time 2.437500 which will be rounded to 2.438 to ensure it is an integer multiple of 1 picosecond [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc:27]
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc] for cell 'zsys_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_rst_proc_sys7_0_50M_0/zsys_rst_proc_sys7_0_50M_0_board.xdc] for cell 'zsys_i/resets/rst_proc_sys7_0_50M/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_rst_proc_sys7_0_50M_0/zsys_rst_proc_sys7_0_50M_0_board.xdc] for cell 'zsys_i/resets/rst_proc_sys7_0_50M/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_rst_proc_sys7_0_50M_0/zsys_rst_proc_sys7_0_50M_0.xdc] for cell 'zsys_i/resets/rst_proc_sys7_0_50M/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_rst_proc_sys7_0_50M_0/zsys_rst_proc_sys7_0_50M_0.xdc] for cell 'zsys_i/resets/rst_proc_sys7_0_50M/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc] for cell 'zsys_i/video_in/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:72]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:80]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:84]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-4' is a duplicate and will not be added again. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:112]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:132]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:188]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc:220]
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc] for cell 'zsys_i/video_in/axi_vdma_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/hdl/csi2_d_phy_rx.xdc] for cell 'zsys_i/video_in/csi2_d_phy_rx_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/hdl/csi2_d_phy_rx.xdc] for cell 'zsys_i/video_in/csi2_d_phy_rx_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi_to_axis_0_0/hdl/csi_to_axis.xdc] for cell 'zsys_i/video_in/csi_to_axis_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi_to_axis_0_0/hdl/csi_to_axis.xdc] for cell 'zsys_i/video_in/csi_to_axis_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0_board.xdc] for cell 'zsys_i/video_in/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0_board.xdc] for cell 'zsys_i/video_in/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0.xdc] for cell 'zsys_i/video_in/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0.xdc] for cell 'zsys_i/video_in/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0_board.xdc] for cell 'zsys_i/video_in/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0_board.xdc] for cell 'zsys_i/video_in/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0.xdc] for cell 'zsys_i/video_in/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0.xdc] for cell 'zsys_i/video_in/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc] for cell 'zsys_i/video_out/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:120]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:124]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:136]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:144]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:148]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc:220]
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc] for cell 'zsys_i/video_out/axi_vdma_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0_board.xdc] for cell 'zsys_i/video_out/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0_board.xdc] for cell 'zsys_i/video_out/clk_wiz_1/inst'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.xdc] for cell 'zsys_i/video_out/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.363 ; gain = 580.762
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.xdc] for cell 'zsys_i/video_out/clk_wiz_1/inst'
Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/vivado_target.xdc]
Finished Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/vivado_target.xdc]
Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_bitgen_common.xdc]
Finished Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_bitgen_common.xdc]
Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_common.xdc]
Finished Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_common.xdc]
Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_csi.xdc]
Finished Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_csi.xdc]
Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_hdmi.xdc]
Finished Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_hdmi.xdc]
Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_te0726.xdc]
Finished Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_te0726.xdc]
Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_timing.xdc]
WARNING: [Vivado 12-180] No cells matched 'zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]'. [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_timing.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_timing.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'zsys_i/audio/axi_i2s_adi_0/U0/ctrl/SDATA_O_reg[0]'. [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_timing.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_timing.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/_i_timing.xdc]
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_us_0/zsys_auto_us_0_clocks.xdc] for cell 'zsys_i/audio/axi_interconnect_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_us_0/zsys_auto_us_0_clocks.xdc] for cell 'zsys_i/audio/axi_interconnect_1/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_us_1/zsys_auto_us_1_clocks.xdc] for cell 'zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_us_1/zsys_auto_us_1_clocks.xdc] for cell 'zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0_clocks.xdc] for cell 'zsys_i/video_in/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0_clocks.xdc] for cell 'zsys_i/video_in/axi_vdma_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1_clocks.xdc] for cell 'zsys_i/video_out/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1_clocks.xdc] for cell 'zsys_i/video_out/axi_vdma_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_v_axi4s_vid_out_0_0/zsys_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'zsys_i/video_out/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_v_axi4s_vid_out_0_0/zsys_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'zsys_i/video_out/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_v_tc_0_0/zsys_v_tc_0_0_clocks.xdc] for cell 'zsys_i/video_out/v_tc_0/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_v_tc_0_0/zsys_v_tc_0_0_clocks.xdc:2]
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_v_tc_0_0/zsys_v_tc_0_0_clocks.xdc] for cell 'zsys_i/video_out/v_tc_0/U0'
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCHSTS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/ASYNC_CLOCKS.CDC_SOFT_RESET_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/ASYNC_CLOCKS.CDC_SOFT_RESET_AXI_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/ASYNC_CLOCKS.CDC_HALT_COMPLETE_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.CDC_SLAVE_ERROR_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.CDC_CS_CLEAR_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.CDC_DECODE_ERROR_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.CDC_TIMEOUT_ERROR_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.CDC_START_DMA_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/ASYNC_CLOCKS.CDC_SOFT_RESET_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/ASYNC_CLOCKS.CDC_SOFT_RESET_AXI_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/ASYNC_CLOCKS.CDC_HALT_COMPLETE_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/ASYNC_CLOCKS.CDC_SLAVE_ERROR_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/ASYNC_CLOCKS.CDC_DECODE_ERROR_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/ASYNC_CLOCKS.CDC_START_DMA_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_VALIDITY_AXIS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_AXIS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_VALIDITY_AXISCLK_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_ENABLE_AXIS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Project 1-1715] 8 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1848.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 24 instances
  OBUFDS => OBUFDS: 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

51 Infos, 92 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1848.363 ; gain = 668.855
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1848.363 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2209ad9b8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1848.363 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 17 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ce685db1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2031.570 ; gain = 1.176
INFO: [Opt 31-389] Phase Retarget created 437 cells and removed 1035 cells
INFO: [Opt 31-1021] In phase Retarget, 280 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 9 load pin(s).
Phase 2 Constant propagation | Checksum: d9ede849

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2031.570 ; gain = 1.176
INFO: [Opt 31-389] Phase Constant propagation created 264 cells and removed 1252 cells
INFO: [Opt 31-1021] In phase Constant propagation, 471 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12892b1ae

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2031.570 ; gain = 1.176
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2366 cells
INFO: [Opt 31-1021] In phase Sweep, 265 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG zsys_i/audio/clk_divider_1/U0/clk_out_BUFG_inst to drive 491 load(s) on clock net zsys_i/audio/clk_divider_1/U0/clk_out_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: a1f67b30

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2031.570 ; gain = 1.176
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: a1f67b30

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2031.570 ; gain = 1.176
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14a41a718

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2031.570 ; gain = 1.176
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             437  |            1035  |                                            280  |
|  Constant propagation         |             264  |            1252  |                                            471  |
|  Sweep                        |               0  |            2366  |                                            265  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                             66  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2031.570 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 143959c25

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2031.570 ; gain = 1.176

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 30 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 11 newly gated: 1 Total Ports: 60
Ending PowerOpt Patch Enables Task | Checksum: 1639503a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.244 . Memory (MB): peak = 2401.137 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1639503a6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2401.137 ; gain = 369.566

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1639503a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2401.137 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2401.137 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 20dd1922d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 92 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2401.137 ; gain = 552.773
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file zsys_wrapper_drc_opted.rpt -pb zsys_wrapper_drc_opted.pb -rpx zsys_wrapper_drc_opted.rpx
Command: report_drc -file zsys_wrapper_drc_opted.rpt -pb zsys_wrapper_drc_opted.pb -rpx zsys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2401.137 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2401.137 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13678579d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2401.137 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: faef378e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: dcaae1a2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: dcaae1a2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.137 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: dcaae1a2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 126a4a811

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 184879733

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 37 LUTNM shape to break, 757 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 26, two critical 11, total 37, new lutff created 2
INFO: [Physopt 32-775] End 1 Pass. Optimized 300 nets or cells. Created 37 new cells, deleted 263 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 2 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg. 27 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 59 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2401.137 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           37  |            263  |                   300  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |           59  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           96  |            263  |                   302  |           0  |           8  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 128fd037d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 2401.137 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1a09eda95

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2401.137 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a09eda95

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18b3ce5f2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1282cd96e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 152a957b6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1abb6638e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b7fd6afa

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 13fbbf933

Time (s): cpu = 00:00:57 ; elapsed = 00:00:39 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: b7f0312b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 9029f3b3

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 3f0a6768

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2401.137 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 3f0a6768

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16fc162d5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.332 | TNS=-420.265 |
Phase 1 Physical Synthesis Initialization | Checksum: 238b9aec5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Place 46-33] Processed net zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d9405f18

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2401.137 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 16fc162d5

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.194. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:02:13 ; elapsed = 00:01:49 . Memory (MB): peak = 2401.137 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 29990f7d0

Time (s): cpu = 00:02:13 ; elapsed = 00:01:49 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 29990f7d0

Time (s): cpu = 00:02:14 ; elapsed = 00:01:49 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 29990f7d0

Time (s): cpu = 00:02:14 ; elapsed = 00:01:49 . Memory (MB): peak = 2401.137 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 29990f7d0

Time (s): cpu = 00:02:14 ; elapsed = 00:01:49 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2401.137 ; gain = 0.000

Time (s): cpu = 00:02:14 ; elapsed = 00:01:49 . Memory (MB): peak = 2401.137 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 254017945

Time (s): cpu = 00:02:14 ; elapsed = 00:01:49 . Memory (MB): peak = 2401.137 ; gain = 0.000
Ending Placer Task | Checksum: 17843588d

Time (s): cpu = 00:02:14 ; elapsed = 00:01:49 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 93 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:17 ; elapsed = 00:01:51 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file zsys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zsys_wrapper_utilization_placed.rpt -pb zsys_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zsys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2401.137 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2401.137 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.194 | TNS=-181.470 |
Phase 1 Physical Synthesis Initialization | Checksum: 15855f4e5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.194 | TNS=-181.470 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 15855f4e5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.194 | TNS=-181.470 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[10].  Re-placed instance zsys_i/audio/clk_divider_1/U0/cnt_reg[10]
INFO: [Physopt 32-735] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.194 | TNS=-181.227 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[11].  Re-placed instance zsys_i/audio/clk_divider_1/U0/cnt_reg[11]
INFO: [Physopt 32-735] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.194 | TNS=-180.984 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[8].  Re-placed instance zsys_i/audio/clk_divider_1/U0/cnt_reg[8]
INFO: [Physopt 32-735] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.194 | TNS=-180.741 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[9].  Re-placed instance zsys_i/audio/clk_divider_1/U0/cnt_reg[9]
INFO: [Physopt 32-735] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.191 | TNS=-180.498 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[16].  Re-placed instance zsys_i/audio/clk_divider_1/U0/cnt_reg[16]
INFO: [Physopt 32-735] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.191 | TNS=-180.369 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[17].  Re-placed instance zsys_i/audio/clk_divider_1/U0/cnt_reg[17]
INFO: [Physopt 32-735] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.191 | TNS=-180.240 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[18].  Re-placed instance zsys_i/audio/clk_divider_1/U0/cnt_reg[18]
INFO: [Physopt 32-735] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.191 | TNS=-180.111 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[19].  Re-placed instance zsys_i/audio/clk_divider_1/U0/cnt_reg[19]
INFO: [Physopt 32-735] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.190 | TNS=-179.982 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[0].  Re-placed instance zsys_i/audio/clk_divider_1/U0/cnt_reg[0]
INFO: [Physopt 32-735] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.190 | TNS=-179.618 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[1].  Re-placed instance zsys_i/audio/clk_divider_1/U0/cnt_reg[1]
INFO: [Physopt 32-735] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.190 | TNS=-179.254 |
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/clk_out.  Did not re-place instance zsys_i/audio/clk_divider_1/U0/clock_reg
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/clk_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/p_0_in.  Did not re-place instance zsys_i/audio/clk_divider_1/U0/clock_i_2
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/p_0_in. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.xpm_cdc_async_s2mm_rst_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-81] Processed net zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0]. Replicated 1 times.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.xpm_cdc_async_s2mm_rst_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-735] Processed net zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-169.490 |
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.xpm_cdc_async_s2mm_rst_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-662] Processed net zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0].  Did not re-place instance zsys_i/resets/rst_proc_sys7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.xpm_cdc_async_s2mm_rst_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-572] Net zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.xpm_cdc_async_s2mm_rst_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-702] Processed net zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/no_of_valid_channels_reg[3]_0[1].  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/no_of_valid_channels_reg[1]
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/no_of_valid_channels_reg[3]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/run_stop_i_3_n_0.  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/run_stop_i_3
INFO: [Physopt 32-242] Processed net zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/run_stop_i_3_n_0. Rewired (signal push) zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/buffer_address[31]_i_2_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-735] Processed net zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/run_stop_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-160.899 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[4].  Re-placed instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read_reg[6]
INFO: [Physopt 32-735] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-160.731 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[5].  Re-placed instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read_reg[7]
INFO: [Physopt 32-735] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-160.563 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[6].  Re-placed instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read_reg[8]
INFO: [Physopt 32-735] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-160.395 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[7].  Re-placed instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read_reg[9]
INFO: [Physopt 32-735] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-160.227 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[8].  Re-placed instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read_reg[10]
INFO: [Physopt 32-735] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-160.211 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[9].  Re-placed instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read_reg[11]
INFO: [Physopt 32-735] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-160.195 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[10].  Re-placed instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read_reg[12]
INFO: [Physopt 32-735] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-160.179 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[11].  Re-placed instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read_reg[13]
INFO: [Physopt 32-735] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-160.163 |
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[12].  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read_reg[14]
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/CAPTURE_MM2S.period_size_reg[15][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.period_size_reg[15]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-159.848 |
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.period_size_reg[15]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read2[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read1_carry_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read1_carry_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/bytes_reg[8][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_1.  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/m_axi_mm2s_rready_INST_0_i_4
INFO: [Physopt 32-81] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-162.087 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[2].  Re-placed instance zsys_i/audio/clk_divider_1/U0/cnt_reg[2]
INFO: [Physopt 32-735] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.186 | TNS=-161.930 |
INFO: [Physopt 32-663] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[3].  Re-placed instance zsys_i/audio/clk_divider_1/U0/cnt_reg[3]
INFO: [Physopt 32-735] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.175 | TNS=-161.773 |
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[4].  Did not re-place instance zsys_i/audio/clk_divider_1/U0/cnt_reg[4]
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/cnt0.  Did not re-place instance zsys_i/audio/clk_divider_1/U0/cnt[0]_i_1
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/cnt0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0].  Did not re-place instance zsys_i/resets/rst_proc_sys7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
INFO: [Physopt 32-702] Processed net zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/clk_out.  Did not re-place instance zsys_i/audio/clk_divider_1/U0/clock_reg
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/clk_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/p_0_in.  Did not re-place instance zsys_i/audio/clk_divider_1/U0/clock_i_2
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[12].  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read_reg[14]
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/CAPTURE_MM2S.period_size_reg[15][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.period_size_reg[15]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read2[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/bytes_reg[8][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_1_repN.  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/m_axi_mm2s_rready_INST_0_i_4_replica
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_1_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/SR[0].  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/periods[7]_i_1__0
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/SR[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_0[2].  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.175 | TNS=-161.773 |
Phase 3 Critical Path Optimization | Checksum: 15855f4e5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.175 | TNS=-161.773 |
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[4].  Did not re-place instance zsys_i/audio/clk_divider_1/U0/cnt_reg[4]
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zsys_i/audio/clk_divider_1/U0/cnt0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/cnt0.  Did not re-place instance zsys_i/audio/clk_divider_1/U0/cnt[0]_i_1
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/cnt0. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.xpm_cdc_async_s2mm_rst_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-662] Processed net zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0].  Did not re-place instance zsys_i/resets/rst_proc_sys7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.xpm_cdc_async_s2mm_rst_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-572] Net zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.xpm_cdc_async_s2mm_rst_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-702] Processed net zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/clk_out.  Did not re-place instance zsys_i/audio/clk_divider_1/U0/clock_reg
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/clk_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/p_0_in.  Did not re-place instance zsys_i/audio/clk_divider_1/U0/clock_i_2
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[12].  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read_reg[14]
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/CAPTURE_MM2S.period_size_reg[15][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.period_size_reg[15]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read2[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read1_carry_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read1_carry_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/bytes_reg[8][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_1_repN.  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/m_axi_mm2s_rready_INST_0_i_4_replica
INFO: [Physopt 32-572] Net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_1_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_1_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/SR[0] was not replicated.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/SR[0].  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/periods[7]_i_1__0
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/SR[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_0[2].  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]
INFO: [Physopt 32-81] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_0[2]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.175 | TNS=-157.887 |
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_0[2]_repN.  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_replica
INFO: [Physopt 32-572] Net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_0[2]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_0[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[4].  Did not re-place instance zsys_i/audio/clk_divider_1/U0/cnt_reg[4]
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/cnt_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/cnt0.  Did not re-place instance zsys_i/audio/clk_divider_1/U0/cnt[0]_i_1
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/cnt0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0].  Did not re-place instance zsys_i/resets/rst_proc_sys7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
INFO: [Physopt 32-702] Processed net zsys_i/resets/rst_proc_sys7_0_50M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/clk_out.  Did not re-place instance zsys_i/audio/clk_divider_1/U0/clock_reg
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/clk_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/clk_divider_1/U0/p_0_in.  Did not re-place instance zsys_i/audio/clk_divider_1/U0/clock_i_2
INFO: [Physopt 32-702] Processed net zsys_i/audio/clk_divider_1/U0/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[12].  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read_reg[14]
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/src_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/CAPTURE_MM2S.period_size_reg[15][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.period_size_reg[15]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/transfer_count_read2[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/bytes_reg[8][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_1_repN.  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/m_axi_mm2s_rready_INST_0_i_4_replica
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_1_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/SR[0].  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/periods[7]_i_1__0
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/SR[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_0[2]_repN.  Did not re-place instance zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_replica
INFO: [Physopt 32-702] Processed net zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.pcm_data_width_reg[2]_0[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.175 | TNS=-157.887 |
Phase 4 Critical Path Optimization | Checksum: 15855f4e5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2401.137 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.175 | TNS=-157.887 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.019  |         23.582  |            5  |              0  |                    25  |           0  |           2  |  00:00:04  |
|  Total          |          0.019  |         23.582  |            5  |              0  |                    25  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2401.137 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 22b266190

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
311 Infos, 101 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2401.137 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a6ee0338 ConstDB: 0 ShapeSum: e7a332da RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e3fd549a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2401.137 ; gain = 0.000
Post Restoration Checksum: NetGraph: 4f020538 NumContArr: 94fb4f62 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e3fd549a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e3fd549a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2401.137 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e3fd549a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2401.137 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c75e713e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.036 | TNS=-111.744| WHS=-0.942 | THS=-440.738|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1b5dba5da

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.036 | TNS=-100.969| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 21d281d2f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2401.137 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 1bd3cca90

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2401.137 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00633446 %
  Global Horizontal Routing Utilization  = 0.0078125 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 26150
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 26150
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 1


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1bd3cca90

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2401.137 ; gain = 0.000
Phase 3 Initial Routing | Checksum: eef01b98

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 2401.137 ; gain = 0.000
INFO: [Route 35-580] Design has 64 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_1 |                                                               zsys_i/audio/clk_divider_1/U0/cnt_reg[14]/R|
|               clk_fpga_0 |               clk_fpga_1 |                                                               zsys_i/audio/clk_divider_1/U0/cnt_reg[16]/R|
|               clk_fpga_0 |               clk_fpga_1 |                                                               zsys_i/audio/clk_divider_1/U0/cnt_reg[15]/R|
|               clk_fpga_0 |               clk_fpga_1 |                                                               zsys_i/audio/clk_divider_1/U0/cnt_reg[13]/R|
|               clk_fpga_0 |               clk_fpga_1 |                                                               zsys_i/audio/clk_divider_1/U0/cnt_reg[12]/R|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3371
 Number of Nodes with overlaps = 776
 Number of Nodes with overlaps = 313
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.100 | TNS=-366.385| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c92af4c7

Time (s): cpu = 00:01:11 ; elapsed = 00:00:52 . Memory (MB): peak = 2401.191 ; gain = 0.055

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.100 | TNS=-368.707| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 136f5bdc4

Time (s): cpu = 00:01:12 ; elapsed = 00:00:53 . Memory (MB): peak = 2401.191 ; gain = 0.055
Phase 4 Rip-up And Reroute | Checksum: 136f5bdc4

Time (s): cpu = 00:01:12 ; elapsed = 00:00:53 . Memory (MB): peak = 2401.191 ; gain = 0.055

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1796ed01e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:55 . Memory (MB): peak = 2401.191 ; gain = 0.055
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.100 | TNS=-342.757| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 191e7bf40

Time (s): cpu = 00:01:15 ; elapsed = 00:00:55 . Memory (MB): peak = 2401.191 ; gain = 0.055

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 191e7bf40

Time (s): cpu = 00:01:15 ; elapsed = 00:00:55 . Memory (MB): peak = 2401.191 ; gain = 0.055
Phase 5 Delay and Skew Optimization | Checksum: 191e7bf40

Time (s): cpu = 00:01:15 ; elapsed = 00:00:55 . Memory (MB): peak = 2401.191 ; gain = 0.055

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 129fb1b20

Time (s): cpu = 00:01:18 ; elapsed = 00:00:57 . Memory (MB): peak = 2401.191 ; gain = 0.055
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.100 | TNS=-336.574| WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16555612f

Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 2401.191 ; gain = 0.055
Phase 6 Post Hold Fix | Checksum: 16555612f

Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 2401.191 ; gain = 0.055

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 15.4803 %
  Global Horizontal Routing Utilization  = 20.4327 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 16d092bf6

Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 2401.191 ; gain = 0.055

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16d092bf6

Time (s): cpu = 00:01:19 ; elapsed = 00:00:57 . Memory (MB): peak = 2401.191 ; gain = 0.055

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b519fa2c

Time (s): cpu = 00:01:21 ; elapsed = 00:00:59 . Memory (MB): peak = 2401.191 ; gain = 0.055

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.100 | TNS=-336.574| WHS=0.020  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1b519fa2c

Time (s): cpu = 00:01:21 ; elapsed = 00:00:59 . Memory (MB): peak = 2401.191 ; gain = 0.055
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:21 ; elapsed = 00:00:59 . Memory (MB): peak = 2401.191 ; gain = 0.055

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
331 Infos, 102 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:05 . Memory (MB): peak = 2401.191 ; gain = 0.055
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2401.191 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2401.191 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file zsys_wrapper_drc_routed.rpt -pb zsys_wrapper_drc_routed.pb -rpx zsys_wrapper_drc_routed.rpx
Command: report_drc -file zsys_wrapper_drc_routed.rpt -pb zsys_wrapper_drc_routed.pb -rpx zsys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2462.113 ; gain = 60.922
INFO: [runtcl-4] Executing : report_methodology -file zsys_wrapper_methodology_drc_routed.rpt -pb zsys_wrapper_methodology_drc_routed.pb -rpx zsys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zsys_wrapper_methodology_drc_routed.rpt -pb zsys_wrapper_methodology_drc_routed.pb -rpx zsys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2462.988 ; gain = 0.875
INFO: [runtcl-4] Executing : report_power -file zsys_wrapper_power_routed.rpt -pb zsys_wrapper_power_summary_routed.pb -rpx zsys_wrapper_power_routed.rpx
Command: report_power -file zsys_wrapper_power_routed.rpt -pb zsys_wrapper_power_summary_routed.pb -rpx zsys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
343 Infos, 103 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2486.508 ; gain = 23.520
INFO: [runtcl-4] Executing : report_route_status -file zsys_wrapper_route_status.rpt -pb zsys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zsys_wrapper_timing_summary_routed.rpt -pb zsys_wrapper_timing_summary_routed.pb -rpx zsys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zsys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zsys_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zsys_wrapper_bus_skew_routed.rpt -pb zsys_wrapper_bus_skew_routed.pb -rpx zsys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jun 15 11:06:39 2024...

*** Running vivado
    with args -log zsys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zsys_wrapper.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source zsys_wrapper.tcl -notrace
Command: open_checkpoint zsys_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1163.148 ; gain = 0.000
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for trenz.biz:te0726_10_1c:part0:3.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for trenz.biz:te0726_10_1c:part0:3.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [Device 21-403] Loading part xc7z010clg225-1
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1163.148 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/video_out/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1752.164 ; gain = 16.324
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1752.164 ; gain = 16.324
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1752.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 24 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  SRLC32E => SRL16E: 3 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1753.809 ; gain = 590.660
INFO: [Memdata 28-208] The XPM instance: <zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zsys_i/video_out/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zsys_i/video_out/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zsys_i/video_in/axis_data_fifo_4>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zsys_i/video_in/axis_data_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zsys_i/video_in/axis_data_fifo_3>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zsys_i/video_in/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zsys_i/video_in/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zsys_i/video_in/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zsys_i/audio/i2s_transmitter_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zsys_i/audio/i2s_receiver_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zsys_i/audio/audio_formatter_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zsys_i/audio/audio_formatter_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force zsys_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado_2020.2/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC AVAL-70] OSERDES_DataRateTqTriWidth: Unexpected programming for zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[0].serdes_ddr_inst/OSERDESE2_m_inst with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
WARNING: [DRC AVAL-70] OSERDES_DataRateTqTriWidth: Unexpected programming for zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[0].serdes_ddr_inst/OSERDESE2_s_inst with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
WARNING: [DRC AVAL-70] OSERDES_DataRateTqTriWidth: Unexpected programming for zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[1].serdes_ddr_inst/OSERDESE2_m_inst with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
WARNING: [DRC AVAL-70] OSERDES_DataRateTqTriWidth: Unexpected programming for zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[1].serdes_ddr_inst/OSERDESE2_s_inst with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
WARNING: [DRC AVAL-70] OSERDES_DataRateTqTriWidth: Unexpected programming for zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[2].serdes_ddr_inst/OSERDESE2_m_inst with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
WARNING: [DRC AVAL-70] OSERDES_DataRateTqTriWidth: Unexpected programming for zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[2].serdes_ddr_inst/OSERDESE2_s_inst with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
WARNING: [DRC AVAL-70] OSERDES_DataRateTqTriWidth: Unexpected programming for zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[3].serdes_ddr_inst/OSERDESE2_m_inst with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
WARNING: [DRC AVAL-70] OSERDES_DataRateTqTriWidth: Unexpected programming for zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[3].serdes_ddr_inst/OSERDESE2_s_inst with TRISTATE_WIDTH. DATA_RATE_TQ set DDR expects TRISTATE_WIDTH to be set 4
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN (net: zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 66 net(s) have no routable loads. The problem bus(es) and/or net(s) are zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 42 listed).
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 10 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 8532640 bits.
Writing bitstream ./zsys_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 11 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 2371.887 ; gain = 597.246
INFO: [Common 17-206] Exiting Vivado at Sat Jun 15 11:07:55 2024...
[Sat Jun 15 11:07:56 2024] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:06 ; elapsed = 00:01:14 . Memory (MB): peak = 2218.027 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.915 . Memory (MB): peak = 2300.430 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/video_out/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3054.836 ; gain = 7.578
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3054.836 ; gain = 7.578
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3054.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 24 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 4040.457 ; gain = 1822.430
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.044 . Memory (MB): peak = 4040.539 ; gain = 0.082
close_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4093.977 ; gain = 48.082
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1_m_512MB.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (E:/Vivado_2020.2/Vivado/2020.2/data\embeddedsw) loading 2 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1_m_512MB.xsa
write_hw_platform: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4093.977 ; gain = 0.000
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1_m_512MB.xsa ...
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1_m_512MB.xsa
write_hw_platform: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4093.977 ; gain = 0.000
INFO: [TE_UTIL-29] C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/prebuilt/hardware/m_512MB/./zynqberrydemo1_m_512MB.bit was replaced with C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper.bit
INFO: [TE_UTIL-31] C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/prebuilt/hardware/m_512MB/./zynqberrydemo1_m_512MB.lpr was replaced with C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.hw/zynqberrydemo1.lpr
INFO: [TE_UTIL-34] C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/debug_nets.ltx does not exist.
INFO: [TE_UTIL-36] C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/prebuilt/hardware/m_512MB/./zynqberrydemo1_m_512MB.xsa was replaced with C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1_m_512MB.xsa
WARNING: [TE_UTIL-42] C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper.mmi does not exist.
Create prebuilt HW report
Create reports in C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/prebuilt/hardware/m_512MB/./reports
INFO: [TE_UTIL-67] Add HW report to: C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/prebuilt/hardware/hardware_summary.csv
Build Design finished.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 4093.977 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/251633001340A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 5078.035 ; gain = 984.059
set_property PROGRAM.FILE {C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.runs/impl_1/zsys_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/zsys.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg225-1
Top: zsys_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5118.547 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zsys_wrapper' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:55]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_0' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:203]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_1' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:210]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_10' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:217]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_11' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:224]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_12' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:231]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_13' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:238]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_14' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:245]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_15' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:252]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_16' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:259]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_17' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:266]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_18' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:273]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_19' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:280]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_2' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:287]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_20' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:294]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_21' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:301]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_22' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:308]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_23' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:315]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_3' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:322]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_4' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:329]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_5' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:336]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_6' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:343]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_7' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:350]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_8' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:357]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Vivado_2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'GPIO_1_tri_iobuf_9' of component 'IOBUF' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:364]
INFO: [Synth 8-3491] module 'zsys' declared at 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:7546' bound to instance 'zsys_i' of component 'zsys' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:371]
INFO: [Synth 8-638] synthesizing module 'zsys' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:7593]
INFO: [Synth 8-638] synthesizing module 'audio_imp_1P9NOCO' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:5325]
INFO: [Synth 8-3491] module 'zsys_audio_formatter_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_audio_formatter_0_0_stub.vhdl:5' bound to instance 'audio_formatter_0' of component 'zsys_audio_formatter_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:5787]
INFO: [Synth 8-638] synthesizing module 'zsys_audio_formatter_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_audio_formatter_0_0_stub.vhdl:76]
INFO: [Synth 8-638] synthesizing module 'zsys_axi_interconnect_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:2673]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_9N11DZ' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:567]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_9N11DZ' (2#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:567]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1H6SM5T' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:663]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1H6SM5T' (3#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:663]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1IC1JHM' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:855]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1IC1JHM' (4#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:855]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RADEGI' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1821]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RADEGI' (5#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1821]
INFO: [Synth 8-3491] module 'zsys_xbar_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'zsys_xbar_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:3089]
INFO: [Synth 8-638] synthesizing module 'zsys_xbar_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'zsys_axi_interconnect_0_0' (6#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:2673]
INFO: [Synth 8-638] synthesizing module 'zsys_axi_interconnect_1_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:3418]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1L50WPY' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:196]
INFO: [Synth 8-3491] module 'zsys_auto_pc_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'zsys_auto_pc_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:439]
INFO: [Synth 8-638] synthesizing module 'zsys_auto_pc_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_auto_pc_0_stub.vhdl:90]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1L50WPY' (7#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:196]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_34S7TF' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1922]
INFO: [Synth 8-3491] module 'zsys_auto_us_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_auto_us_0_stub.vhdl:5' bound to instance 'auto_us' of component 'zsys_auto_us_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:2023]
INFO: [Synth 8-638] synthesizing module 'zsys_auto_us_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_auto_us_0_stub.vhdl:45]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_34S7TF' (8#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1922]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_15P0L45' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:2424]
INFO: [Synth 8-3491] module 'zsys_auto_us_1' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_auto_us_1_stub.vhdl:5' bound to instance 'auto_us' of component 'zsys_auto_us_1' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:2543]
INFO: [Synth 8-638] synthesizing module 'zsys_auto_us_1' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_auto_us_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_15P0L45' (9#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:2424]
INFO: [Synth 8-3491] module 'zsys_xbar_1' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'zsys_xbar_1' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:3883]
INFO: [Synth 8-638] synthesizing module 'zsys_xbar_1' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_xbar_1_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'zsys_axi_interconnect_1_0' (10#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:3418]
INFO: [Synth 8-3491] module 'zsys_axis_to_i2s_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_axis_to_i2s_0_0_stub.vhdl:5' bound to instance 'axis_to_i2s_0' of component 'zsys_axis_to_i2s_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6014]
INFO: [Synth 8-638] synthesizing module 'zsys_axis_to_i2s_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_axis_to_i2s_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'zsys_clk_divider_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_clk_divider_0_0_stub.vhdl:5' bound to instance 'clk_divider_0' of component 'zsys_clk_divider_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6025]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_divider_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_clk_divider_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'zsys_clk_divider_1_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_clk_divider_1_0_stub.vhdl:5' bound to instance 'clk_divider_1' of component 'zsys_clk_divider_1_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6032]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_divider_1_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_clk_divider_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'zsys_clk_divider_2_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_clk_divider_2_0_stub.vhdl:5' bound to instance 'clk_divider_2' of component 'zsys_clk_divider_2_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6039]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_divider_2_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_clk_divider_2_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'zsys_i2s_receiver_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_i2s_receiver_0_0_stub.vhdl:5' bound to instance 'i2s_receiver_0' of component 'zsys_i2s_receiver_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6046]
INFO: [Synth 8-638] synthesizing module 'zsys_i2s_receiver_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_i2s_receiver_0_0_stub.vhdl:41]
INFO: [Synth 8-3491] module 'zsys_i2s_to_pwm_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_i2s_to_pwm_0_0_stub.vhdl:5' bound to instance 'i2s_to_pwm_0' of component 'zsys_i2s_to_pwm_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6079]
INFO: [Synth 8-638] synthesizing module 'zsys_i2s_to_pwm_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_i2s_to_pwm_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'zsys_i2s_transmitter_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_i2s_transmitter_0_0_stub.vhdl:5' bound to instance 'i2s_transmitter_0' of component 'zsys_i2s_transmitter_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6088]
INFO: [Synth 8-638] synthesizing module 'zsys_i2s_transmitter_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_i2s_transmitter_0_0_stub.vhdl:41]
INFO: [Synth 8-3491] module 'zsys_xadc_wiz_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_xadc_wiz_0_0_stub.vhdl:5' bound to instance 'xadc_wiz_0' of component 'zsys_xadc_wiz_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6121]
INFO: [Synth 8-638] synthesizing module 'zsys_xadc_wiz_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_xadc_wiz_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'zsys_xlconstant_0_0' declared at 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlconstant_0_0/synth/zsys_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'zsys_xlconstant_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6138]
INFO: [Synth 8-6157] synthesizing module 'zsys_xlconstant_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlconstant_0_0/synth/zsys_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 16'b0000000000001100 
	Parameter CONST_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (11#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'zsys_xlconstant_0_0' (12#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlconstant_0_0/synth/zsys_xlconstant_0_0.v:57]
INFO: [Synth 8-3491] module 'zsys_xlconstant_1_0' declared at 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlconstant_1_0/synth/zsys_xlconstant_1_0.v:57' bound to instance 'xlconstant_1' of component 'zsys_xlconstant_1_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6142]
INFO: [Synth 8-6157] synthesizing module 'zsys_xlconstant_1_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlconstant_1_0/synth/zsys_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 16'b0000000000000100 
	Parameter CONST_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (12#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'zsys_xlconstant_1_0' (13#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlconstant_1_0/synth/zsys_xlconstant_1_0.v:57]
INFO: [Synth 8-3491] module 'zsys_xlconstant_2_0' declared at 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlconstant_2_0/synth/zsys_xlconstant_2_0.v:57' bound to instance 'xlconstant_2' of component 'zsys_xlconstant_2_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6146]
INFO: [Synth 8-6157] synthesizing module 'zsys_xlconstant_2_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlconstant_2_0/synth/zsys_xlconstant_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 16'b0000000110000000 
	Parameter CONST_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' (13#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'zsys_xlconstant_2_0' (14#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlconstant_2_0/synth/zsys_xlconstant_2_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'audio_imp_1P9NOCO' (15#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:5325]
INFO: [Synth 8-3491] module 'zsys_axi_reg32_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_axi_reg32_0_0_stub.vhdl:5' bound to instance 'axi_reg32_0' of component 'zsys_axi_reg32_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:8296]
INFO: [Synth 8-638] synthesizing module 'zsys_axi_reg32_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_axi_reg32_0_0_stub.vhdl:34]
INFO: [Synth 8-638] synthesizing module 'zsys_proc_sys7_0_axi_periph_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:4310]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_17O0P66' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_17O0P66' (16#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:55]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_4BKT4' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:759]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_4BKT4' (17#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:759]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_YF7ZR7' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:957]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_YF7ZR7' (18#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:957]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1QFGOFP' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1068]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1QFGOFP' (19#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1068]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_10UJB05' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1175]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_10UJB05' (20#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1175]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_75ARYB' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1276]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_75ARYB' (21#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1276]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_PGNNMJ' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:2131]
INFO: [Synth 8-3491] module 'zsys_auto_pc_1' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'zsys_auto_pc_1' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:2314]
INFO: [Synth 8-638] synthesizing module 'zsys_auto_pc_1' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_auto_pc_1_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_PGNNMJ' (22#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:2131]
INFO: [Synth 8-3491] module 'zsys_xbar_2' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_xbar_2_stub.vhdl:5' bound to instance 'xbar' of component 'zsys_xbar_2' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:5112]
INFO: [Synth 8-638] synthesizing module 'zsys_xbar_2' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_xbar_2_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'zsys_proc_sys7_0_axi_periph_0' (23#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:4310]
INFO: [Synth 8-3491] module 'zsys_processing_system7_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'zsys_processing_system7_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:8483]
INFO: [Synth 8-638] synthesizing module 'zsys_processing_system7_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_processing_system7_0_0_stub.vhdl:231]
INFO: [Synth 8-638] synthesizing module 'resets_imp_BXH7YA' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1344]
INFO: [Synth 8-3491] module 'zsys_rst_proc_sys7_0_50M_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_rst_proc_sys7_0_50M_0_stub.vhdl:5' bound to instance 'rst_proc_sys7_0_50M' of component 'zsys_rst_proc_sys7_0_50M_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1372]
INFO: [Synth 8-638] synthesizing module 'zsys_rst_proc_sys7_0_50M_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_rst_proc_sys7_0_50M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'resets_imp_BXH7YA' (24#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1344]
INFO: [Synth 8-638] synthesizing module 'video_in_imp_1E96PH' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6209]
INFO: [Synth 8-638] synthesizing module 'zsys_axi_interconnect_0_1' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:3214]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CTEOV5' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1433]
INFO: [Synth 8-3491] module 'zsys_auto_pc_2' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_auto_pc_2_stub.vhdl:5' bound to instance 'auto_pc' of component 'zsys_auto_pc_2' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1550]
INFO: [Synth 8-638] synthesizing module 'zsys_auto_pc_2' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_auto_pc_2_stub.vhdl:50]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CTEOV5' (25#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1433]
INFO: [Synth 8-256] done synthesizing module 'zsys_axi_interconnect_0_1' (26#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:3214]
INFO: [Synth 8-3491] module 'zsys_axi_vdma_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_axi_vdma_0_0_stub.vhdl:5' bound to instance 'axi_vdma_0' of component 'zsys_axi_vdma_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6657]
INFO: [Synth 8-638] synthesizing module 'zsys_axi_vdma_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_axi_vdma_0_0_stub.vhdl:55]
INFO: [Synth 8-3491] module 'zsys_axis_data_fifo_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_axis_data_fifo_0_0_stub.vhdl:5' bound to instance 'axis_data_fifo_0' of component 'zsys_axis_data_fifo_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6704]
INFO: [Synth 8-638] synthesizing module 'zsys_axis_data_fifo_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_axis_data_fifo_0_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'zsys_axis_data_fifo_3_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_axis_data_fifo_3_0_stub.vhdl:5' bound to instance 'axis_data_fifo_3' of component 'zsys_axis_data_fifo_3_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6720]
INFO: [Synth 8-638] synthesizing module 'zsys_axis_data_fifo_3_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_axis_data_fifo_3_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'zsys_axis_data_fifo_4_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_axis_data_fifo_4_0_stub.vhdl:5' bound to instance 'axis_data_fifo_4' of component 'zsys_axis_data_fifo_4_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6735]
INFO: [Synth 8-638] synthesizing module 'zsys_axis_data_fifo_4_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_axis_data_fifo_4_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'zsys_axis_raw_demosaic_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_axis_raw_demosaic_0_0_stub.vhdl:5' bound to instance 'axis_raw_demosaic_0' of component 'zsys_axis_raw_demosaic_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6751]
INFO: [Synth 8-638] synthesizing module 'zsys_axis_raw_demosaic_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_axis_raw_demosaic_0_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'zsys_axis_raw_unpack_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_axis_raw_unpack_0_0_stub.vhdl:5' bound to instance 'axis_raw_unpack_0' of component 'zsys_axis_raw_unpack_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6767]
INFO: [Synth 8-638] synthesizing module 'zsys_axis_raw_unpack_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_axis_raw_unpack_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'zsys_csi2_d_phy_rx_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_csi2_d_phy_rx_0_0_stub.vhdl:5' bound to instance 'csi2_d_phy_rx_0' of component 'zsys_csi2_d_phy_rx_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6782]
INFO: [Synth 8-638] synthesizing module 'zsys_csi2_d_phy_rx_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_csi2_d_phy_rx_0_0_stub.vhdl:44]
INFO: [Synth 8-3491] module 'zsys_csi_to_axis_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_csi_to_axis_0_0_stub.vhdl:5' bound to instance 'csi_to_axis_0' of component 'zsys_csi_to_axis_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6818]
INFO: [Synth 8-638] synthesizing module 'zsys_csi_to_axis_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_csi_to_axis_0_0_stub.vhdl:35]
INFO: [Synth 8-3491] module 'zsys_proc_sys_reset_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'zsys_proc_sys_reset_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6845]
INFO: [Synth 8-638] synthesizing module 'zsys_proc_sys_reset_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'zsys_proc_sys_reset_1_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_proc_sys_reset_1_0_stub.vhdl:5' bound to instance 'proc_sys_reset_1' of component 'zsys_proc_sys_reset_1_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6858]
INFO: [Synth 8-638] synthesizing module 'zsys_proc_sys_reset_1_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_proc_sys_reset_1_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'video_in_imp_1E96PH' (27#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6209]
INFO: [Synth 8-638] synthesizing module 'video_out_imp_VOY96P' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6955]
INFO: [Synth 8-3491] module 'zsys_Video_IO_2_HDMI_TMDS_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_Video_IO_2_HDMI_TMDS_0_0_stub.vhdl:5' bound to instance 'Video_IO_2_HDMI_TMDS_0' of component 'zsys_Video_IO_2_HDMI_TMDS_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:7332]
INFO: [Synth 8-638] synthesizing module 'zsys_Video_IO_2_HDMI_TMDS_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_Video_IO_2_HDMI_TMDS_0_0_stub.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'zsys_axi_mem_intercon_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:4041]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CXSKC1' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1634]
INFO: [Synth 8-3491] module 'zsys_auto_pc_3' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_auto_pc_3_stub.vhdl:5' bound to instance 'auto_pc' of component 'zsys_auto_pc_3' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1733]
INFO: [Synth 8-638] synthesizing module 'zsys_auto_pc_3' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_auto_pc_3_stub.vhdl:44]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CXSKC1' (28#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:1634]
INFO: [Synth 8-256] done synthesizing module 'zsys_axi_mem_intercon_0' (29#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:4041]
INFO: [Synth 8-3491] module 'zsys_axi_vdma_0_1' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_axi_vdma_0_1_stub.vhdl:5' bound to instance 'axi_vdma_0' of component 'zsys_axi_vdma_0_1' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:7385]
INFO: [Synth 8-638] synthesizing module 'zsys_axi_vdma_0_1' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_axi_vdma_0_1_stub.vhdl:52]
INFO: [Synth 8-3491] module 'zsys_axis_fb_conv_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_axis_fb_conv_0_0_stub.vhdl:5' bound to instance 'axis_fb_conv_0' of component 'zsys_axis_fb_conv_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:7429]
INFO: [Synth 8-638] synthesizing module 'zsys_axis_fb_conv_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_axis_fb_conv_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'zsys_clk_wiz_1_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'zsys_clk_wiz_1_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:7444]
INFO: [Synth 8-638] synthesizing module 'zsys_clk_wiz_1_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_clk_wiz_1_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'zsys_v_axi4s_vid_out_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_v_axi4s_vid_out_0_0_stub.vhdl:5' bound to instance 'v_axi4s_vid_out_0' of component 'zsys_v_axi4s_vid_out_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:7470]
INFO: [Synth 8-638] synthesizing module 'zsys_v_axi4s_vid_out_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_v_axi4s_vid_out_0_0_stub.vhdl:43]
INFO: [Synth 8-3491] module 'zsys_v_tc_0_0' declared at 'C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_v_tc_0_0_stub.vhdl:5' bound to instance 'v_tc_0' of component 'zsys_v_tc_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:7505]
INFO: [Synth 8-638] synthesizing module 'zsys_v_tc_0_0' [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/.Xil/Vivado-15024-PowerHouse/realtime/zsys_v_tc_0_0_stub.vhdl:44]
INFO: [Synth 8-256] done synthesizing module 'video_out_imp_VOY96P' (30#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:6955]
INFO: [Synth 8-3491] module 'zsys_xlconcat_0_0' declared at 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlconcat_0_0/synth/zsys_xlconcat_0_0.v:60' bound to instance 'xlconcat_0' of component 'zsys_xlconcat_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:8846]
INFO: [Synth 8-6157] synthesizing module 'zsys_xlconcat_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlconcat_0_0/synth/zsys_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 6 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (31#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'zsys_xlconcat_0_0' (32#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlconcat_0_0/synth/zsys_xlconcat_0_0.v:60]
INFO: [Synth 8-3491] module 'zsys_xlslice_0_0' declared at 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlslice_0_0/synth/zsys_xlslice_0_0.v:57' bound to instance 'xlslice_0' of component 'zsys_xlslice_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:8856]
INFO: [Synth 8-6157] synthesizing module 'zsys_xlslice_0_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlslice_0_0/synth/zsys_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (33#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'zsys_xlslice_0_0' (34#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlslice_0_0/synth/zsys_xlslice_0_0.v:57]
INFO: [Synth 8-3491] module 'zsys_xlslice_1_0' declared at 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlslice_1_0/synth/zsys_xlslice_1_0.v:57' bound to instance 'xlslice_1' of component 'zsys_xlslice_1_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:8861]
INFO: [Synth 8-6157] synthesizing module 'zsys_xlslice_1_0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlslice_1_0/synth/zsys_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (34#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'zsys_xlslice_1_0' (35#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xlslice_1_0/synth/zsys_xlslice_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zsys' (36#1) [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/synth/zsys.vhd:7593]
INFO: [Synth 8-256] done synthesizing module 'zsys_wrapper' (37#1) [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5118.547 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5118.547 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5118.547 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_reg32_0_0/zsys_axi_reg32_0_0.dcp' for cell 'zsys_i/axi_reg32_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.dcp' for cell 'zsys_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_audio_formatter_0_0/zsys_audio_formatter_0_0.dcp' for cell 'zsys_i/audio/audio_formatter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_to_i2s_0_0/zsys_axis_to_i2s_0_0.dcp' for cell 'zsys_i/audio/axis_to_i2s_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_divider_0_0/zsys_clk_divider_0_0.dcp' for cell 'zsys_i/audio/clk_divider_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_divider_1_0/zsys_clk_divider_1_0.dcp' for cell 'zsys_i/audio/clk_divider_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_divider_2_0/zsys_clk_divider_2_0.dcp' for cell 'zsys_i/audio/clk_divider_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_i2s_receiver_0_0/zsys_i2s_receiver_0_0.dcp' for cell 'zsys_i/audio/i2s_receiver_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_i2s_to_pwm_0_0/zsys_i2s_to_pwm_0_0.dcp' for cell 'zsys_i/audio/i2s_to_pwm_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_i2s_transmitter_0_0/zsys_i2s_transmitter_0_0.dcp' for cell 'zsys_i/audio/i2s_transmitter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xadc_wiz_0_0/zsys_xadc_wiz_0_0.dcp' for cell 'zsys_i/audio/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xbar_0/zsys_xbar_0.dcp' for cell 'zsys_i/audio/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xbar_1/zsys_xbar_1.dcp' for cell 'zsys_i/audio/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_pc_0/zsys_auto_pc_0.dcp' for cell 'zsys_i/audio/axi_interconnect_1/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_us_0/zsys_auto_us_0.dcp' for cell 'zsys_i/audio/axi_interconnect_1/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_us_1/zsys_auto_us_1.dcp' for cell 'zsys_i/audio/axi_interconnect_1/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xbar_2/zsys_xbar_2.dcp' for cell 'zsys_i/proc_sys7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_pc_1/zsys_auto_pc_1.dcp' for cell 'zsys_i/proc_sys7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_rst_proc_sys7_0_50M_0/zsys_rst_proc_sys7_0_50M_0.dcp' for cell 'zsys_i/resets/rst_proc_sys7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.dcp' for cell 'zsys_i/video_in/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_data_fifo_0_0/zsys_axis_data_fifo_0_0.dcp' for cell 'zsys_i/video_in/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_data_fifo_3_0/zsys_axis_data_fifo_3_0.dcp' for cell 'zsys_i/video_in/axis_data_fifo_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_data_fifo_4_0/zsys_axis_data_fifo_4_0.dcp' for cell 'zsys_i/video_in/axis_data_fifo_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_raw_demosaic_0_0/zsys_axis_raw_demosaic_0_0.dcp' for cell 'zsys_i/video_in/axis_raw_demosaic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_raw_unpack_0_0/zsys_axis_raw_unpack_0_0.dcp' for cell 'zsys_i/video_in/axis_raw_unpack_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/zsys_csi2_d_phy_rx_0_0.dcp' for cell 'zsys_i/video_in/csi2_d_phy_rx_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi_to_axis_0_0/zsys_csi_to_axis_0_0.dcp' for cell 'zsys_i/video_in/csi_to_axis_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0.dcp' for cell 'zsys_i/video_in/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0.dcp' for cell 'zsys_i/video_in/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_pc_2/zsys_auto_pc_2.dcp' for cell 'zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_Video_IO_2_HDMI_TMDS_0_0/zsys_Video_IO_2_HDMI_TMDS_0_0.dcp' for cell 'zsys_i/video_out/Video_IO_2_HDMI_TMDS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.dcp' for cell 'zsys_i/video_out/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axis_fb_conv_0_0/zsys_axis_fb_conv_0_0.dcp' for cell 'zsys_i/video_out/axis_fb_conv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.dcp' for cell 'zsys_i/video_out/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_v_axi4s_vid_out_0_0/zsys_v_axi4s_vid_out_0_0.dcp' for cell 'zsys_i/video_out/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_v_tc_0_0/zsys_v_tc_0_0.dcp' for cell 'zsys_i/video_out/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_auto_pc_3/zsys_auto_pc_3.dcp' for cell 'zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.978 . Memory (MB): peak = 5118.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1197 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/video_out/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_audio_formatter_0_0/zsys_audio_formatter_0_0.xdc] for cell 'zsys_i/audio/audio_formatter_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_audio_formatter_0_0/zsys_audio_formatter_0_0.xdc] for cell 'zsys_i/audio/audio_formatter_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xadc_wiz_0_0/zsys_xadc_wiz_0_0.xdc] for cell 'zsys_i/audio/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_xadc_wiz_0_0/zsys_xadc_wiz_0_0.xdc] for cell 'zsys_i/audio/xadc_wiz_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc] for cell 'zsys_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc] for cell 'zsys_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zsys_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zsys_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_rst_proc_sys7_0_50M_0/zsys_rst_proc_sys7_0_50M_0_board.xdc] for cell 'zsys_i/resets/rst_proc_sys7_0_50M/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_rst_proc_sys7_0_50M_0/zsys_rst_proc_sys7_0_50M_0_board.xdc] for cell 'zsys_i/resets/rst_proc_sys7_0_50M/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_rst_proc_sys7_0_50M_0/zsys_rst_proc_sys7_0_50M_0.xdc] for cell 'zsys_i/resets/rst_proc_sys7_0_50M/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_rst_proc_sys7_0_50M_0/zsys_rst_proc_sys7_0_50M_0.xdc] for cell 'zsys_i/resets/rst_proc_sys7_0_50M/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc] for cell 'zsys_i/video_in/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc] for cell 'zsys_i/video_in/axi_vdma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zsys_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zsys_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/hdl/csi2_d_phy_rx.xdc] for cell 'zsys_i/video_in/csi2_d_phy_rx_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi2_d_phy_rx_0_0/hdl/csi2_d_phy_rx.xdc] for cell 'zsys_i/video_in/csi2_d_phy_rx_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi_to_axis_0_0/hdl/csi_to_axis.xdc] for cell 'zsys_i/video_in/csi_to_axis_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_csi_to_axis_0_0/hdl/csi_to_axis.xdc] for cell 'zsys_i/video_in/csi_to_axis_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0_board.xdc] for cell 'zsys_i/video_in/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0_board.xdc] for cell 'zsys_i/video_in/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0.xdc] for cell 'zsys_i/video_in/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_0_0/zsys_proc_sys_reset_0_0.xdc] for cell 'zsys_i/video_in/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0_board.xdc] for cell 'zsys_i/video_in/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0_board.xdc] for cell 'zsys_i/video_in/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0.xdc] for cell 'zsys_i/video_in/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_proc_sys_reset_1_0/zsys_proc_sys_reset_1_0.xdc] for cell 'zsys_i/video_in/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc] for cell 'zsys_i/video_out/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc] for cell 'zsys_i/video_out/axi_vdma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zsys_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zsys_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0_board.xdc] for cell 'zsys_i/video_out/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0_board.xdc] for cell 'zsys_i/video_out/clk_wiz_1/inst'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.xdc] for cell 'zsys_i/video_out/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.xdc] for cell 'zsys_i/video_out/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_clk_wiz_1_0/zsys_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zsys_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zsys_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/vivado_target.xdc]
Finished Parsing XDC File [C:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/constraints/vivado_target.xdc]
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0_clocks.xdc] for cell 'zsys_i/video_in/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_0/zsys_axi_vdma_0_0_clocks.xdc] for cell 'zsys_i/video_in/axi_vdma_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1_clocks.xdc] for cell 'zsys_i/video_out/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_axi_vdma_0_1/zsys_axi_vdma_0_1_clocks.xdc] for cell 'zsys_i/video_out/axi_vdma_0/U0'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_v_axi4s_vid_out_0_0/zsys_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'zsys_i/video_out/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_v_axi4s_vid_out_0_0/zsys_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'zsys_i/video_out/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_v_tc_0_0/zsys_v_tc_0_0_clocks.xdc] for cell 'zsys_i/video_out/v_tc_0/U0'
Finished Parsing XDC File [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_v_tc_0_0/zsys_v_tc_0_0_clocks.xdc] for cell 'zsys_i/video_out/v_tc_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/tdv20/Documents/SoC_Project/ZynqBerry_TE0726-03/zynqberrydemo1/vivado/zynqberrydemo1.gen/sources_1/bd/zsys/ip/zsys_v_tc_0_0/zsys_v_tc_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zsys_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zsys_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Vivado 12-3272] Current instance is the top level cell 'zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCHSTS_INST' of design 'rtl_1' [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCHSTS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST' of design 'rtl_1' [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zsys_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zsys_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Vivado 12-3272] Current instance is the top level cell 'zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/video_in/axis_data_fifo_4/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zsys_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zsys_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Vivado 12-3272] Current instance is the top level cell 'zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/ASYNC_CLOCKS.CDC_SOFT_RESET_INST' of design 'rtl_1' [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/ASYNC_CLOCKS.CDC_SOFT_RESET_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/ASYNC_CLOCKS.CDC_SOFT_RESET_AXI_INST' of design 'rtl_1' [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/ASYNC_CLOCKS.CDC_SOFT_RESET_AXI_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/ASYNC_CLOCKS.CDC_HALT_COMPLETE_INST' of design 'rtl_1' [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/ASYNC_CLOCKS.CDC_HALT_COMPLETE_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.CDC_SLAVE_ERROR_INST' of design 'rtl_1' [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.CDC_SLAVE_ERROR_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.CDC_CS_CLEAR_INST' of design 'rtl_1' [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.CDC_CS_CLEAR_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.CDC_DECODE_ERROR_INST' of design 'rtl_1' [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.CDC_DECODE_ERROR_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.CDC_TIMEOUT_ERROR_INST' of design 'rtl_1' [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.CDC_TIMEOUT_ERROR_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.CDC_START_DMA_INST' of design 'rtl_1' [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.CDC_START_DMA_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/ASYNC_CLOCKS.CDC_SOFT_RESET_INST' of design 'rtl_1' [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/ASYNC_CLOCKS.CDC_SOFT_RESET_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/ASYNC_CLOCKS.CDC_SOFT_RESET_AXI_INST' of design 'rtl_1' [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/ASYNC_CLOCKS.CDC_SOFT_RESET_AXI_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/ASYNC_CLOCKS.CDC_HALT_COMPLETE_INST' of design 'rtl_1' [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/ASYNC_CLOCKS.CDC_HALT_COMPLETE_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/ASYNC_CLOCKS.CDC_SLAVE_ERROR_INST' of design 'rtl_1' [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/ASYNC_CLOCKS.CDC_SLAVE_ERROR_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/ASYNC_CLOCKS.CDC_DECODE_ERROR_INST' of design 'rtl_1' [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/ASYNC_CLOCKS.CDC_DECODE_ERROR_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/ASYNC_CLOCKS.CDC_START_DMA_INST' of design 'rtl_1' [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/audio_formatter_0/U0/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/ASYNC_CLOCKS.CDC_START_DMA_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_VALIDITY_AXIS_INST' of design 'rtl_1' [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_VALIDITY_AXIS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_AXIS_INST' of design 'rtl_1' [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_AXIS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_VALIDITY_AXISCLK_INST' of design 'rtl_1' [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_VALIDITY_AXISCLK_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Vivado 12-3272] Current instance is the top level cell 'zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_ENABLE_AXIS_INST' of design 'rtl_1' [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zsys_i/audio/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_ENABLE_AXIS_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zsys_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zsys_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zsys_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zsys_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zsys_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zsys_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Vivado_2020.2/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zsys_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zsys_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 8 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 5284.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 24 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 5483.453 ; gain = 364.906
264 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 5483.453 ; gain = 364.906
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.968 . Memory (MB): peak = 5551.508 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zsys_i/video_out/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5795.023 ; gain = 8.012
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5795.023 ; gain = 8.012
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.014 . Memory (MB): peak = 5795.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 24 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 5992.168 ; gain = 501.684
open_report: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 6086.273 ; gain = 85.973
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 6202.578 ; gain = 76.895
