module mux(input [7:0]i,input [2:0]s,output y);
wire [6:0]w;
mux2_1 m1(i[1:0],s[0],w[1]);
mux2_1 m2(i[3:2],s[0],w[2]);
mux2_1 m3(i[5:4],s[0],w[3]);
mux2_1 m4(i[7:6],s[0],w[4]);
mux2_1 m5(w[2:1],s[1],w[5]);
mux2_1 m6(w[4:3],s[1],w[6]);
mux2_1 m7(w[6:5],s[2],y);
endmodule
module mux2_1(input [1:0]i,input s,output y);
assign y=s?(i[1]):(i[0]);
endmodule
