// Seed: 1288952106
module module_0;
  wire id_1;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  initial
  fork : SymbolIdentifier
  join
  module_0 modCall_1 ();
endmodule
module module_1 (
    input wand module_2,
    input supply0 id_1,
    output wand id_2,
    input wire id_3,
    input wire id_4,
    input tri0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wor id_8,
    input tri id_9,
    input tri1 id_10,
    input supply1 id_11,
    output tri1 id_12,
    input wire id_13,
    output wire id_14,
    input supply1 id_15,
    input tri id_16,
    output tri id_17
);
endmodule
module module_3 (
    output tri1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input wire id_3,
    input tri0 id_4,
    input uwire id_5,
    output logic id_6,
    input tri id_7,
    input supply0 id_8,
    output wire id_9,
    input wor id_10,
    output tri0 id_11,
    input wand id_12,
    input supply0 id_13,
    input uwire id_14,
    input wire id_15,
    output wire id_16
);
  always @(posedge id_5 - 1 or posedge 1'b0) begin : LABEL_0
    id_6 <= 1;
  end
  module_2 modCall_1 (
      id_4,
      id_5,
      id_16,
      id_5,
      id_1,
      id_5,
      id_8,
      id_12,
      id_2,
      id_7,
      id_4,
      id_14,
      id_11,
      id_12,
      id_0,
      id_12,
      id_2,
      id_9
  );
endmodule
