\section{File List}
Here is a list of all documented files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{include/memory\+Management/\hyperlink{addressing_8h}{addressing.\+h} \\*Provides helper macros for address management }{\pageref{addressing_8h}}{}
\item\contentsline{section}{include/memory\+Management/\hyperlink{cacheCoherentMemoryProvider_8h}{cache\+Coherent\+Memory\+Provider.\+h} \\*Provides a way to easily allocate memory areas that are coherent between C\+PU and D\+MA }{\pageref{cacheCoherentMemoryProvider_8h}}{}
\item\contentsline{section}{include/memory\+Management/\hyperlink{physMemoryManagement_8h}{phys\+Memory\+Management.\+h} \\*Helper functions to map and unmap physical memory regions }{\pageref{physMemoryManagement_8h}}{}
\item\contentsline{section}{include/peripherals/\hyperlink{clockManager_8h}{clock\+Manager.\+h} \\*Interface to the clock manager peripheral }{\pageref{clockManager_8h}}{}
\item\contentsline{section}{include/peripherals/\hyperlink{dma_8h}{dma.\+h} \\*Interface to the dma peripheral }{\pageref{dma_8h}}{}
\item\contentsline{section}{include/peripherals/\hyperlink{gpio_8h}{gpio.\+h} \\*Interface to the G\+P\+IO peripheral }{\pageref{gpio_8h}}{}
\item\contentsline{section}{include/peripherals/\hyperlink{pwm_8h}{pwm.\+h} \\*Interface to the P\+WM peripheral }{\pageref{pwm_8h}}{}
\item\contentsline{section}{include/utils/\hyperlink{pwmByDma_8h}{pwm\+By\+Dma.\+h} \\*Generates pwm outputs on the gpio pins using the dma engine }{\pageref{pwmByDma_8h}}{}
\item\contentsline{section}{src/lib/memory\+Management/\hyperlink{addressing_8cpp}{addressing.\+cpp} \\*Provides helper macros for address management }{\pageref{addressing_8cpp}}{}
\item\contentsline{section}{src/lib/memory\+Management/\hyperlink{cacheCoherentMemoryProvider_8cpp}{cache\+Coherent\+Memory\+Provider.\+cpp} \\*Provides a way to easily allocate memory areas that are coherent between C\+PU and D\+MA }{\pageref{cacheCoherentMemoryProvider_8cpp}}{}
\item\contentsline{section}{src/lib/memory\+Management/\hyperlink{physMemoryManagement_8cpp}{phys\+Memory\+Management.\+cpp} \\*Helper functions to map and unmap physical memory regions }{\pageref{physMemoryManagement_8cpp}}{}
\item\contentsline{section}{src/lib/not\+Mine/{\bfseries mailbox.\+h} }{\pageref{mailbox_8h}}{}
\item\contentsline{section}{src/lib/peripherals/\hyperlink{clockManager_8cpp}{clock\+Manager.\+cpp} \\*Interface to the clock manager peripheral }{\pageref{clockManager_8cpp}}{}
\item\contentsline{section}{src/lib/peripherals/\hyperlink{dma_8cpp}{dma.\+cpp} \\*Interface to the dma peripheral }{\pageref{dma_8cpp}}{}
\item\contentsline{section}{src/lib/peripherals/\hyperlink{gpio_8cpp}{gpio.\+cpp} \\*Interface to the G\+P\+IO peripheral }{\pageref{gpio_8cpp}}{}
\item\contentsline{section}{src/lib/peripherals/\hyperlink{gpio__internal_8h}{gpio\+\_\+internal.\+h} \\*Helper macros for the gpio peripheral. Used internally by the library }{\pageref{gpio__internal_8h}}{}
\item\contentsline{section}{src/lib/peripherals/\hyperlink{pwm_8cpp}{pwm.\+cpp} \\*Interface to the P\+WM peripheral }{\pageref{pwm_8cpp}}{}
\item\contentsline{section}{src/lib/peripherals/\hyperlink{pwm__internal_8h}{pwm\+\_\+internal.\+h} \\*Helper macros for the pwm peripheral. Used internally by the library }{\pageref{pwm__internal_8h}}{}
\item\contentsline{section}{src/lib/utils/\hyperlink{portsManager_8cpp}{ports\+Manager.\+cpp} \\*Utility to manage ports usage, and avoid using the same port for two different things }{\pageref{portsManager_8cpp}}{}
\item\contentsline{section}{src/lib/utils/{\bfseries ports\+Manager.\+hpp} }{\pageref{portsManager_8hpp}}{}
\item\contentsline{section}{src/lib/utils/\hyperlink{pwmByDma_8cpp}{pwm\+By\+Dma.\+cpp} \\*Generates pwm outputs on the gpio pins using the dma engine }{\pageref{pwmByDma_8cpp}}{}
\end{DoxyCompactList}
