/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 424 304)
	(text "LoopDataController" (rect 5 0 120 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 267 24 284)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "Reset_n_in" (rect 0 0 64 19)(font "Intel Clear" (font_size 8)))
		(text "Reset_n_in" (rect 21 27 85 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "Loop_Input[1..0]" (rect 0 0 97 19)(font "Intel Clear" (font_size 8)))
		(text "Loop_Input[1..0]" (rect 21 43 118 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "Trigger[1..0]" (rect 0 0 73 19)(font "Intel Clear" (font_size 8)))
		(text "Trigger[1..0]" (rect 21 59 94 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "RAM_Data_TX[31..0]" (rect 0 0 125 19)(font "Intel Clear" (font_size 8)))
		(text "RAM_Data_TX[31..0]" (rect 21 75 146 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "Loop_2_DataLength[7..0]" (rect 0 0 151 19)(font "Intel Clear" (font_size 8)))
		(text "Loop_2_DataLength[7..0]" (rect 21 91 172 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "ExternalInterfaceAddr[7..0]" (rect 0 0 159 19)(font "Intel Clear" (font_size 8)))
		(text "ExternalInterfaceAddr[7..0]" (rect 21 107 180 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "ExternalWriteData[7..0]" (rect 0 0 138 19)(font "Intel Clear" (font_size 8)))
		(text "ExternalWriteData[7..0]" (rect 21 123 159 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "CRC_RAM_Write" (rect 0 0 97 19)(font "Intel Clear" (font_size 8)))
		(text "CRC_RAM_Write" (rect 21 139 118 158)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 0 160)
		(input)
		(text "SysCLK" (rect 0 0 44 19)(font "Intel Clear" (font_size 8)))
		(text "SysCLK" (rect 21 155 65 174)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 408 32)
		(output)
		(text "clk_200M" (rect 0 0 59 19)(font "Intel Clear" (font_size 8)))
		(text "clk_200M" (rect 328 27 387 46)(font "Intel Clear" (font_size 8)))
		(line (pt 408 32)(pt 392 32))
	)
	(port
		(pt 408 48)
		(output)
		(text "DataRX[1..0][31..0]" (rect 0 0 114 19)(font "Intel Clear" (font_size 8)))
		(text "DataRX[1..0][31..0]" (rect 273 43 387 62)(font "Intel Clear" (font_size 8)))
		(line (pt 408 48)(pt 392 48)(line_width 3))
	)
	(port
		(pt 408 64)
		(output)
		(text "Addr[1..0][12..0]" (rect 0 0 99 19)(font "Intel Clear" (font_size 8)))
		(text "Addr[1..0][12..0]" (rect 288 59 387 78)(font "Intel Clear" (font_size 8)))
		(line (pt 408 64)(pt 392 64)(line_width 3))
	)
	(port
		(pt 408 80)
		(output)
		(text "RAM_ClkEn[1..0]" (rect 0 0 97 19)(font "Intel Clear" (font_size 8)))
		(text "RAM_ClkEn[1..0]" (rect 290 75 387 94)(font "Intel Clear" (font_size 8)))
		(line (pt 408 80)(pt 392 80)(line_width 3))
	)
	(port
		(pt 408 96)
		(output)
		(text "LoopCRC_Success_Flag[1..0]" (rect 0 0 169 19)(font "Intel Clear" (font_size 8)))
		(text "LoopCRC_Success_Flag[1..0]" (rect 218 91 387 110)(font "Intel Clear" (font_size 8)))
		(line (pt 408 96)(pt 392 96)(line_width 3))
	)
	(port
		(pt 408 112)
		(output)
		(text "LoopInterruptFlag[1..0]" (rect 0 0 136 19)(font "Intel Clear" (font_size 8)))
		(text "LoopInterruptFlag[1..0]" (rect 251 107 387 126)(font "Intel Clear" (font_size 8)))
		(line (pt 408 112)(pt 392 112)(line_width 3))
	)
	(port
		(pt 408 128)
		(output)
		(text "TXByteAddr[12..0]" (rect 0 0 112 19)(font "Intel Clear" (font_size 8)))
		(text "TXByteAddr[12..0]" (rect 275 123 387 142)(font "Intel Clear" (font_size 8)))
		(line (pt 408 128)(pt 392 128)(line_width 3))
	)
	(port
		(pt 408 144)
		(output)
		(text "TX_Data[0]" (rect 0 0 69 19)(font "Intel Clear" (font_size 8)))
		(text "TX_Data[0]" (rect 318 139 387 158)(font "Intel Clear" (font_size 8)))
		(line (pt 408 144)(pt 392 144))
	)
	(port
		(pt 408 160)
		(output)
		(text "TX_Active" (rect 0 0 60 19)(font "Intel Clear" (font_size 8)))
		(text "TX_Active" (rect 327 155 387 174)(font "Intel Clear" (font_size 8)))
		(line (pt 408 160)(pt 392 160))
	)
	(port
		(pt 408 176)
		(output)
		(text "FailedMessageCount[1..0][31..0]" (rect 0 0 191 19)(font "Intel Clear" (font_size 8)))
		(text "FailedMessageCount[1..0][31..0]" (rect 196 171 387 190)(font "Intel Clear" (font_size 8)))
		(line (pt 408 176)(pt 392 176)(line_width 3))
	)
	(port
		(pt 408 192)
		(output)
		(text "CRC_Calc[9..0]" (rect 0 0 87 19)(font "Intel Clear" (font_size 8)))
		(text "CRC_Calc[9..0]" (rect 300 187 387 206)(font "Intel Clear" (font_size 8)))
		(line (pt 408 192)(pt 392 192)(line_width 3))
	)
	(port
		(pt 408 208)
		(output)
		(text "Debug_TX_UART" (rect 0 0 103 19)(font "Intel Clear" (font_size 8)))
		(text "Debug_TX_UART" (rect 284 203 387 222)(font "Intel Clear" (font_size 8)))
		(line (pt 408 208)(pt 392 208))
	)
	(port
		(pt 408 224)
		(output)
		(text "FIFO_CSR_Data[31..0]" (rect 0 0 133 19)(font "Intel Clear" (font_size 8)))
		(text "FIFO_CSR_Data[31..0]" (rect 254 219 387 238)(font "Intel Clear" (font_size 8)))
		(line (pt 408 224)(pt 392 224)(line_width 3))
	)
	(port
		(pt 408 240)
		(output)
		(text "clk_out" (rect 0 0 42 19)(font "Intel Clear" (font_size 8)))
		(text "clk_out" (rect 345 235 387 254)(font "Intel Clear" (font_size 8)))
		(line (pt 408 240)(pt 392 240))
	)
	(port
		(pt 408 256)
		(output)
		(text "CRC_Failure_Flag[1..0]" (rect 0 0 134 19)(font "Intel Clear" (font_size 8)))
		(text "CRC_Failure_Flag[1..0]" (rect 253 251 387 270)(font "Intel Clear" (font_size 8)))
		(line (pt 408 256)(pt 392 256)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 392 272))
	)
)
