
Sigmundr_integration_V0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af48  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  0800b110  0800b110  0001b110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b14c  0800b14c  0001b14c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800b154  0800b154  0001b154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800b158  0800b158  0001b158  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  20000000  0800b15c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000026e4  20000074  0800b1d0  00020074  2**2
                  ALLOC
  8 ._user_heap_stack 00006000  20002758  0800b1d0  00022758  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001f875  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003a6a  00000000  00000000  0003f919  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001860  00000000  00000000  00043388  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000016b8  00000000  00000000  00044be8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000b71f  00000000  00000000  000462a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000070e5  00000000  00000000  000519bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00058aa4  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00006a70  00000000  00000000  00058b20  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000074 	.word	0x20000074
 80001e4:	00000000 	.word	0x00000000
 80001e8:	0800b0f8 	.word	0x0800b0f8

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000078 	.word	0x20000078
 8000204:	0800b0f8 	.word	0x0800b0f8

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	; 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000346:	f1a4 0401 	sub.w	r4, r4, #1
 800034a:	d1e9      	bne.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f092 0f00 	teq	r2, #0
 80004f2:	bf14      	ite	ne
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	4770      	bxeq	lr
 80004fa:	b530      	push	{r4, r5, lr}
 80004fc:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000508:	e720      	b.n	800034c <__adddf3+0x138>
 800050a:	bf00      	nop

0800050c <__aeabi_ul2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	e00a      	b.n	8000532 <__aeabi_l2d+0x16>

0800051c <__aeabi_l2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800052a:	d502      	bpl.n	8000532 <__aeabi_l2d+0x16>
 800052c:	4240      	negs	r0, r0
 800052e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000532:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000536:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800053a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053e:	f43f aedc 	beq.w	80002fa <__adddf3+0xe6>
 8000542:	f04f 0203 	mov.w	r2, #3
 8000546:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054a:	bf18      	it	ne
 800054c:	3203      	addne	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000562:	fa20 f002 	lsr.w	r0, r0, r2
 8000566:	fa01 fe03 	lsl.w	lr, r1, r3
 800056a:	ea40 000e 	orr.w	r0, r0, lr
 800056e:	fa21 f102 	lsr.w	r1, r1, r2
 8000572:	4414      	add	r4, r2
 8000574:	e6c1      	b.n	80002fa <__adddf3+0xe6>
 8000576:	bf00      	nop

08000578 <__aeabi_dmul>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800057e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000582:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000586:	bf1d      	ittte	ne
 8000588:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800058c:	ea94 0f0c 	teqne	r4, ip
 8000590:	ea95 0f0c 	teqne	r5, ip
 8000594:	f000 f8de 	bleq	8000754 <__aeabi_dmul+0x1dc>
 8000598:	442c      	add	r4, r5
 800059a:	ea81 0603 	eor.w	r6, r1, r3
 800059e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005aa:	bf18      	it	ne
 80005ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005b8:	d038      	beq.n	800062c <__aeabi_dmul+0xb4>
 80005ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ce:	f04f 0600 	mov.w	r6, #0
 80005d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d6:	f09c 0f00 	teq	ip, #0
 80005da:	bf18      	it	ne
 80005dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ec:	d204      	bcs.n	80005f8 <__aeabi_dmul+0x80>
 80005ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005f2:	416d      	adcs	r5, r5
 80005f4:	eb46 0606 	adc.w	r6, r6, r6
 80005f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000600:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000604:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000608:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800060c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000610:	bf88      	it	hi
 8000612:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000616:	d81e      	bhi.n	8000656 <__aeabi_dmul+0xde>
 8000618:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800061c:	bf08      	it	eq
 800061e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000622:	f150 0000 	adcs.w	r0, r0, #0
 8000626:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000630:	ea46 0101 	orr.w	r1, r6, r1
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	ea81 0103 	eor.w	r1, r1, r3
 800063c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000640:	bfc2      	ittt	gt
 8000642:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000646:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800064a:	bd70      	popgt	{r4, r5, r6, pc}
 800064c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000650:	f04f 0e00 	mov.w	lr, #0
 8000654:	3c01      	subs	r4, #1
 8000656:	f300 80ab 	bgt.w	80007b0 <__aeabi_dmul+0x238>
 800065a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800065e:	bfde      	ittt	le
 8000660:	2000      	movle	r0, #0
 8000662:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd70      	pople	{r4, r5, r6, pc}
 8000668:	f1c4 0400 	rsb	r4, r4, #0
 800066c:	3c20      	subs	r4, #32
 800066e:	da35      	bge.n	80006dc <__aeabi_dmul+0x164>
 8000670:	340c      	adds	r4, #12
 8000672:	dc1b      	bgt.n	80006ac <__aeabi_dmul+0x134>
 8000674:	f104 0414 	add.w	r4, r4, #20
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f305 	lsl.w	r3, r0, r5
 8000680:	fa20 f004 	lsr.w	r0, r0, r4
 8000684:	fa01 f205 	lsl.w	r2, r1, r5
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000690:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000694:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000698:	fa21 f604 	lsr.w	r6, r1, r4
 800069c:	eb42 0106 	adc.w	r1, r2, r6
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 040c 	rsb	r4, r4, #12
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f304 	lsl.w	r3, r0, r4
 80006b8:	fa20 f005 	lsr.w	r0, r0, r5
 80006bc:	fa01 f204 	lsl.w	r2, r1, r4
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006cc:	f141 0100 	adc.w	r1, r1, #0
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 0520 	rsb	r5, r4, #32
 80006e0:	fa00 f205 	lsl.w	r2, r0, r5
 80006e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea43 0302 	orr.w	r3, r3, r2
 80006f4:	fa21 f004 	lsr.w	r0, r1, r4
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000700:	ea20 0002 	bic.w	r0, r0, r2
 8000704:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f094 0f00 	teq	r4, #0
 8000718:	d10f      	bne.n	800073a <__aeabi_dmul+0x1c2>
 800071a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800071e:	0040      	lsls	r0, r0, #1
 8000720:	eb41 0101 	adc.w	r1, r1, r1
 8000724:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3c01      	subeq	r4, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1a6>
 800072e:	ea41 0106 	orr.w	r1, r1, r6
 8000732:	f095 0f00 	teq	r5, #0
 8000736:	bf18      	it	ne
 8000738:	4770      	bxne	lr
 800073a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800073e:	0052      	lsls	r2, r2, #1
 8000740:	eb43 0303 	adc.w	r3, r3, r3
 8000744:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3d01      	subeq	r5, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1c6>
 800074e:	ea43 0306 	orr.w	r3, r3, r6
 8000752:	4770      	bx	lr
 8000754:	ea94 0f0c 	teq	r4, ip
 8000758:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800075c:	bf18      	it	ne
 800075e:	ea95 0f0c 	teqne	r5, ip
 8000762:	d00c      	beq.n	800077e <__aeabi_dmul+0x206>
 8000764:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000768:	bf18      	it	ne
 800076a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076e:	d1d1      	bne.n	8000714 <__aeabi_dmul+0x19c>
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	bd70      	pop	{r4, r5, r6, pc}
 800077e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000782:	bf06      	itte	eq
 8000784:	4610      	moveq	r0, r2
 8000786:	4619      	moveq	r1, r3
 8000788:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078c:	d019      	beq.n	80007c2 <__aeabi_dmul+0x24a>
 800078e:	ea94 0f0c 	teq	r4, ip
 8000792:	d102      	bne.n	800079a <__aeabi_dmul+0x222>
 8000794:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000798:	d113      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 800079a:	ea95 0f0c 	teq	r5, ip
 800079e:	d105      	bne.n	80007ac <__aeabi_dmul+0x234>
 80007a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a4:	bf1c      	itt	ne
 80007a6:	4610      	movne	r0, r2
 80007a8:	4619      	movne	r1, r3
 80007aa:	d10a      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 80007ac:	ea81 0103 	eor.w	r1, r1, r3
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007bc:	f04f 0000 	mov.w	r0, #0
 80007c0:	bd70      	pop	{r4, r5, r6, pc}
 80007c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ca:	bd70      	pop	{r4, r5, r6, pc}

080007cc <__aeabi_ddiv>:
 80007cc:	b570      	push	{r4, r5, r6, lr}
 80007ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007da:	bf1d      	ittte	ne
 80007dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e0:	ea94 0f0c 	teqne	r4, ip
 80007e4:	ea95 0f0c 	teqne	r5, ip
 80007e8:	f000 f8a7 	bleq	800093a <__aeabi_ddiv+0x16e>
 80007ec:	eba4 0405 	sub.w	r4, r4, r5
 80007f0:	ea81 0e03 	eor.w	lr, r1, r3
 80007f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007fc:	f000 8088 	beq.w	8000910 <__aeabi_ddiv+0x144>
 8000800:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000804:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000808:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800080c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000810:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000814:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000818:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800081c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000820:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000824:	429d      	cmp	r5, r3
 8000826:	bf08      	it	eq
 8000828:	4296      	cmpeq	r6, r2
 800082a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800082e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000832:	d202      	bcs.n	800083a <__aeabi_ddiv+0x6e>
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	1ab6      	subs	r6, r6, r2
 800083c:	eb65 0503 	sbc.w	r5, r5, r3
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800084a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ac:	d018      	beq.n	80008e0 <__aeabi_ddiv+0x114>
 80008ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ca:	d1c0      	bne.n	800084e <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d0:	d10b      	bne.n	80008ea <__aeabi_ddiv+0x11e>
 80008d2:	ea41 0100 	orr.w	r1, r1, r0
 80008d6:	f04f 0000 	mov.w	r0, #0
 80008da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008de:	e7b6      	b.n	800084e <__aeabi_ddiv+0x82>
 80008e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e4:	bf04      	itt	eq
 80008e6:	4301      	orreq	r1, r0
 80008e8:	2000      	moveq	r0, #0
 80008ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ee:	bf88      	it	hi
 80008f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008f4:	f63f aeaf 	bhi.w	8000656 <__aeabi_dmul+0xde>
 80008f8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008fc:	bf04      	itt	eq
 80008fe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000902:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000906:	f150 0000 	adcs.w	r0, r0, #0
 800090a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090e:	bd70      	pop	{r4, r5, r6, pc}
 8000910:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000914:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000918:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800091c:	bfc2      	ittt	gt
 800091e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000922:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000926:	bd70      	popgt	{r4, r5, r6, pc}
 8000928:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092c:	f04f 0e00 	mov.w	lr, #0
 8000930:	3c01      	subs	r4, #1
 8000932:	e690      	b.n	8000656 <__aeabi_dmul+0xde>
 8000934:	ea45 0e06 	orr.w	lr, r5, r6
 8000938:	e68d      	b.n	8000656 <__aeabi_dmul+0xde>
 800093a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093e:	ea94 0f0c 	teq	r4, ip
 8000942:	bf08      	it	eq
 8000944:	ea95 0f0c 	teqeq	r5, ip
 8000948:	f43f af3b 	beq.w	80007c2 <__aeabi_dmul+0x24a>
 800094c:	ea94 0f0c 	teq	r4, ip
 8000950:	d10a      	bne.n	8000968 <__aeabi_ddiv+0x19c>
 8000952:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000956:	f47f af34 	bne.w	80007c2 <__aeabi_dmul+0x24a>
 800095a:	ea95 0f0c 	teq	r5, ip
 800095e:	f47f af25 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e72c      	b.n	80007c2 <__aeabi_dmul+0x24a>
 8000968:	ea95 0f0c 	teq	r5, ip
 800096c:	d106      	bne.n	800097c <__aeabi_ddiv+0x1b0>
 800096e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000972:	f43f aefd 	beq.w	8000770 <__aeabi_dmul+0x1f8>
 8000976:	4610      	mov	r0, r2
 8000978:	4619      	mov	r1, r3
 800097a:	e722      	b.n	80007c2 <__aeabi_dmul+0x24a>
 800097c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000986:	f47f aec5 	bne.w	8000714 <__aeabi_dmul+0x19c>
 800098a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098e:	f47f af0d 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000992:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000996:	f47f aeeb 	bne.w	8000770 <__aeabi_dmul+0x1f8>
 800099a:	e712      	b.n	80007c2 <__aeabi_dmul+0x24a>

0800099c <__gedf2>:
 800099c:	f04f 3cff 	mov.w	ip, #4294967295
 80009a0:	e006      	b.n	80009b0 <__cmpdf2+0x4>
 80009a2:	bf00      	nop

080009a4 <__ledf2>:
 80009a4:	f04f 0c01 	mov.w	ip, #1
 80009a8:	e002      	b.n	80009b0 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__cmpdf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009c6:	d01b      	beq.n	8000a00 <__cmpdf2+0x54>
 80009c8:	b001      	add	sp, #4
 80009ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ce:	bf0c      	ite	eq
 80009d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009d4:	ea91 0f03 	teqne	r1, r3
 80009d8:	bf02      	ittt	eq
 80009da:	ea90 0f02 	teqeq	r0, r2
 80009de:	2000      	moveq	r0, #0
 80009e0:	4770      	bxeq	lr
 80009e2:	f110 0f00 	cmn.w	r0, #0
 80009e6:	ea91 0f03 	teq	r1, r3
 80009ea:	bf58      	it	pl
 80009ec:	4299      	cmppl	r1, r3
 80009ee:	bf08      	it	eq
 80009f0:	4290      	cmpeq	r0, r2
 80009f2:	bf2c      	ite	cs
 80009f4:	17d8      	asrcs	r0, r3, #31
 80009f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009fa:	f040 0001 	orr.w	r0, r0, #1
 80009fe:	4770      	bx	lr
 8000a00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d102      	bne.n	8000a10 <__cmpdf2+0x64>
 8000a0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0e:	d107      	bne.n	8000a20 <__cmpdf2+0x74>
 8000a10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a18:	d1d6      	bne.n	80009c8 <__cmpdf2+0x1c>
 8000a1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1e:	d0d3      	beq.n	80009c8 <__cmpdf2+0x1c>
 8000a20:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdrcmple>:
 8000a28:	4684      	mov	ip, r0
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4662      	mov	r2, ip
 8000a2e:	468c      	mov	ip, r1
 8000a30:	4619      	mov	r1, r3
 8000a32:	4663      	mov	r3, ip
 8000a34:	e000      	b.n	8000a38 <__aeabi_cdcmpeq>
 8000a36:	bf00      	nop

08000a38 <__aeabi_cdcmpeq>:
 8000a38:	b501      	push	{r0, lr}
 8000a3a:	f7ff ffb7 	bl	80009ac <__cmpdf2>
 8000a3e:	2800      	cmp	r0, #0
 8000a40:	bf48      	it	mi
 8000a42:	f110 0f00 	cmnmi.w	r0, #0
 8000a46:	bd01      	pop	{r0, pc}

08000a48 <__aeabi_dcmpeq>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff fff4 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a50:	bf0c      	ite	eq
 8000a52:	2001      	moveq	r0, #1
 8000a54:	2000      	movne	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmplt>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffea 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a64:	bf34      	ite	cc
 8000a66:	2001      	movcc	r0, #1
 8000a68:	2000      	movcs	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmple>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffe0 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a78:	bf94      	ite	ls
 8000a7a:	2001      	movls	r0, #1
 8000a7c:	2000      	movhi	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpge>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffce 	bl	8000a28 <__aeabi_cdrcmple>
 8000a8c:	bf94      	ite	ls
 8000a8e:	2001      	movls	r0, #1
 8000a90:	2000      	movhi	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmpgt>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffc4 	bl	8000a28 <__aeabi_cdrcmple>
 8000aa0:	bf34      	ite	cc
 8000aa2:	2001      	movcc	r0, #1
 8000aa4:	2000      	movcs	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpun>:
 8000aac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab4:	d102      	bne.n	8000abc <__aeabi_dcmpun+0x10>
 8000ab6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aba:	d10a      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000abc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac4:	d102      	bne.n	8000acc <__aeabi_dcmpun+0x20>
 8000ac6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aca:	d102      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	f04f 0001 	mov.w	r0, #1
 8000ad6:	4770      	bx	lr

08000ad8 <__aeabi_d2f>:
 8000ad8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000adc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ae0:	bf24      	itt	cs
 8000ae2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ae6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aea:	d90d      	bls.n	8000b08 <__aeabi_d2f+0x30>
 8000aec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000af0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000af8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000afc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b00:	bf08      	it	eq
 8000b02:	f020 0001 	biceq.w	r0, r0, #1
 8000b06:	4770      	bx	lr
 8000b08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b0c:	d121      	bne.n	8000b52 <__aeabi_d2f+0x7a>
 8000b0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b12:	bfbc      	itt	lt
 8000b14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b18:	4770      	bxlt	lr
 8000b1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b22:	f1c2 0218 	rsb	r2, r2, #24
 8000b26:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b32:	bf18      	it	ne
 8000b34:	f040 0001 	orrne.w	r0, r0, #1
 8000b38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b44:	ea40 000c 	orr.w	r0, r0, ip
 8000b48:	fa23 f302 	lsr.w	r3, r3, r2
 8000b4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b50:	e7cc      	b.n	8000aec <__aeabi_d2f+0x14>
 8000b52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b56:	d107      	bne.n	8000b68 <__aeabi_d2f+0x90>
 8000b58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b5c:	bf1e      	ittt	ne
 8000b5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b66:	4770      	bxne	lr
 8000b68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <__aeabi_ldivmod>:
 8000b78:	b97b      	cbnz	r3, 8000b9a <__aeabi_ldivmod+0x22>
 8000b7a:	b972      	cbnz	r2, 8000b9a <__aeabi_ldivmod+0x22>
 8000b7c:	2900      	cmp	r1, #0
 8000b7e:	bfbe      	ittt	lt
 8000b80:	2000      	movlt	r0, #0
 8000b82:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000b86:	e006      	blt.n	8000b96 <__aeabi_ldivmod+0x1e>
 8000b88:	bf08      	it	eq
 8000b8a:	2800      	cmpeq	r0, #0
 8000b8c:	bf1c      	itt	ne
 8000b8e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000b92:	f04f 30ff 	movne.w	r0, #4294967295
 8000b96:	f000 b9c5 	b.w	8000f24 <__aeabi_idiv0>
 8000b9a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b9e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ba2:	2900      	cmp	r1, #0
 8000ba4:	db09      	blt.n	8000bba <__aeabi_ldivmod+0x42>
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	db1a      	blt.n	8000be0 <__aeabi_ldivmod+0x68>
 8000baa:	f000 f84d 	bl	8000c48 <__udivmoddi4>
 8000bae:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb6:	b004      	add	sp, #16
 8000bb8:	4770      	bx	lr
 8000bba:	4240      	negs	r0, r0
 8000bbc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	db1b      	blt.n	8000bfc <__aeabi_ldivmod+0x84>
 8000bc4:	f000 f840 	bl	8000c48 <__udivmoddi4>
 8000bc8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd0:	b004      	add	sp, #16
 8000bd2:	4240      	negs	r0, r0
 8000bd4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bd8:	4252      	negs	r2, r2
 8000bda:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bde:	4770      	bx	lr
 8000be0:	4252      	negs	r2, r2
 8000be2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000be6:	f000 f82f 	bl	8000c48 <__udivmoddi4>
 8000bea:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf2:	b004      	add	sp, #16
 8000bf4:	4240      	negs	r0, r0
 8000bf6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bfa:	4770      	bx	lr
 8000bfc:	4252      	negs	r2, r2
 8000bfe:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c02:	f000 f821 	bl	8000c48 <__udivmoddi4>
 8000c06:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c0e:	b004      	add	sp, #16
 8000c10:	4252      	negs	r2, r2
 8000c12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295
 8000c2c:	f000 b97a 	b.w	8000f24 <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f806 	bl	8000c48 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	468c      	mov	ip, r1
 8000c4e:	460d      	mov	r5, r1
 8000c50:	4604      	mov	r4, r0
 8000c52:	9e08      	ldr	r6, [sp, #32]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d151      	bne.n	8000cfc <__udivmoddi4+0xb4>
 8000c58:	428a      	cmp	r2, r1
 8000c5a:	4617      	mov	r7, r2
 8000c5c:	d96d      	bls.n	8000d3a <__udivmoddi4+0xf2>
 8000c5e:	fab2 fe82 	clz	lr, r2
 8000c62:	f1be 0f00 	cmp.w	lr, #0
 8000c66:	d00b      	beq.n	8000c80 <__udivmoddi4+0x38>
 8000c68:	f1ce 0c20 	rsb	ip, lr, #32
 8000c6c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c70:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c74:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c78:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c7c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c80:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c84:	0c25      	lsrs	r5, r4, #16
 8000c86:	fbbc f8fa 	udiv	r8, ip, sl
 8000c8a:	fa1f f987 	uxth.w	r9, r7
 8000c8e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c92:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c96:	fb08 f309 	mul.w	r3, r8, r9
 8000c9a:	42ab      	cmp	r3, r5
 8000c9c:	d90a      	bls.n	8000cb4 <__udivmoddi4+0x6c>
 8000c9e:	19ed      	adds	r5, r5, r7
 8000ca0:	f108 32ff 	add.w	r2, r8, #4294967295
 8000ca4:	f080 8123 	bcs.w	8000eee <__udivmoddi4+0x2a6>
 8000ca8:	42ab      	cmp	r3, r5
 8000caa:	f240 8120 	bls.w	8000eee <__udivmoddi4+0x2a6>
 8000cae:	f1a8 0802 	sub.w	r8, r8, #2
 8000cb2:	443d      	add	r5, r7
 8000cb4:	1aed      	subs	r5, r5, r3
 8000cb6:	b2a4      	uxth	r4, r4
 8000cb8:	fbb5 f0fa 	udiv	r0, r5, sl
 8000cbc:	fb0a 5510 	mls	r5, sl, r0, r5
 8000cc0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cc4:	fb00 f909 	mul.w	r9, r0, r9
 8000cc8:	45a1      	cmp	r9, r4
 8000cca:	d909      	bls.n	8000ce0 <__udivmoddi4+0x98>
 8000ccc:	19e4      	adds	r4, r4, r7
 8000cce:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cd2:	f080 810a 	bcs.w	8000eea <__udivmoddi4+0x2a2>
 8000cd6:	45a1      	cmp	r9, r4
 8000cd8:	f240 8107 	bls.w	8000eea <__udivmoddi4+0x2a2>
 8000cdc:	3802      	subs	r0, #2
 8000cde:	443c      	add	r4, r7
 8000ce0:	eba4 0409 	sub.w	r4, r4, r9
 8000ce4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ce8:	2100      	movs	r1, #0
 8000cea:	2e00      	cmp	r6, #0
 8000cec:	d061      	beq.n	8000db2 <__udivmoddi4+0x16a>
 8000cee:	fa24 f40e 	lsr.w	r4, r4, lr
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	6034      	str	r4, [r6, #0]
 8000cf6:	6073      	str	r3, [r6, #4]
 8000cf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfc:	428b      	cmp	r3, r1
 8000cfe:	d907      	bls.n	8000d10 <__udivmoddi4+0xc8>
 8000d00:	2e00      	cmp	r6, #0
 8000d02:	d054      	beq.n	8000dae <__udivmoddi4+0x166>
 8000d04:	2100      	movs	r1, #0
 8000d06:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d0a:	4608      	mov	r0, r1
 8000d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d10:	fab3 f183 	clz	r1, r3
 8000d14:	2900      	cmp	r1, #0
 8000d16:	f040 808e 	bne.w	8000e36 <__udivmoddi4+0x1ee>
 8000d1a:	42ab      	cmp	r3, r5
 8000d1c:	d302      	bcc.n	8000d24 <__udivmoddi4+0xdc>
 8000d1e:	4282      	cmp	r2, r0
 8000d20:	f200 80fa 	bhi.w	8000f18 <__udivmoddi4+0x2d0>
 8000d24:	1a84      	subs	r4, r0, r2
 8000d26:	eb65 0503 	sbc.w	r5, r5, r3
 8000d2a:	2001      	movs	r0, #1
 8000d2c:	46ac      	mov	ip, r5
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	d03f      	beq.n	8000db2 <__udivmoddi4+0x16a>
 8000d32:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	b912      	cbnz	r2, 8000d42 <__udivmoddi4+0xfa>
 8000d3c:	2701      	movs	r7, #1
 8000d3e:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d42:	fab7 fe87 	clz	lr, r7
 8000d46:	f1be 0f00 	cmp.w	lr, #0
 8000d4a:	d134      	bne.n	8000db6 <__udivmoddi4+0x16e>
 8000d4c:	1beb      	subs	r3, r5, r7
 8000d4e:	0c3a      	lsrs	r2, r7, #16
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	2101      	movs	r1, #1
 8000d56:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d5a:	0c25      	lsrs	r5, r4, #16
 8000d5c:	fb02 3318 	mls	r3, r2, r8, r3
 8000d60:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d64:	fb0c f308 	mul.w	r3, ip, r8
 8000d68:	42ab      	cmp	r3, r5
 8000d6a:	d907      	bls.n	8000d7c <__udivmoddi4+0x134>
 8000d6c:	19ed      	adds	r5, r5, r7
 8000d6e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d72:	d202      	bcs.n	8000d7a <__udivmoddi4+0x132>
 8000d74:	42ab      	cmp	r3, r5
 8000d76:	f200 80d1 	bhi.w	8000f1c <__udivmoddi4+0x2d4>
 8000d7a:	4680      	mov	r8, r0
 8000d7c:	1aed      	subs	r5, r5, r3
 8000d7e:	b2a3      	uxth	r3, r4
 8000d80:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d84:	fb02 5510 	mls	r5, r2, r0, r5
 8000d88:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d8c:	fb0c fc00 	mul.w	ip, ip, r0
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d907      	bls.n	8000da4 <__udivmoddi4+0x15c>
 8000d94:	19e4      	adds	r4, r4, r7
 8000d96:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x15a>
 8000d9c:	45a4      	cmp	ip, r4
 8000d9e:	f200 80b8 	bhi.w	8000f12 <__udivmoddi4+0x2ca>
 8000da2:	4618      	mov	r0, r3
 8000da4:	eba4 040c 	sub.w	r4, r4, ip
 8000da8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dac:	e79d      	b.n	8000cea <__udivmoddi4+0xa2>
 8000dae:	4631      	mov	r1, r6
 8000db0:	4630      	mov	r0, r6
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	f1ce 0420 	rsb	r4, lr, #32
 8000dba:	fa05 f30e 	lsl.w	r3, r5, lr
 8000dbe:	fa07 f70e 	lsl.w	r7, r7, lr
 8000dc2:	fa20 f804 	lsr.w	r8, r0, r4
 8000dc6:	0c3a      	lsrs	r2, r7, #16
 8000dc8:	fa25 f404 	lsr.w	r4, r5, r4
 8000dcc:	ea48 0803 	orr.w	r8, r8, r3
 8000dd0:	fbb4 f1f2 	udiv	r1, r4, r2
 8000dd4:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000dd8:	fb02 4411 	mls	r4, r2, r1, r4
 8000ddc:	fa1f fc87 	uxth.w	ip, r7
 8000de0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000de4:	fb01 f30c 	mul.w	r3, r1, ip
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	fa00 f40e 	lsl.w	r4, r0, lr
 8000dee:	d909      	bls.n	8000e04 <__udivmoddi4+0x1bc>
 8000df0:	19ed      	adds	r5, r5, r7
 8000df2:	f101 30ff 	add.w	r0, r1, #4294967295
 8000df6:	f080 808a 	bcs.w	8000f0e <__udivmoddi4+0x2c6>
 8000dfa:	42ab      	cmp	r3, r5
 8000dfc:	f240 8087 	bls.w	8000f0e <__udivmoddi4+0x2c6>
 8000e00:	3902      	subs	r1, #2
 8000e02:	443d      	add	r5, r7
 8000e04:	1aeb      	subs	r3, r5, r3
 8000e06:	fa1f f588 	uxth.w	r5, r8
 8000e0a:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e0e:	fb02 3310 	mls	r3, r2, r0, r3
 8000e12:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e16:	fb00 f30c 	mul.w	r3, r0, ip
 8000e1a:	42ab      	cmp	r3, r5
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x1e6>
 8000e1e:	19ed      	adds	r5, r5, r7
 8000e20:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e24:	d26f      	bcs.n	8000f06 <__udivmoddi4+0x2be>
 8000e26:	42ab      	cmp	r3, r5
 8000e28:	d96d      	bls.n	8000f06 <__udivmoddi4+0x2be>
 8000e2a:	3802      	subs	r0, #2
 8000e2c:	443d      	add	r5, r7
 8000e2e:	1aeb      	subs	r3, r5, r3
 8000e30:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e34:	e78f      	b.n	8000d56 <__udivmoddi4+0x10e>
 8000e36:	f1c1 0720 	rsb	r7, r1, #32
 8000e3a:	fa22 f807 	lsr.w	r8, r2, r7
 8000e3e:	408b      	lsls	r3, r1
 8000e40:	fa05 f401 	lsl.w	r4, r5, r1
 8000e44:	ea48 0303 	orr.w	r3, r8, r3
 8000e48:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e4c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e50:	40fd      	lsrs	r5, r7
 8000e52:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e56:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e5a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e5e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e62:	fa1f f883 	uxth.w	r8, r3
 8000e66:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e6a:	fb09 f408 	mul.w	r4, r9, r8
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	fa02 f201 	lsl.w	r2, r2, r1
 8000e74:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e78:	d908      	bls.n	8000e8c <__udivmoddi4+0x244>
 8000e7a:	18ed      	adds	r5, r5, r3
 8000e7c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e80:	d243      	bcs.n	8000f0a <__udivmoddi4+0x2c2>
 8000e82:	42ac      	cmp	r4, r5
 8000e84:	d941      	bls.n	8000f0a <__udivmoddi4+0x2c2>
 8000e86:	f1a9 0902 	sub.w	r9, r9, #2
 8000e8a:	441d      	add	r5, r3
 8000e8c:	1b2d      	subs	r5, r5, r4
 8000e8e:	fa1f fe8e 	uxth.w	lr, lr
 8000e92:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e96:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e9a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e9e:	fb00 f808 	mul.w	r8, r0, r8
 8000ea2:	45a0      	cmp	r8, r4
 8000ea4:	d907      	bls.n	8000eb6 <__udivmoddi4+0x26e>
 8000ea6:	18e4      	adds	r4, r4, r3
 8000ea8:	f100 35ff 	add.w	r5, r0, #4294967295
 8000eac:	d229      	bcs.n	8000f02 <__udivmoddi4+0x2ba>
 8000eae:	45a0      	cmp	r8, r4
 8000eb0:	d927      	bls.n	8000f02 <__udivmoddi4+0x2ba>
 8000eb2:	3802      	subs	r0, #2
 8000eb4:	441c      	add	r4, r3
 8000eb6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eba:	eba4 0408 	sub.w	r4, r4, r8
 8000ebe:	fba0 8902 	umull	r8, r9, r0, r2
 8000ec2:	454c      	cmp	r4, r9
 8000ec4:	46c6      	mov	lr, r8
 8000ec6:	464d      	mov	r5, r9
 8000ec8:	d315      	bcc.n	8000ef6 <__udivmoddi4+0x2ae>
 8000eca:	d012      	beq.n	8000ef2 <__udivmoddi4+0x2aa>
 8000ecc:	b156      	cbz	r6, 8000ee4 <__udivmoddi4+0x29c>
 8000ece:	ebba 030e 	subs.w	r3, sl, lr
 8000ed2:	eb64 0405 	sbc.w	r4, r4, r5
 8000ed6:	fa04 f707 	lsl.w	r7, r4, r7
 8000eda:	40cb      	lsrs	r3, r1
 8000edc:	431f      	orrs	r7, r3
 8000ede:	40cc      	lsrs	r4, r1
 8000ee0:	6037      	str	r7, [r6, #0]
 8000ee2:	6074      	str	r4, [r6, #4]
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eea:	4618      	mov	r0, r3
 8000eec:	e6f8      	b.n	8000ce0 <__udivmoddi4+0x98>
 8000eee:	4690      	mov	r8, r2
 8000ef0:	e6e0      	b.n	8000cb4 <__udivmoddi4+0x6c>
 8000ef2:	45c2      	cmp	sl, r8
 8000ef4:	d2ea      	bcs.n	8000ecc <__udivmoddi4+0x284>
 8000ef6:	ebb8 0e02 	subs.w	lr, r8, r2
 8000efa:	eb69 0503 	sbc.w	r5, r9, r3
 8000efe:	3801      	subs	r0, #1
 8000f00:	e7e4      	b.n	8000ecc <__udivmoddi4+0x284>
 8000f02:	4628      	mov	r0, r5
 8000f04:	e7d7      	b.n	8000eb6 <__udivmoddi4+0x26e>
 8000f06:	4640      	mov	r0, r8
 8000f08:	e791      	b.n	8000e2e <__udivmoddi4+0x1e6>
 8000f0a:	4681      	mov	r9, r0
 8000f0c:	e7be      	b.n	8000e8c <__udivmoddi4+0x244>
 8000f0e:	4601      	mov	r1, r0
 8000f10:	e778      	b.n	8000e04 <__udivmoddi4+0x1bc>
 8000f12:	3802      	subs	r0, #2
 8000f14:	443c      	add	r4, r7
 8000f16:	e745      	b.n	8000da4 <__udivmoddi4+0x15c>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e708      	b.n	8000d2e <__udivmoddi4+0xe6>
 8000f1c:	f1a8 0802 	sub.w	r8, r8, #2
 8000f20:	443d      	add	r5, r7
 8000f22:	e72b      	b.n	8000d7c <__udivmoddi4+0x134>

08000f24 <__aeabi_idiv0>:
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop

08000f28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f2c:	4a0e      	ldr	r2, [pc, #56]	; (8000f68 <HAL_Init+0x40>)
 8000f2e:	4b0e      	ldr	r3, [pc, #56]	; (8000f68 <HAL_Init+0x40>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f36:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f38:	4a0b      	ldr	r2, [pc, #44]	; (8000f68 <HAL_Init+0x40>)
 8000f3a:	4b0b      	ldr	r3, [pc, #44]	; (8000f68 <HAL_Init+0x40>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f42:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f44:	4a08      	ldr	r2, [pc, #32]	; (8000f68 <HAL_Init+0x40>)
 8000f46:	4b08      	ldr	r3, [pc, #32]	; (8000f68 <HAL_Init+0x40>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f4e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f50:	2003      	movs	r0, #3
 8000f52:	f000 fe39 	bl	8001bc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f56:	2000      	movs	r0, #0
 8000f58:	f000 f808 	bl	8000f6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f5c:	f009 fa80 	bl	800a460 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f60:	2300      	movs	r3, #0
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40023c00 	.word	0x40023c00

08000f6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f74:	4b12      	ldr	r3, [pc, #72]	; (8000fc0 <HAL_InitTick+0x54>)
 8000f76:	681a      	ldr	r2, [r3, #0]
 8000f78:	4b12      	ldr	r3, [pc, #72]	; (8000fc4 <HAL_InitTick+0x58>)
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f82:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f86:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f000 fe5f 	bl	8001c4e <HAL_SYSTICK_Config>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f96:	2301      	movs	r3, #1
 8000f98:	e00e      	b.n	8000fb8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2b0f      	cmp	r3, #15
 8000f9e:	d80a      	bhi.n	8000fb6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	6879      	ldr	r1, [r7, #4]
 8000fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fa8:	f000 fe19 	bl	8001bde <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fac:	4a06      	ldr	r2, [pc, #24]	; (8000fc8 <HAL_InitTick+0x5c>)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	e000      	b.n	8000fb8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	20000008 	.word	0x20000008
 8000fc4:	20000004 	.word	0x20000004
 8000fc8:	20000000 	.word	0x20000000

08000fcc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fd0:	4b06      	ldr	r3, [pc, #24]	; (8000fec <HAL_IncTick+0x20>)
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	461a      	mov	r2, r3
 8000fd6:	4b06      	ldr	r3, [pc, #24]	; (8000ff0 <HAL_IncTick+0x24>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4413      	add	r3, r2
 8000fdc:	4a04      	ldr	r2, [pc, #16]	; (8000ff0 <HAL_IncTick+0x24>)
 8000fde:	6013      	str	r3, [r2, #0]
}
 8000fe0:	bf00      	nop
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	20000004 	.word	0x20000004
 8000ff0:	200000c0 	.word	0x200000c0

08000ff4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ff8:	4b03      	ldr	r3, [pc, #12]	; (8001008 <HAL_GetTick+0x14>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	200000c0 	.word	0x200000c0

0800100c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001014:	f7ff ffee 	bl	8000ff4 <HAL_GetTick>
 8001018:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001024:	d005      	beq.n	8001032 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001026:	4b09      	ldr	r3, [pc, #36]	; (800104c <HAL_Delay+0x40>)
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	461a      	mov	r2, r3
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	4413      	add	r3, r2
 8001030:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001032:	bf00      	nop
 8001034:	f7ff ffde 	bl	8000ff4 <HAL_GetTick>
 8001038:	4602      	mov	r2, r0
 800103a:	68bb      	ldr	r3, [r7, #8]
 800103c:	1ad2      	subs	r2, r2, r3
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	429a      	cmp	r2, r3
 8001042:	d3f7      	bcc.n	8001034 <HAL_Delay+0x28>
  {
  }
}
 8001044:	bf00      	nop
 8001046:	3710      	adds	r7, #16
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	20000004 	.word	0x20000004

08001050 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001058:	2300      	movs	r3, #0
 800105a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d101      	bne.n	8001066 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001062:	2301      	movs	r3, #1
 8001064:	e033      	b.n	80010ce <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800106a:	2b00      	cmp	r3, #0
 800106c:	d109      	bne.n	8001082 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800106e:	6878      	ldr	r0, [r7, #4]
 8001070:	f009 fa1e 	bl	800a4b0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2200      	movs	r2, #0
 8001078:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2200      	movs	r2, #0
 800107e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001086:	f003 0310 	and.w	r3, r3, #16
 800108a:	2b00      	cmp	r3, #0
 800108c:	d118      	bne.n	80010c0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001092:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001096:	f023 0302 	bic.w	r3, r3, #2
 800109a:	f043 0202 	orr.w	r2, r3, #2
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80010a2:	6878      	ldr	r0, [r7, #4]
 80010a4:	f000 fb22 	bl	80016ec <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2200      	movs	r2, #0
 80010ac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b2:	f023 0303 	bic.w	r3, r3, #3
 80010b6:	f043 0201 	orr.w	r2, r3, #1
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	641a      	str	r2, [r3, #64]	; 0x40
 80010be:	e001      	b.n	80010c4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80010c0:	2301      	movs	r3, #1
 80010c2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2200      	movs	r2, #0
 80010c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80010cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3710      	adds	r7, #16
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
	...

080010d8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80010d8:	b480      	push	{r7}
 80010da:	b085      	sub	sp, #20
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80010e0:	2300      	movs	r3, #0
 80010e2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80010ea:	2b01      	cmp	r3, #1
 80010ec:	d101      	bne.n	80010f2 <HAL_ADC_Start+0x1a>
 80010ee:	2302      	movs	r3, #2
 80010f0:	e0a5      	b.n	800123e <HAL_ADC_Start+0x166>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2201      	movs	r2, #1
 80010f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	689b      	ldr	r3, [r3, #8]
 8001100:	f003 0301 	and.w	r3, r3, #1
 8001104:	2b01      	cmp	r3, #1
 8001106:	d018      	beq.n	800113a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	687a      	ldr	r2, [r7, #4]
 800110e:	6812      	ldr	r2, [r2, #0]
 8001110:	6892      	ldr	r2, [r2, #8]
 8001112:	f042 0201 	orr.w	r2, r2, #1
 8001116:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001118:	4b4c      	ldr	r3, [pc, #304]	; (800124c <HAL_ADC_Start+0x174>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a4c      	ldr	r2, [pc, #304]	; (8001250 <HAL_ADC_Start+0x178>)
 800111e:	fba2 2303 	umull	r2, r3, r2, r3
 8001122:	0c9a      	lsrs	r2, r3, #18
 8001124:	4613      	mov	r3, r2
 8001126:	005b      	lsls	r3, r3, #1
 8001128:	4413      	add	r3, r2
 800112a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800112c:	e002      	b.n	8001134 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	3b01      	subs	r3, #1
 8001132:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d1f9      	bne.n	800112e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	689b      	ldr	r3, [r3, #8]
 8001140:	f003 0301 	and.w	r3, r3, #1
 8001144:	2b01      	cmp	r3, #1
 8001146:	d179      	bne.n	800123c <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800114c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001150:	f023 0301 	bic.w	r3, r3, #1
 8001154:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001166:	2b00      	cmp	r3, #0
 8001168:	d007      	beq.n	800117a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800116e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001172:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800117e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001182:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001186:	d106      	bne.n	8001196 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800118c:	f023 0206 	bic.w	r2, r3, #6
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	645a      	str	r2, [r3, #68]	; 0x44
 8001194:	e002      	b.n	800119c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2200      	movs	r2, #0
 800119a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2200      	movs	r2, #0
 80011a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80011a4:	4b2b      	ldr	r3, [pc, #172]	; (8001254 <HAL_ADC_Start+0x17c>)
 80011a6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80011b0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	f003 031f 	and.w	r3, r3, #31
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d12a      	bne.n	8001214 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a25      	ldr	r2, [pc, #148]	; (8001258 <HAL_ADC_Start+0x180>)
 80011c4:	4293      	cmp	r3, r2
 80011c6:	d015      	beq.n	80011f4 <HAL_ADC_Start+0x11c>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a23      	ldr	r2, [pc, #140]	; (800125c <HAL_ADC_Start+0x184>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d105      	bne.n	80011de <HAL_ADC_Start+0x106>
 80011d2:	4b20      	ldr	r3, [pc, #128]	; (8001254 <HAL_ADC_Start+0x17c>)
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	f003 031f 	and.w	r3, r3, #31
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d00a      	beq.n	80011f4 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4a1f      	ldr	r2, [pc, #124]	; (8001260 <HAL_ADC_Start+0x188>)
 80011e4:	4293      	cmp	r3, r2
 80011e6:	d129      	bne.n	800123c <HAL_ADC_Start+0x164>
 80011e8:	4b1a      	ldr	r3, [pc, #104]	; (8001254 <HAL_ADC_Start+0x17c>)
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f003 031f 	and.w	r3, r3, #31
 80011f0:	2b0f      	cmp	r3, #15
 80011f2:	d823      	bhi.n	800123c <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	689b      	ldr	r3, [r3, #8]
 80011fa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d11c      	bne.n	800123c <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	687a      	ldr	r2, [r7, #4]
 8001208:	6812      	ldr	r2, [r2, #0]
 800120a:	6892      	ldr	r2, [r2, #8]
 800120c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001210:	609a      	str	r2, [r3, #8]
 8001212:	e013      	b.n	800123c <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a0f      	ldr	r2, [pc, #60]	; (8001258 <HAL_ADC_Start+0x180>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d10e      	bne.n	800123c <HAL_ADC_Start+0x164>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	689b      	ldr	r3, [r3, #8]
 8001224:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001228:	2b00      	cmp	r3, #0
 800122a:	d107      	bne.n	800123c <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	687a      	ldr	r2, [r7, #4]
 8001232:	6812      	ldr	r2, [r2, #0]
 8001234:	6892      	ldr	r2, [r2, #8]
 8001236:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800123a:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800123c:	2300      	movs	r3, #0
}
 800123e:	4618      	mov	r0, r3
 8001240:	3714      	adds	r7, #20
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	20000008 	.word	0x20000008
 8001250:	431bde83 	.word	0x431bde83
 8001254:	40012300 	.word	0x40012300
 8001258:	40012000 	.word	0x40012000
 800125c:	40012100 	.word	0x40012100
 8001260:	40012200 	.word	0x40012200

08001264 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b086      	sub	sp, #24
 8001268:	af00      	add	r7, sp, #0
 800126a:	60f8      	str	r0, [r7, #12]
 800126c:	60b9      	str	r1, [r7, #8]
 800126e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001270:	2300      	movs	r3, #0
 8001272:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800127a:	2b01      	cmp	r3, #1
 800127c:	d101      	bne.n	8001282 <HAL_ADC_Start_DMA+0x1e>
 800127e:	2302      	movs	r3, #2
 8001280:	e0cc      	b.n	800141c <HAL_ADC_Start_DMA+0x1b8>
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	2201      	movs	r2, #1
 8001286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	689b      	ldr	r3, [r3, #8]
 8001290:	f003 0301 	and.w	r3, r3, #1
 8001294:	2b01      	cmp	r3, #1
 8001296:	d018      	beq.n	80012ca <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	68fa      	ldr	r2, [r7, #12]
 800129e:	6812      	ldr	r2, [r2, #0]
 80012a0:	6892      	ldr	r2, [r2, #8]
 80012a2:	f042 0201 	orr.w	r2, r2, #1
 80012a6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80012a8:	4b5e      	ldr	r3, [pc, #376]	; (8001424 <HAL_ADC_Start_DMA+0x1c0>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a5e      	ldr	r2, [pc, #376]	; (8001428 <HAL_ADC_Start_DMA+0x1c4>)
 80012ae:	fba2 2303 	umull	r2, r3, r2, r3
 80012b2:	0c9a      	lsrs	r2, r3, #18
 80012b4:	4613      	mov	r3, r2
 80012b6:	005b      	lsls	r3, r3, #1
 80012b8:	4413      	add	r3, r2
 80012ba:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80012bc:	e002      	b.n	80012c4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80012be:	693b      	ldr	r3, [r7, #16]
 80012c0:	3b01      	subs	r3, #1
 80012c2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80012c4:	693b      	ldr	r3, [r7, #16]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d1f9      	bne.n	80012be <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	689b      	ldr	r3, [r3, #8]
 80012d0:	f003 0301 	and.w	r3, r3, #1
 80012d4:	2b01      	cmp	r3, #1
 80012d6:	f040 80a0 	bne.w	800141a <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012de:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80012e2:	f023 0301 	bic.w	r3, r3, #1
 80012e6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d007      	beq.n	800130c <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001300:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001304:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001310:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001314:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001318:	d106      	bne.n	8001328 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800131e:	f023 0206 	bic.w	r2, r3, #6
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	645a      	str	r2, [r3, #68]	; 0x44
 8001326:	e002      	b.n	800132e <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	2200      	movs	r2, #0
 800132c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	2200      	movs	r2, #0
 8001332:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001336:	4b3d      	ldr	r3, [pc, #244]	; (800142c <HAL_ADC_Start_DMA+0x1c8>)
 8001338:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800133e:	4a3c      	ldr	r2, [pc, #240]	; (8001430 <HAL_ADC_Start_DMA+0x1cc>)
 8001340:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001346:	4a3b      	ldr	r2, [pc, #236]	; (8001434 <HAL_ADC_Start_DMA+0x1d0>)
 8001348:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800134e:	4a3a      	ldr	r2, [pc, #232]	; (8001438 <HAL_ADC_Start_DMA+0x1d4>)
 8001350:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800135a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	68fa      	ldr	r2, [r7, #12]
 8001362:	6812      	ldr	r2, [r2, #0]
 8001364:	6852      	ldr	r2, [r2, #4]
 8001366:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800136a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	68fa      	ldr	r2, [r7, #12]
 8001372:	6812      	ldr	r2, [r2, #0]
 8001374:	6892      	ldr	r2, [r2, #8]
 8001376:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800137a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	334c      	adds	r3, #76	; 0x4c
 8001386:	4619      	mov	r1, r3
 8001388:	68ba      	ldr	r2, [r7, #8]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	f000 fd1a 	bl	8001dc4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f003 031f 	and.w	r3, r3, #31
 8001398:	2b00      	cmp	r3, #0
 800139a:	d12a      	bne.n	80013f2 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a26      	ldr	r2, [pc, #152]	; (800143c <HAL_ADC_Start_DMA+0x1d8>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d015      	beq.n	80013d2 <HAL_ADC_Start_DMA+0x16e>
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4a25      	ldr	r2, [pc, #148]	; (8001440 <HAL_ADC_Start_DMA+0x1dc>)
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d105      	bne.n	80013bc <HAL_ADC_Start_DMA+0x158>
 80013b0:	4b1e      	ldr	r3, [pc, #120]	; (800142c <HAL_ADC_Start_DMA+0x1c8>)
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	f003 031f 	and.w	r3, r3, #31
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d00a      	beq.n	80013d2 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a20      	ldr	r2, [pc, #128]	; (8001444 <HAL_ADC_Start_DMA+0x1e0>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d129      	bne.n	800141a <HAL_ADC_Start_DMA+0x1b6>
 80013c6:	4b19      	ldr	r3, [pc, #100]	; (800142c <HAL_ADC_Start_DMA+0x1c8>)
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	f003 031f 	and.w	r3, r3, #31
 80013ce:	2b0f      	cmp	r3, #15
 80013d0:	d823      	bhi.n	800141a <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	689b      	ldr	r3, [r3, #8]
 80013d8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d11c      	bne.n	800141a <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	68fa      	ldr	r2, [r7, #12]
 80013e6:	6812      	ldr	r2, [r2, #0]
 80013e8:	6892      	ldr	r2, [r2, #8]
 80013ea:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80013ee:	609a      	str	r2, [r3, #8]
 80013f0:	e013      	b.n	800141a <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a11      	ldr	r2, [pc, #68]	; (800143c <HAL_ADC_Start_DMA+0x1d8>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d10e      	bne.n	800141a <HAL_ADC_Start_DMA+0x1b6>
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	689b      	ldr	r3, [r3, #8]
 8001402:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001406:	2b00      	cmp	r3, #0
 8001408:	d107      	bne.n	800141a <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	68fa      	ldr	r2, [r7, #12]
 8001410:	6812      	ldr	r2, [r2, #0]
 8001412:	6892      	ldr	r2, [r2, #8]
 8001414:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001418:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800141a:	2300      	movs	r3, #0
}
 800141c:	4618      	mov	r0, r3
 800141e:	3718      	adds	r7, #24
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	20000008 	.word	0x20000008
 8001428:	431bde83 	.word	0x431bde83
 800142c:	40012300 	.word	0x40012300
 8001430:	080018e5 	.word	0x080018e5
 8001434:	0800199f 	.word	0x0800199f
 8001438:	080019bb 	.word	0x080019bb
 800143c:	40012000 	.word	0x40012000
 8001440:	40012100 	.word	0x40012100
 8001444:	40012200 	.word	0x40012200

08001448 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001450:	bf00      	nop
 8001452:	370c      	adds	r7, #12
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr

0800145c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001464:	bf00      	nop
 8001466:	370c      	adds	r7, #12
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr

08001470 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001478:	bf00      	nop
 800147a:	370c      	adds	r7, #12
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr

08001484 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001484:	b490      	push	{r4, r7}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800148e:	2300      	movs	r3, #0
 8001490:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001498:	2b01      	cmp	r3, #1
 800149a:	d101      	bne.n	80014a0 <HAL_ADC_ConfigChannel+0x1c>
 800149c:	2302      	movs	r3, #2
 800149e:	e115      	b.n	80016cc <HAL_ADC_ConfigChannel+0x248>
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2201      	movs	r2, #1
 80014a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	2b09      	cmp	r3, #9
 80014ae:	d926      	bls.n	80014fe <HAL_ADC_ConfigChannel+0x7a>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	68d9      	ldr	r1, [r3, #12]
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	b29b      	uxth	r3, r3
 80014c0:	4618      	mov	r0, r3
 80014c2:	4603      	mov	r3, r0
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	4403      	add	r3, r0
 80014c8:	3b1e      	subs	r3, #30
 80014ca:	2007      	movs	r0, #7
 80014cc:	fa00 f303 	lsl.w	r3, r0, r3
 80014d0:	43db      	mvns	r3, r3
 80014d2:	400b      	ands	r3, r1
 80014d4:	60d3      	str	r3, [r2, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	68d9      	ldr	r1, [r3, #12]
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	6898      	ldr	r0, [r3, #8]
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	b29b      	uxth	r3, r3
 80014ea:	461c      	mov	r4, r3
 80014ec:	4623      	mov	r3, r4
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	4423      	add	r3, r4
 80014f2:	3b1e      	subs	r3, #30
 80014f4:	fa00 f303 	lsl.w	r3, r0, r3
 80014f8:	430b      	orrs	r3, r1
 80014fa:	60d3      	str	r3, [r2, #12]
 80014fc:	e023      	b.n	8001546 <HAL_ADC_ConfigChannel+0xc2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	6919      	ldr	r1, [r3, #16]
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	b29b      	uxth	r3, r3
 800150e:	4618      	mov	r0, r3
 8001510:	4603      	mov	r3, r0
 8001512:	005b      	lsls	r3, r3, #1
 8001514:	4403      	add	r3, r0
 8001516:	2007      	movs	r0, #7
 8001518:	fa00 f303 	lsl.w	r3, r0, r3
 800151c:	43db      	mvns	r3, r3
 800151e:	400b      	ands	r3, r1
 8001520:	6113      	str	r3, [r2, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	6919      	ldr	r1, [r3, #16]
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	6898      	ldr	r0, [r3, #8]
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	b29b      	uxth	r3, r3
 8001536:	461c      	mov	r4, r3
 8001538:	4623      	mov	r3, r4
 800153a:	005b      	lsls	r3, r3, #1
 800153c:	4423      	add	r3, r4
 800153e:	fa00 f303 	lsl.w	r3, r0, r3
 8001542:	430b      	orrs	r3, r1
 8001544:	6113      	str	r3, [r2, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	2b06      	cmp	r3, #6
 800154c:	d824      	bhi.n	8001598 <HAL_ADC_ConfigChannel+0x114>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6819      	ldr	r1, [r3, #0]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	685a      	ldr	r2, [r3, #4]
 800155c:	4613      	mov	r3, r2
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	4413      	add	r3, r2
 8001562:	3b05      	subs	r3, #5
 8001564:	221f      	movs	r2, #31
 8001566:	fa02 f303 	lsl.w	r3, r2, r3
 800156a:	43db      	mvns	r3, r3
 800156c:	4003      	ands	r3, r0
 800156e:	634b      	str	r3, [r1, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6819      	ldr	r1, [r3, #0]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	b29b      	uxth	r3, r3
 8001580:	461c      	mov	r4, r3
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	685a      	ldr	r2, [r3, #4]
 8001586:	4613      	mov	r3, r2
 8001588:	009b      	lsls	r3, r3, #2
 800158a:	4413      	add	r3, r2
 800158c:	3b05      	subs	r3, #5
 800158e:	fa04 f303 	lsl.w	r3, r4, r3
 8001592:	4303      	orrs	r3, r0
 8001594:	634b      	str	r3, [r1, #52]	; 0x34
 8001596:	e04c      	b.n	8001632 <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	2b0c      	cmp	r3, #12
 800159e:	d824      	bhi.n	80015ea <HAL_ADC_ConfigChannel+0x166>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6819      	ldr	r1, [r3, #0]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	685a      	ldr	r2, [r3, #4]
 80015ae:	4613      	mov	r3, r2
 80015b0:	009b      	lsls	r3, r3, #2
 80015b2:	4413      	add	r3, r2
 80015b4:	3b23      	subs	r3, #35	; 0x23
 80015b6:	221f      	movs	r2, #31
 80015b8:	fa02 f303 	lsl.w	r3, r2, r3
 80015bc:	43db      	mvns	r3, r3
 80015be:	4003      	ands	r3, r0
 80015c0:	630b      	str	r3, [r1, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6819      	ldr	r1, [r3, #0]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	b29b      	uxth	r3, r3
 80015d2:	461c      	mov	r4, r3
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	685a      	ldr	r2, [r3, #4]
 80015d8:	4613      	mov	r3, r2
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	4413      	add	r3, r2
 80015de:	3b23      	subs	r3, #35	; 0x23
 80015e0:	fa04 f303 	lsl.w	r3, r4, r3
 80015e4:	4303      	orrs	r3, r0
 80015e6:	630b      	str	r3, [r1, #48]	; 0x30
 80015e8:	e023      	b.n	8001632 <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6819      	ldr	r1, [r3, #0]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	685a      	ldr	r2, [r3, #4]
 80015f8:	4613      	mov	r3, r2
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	4413      	add	r3, r2
 80015fe:	3b41      	subs	r3, #65	; 0x41
 8001600:	221f      	movs	r2, #31
 8001602:	fa02 f303 	lsl.w	r3, r2, r3
 8001606:	43db      	mvns	r3, r3
 8001608:	4003      	ands	r3, r0
 800160a:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6819      	ldr	r1, [r3, #0]
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	b29b      	uxth	r3, r3
 800161c:	461c      	mov	r4, r3
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	685a      	ldr	r2, [r3, #4]
 8001622:	4613      	mov	r3, r2
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	4413      	add	r3, r2
 8001628:	3b41      	subs	r3, #65	; 0x41
 800162a:	fa04 f303 	lsl.w	r3, r4, r3
 800162e:	4303      	orrs	r3, r0
 8001630:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001632:	4b29      	ldr	r3, [pc, #164]	; (80016d8 <HAL_ADC_ConfigChannel+0x254>)
 8001634:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a28      	ldr	r2, [pc, #160]	; (80016dc <HAL_ADC_ConfigChannel+0x258>)
 800163c:	4293      	cmp	r3, r2
 800163e:	d10f      	bne.n	8001660 <HAL_ADC_ConfigChannel+0x1dc>
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	2b12      	cmp	r3, #18
 8001646:	d10b      	bne.n	8001660 <HAL_ADC_ConfigChannel+0x1dc>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a1d      	ldr	r2, [pc, #116]	; (80016dc <HAL_ADC_ConfigChannel+0x258>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d12b      	bne.n	80016c2 <HAL_ADC_ConfigChannel+0x23e>
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a1c      	ldr	r2, [pc, #112]	; (80016e0 <HAL_ADC_ConfigChannel+0x25c>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d003      	beq.n	800167c <HAL_ADC_ConfigChannel+0x1f8>
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	2b11      	cmp	r3, #17
 800167a:	d122      	bne.n	80016c2 <HAL_ADC_ConfigChannel+0x23e>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a11      	ldr	r2, [pc, #68]	; (80016e0 <HAL_ADC_ConfigChannel+0x25c>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d111      	bne.n	80016c2 <HAL_ADC_ConfigChannel+0x23e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800169e:	4b11      	ldr	r3, [pc, #68]	; (80016e4 <HAL_ADC_ConfigChannel+0x260>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4a11      	ldr	r2, [pc, #68]	; (80016e8 <HAL_ADC_ConfigChannel+0x264>)
 80016a4:	fba2 2303 	umull	r2, r3, r2, r3
 80016a8:	0c9a      	lsrs	r2, r3, #18
 80016aa:	4613      	mov	r3, r2
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	4413      	add	r3, r2
 80016b0:	005b      	lsls	r3, r3, #1
 80016b2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80016b4:	e002      	b.n	80016bc <HAL_ADC_ConfigChannel+0x238>
      {
        counter--;
 80016b6:	68bb      	ldr	r3, [r7, #8]
 80016b8:	3b01      	subs	r3, #1
 80016ba:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d1f9      	bne.n	80016b6 <HAL_ADC_ConfigChannel+0x232>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2200      	movs	r2, #0
 80016c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80016ca:	2300      	movs	r3, #0
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	3710      	adds	r7, #16
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bc90      	pop	{r4, r7}
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop
 80016d8:	40012300 	.word	0x40012300
 80016dc:	40012000 	.word	0x40012000
 80016e0:	10000012 	.word	0x10000012
 80016e4:	20000008 	.word	0x20000008
 80016e8:	431bde83 	.word	0x431bde83

080016ec <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b085      	sub	sp, #20
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80016f4:	4b79      	ldr	r3, [pc, #484]	; (80018dc <ADC_Init+0x1f0>)
 80016f6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	685a      	ldr	r2, [r3, #4]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	431a      	orrs	r2, r3
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	687a      	ldr	r2, [r7, #4]
 8001718:	6812      	ldr	r2, [r2, #0]
 800171a:	6852      	ldr	r2, [r2, #4]
 800171c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001720:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	6812      	ldr	r2, [r2, #0]
 800172a:	6851      	ldr	r1, [r2, #4]
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	6912      	ldr	r2, [r2, #16]
 8001730:	0212      	lsls	r2, r2, #8
 8001732:	430a      	orrs	r2, r1
 8001734:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	687a      	ldr	r2, [r7, #4]
 800173c:	6812      	ldr	r2, [r2, #0]
 800173e:	6852      	ldr	r2, [r2, #4]
 8001740:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001744:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	6812      	ldr	r2, [r2, #0]
 800174e:	6851      	ldr	r1, [r2, #4]
 8001750:	687a      	ldr	r2, [r7, #4]
 8001752:	6892      	ldr	r2, [r2, #8]
 8001754:	430a      	orrs	r2, r1
 8001756:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	687a      	ldr	r2, [r7, #4]
 800175e:	6812      	ldr	r2, [r2, #0]
 8001760:	6892      	ldr	r2, [r2, #8]
 8001762:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001766:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	687a      	ldr	r2, [r7, #4]
 800176e:	6812      	ldr	r2, [r2, #0]
 8001770:	6891      	ldr	r1, [r2, #8]
 8001772:	687a      	ldr	r2, [r7, #4]
 8001774:	68d2      	ldr	r2, [r2, #12]
 8001776:	430a      	orrs	r2, r1
 8001778:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800177e:	4a58      	ldr	r2, [pc, #352]	; (80018e0 <ADC_Init+0x1f4>)
 8001780:	4293      	cmp	r3, r2
 8001782:	d022      	beq.n	80017ca <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	687a      	ldr	r2, [r7, #4]
 800178a:	6812      	ldr	r2, [r2, #0]
 800178c:	6892      	ldr	r2, [r2, #8]
 800178e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001792:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	687a      	ldr	r2, [r7, #4]
 800179a:	6812      	ldr	r2, [r2, #0]
 800179c:	6891      	ldr	r1, [r2, #8]
 800179e:	687a      	ldr	r2, [r7, #4]
 80017a0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80017a2:	430a      	orrs	r2, r1
 80017a4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	687a      	ldr	r2, [r7, #4]
 80017ac:	6812      	ldr	r2, [r2, #0]
 80017ae:	6892      	ldr	r2, [r2, #8]
 80017b0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80017b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	6812      	ldr	r2, [r2, #0]
 80017be:	6891      	ldr	r1, [r2, #8]
 80017c0:	687a      	ldr	r2, [r7, #4]
 80017c2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80017c4:	430a      	orrs	r2, r1
 80017c6:	609a      	str	r2, [r3, #8]
 80017c8:	e00f      	b.n	80017ea <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	6812      	ldr	r2, [r2, #0]
 80017d2:	6892      	ldr	r2, [r2, #8]
 80017d4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80017d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	6812      	ldr	r2, [r2, #0]
 80017e2:	6892      	ldr	r2, [r2, #8]
 80017e4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80017e8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	687a      	ldr	r2, [r7, #4]
 80017f0:	6812      	ldr	r2, [r2, #0]
 80017f2:	6892      	ldr	r2, [r2, #8]
 80017f4:	f022 0202 	bic.w	r2, r2, #2
 80017f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	6812      	ldr	r2, [r2, #0]
 8001802:	6891      	ldr	r1, [r2, #8]
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	7e12      	ldrb	r2, [r2, #24]
 8001808:	0052      	lsls	r2, r2, #1
 800180a:	430a      	orrs	r2, r1
 800180c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d01b      	beq.n	8001850 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	687a      	ldr	r2, [r7, #4]
 800181e:	6812      	ldr	r2, [r2, #0]
 8001820:	6852      	ldr	r2, [r2, #4]
 8001822:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001826:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	687a      	ldr	r2, [r7, #4]
 800182e:	6812      	ldr	r2, [r2, #0]
 8001830:	6852      	ldr	r2, [r2, #4]
 8001832:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001836:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	687a      	ldr	r2, [r7, #4]
 800183e:	6812      	ldr	r2, [r2, #0]
 8001840:	6851      	ldr	r1, [r2, #4]
 8001842:	687a      	ldr	r2, [r7, #4]
 8001844:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001846:	3a01      	subs	r2, #1
 8001848:	0352      	lsls	r2, r2, #13
 800184a:	430a      	orrs	r2, r1
 800184c:	605a      	str	r2, [r3, #4]
 800184e:	e007      	b.n	8001860 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	687a      	ldr	r2, [r7, #4]
 8001856:	6812      	ldr	r2, [r2, #0]
 8001858:	6852      	ldr	r2, [r2, #4]
 800185a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800185e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	6812      	ldr	r2, [r2, #0]
 8001868:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800186a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800186e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	687a      	ldr	r2, [r7, #4]
 8001876:	6812      	ldr	r2, [r2, #0]
 8001878:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800187a:	687a      	ldr	r2, [r7, #4]
 800187c:	69d2      	ldr	r2, [r2, #28]
 800187e:	3a01      	subs	r2, #1
 8001880:	0512      	lsls	r2, r2, #20
 8001882:	430a      	orrs	r2, r1
 8001884:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	687a      	ldr	r2, [r7, #4]
 800188c:	6812      	ldr	r2, [r2, #0]
 800188e:	6892      	ldr	r2, [r2, #8]
 8001890:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001894:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	687a      	ldr	r2, [r7, #4]
 800189c:	6812      	ldr	r2, [r2, #0]
 800189e:	6891      	ldr	r1, [r2, #8]
 80018a0:	687a      	ldr	r2, [r7, #4]
 80018a2:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 80018a6:	0252      	lsls	r2, r2, #9
 80018a8:	430a      	orrs	r2, r1
 80018aa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	6812      	ldr	r2, [r2, #0]
 80018b4:	6892      	ldr	r2, [r2, #8]
 80018b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80018ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	687a      	ldr	r2, [r7, #4]
 80018c2:	6812      	ldr	r2, [r2, #0]
 80018c4:	6891      	ldr	r1, [r2, #8]
 80018c6:	687a      	ldr	r2, [r7, #4]
 80018c8:	6952      	ldr	r2, [r2, #20]
 80018ca:	0292      	lsls	r2, r2, #10
 80018cc:	430a      	orrs	r2, r1
 80018ce:	609a      	str	r2, [r3, #8]
}
 80018d0:	bf00      	nop
 80018d2:	3714      	adds	r7, #20
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr
 80018dc:	40012300 	.word	0x40012300
 80018e0:	0f000001 	.word	0x0f000001

080018e4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b084      	sub	sp, #16
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018f0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d13c      	bne.n	8001978 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001902:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001914:	2b00      	cmp	r3, #0
 8001916:	d12b      	bne.n	8001970 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800191c:	2b00      	cmp	r3, #0
 800191e:	d127      	bne.n	8001970 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001926:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800192a:	2b00      	cmp	r3, #0
 800192c:	d006      	beq.n	800193c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001938:	2b00      	cmp	r3, #0
 800193a:	d119      	bne.n	8001970 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	68fa      	ldr	r2, [r7, #12]
 8001942:	6812      	ldr	r2, [r2, #0]
 8001944:	6852      	ldr	r2, [r2, #4]
 8001946:	f022 0220 	bic.w	r2, r2, #32
 800194a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001950:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800195c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001960:	2b00      	cmp	r3, #0
 8001962:	d105      	bne.n	8001970 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001968:	f043 0201 	orr.w	r2, r3, #1
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001970:	68f8      	ldr	r0, [r7, #12]
 8001972:	f7ff fd69 	bl	8001448 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001976:	e00e      	b.n	8001996 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800197c:	f003 0310 	and.w	r3, r3, #16
 8001980:	2b00      	cmp	r3, #0
 8001982:	d003      	beq.n	800198c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001984:	68f8      	ldr	r0, [r7, #12]
 8001986:	f7ff fd73 	bl	8001470 <HAL_ADC_ErrorCallback>
}
 800198a:	e004      	b.n	8001996 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001990:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001992:	6878      	ldr	r0, [r7, #4]
 8001994:	4798      	blx	r3
}
 8001996:	bf00      	nop
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}

0800199e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800199e:	b580      	push	{r7, lr}
 80019a0:	b084      	sub	sp, #16
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019aa:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80019ac:	68f8      	ldr	r0, [r7, #12]
 80019ae:	f7ff fd55 	bl	800145c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80019b2:	bf00      	nop
 80019b4:	3710      	adds	r7, #16
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b084      	sub	sp, #16
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019c6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	2240      	movs	r2, #64	; 0x40
 80019cc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019d2:	f043 0204 	orr.w	r2, r3, #4
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80019da:	68f8      	ldr	r0, [r7, #12]
 80019dc:	f7ff fd48 	bl	8001470 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80019e0:	bf00      	nop
 80019e2:	3710      	adds	r7, #16
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b085      	sub	sp, #20
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	f003 0307 	and.w	r3, r3, #7
 80019f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019f8:	4b0c      	ldr	r3, [pc, #48]	; (8001a2c <__NVIC_SetPriorityGrouping+0x44>)
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019fe:	68ba      	ldr	r2, [r7, #8]
 8001a00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a04:	4013      	ands	r3, r2
 8001a06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a1a:	4a04      	ldr	r2, [pc, #16]	; (8001a2c <__NVIC_SetPriorityGrouping+0x44>)
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	60d3      	str	r3, [r2, #12]
}
 8001a20:	bf00      	nop
 8001a22:	3714      	adds	r7, #20
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr
 8001a2c:	e000ed00 	.word	0xe000ed00

08001a30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a34:	4b04      	ldr	r3, [pc, #16]	; (8001a48 <__NVIC_GetPriorityGrouping+0x18>)
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	0a1b      	lsrs	r3, r3, #8
 8001a3a:	f003 0307 	and.w	r3, r3, #7
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr
 8001a48:	e000ed00 	.word	0xe000ed00

08001a4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	4603      	mov	r3, r0
 8001a54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	db0b      	blt.n	8001a76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a5e:	4909      	ldr	r1, [pc, #36]	; (8001a84 <__NVIC_EnableIRQ+0x38>)
 8001a60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a64:	095b      	lsrs	r3, r3, #5
 8001a66:	79fa      	ldrb	r2, [r7, #7]
 8001a68:	f002 021f 	and.w	r2, r2, #31
 8001a6c:	2001      	movs	r0, #1
 8001a6e:	fa00 f202 	lsl.w	r2, r0, r2
 8001a72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a76:	bf00      	nop
 8001a78:	370c      	adds	r7, #12
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop
 8001a84:	e000e100 	.word	0xe000e100

08001a88 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	4603      	mov	r3, r0
 8001a90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	db10      	blt.n	8001abc <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a9a:	490b      	ldr	r1, [pc, #44]	; (8001ac8 <__NVIC_DisableIRQ+0x40>)
 8001a9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aa0:	095b      	lsrs	r3, r3, #5
 8001aa2:	79fa      	ldrb	r2, [r7, #7]
 8001aa4:	f002 021f 	and.w	r2, r2, #31
 8001aa8:	2001      	movs	r0, #1
 8001aaa:	fa00 f202 	lsl.w	r2, r0, r2
 8001aae:	3320      	adds	r3, #32
 8001ab0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001ab4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001ab8:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8001abc:	bf00      	nop
 8001abe:	370c      	adds	r7, #12
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr
 8001ac8:	e000e100 	.word	0xe000e100

08001acc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	6039      	str	r1, [r7, #0]
 8001ad6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ad8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	db0a      	blt.n	8001af6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ae0:	490d      	ldr	r1, [pc, #52]	; (8001b18 <__NVIC_SetPriority+0x4c>)
 8001ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae6:	683a      	ldr	r2, [r7, #0]
 8001ae8:	b2d2      	uxtb	r2, r2
 8001aea:	0112      	lsls	r2, r2, #4
 8001aec:	b2d2      	uxtb	r2, r2
 8001aee:	440b      	add	r3, r1
 8001af0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001af4:	e00a      	b.n	8001b0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001af6:	4909      	ldr	r1, [pc, #36]	; (8001b1c <__NVIC_SetPriority+0x50>)
 8001af8:	79fb      	ldrb	r3, [r7, #7]
 8001afa:	f003 030f 	and.w	r3, r3, #15
 8001afe:	3b04      	subs	r3, #4
 8001b00:	683a      	ldr	r2, [r7, #0]
 8001b02:	b2d2      	uxtb	r2, r2
 8001b04:	0112      	lsls	r2, r2, #4
 8001b06:	b2d2      	uxtb	r2, r2
 8001b08:	440b      	add	r3, r1
 8001b0a:	761a      	strb	r2, [r3, #24]
}
 8001b0c:	bf00      	nop
 8001b0e:	370c      	adds	r7, #12
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr
 8001b18:	e000e100 	.word	0xe000e100
 8001b1c:	e000ed00 	.word	0xe000ed00

08001b20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b089      	sub	sp, #36	; 0x24
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	60f8      	str	r0, [r7, #12]
 8001b28:	60b9      	str	r1, [r7, #8]
 8001b2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	f003 0307 	and.w	r3, r3, #7
 8001b32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b34:	69fb      	ldr	r3, [r7, #28]
 8001b36:	f1c3 0307 	rsb	r3, r3, #7
 8001b3a:	2b04      	cmp	r3, #4
 8001b3c:	bf28      	it	cs
 8001b3e:	2304      	movcs	r3, #4
 8001b40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b42:	69fb      	ldr	r3, [r7, #28]
 8001b44:	3304      	adds	r3, #4
 8001b46:	2b06      	cmp	r3, #6
 8001b48:	d902      	bls.n	8001b50 <NVIC_EncodePriority+0x30>
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	3b03      	subs	r3, #3
 8001b4e:	e000      	b.n	8001b52 <NVIC_EncodePriority+0x32>
 8001b50:	2300      	movs	r3, #0
 8001b52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b54:	2201      	movs	r2, #1
 8001b56:	69bb      	ldr	r3, [r7, #24]
 8001b58:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5c:	1e5a      	subs	r2, r3, #1
 8001b5e:	68bb      	ldr	r3, [r7, #8]
 8001b60:	401a      	ands	r2, r3
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b66:	2101      	movs	r1, #1
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b6e:	1e59      	subs	r1, r3, #1
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b74:	4313      	orrs	r3, r2
         );
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3724      	adds	r7, #36	; 0x24
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
	...

08001b84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	3b01      	subs	r3, #1
 8001b90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b94:	d301      	bcc.n	8001b9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b96:	2301      	movs	r3, #1
 8001b98:	e00f      	b.n	8001bba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b9a:	4a0a      	ldr	r2, [pc, #40]	; (8001bc4 <SysTick_Config+0x40>)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	3b01      	subs	r3, #1
 8001ba0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ba2:	210f      	movs	r1, #15
 8001ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ba8:	f7ff ff90 	bl	8001acc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bac:	4b05      	ldr	r3, [pc, #20]	; (8001bc4 <SysTick_Config+0x40>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bb2:	4b04      	ldr	r3, [pc, #16]	; (8001bc4 <SysTick_Config+0x40>)
 8001bb4:	2207      	movs	r2, #7
 8001bb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bb8:	2300      	movs	r3, #0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	e000e010 	.word	0xe000e010

08001bc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f7ff ff09 	bl	80019e8 <__NVIC_SetPriorityGrouping>
}
 8001bd6:	bf00      	nop
 8001bd8:	3708      	adds	r7, #8
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}

08001bde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bde:	b580      	push	{r7, lr}
 8001be0:	b086      	sub	sp, #24
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	4603      	mov	r3, r0
 8001be6:	60b9      	str	r1, [r7, #8]
 8001be8:	607a      	str	r2, [r7, #4]
 8001bea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bec:	2300      	movs	r3, #0
 8001bee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bf0:	f7ff ff1e 	bl	8001a30 <__NVIC_GetPriorityGrouping>
 8001bf4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bf6:	687a      	ldr	r2, [r7, #4]
 8001bf8:	68b9      	ldr	r1, [r7, #8]
 8001bfa:	6978      	ldr	r0, [r7, #20]
 8001bfc:	f7ff ff90 	bl	8001b20 <NVIC_EncodePriority>
 8001c00:	4602      	mov	r2, r0
 8001c02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c06:	4611      	mov	r1, r2
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f7ff ff5f 	bl	8001acc <__NVIC_SetPriority>
}
 8001c0e:	bf00      	nop
 8001c10:	3718      	adds	r7, #24
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}

08001c16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c16:	b580      	push	{r7, lr}
 8001c18:	b082      	sub	sp, #8
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c24:	4618      	mov	r0, r3
 8001c26:	f7ff ff11 	bl	8001a4c <__NVIC_EnableIRQ>
}
 8001c2a:	bf00      	nop
 8001c2c:	3708      	adds	r7, #8
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}

08001c32 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001c32:	b580      	push	{r7, lr}
 8001c34:	b082      	sub	sp, #8
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	4603      	mov	r3, r0
 8001c3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001c3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c40:	4618      	mov	r0, r3
 8001c42:	f7ff ff21 	bl	8001a88 <__NVIC_DisableIRQ>
}
 8001c46:	bf00      	nop
 8001c48:	3708      	adds	r7, #8
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}

08001c4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c4e:	b580      	push	{r7, lr}
 8001c50:	b082      	sub	sp, #8
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f7ff ff94 	bl	8001b84 <SysTick_Config>
 8001c5c:	4603      	mov	r3, r0
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
	...

08001c68 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b086      	sub	sp, #24
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001c70:	2300      	movs	r3, #0
 8001c72:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001c74:	f7ff f9be 	bl	8000ff4 <HAL_GetTick>
 8001c78:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d101      	bne.n	8001c84 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
 8001c82:	e099      	b.n	8001db8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2200      	movs	r2, #0
 8001c88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2202      	movs	r2, #2
 8001c90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	687a      	ldr	r2, [r7, #4]
 8001c9a:	6812      	ldr	r2, [r2, #0]
 8001c9c:	6812      	ldr	r2, [r2, #0]
 8001c9e:	f022 0201 	bic.w	r2, r2, #1
 8001ca2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ca4:	e00f      	b.n	8001cc6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ca6:	f7ff f9a5 	bl	8000ff4 <HAL_GetTick>
 8001caa:	4602      	mov	r2, r0
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	1ad3      	subs	r3, r2, r3
 8001cb0:	2b05      	cmp	r3, #5
 8001cb2:	d908      	bls.n	8001cc6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2220      	movs	r2, #32
 8001cb8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2203      	movs	r2, #3
 8001cbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	e078      	b.n	8001db8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 0301 	and.w	r3, r3, #1
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d1e8      	bne.n	8001ca6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001cdc:	697a      	ldr	r2, [r7, #20]
 8001cde:	4b38      	ldr	r3, [pc, #224]	; (8001dc0 <HAL_DMA_Init+0x158>)
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	685a      	ldr	r2, [r3, #4]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001cf2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	691b      	ldr	r3, [r3, #16]
 8001cf8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cfe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	699b      	ldr	r3, [r3, #24]
 8001d04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d0a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6a1b      	ldr	r3, [r3, #32]
 8001d10:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d12:	697a      	ldr	r2, [r7, #20]
 8001d14:	4313      	orrs	r3, r2
 8001d16:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d1c:	2b04      	cmp	r3, #4
 8001d1e:	d107      	bne.n	8001d30 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	697a      	ldr	r2, [r7, #20]
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	697a      	ldr	r2, [r7, #20]
 8001d36:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	695b      	ldr	r3, [r3, #20]
 8001d3e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	f023 0307 	bic.w	r3, r3, #7
 8001d46:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d4c:	697a      	ldr	r2, [r7, #20]
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d56:	2b04      	cmp	r3, #4
 8001d58:	d117      	bne.n	8001d8a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d5e:	697a      	ldr	r2, [r7, #20]
 8001d60:	4313      	orrs	r3, r2
 8001d62:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d00e      	beq.n	8001d8a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001d6c:	6878      	ldr	r0, [r7, #4]
 8001d6e:	f000 fa77 	bl	8002260 <DMA_CheckFifoParam>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d008      	beq.n	8001d8a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2240      	movs	r2, #64	; 0x40
 8001d7c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2201      	movs	r2, #1
 8001d82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001d86:	2301      	movs	r3, #1
 8001d88:	e016      	b.n	8001db8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	697a      	ldr	r2, [r7, #20]
 8001d90:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	f000 fa2e 	bl	80021f4 <DMA_CalcBaseAndBitshift>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001da0:	223f      	movs	r2, #63	; 0x3f
 8001da2:	409a      	lsls	r2, r3
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2200      	movs	r2, #0
 8001dac:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2201      	movs	r2, #1
 8001db2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001db6:	2300      	movs	r3, #0
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3718      	adds	r7, #24
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	f010803f 	.word	0xf010803f

08001dc4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b086      	sub	sp, #24
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	60f8      	str	r0, [r7, #12]
 8001dcc:	60b9      	str	r1, [r7, #8]
 8001dce:	607a      	str	r2, [r7, #4]
 8001dd0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dda:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001de2:	2b01      	cmp	r3, #1
 8001de4:	d101      	bne.n	8001dea <HAL_DMA_Start_IT+0x26>
 8001de6:	2302      	movs	r3, #2
 8001de8:	e048      	b.n	8001e7c <HAL_DMA_Start_IT+0xb8>
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	2201      	movs	r2, #1
 8001dee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d137      	bne.n	8001e6e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	2202      	movs	r2, #2
 8001e02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	68b9      	ldr	r1, [r7, #8]
 8001e12:	68f8      	ldr	r0, [r7, #12]
 8001e14:	f000 f9c0 	bl	8002198 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e1c:	223f      	movs	r2, #63	; 0x3f
 8001e1e:	409a      	lsls	r2, r3
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	68fa      	ldr	r2, [r7, #12]
 8001e2a:	6812      	ldr	r2, [r2, #0]
 8001e2c:	6812      	ldr	r2, [r2, #0]
 8001e2e:	f042 0216 	orr.w	r2, r2, #22
 8001e32:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	68fa      	ldr	r2, [r7, #12]
 8001e3a:	6812      	ldr	r2, [r2, #0]
 8001e3c:	6952      	ldr	r2, [r2, #20]
 8001e3e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001e42:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d007      	beq.n	8001e5c <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	68fa      	ldr	r2, [r7, #12]
 8001e52:	6812      	ldr	r2, [r2, #0]
 8001e54:	6812      	ldr	r2, [r2, #0]
 8001e56:	f042 0208 	orr.w	r2, r2, #8
 8001e5a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	68fa      	ldr	r2, [r7, #12]
 8001e62:	6812      	ldr	r2, [r2, #0]
 8001e64:	6812      	ldr	r2, [r2, #0]
 8001e66:	f042 0201 	orr.w	r2, r2, #1
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	e005      	b.n	8001e7a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	2200      	movs	r2, #0
 8001e72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001e76:	2302      	movs	r3, #2
 8001e78:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001e7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3718      	adds	r7, #24
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b086      	sub	sp, #24
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001e90:	4b92      	ldr	r3, [pc, #584]	; (80020dc <HAL_DMA_IRQHandler+0x258>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a92      	ldr	r2, [pc, #584]	; (80020e0 <HAL_DMA_IRQHandler+0x25c>)
 8001e96:	fba2 2303 	umull	r2, r3, r2, r3
 8001e9a:	0a9b      	lsrs	r3, r3, #10
 8001e9c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ea2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eae:	2208      	movs	r2, #8
 8001eb0:	409a      	lsls	r2, r3
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d01a      	beq.n	8001ef0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f003 0304 	and.w	r3, r3, #4
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d013      	beq.n	8001ef0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	687a      	ldr	r2, [r7, #4]
 8001ece:	6812      	ldr	r2, [r2, #0]
 8001ed0:	6812      	ldr	r2, [r2, #0]
 8001ed2:	f022 0204 	bic.w	r2, r2, #4
 8001ed6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001edc:	2208      	movs	r2, #8
 8001ede:	409a      	lsls	r2, r3
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ee8:	f043 0201 	orr.w	r2, r3, #1
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	409a      	lsls	r2, r3
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	4013      	ands	r3, r2
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d012      	beq.n	8001f26 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	695b      	ldr	r3, [r3, #20]
 8001f06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d00b      	beq.n	8001f26 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f12:	2201      	movs	r2, #1
 8001f14:	409a      	lsls	r2, r3
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f1e:	f043 0202 	orr.w	r2, r3, #2
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f2a:	2204      	movs	r2, #4
 8001f2c:	409a      	lsls	r2, r3
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	4013      	ands	r3, r2
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d012      	beq.n	8001f5c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 0302 	and.w	r3, r3, #2
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d00b      	beq.n	8001f5c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f48:	2204      	movs	r2, #4
 8001f4a:	409a      	lsls	r2, r3
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f54:	f043 0204 	orr.w	r2, r3, #4
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f60:	2210      	movs	r2, #16
 8001f62:	409a      	lsls	r2, r3
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	4013      	ands	r3, r2
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d043      	beq.n	8001ff4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 0308 	and.w	r3, r3, #8
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d03c      	beq.n	8001ff4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f7e:	2210      	movs	r2, #16
 8001f80:	409a      	lsls	r2, r3
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d018      	beq.n	8001fc6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d108      	bne.n	8001fb4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d024      	beq.n	8001ff4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	4798      	blx	r3
 8001fb2:	e01f      	b.n	8001ff4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d01b      	beq.n	8001ff4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	4798      	blx	r3
 8001fc4:	e016      	b.n	8001ff4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d107      	bne.n	8001fe4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	687a      	ldr	r2, [r7, #4]
 8001fda:	6812      	ldr	r2, [r2, #0]
 8001fdc:	6812      	ldr	r2, [r2, #0]
 8001fde:	f022 0208 	bic.w	r2, r2, #8
 8001fe2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d003      	beq.n	8001ff4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff0:	6878      	ldr	r0, [r7, #4]
 8001ff2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ff8:	2220      	movs	r2, #32
 8001ffa:	409a      	lsls	r2, r3
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	4013      	ands	r3, r2
 8002000:	2b00      	cmp	r3, #0
 8002002:	f000 808e 	beq.w	8002122 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f003 0310 	and.w	r3, r3, #16
 8002010:	2b00      	cmp	r3, #0
 8002012:	f000 8086 	beq.w	8002122 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800201a:	2220      	movs	r2, #32
 800201c:	409a      	lsls	r2, r3
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002028:	b2db      	uxtb	r3, r3
 800202a:	2b05      	cmp	r3, #5
 800202c:	d136      	bne.n	800209c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	687a      	ldr	r2, [r7, #4]
 8002034:	6812      	ldr	r2, [r2, #0]
 8002036:	6812      	ldr	r2, [r2, #0]
 8002038:	f022 0216 	bic.w	r2, r2, #22
 800203c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	687a      	ldr	r2, [r7, #4]
 8002044:	6812      	ldr	r2, [r2, #0]
 8002046:	6952      	ldr	r2, [r2, #20]
 8002048:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800204c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002052:	2b00      	cmp	r3, #0
 8002054:	d103      	bne.n	800205e <HAL_DMA_IRQHandler+0x1da>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800205a:	2b00      	cmp	r3, #0
 800205c:	d007      	beq.n	800206e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	687a      	ldr	r2, [r7, #4]
 8002064:	6812      	ldr	r2, [r2, #0]
 8002066:	6812      	ldr	r2, [r2, #0]
 8002068:	f022 0208 	bic.w	r2, r2, #8
 800206c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002072:	223f      	movs	r2, #63	; 0x3f
 8002074:	409a      	lsls	r2, r3
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2200      	movs	r2, #0
 800207e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2201      	movs	r2, #1
 8002086:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800208e:	2b00      	cmp	r3, #0
 8002090:	d07d      	beq.n	800218e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	4798      	blx	r3
        }
        return;
 800209a:	e078      	b.n	800218e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d01c      	beq.n	80020e4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d108      	bne.n	80020ca <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d030      	beq.n	8002122 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020c4:	6878      	ldr	r0, [r7, #4]
 80020c6:	4798      	blx	r3
 80020c8:	e02b      	b.n	8002122 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d027      	beq.n	8002122 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	4798      	blx	r3
 80020da:	e022      	b.n	8002122 <HAL_DMA_IRQHandler+0x29e>
 80020dc:	20000008 	.word	0x20000008
 80020e0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d10f      	bne.n	8002112 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	687a      	ldr	r2, [r7, #4]
 80020f8:	6812      	ldr	r2, [r2, #0]
 80020fa:	6812      	ldr	r2, [r2, #0]
 80020fc:	f022 0210 	bic.w	r2, r2, #16
 8002100:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2200      	movs	r2, #0
 8002106:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2201      	movs	r2, #1
 800210e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002116:	2b00      	cmp	r3, #0
 8002118:	d003      	beq.n	8002122 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002126:	2b00      	cmp	r3, #0
 8002128:	d032      	beq.n	8002190 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800212e:	f003 0301 	and.w	r3, r3, #1
 8002132:	2b00      	cmp	r3, #0
 8002134:	d022      	beq.n	800217c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2205      	movs	r2, #5
 800213a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	687a      	ldr	r2, [r7, #4]
 8002144:	6812      	ldr	r2, [r2, #0]
 8002146:	6812      	ldr	r2, [r2, #0]
 8002148:	f022 0201 	bic.w	r2, r2, #1
 800214c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	3301      	adds	r3, #1
 8002152:	60bb      	str	r3, [r7, #8]
 8002154:	697a      	ldr	r2, [r7, #20]
 8002156:	4293      	cmp	r3, r2
 8002158:	d807      	bhi.n	800216a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0301 	and.w	r3, r3, #1
 8002164:	2b00      	cmp	r3, #0
 8002166:	d1f2      	bne.n	800214e <HAL_DMA_IRQHandler+0x2ca>
 8002168:	e000      	b.n	800216c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800216a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2200      	movs	r2, #0
 8002170:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2201      	movs	r2, #1
 8002178:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002180:	2b00      	cmp	r3, #0
 8002182:	d005      	beq.n	8002190 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	4798      	blx	r3
 800218c:	e000      	b.n	8002190 <HAL_DMA_IRQHandler+0x30c>
        return;
 800218e:	bf00      	nop
    }
  }
}
 8002190:	3718      	adds	r7, #24
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop

08002198 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002198:	b480      	push	{r7}
 800219a:	b085      	sub	sp, #20
 800219c:	af00      	add	r7, sp, #0
 800219e:	60f8      	str	r0, [r7, #12]
 80021a0:	60b9      	str	r1, [r7, #8]
 80021a2:	607a      	str	r2, [r7, #4]
 80021a4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	68fa      	ldr	r2, [r7, #12]
 80021ac:	6812      	ldr	r2, [r2, #0]
 80021ae:	6812      	ldr	r2, [r2, #0]
 80021b0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80021b4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	683a      	ldr	r2, [r7, #0]
 80021bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	2b40      	cmp	r3, #64	; 0x40
 80021c4:	d108      	bne.n	80021d8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	687a      	ldr	r2, [r7, #4]
 80021cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	68ba      	ldr	r2, [r7, #8]
 80021d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80021d6:	e007      	b.n	80021e8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	68ba      	ldr	r2, [r7, #8]
 80021de:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	60da      	str	r2, [r3, #12]
}
 80021e8:	bf00      	nop
 80021ea:	3714      	adds	r7, #20
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr

080021f4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b085      	sub	sp, #20
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	b2db      	uxtb	r3, r3
 8002202:	3b10      	subs	r3, #16
 8002204:	4a14      	ldr	r2, [pc, #80]	; (8002258 <DMA_CalcBaseAndBitshift+0x64>)
 8002206:	fba2 2303 	umull	r2, r3, r2, r3
 800220a:	091b      	lsrs	r3, r3, #4
 800220c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800220e:	4a13      	ldr	r2, [pc, #76]	; (800225c <DMA_CalcBaseAndBitshift+0x68>)
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	4413      	add	r3, r2
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	461a      	mov	r2, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2b03      	cmp	r3, #3
 8002220:	d909      	bls.n	8002236 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800222a:	f023 0303 	bic.w	r3, r3, #3
 800222e:	1d1a      	adds	r2, r3, #4
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	659a      	str	r2, [r3, #88]	; 0x58
 8002234:	e007      	b.n	8002246 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800223e:	f023 0303 	bic.w	r3, r3, #3
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800224a:	4618      	mov	r0, r3
 800224c:	3714      	adds	r7, #20
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	aaaaaaab 	.word	0xaaaaaaab
 800225c:	0800b110 	.word	0x0800b110

08002260 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002260:	b480      	push	{r7}
 8002262:	b085      	sub	sp, #20
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002268:	2300      	movs	r3, #0
 800226a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002270:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	699b      	ldr	r3, [r3, #24]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d11f      	bne.n	80022ba <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	2b03      	cmp	r3, #3
 800227e:	d855      	bhi.n	800232c <DMA_CheckFifoParam+0xcc>
 8002280:	a201      	add	r2, pc, #4	; (adr r2, 8002288 <DMA_CheckFifoParam+0x28>)
 8002282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002286:	bf00      	nop
 8002288:	08002299 	.word	0x08002299
 800228c:	080022ab 	.word	0x080022ab
 8002290:	08002299 	.word	0x08002299
 8002294:	0800232d 	.word	0x0800232d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800229c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d045      	beq.n	8002330 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022a8:	e042      	b.n	8002330 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ae:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80022b2:	d13f      	bne.n	8002334 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022b8:	e03c      	b.n	8002334 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	699b      	ldr	r3, [r3, #24]
 80022be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022c2:	d121      	bne.n	8002308 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	2b03      	cmp	r3, #3
 80022c8:	d836      	bhi.n	8002338 <DMA_CheckFifoParam+0xd8>
 80022ca:	a201      	add	r2, pc, #4	; (adr r2, 80022d0 <DMA_CheckFifoParam+0x70>)
 80022cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022d0:	080022e1 	.word	0x080022e1
 80022d4:	080022e7 	.word	0x080022e7
 80022d8:	080022e1 	.word	0x080022e1
 80022dc:	080022f9 	.word	0x080022f9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	73fb      	strb	r3, [r7, #15]
      break;
 80022e4:	e02f      	b.n	8002346 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d024      	beq.n	800233c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022f6:	e021      	b.n	800233c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022fc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002300:	d11e      	bne.n	8002340 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002306:	e01b      	b.n	8002340 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	2b02      	cmp	r3, #2
 800230c:	d902      	bls.n	8002314 <DMA_CheckFifoParam+0xb4>
 800230e:	2b03      	cmp	r3, #3
 8002310:	d003      	beq.n	800231a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002312:	e018      	b.n	8002346 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	73fb      	strb	r3, [r7, #15]
      break;
 8002318:	e015      	b.n	8002346 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800231e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002322:	2b00      	cmp	r3, #0
 8002324:	d00e      	beq.n	8002344 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	73fb      	strb	r3, [r7, #15]
      break;
 800232a:	e00b      	b.n	8002344 <DMA_CheckFifoParam+0xe4>
      break;
 800232c:	bf00      	nop
 800232e:	e00a      	b.n	8002346 <DMA_CheckFifoParam+0xe6>
      break;
 8002330:	bf00      	nop
 8002332:	e008      	b.n	8002346 <DMA_CheckFifoParam+0xe6>
      break;
 8002334:	bf00      	nop
 8002336:	e006      	b.n	8002346 <DMA_CheckFifoParam+0xe6>
      break;
 8002338:	bf00      	nop
 800233a:	e004      	b.n	8002346 <DMA_CheckFifoParam+0xe6>
      break;
 800233c:	bf00      	nop
 800233e:	e002      	b.n	8002346 <DMA_CheckFifoParam+0xe6>
      break;   
 8002340:	bf00      	nop
 8002342:	e000      	b.n	8002346 <DMA_CheckFifoParam+0xe6>
      break;
 8002344:	bf00      	nop
    }
  } 
  
  return status; 
 8002346:	7bfb      	ldrb	r3, [r7, #15]
}
 8002348:	4618      	mov	r0, r3
 800234a:	3714      	adds	r7, #20
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002354:	b480      	push	{r7}
 8002356:	b089      	sub	sp, #36	; 0x24
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
 800235c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800235e:	2300      	movs	r3, #0
 8002360:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002362:	2300      	movs	r3, #0
 8002364:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002366:	2300      	movs	r3, #0
 8002368:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800236a:	2300      	movs	r3, #0
 800236c:	61fb      	str	r3, [r7, #28]
 800236e:	e165      	b.n	800263c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002370:	2201      	movs	r2, #1
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	fa02 f303 	lsl.w	r3, r2, r3
 8002378:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	4013      	ands	r3, r2
 8002382:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002384:	693a      	ldr	r2, [r7, #16]
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	429a      	cmp	r2, r3
 800238a:	f040 8154 	bne.w	8002636 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	2b02      	cmp	r3, #2
 8002394:	d003      	beq.n	800239e <HAL_GPIO_Init+0x4a>
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	2b12      	cmp	r3, #18
 800239c:	d123      	bne.n	80023e6 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800239e:	69fb      	ldr	r3, [r7, #28]
 80023a0:	08da      	lsrs	r2, r3, #3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	3208      	adds	r2, #8
 80023a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	f003 0307 	and.w	r3, r3, #7
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	220f      	movs	r2, #15
 80023b6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ba:	43db      	mvns	r3, r3
 80023bc:	69ba      	ldr	r2, [r7, #24]
 80023be:	4013      	ands	r3, r2
 80023c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	691a      	ldr	r2, [r3, #16]
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	f003 0307 	and.w	r3, r3, #7
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	fa02 f303 	lsl.w	r3, r2, r3
 80023d2:	69ba      	ldr	r2, [r7, #24]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	08da      	lsrs	r2, r3, #3
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	3208      	adds	r2, #8
 80023e0:	69b9      	ldr	r1, [r7, #24]
 80023e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	2203      	movs	r2, #3
 80023f2:	fa02 f303 	lsl.w	r3, r2, r3
 80023f6:	43db      	mvns	r3, r3
 80023f8:	69ba      	ldr	r2, [r7, #24]
 80023fa:	4013      	ands	r3, r2
 80023fc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	f003 0203 	and.w	r2, r3, #3
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	005b      	lsls	r3, r3, #1
 800240a:	fa02 f303 	lsl.w	r3, r2, r3
 800240e:	69ba      	ldr	r2, [r7, #24]
 8002410:	4313      	orrs	r3, r2
 8002412:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	69ba      	ldr	r2, [r7, #24]
 8002418:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	2b01      	cmp	r3, #1
 8002420:	d00b      	beq.n	800243a <HAL_GPIO_Init+0xe6>
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	2b02      	cmp	r3, #2
 8002428:	d007      	beq.n	800243a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800242e:	2b11      	cmp	r3, #17
 8002430:	d003      	beq.n	800243a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	2b12      	cmp	r3, #18
 8002438:	d130      	bne.n	800249c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	005b      	lsls	r3, r3, #1
 8002444:	2203      	movs	r2, #3
 8002446:	fa02 f303 	lsl.w	r3, r2, r3
 800244a:	43db      	mvns	r3, r3
 800244c:	69ba      	ldr	r2, [r7, #24]
 800244e:	4013      	ands	r3, r2
 8002450:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	68da      	ldr	r2, [r3, #12]
 8002456:	69fb      	ldr	r3, [r7, #28]
 8002458:	005b      	lsls	r3, r3, #1
 800245a:	fa02 f303 	lsl.w	r3, r2, r3
 800245e:	69ba      	ldr	r2, [r7, #24]
 8002460:	4313      	orrs	r3, r2
 8002462:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	69ba      	ldr	r2, [r7, #24]
 8002468:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002470:	2201      	movs	r2, #1
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	fa02 f303 	lsl.w	r3, r2, r3
 8002478:	43db      	mvns	r3, r3
 800247a:	69ba      	ldr	r2, [r7, #24]
 800247c:	4013      	ands	r3, r2
 800247e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	091b      	lsrs	r3, r3, #4
 8002486:	f003 0201 	and.w	r2, r3, #1
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	fa02 f303 	lsl.w	r3, r2, r3
 8002490:	69ba      	ldr	r2, [r7, #24]
 8002492:	4313      	orrs	r3, r2
 8002494:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	69ba      	ldr	r2, [r7, #24]
 800249a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	005b      	lsls	r3, r3, #1
 80024a6:	2203      	movs	r2, #3
 80024a8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ac:	43db      	mvns	r3, r3
 80024ae:	69ba      	ldr	r2, [r7, #24]
 80024b0:	4013      	ands	r3, r2
 80024b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	689a      	ldr	r2, [r3, #8]
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	005b      	lsls	r3, r3, #1
 80024bc:	fa02 f303 	lsl.w	r3, r2, r3
 80024c0:	69ba      	ldr	r2, [r7, #24]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	69ba      	ldr	r2, [r7, #24]
 80024ca:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	f000 80ae 	beq.w	8002636 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024da:	2300      	movs	r3, #0
 80024dc:	60fb      	str	r3, [r7, #12]
 80024de:	4a5c      	ldr	r2, [pc, #368]	; (8002650 <HAL_GPIO_Init+0x2fc>)
 80024e0:	4b5b      	ldr	r3, [pc, #364]	; (8002650 <HAL_GPIO_Init+0x2fc>)
 80024e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024e8:	6453      	str	r3, [r2, #68]	; 0x44
 80024ea:	4b59      	ldr	r3, [pc, #356]	; (8002650 <HAL_GPIO_Init+0x2fc>)
 80024ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024f2:	60fb      	str	r3, [r7, #12]
 80024f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80024f6:	4a57      	ldr	r2, [pc, #348]	; (8002654 <HAL_GPIO_Init+0x300>)
 80024f8:	69fb      	ldr	r3, [r7, #28]
 80024fa:	089b      	lsrs	r3, r3, #2
 80024fc:	3302      	adds	r3, #2
 80024fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002502:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002504:	69fb      	ldr	r3, [r7, #28]
 8002506:	f003 0303 	and.w	r3, r3, #3
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	220f      	movs	r2, #15
 800250e:	fa02 f303 	lsl.w	r3, r2, r3
 8002512:	43db      	mvns	r3, r3
 8002514:	69ba      	ldr	r2, [r7, #24]
 8002516:	4013      	ands	r3, r2
 8002518:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a4e      	ldr	r2, [pc, #312]	; (8002658 <HAL_GPIO_Init+0x304>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d025      	beq.n	800256e <HAL_GPIO_Init+0x21a>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4a4d      	ldr	r2, [pc, #308]	; (800265c <HAL_GPIO_Init+0x308>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d01f      	beq.n	800256a <HAL_GPIO_Init+0x216>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a4c      	ldr	r2, [pc, #304]	; (8002660 <HAL_GPIO_Init+0x30c>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d019      	beq.n	8002566 <HAL_GPIO_Init+0x212>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a4b      	ldr	r2, [pc, #300]	; (8002664 <HAL_GPIO_Init+0x310>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d013      	beq.n	8002562 <HAL_GPIO_Init+0x20e>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4a4a      	ldr	r2, [pc, #296]	; (8002668 <HAL_GPIO_Init+0x314>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d00d      	beq.n	800255e <HAL_GPIO_Init+0x20a>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	4a49      	ldr	r2, [pc, #292]	; (800266c <HAL_GPIO_Init+0x318>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d007      	beq.n	800255a <HAL_GPIO_Init+0x206>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4a48      	ldr	r2, [pc, #288]	; (8002670 <HAL_GPIO_Init+0x31c>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d101      	bne.n	8002556 <HAL_GPIO_Init+0x202>
 8002552:	2306      	movs	r3, #6
 8002554:	e00c      	b.n	8002570 <HAL_GPIO_Init+0x21c>
 8002556:	2307      	movs	r3, #7
 8002558:	e00a      	b.n	8002570 <HAL_GPIO_Init+0x21c>
 800255a:	2305      	movs	r3, #5
 800255c:	e008      	b.n	8002570 <HAL_GPIO_Init+0x21c>
 800255e:	2304      	movs	r3, #4
 8002560:	e006      	b.n	8002570 <HAL_GPIO_Init+0x21c>
 8002562:	2303      	movs	r3, #3
 8002564:	e004      	b.n	8002570 <HAL_GPIO_Init+0x21c>
 8002566:	2302      	movs	r3, #2
 8002568:	e002      	b.n	8002570 <HAL_GPIO_Init+0x21c>
 800256a:	2301      	movs	r3, #1
 800256c:	e000      	b.n	8002570 <HAL_GPIO_Init+0x21c>
 800256e:	2300      	movs	r3, #0
 8002570:	69fa      	ldr	r2, [r7, #28]
 8002572:	f002 0203 	and.w	r2, r2, #3
 8002576:	0092      	lsls	r2, r2, #2
 8002578:	4093      	lsls	r3, r2
 800257a:	69ba      	ldr	r2, [r7, #24]
 800257c:	4313      	orrs	r3, r2
 800257e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002580:	4934      	ldr	r1, [pc, #208]	; (8002654 <HAL_GPIO_Init+0x300>)
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	089b      	lsrs	r3, r3, #2
 8002586:	3302      	adds	r3, #2
 8002588:	69ba      	ldr	r2, [r7, #24]
 800258a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800258e:	4b39      	ldr	r3, [pc, #228]	; (8002674 <HAL_GPIO_Init+0x320>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	43db      	mvns	r3, r3
 8002598:	69ba      	ldr	r2, [r7, #24]
 800259a:	4013      	ands	r3, r2
 800259c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d003      	beq.n	80025b2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80025aa:	69ba      	ldr	r2, [r7, #24]
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	4313      	orrs	r3, r2
 80025b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80025b2:	4a30      	ldr	r2, [pc, #192]	; (8002674 <HAL_GPIO_Init+0x320>)
 80025b4:	69bb      	ldr	r3, [r7, #24]
 80025b6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80025b8:	4b2e      	ldr	r3, [pc, #184]	; (8002674 <HAL_GPIO_Init+0x320>)
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	43db      	mvns	r3, r3
 80025c2:	69ba      	ldr	r2, [r7, #24]
 80025c4:	4013      	ands	r3, r2
 80025c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d003      	beq.n	80025dc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80025d4:	69ba      	ldr	r2, [r7, #24]
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	4313      	orrs	r3, r2
 80025da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80025dc:	4a25      	ldr	r2, [pc, #148]	; (8002674 <HAL_GPIO_Init+0x320>)
 80025de:	69bb      	ldr	r3, [r7, #24]
 80025e0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025e2:	4b24      	ldr	r3, [pc, #144]	; (8002674 <HAL_GPIO_Init+0x320>)
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	43db      	mvns	r3, r3
 80025ec:	69ba      	ldr	r2, [r7, #24]
 80025ee:	4013      	ands	r3, r2
 80025f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d003      	beq.n	8002606 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80025fe:	69ba      	ldr	r2, [r7, #24]
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	4313      	orrs	r3, r2
 8002604:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002606:	4a1b      	ldr	r2, [pc, #108]	; (8002674 <HAL_GPIO_Init+0x320>)
 8002608:	69bb      	ldr	r3, [r7, #24]
 800260a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800260c:	4b19      	ldr	r3, [pc, #100]	; (8002674 <HAL_GPIO_Init+0x320>)
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	43db      	mvns	r3, r3
 8002616:	69ba      	ldr	r2, [r7, #24]
 8002618:	4013      	ands	r3, r2
 800261a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002624:	2b00      	cmp	r3, #0
 8002626:	d003      	beq.n	8002630 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002628:	69ba      	ldr	r2, [r7, #24]
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	4313      	orrs	r3, r2
 800262e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002630:	4a10      	ldr	r2, [pc, #64]	; (8002674 <HAL_GPIO_Init+0x320>)
 8002632:	69bb      	ldr	r3, [r7, #24]
 8002634:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	3301      	adds	r3, #1
 800263a:	61fb      	str	r3, [r7, #28]
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	2b0f      	cmp	r3, #15
 8002640:	f67f ae96 	bls.w	8002370 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002644:	bf00      	nop
 8002646:	3724      	adds	r7, #36	; 0x24
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr
 8002650:	40023800 	.word	0x40023800
 8002654:	40013800 	.word	0x40013800
 8002658:	40020000 	.word	0x40020000
 800265c:	40020400 	.word	0x40020400
 8002660:	40020800 	.word	0x40020800
 8002664:	40020c00 	.word	0x40020c00
 8002668:	40021000 	.word	0x40021000
 800266c:	40021400 	.word	0x40021400
 8002670:	40021800 	.word	0x40021800
 8002674:	40013c00 	.word	0x40013c00

08002678 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
 8002680:	460b      	mov	r3, r1
 8002682:	807b      	strh	r3, [r7, #2]
 8002684:	4613      	mov	r3, r2
 8002686:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002688:	787b      	ldrb	r3, [r7, #1]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d003      	beq.n	8002696 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800268e:	887a      	ldrh	r2, [r7, #2]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002694:	e003      	b.n	800269e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002696:	887b      	ldrh	r3, [r7, #2]
 8002698:	041a      	lsls	r2, r3, #16
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	619a      	str	r2, [r3, #24]
}
 800269e:	bf00      	nop
 80026a0:	370c      	adds	r7, #12
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr
	...

080026ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	4603      	mov	r3, r0
 80026b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80026b6:	4b08      	ldr	r3, [pc, #32]	; (80026d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026b8:	695a      	ldr	r2, [r3, #20]
 80026ba:	88fb      	ldrh	r3, [r7, #6]
 80026bc:	4013      	ands	r3, r2
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d006      	beq.n	80026d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80026c2:	4a05      	ldr	r2, [pc, #20]	; (80026d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026c4:	88fb      	ldrh	r3, [r7, #6]
 80026c6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80026c8:	88fb      	ldrh	r3, [r7, #6]
 80026ca:	4618      	mov	r0, r3
 80026cc:	f000 f806 	bl	80026dc <HAL_GPIO_EXTI_Callback>
  }
}
 80026d0:	bf00      	nop
 80026d2:	3708      	adds	r7, #8
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	40013c00 	.word	0x40013c00

080026dc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80026dc:	b480      	push	{r7}
 80026de:	b083      	sub	sp, #12
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	4603      	mov	r3, r0
 80026e4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80026e6:	bf00      	nop
 80026e8:	370c      	adds	r7, #12
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
	...

080026f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80026f4:	b590      	push	{r4, r7, lr}
 80026f6:	b085      	sub	sp, #20
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d101      	bne.n	8002706 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e10f      	b.n	8002926 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800270c:	b2db      	uxtb	r3, r3
 800270e:	2b00      	cmp	r3, #0
 8002710:	d106      	bne.n	8002720 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2200      	movs	r2, #0
 8002716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f007 ffa4 	bl	800a668 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2224      	movs	r2, #36	; 0x24
 8002724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	6812      	ldr	r2, [r2, #0]
 8002730:	6812      	ldr	r2, [r2, #0]
 8002732:	f022 0201 	bic.w	r2, r2, #1
 8002736:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002738:	f000 fdfa 	bl	8003330 <HAL_RCC_GetPCLK1Freq>
 800273c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	4a7b      	ldr	r2, [pc, #492]	; (8002930 <HAL_I2C_Init+0x23c>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d807      	bhi.n	8002758 <HAL_I2C_Init+0x64>
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	4a7a      	ldr	r2, [pc, #488]	; (8002934 <HAL_I2C_Init+0x240>)
 800274c:	4293      	cmp	r3, r2
 800274e:	bf94      	ite	ls
 8002750:	2301      	movls	r3, #1
 8002752:	2300      	movhi	r3, #0
 8002754:	b2db      	uxtb	r3, r3
 8002756:	e006      	b.n	8002766 <HAL_I2C_Init+0x72>
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	4a77      	ldr	r2, [pc, #476]	; (8002938 <HAL_I2C_Init+0x244>)
 800275c:	4293      	cmp	r3, r2
 800275e:	bf94      	ite	ls
 8002760:	2301      	movls	r3, #1
 8002762:	2300      	movhi	r3, #0
 8002764:	b2db      	uxtb	r3, r3
 8002766:	2b00      	cmp	r3, #0
 8002768:	d001      	beq.n	800276e <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e0db      	b.n	8002926 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	4a72      	ldr	r2, [pc, #456]	; (800293c <HAL_I2C_Init+0x248>)
 8002772:	fba2 2303 	umull	r2, r3, r2, r3
 8002776:	0c9b      	lsrs	r3, r3, #18
 8002778:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	6812      	ldr	r2, [r2, #0]
 8002782:	6852      	ldr	r2, [r2, #4]
 8002784:	f022 013f 	bic.w	r1, r2, #63	; 0x3f
 8002788:	68ba      	ldr	r2, [r7, #8]
 800278a:	430a      	orrs	r2, r1
 800278c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	6a1b      	ldr	r3, [r3, #32]
 8002798:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	4863      	ldr	r0, [pc, #396]	; (8002930 <HAL_I2C_Init+0x23c>)
 80027a2:	4283      	cmp	r3, r0
 80027a4:	d802      	bhi.n	80027ac <HAL_I2C_Init+0xb8>
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	3301      	adds	r3, #1
 80027aa:	e009      	b.n	80027c0 <HAL_I2C_Init+0xcc>
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80027b2:	fb00 f303 	mul.w	r3, r0, r3
 80027b6:	4862      	ldr	r0, [pc, #392]	; (8002940 <HAL_I2C_Init+0x24c>)
 80027b8:	fba0 0303 	umull	r0, r3, r0, r3
 80027bc:	099b      	lsrs	r3, r3, #6
 80027be:	3301      	adds	r3, #1
 80027c0:	430b      	orrs	r3, r1
 80027c2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6818      	ldr	r0, [r3, #0]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	69db      	ldr	r3, [r3, #28]
 80027ce:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80027d2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	4955      	ldr	r1, [pc, #340]	; (8002930 <HAL_I2C_Init+0x23c>)
 80027dc:	428b      	cmp	r3, r1
 80027de:	d80d      	bhi.n	80027fc <HAL_I2C_Init+0x108>
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	1e59      	subs	r1, r3, #1
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	005b      	lsls	r3, r3, #1
 80027ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80027ee:	3301      	adds	r3, #1
 80027f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027f4:	2b04      	cmp	r3, #4
 80027f6:	bf38      	it	cc
 80027f8:	2304      	movcc	r3, #4
 80027fa:	e04f      	b.n	800289c <HAL_I2C_Init+0x1a8>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d111      	bne.n	8002828 <HAL_I2C_Init+0x134>
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	1e5c      	subs	r4, r3, #1
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6859      	ldr	r1, [r3, #4]
 800280c:	460b      	mov	r3, r1
 800280e:	005b      	lsls	r3, r3, #1
 8002810:	440b      	add	r3, r1
 8002812:	fbb4 f3f3 	udiv	r3, r4, r3
 8002816:	3301      	adds	r3, #1
 8002818:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800281c:	2b00      	cmp	r3, #0
 800281e:	bf0c      	ite	eq
 8002820:	2301      	moveq	r3, #1
 8002822:	2300      	movne	r3, #0
 8002824:	b2db      	uxtb	r3, r3
 8002826:	e012      	b.n	800284e <HAL_I2C_Init+0x15a>
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	1e5c      	subs	r4, r3, #1
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6859      	ldr	r1, [r3, #4]
 8002830:	460b      	mov	r3, r1
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	440b      	add	r3, r1
 8002836:	0099      	lsls	r1, r3, #2
 8002838:	440b      	add	r3, r1
 800283a:	fbb4 f3f3 	udiv	r3, r4, r3
 800283e:	3301      	adds	r3, #1
 8002840:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002844:	2b00      	cmp	r3, #0
 8002846:	bf0c      	ite	eq
 8002848:	2301      	moveq	r3, #1
 800284a:	2300      	movne	r3, #0
 800284c:	b2db      	uxtb	r3, r3
 800284e:	2b00      	cmp	r3, #0
 8002850:	d001      	beq.n	8002856 <HAL_I2C_Init+0x162>
 8002852:	2301      	movs	r3, #1
 8002854:	e022      	b.n	800289c <HAL_I2C_Init+0x1a8>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d10e      	bne.n	800287c <HAL_I2C_Init+0x188>
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	1e5c      	subs	r4, r3, #1
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6859      	ldr	r1, [r3, #4]
 8002866:	460b      	mov	r3, r1
 8002868:	005b      	lsls	r3, r3, #1
 800286a:	440b      	add	r3, r1
 800286c:	fbb4 f3f3 	udiv	r3, r4, r3
 8002870:	3301      	adds	r3, #1
 8002872:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002876:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800287a:	e00f      	b.n	800289c <HAL_I2C_Init+0x1a8>
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	1e5c      	subs	r4, r3, #1
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6859      	ldr	r1, [r3, #4]
 8002884:	460b      	mov	r3, r1
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	440b      	add	r3, r1
 800288a:	0099      	lsls	r1, r3, #2
 800288c:	440b      	add	r3, r1
 800288e:	fbb4 f3f3 	udiv	r3, r4, r3
 8002892:	3301      	adds	r3, #1
 8002894:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002898:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800289c:	4313      	orrs	r3, r2
 800289e:	61c3      	str	r3, [r0, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	687a      	ldr	r2, [r7, #4]
 80028a6:	6812      	ldr	r2, [r2, #0]
 80028a8:	6812      	ldr	r2, [r2, #0]
 80028aa:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	69d0      	ldr	r0, [r2, #28]
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	6a12      	ldr	r2, [r2, #32]
 80028b6:	4302      	orrs	r2, r0
 80028b8:	430a      	orrs	r2, r1
 80028ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80028ca:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80028ce:	6879      	ldr	r1, [r7, #4]
 80028d0:	6908      	ldr	r0, [r1, #16]
 80028d2:	6879      	ldr	r1, [r7, #4]
 80028d4:	68c9      	ldr	r1, [r1, #12]
 80028d6:	4301      	orrs	r1, r0
 80028d8:	430b      	orrs	r3, r1
 80028da:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	687a      	ldr	r2, [r7, #4]
 80028e2:	6812      	ldr	r2, [r2, #0]
 80028e4:	68d2      	ldr	r2, [r2, #12]
 80028e6:	f022 01ff 	bic.w	r1, r2, #255	; 0xff
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	6950      	ldr	r0, [r2, #20]
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	6992      	ldr	r2, [r2, #24]
 80028f2:	4302      	orrs	r2, r0
 80028f4:	430a      	orrs	r2, r1
 80028f6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	687a      	ldr	r2, [r7, #4]
 80028fe:	6812      	ldr	r2, [r2, #0]
 8002900:	6812      	ldr	r2, [r2, #0]
 8002902:	f042 0201 	orr.w	r2, r2, #1
 8002906:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2200      	movs	r2, #0
 800290c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2220      	movs	r2, #32
 8002912:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2200      	movs	r2, #0
 800291a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002924:	2300      	movs	r3, #0
}
 8002926:	4618      	mov	r0, r3
 8002928:	3714      	adds	r7, #20
 800292a:	46bd      	mov	sp, r7
 800292c:	bd90      	pop	{r4, r7, pc}
 800292e:	bf00      	nop
 8002930:	000186a0 	.word	0x000186a0
 8002934:	001e847f 	.word	0x001e847f
 8002938:	003d08ff 	.word	0x003d08ff
 800293c:	431bde83 	.word	0x431bde83
 8002940:	10624dd3 	.word	0x10624dd3

08002944 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b08c      	sub	sp, #48	; 0x30
 8002948:	af02      	add	r7, sp, #8
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	607a      	str	r2, [r7, #4]
 800294e:	461a      	mov	r2, r3
 8002950:	460b      	mov	r3, r1
 8002952:	817b      	strh	r3, [r7, #10]
 8002954:	4613      	mov	r3, r2
 8002956:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002958:	f7fe fb4c 	bl	8000ff4 <HAL_GetTick>
 800295c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002964:	b2db      	uxtb	r3, r3
 8002966:	2b20      	cmp	r3, #32
 8002968:	f040 820b 	bne.w	8002d82 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800296c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296e:	9300      	str	r3, [sp, #0]
 8002970:	2319      	movs	r3, #25
 8002972:	2201      	movs	r2, #1
 8002974:	497c      	ldr	r1, [pc, #496]	; (8002b68 <HAL_I2C_Master_Receive+0x224>)
 8002976:	68f8      	ldr	r0, [r7, #12]
 8002978:	f000 fac0 	bl	8002efc <I2C_WaitOnFlagUntilTimeout>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d001      	beq.n	8002986 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002982:	2302      	movs	r3, #2
 8002984:	e1fe      	b.n	8002d84 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800298c:	2b01      	cmp	r3, #1
 800298e:	d101      	bne.n	8002994 <HAL_I2C_Master_Receive+0x50>
 8002990:	2302      	movs	r3, #2
 8002992:	e1f7      	b.n	8002d84 <HAL_I2C_Master_Receive+0x440>
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2201      	movs	r2, #1
 8002998:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 0301 	and.w	r3, r3, #1
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d007      	beq.n	80029ba <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	68fa      	ldr	r2, [r7, #12]
 80029b0:	6812      	ldr	r2, [r2, #0]
 80029b2:	6812      	ldr	r2, [r2, #0]
 80029b4:	f042 0201 	orr.w	r2, r2, #1
 80029b8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	68fa      	ldr	r2, [r7, #12]
 80029c0:	6812      	ldr	r2, [r2, #0]
 80029c2:	6812      	ldr	r2, [r2, #0]
 80029c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80029c8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	2222      	movs	r2, #34	; 0x22
 80029ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2210      	movs	r2, #16
 80029d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2200      	movs	r2, #0
 80029de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	893a      	ldrh	r2, [r7, #8]
 80029ea:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029f0:	b29a      	uxth	r2, r3
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	4a5c      	ldr	r2, [pc, #368]	; (8002b6c <HAL_I2C_Master_Receive+0x228>)
 80029fa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80029fc:	8979      	ldrh	r1, [r7, #10]
 80029fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a02:	68f8      	ldr	r0, [r7, #12]
 8002a04:	f000 f9c4 	bl	8002d90 <I2C_MasterRequestRead>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d001      	beq.n	8002a12 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e1b8      	b.n	8002d84 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d113      	bne.n	8002a42 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	623b      	str	r3, [r7, #32]
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	695b      	ldr	r3, [r3, #20]
 8002a24:	623b      	str	r3, [r7, #32]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	699b      	ldr	r3, [r3, #24]
 8002a2c:	623b      	str	r3, [r7, #32]
 8002a2e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	68fa      	ldr	r2, [r7, #12]
 8002a36:	6812      	ldr	r2, [r2, #0]
 8002a38:	6812      	ldr	r2, [r2, #0]
 8002a3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a3e:	601a      	str	r2, [r3, #0]
 8002a40:	e18c      	b.n	8002d5c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d11b      	bne.n	8002a82 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	68fa      	ldr	r2, [r7, #12]
 8002a50:	6812      	ldr	r2, [r2, #0]
 8002a52:	6812      	ldr	r2, [r2, #0]
 8002a54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a58:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	61fb      	str	r3, [r7, #28]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	695b      	ldr	r3, [r3, #20]
 8002a64:	61fb      	str	r3, [r7, #28]
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	699b      	ldr	r3, [r3, #24]
 8002a6c:	61fb      	str	r3, [r7, #28]
 8002a6e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	68fa      	ldr	r2, [r7, #12]
 8002a76:	6812      	ldr	r2, [r2, #0]
 8002a78:	6812      	ldr	r2, [r2, #0]
 8002a7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a7e:	601a      	str	r2, [r3, #0]
 8002a80:	e16c      	b.n	8002d5c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a86:	2b02      	cmp	r3, #2
 8002a88:	d11b      	bne.n	8002ac2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	68fa      	ldr	r2, [r7, #12]
 8002a90:	6812      	ldr	r2, [r2, #0]
 8002a92:	6812      	ldr	r2, [r2, #0]
 8002a94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a98:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	68fa      	ldr	r2, [r7, #12]
 8002aa0:	6812      	ldr	r2, [r2, #0]
 8002aa2:	6812      	ldr	r2, [r2, #0]
 8002aa4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002aa8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002aaa:	2300      	movs	r3, #0
 8002aac:	61bb      	str	r3, [r7, #24]
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	695b      	ldr	r3, [r3, #20]
 8002ab4:	61bb      	str	r3, [r7, #24]
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	699b      	ldr	r3, [r3, #24]
 8002abc:	61bb      	str	r3, [r7, #24]
 8002abe:	69bb      	ldr	r3, [r7, #24]
 8002ac0:	e14c      	b.n	8002d5c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	68fa      	ldr	r2, [r7, #12]
 8002ac8:	6812      	ldr	r2, [r2, #0]
 8002aca:	6812      	ldr	r2, [r2, #0]
 8002acc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002ad0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	617b      	str	r3, [r7, #20]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	695b      	ldr	r3, [r3, #20]
 8002adc:	617b      	str	r3, [r7, #20]
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	699b      	ldr	r3, [r3, #24]
 8002ae4:	617b      	str	r3, [r7, #20]
 8002ae6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002ae8:	e138      	b.n	8002d5c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aee:	2b03      	cmp	r3, #3
 8002af0:	f200 80f1 	bhi.w	8002cd6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	d123      	bne.n	8002b44 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002afc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002afe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002b00:	68f8      	ldr	r0, [r7, #12]
 8002b02:	f000 fad1 	bl	80030a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d001      	beq.n	8002b10 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e139      	b.n	8002d84 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b14:	68fa      	ldr	r2, [r7, #12]
 8002b16:	6812      	ldr	r2, [r2, #0]
 8002b18:	6912      	ldr	r2, [r2, #16]
 8002b1a:	b2d2      	uxtb	r2, r2
 8002b1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b22:	1c5a      	adds	r2, r3, #1
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b2c:	3b01      	subs	r3, #1
 8002b2e:	b29a      	uxth	r2, r3
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b38:	b29b      	uxth	r3, r3
 8002b3a:	3b01      	subs	r3, #1
 8002b3c:	b29a      	uxth	r2, r3
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002b42:	e10b      	b.n	8002d5c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b48:	2b02      	cmp	r3, #2
 8002b4a:	d14e      	bne.n	8002bea <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b4e:	9300      	str	r3, [sp, #0]
 8002b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b52:	2200      	movs	r2, #0
 8002b54:	4906      	ldr	r1, [pc, #24]	; (8002b70 <HAL_I2C_Master_Receive+0x22c>)
 8002b56:	68f8      	ldr	r0, [r7, #12]
 8002b58:	f000 f9d0 	bl	8002efc <I2C_WaitOnFlagUntilTimeout>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d008      	beq.n	8002b74 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e10e      	b.n	8002d84 <HAL_I2C_Master_Receive+0x440>
 8002b66:	bf00      	nop
 8002b68:	00100002 	.word	0x00100002
 8002b6c:	ffff0000 	.word	0xffff0000
 8002b70:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	68fa      	ldr	r2, [r7, #12]
 8002b7a:	6812      	ldr	r2, [r2, #0]
 8002b7c:	6812      	ldr	r2, [r2, #0]
 8002b7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b82:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b88:	68fa      	ldr	r2, [r7, #12]
 8002b8a:	6812      	ldr	r2, [r2, #0]
 8002b8c:	6912      	ldr	r2, [r2, #16]
 8002b8e:	b2d2      	uxtb	r2, r2
 8002b90:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b96:	1c5a      	adds	r2, r3, #1
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ba0:	3b01      	subs	r3, #1
 8002ba2:	b29a      	uxth	r2, r3
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bac:	b29b      	uxth	r3, r3
 8002bae:	3b01      	subs	r3, #1
 8002bb0:	b29a      	uxth	r2, r3
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bba:	68fa      	ldr	r2, [r7, #12]
 8002bbc:	6812      	ldr	r2, [r2, #0]
 8002bbe:	6912      	ldr	r2, [r2, #16]
 8002bc0:	b2d2      	uxtb	r2, r2
 8002bc2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc8:	1c5a      	adds	r2, r3, #1
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bd2:	3b01      	subs	r3, #1
 8002bd4:	b29a      	uxth	r2, r3
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bde:	b29b      	uxth	r3, r3
 8002be0:	3b01      	subs	r3, #1
 8002be2:	b29a      	uxth	r2, r3
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002be8:	e0b8      	b.n	8002d5c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bec:	9300      	str	r3, [sp, #0]
 8002bee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	4966      	ldr	r1, [pc, #408]	; (8002d8c <HAL_I2C_Master_Receive+0x448>)
 8002bf4:	68f8      	ldr	r0, [r7, #12]
 8002bf6:	f000 f981 	bl	8002efc <I2C_WaitOnFlagUntilTimeout>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d001      	beq.n	8002c04 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e0bf      	b.n	8002d84 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	68fa      	ldr	r2, [r7, #12]
 8002c0a:	6812      	ldr	r2, [r2, #0]
 8002c0c:	6812      	ldr	r2, [r2, #0]
 8002c0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c12:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c18:	68fa      	ldr	r2, [r7, #12]
 8002c1a:	6812      	ldr	r2, [r2, #0]
 8002c1c:	6912      	ldr	r2, [r2, #16]
 8002c1e:	b2d2      	uxtb	r2, r2
 8002c20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c26:	1c5a      	adds	r2, r3, #1
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c30:	3b01      	subs	r3, #1
 8002c32:	b29a      	uxth	r2, r3
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c3c:	b29b      	uxth	r3, r3
 8002c3e:	3b01      	subs	r3, #1
 8002c40:	b29a      	uxth	r2, r3
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c48:	9300      	str	r3, [sp, #0]
 8002c4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	494f      	ldr	r1, [pc, #316]	; (8002d8c <HAL_I2C_Master_Receive+0x448>)
 8002c50:	68f8      	ldr	r0, [r7, #12]
 8002c52:	f000 f953 	bl	8002efc <I2C_WaitOnFlagUntilTimeout>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e091      	b.n	8002d84 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	68fa      	ldr	r2, [r7, #12]
 8002c66:	6812      	ldr	r2, [r2, #0]
 8002c68:	6812      	ldr	r2, [r2, #0]
 8002c6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c6e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c74:	68fa      	ldr	r2, [r7, #12]
 8002c76:	6812      	ldr	r2, [r2, #0]
 8002c78:	6912      	ldr	r2, [r2, #16]
 8002c7a:	b2d2      	uxtb	r2, r2
 8002c7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c82:	1c5a      	adds	r2, r3, #1
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c8c:	3b01      	subs	r3, #1
 8002c8e:	b29a      	uxth	r2, r3
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c98:	b29b      	uxth	r3, r3
 8002c9a:	3b01      	subs	r3, #1
 8002c9c:	b29a      	uxth	r2, r3
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca6:	68fa      	ldr	r2, [r7, #12]
 8002ca8:	6812      	ldr	r2, [r2, #0]
 8002caa:	6912      	ldr	r2, [r2, #16]
 8002cac:	b2d2      	uxtb	r2, r2
 8002cae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cb4:	1c5a      	adds	r2, r3, #1
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cbe:	3b01      	subs	r3, #1
 8002cc0:	b29a      	uxth	r2, r3
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cca:	b29b      	uxth	r3, r3
 8002ccc:	3b01      	subs	r3, #1
 8002cce:	b29a      	uxth	r2, r3
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002cd4:	e042      	b.n	8002d5c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cd8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002cda:	68f8      	ldr	r0, [r7, #12]
 8002cdc:	f000 f9e4 	bl	80030a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d001      	beq.n	8002cea <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e04c      	b.n	8002d84 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cee:	68fa      	ldr	r2, [r7, #12]
 8002cf0:	6812      	ldr	r2, [r2, #0]
 8002cf2:	6912      	ldr	r2, [r2, #16]
 8002cf4:	b2d2      	uxtb	r2, r2
 8002cf6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cfc:	1c5a      	adds	r2, r3, #1
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d06:	3b01      	subs	r3, #1
 8002d08:	b29a      	uxth	r2, r3
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d12:	b29b      	uxth	r3, r3
 8002d14:	3b01      	subs	r3, #1
 8002d16:	b29a      	uxth	r2, r3
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	695b      	ldr	r3, [r3, #20]
 8002d22:	f003 0304 	and.w	r3, r3, #4
 8002d26:	2b04      	cmp	r3, #4
 8002d28:	d118      	bne.n	8002d5c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d2e:	68fa      	ldr	r2, [r7, #12]
 8002d30:	6812      	ldr	r2, [r2, #0]
 8002d32:	6912      	ldr	r2, [r2, #16]
 8002d34:	b2d2      	uxtb	r2, r2
 8002d36:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d3c:	1c5a      	adds	r2, r3, #1
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d46:	3b01      	subs	r3, #1
 8002d48:	b29a      	uxth	r2, r3
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d52:	b29b      	uxth	r3, r3
 8002d54:	3b01      	subs	r3, #1
 8002d56:	b29a      	uxth	r2, r3
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	f47f aec2 	bne.w	8002aea <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2220      	movs	r2, #32
 8002d6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2200      	movs	r2, #0
 8002d72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	e000      	b.n	8002d84 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002d82:	2302      	movs	r3, #2
  }
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3728      	adds	r7, #40	; 0x28
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	00010004 	.word	0x00010004

08002d90 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b088      	sub	sp, #32
 8002d94:	af02      	add	r7, sp, #8
 8002d96:	60f8      	str	r0, [r7, #12]
 8002d98:	607a      	str	r2, [r7, #4]
 8002d9a:	603b      	str	r3, [r7, #0]
 8002d9c:	460b      	mov	r3, r1
 8002d9e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	68fa      	ldr	r2, [r7, #12]
 8002dac:	6812      	ldr	r2, [r2, #0]
 8002dae:	6812      	ldr	r2, [r2, #0]
 8002db0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002db4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	2b08      	cmp	r3, #8
 8002dba:	d006      	beq.n	8002dca <I2C_MasterRequestRead+0x3a>
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d003      	beq.n	8002dca <I2C_MasterRequestRead+0x3a>
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002dc8:	d108      	bne.n	8002ddc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	68fa      	ldr	r2, [r7, #12]
 8002dd0:	6812      	ldr	r2, [r2, #0]
 8002dd2:	6812      	ldr	r2, [r2, #0]
 8002dd4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002dd8:	601a      	str	r2, [r3, #0]
 8002dda:	e00b      	b.n	8002df4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de0:	2b11      	cmp	r3, #17
 8002de2:	d107      	bne.n	8002df4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68fa      	ldr	r2, [r7, #12]
 8002dea:	6812      	ldr	r2, [r2, #0]
 8002dec:	6812      	ldr	r2, [r2, #0]
 8002dee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002df2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	9300      	str	r3, [sp, #0]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002e00:	68f8      	ldr	r0, [r7, #12]
 8002e02:	f000 f87b 	bl	8002efc <I2C_WaitOnFlagUntilTimeout>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d001      	beq.n	8002e10 <I2C_MasterRequestRead+0x80>
  {
    return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e06d      	b.n	8002eec <I2C_MasterRequestRead+0x15c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	691b      	ldr	r3, [r3, #16]
 8002e14:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002e18:	d108      	bne.n	8002e2c <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	897a      	ldrh	r2, [r7, #10]
 8002e20:	b2d2      	uxtb	r2, r2
 8002e22:	f042 0201 	orr.w	r2, r2, #1
 8002e26:	b2d2      	uxtb	r2, r2
 8002e28:	611a      	str	r2, [r3, #16]
 8002e2a:	e053      	b.n	8002ed4 <I2C_MasterRequestRead+0x144>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	897a      	ldrh	r2, [r7, #10]
 8002e32:	11d2      	asrs	r2, r2, #7
 8002e34:	b2d2      	uxtb	r2, r2
 8002e36:	f002 0206 	and.w	r2, r2, #6
 8002e3a:	b2d2      	uxtb	r2, r2
 8002e3c:	f062 020f 	orn	r2, r2, #15
 8002e40:	b2d2      	uxtb	r2, r2
 8002e42:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	687a      	ldr	r2, [r7, #4]
 8002e48:	492a      	ldr	r1, [pc, #168]	; (8002ef4 <I2C_MasterRequestRead+0x164>)
 8002e4a:	68f8      	ldr	r0, [r7, #12]
 8002e4c:	f000 f8ad 	bl	8002faa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d001      	beq.n	8002e5a <I2C_MasterRequestRead+0xca>
    {
      return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e048      	b.n	8002eec <I2C_MasterRequestRead+0x15c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	897a      	ldrh	r2, [r7, #10]
 8002e60:	b2d2      	uxtb	r2, r2
 8002e62:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	4923      	ldr	r1, [pc, #140]	; (8002ef8 <I2C_MasterRequestRead+0x168>)
 8002e6a:	68f8      	ldr	r0, [r7, #12]
 8002e6c:	f000 f89d 	bl	8002faa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d001      	beq.n	8002e7a <I2C_MasterRequestRead+0xea>
    {
      return HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	e038      	b.n	8002eec <I2C_MasterRequestRead+0x15c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	613b      	str	r3, [r7, #16]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	695b      	ldr	r3, [r3, #20]
 8002e84:	613b      	str	r3, [r7, #16]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	699b      	ldr	r3, [r3, #24]
 8002e8c:	613b      	str	r3, [r7, #16]
 8002e8e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	68fa      	ldr	r2, [r7, #12]
 8002e96:	6812      	ldr	r2, [r2, #0]
 8002e98:	6812      	ldr	r2, [r2, #0]
 8002e9a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e9e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	9300      	str	r3, [sp, #0]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002eac:	68f8      	ldr	r0, [r7, #12]
 8002eae:	f000 f825 	bl	8002efc <I2C_WaitOnFlagUntilTimeout>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d001      	beq.n	8002ebc <I2C_MasterRequestRead+0x12c>
    {
      return HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e017      	b.n	8002eec <I2C_MasterRequestRead+0x15c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	897a      	ldrh	r2, [r7, #10]
 8002ec2:	11d2      	asrs	r2, r2, #7
 8002ec4:	b2d2      	uxtb	r2, r2
 8002ec6:	f002 0206 	and.w	r2, r2, #6
 8002eca:	b2d2      	uxtb	r2, r2
 8002ecc:	f062 020e 	orn	r2, r2, #14
 8002ed0:	b2d2      	uxtb	r2, r2
 8002ed2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	4907      	ldr	r1, [pc, #28]	; (8002ef8 <I2C_MasterRequestRead+0x168>)
 8002eda:	68f8      	ldr	r0, [r7, #12]
 8002edc:	f000 f865 	bl	8002faa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d001      	beq.n	8002eea <I2C_MasterRequestRead+0x15a>
  {
    return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e000      	b.n	8002eec <I2C_MasterRequestRead+0x15c>
  }

  return HAL_OK;
 8002eea:	2300      	movs	r3, #0
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	3718      	adds	r7, #24
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	00010008 	.word	0x00010008
 8002ef8:	00010002 	.word	0x00010002

08002efc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	60f8      	str	r0, [r7, #12]
 8002f04:	60b9      	str	r1, [r7, #8]
 8002f06:	603b      	str	r3, [r7, #0]
 8002f08:	4613      	mov	r3, r2
 8002f0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f0c:	e025      	b.n	8002f5a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f14:	d021      	beq.n	8002f5a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f16:	f7fe f86d 	bl	8000ff4 <HAL_GetTick>
 8002f1a:	4602      	mov	r2, r0
 8002f1c:	69bb      	ldr	r3, [r7, #24]
 8002f1e:	1ad2      	subs	r2, r2, r3
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	429a      	cmp	r2, r3
 8002f24:	d802      	bhi.n	8002f2c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d116      	bne.n	8002f5a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2220      	movs	r2, #32
 8002f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f46:	f043 0220 	orr.w	r2, r3, #32
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e023      	b.n	8002fa2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	0c1b      	lsrs	r3, r3, #16
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d10d      	bne.n	8002f80 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	695b      	ldr	r3, [r3, #20]
 8002f6a:	43da      	mvns	r2, r3
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	4013      	ands	r3, r2
 8002f70:	b29b      	uxth	r3, r3
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	bf0c      	ite	eq
 8002f76:	2301      	moveq	r3, #1
 8002f78:	2300      	movne	r3, #0
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	461a      	mov	r2, r3
 8002f7e:	e00c      	b.n	8002f9a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	699b      	ldr	r3, [r3, #24]
 8002f86:	43da      	mvns	r2, r3
 8002f88:	68bb      	ldr	r3, [r7, #8]
 8002f8a:	4013      	ands	r3, r2
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	bf0c      	ite	eq
 8002f92:	2301      	moveq	r3, #1
 8002f94:	2300      	movne	r3, #0
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	461a      	mov	r2, r3
 8002f9a:	79fb      	ldrb	r3, [r7, #7]
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d0b6      	beq.n	8002f0e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002fa0:	2300      	movs	r3, #0
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	3710      	adds	r7, #16
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}

08002faa <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002faa:	b580      	push	{r7, lr}
 8002fac:	b084      	sub	sp, #16
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	60f8      	str	r0, [r7, #12]
 8002fb2:	60b9      	str	r1, [r7, #8]
 8002fb4:	607a      	str	r2, [r7, #4]
 8002fb6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002fb8:	e051      	b.n	800305e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	695b      	ldr	r3, [r3, #20]
 8002fc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fc8:	d123      	bne.n	8003012 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	68fa      	ldr	r2, [r7, #12]
 8002fd0:	6812      	ldr	r2, [r2, #0]
 8002fd2:	6812      	ldr	r2, [r2, #0]
 8002fd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fd8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002fe2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2220      	movs	r2, #32
 8002fee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ffe:	f043 0204 	orr.w	r2, r3, #4
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2200      	movs	r2, #0
 800300a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e046      	b.n	80030a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003018:	d021      	beq.n	800305e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800301a:	f7fd ffeb 	bl	8000ff4 <HAL_GetTick>
 800301e:	4602      	mov	r2, r0
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	1ad2      	subs	r2, r2, r3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	429a      	cmp	r2, r3
 8003028:	d802      	bhi.n	8003030 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d116      	bne.n	800305e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2200      	movs	r2, #0
 8003034:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2220      	movs	r2, #32
 800303a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2200      	movs	r2, #0
 8003042:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304a:	f043 0220 	orr.w	r2, r3, #32
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2200      	movs	r2, #0
 8003056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e020      	b.n	80030a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	0c1b      	lsrs	r3, r3, #16
 8003062:	b2db      	uxtb	r3, r3
 8003064:	2b01      	cmp	r3, #1
 8003066:	d10c      	bne.n	8003082 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	695b      	ldr	r3, [r3, #20]
 800306e:	43da      	mvns	r2, r3
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	4013      	ands	r3, r2
 8003074:	b29b      	uxth	r3, r3
 8003076:	2b00      	cmp	r3, #0
 8003078:	bf14      	ite	ne
 800307a:	2301      	movne	r3, #1
 800307c:	2300      	moveq	r3, #0
 800307e:	b2db      	uxtb	r3, r3
 8003080:	e00b      	b.n	800309a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	699b      	ldr	r3, [r3, #24]
 8003088:	43da      	mvns	r2, r3
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	4013      	ands	r3, r2
 800308e:	b29b      	uxth	r3, r3
 8003090:	2b00      	cmp	r3, #0
 8003092:	bf14      	ite	ne
 8003094:	2301      	movne	r3, #1
 8003096:	2300      	moveq	r3, #0
 8003098:	b2db      	uxtb	r3, r3
 800309a:	2b00      	cmp	r3, #0
 800309c:	d18d      	bne.n	8002fba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800309e:	2300      	movs	r3, #0
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	3710      	adds	r7, #16
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}

080030a8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b084      	sub	sp, #16
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	60f8      	str	r0, [r7, #12]
 80030b0:	60b9      	str	r1, [r7, #8]
 80030b2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80030b4:	e042      	b.n	800313c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	695b      	ldr	r3, [r3, #20]
 80030bc:	f003 0310 	and.w	r3, r3, #16
 80030c0:	2b10      	cmp	r3, #16
 80030c2:	d119      	bne.n	80030f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f06f 0210 	mvn.w	r2, #16
 80030cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2200      	movs	r2, #0
 80030d2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2220      	movs	r2, #32
 80030d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2200      	movs	r2, #0
 80030e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e029      	b.n	800314c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030f8:	f7fd ff7c 	bl	8000ff4 <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	1ad2      	subs	r2, r2, r3
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	429a      	cmp	r2, r3
 8003106:	d802      	bhi.n	800310e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d116      	bne.n	800313c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2200      	movs	r2, #0
 8003112:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2220      	movs	r2, #32
 8003118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2200      	movs	r2, #0
 8003120:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003128:	f043 0220 	orr.w	r2, r3, #32
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2200      	movs	r2, #0
 8003134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e007      	b.n	800314c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	695b      	ldr	r3, [r3, #20]
 8003142:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003146:	2b40      	cmp	r3, #64	; 0x40
 8003148:	d1b5      	bne.n	80030b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800314a:	2300      	movs	r3, #0
}
 800314c:	4618      	mov	r0, r3
 800314e:	3710      	adds	r7, #16
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}

08003154 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b084      	sub	sp, #16
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
 800315c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d101      	bne.n	8003168 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	e0ca      	b.n	80032fe <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003168:	4b67      	ldr	r3, [pc, #412]	; (8003308 <HAL_RCC_ClockConfig+0x1b4>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 020f 	and.w	r2, r3, #15
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	429a      	cmp	r2, r3
 8003174:	d20c      	bcs.n	8003190 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003176:	4b64      	ldr	r3, [pc, #400]	; (8003308 <HAL_RCC_ClockConfig+0x1b4>)
 8003178:	683a      	ldr	r2, [r7, #0]
 800317a:	b2d2      	uxtb	r2, r2
 800317c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800317e:	4b62      	ldr	r3, [pc, #392]	; (8003308 <HAL_RCC_ClockConfig+0x1b4>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 020f 	and.w	r2, r3, #15
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	429a      	cmp	r2, r3
 800318a:	d001      	beq.n	8003190 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	e0b6      	b.n	80032fe <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 0302 	and.w	r3, r3, #2
 8003198:	2b00      	cmp	r3, #0
 800319a:	d020      	beq.n	80031de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0304 	and.w	r3, r3, #4
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d005      	beq.n	80031b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031a8:	4a58      	ldr	r2, [pc, #352]	; (800330c <HAL_RCC_ClockConfig+0x1b8>)
 80031aa:	4b58      	ldr	r3, [pc, #352]	; (800330c <HAL_RCC_ClockConfig+0x1b8>)
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80031b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0308 	and.w	r3, r3, #8
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d005      	beq.n	80031cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031c0:	4a52      	ldr	r2, [pc, #328]	; (800330c <HAL_RCC_ClockConfig+0x1b8>)
 80031c2:	4b52      	ldr	r3, [pc, #328]	; (800330c <HAL_RCC_ClockConfig+0x1b8>)
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80031ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031cc:	494f      	ldr	r1, [pc, #316]	; (800330c <HAL_RCC_ClockConfig+0x1b8>)
 80031ce:	4b4f      	ldr	r3, [pc, #316]	; (800330c <HAL_RCC_ClockConfig+0x1b8>)
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	4313      	orrs	r3, r2
 80031dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 0301 	and.w	r3, r3, #1
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d044      	beq.n	8003274 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d107      	bne.n	8003202 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031f2:	4b46      	ldr	r3, [pc, #280]	; (800330c <HAL_RCC_ClockConfig+0x1b8>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d119      	bne.n	8003232 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e07d      	b.n	80032fe <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	2b02      	cmp	r3, #2
 8003208:	d003      	beq.n	8003212 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800320e:	2b03      	cmp	r3, #3
 8003210:	d107      	bne.n	8003222 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003212:	4b3e      	ldr	r3, [pc, #248]	; (800330c <HAL_RCC_ClockConfig+0x1b8>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800321a:	2b00      	cmp	r3, #0
 800321c:	d109      	bne.n	8003232 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e06d      	b.n	80032fe <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003222:	4b3a      	ldr	r3, [pc, #232]	; (800330c <HAL_RCC_ClockConfig+0x1b8>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0302 	and.w	r3, r3, #2
 800322a:	2b00      	cmp	r3, #0
 800322c:	d101      	bne.n	8003232 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e065      	b.n	80032fe <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003232:	4936      	ldr	r1, [pc, #216]	; (800330c <HAL_RCC_ClockConfig+0x1b8>)
 8003234:	4b35      	ldr	r3, [pc, #212]	; (800330c <HAL_RCC_ClockConfig+0x1b8>)
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	f023 0203 	bic.w	r2, r3, #3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	4313      	orrs	r3, r2
 8003242:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003244:	f7fd fed6 	bl	8000ff4 <HAL_GetTick>
 8003248:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800324a:	e00a      	b.n	8003262 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800324c:	f7fd fed2 	bl	8000ff4 <HAL_GetTick>
 8003250:	4602      	mov	r2, r0
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	1ad3      	subs	r3, r2, r3
 8003256:	f241 3288 	movw	r2, #5000	; 0x1388
 800325a:	4293      	cmp	r3, r2
 800325c:	d901      	bls.n	8003262 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800325e:	2303      	movs	r3, #3
 8003260:	e04d      	b.n	80032fe <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003262:	4b2a      	ldr	r3, [pc, #168]	; (800330c <HAL_RCC_ClockConfig+0x1b8>)
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	f003 020c 	and.w	r2, r3, #12
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	429a      	cmp	r2, r3
 8003272:	d1eb      	bne.n	800324c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003274:	4b24      	ldr	r3, [pc, #144]	; (8003308 <HAL_RCC_ClockConfig+0x1b4>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 020f 	and.w	r2, r3, #15
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	429a      	cmp	r2, r3
 8003280:	d90c      	bls.n	800329c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003282:	4b21      	ldr	r3, [pc, #132]	; (8003308 <HAL_RCC_ClockConfig+0x1b4>)
 8003284:	683a      	ldr	r2, [r7, #0]
 8003286:	b2d2      	uxtb	r2, r2
 8003288:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800328a:	4b1f      	ldr	r3, [pc, #124]	; (8003308 <HAL_RCC_ClockConfig+0x1b4>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f003 020f 	and.w	r2, r3, #15
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	429a      	cmp	r2, r3
 8003296:	d001      	beq.n	800329c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	e030      	b.n	80032fe <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 0304 	and.w	r3, r3, #4
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d008      	beq.n	80032ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032a8:	4918      	ldr	r1, [pc, #96]	; (800330c <HAL_RCC_ClockConfig+0x1b8>)
 80032aa:	4b18      	ldr	r3, [pc, #96]	; (800330c <HAL_RCC_ClockConfig+0x1b8>)
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	68db      	ldr	r3, [r3, #12]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 0308 	and.w	r3, r3, #8
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d009      	beq.n	80032da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032c6:	4911      	ldr	r1, [pc, #68]	; (800330c <HAL_RCC_ClockConfig+0x1b8>)
 80032c8:	4b10      	ldr	r3, [pc, #64]	; (800330c <HAL_RCC_ClockConfig+0x1b8>)
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	691b      	ldr	r3, [r3, #16]
 80032d4:	00db      	lsls	r3, r3, #3
 80032d6:	4313      	orrs	r3, r2
 80032d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80032da:	f000 fb7b 	bl	80039d4 <HAL_RCC_GetSysClockFreq>
 80032de:	4601      	mov	r1, r0
 80032e0:	4b0a      	ldr	r3, [pc, #40]	; (800330c <HAL_RCC_ClockConfig+0x1b8>)
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	091b      	lsrs	r3, r3, #4
 80032e6:	f003 030f 	and.w	r3, r3, #15
 80032ea:	4a09      	ldr	r2, [pc, #36]	; (8003310 <HAL_RCC_ClockConfig+0x1bc>)
 80032ec:	5cd3      	ldrb	r3, [r2, r3]
 80032ee:	fa21 f303 	lsr.w	r3, r1, r3
 80032f2:	4a08      	ldr	r2, [pc, #32]	; (8003314 <HAL_RCC_ClockConfig+0x1c0>)
 80032f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 80032f6:	2000      	movs	r0, #0
 80032f8:	f7fd fe38 	bl	8000f6c <HAL_InitTick>

  return HAL_OK;
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3710      	adds	r7, #16
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	40023c00 	.word	0x40023c00
 800330c:	40023800 	.word	0x40023800
 8003310:	0800b12c 	.word	0x0800b12c
 8003314:	20000008 	.word	0x20000008

08003318 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003318:	b480      	push	{r7}
 800331a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800331c:	4b03      	ldr	r3, [pc, #12]	; (800332c <HAL_RCC_GetHCLKFreq+0x14>)
 800331e:	681b      	ldr	r3, [r3, #0]
}
 8003320:	4618      	mov	r0, r3
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr
 800332a:	bf00      	nop
 800332c:	20000008 	.word	0x20000008

08003330 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003334:	f7ff fff0 	bl	8003318 <HAL_RCC_GetHCLKFreq>
 8003338:	4601      	mov	r1, r0
 800333a:	4b05      	ldr	r3, [pc, #20]	; (8003350 <HAL_RCC_GetPCLK1Freq+0x20>)
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	0a9b      	lsrs	r3, r3, #10
 8003340:	f003 0307 	and.w	r3, r3, #7
 8003344:	4a03      	ldr	r2, [pc, #12]	; (8003354 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003346:	5cd3      	ldrb	r3, [r2, r3]
 8003348:	fa21 f303 	lsr.w	r3, r1, r3
}
 800334c:	4618      	mov	r0, r3
 800334e:	bd80      	pop	{r7, pc}
 8003350:	40023800 	.word	0x40023800
 8003354:	0800b13c 	.word	0x0800b13c

08003358 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800335c:	f7ff ffdc 	bl	8003318 <HAL_RCC_GetHCLKFreq>
 8003360:	4601      	mov	r1, r0
 8003362:	4b05      	ldr	r3, [pc, #20]	; (8003378 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	0b5b      	lsrs	r3, r3, #13
 8003368:	f003 0307 	and.w	r3, r3, #7
 800336c:	4a03      	ldr	r2, [pc, #12]	; (800337c <HAL_RCC_GetPCLK2Freq+0x24>)
 800336e:	5cd3      	ldrb	r3, [r2, r3]
 8003370:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003374:	4618      	mov	r0, r3
 8003376:	bd80      	pop	{r7, pc}
 8003378:	40023800 	.word	0x40023800
 800337c:	0800b13c 	.word	0x0800b13c

08003380 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b08c      	sub	sp, #48	; 0x30
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003388:	2300      	movs	r3, #0
 800338a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 800338c:	2300      	movs	r3, #0
 800338e:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8003390:	2300      	movs	r3, #0
 8003392:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8003394:	2300      	movs	r3, #0
 8003396:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8003398:	2300      	movs	r3, #0
 800339a:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 800339c:	2300      	movs	r3, #0
 800339e:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 80033a0:	2300      	movs	r3, #0
 80033a2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 80033a4:	2300      	movs	r3, #0
 80033a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 80033a8:	2300      	movs	r3, #0
 80033aa:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 0301 	and.w	r3, r3, #1
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d010      	beq.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 80033b8:	496f      	ldr	r1, [pc, #444]	; (8003578 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80033ba:	4b6f      	ldr	r3, [pc, #444]	; (8003578 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80033bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80033c0:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033c8:	4313      	orrs	r3, r2
 80033ca:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d101      	bne.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 80033d6:	2301      	movs	r3, #1
 80033d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0302 	and.w	r3, r3, #2
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d010      	beq.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80033e6:	4964      	ldr	r1, [pc, #400]	; (8003578 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80033e8:	4b63      	ldr	r3, [pc, #396]	; (8003578 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80033ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80033ee:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033f6:	4313      	orrs	r3, r2
 80033f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003400:	2b00      	cmp	r3, #0
 8003402:	d101      	bne.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8003404:	2301      	movs	r3, #1
 8003406:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 0304 	and.w	r3, r3, #4
 8003410:	2b00      	cmp	r3, #0
 8003412:	d017      	beq.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003414:	4958      	ldr	r1, [pc, #352]	; (8003578 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003416:	4b58      	ldr	r3, [pc, #352]	; (8003578 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003418:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800341c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003424:	4313      	orrs	r3, r2
 8003426:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800342e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003432:	d101      	bne.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8003434:	2301      	movs	r3, #1
 8003436:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800343c:	2b00      	cmp	r3, #0
 800343e:	d101      	bne.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8003440:	2301      	movs	r3, #1
 8003442:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f003 0308 	and.w	r3, r3, #8
 800344c:	2b00      	cmp	r3, #0
 800344e:	d017      	beq.n	8003480 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003450:	4949      	ldr	r1, [pc, #292]	; (8003578 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003452:	4b49      	ldr	r3, [pc, #292]	; (8003578 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003454:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003458:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003460:	4313      	orrs	r3, r2
 8003462:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800346a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800346e:	d101      	bne.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8003470:	2301      	movs	r3, #1
 8003472:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003478:	2b00      	cmp	r3, #0
 800347a:	d101      	bne.n	8003480 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 800347c:	2301      	movs	r3, #1
 800347e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 0320 	and.w	r3, r3, #32
 8003488:	2b00      	cmp	r3, #0
 800348a:	f000 808a 	beq.w	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800348e:	2300      	movs	r3, #0
 8003490:	60bb      	str	r3, [r7, #8]
 8003492:	4a39      	ldr	r2, [pc, #228]	; (8003578 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003494:	4b38      	ldr	r3, [pc, #224]	; (8003578 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003498:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800349c:	6413      	str	r3, [r2, #64]	; 0x40
 800349e:	4b36      	ldr	r3, [pc, #216]	; (8003578 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80034a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034a6:	60bb      	str	r3, [r7, #8]
 80034a8:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80034aa:	4a34      	ldr	r2, [pc, #208]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80034ac:	4b33      	ldr	r3, [pc, #204]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034b4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80034b6:	f7fd fd9d 	bl	8000ff4 <HAL_GetTick>
 80034ba:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80034bc:	e008      	b.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80034be:	f7fd fd99 	bl	8000ff4 <HAL_GetTick>
 80034c2:	4602      	mov	r2, r0
 80034c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	2b02      	cmp	r3, #2
 80034ca:	d901      	bls.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	e278      	b.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80034d0:	4b2a      	ldr	r3, [pc, #168]	; (800357c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d0f0      	beq.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80034dc:	4b26      	ldr	r3, [pc, #152]	; (8003578 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80034de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034e4:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80034e6:	6a3b      	ldr	r3, [r7, #32]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d02f      	beq.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f0:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80034f4:	6a3b      	ldr	r3, [r7, #32]
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d028      	beq.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80034fa:	4b1f      	ldr	r3, [pc, #124]	; (8003578 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80034fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003502:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003504:	4b1e      	ldr	r3, [pc, #120]	; (8003580 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003506:	2201      	movs	r2, #1
 8003508:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800350a:	4b1d      	ldr	r3, [pc, #116]	; (8003580 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800350c:	2200      	movs	r2, #0
 800350e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003510:	4a19      	ldr	r2, [pc, #100]	; (8003578 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003512:	6a3b      	ldr	r3, [r7, #32]
 8003514:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003516:	4b18      	ldr	r3, [pc, #96]	; (8003578 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003518:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800351a:	f003 0301 	and.w	r3, r3, #1
 800351e:	2b01      	cmp	r3, #1
 8003520:	d114      	bne.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003522:	f7fd fd67 	bl	8000ff4 <HAL_GetTick>
 8003526:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003528:	e00a      	b.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800352a:	f7fd fd63 	bl	8000ff4 <HAL_GetTick>
 800352e:	4602      	mov	r2, r0
 8003530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003532:	1ad3      	subs	r3, r2, r3
 8003534:	f241 3288 	movw	r2, #5000	; 0x1388
 8003538:	4293      	cmp	r3, r2
 800353a:	d901      	bls.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 800353c:	2303      	movs	r3, #3
 800353e:	e240      	b.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003540:	4b0d      	ldr	r3, [pc, #52]	; (8003578 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003542:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003544:	f003 0302 	and.w	r3, r3, #2
 8003548:	2b00      	cmp	r3, #0
 800354a:	d0ee      	beq.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003550:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003554:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003558:	d114      	bne.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x204>
 800355a:	4907      	ldr	r1, [pc, #28]	; (8003578 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800355c:	4b06      	ldr	r3, [pc, #24]	; (8003578 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003568:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800356c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003570:	4313      	orrs	r3, r2
 8003572:	608b      	str	r3, [r1, #8]
 8003574:	e00c      	b.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8003576:	bf00      	nop
 8003578:	40023800 	.word	0x40023800
 800357c:	40007000 	.word	0x40007000
 8003580:	42470e40 	.word	0x42470e40
 8003584:	4a4a      	ldr	r2, [pc, #296]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003586:	4b4a      	ldr	r3, [pc, #296]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800358e:	6093      	str	r3, [r2, #8]
 8003590:	4947      	ldr	r1, [pc, #284]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003592:	4b47      	ldr	r3, [pc, #284]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003594:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800359e:	4313      	orrs	r3, r2
 80035a0:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 0310 	and.w	r3, r3, #16
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d004      	beq.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80035ae:	4a41      	ldr	r2, [pc, #260]	; (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80035b6:	6013      	str	r3, [r2, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d00a      	beq.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 80035c4:	493a      	ldr	r1, [pc, #232]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80035c6:	4b3a      	ldr	r3, [pc, #232]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80035c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035cc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035d4:	4313      	orrs	r3, r2
 80035d6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d00a      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80035e6:	4932      	ldr	r1, [pc, #200]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80035e8:	4b31      	ldr	r3, [pc, #196]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80035ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035ee:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035f6:	4313      	orrs	r3, r2
 80035f8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003604:	2b00      	cmp	r3, #0
 8003606:	d011      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003608:	4929      	ldr	r1, [pc, #164]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800360a:	4b29      	ldr	r3, [pc, #164]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800360c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003610:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003618:	4313      	orrs	r3, r2
 800361a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003622:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003626:	d101      	bne.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8003628:	2301      	movs	r3, #1
 800362a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003634:	2b00      	cmp	r3, #0
 8003636:	d00a      	beq.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8003638:	491d      	ldr	r1, [pc, #116]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800363a:	4b1d      	ldr	r3, [pc, #116]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800363c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003640:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003648:	4313      	orrs	r3, r2
 800364a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003656:	2b00      	cmp	r3, #0
 8003658:	d011      	beq.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800365a:	4915      	ldr	r1, [pc, #84]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800365c:	4b14      	ldr	r3, [pc, #80]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800365e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003662:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800366a:	4313      	orrs	r3, r2
 800366c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003674:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003678:	d101      	bne.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 800367a:	2301      	movs	r3, #1
 800367c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800367e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003680:	2b01      	cmp	r3, #1
 8003682:	d005      	beq.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800368c:	f040 80ff 	bne.w	800388e <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003690:	4b09      	ldr	r3, [pc, #36]	; (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003692:	2200      	movs	r2, #0
 8003694:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003696:	f7fd fcad 	bl	8000ff4 <HAL_GetTick>
 800369a:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800369c:	e00e      	b.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800369e:	f7fd fca9 	bl	8000ff4 <HAL_GetTick>
 80036a2:	4602      	mov	r2, r0
 80036a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a6:	1ad3      	subs	r3, r2, r3
 80036a8:	2b02      	cmp	r3, #2
 80036aa:	d907      	bls.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80036ac:	2303      	movs	r3, #3
 80036ae:	e188      	b.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x642>
 80036b0:	40023800 	.word	0x40023800
 80036b4:	424711e0 	.word	0x424711e0
 80036b8:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80036bc:	4b7e      	ldr	r3, [pc, #504]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d1ea      	bne.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0301 	and.w	r3, r3, #1
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d003      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d009      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d028      	beq.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d124      	bne.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80036f0:	4b71      	ldr	r3, [pc, #452]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80036f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036f6:	0c1b      	lsrs	r3, r3, #16
 80036f8:	f003 0303 	and.w	r3, r3, #3
 80036fc:	3301      	adds	r3, #1
 80036fe:	005b      	lsls	r3, r3, #1
 8003700:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003702:	4b6d      	ldr	r3, [pc, #436]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003704:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003708:	0e1b      	lsrs	r3, r3, #24
 800370a:	f003 030f 	and.w	r3, r3, #15
 800370e:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8003710:	4969      	ldr	r1, [pc, #420]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	685a      	ldr	r2, [r3, #4]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	019b      	lsls	r3, r3, #6
 800371c:	431a      	orrs	r2, r3
 800371e:	69fb      	ldr	r3, [r7, #28]
 8003720:	085b      	lsrs	r3, r3, #1
 8003722:	3b01      	subs	r3, #1
 8003724:	041b      	lsls	r3, r3, #16
 8003726:	431a      	orrs	r2, r3
 8003728:	69bb      	ldr	r3, [r7, #24]
 800372a:	061b      	lsls	r3, r3, #24
 800372c:	431a      	orrs	r2, r3
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	695b      	ldr	r3, [r3, #20]
 8003732:	071b      	lsls	r3, r3, #28
 8003734:	4313      	orrs	r3, r2
 8003736:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 0304 	and.w	r3, r3, #4
 8003742:	2b00      	cmp	r3, #0
 8003744:	d004      	beq.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800374a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800374e:	d00a      	beq.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003758:	2b00      	cmp	r3, #0
 800375a:	d035      	beq.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003760:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003764:	d130      	bne.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003766:	4b54      	ldr	r3, [pc, #336]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003768:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800376c:	0c1b      	lsrs	r3, r3, #16
 800376e:	f003 0303 	and.w	r3, r3, #3
 8003772:	3301      	adds	r3, #1
 8003774:	005b      	lsls	r3, r3, #1
 8003776:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003778:	4b4f      	ldr	r3, [pc, #316]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800377a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800377e:	0f1b      	lsrs	r3, r3, #28
 8003780:	f003 0307 	and.w	r3, r3, #7
 8003784:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8003786:	494c      	ldr	r1, [pc, #304]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	685a      	ldr	r2, [r3, #4]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	019b      	lsls	r3, r3, #6
 8003792:	431a      	orrs	r2, r3
 8003794:	69fb      	ldr	r3, [r7, #28]
 8003796:	085b      	lsrs	r3, r3, #1
 8003798:	3b01      	subs	r3, #1
 800379a:	041b      	lsls	r3, r3, #16
 800379c:	431a      	orrs	r2, r3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	691b      	ldr	r3, [r3, #16]
 80037a2:	061b      	lsls	r3, r3, #24
 80037a4:	431a      	orrs	r2, r3
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	071b      	lsls	r3, r3, #28
 80037aa:	4313      	orrs	r3, r2
 80037ac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80037b0:	4941      	ldr	r1, [pc, #260]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80037b2:	4b41      	ldr	r3, [pc, #260]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80037b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80037b8:	f023 021f 	bic.w	r2, r3, #31
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037c0:	3b01      	subs	r3, #1
 80037c2:	4313      	orrs	r3, r2
 80037c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d029      	beq.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80037dc:	d124      	bne.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80037de:	4b36      	ldr	r3, [pc, #216]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80037e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80037e4:	0c1b      	lsrs	r3, r3, #16
 80037e6:	f003 0303 	and.w	r3, r3, #3
 80037ea:	3301      	adds	r3, #1
 80037ec:	005b      	lsls	r3, r3, #1
 80037ee:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80037f0:	4b31      	ldr	r3, [pc, #196]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80037f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80037f6:	0f1b      	lsrs	r3, r3, #28
 80037f8:	f003 0307 	and.w	r3, r3, #7
 80037fc:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 80037fe:	492e      	ldr	r1, [pc, #184]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	685a      	ldr	r2, [r3, #4]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	019b      	lsls	r3, r3, #6
 800380a:	431a      	orrs	r2, r3
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	68db      	ldr	r3, [r3, #12]
 8003810:	085b      	lsrs	r3, r3, #1
 8003812:	3b01      	subs	r3, #1
 8003814:	041b      	lsls	r3, r3, #16
 8003816:	431a      	orrs	r2, r3
 8003818:	69bb      	ldr	r3, [r7, #24]
 800381a:	061b      	lsls	r3, r3, #24
 800381c:	431a      	orrs	r2, r3
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	071b      	lsls	r3, r3, #28
 8003822:	4313      	orrs	r3, r2
 8003824:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003830:	2b00      	cmp	r3, #0
 8003832:	d016      	beq.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003834:	4920      	ldr	r1, [pc, #128]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	685a      	ldr	r2, [r3, #4]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	019b      	lsls	r3, r3, #6
 8003840:	431a      	orrs	r2, r3
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	68db      	ldr	r3, [r3, #12]
 8003846:	085b      	lsrs	r3, r3, #1
 8003848:	3b01      	subs	r3, #1
 800384a:	041b      	lsls	r3, r3, #16
 800384c:	431a      	orrs	r2, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	691b      	ldr	r3, [r3, #16]
 8003852:	061b      	lsls	r3, r3, #24
 8003854:	431a      	orrs	r2, r3
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	695b      	ldr	r3, [r3, #20]
 800385a:	071b      	lsls	r3, r3, #28
 800385c:	4313      	orrs	r3, r2
 800385e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003862:	4b16      	ldr	r3, [pc, #88]	; (80038bc <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8003864:	2201      	movs	r2, #1
 8003866:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003868:	f7fd fbc4 	bl	8000ff4 <HAL_GetTick>
 800386c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800386e:	e008      	b.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003870:	f7fd fbc0 	bl	8000ff4 <HAL_GetTick>
 8003874:	4602      	mov	r2, r0
 8003876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003878:	1ad3      	subs	r3, r2, r3
 800387a:	2b02      	cmp	r3, #2
 800387c:	d901      	bls.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e09f      	b.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003882:	4b0d      	ldr	r3, [pc, #52]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d0f0      	beq.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 800388e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003890:	2b01      	cmp	r3, #1
 8003892:	f040 8095 	bne.w	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003896:	4b0a      	ldr	r3, [pc, #40]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8003898:	2200      	movs	r2, #0
 800389a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800389c:	f7fd fbaa 	bl	8000ff4 <HAL_GetTick>
 80038a0:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80038a2:	e00f      	b.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80038a4:	f7fd fba6 	bl	8000ff4 <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d908      	bls.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	e085      	b.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x642>
 80038b6:	bf00      	nop
 80038b8:	40023800 	.word	0x40023800
 80038bc:	42470068 	.word	0x42470068
 80038c0:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80038c4:	4b41      	ldr	r3, [pc, #260]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80038cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80038d0:	d0e8      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0304 	and.w	r3, r3, #4
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d003      	beq.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x566>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d009      	beq.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d02b      	beq.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d127      	bne.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80038fa:	4b34      	ldr	r3, [pc, #208]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80038fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003900:	0c1b      	lsrs	r3, r3, #16
 8003902:	f003 0303 	and.w	r3, r3, #3
 8003906:	3301      	adds	r3, #1
 8003908:	005b      	lsls	r3, r3, #1
 800390a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 800390c:	492f      	ldr	r1, [pc, #188]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	699a      	ldr	r2, [r3, #24]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	69db      	ldr	r3, [r3, #28]
 8003916:	019b      	lsls	r3, r3, #6
 8003918:	431a      	orrs	r2, r3
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	085b      	lsrs	r3, r3, #1
 800391e:	3b01      	subs	r3, #1
 8003920:	041b      	lsls	r3, r3, #16
 8003922:	431a      	orrs	r2, r3
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003928:	061b      	lsls	r3, r3, #24
 800392a:	4313      	orrs	r3, r2
 800392c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003930:	4926      	ldr	r1, [pc, #152]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003932:	4b26      	ldr	r3, [pc, #152]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003934:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003938:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003940:	3b01      	subs	r3, #1
 8003942:	021b      	lsls	r3, r3, #8
 8003944:	4313      	orrs	r3, r2
 8003946:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003952:	2b00      	cmp	r3, #0
 8003954:	d01d      	beq.n	8003992 <HAL_RCCEx_PeriphCLKConfig+0x612>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800395a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800395e:	d118      	bne.n	8003992 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003960:	4b1a      	ldr	r3, [pc, #104]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003962:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003966:	0e1b      	lsrs	r3, r3, #24
 8003968:	f003 030f 	and.w	r3, r3, #15
 800396c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 800396e:	4917      	ldr	r1, [pc, #92]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	699a      	ldr	r2, [r3, #24]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	69db      	ldr	r3, [r3, #28]
 8003978:	019b      	lsls	r3, r3, #6
 800397a:	431a      	orrs	r2, r3
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6a1b      	ldr	r3, [r3, #32]
 8003980:	085b      	lsrs	r3, r3, #1
 8003982:	3b01      	subs	r3, #1
 8003984:	041b      	lsls	r3, r3, #16
 8003986:	431a      	orrs	r2, r3
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	061b      	lsls	r3, r3, #24
 800398c:	4313      	orrs	r3, r2
 800398e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003992:	4b0f      	ldr	r3, [pc, #60]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8003994:	2201      	movs	r2, #1
 8003996:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003998:	f7fd fb2c 	bl	8000ff4 <HAL_GetTick>
 800399c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800399e:	e008      	b.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80039a0:	f7fd fb28 	bl	8000ff4 <HAL_GetTick>
 80039a4:	4602      	mov	r2, r0
 80039a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a8:	1ad3      	subs	r3, r2, r3
 80039aa:	2b02      	cmp	r3, #2
 80039ac:	d901      	bls.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039ae:	2303      	movs	r3, #3
 80039b0:	e007      	b.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80039b2:	4b06      	ldr	r3, [pc, #24]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80039ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039be:	d1ef      	bne.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 80039c0:	2300      	movs	r3, #0
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3730      	adds	r7, #48	; 0x30
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	40023800 	.word	0x40023800
 80039d0:	42470070 	.word	0x42470070

080039d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039d8:	b091      	sub	sp, #68	; 0x44
 80039da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80039dc:	2300      	movs	r3, #0
 80039de:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t pllvco = 0U;
 80039e0:	2300      	movs	r3, #0
 80039e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t pllp = 0U;
 80039e4:	2300      	movs	r3, #0
 80039e6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t pllr = 0U;
 80039e8:	2300      	movs	r3, #0
 80039ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 80039ec:	2300      	movs	r3, #0
 80039ee:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80039f0:	4b9e      	ldr	r3, [pc, #632]	; (8003c6c <HAL_RCC_GetSysClockFreq+0x298>)
 80039f2:	689b      	ldr	r3, [r3, #8]
 80039f4:	f003 030c 	and.w	r3, r3, #12
 80039f8:	2b0c      	cmp	r3, #12
 80039fa:	f200 812d 	bhi.w	8003c58 <HAL_RCC_GetSysClockFreq+0x284>
 80039fe:	a201      	add	r2, pc, #4	; (adr r2, 8003a04 <HAL_RCC_GetSysClockFreq+0x30>)
 8003a00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a04:	08003a39 	.word	0x08003a39
 8003a08:	08003c59 	.word	0x08003c59
 8003a0c:	08003c59 	.word	0x08003c59
 8003a10:	08003c59 	.word	0x08003c59
 8003a14:	08003a3f 	.word	0x08003a3f
 8003a18:	08003c59 	.word	0x08003c59
 8003a1c:	08003c59 	.word	0x08003c59
 8003a20:	08003c59 	.word	0x08003c59
 8003a24:	08003a45 	.word	0x08003a45
 8003a28:	08003c59 	.word	0x08003c59
 8003a2c:	08003c59 	.word	0x08003c59
 8003a30:	08003c59 	.word	0x08003c59
 8003a34:	08003b5b 	.word	0x08003b5b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a38:	4b8d      	ldr	r3, [pc, #564]	; (8003c70 <HAL_RCC_GetSysClockFreq+0x29c>)
 8003a3a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003a3c:	e10f      	b.n	8003c5e <HAL_RCC_GetSysClockFreq+0x28a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a3e:	4b8d      	ldr	r3, [pc, #564]	; (8003c74 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003a40:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003a42:	e10c      	b.n	8003c5e <HAL_RCC_GetSysClockFreq+0x28a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a44:	4b89      	ldr	r3, [pc, #548]	; (8003c6c <HAL_RCC_GetSysClockFreq+0x298>)
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a4c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a4e:	4b87      	ldr	r3, [pc, #540]	; (8003c6c <HAL_RCC_GetSysClockFreq+0x298>)
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d023      	beq.n	8003aa2 <HAL_RCC_GetSysClockFreq+0xce>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a5a:	4b84      	ldr	r3, [pc, #528]	; (8003c6c <HAL_RCC_GetSysClockFreq+0x298>)
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	099b      	lsrs	r3, r3, #6
 8003a60:	f04f 0400 	mov.w	r4, #0
 8003a64:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003a68:	f04f 0200 	mov.w	r2, #0
 8003a6c:	ea03 0301 	and.w	r3, r3, r1
 8003a70:	ea04 0402 	and.w	r4, r4, r2
 8003a74:	4a7f      	ldr	r2, [pc, #508]	; (8003c74 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003a76:	fb02 f104 	mul.w	r1, r2, r4
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	fb02 f203 	mul.w	r2, r2, r3
 8003a80:	440a      	add	r2, r1
 8003a82:	497c      	ldr	r1, [pc, #496]	; (8003c74 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003a84:	fba3 0101 	umull	r0, r1, r3, r1
 8003a88:	1853      	adds	r3, r2, r1
 8003a8a:	4619      	mov	r1, r3
 8003a8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a8e:	f04f 0400 	mov.w	r4, #0
 8003a92:	461a      	mov	r2, r3
 8003a94:	4623      	mov	r3, r4
 8003a96:	f7fd f8bf 	bl	8000c18 <__aeabi_uldivmod>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	460c      	mov	r4, r1
 8003a9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003aa0:	e04d      	b.n	8003b3e <HAL_RCC_GetSysClockFreq+0x16a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003aa2:	4b72      	ldr	r3, [pc, #456]	; (8003c6c <HAL_RCC_GetSysClockFreq+0x298>)
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	099b      	lsrs	r3, r3, #6
 8003aa8:	f04f 0400 	mov.w	r4, #0
 8003aac:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003ab0:	f04f 0200 	mov.w	r2, #0
 8003ab4:	ea01 0103 	and.w	r1, r1, r3
 8003ab8:	ea02 0204 	and.w	r2, r2, r4
 8003abc:	460b      	mov	r3, r1
 8003abe:	4614      	mov	r4, r2
 8003ac0:	0160      	lsls	r0, r4, #5
 8003ac2:	6278      	str	r0, [r7, #36]	; 0x24
 8003ac4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003ac6:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8003aca:	6278      	str	r0, [r7, #36]	; 0x24
 8003acc:	015b      	lsls	r3, r3, #5
 8003ace:	623b      	str	r3, [r7, #32]
 8003ad0:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8003ad4:	1a5b      	subs	r3, r3, r1
 8003ad6:	eb64 0402 	sbc.w	r4, r4, r2
 8003ada:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8003ade:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8003ae2:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8003ae6:	ebb8 0803 	subs.w	r8, r8, r3
 8003aea:	eb69 0904 	sbc.w	r9, r9, r4
 8003aee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003af2:	61fb      	str	r3, [r7, #28]
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003afa:	61fb      	str	r3, [r7, #28]
 8003afc:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8003b00:	61bb      	str	r3, [r7, #24]
 8003b02:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8003b06:	eb18 0801 	adds.w	r8, r8, r1
 8003b0a:	eb49 0902 	adc.w	r9, r9, r2
 8003b0e:	ea4f 2389 	mov.w	r3, r9, lsl #10
 8003b12:	617b      	str	r3, [r7, #20]
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	ea43 5398 	orr.w	r3, r3, r8, lsr #22
 8003b1a:	617b      	str	r3, [r7, #20]
 8003b1c:	ea4f 2388 	mov.w	r3, r8, lsl #10
 8003b20:	613b      	str	r3, [r7, #16]
 8003b22:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8003b26:	4640      	mov	r0, r8
 8003b28:	4649      	mov	r1, r9
 8003b2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b2c:	f04f 0400 	mov.w	r4, #0
 8003b30:	461a      	mov	r2, r3
 8003b32:	4623      	mov	r3, r4
 8003b34:	f7fd f870 	bl	8000c18 <__aeabi_uldivmod>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	460c      	mov	r4, r1
 8003b3c:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003b3e:	4b4b      	ldr	r3, [pc, #300]	; (8003c6c <HAL_RCC_GetSysClockFreq+0x298>)
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	0c1b      	lsrs	r3, r3, #16
 8003b44:	f003 0303 	and.w	r3, r3, #3
 8003b48:	3301      	adds	r3, #1
 8003b4a:	005b      	lsls	r3, r3, #1
 8003b4c:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003b4e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b56:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003b58:	e081      	b.n	8003c5e <HAL_RCC_GetSysClockFreq+0x28a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b5a:	4b44      	ldr	r3, [pc, #272]	; (8003c6c <HAL_RCC_GetSysClockFreq+0x298>)
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b62:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b64:	4b41      	ldr	r3, [pc, #260]	; (8003c6c <HAL_RCC_GetSysClockFreq+0x298>)
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d023      	beq.n	8003bb8 <HAL_RCC_GetSysClockFreq+0x1e4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b70:	4b3e      	ldr	r3, [pc, #248]	; (8003c6c <HAL_RCC_GetSysClockFreq+0x298>)
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	099b      	lsrs	r3, r3, #6
 8003b76:	f04f 0400 	mov.w	r4, #0
 8003b7a:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003b7e:	f04f 0200 	mov.w	r2, #0
 8003b82:	ea03 0301 	and.w	r3, r3, r1
 8003b86:	ea04 0402 	and.w	r4, r4, r2
 8003b8a:	4a3a      	ldr	r2, [pc, #232]	; (8003c74 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003b8c:	fb02 f104 	mul.w	r1, r2, r4
 8003b90:	2200      	movs	r2, #0
 8003b92:	fb02 f203 	mul.w	r2, r2, r3
 8003b96:	440a      	add	r2, r1
 8003b98:	4936      	ldr	r1, [pc, #216]	; (8003c74 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003b9a:	fba3 0101 	umull	r0, r1, r3, r1
 8003b9e:	1853      	adds	r3, r2, r1
 8003ba0:	4619      	mov	r1, r3
 8003ba2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ba4:	f04f 0400 	mov.w	r4, #0
 8003ba8:	461a      	mov	r2, r3
 8003baa:	4623      	mov	r3, r4
 8003bac:	f7fd f834 	bl	8000c18 <__aeabi_uldivmod>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	460c      	mov	r4, r1
 8003bb4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003bb6:	e043      	b.n	8003c40 <HAL_RCC_GetSysClockFreq+0x26c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bb8:	4b2c      	ldr	r3, [pc, #176]	; (8003c6c <HAL_RCC_GetSysClockFreq+0x298>)
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	099b      	lsrs	r3, r3, #6
 8003bbe:	f04f 0400 	mov.w	r4, #0
 8003bc2:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003bc6:	f04f 0200 	mov.w	r2, #0
 8003bca:	ea01 0103 	and.w	r1, r1, r3
 8003bce:	ea02 0204 	and.w	r2, r2, r4
 8003bd2:	460b      	mov	r3, r1
 8003bd4:	4614      	mov	r4, r2
 8003bd6:	0160      	lsls	r0, r4, #5
 8003bd8:	60f8      	str	r0, [r7, #12]
 8003bda:	68f8      	ldr	r0, [r7, #12]
 8003bdc:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8003be0:	60f8      	str	r0, [r7, #12]
 8003be2:	015b      	lsls	r3, r3, #5
 8003be4:	60bb      	str	r3, [r7, #8]
 8003be6:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003bea:	1a5b      	subs	r3, r3, r1
 8003bec:	eb64 0402 	sbc.w	r4, r4, r2
 8003bf0:	01a6      	lsls	r6, r4, #6
 8003bf2:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8003bf6:	019d      	lsls	r5, r3, #6
 8003bf8:	1aed      	subs	r5, r5, r3
 8003bfa:	eb66 0604 	sbc.w	r6, r6, r4
 8003bfe:	00f3      	lsls	r3, r6, #3
 8003c00:	607b      	str	r3, [r7, #4]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8003c08:	607b      	str	r3, [r7, #4]
 8003c0a:	00eb      	lsls	r3, r5, #3
 8003c0c:	603b      	str	r3, [r7, #0]
 8003c0e:	e897 0060 	ldmia.w	r7, {r5, r6}
 8003c12:	186d      	adds	r5, r5, r1
 8003c14:	eb46 0602 	adc.w	r6, r6, r2
 8003c18:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 8003c1c:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 8003c20:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 8003c24:	4655      	mov	r5, sl
 8003c26:	465e      	mov	r6, fp
 8003c28:	4628      	mov	r0, r5
 8003c2a:	4631      	mov	r1, r6
 8003c2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c2e:	f04f 0400 	mov.w	r4, #0
 8003c32:	461a      	mov	r2, r3
 8003c34:	4623      	mov	r3, r4
 8003c36:	f7fc ffef 	bl	8000c18 <__aeabi_uldivmod>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	460c      	mov	r4, r1
 8003c3e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003c40:	4b0a      	ldr	r3, [pc, #40]	; (8003c6c <HAL_RCC_GetSysClockFreq+0x298>)
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	0f1b      	lsrs	r3, r3, #28
 8003c46:	f003 0307 	and.w	r3, r3, #7
 8003c4a:	62fb      	str	r3, [r7, #44]	; 0x2c

      sysclockfreq = pllvco/pllr;
 8003c4c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003c4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c54:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003c56:	e002      	b.n	8003c5e <HAL_RCC_GetSysClockFreq+0x28a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c58:	4b05      	ldr	r3, [pc, #20]	; (8003c70 <HAL_RCC_GetSysClockFreq+0x29c>)
 8003c5a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003c5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3744      	adds	r7, #68	; 0x44
 8003c64:	46bd      	mov	sp, r7
 8003c66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c6a:	bf00      	nop
 8003c6c:	40023800 	.word	0x40023800
 8003c70:	00f42400 	.word	0x00f42400
 8003c74:	017d7840 	.word	0x017d7840

08003c78 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b086      	sub	sp, #24
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c80:	2300      	movs	r3, #0
 8003c82:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 0301 	and.w	r3, r3, #1
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	f000 8083 	beq.w	8003d98 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003c92:	4b95      	ldr	r3, [pc, #596]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	f003 030c 	and.w	r3, r3, #12
 8003c9a:	2b04      	cmp	r3, #4
 8003c9c:	d019      	beq.n	8003cd2 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003c9e:	4b92      	ldr	r3, [pc, #584]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003ca0:	689b      	ldr	r3, [r3, #8]
 8003ca2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003ca6:	2b08      	cmp	r3, #8
 8003ca8:	d106      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003caa:	4b8f      	ldr	r3, [pc, #572]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cb2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003cb6:	d00c      	beq.n	8003cd2 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003cb8:	4b8b      	ldr	r3, [pc, #556]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003cc0:	2b0c      	cmp	r3, #12
 8003cc2:	d112      	bne.n	8003cea <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003cc4:	4b88      	ldr	r3, [pc, #544]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ccc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003cd0:	d10b      	bne.n	8003cea <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cd2:	4b85      	ldr	r3, [pc, #532]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d05b      	beq.n	8003d96 <HAL_RCC_OscConfig+0x11e>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d157      	bne.n	8003d96 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e216      	b.n	8004118 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cf2:	d106      	bne.n	8003d02 <HAL_RCC_OscConfig+0x8a>
 8003cf4:	4a7c      	ldr	r2, [pc, #496]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003cf6:	4b7c      	ldr	r3, [pc, #496]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cfe:	6013      	str	r3, [r2, #0]
 8003d00:	e01d      	b.n	8003d3e <HAL_RCC_OscConfig+0xc6>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d0a:	d10c      	bne.n	8003d26 <HAL_RCC_OscConfig+0xae>
 8003d0c:	4a76      	ldr	r2, [pc, #472]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003d0e:	4b76      	ldr	r3, [pc, #472]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d16:	6013      	str	r3, [r2, #0]
 8003d18:	4a73      	ldr	r2, [pc, #460]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003d1a:	4b73      	ldr	r3, [pc, #460]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d22:	6013      	str	r3, [r2, #0]
 8003d24:	e00b      	b.n	8003d3e <HAL_RCC_OscConfig+0xc6>
 8003d26:	4a70      	ldr	r2, [pc, #448]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003d28:	4b6f      	ldr	r3, [pc, #444]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d30:	6013      	str	r3, [r2, #0]
 8003d32:	4a6d      	ldr	r2, [pc, #436]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003d34:	4b6c      	ldr	r3, [pc, #432]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d3c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d013      	beq.n	8003d6e <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d46:	f7fd f955 	bl	8000ff4 <HAL_GetTick>
 8003d4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d4c:	e008      	b.n	8003d60 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d4e:	f7fd f951 	bl	8000ff4 <HAL_GetTick>
 8003d52:	4602      	mov	r2, r0
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	1ad3      	subs	r3, r2, r3
 8003d58:	2b64      	cmp	r3, #100	; 0x64
 8003d5a:	d901      	bls.n	8003d60 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003d5c:	2303      	movs	r3, #3
 8003d5e:	e1db      	b.n	8004118 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d60:	4b61      	ldr	r3, [pc, #388]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d0f0      	beq.n	8003d4e <HAL_RCC_OscConfig+0xd6>
 8003d6c:	e014      	b.n	8003d98 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d6e:	f7fd f941 	bl	8000ff4 <HAL_GetTick>
 8003d72:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d74:	e008      	b.n	8003d88 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d76:	f7fd f93d 	bl	8000ff4 <HAL_GetTick>
 8003d7a:	4602      	mov	r2, r0
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	1ad3      	subs	r3, r2, r3
 8003d80:	2b64      	cmp	r3, #100	; 0x64
 8003d82:	d901      	bls.n	8003d88 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8003d84:	2303      	movs	r3, #3
 8003d86:	e1c7      	b.n	8004118 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d88:	4b57      	ldr	r3, [pc, #348]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d1f0      	bne.n	8003d76 <HAL_RCC_OscConfig+0xfe>
 8003d94:	e000      	b.n	8003d98 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d96:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0302 	and.w	r3, r3, #2
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d06f      	beq.n	8003e84 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003da4:	4b50      	ldr	r3, [pc, #320]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	f003 030c 	and.w	r3, r3, #12
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d017      	beq.n	8003de0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003db0:	4b4d      	ldr	r3, [pc, #308]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003db2:	689b      	ldr	r3, [r3, #8]
 8003db4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003db8:	2b08      	cmp	r3, #8
 8003dba:	d105      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003dbc:	4b4a      	ldr	r3, [pc, #296]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d00b      	beq.n	8003de0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003dc8:	4b47      	ldr	r3, [pc, #284]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003dd0:	2b0c      	cmp	r3, #12
 8003dd2:	d11c      	bne.n	8003e0e <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003dd4:	4b44      	ldr	r3, [pc, #272]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d116      	bne.n	8003e0e <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003de0:	4b41      	ldr	r3, [pc, #260]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0302 	and.w	r3, r3, #2
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d005      	beq.n	8003df8 <HAL_RCC_OscConfig+0x180>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	68db      	ldr	r3, [r3, #12]
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d001      	beq.n	8003df8 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	e18f      	b.n	8004118 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003df8:	493b      	ldr	r1, [pc, #236]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003dfa:	4b3b      	ldr	r3, [pc, #236]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	691b      	ldr	r3, [r3, #16]
 8003e06:	00db      	lsls	r3, r3, #3
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e0c:	e03a      	b.n	8003e84 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d020      	beq.n	8003e58 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e16:	4b35      	ldr	r3, [pc, #212]	; (8003eec <HAL_RCC_OscConfig+0x274>)
 8003e18:	2201      	movs	r2, #1
 8003e1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e1c:	f7fd f8ea 	bl	8000ff4 <HAL_GetTick>
 8003e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e22:	e008      	b.n	8003e36 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e24:	f7fd f8e6 	bl	8000ff4 <HAL_GetTick>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d901      	bls.n	8003e36 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	e170      	b.n	8004118 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e36:	4b2c      	ldr	r3, [pc, #176]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 0302 	and.w	r3, r3, #2
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d0f0      	beq.n	8003e24 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e42:	4929      	ldr	r1, [pc, #164]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003e44:	4b28      	ldr	r3, [pc, #160]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	691b      	ldr	r3, [r3, #16]
 8003e50:	00db      	lsls	r3, r3, #3
 8003e52:	4313      	orrs	r3, r2
 8003e54:	600b      	str	r3, [r1, #0]
 8003e56:	e015      	b.n	8003e84 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e58:	4b24      	ldr	r3, [pc, #144]	; (8003eec <HAL_RCC_OscConfig+0x274>)
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e5e:	f7fd f8c9 	bl	8000ff4 <HAL_GetTick>
 8003e62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e64:	e008      	b.n	8003e78 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e66:	f7fd f8c5 	bl	8000ff4 <HAL_GetTick>
 8003e6a:	4602      	mov	r2, r0
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	1ad3      	subs	r3, r2, r3
 8003e70:	2b02      	cmp	r3, #2
 8003e72:	d901      	bls.n	8003e78 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8003e74:	2303      	movs	r3, #3
 8003e76:	e14f      	b.n	8004118 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e78:	4b1b      	ldr	r3, [pc, #108]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 0302 	and.w	r3, r3, #2
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d1f0      	bne.n	8003e66 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0308 	and.w	r3, r3, #8
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d037      	beq.n	8003f00 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	695b      	ldr	r3, [r3, #20]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d016      	beq.n	8003ec6 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e98:	4b15      	ldr	r3, [pc, #84]	; (8003ef0 <HAL_RCC_OscConfig+0x278>)
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e9e:	f7fd f8a9 	bl	8000ff4 <HAL_GetTick>
 8003ea2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ea4:	e008      	b.n	8003eb8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ea6:	f7fd f8a5 	bl	8000ff4 <HAL_GetTick>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	1ad3      	subs	r3, r2, r3
 8003eb0:	2b02      	cmp	r3, #2
 8003eb2:	d901      	bls.n	8003eb8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	e12f      	b.n	8004118 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003eb8:	4b0b      	ldr	r3, [pc, #44]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003eba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ebc:	f003 0302 	and.w	r3, r3, #2
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d0f0      	beq.n	8003ea6 <HAL_RCC_OscConfig+0x22e>
 8003ec4:	e01c      	b.n	8003f00 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ec6:	4b0a      	ldr	r3, [pc, #40]	; (8003ef0 <HAL_RCC_OscConfig+0x278>)
 8003ec8:	2200      	movs	r2, #0
 8003eca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ecc:	f7fd f892 	bl	8000ff4 <HAL_GetTick>
 8003ed0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ed2:	e00f      	b.n	8003ef4 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ed4:	f7fd f88e 	bl	8000ff4 <HAL_GetTick>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	1ad3      	subs	r3, r2, r3
 8003ede:	2b02      	cmp	r3, #2
 8003ee0:	d908      	bls.n	8003ef4 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e118      	b.n	8004118 <HAL_RCC_OscConfig+0x4a0>
 8003ee6:	bf00      	nop
 8003ee8:	40023800 	.word	0x40023800
 8003eec:	42470000 	.word	0x42470000
 8003ef0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ef4:	4b8a      	ldr	r3, [pc, #552]	; (8004120 <HAL_RCC_OscConfig+0x4a8>)
 8003ef6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ef8:	f003 0302 	and.w	r3, r3, #2
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d1e9      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0304 	and.w	r3, r3, #4
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	f000 8097 	beq.w	800403c <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f12:	4b83      	ldr	r3, [pc, #524]	; (8004120 <HAL_RCC_OscConfig+0x4a8>)
 8003f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d10f      	bne.n	8003f3e <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f1e:	2300      	movs	r3, #0
 8003f20:	60fb      	str	r3, [r7, #12]
 8003f22:	4a7f      	ldr	r2, [pc, #508]	; (8004120 <HAL_RCC_OscConfig+0x4a8>)
 8003f24:	4b7e      	ldr	r3, [pc, #504]	; (8004120 <HAL_RCC_OscConfig+0x4a8>)
 8003f26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f2c:	6413      	str	r3, [r2, #64]	; 0x40
 8003f2e:	4b7c      	ldr	r3, [pc, #496]	; (8004120 <HAL_RCC_OscConfig+0x4a8>)
 8003f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f36:	60fb      	str	r3, [r7, #12]
 8003f38:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f3e:	4b79      	ldr	r3, [pc, #484]	; (8004124 <HAL_RCC_OscConfig+0x4ac>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d118      	bne.n	8003f7c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f4a:	4a76      	ldr	r2, [pc, #472]	; (8004124 <HAL_RCC_OscConfig+0x4ac>)
 8003f4c:	4b75      	ldr	r3, [pc, #468]	; (8004124 <HAL_RCC_OscConfig+0x4ac>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f56:	f7fd f84d 	bl	8000ff4 <HAL_GetTick>
 8003f5a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f5c:	e008      	b.n	8003f70 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f5e:	f7fd f849 	bl	8000ff4 <HAL_GetTick>
 8003f62:	4602      	mov	r2, r0
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	1ad3      	subs	r3, r2, r3
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d901      	bls.n	8003f70 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e0d3      	b.n	8004118 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f70:	4b6c      	ldr	r3, [pc, #432]	; (8004124 <HAL_RCC_OscConfig+0x4ac>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d0f0      	beq.n	8003f5e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d106      	bne.n	8003f92 <HAL_RCC_OscConfig+0x31a>
 8003f84:	4a66      	ldr	r2, [pc, #408]	; (8004120 <HAL_RCC_OscConfig+0x4a8>)
 8003f86:	4b66      	ldr	r3, [pc, #408]	; (8004120 <HAL_RCC_OscConfig+0x4a8>)
 8003f88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f8a:	f043 0301 	orr.w	r3, r3, #1
 8003f8e:	6713      	str	r3, [r2, #112]	; 0x70
 8003f90:	e01c      	b.n	8003fcc <HAL_RCC_OscConfig+0x354>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	2b05      	cmp	r3, #5
 8003f98:	d10c      	bne.n	8003fb4 <HAL_RCC_OscConfig+0x33c>
 8003f9a:	4a61      	ldr	r2, [pc, #388]	; (8004120 <HAL_RCC_OscConfig+0x4a8>)
 8003f9c:	4b60      	ldr	r3, [pc, #384]	; (8004120 <HAL_RCC_OscConfig+0x4a8>)
 8003f9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fa0:	f043 0304 	orr.w	r3, r3, #4
 8003fa4:	6713      	str	r3, [r2, #112]	; 0x70
 8003fa6:	4a5e      	ldr	r2, [pc, #376]	; (8004120 <HAL_RCC_OscConfig+0x4a8>)
 8003fa8:	4b5d      	ldr	r3, [pc, #372]	; (8004120 <HAL_RCC_OscConfig+0x4a8>)
 8003faa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fac:	f043 0301 	orr.w	r3, r3, #1
 8003fb0:	6713      	str	r3, [r2, #112]	; 0x70
 8003fb2:	e00b      	b.n	8003fcc <HAL_RCC_OscConfig+0x354>
 8003fb4:	4a5a      	ldr	r2, [pc, #360]	; (8004120 <HAL_RCC_OscConfig+0x4a8>)
 8003fb6:	4b5a      	ldr	r3, [pc, #360]	; (8004120 <HAL_RCC_OscConfig+0x4a8>)
 8003fb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fba:	f023 0301 	bic.w	r3, r3, #1
 8003fbe:	6713      	str	r3, [r2, #112]	; 0x70
 8003fc0:	4a57      	ldr	r2, [pc, #348]	; (8004120 <HAL_RCC_OscConfig+0x4a8>)
 8003fc2:	4b57      	ldr	r3, [pc, #348]	; (8004120 <HAL_RCC_OscConfig+0x4a8>)
 8003fc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fc6:	f023 0304 	bic.w	r3, r3, #4
 8003fca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d015      	beq.n	8004000 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fd4:	f7fd f80e 	bl	8000ff4 <HAL_GetTick>
 8003fd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fda:	e00a      	b.n	8003ff2 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fdc:	f7fd f80a 	bl	8000ff4 <HAL_GetTick>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	1ad3      	subs	r3, r2, r3
 8003fe6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d901      	bls.n	8003ff2 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8003fee:	2303      	movs	r3, #3
 8003ff0:	e092      	b.n	8004118 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ff2:	4b4b      	ldr	r3, [pc, #300]	; (8004120 <HAL_RCC_OscConfig+0x4a8>)
 8003ff4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ff6:	f003 0302 	and.w	r3, r3, #2
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d0ee      	beq.n	8003fdc <HAL_RCC_OscConfig+0x364>
 8003ffe:	e014      	b.n	800402a <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004000:	f7fc fff8 	bl	8000ff4 <HAL_GetTick>
 8004004:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004006:	e00a      	b.n	800401e <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004008:	f7fc fff4 	bl	8000ff4 <HAL_GetTick>
 800400c:	4602      	mov	r2, r0
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	f241 3288 	movw	r2, #5000	; 0x1388
 8004016:	4293      	cmp	r3, r2
 8004018:	d901      	bls.n	800401e <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 800401a:	2303      	movs	r3, #3
 800401c:	e07c      	b.n	8004118 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800401e:	4b40      	ldr	r3, [pc, #256]	; (8004120 <HAL_RCC_OscConfig+0x4a8>)
 8004020:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004022:	f003 0302 	and.w	r3, r3, #2
 8004026:	2b00      	cmp	r3, #0
 8004028:	d1ee      	bne.n	8004008 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800402a:	7dfb      	ldrb	r3, [r7, #23]
 800402c:	2b01      	cmp	r3, #1
 800402e:	d105      	bne.n	800403c <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004030:	4a3b      	ldr	r2, [pc, #236]	; (8004120 <HAL_RCC_OscConfig+0x4a8>)
 8004032:	4b3b      	ldr	r3, [pc, #236]	; (8004120 <HAL_RCC_OscConfig+0x4a8>)
 8004034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004036:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800403a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	699b      	ldr	r3, [r3, #24]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d068      	beq.n	8004116 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004044:	4b36      	ldr	r3, [pc, #216]	; (8004120 <HAL_RCC_OscConfig+0x4a8>)
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	f003 030c 	and.w	r3, r3, #12
 800404c:	2b08      	cmp	r3, #8
 800404e:	d060      	beq.n	8004112 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	699b      	ldr	r3, [r3, #24]
 8004054:	2b02      	cmp	r3, #2
 8004056:	d145      	bne.n	80040e4 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004058:	4b33      	ldr	r3, [pc, #204]	; (8004128 <HAL_RCC_OscConfig+0x4b0>)
 800405a:	2200      	movs	r2, #0
 800405c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800405e:	f7fc ffc9 	bl	8000ff4 <HAL_GetTick>
 8004062:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004064:	e008      	b.n	8004078 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004066:	f7fc ffc5 	bl	8000ff4 <HAL_GetTick>
 800406a:	4602      	mov	r2, r0
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	1ad3      	subs	r3, r2, r3
 8004070:	2b02      	cmp	r3, #2
 8004072:	d901      	bls.n	8004078 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8004074:	2303      	movs	r3, #3
 8004076:	e04f      	b.n	8004118 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004078:	4b29      	ldr	r3, [pc, #164]	; (8004120 <HAL_RCC_OscConfig+0x4a8>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004080:	2b00      	cmp	r3, #0
 8004082:	d1f0      	bne.n	8004066 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004084:	4926      	ldr	r1, [pc, #152]	; (8004120 <HAL_RCC_OscConfig+0x4a8>)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	69da      	ldr	r2, [r3, #28]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6a1b      	ldr	r3, [r3, #32]
 800408e:	431a      	orrs	r2, r3
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004094:	019b      	lsls	r3, r3, #6
 8004096:	431a      	orrs	r2, r3
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800409c:	085b      	lsrs	r3, r3, #1
 800409e:	3b01      	subs	r3, #1
 80040a0:	041b      	lsls	r3, r3, #16
 80040a2:	431a      	orrs	r2, r3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040a8:	061b      	lsls	r3, r3, #24
 80040aa:	431a      	orrs	r2, r3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b0:	071b      	lsls	r3, r3, #28
 80040b2:	4313      	orrs	r3, r2
 80040b4:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040b6:	4b1c      	ldr	r3, [pc, #112]	; (8004128 <HAL_RCC_OscConfig+0x4b0>)
 80040b8:	2201      	movs	r2, #1
 80040ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040bc:	f7fc ff9a 	bl	8000ff4 <HAL_GetTick>
 80040c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040c2:	e008      	b.n	80040d6 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040c4:	f7fc ff96 	bl	8000ff4 <HAL_GetTick>
 80040c8:	4602      	mov	r2, r0
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	1ad3      	subs	r3, r2, r3
 80040ce:	2b02      	cmp	r3, #2
 80040d0:	d901      	bls.n	80040d6 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 80040d2:	2303      	movs	r3, #3
 80040d4:	e020      	b.n	8004118 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040d6:	4b12      	ldr	r3, [pc, #72]	; (8004120 <HAL_RCC_OscConfig+0x4a8>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d0f0      	beq.n	80040c4 <HAL_RCC_OscConfig+0x44c>
 80040e2:	e018      	b.n	8004116 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040e4:	4b10      	ldr	r3, [pc, #64]	; (8004128 <HAL_RCC_OscConfig+0x4b0>)
 80040e6:	2200      	movs	r2, #0
 80040e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ea:	f7fc ff83 	bl	8000ff4 <HAL_GetTick>
 80040ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040f0:	e008      	b.n	8004104 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040f2:	f7fc ff7f 	bl	8000ff4 <HAL_GetTick>
 80040f6:	4602      	mov	r2, r0
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	1ad3      	subs	r3, r2, r3
 80040fc:	2b02      	cmp	r3, #2
 80040fe:	d901      	bls.n	8004104 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8004100:	2303      	movs	r3, #3
 8004102:	e009      	b.n	8004118 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004104:	4b06      	ldr	r3, [pc, #24]	; (8004120 <HAL_RCC_OscConfig+0x4a8>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800410c:	2b00      	cmp	r3, #0
 800410e:	d1f0      	bne.n	80040f2 <HAL_RCC_OscConfig+0x47a>
 8004110:	e001      	b.n	8004116 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e000      	b.n	8004118 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8004116:	2300      	movs	r3, #0
}
 8004118:	4618      	mov	r0, r3
 800411a:	3718      	adds	r7, #24
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}
 8004120:	40023800 	.word	0x40023800
 8004124:	40007000 	.word	0x40007000
 8004128:	42470060 	.word	0x42470060

0800412c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b082      	sub	sp, #8
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d101      	bne.n	800413e <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e083      	b.n	8004246 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	7f5b      	ldrb	r3, [r3, #29]
 8004142:	b2db      	uxtb	r3, r3
 8004144:	2b00      	cmp	r3, #0
 8004146:	d105      	bne.n	8004154 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2200      	movs	r2, #0
 800414c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f006 fad2 	bl	800a6f8 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2202      	movs	r2, #2
 8004158:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	22ca      	movs	r2, #202	; 0xca
 8004160:	625a      	str	r2, [r3, #36]	; 0x24
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	2253      	movs	r2, #83	; 0x53
 8004168:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800416a:	6878      	ldr	r0, [r7, #4]
 800416c:	f000 fa59 	bl	8004622 <RTC_EnterInitMode>
 8004170:	4603      	mov	r3, r0
 8004172:	2b00      	cmp	r3, #0
 8004174:	d008      	beq.n	8004188 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	22ff      	movs	r2, #255	; 0xff
 800417c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2204      	movs	r2, #4
 8004182:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	e05e      	b.n	8004246 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004196:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800419a:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	687a      	ldr	r2, [r7, #4]
 80041a2:	6812      	ldr	r2, [r2, #0]
 80041a4:	6891      	ldr	r1, [r2, #8]
 80041a6:	687a      	ldr	r2, [r7, #4]
 80041a8:	6850      	ldr	r0, [r2, #4]
 80041aa:	687a      	ldr	r2, [r7, #4]
 80041ac:	6912      	ldr	r2, [r2, #16]
 80041ae:	4310      	orrs	r0, r2
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	6952      	ldr	r2, [r2, #20]
 80041b4:	4302      	orrs	r2, r0
 80041b6:	430a      	orrs	r2, r1
 80041b8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	687a      	ldr	r2, [r7, #4]
 80041c0:	68d2      	ldr	r2, [r2, #12]
 80041c2:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	687a      	ldr	r2, [r7, #4]
 80041ca:	6812      	ldr	r2, [r2, #0]
 80041cc:	6911      	ldr	r1, [r2, #16]
 80041ce:	687a      	ldr	r2, [r7, #4]
 80041d0:	6892      	ldr	r2, [r2, #8]
 80041d2:	0412      	lsls	r2, r2, #16
 80041d4:	430a      	orrs	r2, r1
 80041d6:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	687a      	ldr	r2, [r7, #4]
 80041de:	6812      	ldr	r2, [r2, #0]
 80041e0:	68d2      	ldr	r2, [r2, #12]
 80041e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80041e6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	f003 0320 	and.w	r3, r3, #32
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d10e      	bne.n	8004214 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f000 f9eb 	bl	80045d2 <HAL_RTC_WaitForSynchro>
 80041fc:	4603      	mov	r3, r0
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d008      	beq.n	8004214 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	22ff      	movs	r2, #255	; 0xff
 8004208:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2204      	movs	r2, #4
 800420e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8004210:	2301      	movs	r3, #1
 8004212:	e018      	b.n	8004246 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	687a      	ldr	r2, [r7, #4]
 800421a:	6812      	ldr	r2, [r2, #0]
 800421c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800421e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004222:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	687a      	ldr	r2, [r7, #4]
 800422a:	6812      	ldr	r2, [r2, #0]
 800422c:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800422e:	687a      	ldr	r2, [r7, #4]
 8004230:	6992      	ldr	r2, [r2, #24]
 8004232:	430a      	orrs	r2, r1
 8004234:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	22ff      	movs	r2, #255	; 0xff
 800423c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2201      	movs	r2, #1
 8004242:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8004244:	2300      	movs	r3, #0
  }
}
 8004246:	4618      	mov	r0, r3
 8004248:	3708      	adds	r7, #8
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}

0800424e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800424e:	b590      	push	{r4, r7, lr}
 8004250:	b087      	sub	sp, #28
 8004252:	af00      	add	r7, sp, #0
 8004254:	60f8      	str	r0, [r7, #12]
 8004256:	60b9      	str	r1, [r7, #8]
 8004258:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800425a:	2300      	movs	r3, #0
 800425c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	7f1b      	ldrb	r3, [r3, #28]
 8004262:	2b01      	cmp	r3, #1
 8004264:	d101      	bne.n	800426a <HAL_RTC_SetTime+0x1c>
 8004266:	2302      	movs	r3, #2
 8004268:	e0aa      	b.n	80043c0 <HAL_RTC_SetTime+0x172>
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2201      	movs	r2, #1
 800426e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2202      	movs	r2, #2
 8004274:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d126      	bne.n	80042ca <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004286:	2b00      	cmp	r3, #0
 8004288:	d102      	bne.n	8004290 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	2200      	movs	r2, #0
 800428e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	781b      	ldrb	r3, [r3, #0]
 8004294:	4618      	mov	r0, r3
 8004296:	f000 f9f0 	bl	800467a <RTC_ByteToBcd2>
 800429a:	4603      	mov	r3, r0
 800429c:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	785b      	ldrb	r3, [r3, #1]
 80042a2:	4618      	mov	r0, r3
 80042a4:	f000 f9e9 	bl	800467a <RTC_ByteToBcd2>
 80042a8:	4603      	mov	r3, r0
 80042aa:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80042ac:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	789b      	ldrb	r3, [r3, #2]
 80042b2:	4618      	mov	r0, r3
 80042b4:	f000 f9e1 	bl	800467a <RTC_ByteToBcd2>
 80042b8:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80042ba:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	78db      	ldrb	r3, [r3, #3]
 80042c2:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80042c4:	4313      	orrs	r3, r2
 80042c6:	617b      	str	r3, [r7, #20]
 80042c8:	e018      	b.n	80042fc <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	689b      	ldr	r3, [r3, #8]
 80042d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d102      	bne.n	80042de <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	2200      	movs	r2, #0
 80042dc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	781b      	ldrb	r3, [r3, #0]
 80042e2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	785b      	ldrb	r3, [r3, #1]
 80042e8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80042ea:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80042ec:	68ba      	ldr	r2, [r7, #8]
 80042ee:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80042f0:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	78db      	ldrb	r3, [r3, #3]
 80042f6:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80042f8:	4313      	orrs	r3, r2
 80042fa:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	22ca      	movs	r2, #202	; 0xca
 8004302:	625a      	str	r2, [r3, #36]	; 0x24
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	2253      	movs	r2, #83	; 0x53
 800430a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800430c:	68f8      	ldr	r0, [r7, #12]
 800430e:	f000 f988 	bl	8004622 <RTC_EnterInitMode>
 8004312:	4603      	mov	r3, r0
 8004314:	2b00      	cmp	r3, #0
 8004316:	d00b      	beq.n	8004330 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	22ff      	movs	r2, #255	; 0xff
 800431e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2204      	movs	r2, #4
 8004324:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2200      	movs	r2, #0
 800432a:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e047      	b.n	80043c0 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800433a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800433e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	68fa      	ldr	r2, [r7, #12]
 8004346:	6812      	ldr	r2, [r2, #0]
 8004348:	6892      	ldr	r2, [r2, #8]
 800434a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800434e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	68fa      	ldr	r2, [r7, #12]
 8004356:	6812      	ldr	r2, [r2, #0]
 8004358:	6891      	ldr	r1, [r2, #8]
 800435a:	68ba      	ldr	r2, [r7, #8]
 800435c:	68d0      	ldr	r0, [r2, #12]
 800435e:	68ba      	ldr	r2, [r7, #8]
 8004360:	6912      	ldr	r2, [r2, #16]
 8004362:	4302      	orrs	r2, r0
 8004364:	430a      	orrs	r2, r1
 8004366:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	68fa      	ldr	r2, [r7, #12]
 800436e:	6812      	ldr	r2, [r2, #0]
 8004370:	68d2      	ldr	r2, [r2, #12]
 8004372:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004376:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	f003 0320 	and.w	r3, r3, #32
 8004382:	2b00      	cmp	r3, #0
 8004384:	d111      	bne.n	80043aa <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004386:	68f8      	ldr	r0, [r7, #12]
 8004388:	f000 f923 	bl	80045d2 <HAL_RTC_WaitForSynchro>
 800438c:	4603      	mov	r3, r0
 800438e:	2b00      	cmp	r3, #0
 8004390:	d00b      	beq.n	80043aa <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	22ff      	movs	r2, #255	; 0xff
 8004398:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2204      	movs	r2, #4
 800439e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2200      	movs	r2, #0
 80043a4:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e00a      	b.n	80043c0 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	22ff      	movs	r2, #255	; 0xff
 80043b0:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2201      	movs	r2, #1
 80043b6:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2200      	movs	r2, #0
 80043bc:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 80043be:	2300      	movs	r3, #0
  }
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	371c      	adds	r7, #28
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd90      	pop	{r4, r7, pc}

080043c8 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b086      	sub	sp, #24
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	60b9      	str	r1, [r7, #8]
 80043d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80043d4:	2300      	movs	r3, #0
 80043d6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	691b      	ldr	r3, [r3, #16]
 80043e8:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80043fa:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80043fe:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	0c1b      	lsrs	r3, r3, #16
 8004404:	b2db      	uxtb	r3, r3
 8004406:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800440a:	b2da      	uxtb	r2, r3
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	0a1b      	lsrs	r3, r3, #8
 8004414:	b2db      	uxtb	r3, r3
 8004416:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800441a:	b2da      	uxtb	r2, r3
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	b2db      	uxtb	r3, r3
 8004424:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004428:	b2da      	uxtb	r2, r3
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	0c1b      	lsrs	r3, r3, #16
 8004432:	b2db      	uxtb	r3, r3
 8004434:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004438:	b2da      	uxtb	r2, r3
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d11a      	bne.n	800447a <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	781b      	ldrb	r3, [r3, #0]
 8004448:	4618      	mov	r0, r3
 800444a:	f000 f934 	bl	80046b6 <RTC_Bcd2ToByte>
 800444e:	4603      	mov	r3, r0
 8004450:	461a      	mov	r2, r3
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	785b      	ldrb	r3, [r3, #1]
 800445a:	4618      	mov	r0, r3
 800445c:	f000 f92b 	bl	80046b6 <RTC_Bcd2ToByte>
 8004460:	4603      	mov	r3, r0
 8004462:	461a      	mov	r2, r3
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	789b      	ldrb	r3, [r3, #2]
 800446c:	4618      	mov	r0, r3
 800446e:	f000 f922 	bl	80046b6 <RTC_Bcd2ToByte>
 8004472:	4603      	mov	r3, r0
 8004474:	461a      	mov	r2, r3
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800447a:	2300      	movs	r3, #0
}
 800447c:	4618      	mov	r0, r3
 800447e:	3718      	adds	r7, #24
 8004480:	46bd      	mov	sp, r7
 8004482:	bd80      	pop	{r7, pc}

08004484 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004484:	b590      	push	{r4, r7, lr}
 8004486:	b087      	sub	sp, #28
 8004488:	af00      	add	r7, sp, #0
 800448a:	60f8      	str	r0, [r7, #12]
 800448c:	60b9      	str	r1, [r7, #8]
 800448e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004490:	2300      	movs	r3, #0
 8004492:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	7f1b      	ldrb	r3, [r3, #28]
 8004498:	2b01      	cmp	r3, #1
 800449a:	d101      	bne.n	80044a0 <HAL_RTC_SetDate+0x1c>
 800449c:	2302      	movs	r3, #2
 800449e:	e094      	b.n	80045ca <HAL_RTC_SetDate+0x146>
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2201      	movs	r2, #1
 80044a4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2202      	movs	r2, #2
 80044aa:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d10e      	bne.n	80044d0 <HAL_RTC_SetDate+0x4c>
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	785b      	ldrb	r3, [r3, #1]
 80044b6:	f003 0310 	and.w	r3, r3, #16
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d008      	beq.n	80044d0 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	785b      	ldrb	r3, [r3, #1]
 80044c2:	f023 0310 	bic.w	r3, r3, #16
 80044c6:	b2db      	uxtb	r3, r3
 80044c8:	330a      	adds	r3, #10
 80044ca:	b2da      	uxtb	r2, r3
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d11c      	bne.n	8004510 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	78db      	ldrb	r3, [r3, #3]
 80044da:	4618      	mov	r0, r3
 80044dc:	f000 f8cd 	bl	800467a <RTC_ByteToBcd2>
 80044e0:	4603      	mov	r3, r0
 80044e2:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	785b      	ldrb	r3, [r3, #1]
 80044e8:	4618      	mov	r0, r3
 80044ea:	f000 f8c6 	bl	800467a <RTC_ByteToBcd2>
 80044ee:	4603      	mov	r3, r0
 80044f0:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80044f2:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	789b      	ldrb	r3, [r3, #2]
 80044f8:	4618      	mov	r0, r3
 80044fa:	f000 f8be 	bl	800467a <RTC_ByteToBcd2>
 80044fe:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8004500:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	781b      	ldrb	r3, [r3, #0]
 8004508:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800450a:	4313      	orrs	r3, r2
 800450c:	617b      	str	r3, [r7, #20]
 800450e:	e00e      	b.n	800452e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	78db      	ldrb	r3, [r3, #3]
 8004514:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	785b      	ldrb	r3, [r3, #1]
 800451a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800451c:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800451e:	68ba      	ldr	r2, [r7, #8]
 8004520:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8004522:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	781b      	ldrb	r3, [r3, #0]
 8004528:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800452a:	4313      	orrs	r3, r2
 800452c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	22ca      	movs	r2, #202	; 0xca
 8004534:	625a      	str	r2, [r3, #36]	; 0x24
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	2253      	movs	r2, #83	; 0x53
 800453c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800453e:	68f8      	ldr	r0, [r7, #12]
 8004540:	f000 f86f 	bl	8004622 <RTC_EnterInitMode>
 8004544:	4603      	mov	r3, r0
 8004546:	2b00      	cmp	r3, #0
 8004548:	d00b      	beq.n	8004562 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	22ff      	movs	r2, #255	; 0xff
 8004550:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	2204      	movs	r2, #4
 8004556:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2200      	movs	r2, #0
 800455c:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	e033      	b.n	80045ca <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800456c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004570:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	68fa      	ldr	r2, [r7, #12]
 8004578:	6812      	ldr	r2, [r2, #0]
 800457a:	68d2      	ldr	r2, [r2, #12]
 800457c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004580:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	f003 0320 	and.w	r3, r3, #32
 800458c:	2b00      	cmp	r3, #0
 800458e:	d111      	bne.n	80045b4 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004590:	68f8      	ldr	r0, [r7, #12]
 8004592:	f000 f81e 	bl	80045d2 <HAL_RTC_WaitForSynchro>
 8004596:	4603      	mov	r3, r0
 8004598:	2b00      	cmp	r3, #0
 800459a:	d00b      	beq.n	80045b4 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	22ff      	movs	r2, #255	; 0xff
 80045a2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2204      	movs	r2, #4
 80045a8:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2200      	movs	r2, #0
 80045ae:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e00a      	b.n	80045ca <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	22ff      	movs	r2, #255	; 0xff
 80045ba:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2201      	movs	r2, #1
 80045c0:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2200      	movs	r2, #0
 80045c6:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80045c8:	2300      	movs	r3, #0
  }
}
 80045ca:	4618      	mov	r0, r3
 80045cc:	371c      	adds	r7, #28
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd90      	pop	{r4, r7, pc}

080045d2 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80045d2:	b580      	push	{r7, lr}
 80045d4:	b084      	sub	sp, #16
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80045da:	2300      	movs	r3, #0
 80045dc:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	687a      	ldr	r2, [r7, #4]
 80045e4:	6812      	ldr	r2, [r2, #0]
 80045e6:	68d2      	ldr	r2, [r2, #12]
 80045e8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80045ec:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80045ee:	f7fc fd01 	bl	8000ff4 <HAL_GetTick>
 80045f2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80045f4:	e009      	b.n	800460a <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80045f6:	f7fc fcfd 	bl	8000ff4 <HAL_GetTick>
 80045fa:	4602      	mov	r2, r0
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	1ad3      	subs	r3, r2, r3
 8004600:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004604:	d901      	bls.n	800460a <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8004606:	2303      	movs	r3, #3
 8004608:	e007      	b.n	800461a <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	68db      	ldr	r3, [r3, #12]
 8004610:	f003 0320 	and.w	r3, r3, #32
 8004614:	2b00      	cmp	r3, #0
 8004616:	d0ee      	beq.n	80045f6 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8004618:	2300      	movs	r3, #0
}
 800461a:	4618      	mov	r0, r3
 800461c:	3710      	adds	r7, #16
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}

08004622 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8004622:	b580      	push	{r7, lr}
 8004624:	b084      	sub	sp, #16
 8004626:	af00      	add	r7, sp, #0
 8004628:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800462a:	2300      	movs	r3, #0
 800462c:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	68db      	ldr	r3, [r3, #12]
 8004634:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004638:	2b00      	cmp	r3, #0
 800463a:	d119      	bne.n	8004670 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f04f 32ff 	mov.w	r2, #4294967295
 8004644:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004646:	f7fc fcd5 	bl	8000ff4 <HAL_GetTick>
 800464a:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800464c:	e009      	b.n	8004662 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800464e:	f7fc fcd1 	bl	8000ff4 <HAL_GetTick>
 8004652:	4602      	mov	r2, r0
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	1ad3      	subs	r3, r2, r3
 8004658:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800465c:	d901      	bls.n	8004662 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800465e:	2303      	movs	r3, #3
 8004660:	e007      	b.n	8004672 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	68db      	ldr	r3, [r3, #12]
 8004668:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800466c:	2b00      	cmp	r3, #0
 800466e:	d0ee      	beq.n	800464e <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8004670:	2300      	movs	r3, #0
}
 8004672:	4618      	mov	r0, r3
 8004674:	3710      	adds	r7, #16
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}

0800467a <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800467a:	b480      	push	{r7}
 800467c:	b085      	sub	sp, #20
 800467e:	af00      	add	r7, sp, #0
 8004680:	4603      	mov	r3, r0
 8004682:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004684:	2300      	movs	r3, #0
 8004686:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8004688:	e005      	b.n	8004696 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	3301      	adds	r3, #1
 800468e:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8004690:	79fb      	ldrb	r3, [r7, #7]
 8004692:	3b0a      	subs	r3, #10
 8004694:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8004696:	79fb      	ldrb	r3, [r7, #7]
 8004698:	2b09      	cmp	r3, #9
 800469a:	d8f6      	bhi.n	800468a <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	b2db      	uxtb	r3, r3
 80046a0:	011b      	lsls	r3, r3, #4
 80046a2:	b2da      	uxtb	r2, r3
 80046a4:	79fb      	ldrb	r3, [r7, #7]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	b2db      	uxtb	r3, r3
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3714      	adds	r7, #20
 80046ae:	46bd      	mov	sp, r7
 80046b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b4:	4770      	bx	lr

080046b6 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80046b6:	b480      	push	{r7}
 80046b8:	b085      	sub	sp, #20
 80046ba:	af00      	add	r7, sp, #0
 80046bc:	4603      	mov	r3, r0
 80046be:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80046c0:	2300      	movs	r3, #0
 80046c2:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80046c4:	79fb      	ldrb	r3, [r7, #7]
 80046c6:	091b      	lsrs	r3, r3, #4
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	461a      	mov	r2, r3
 80046cc:	4613      	mov	r3, r2
 80046ce:	009b      	lsls	r3, r3, #2
 80046d0:	4413      	add	r3, r2
 80046d2:	005b      	lsls	r3, r3, #1
 80046d4:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80046d6:	79fb      	ldrb	r3, [r7, #7]
 80046d8:	f003 030f 	and.w	r3, r3, #15
 80046dc:	b2da      	uxtb	r2, r3
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	4413      	add	r3, r2
 80046e4:	b2db      	uxtb	r3, r3
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3714      	adds	r7, #20
 80046ea:	46bd      	mov	sp, r7
 80046ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f0:	4770      	bx	lr

080046f2 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80046f2:	b580      	push	{r7, lr}
 80046f4:	b082      	sub	sp, #8
 80046f6:	af00      	add	r7, sp, #0
 80046f8:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d101      	bne.n	8004704 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	e01d      	b.n	8004740 <HAL_SD_Init+0x4e>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800470a:	b2db      	uxtb	r3, r3
 800470c:	2b00      	cmp	r3, #0
 800470e:	d105      	bne.n	800471c <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f006 f804 	bl	800a724 <HAL_SD_MspInit>
#endif
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2203      	movs	r2, #3
 8004720:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  HAL_SD_InitCard(hsd);
 8004724:	6878      	ldr	r0, [r7, #4]
 8004726:	f000 f80f 	bl	8004748 <HAL_SD_InitCard>

  /* Initialize the error code */
  hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2200      	movs	r2, #0
 800472e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2200      	movs	r2, #0
 8004734:	631a      	str	r2, [r3, #48]	; 0x30
                                                                                     
  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2201      	movs	r2, #1
 800473a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800473e:	2300      	movs	r3, #0
}
 8004740:	4618      	mov	r0, r3
 8004742:	3708      	adds	r7, #8
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}

08004748 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card 
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004748:	b5b0      	push	{r4, r5, r7, lr}
 800474a:	b08e      	sub	sp, #56	; 0x38
 800474c:	af04      	add	r7, sp, #16
 800474e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004750:	2300      	movs	r3, #0
 8004752:	627b      	str	r3, [r7, #36]	; 0x24
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8004754:	2300      	movs	r3, #0
 8004756:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8004758:	2300      	movs	r3, #0
 800475a:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800475c:	2300      	movs	r3, #0
 800475e:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8004760:	2300      	movs	r3, #0
 8004762:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004764:	2300      	movs	r3, #0
 8004766:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8004768:	2376      	movs	r3, #118	; 0x76
 800476a:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681d      	ldr	r5, [r3, #0]
 8004770:	466c      	mov	r4, sp
 8004772:	f107 0318 	add.w	r3, r7, #24
 8004776:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800477a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800477e:	f107 030c 	add.w	r3, r7, #12
 8004782:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004784:	4628      	mov	r0, r5
 8004786:	f002 fe8b 	bl	80074a0 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd); 
 800478a:	4b1c      	ldr	r3, [pc, #112]	; (80047fc <HAL_SD_InitCard+0xb4>)
 800478c:	2200      	movs	r2, #0
 800478e:	601a      	str	r2, [r3, #0]
  
  /* Set Power State to ON */
  SDIO_PowerState_ON(hsd->Instance);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4618      	mov	r0, r3
 8004796:	f002 fecc 	bl	8007532 <SDIO_PowerState_ON>
  
  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800479a:	4b18      	ldr	r3, [pc, #96]	; (80047fc <HAL_SD_InitCard+0xb4>)
 800479c:	2201      	movs	r2, #1
 800479e:	601a      	str	r2, [r3, #0]
  
  /* Required power up waiting time before starting the SD initialization 
  sequence */
  HAL_Delay(2U);
 80047a0:	2002      	movs	r0, #2
 80047a2:	f7fc fc33 	bl	800100c <HAL_Delay>
  
  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f000 fee8 	bl	800557c <SD_PowerON>
 80047ac:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80047ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d00b      	beq.n	80047cc <HAL_SD_InitCard+0x84>
  {
    hsd->State = HAL_SD_STATE_READY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047c2:	431a      	orrs	r2, r3
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e013      	b.n	80047f4 <HAL_SD_InitCard+0xac>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f000 fe0c 	bl	80053ea <SD_InitCard>
 80047d2:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80047d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d00b      	beq.n	80047f2 <HAL_SD_InitCard+0xaa>
  {
    hsd->State = HAL_SD_STATE_READY;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2201      	movs	r2, #1
 80047de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e8:	431a      	orrs	r2, r3
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	e000      	b.n	80047f4 <HAL_SD_InitCard+0xac>
  }

  return HAL_OK;
 80047f2:	2300      	movs	r3, #0
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	3728      	adds	r7, #40	; 0x28
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bdb0      	pop	{r4, r5, r7, pc}
 80047fc:	422580a0 	.word	0x422580a0

08004800 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks Number of SD blocks to read
  * @param  Timeout Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8004800:	b590      	push	{r4, r7, lr}
 8004802:	b08f      	sub	sp, #60	; 0x3c
 8004804:	af00      	add	r7, sp, #0
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	60b9      	str	r1, [r7, #8]
 800480a:	607a      	str	r2, [r7, #4]
 800480c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800480e:	2300      	movs	r3, #0
 8004810:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart = HAL_GetTick();
 8004812:	f7fc fbef 	bl	8000ff4 <HAL_GetTick>
 8004816:	62b8      	str	r0, [r7, #40]	; 0x28
  uint32_t count = 0U, *tempbuff = (uint32_t *)pData;
 8004818:	2300      	movs	r3, #0
 800481a:	633b      	str	r3, [r7, #48]	; 0x30
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if(NULL == pData)
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d107      	bne.n	8004836 <HAL_SD_ReadBlocks+0x36>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800482a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e176      	b.n	8004b24 <HAL_SD_ReadBlocks+0x324>
  }
 
  if(hsd->State == HAL_SD_STATE_READY)
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800483c:	b2db      	uxtb	r3, r3
 800483e:	2b01      	cmp	r3, #1
 8004840:	f040 8169 	bne.w	8004b16 <HAL_SD_ReadBlocks+0x316>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2200      	movs	r2, #0
 8004848:	639a      	str	r2, [r3, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800484a:	687a      	ldr	r2, [r7, #4]
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	441a      	add	r2, r3
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004854:	429a      	cmp	r2, r3
 8004856:	d907      	bls.n	8004868 <HAL_SD_ReadBlocks+0x68>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800485c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	e15d      	b.n	8004b24 <HAL_SD_ReadBlocks+0x324>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	2203      	movs	r2, #3
 800486c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	2200      	movs	r2, #0
 8004876:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800487c:	2b01      	cmp	r3, #1
 800487e:	d002      	beq.n	8004886 <HAL_SD_ReadBlocks+0x86>
    {
      BlockAdd *= 512U;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	025b      	lsls	r3, r3, #9
 8004884:	607b      	str	r3, [r7, #4]
    }
      
    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800488e:	4618      	mov	r0, r3
 8004890:	f002 fee3 	bl	800765a <SDMMC_CmdBlockLength>
 8004894:	6378      	str	r0, [r7, #52]	; 0x34
    if(errorstate != HAL_SD_ERROR_NONE)
 8004896:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004898:	2b00      	cmp	r3, #0
 800489a:	d010      	beq.n	80048be <HAL_SD_ReadBlocks+0xbe>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);      
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80048a4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048ac:	431a      	orrs	r2, r3
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	2201      	movs	r2, #1
 80048b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e132      	b.n	8004b24 <HAL_SD_ReadBlocks+0x324>
    }
    
    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80048be:	f04f 33ff 	mov.w	r3, #4294967295
 80048c2:	613b      	str	r3, [r7, #16]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	025b      	lsls	r3, r3, #9
 80048c8:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80048ca:	2390      	movs	r3, #144	; 0x90
 80048cc:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80048ce:	2302      	movs	r3, #2
 80048d0:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80048d2:	2300      	movs	r3, #0
 80048d4:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDIO_DPSM_ENABLE;
 80048d6:	2301      	movs	r3, #1
 80048d8:	627b      	str	r3, [r7, #36]	; 0x24
    SDIO_ConfigData(hsd->Instance, &config);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f107 0210 	add.w	r2, r7, #16
 80048e2:	4611      	mov	r1, r2
 80048e4:	4618      	mov	r0, r3
 80048e6:	f002 fe8c 	bl	8007602 <SDIO_ConfigData>
    
    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	2b01      	cmp	r3, #1
 80048ee:	d90a      	bls.n	8004906 <HAL_SD_ReadBlocks+0x106>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2202      	movs	r2, #2
 80048f4:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Read Multi Block command */ 
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, BlockAdd);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	6879      	ldr	r1, [r7, #4]
 80048fc:	4618      	mov	r0, r3
 80048fe:	f002 fef4 	bl	80076ea <SDMMC_CmdReadMultiBlock>
 8004902:	6378      	str	r0, [r7, #52]	; 0x34
 8004904:	e009      	b.n	800491a <HAL_SD_ReadBlocks+0x11a>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2201      	movs	r2, #1
 800490a:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, BlockAdd);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	6879      	ldr	r1, [r7, #4]
 8004912:	4618      	mov	r0, r3
 8004914:	f002 fec5 	bl	80076a2 <SDMMC_CmdReadSingleBlock>
 8004918:	6378      	str	r0, [r7, #52]	; 0x34
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800491a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800491c:	2b00      	cmp	r3, #0
 800491e:	d04a      	beq.n	80049b6 <HAL_SD_ReadBlocks+0x1b6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004928:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800492e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004930:	431a      	orrs	r2, r3
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	2201      	movs	r2, #1
 800493a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	e0f0      	b.n	8004b24 <HAL_SD_ReadBlocks+0x324>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_STA_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF))
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004948:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800494c:	2b00      	cmp	r3, #0
 800494e:	d016      	beq.n	800497e <HAL_SD_ReadBlocks+0x17e>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8004950:	2300      	movs	r3, #0
 8004952:	633b      	str	r3, [r7, #48]	; 0x30
 8004954:	e00d      	b.n	8004972 <HAL_SD_ReadBlocks+0x172>
        {
          *(tempbuff + count) = SDIO_ReadFIFO(hsd->Instance);
 8004956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004958:	009b      	lsls	r3, r3, #2
 800495a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800495c:	18d4      	adds	r4, r2, r3
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4618      	mov	r0, r3
 8004964:	f002 fdc7 	bl	80074f6 <SDIO_ReadFIFO>
 8004968:	4603      	mov	r3, r0
 800496a:	6023      	str	r3, [r4, #0]
        for(count = 0U; count < 8U; count++)
 800496c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800496e:	3301      	adds	r3, #1
 8004970:	633b      	str	r3, [r7, #48]	; 0x30
 8004972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004974:	2b07      	cmp	r3, #7
 8004976:	d9ee      	bls.n	8004956 <HAL_SD_ReadBlocks+0x156>
        }
        tempbuff += 8U;
 8004978:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800497a:	3320      	adds	r3, #32
 800497c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 800497e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004980:	2b00      	cmp	r3, #0
 8004982:	d007      	beq.n	8004994 <HAL_SD_ReadBlocks+0x194>
 8004984:	f7fc fb36 	bl	8000ff4 <HAL_GetTick>
 8004988:	4602      	mov	r2, r0
 800498a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800498c:	1ad2      	subs	r2, r2, r3
 800498e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004990:	429a      	cmp	r2, r3
 8004992:	d310      	bcc.n	80049b6 <HAL_SD_ReadBlocks+0x1b6>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800499c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049a2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2201      	movs	r2, #1
 80049ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	e0b6      	b.n	8004b24 <HAL_SD_ReadBlocks+0x324>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049bc:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d0be      	beq.n	8004942 <HAL_SD_ReadBlocks+0x142>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d020      	beq.n	8004a14 <HAL_SD_ReadBlocks+0x214>
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	2b01      	cmp	r3, #1
 80049d6:	d91d      	bls.n	8004a14 <HAL_SD_ReadBlocks+0x214>
    {    
      if(hsd->SdCard.CardType != CARD_SECURED)
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049dc:	2b03      	cmp	r3, #3
 80049de:	d019      	beq.n	8004a14 <HAL_SD_ReadBlocks+0x214>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4618      	mov	r0, r3
 80049e6:	f002 feed 	bl	80077c4 <SDMMC_CmdStopTransfer>
 80049ea:	6378      	str	r0, [r7, #52]	; 0x34
        if(errorstate != HAL_SD_ERROR_NONE)
 80049ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d010      	beq.n	8004a14 <HAL_SD_ReadBlocks+0x214>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80049fa:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a02:	431a      	orrs	r2, r3
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          return HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	e087      	b.n	8004b24 <HAL_SD_ReadBlocks+0x324>
        }
      }
    }
    
    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a1a:	f003 0308 	and.w	r3, r3, #8
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d010      	beq.n	8004a44 <HAL_SD_ReadBlocks+0x244>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004a2a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a30:	f043 0208 	orr.w	r2, r3, #8
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004a40:	2301      	movs	r3, #1
 8004a42:	e06f      	b.n	8004b24 <HAL_SD_ReadBlocks+0x324>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a4a:	f003 0302 	and.w	r3, r3, #2
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d010      	beq.n	8004a74 <HAL_SD_ReadBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004a5a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a60:	f043 0202 	orr.w	r2, r3, #2
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	e057      	b.n	8004b24 <HAL_SD_ReadBlocks+0x324>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a7a:	f003 0320 	and.w	r3, r3, #32
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d037      	beq.n	8004af2 <HAL_SD_ReadBlocks+0x2f2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004a8a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a90:	f043 0220 	orr.w	r2, r3, #32
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e03f      	b.n	8004b24 <HAL_SD_ReadBlocks+0x324>
    }
    
    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)))
    {
      *tempbuff = SDIO_ReadFIFO(hsd->Instance);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	f002 fd24 	bl	80074f6 <SDIO_ReadFIFO>
 8004aae:	4602      	mov	r2, r0
 8004ab0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ab2:	601a      	str	r2, [r3, #0]
      tempbuff++;
 8004ab4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ab6:	3304      	adds	r3, #4
 8004ab8:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 8004aba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d007      	beq.n	8004ad0 <HAL_SD_ReadBlocks+0x2d0>
 8004ac0:	f7fc fa98 	bl	8000ff4 <HAL_GetTick>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ac8:	1ad2      	subs	r2, r2, r3
 8004aca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d310      	bcc.n	8004af2 <HAL_SD_ReadBlocks+0x2f2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);        
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004ad8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ade:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2201      	movs	r2, #1
 8004aea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 8004aee:	2301      	movs	r3, #1
 8004af0:	e018      	b.n	8004b24 <HAL_SD_ReadBlocks+0x324>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)))
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004af8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d1d1      	bne.n	8004aa4 <HAL_SD_ReadBlocks+0x2a4>
      }
    }
    
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004b08:	639a      	str	r2, [r3, #56]	; 0x38
    
    hsd->State = HAL_SD_STATE_READY;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_OK;
 8004b12:	2300      	movs	r3, #0
 8004b14:	e006      	b.n	8004b24 <HAL_SD_ReadBlocks+0x324>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b1a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
  }
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	373c      	adds	r7, #60	; 0x3c
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd90      	pop	{r4, r7, pc}

08004b2c <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks Number of SD blocks to write
  * @param  Timeout Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b08e      	sub	sp, #56	; 0x38
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	60f8      	str	r0, [r7, #12]
 8004b34:	60b9      	str	r1, [r7, #8]
 8004b36:	607a      	str	r2, [r7, #4]
 8004b38:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart = HAL_GetTick();
 8004b3e:	f7fc fa59 	bl	8000ff4 <HAL_GetTick>
 8004b42:	62b8      	str	r0, [r7, #40]	; 0x28
  uint32_t count = 0U;
 8004b44:	2300      	movs	r3, #0
 8004b46:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t *tempbuff = (uint32_t *)pData;
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if(NULL == pData)
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d107      	bne.n	8004b62 <HAL_SD_WriteBlocks+0x36>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b56:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e147      	b.n	8004df2 <HAL_SD_WriteBlocks+0x2c6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	f040 813a 	bne.w	8004de4 <HAL_SD_WriteBlocks+0x2b8>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2200      	movs	r2, #0
 8004b74:	639a      	str	r2, [r3, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004b76:	687a      	ldr	r2, [r7, #4]
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	441a      	add	r2, r3
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d907      	bls.n	8004b94 <HAL_SD_WriteBlocks+0x68>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b88:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	e12e      	b.n	8004df2 <HAL_SD_WriteBlocks+0x2c6>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	2203      	movs	r2, #3
 8004b98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	62da      	str	r2, [r3, #44]	; 0x2c
     
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d002      	beq.n	8004bb2 <HAL_SD_WriteBlocks+0x86>
    {
      BlockAdd *= 512U;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	025b      	lsls	r3, r3, #9
 8004bb0:	607b      	str	r3, [r7, #4]
    }
    
    /* Set Block Size for Card */ 
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f002 fd4d 	bl	800765a <SDMMC_CmdBlockLength>
 8004bc0:	6378      	str	r0, [r7, #52]	; 0x34
    if(errorstate != HAL_SD_ERROR_NONE)
 8004bc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d010      	beq.n	8004bea <HAL_SD_WriteBlocks+0xbe>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004bd0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004bd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bd8:	431a      	orrs	r2, r3
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2201      	movs	r2, #1
 8004be2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	e103      	b.n	8004df2 <HAL_SD_WriteBlocks+0x2c6>
    }
    
    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	2b01      	cmp	r3, #1
 8004bee:	d90a      	bls.n	8004c06 <HAL_SD_WriteBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2220      	movs	r2, #32
 8004bf4:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Write Multi Block command */ 
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, BlockAdd);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	6879      	ldr	r1, [r7, #4]
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f002 fdbc 	bl	800777a <SDMMC_CmdWriteMultiBlock>
 8004c02:	6378      	str	r0, [r7, #52]	; 0x34
 8004c04:	e009      	b.n	8004c1a <HAL_SD_WriteBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2210      	movs	r2, #16
 8004c0a:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, BlockAdd);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	6879      	ldr	r1, [r7, #4]
 8004c12:	4618      	mov	r0, r3
 8004c14:	f002 fd8d 	bl	8007732 <SDMMC_CmdWriteSingleBlock>
 8004c18:	6378      	str	r0, [r7, #52]	; 0x34
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8004c1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d010      	beq.n	8004c42 <HAL_SD_WriteBlocks+0x116>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004c28:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c30:	431a      	orrs	r2, r3
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2201      	movs	r2, #1
 8004c3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e0d7      	b.n	8004df2 <HAL_SD_WriteBlocks+0x2c6>
    }
    
    /* Configure the SD DPSM (Data Path State Machine) */ 
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004c42:	f04f 33ff 	mov.w	r3, #4294967295
 8004c46:	613b      	str	r3, [r7, #16]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	025b      	lsls	r3, r3, #9
 8004c4c:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8004c4e:	2390      	movs	r3, #144	; 0x90
 8004c50:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8004c52:	2300      	movs	r3, #0
 8004c54:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004c56:	2300      	movs	r3, #0
 8004c58:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDIO_DPSM_ENABLE;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	627b      	str	r3, [r7, #36]	; 0x24
    SDIO_ConfigData(hsd->Instance, &config);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f107 0210 	add.w	r2, r7, #16
 8004c66:	4611      	mov	r1, r2
 8004c68:	4618      	mov	r0, r3
 8004c6a:	f002 fcca 	bl	8007602 <SDIO_ConfigData>
    
    /* Write block(s) in polling mode */
#ifdef SDIO_STA_STBITERR
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8004c6e:	e037      	b.n	8004ce0 <HAL_SD_WriteBlocks+0x1b4>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE))
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d014      	beq.n	8004ca8 <HAL_SD_WriteBlocks+0x17c>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8004c7e:	2300      	movs	r3, #0
 8004c80:	633b      	str	r3, [r7, #48]	; 0x30
 8004c82:	e00b      	b.n	8004c9c <HAL_SD_WriteBlocks+0x170>
        {
          SDIO_WriteFIFO(hsd->Instance, (tempbuff + count));
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6818      	ldr	r0, [r3, #0]
 8004c88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c8e:	4413      	add	r3, r2
 8004c90:	4619      	mov	r1, r3
 8004c92:	f002 fc3d 	bl	8007510 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8004c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c98:	3301      	adds	r3, #1
 8004c9a:	633b      	str	r3, [r7, #48]	; 0x30
 8004c9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c9e:	2b07      	cmp	r3, #7
 8004ca0:	d9f0      	bls.n	8004c84 <HAL_SD_WriteBlocks+0x158>
        }
        tempbuff += 8U;
 8004ca2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ca4:	3320      	adds	r3, #32
 8004ca6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 8004ca8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d007      	beq.n	8004cbe <HAL_SD_WriteBlocks+0x192>
 8004cae:	f7fc f9a1 	bl	8000ff4 <HAL_GetTick>
 8004cb2:	4602      	mov	r2, r0
 8004cb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cb6:	1ad2      	subs	r2, r2, r3
 8004cb8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	d310      	bcc.n	8004ce0 <HAL_SD_WriteBlocks+0x1b4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004cc6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ccc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cce:	431a      	orrs	r2, r3
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_TIMEOUT;
 8004cdc:	2303      	movs	r3, #3
 8004cde:	e088      	b.n	8004df2 <HAL_SD_WriteBlocks+0x2c6>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ce6:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d0c0      	beq.n	8004c70 <HAL_SD_WriteBlocks+0x144>
      }
    }
    
    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cf4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d020      	beq.n	8004d3e <HAL_SD_WriteBlocks+0x212>
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d91d      	bls.n	8004d3e <HAL_SD_WriteBlocks+0x212>
    { 
      if(hsd->SdCard.CardType != CARD_SECURED)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d06:	2b03      	cmp	r3, #3
 8004d08:	d019      	beq.n	8004d3e <HAL_SD_WriteBlocks+0x212>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f002 fd58 	bl	80077c4 <SDMMC_CmdStopTransfer>
 8004d14:	6378      	str	r0, [r7, #52]	; 0x34
        if(errorstate != HAL_SD_ERROR_NONE)
 8004d16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d010      	beq.n	8004d3e <HAL_SD_WriteBlocks+0x212>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004d24:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004d2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d2c:	431a      	orrs	r2, r3
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2201      	movs	r2, #1
 8004d36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          return HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e059      	b.n	8004df2 <HAL_SD_WriteBlocks+0x2c6>
        }
      }
    }
    
    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d44:	f003 0308 	and.w	r3, r3, #8
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d010      	beq.n	8004d6e <HAL_SD_WriteBlocks+0x242>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004d54:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d5a:	f043 0208 	orr.w	r2, r3, #8
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2201      	movs	r2, #1
 8004d66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e041      	b.n	8004df2 <HAL_SD_WriteBlocks+0x2c6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d74:	f003 0302 	and.w	r3, r3, #2
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d010      	beq.n	8004d9e <HAL_SD_WriteBlocks+0x272>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004d84:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;      
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d8a:	f043 0202 	orr.w	r2, r3, #2
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2201      	movs	r2, #1
 8004d96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e029      	b.n	8004df2 <HAL_SD_WriteBlocks+0x2c6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004da4:	f003 0310 	and.w	r3, r3, #16
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d010      	beq.n	8004dce <HAL_SD_WriteBlocks+0x2a2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004db4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dba:	f043 0210 	orr.w	r2, r3, #16
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2201      	movs	r2, #1
 8004dc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e011      	b.n	8004df2 <HAL_SD_WriteBlocks+0x2c6>
    }
    
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004dd6:	639a      	str	r2, [r3, #56]	; 0x38
    
    hsd->State = HAL_SD_STATE_READY;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2201      	movs	r2, #1
 8004ddc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_OK;
 8004de0:	2300      	movs	r3, #0
 8004de2:	e006      	b.n	8004df2 <HAL_SD_WriteBlocks+0x2c6>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004de8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
  }
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	3738      	adds	r7, #56	; 0x38
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}

08004dfa <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8004dfa:	b490      	push	{r4, r7}
 8004dfc:	b084      	sub	sp, #16
 8004dfe:	af00      	add	r7, sp, #0
 8004e00:	6078      	str	r0, [r7, #4]
 8004e02:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8004e04:	2300      	movs	r3, #0
 8004e06:	60fb      	str	r3, [r7, #12]
  
  /* Byte 0 */
  tmp = (hsd->CSD[0U] & 0xFF000000U) >> 24U;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e0c:	0e1b      	lsrs	r3, r3, #24
 8004e0e:	60fb      	str	r3, [r7, #12]
  pCSD->CSDStruct      = (uint8_t)((tmp & 0xC0U) >> 6U);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	099b      	lsrs	r3, r3, #6
 8004e14:	b2db      	uxtb	r3, r3
 8004e16:	f003 0303 	and.w	r3, r3, #3
 8004e1a:	b2da      	uxtb	r2, r3
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	701a      	strb	r2, [r3, #0]
  pCSD->SysSpecVersion = (uint8_t)((tmp & 0x3CU) >> 2U);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	089b      	lsrs	r3, r3, #2
 8004e24:	b2db      	uxtb	r3, r3
 8004e26:	f003 030f 	and.w	r3, r3, #15
 8004e2a:	b2da      	uxtb	r2, r3
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	705a      	strb	r2, [r3, #1]
  pCSD->Reserved1      = tmp & 0x03U;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	f003 0303 	and.w	r3, r3, #3
 8004e38:	b2da      	uxtb	r2, r3
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	709a      	strb	r2, [r3, #2]
  
  /* Byte 1 */
  tmp = (hsd->CSD[0U] & 0x00FF0000U) >> 16U;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e42:	0c1b      	lsrs	r3, r3, #16
 8004e44:	b2db      	uxtb	r3, r3
 8004e46:	60fb      	str	r3, [r7, #12]
  pCSD->TAAC = (uint8_t)tmp;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	b2da      	uxtb	r2, r3
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	70da      	strb	r2, [r3, #3]
  
  /* Byte 2 */
  tmp = (hsd->CSD[0U] & 0x0000FF00U) >> 8U;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e54:	0a1b      	lsrs	r3, r3, #8
 8004e56:	b2db      	uxtb	r3, r3
 8004e58:	60fb      	str	r3, [r7, #12]
  pCSD->NSAC = (uint8_t)tmp;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	b2da      	uxtb	r2, r3
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	711a      	strb	r2, [r3, #4]
  
  /* Byte 3 */
  tmp = hsd->CSD[0U] & 0x000000FFU;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	60fb      	str	r3, [r7, #12]
  pCSD->MaxBusClkFrec = (uint8_t)tmp;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	b2da      	uxtb	r2, r3
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	715a      	strb	r2, [r3, #5]
  
  /* Byte 4 */
  tmp = (hsd->CSD[1U] & 0xFF000000U) >> 24U;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e76:	0e1b      	lsrs	r3, r3, #24
 8004e78:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses = (uint16_t)(tmp << 4U);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	b29b      	uxth	r3, r3
 8004e7e:	011b      	lsls	r3, r3, #4
 8004e80:	b29a      	uxth	r2, r3
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	80da      	strh	r2, [r3, #6]
  
  /* Byte 5 */
  tmp = (hsd->CSD[1U] & 0x00FF0000U) >> 16U;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e8a:	0c1b      	lsrs	r3, r3, #16
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0U) >> 4U);
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	88db      	ldrh	r3, [r3, #6]
 8004e94:	b29a      	uxth	r2, r3
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	091b      	lsrs	r3, r3, #4
 8004e9a:	b29b      	uxth	r3, r3
 8004e9c:	f003 030f 	and.w	r3, r3, #15
 8004ea0:	b29b      	uxth	r3, r3
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	b29a      	uxth	r2, r3
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	80da      	strh	r2, [r3, #6]
  pCSD->RdBlockLen       = (uint8_t)(tmp & 0x0FU);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	f003 030f 	and.w	r3, r3, #15
 8004eb2:	b2da      	uxtb	r2, r3
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	721a      	strb	r2, [r3, #8]
  
  /* Byte 6 */
  tmp = (hsd->CSD[1U] & 0x0000FF00U) >> 8U;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004ebc:	0a1b      	lsrs	r3, r3, #8
 8004ebe:	b2db      	uxtb	r3, r3
 8004ec0:	60fb      	str	r3, [r7, #12]
  pCSD->PartBlockRead   = (uint8_t)((tmp & 0x80U) >> 7U);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	09db      	lsrs	r3, r3, #7
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	f003 0301 	and.w	r3, r3, #1
 8004ecc:	b2da      	uxtb	r2, r3
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	725a      	strb	r2, [r3, #9]
  pCSD->WrBlockMisalign = (uint8_t)((tmp & 0x40U) >> 6U);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	099b      	lsrs	r3, r3, #6
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	f003 0301 	and.w	r3, r3, #1
 8004edc:	b2da      	uxtb	r2, r3
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	729a      	strb	r2, [r3, #10]
  pCSD->RdBlockMisalign = (uint8_t)((tmp & 0x20U) >> 5U);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	095b      	lsrs	r3, r3, #5
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	f003 0301 	and.w	r3, r3, #1
 8004eec:	b2da      	uxtb	r2, r3
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	72da      	strb	r2, [r3, #11]
  pCSD->DSRImpl         = (uint8_t)((tmp & 0x10U) >> 4U);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	091b      	lsrs	r3, r3, #4
 8004ef6:	b2db      	uxtb	r3, r3
 8004ef8:	f003 0301 	and.w	r3, r3, #1
 8004efc:	b2da      	uxtb	r2, r3
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	731a      	strb	r2, [r3, #12]
  pCSD->Reserved2       = 0U; /*!< Reserved */
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	2200      	movs	r2, #0
 8004f06:	735a      	strb	r2, [r3, #13]
       
  if(hsd->SdCard.CardType == CARD_SDSC)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	f040 8086 	bne.w	800501e <HAL_SD_GetCardCSD+0x224>
  {
    pCSD->DeviceSize = (tmp & 0x03U) << 10U;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	029b      	lsls	r3, r3, #10
 8004f16:	f403 6240 	and.w	r2, r3, #3072	; 0xc00
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	611a      	str	r2, [r3, #16]
    
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp) << 2U;
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	691a      	ldr	r2, [r3, #16]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	009b      	lsls	r3, r3, #2
 8004f2e:	431a      	orrs	r2, r3
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f38:	0e1b      	lsrs	r3, r3, #24
 8004f3a:	b2db      	uxtb	r3, r3
 8004f3c:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp & 0xC0U) >> 6U;
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	691a      	ldr	r2, [r3, #16]
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	099b      	lsrs	r3, r3, #6
 8004f46:	f003 0303 	and.w	r3, r3, #3
 8004f4a:	431a      	orrs	r2, r3
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	611a      	str	r2, [r3, #16]
    
    pCSD->MaxRdCurrentVDDMin = (tmp & 0x38U) >> 3U;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	08db      	lsrs	r3, r3, #3
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	f003 0307 	and.w	r3, r3, #7
 8004f5a:	b2da      	uxtb	r2, r3
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	751a      	strb	r2, [r3, #20]
    pCSD->MaxRdCurrentVDDMax = (tmp & 0x07U);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	b2db      	uxtb	r3, r3
 8004f64:	f003 0307 	and.w	r3, r3, #7
 8004f68:	b2da      	uxtb	r2, r3
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	755a      	strb	r2, [r3, #21]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f72:	0c1b      	lsrs	r3, r3, #16
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	60fb      	str	r3, [r7, #12]
    pCSD->MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	095b      	lsrs	r3, r3, #5
 8004f7c:	b2db      	uxtb	r3, r3
 8004f7e:	f003 0307 	and.w	r3, r3, #7
 8004f82:	b2da      	uxtb	r2, r3
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	759a      	strb	r2, [r3, #22]
    pCSD->MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	089b      	lsrs	r3, r3, #2
 8004f8c:	b2db      	uxtb	r3, r3
 8004f8e:	f003 0307 	and.w	r3, r3, #7
 8004f92:	b2da      	uxtb	r2, r3
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	75da      	strb	r2, [r3, #23]
    pCSD->DeviceSizeMul      = (tmp & 0x03U) << 1U;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	b2db      	uxtb	r3, r3
 8004f9c:	005b      	lsls	r3, r3, #1
 8004f9e:	b2db      	uxtb	r3, r3
 8004fa0:	f003 0306 	and.w	r3, r3, #6
 8004fa4:	b2da      	uxtb	r2, r3
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	761a      	strb	r2, [r3, #24]
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fae:	0a1b      	lsrs	r3, r3, #8
 8004fb0:	b2db      	uxtb	r3, r3
 8004fb2:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSizeMul |= (tmp & 0x80U) >> 7U;
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	7e1b      	ldrb	r3, [r3, #24]
 8004fb8:	b2da      	uxtb	r2, r3
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	09db      	lsrs	r3, r3, #7
 8004fbe:	b2db      	uxtb	r3, r3
 8004fc0:	f003 0301 	and.w	r3, r3, #1
 8004fc4:	b2db      	uxtb	r3, r3
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	b2da      	uxtb	r2, r3
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	761a      	strb	r2, [r3, #24]
    
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	691b      	ldr	r3, [r3, #16]
 8004fd2:	1c5a      	adds	r2, r3, #1
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1U << (pCSD->DeviceSizeMul + 2U));
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	7e1b      	ldrb	r3, [r3, #24]
 8004fdc:	b2db      	uxtb	r3, r3
 8004fde:	3302      	adds	r3, #2
 8004fe0:	2201      	movs	r2, #1
 8004fe2:	409a      	lsls	r2, r3
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fe8:	fb02 f203 	mul.w	r2, r2, r3
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = 1U << (pCSD->RdBlockLen);
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	7a1b      	ldrb	r3, [r3, #8]
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	461a      	mov	r2, r3
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	fa03 f202 	lsl.w	r2, r3, r2
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U); 
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005006:	687a      	ldr	r2, [r7, #4]
 8005008:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800500a:	0a52      	lsrs	r2, r2, #9
 800500c:	fb02 f203 	mul.w	r2, r2, r3
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	f44f 7200 	mov.w	r2, #512	; 0x200
 800501a:	661a      	str	r2, [r3, #96]	; 0x60
 800501c:	e051      	b.n	80050c2 <HAL_SD_GetCardCSD+0x2c8>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005022:	2b01      	cmp	r3, #1
 8005024:	d13c      	bne.n	80050a0 <HAL_SD_GetCardCSD+0x2a6>
  {
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800502a:	b2db      	uxtb	r3, r3
 800502c:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize = (tmp & 0x3FU) << 16U;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	041b      	lsls	r3, r3, #16
 8005032:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800503e:	0e1b      	lsrs	r3, r3, #24
 8005040:	b2db      	uxtb	r3, r3
 8005042:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp << 8U);
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	691a      	ldr	r2, [r3, #16]
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	021b      	lsls	r3, r3, #8
 800504c:	431a      	orrs	r2, r3
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	611a      	str	r2, [r3, #16]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005056:	0c1b      	lsrs	r3, r3, #16
 8005058:	b2db      	uxtb	r3, r3
 800505a:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp);
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	691a      	ldr	r2, [r3, #16]
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	431a      	orrs	r2, r3
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	611a      	str	r2, [r3, #16]
    
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800506c:	0a1b      	lsrs	r3, r3, #8
 800506e:	b2db      	uxtb	r3, r3
 8005070:	60fb      	str	r3, [r7, #12]
    
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr = (((uint64_t)pCSD->DeviceSize + 1U) * 1024U);
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	691b      	ldr	r3, [r3, #16]
 8005076:	f04f 0400 	mov.w	r4, #0
 800507a:	3301      	adds	r3, #1
 800507c:	f144 0400 	adc.w	r4, r4, #0
 8005080:	029a      	lsls	r2, r3, #10
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	655a      	str	r2, [r3, #84]	; 0x54
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512U;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005094:	659a      	str	r2, [r3, #88]	; 0x58
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	661a      	str	r2, [r3, #96]	; 0x60
 800509e:	e010      	b.n	80050c2 <HAL_SD_GetCardCSD+0x2c8>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);   
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80050a8:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ae:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2201      	movs	r2, #1
 80050ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80050be:	2301      	movs	r3, #1
 80050c0:	e0c1      	b.n	8005246 <HAL_SD_GetCardCSD+0x44c>
  }
  
  pCSD->EraseGrSize = (tmp & 0x40U) >> 6U;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	099b      	lsrs	r3, r3, #6
 80050c6:	b2db      	uxtb	r3, r3
 80050c8:	f003 0301 	and.w	r3, r3, #1
 80050cc:	b2da      	uxtb	r2, r3
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	765a      	strb	r2, [r3, #25]
  pCSD->EraseGrMul  = (tmp & 0x3FU) << 1U;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	b2db      	uxtb	r3, r3
 80050d6:	005b      	lsls	r3, r3, #1
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80050de:	b2da      	uxtb	r2, r3
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	769a      	strb	r2, [r3, #26]
  
  /* Byte 11 */
  tmp = (uint8_t)(hsd->CSD[2U] & 0x000000FFU);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	60fb      	str	r3, [r7, #12]
  pCSD->EraseGrMul     |= (tmp & 0x80U) >> 7U;
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	7e9b      	ldrb	r3, [r3, #26]
 80050f0:	b2da      	uxtb	r2, r3
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	09db      	lsrs	r3, r3, #7
 80050f6:	b2db      	uxtb	r3, r3
 80050f8:	f003 0301 	and.w	r3, r3, #1
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	4313      	orrs	r3, r2
 8005100:	b2da      	uxtb	r2, r3
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	769a      	strb	r2, [r3, #26]
  pCSD->WrProtectGrSize = (tmp & 0x7FU);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	b2db      	uxtb	r3, r3
 800510a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800510e:	b2da      	uxtb	r2, r3
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	76da      	strb	r2, [r3, #27]
  
  /* Byte 12 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0xFF000000U) >> 24U);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005118:	0e1b      	lsrs	r3, r3, #24
 800511a:	b2db      	uxtb	r3, r3
 800511c:	60fb      	str	r3, [r7, #12]
  pCSD->WrProtectGrEnable = (tmp & 0x80U) >> 7U;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	09db      	lsrs	r3, r3, #7
 8005122:	b2db      	uxtb	r3, r3
 8005124:	f003 0301 	and.w	r3, r3, #1
 8005128:	b2da      	uxtb	r2, r3
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	771a      	strb	r2, [r3, #28]
  pCSD->ManDeflECC        = (tmp & 0x60U) >> 5U;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	095b      	lsrs	r3, r3, #5
 8005132:	b2db      	uxtb	r3, r3
 8005134:	f003 0303 	and.w	r3, r3, #3
 8005138:	b2da      	uxtb	r2, r3
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	775a      	strb	r2, [r3, #29]
  pCSD->WrSpeedFact       = (tmp & 0x1CU) >> 2U;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	089b      	lsrs	r3, r3, #2
 8005142:	b2db      	uxtb	r3, r3
 8005144:	f003 0307 	and.w	r3, r3, #7
 8005148:	b2da      	uxtb	r2, r3
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	779a      	strb	r2, [r3, #30]
  pCSD->MaxWrBlockLen     = (tmp & 0x03U) << 2U;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	b2db      	uxtb	r3, r3
 8005152:	009b      	lsls	r3, r3, #2
 8005154:	b2db      	uxtb	r3, r3
 8005156:	f003 030c 	and.w	r3, r3, #12
 800515a:	b2da      	uxtb	r2, r3
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	77da      	strb	r2, [r3, #31]
  
  /* Byte 13 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x00FF0000U) >> 16U);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005164:	0c1b      	lsrs	r3, r3, #16
 8005166:	b2db      	uxtb	r3, r3
 8005168:	60fb      	str	r3, [r7, #12]
  pCSD->MaxWrBlockLen      |= (tmp & 0xC0U) >> 6U;
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	7fdb      	ldrb	r3, [r3, #31]
 800516e:	b2da      	uxtb	r2, r3
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	099b      	lsrs	r3, r3, #6
 8005174:	b2db      	uxtb	r3, r3
 8005176:	f003 0303 	and.w	r3, r3, #3
 800517a:	b2db      	uxtb	r3, r3
 800517c:	4313      	orrs	r3, r2
 800517e:	b2da      	uxtb	r2, r3
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	77da      	strb	r2, [r3, #31]
  pCSD->WriteBlockPaPartial = (tmp & 0x20U) >> 5U;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	095b      	lsrs	r3, r3, #5
 8005188:	b2db      	uxtb	r3, r3
 800518a:	f003 0301 	and.w	r3, r3, #1
 800518e:	b2da      	uxtb	r2, r3
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	f883 2020 	strb.w	r2, [r3, #32]
  pCSD->Reserved3           = 0U;
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	2200      	movs	r2, #0
 800519a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  pCSD->ContentProtectAppli = (tmp & 0x01U);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	b2db      	uxtb	r3, r3
 80051a2:	f003 0301 	and.w	r3, r3, #1
 80051a6:	b2da      	uxtb	r2, r3
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  
  /* Byte 14 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x0000FF00U) >> 8U);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051b2:	0a1b      	lsrs	r3, r3, #8
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	60fb      	str	r3, [r7, #12]
  pCSD->FileFormatGrouop = (tmp & 0x80U) >> 7U;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	09db      	lsrs	r3, r3, #7
 80051bc:	b2db      	uxtb	r3, r3
 80051be:	f003 0301 	and.w	r3, r3, #1
 80051c2:	b2da      	uxtb	r2, r3
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
  pCSD->CopyFlag         = (tmp & 0x40U) >> 6U;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	099b      	lsrs	r3, r3, #6
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	f003 0301 	and.w	r3, r3, #1
 80051d4:	b2da      	uxtb	r2, r3
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  pCSD->PermWrProtect    = (tmp & 0x20U) >> 5U;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	095b      	lsrs	r3, r3, #5
 80051e0:	b2db      	uxtb	r3, r3
 80051e2:	f003 0301 	and.w	r3, r3, #1
 80051e6:	b2da      	uxtb	r2, r3
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  pCSD->TempWrProtect    = (tmp & 0x10U) >> 4U;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	091b      	lsrs	r3, r3, #4
 80051f2:	b2db      	uxtb	r3, r3
 80051f4:	f003 0301 	and.w	r3, r3, #1
 80051f8:	b2da      	uxtb	r2, r3
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  pCSD->FileFormat       = (tmp & 0x0CU) >> 2U;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	089b      	lsrs	r3, r3, #2
 8005204:	b2db      	uxtb	r3, r3
 8005206:	f003 0303 	and.w	r3, r3, #3
 800520a:	b2da      	uxtb	r2, r3
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  pCSD->ECC              = (tmp & 0x03U);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	b2db      	uxtb	r3, r3
 8005216:	f003 0303 	and.w	r3, r3, #3
 800521a:	b2da      	uxtb	r2, r3
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  
  /* Byte 15 */
  tmp = (uint8_t)(hsd->CSD[3U] & 0x000000FFU);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005226:	b2db      	uxtb	r3, r3
 8005228:	60fb      	str	r3, [r7, #12]
  pCSD->CSD_CRC   = (tmp & 0xFEU) >> 1U;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	085b      	lsrs	r3, r3, #1
 800522e:	b2db      	uxtb	r3, r3
 8005230:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005234:	b2da      	uxtb	r2, r3
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  pCSD->Reserved4 = 1U;
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	2201      	movs	r2, #1
 8005240:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  
  return HAL_OK;
 8005244:	2300      	movs	r3, #0
}
 8005246:	4618      	mov	r0, r3
 8005248:	3710      	adds	r7, #16
 800524a:	46bd      	mov	sp, r7
 800524c:	bc90      	pop	{r4, r7}
 800524e:	4770      	bx	lr

08005250 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo Pointer to the HAL_SD_CardInfoTypeDef structure that 
  *         will contain the SD card status information 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8005250:	b480      	push	{r7}
 8005252:	b083      	sub	sp, #12
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
 8005258:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	61da      	str	r2, [r3, #28]
  
  return HAL_OK;
 800529a:	2300      	movs	r3, #0
}
 800529c:	4618      	mov	r0, r3
 800529e:	370c      	adds	r7, #12
 80052a0:	46bd      	mov	sp, r7
 80052a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a6:	4770      	bx	lr

080052a8 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80052a8:	b5b0      	push	{r4, r5, r7, lr}
 80052aa:	b08e      	sub	sp, #56	; 0x38
 80052ac:	af04      	add	r7, sp, #16
 80052ae:	6078      	str	r0, [r7, #4]
 80052b0:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80052b2:	2300      	movs	r3, #0
 80052b4:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));
  
  /* Chnage Satte */
  hsd->State = HAL_SD_STATE_BUSY;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2203      	movs	r2, #3
 80052ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052c2:	2b03      	cmp	r3, #3
 80052c4:	d02e      	beq.n	8005324 <HAL_SD_ConfigWideBusOperation+0x7c>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052cc:	d106      	bne.n	80052dc <HAL_SD_ConfigWideBusOperation+0x34>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052d2:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	639a      	str	r2, [r3, #56]	; 0x38
 80052da:	e029      	b.n	8005330 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052e2:	d10a      	bne.n	80052fa <HAL_SD_ConfigWideBusOperation+0x52>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f000 fa1b 	bl	8005720 <SD_WideBus_Enable>
 80052ea:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f2:	431a      	orrs	r2, r3
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	639a      	str	r2, [r3, #56]	; 0x38
 80052f8:	e01a      	b.n	8005330 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d10a      	bne.n	8005316 <HAL_SD_ConfigWideBusOperation+0x6e>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	f000 fa5a 	bl	80057ba <SD_WideBus_Disable>
 8005306:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800530c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800530e:	431a      	orrs	r2, r3
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	639a      	str	r2, [r3, #56]	; 0x38
 8005314:	e00c      	b.n	8005330 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800531a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	639a      	str	r2, [r3, #56]	; 0x38
 8005322:	e005      	b.n	8005330 <HAL_SD_ConfigWideBusOperation+0x88>
    }
  }  
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005328:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005334:	2b00      	cmp	r3, #0
 8005336:	d00a      	beq.n	800534e <HAL_SD_ConfigWideBusOperation+0xa6>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8005340:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2201      	movs	r2, #1
 8005346:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	e024      	b.n	8005398 <HAL_SD_ConfigWideBusOperation+0xf0>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	689b      	ldr	r3, [r3, #8]
 8005358:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	68db      	ldr	r3, [r3, #12]
 800535e:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	695b      	ldr	r3, [r3, #20]
 8005368:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	699b      	ldr	r3, [r3, #24]
 800536e:	623b      	str	r3, [r7, #32]
    SDIO_Init(hsd->Instance, Init);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681d      	ldr	r5, [r3, #0]
 8005374:	466c      	mov	r4, sp
 8005376:	f107 0318 	add.w	r3, r7, #24
 800537a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800537e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005382:	f107 030c 	add.w	r3, r7, #12
 8005386:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005388:	4628      	mov	r0, r5
 800538a:	f002 f889 	bl	80074a0 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2201      	movs	r2, #1
 8005392:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return HAL_OK;
 8005396:	2300      	movs	r3, #0
}
 8005398:	4618      	mov	r0, r3
 800539a:	3728      	adds	r7, #40	; 0x28
 800539c:	46bd      	mov	sp, r7
 800539e:	bdb0      	pop	{r4, r5, r7, pc}

080053a0 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b086      	sub	sp, #24
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  HAL_SD_CardStateTypeDef cardstate =  HAL_SD_CARD_TRANSFER;
 80053a8:	2304      	movs	r3, #4
 80053aa:	75fb      	strb	r3, [r7, #23]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80053ac:	2300      	movs	r3, #0
 80053ae:	613b      	str	r3, [r7, #16]
  uint32_t resp1 = 0;
 80053b0:	2300      	movs	r3, #0
 80053b2:	60fb      	str	r3, [r7, #12]
  
  errorstate = SD_SendStatus(hsd, &resp1);
 80053b4:	f107 030c 	add.w	r3, r7, #12
 80053b8:	4619      	mov	r1, r3
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f000 f986 	bl	80056cc <SD_SendStatus>
 80053c0:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_OK)
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d005      	beq.n	80053d4 <HAL_SD_GetCardState+0x34>
  {
    hsd->ErrorCode |= errorstate;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	431a      	orrs	r2, r3
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = (HAL_SD_CardStateTypeDef)((resp1 >> 9U) & 0x0FU);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	0a5b      	lsrs	r3, r3, #9
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	f003 030f 	and.w	r3, r3, #15
 80053de:	75fb      	strb	r3, [r7, #23]
  
  return cardstate;
 80053e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3718      	adds	r7, #24
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}

080053ea <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80053ea:	b5b0      	push	{r4, r5, r7, lr}
 80053ec:	b094      	sub	sp, #80	; 0x50
 80053ee:	af04      	add	r7, sp, #16
 80053f0:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80053f2:	2300      	movs	r3, #0
 80053f4:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint16_t sd_rca = 1U;
 80053f6:	2301      	movs	r3, #1
 80053f8:	81fb      	strh	r3, [r7, #14]
  
  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U) 
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4618      	mov	r0, r3
 8005400:	f002 f8a5 	bl	800754e <SDIO_GetPowerState>
 8005404:	4603      	mov	r3, r0
 8005406:	2b00      	cmp	r3, #0
 8005408:	d102      	bne.n	8005410 <SD_InitCard+0x26>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800540a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800540e:	e0b1      	b.n	8005574 <SD_InitCard+0x18a>
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005414:	2b03      	cmp	r3, #3
 8005416:	d02f      	beq.n	8005478 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4618      	mov	r0, r3
 800541e:	f002 faeb 	bl	80079f8 <SDMMC_CmdSendCID>
 8005422:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005424:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005426:	2b00      	cmp	r3, #0
 8005428:	d001      	beq.n	800542e <SD_InitCard+0x44>
    {
      return errorstate;
 800542a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800542c:	e0a2      	b.n	8005574 <SD_InitCard+0x18a>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	2100      	movs	r1, #0
 8005434:	4618      	mov	r0, r3
 8005436:	f002 f8cf 	bl	80075d8 <SDIO_GetResponse>
 800543a:	4602      	mov	r2, r0
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	2104      	movs	r1, #4
 8005446:	4618      	mov	r0, r3
 8005448:	f002 f8c6 	bl	80075d8 <SDIO_GetResponse>
 800544c:	4602      	mov	r2, r0
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	2108      	movs	r1, #8
 8005458:	4618      	mov	r0, r3
 800545a:	f002 f8bd 	bl	80075d8 <SDIO_GetResponse>
 800545e:	4602      	mov	r2, r0
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	210c      	movs	r1, #12
 800546a:	4618      	mov	r0, r3
 800546c:	f002 f8b4 	bl	80075d8 <SDIO_GetResponse>
 8005470:	4602      	mov	r2, r0
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800547c:	2b03      	cmp	r3, #3
 800547e:	d00d      	beq.n	800549c <SD_InitCard+0xb2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f107 020e 	add.w	r2, r7, #14
 8005488:	4611      	mov	r1, r2
 800548a:	4618      	mov	r0, r3
 800548c:	f002 faf5 	bl	8007a7a <SDMMC_CmdSetRelAdd>
 8005490:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005492:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005494:	2b00      	cmp	r3, #0
 8005496:	d001      	beq.n	800549c <SD_InitCard+0xb2>
    {
      return errorstate;
 8005498:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800549a:	e06b      	b.n	8005574 <SD_InitCard+0x18a>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED) 
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054a0:	2b03      	cmp	r3, #3
 80054a2:	d036      	beq.n	8005512 <SD_InitCard+0x128>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80054a4:	89fb      	ldrh	r3, [r7, #14]
 80054a6:	461a      	mov	r2, r3
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681a      	ldr	r2, [r3, #0]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054b4:	041b      	lsls	r3, r3, #16
 80054b6:	4619      	mov	r1, r3
 80054b8:	4610      	mov	r0, r2
 80054ba:	f002 fabd 	bl	8007a38 <SDMMC_CmdSendCSD>
 80054be:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80054c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d001      	beq.n	80054ca <SD_InitCard+0xe0>
    {
      return errorstate;
 80054c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054c8:	e054      	b.n	8005574 <SD_InitCard+0x18a>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	2100      	movs	r1, #0
 80054d0:	4618      	mov	r0, r3
 80054d2:	f002 f881 	bl	80075d8 <SDIO_GetResponse>
 80054d6:	4602      	mov	r2, r0
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	2104      	movs	r1, #4
 80054e2:	4618      	mov	r0, r3
 80054e4:	f002 f878 	bl	80075d8 <SDIO_GetResponse>
 80054e8:	4602      	mov	r2, r0
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	2108      	movs	r1, #8
 80054f4:	4618      	mov	r0, r3
 80054f6:	f002 f86f 	bl	80075d8 <SDIO_GetResponse>
 80054fa:	4602      	mov	r2, r0
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	210c      	movs	r1, #12
 8005506:	4618      	mov	r0, r3
 8005508:	f002 f866 	bl	80075d8 <SDIO_GetResponse>
 800550c:	4602      	mov	r2, r0
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }
  
  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	2104      	movs	r1, #4
 8005518:	4618      	mov	r0, r3
 800551a:	f002 f85d 	bl	80075d8 <SDIO_GetResponse>
 800551e:	4603      	mov	r3, r0
 8005520:	0d1a      	lsrs	r2, r3, #20
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Get CSD parameters */
  HAL_SD_GetCardCSD(hsd, &CSD);
 8005526:	f107 0310 	add.w	r3, r7, #16
 800552a:	4619      	mov	r1, r3
 800552c:	6878      	ldr	r0, [r7, #4]
 800552e:	f7ff fc64 	bl	8004dfa <HAL_SD_GetCardCSD>

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6819      	ldr	r1, [r3, #0]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800553a:	041b      	lsls	r3, r3, #16
 800553c:	f04f 0400 	mov.w	r4, #0
 8005540:	461a      	mov	r2, r3
 8005542:	4623      	mov	r3, r4
 8005544:	4608      	mov	r0, r1
 8005546:	f002 f961 	bl	800780c <SDMMC_CmdSelDesel>
 800554a:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800554c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800554e:	2b00      	cmp	r3, #0
 8005550:	d001      	beq.n	8005556 <SD_InitCard+0x16c>
  {
    return errorstate;
 8005552:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005554:	e00e      	b.n	8005574 <SD_InitCard+0x18a>
  }

  /* Configure SDIO peripheral interface */     
  SDIO_Init(hsd->Instance, hsd->Init);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681d      	ldr	r5, [r3, #0]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	466c      	mov	r4, sp
 800555e:	f103 0210 	add.w	r2, r3, #16
 8005562:	ca07      	ldmia	r2, {r0, r1, r2}
 8005564:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005568:	3304      	adds	r3, #4
 800556a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800556c:	4628      	mov	r0, r5
 800556e:	f001 ff97 	bl	80074a0 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8005572:	2300      	movs	r3, #0
}
 8005574:	4618      	mov	r0, r3
 8005576:	3740      	adds	r7, #64	; 0x40
 8005578:	46bd      	mov	sp, r7
 800557a:	bdb0      	pop	{r4, r5, r7, pc}

0800557c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b086      	sub	sp, #24
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005584:	2300      	movs	r3, #0
 8005586:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8005588:	2300      	movs	r3, #0
 800558a:	617b      	str	r3, [r7, #20]
 800558c:	2300      	movs	r3, #0
 800558e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8005590:	2300      	movs	r3, #0
 8005592:	60fb      	str	r3, [r7, #12]
  
  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4618      	mov	r0, r3
 800559a:	f002 f95c 	bl	8007856 <SDMMC_CmdGoIdleState>
 800559e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d001      	beq.n	80055aa <SD_PowerON+0x2e>
  {
    return errorstate;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	e08c      	b.n	80056c4 <SD_PowerON+0x148>
  }
  
  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4618      	mov	r0, r3
 80055b0:	f002 f971 	bl	8007896 <SDMMC_CmdOperCond>
 80055b4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d03d      	beq.n	8005638 <SD_PowerON+0xbc>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2200      	movs	r2, #0
 80055c0:	649a      	str	r2, [r3, #72]	; 0x48
      
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
 80055c2:	e032      	b.n	800562a <SD_PowerON+0xae>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	1c5a      	adds	r2, r3, #1
 80055c8:	60ba      	str	r2, [r7, #8]
 80055ca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d102      	bne.n	80055d8 <SD_PowerON+0x5c>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80055d2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80055d6:	e075      	b.n	80056c4 <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	2100      	movs	r1, #0
 80055de:	4618      	mov	r0, r3
 80055e0:	f002 f97a 	bl	80078d8 <SDMMC_CmdAppCommand>
 80055e4:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d002      	beq.n	80055f2 <SD_PowerON+0x76>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80055ec:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80055f0:	e068      	b.n	80056c4 <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_STD_CAPACITY);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	2100      	movs	r1, #0
 80055f8:	4618      	mov	r0, r3
 80055fa:	f002 f991 	bl	8007920 <SDMMC_CmdAppOperCommand>
 80055fe:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d002      	beq.n	800560c <SD_PowerON+0x90>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005606:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800560a:	e05b      	b.n	80056c4 <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	2100      	movs	r1, #0
 8005612:	4618      	mov	r0, r3
 8005614:	f001 ffe0 	bl	80075d8 <SDIO_GetResponse>
 8005618:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	0fdb      	lsrs	r3, r3, #31
 800561e:	2b01      	cmp	r3, #1
 8005620:	d101      	bne.n	8005626 <SD_PowerON+0xaa>
 8005622:	2301      	movs	r3, #1
 8005624:	e000      	b.n	8005628 <SD_PowerON+0xac>
 8005626:	2300      	movs	r3, #0
 8005628:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0U)
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d0c9      	beq.n	80055c4 <SD_PowerON+0x48>
    }
    /* Card type is SDSC */
    hsd->SdCard.CardType = CARD_SDSC;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2200      	movs	r2, #0
 8005634:	645a      	str	r2, [r3, #68]	; 0x44
 8005636:	e044      	b.n	80056c2 <SD_PowerON+0x146>
  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2201      	movs	r2, #1
 800563c:	649a      	str	r2, [r3, #72]	; 0x48
        
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
 800563e:	e031      	b.n	80056a4 <SD_PowerON+0x128>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	1c5a      	adds	r2, r3, #1
 8005644:	60ba      	str	r2, [r7, #8]
 8005646:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800564a:	4293      	cmp	r3, r2
 800564c:	d102      	bne.n	8005654 <SD_PowerON+0xd8>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800564e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005652:	e037      	b.n	80056c4 <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	2100      	movs	r1, #0
 800565a:	4618      	mov	r0, r3
 800565c:	f002 f93c 	bl	80078d8 <SDMMC_CmdAppCommand>
 8005660:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d001      	beq.n	800566c <SD_PowerON+0xf0>
      {
        return errorstate;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	e02b      	b.n	80056c4 <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8005674:	4618      	mov	r0, r3
 8005676:	f002 f953 	bl	8007920 <SDMMC_CmdAppOperCommand>
 800567a:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d001      	beq.n	8005686 <SD_PowerON+0x10a>
      {
        return errorstate;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	e01e      	b.n	80056c4 <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	2100      	movs	r1, #0
 800568c:	4618      	mov	r0, r3
 800568e:	f001 ffa3 	bl	80075d8 <SDIO_GetResponse>
 8005692:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	0fdb      	lsrs	r3, r3, #31
 8005698:	2b01      	cmp	r3, #1
 800569a:	d101      	bne.n	80056a0 <SD_PowerON+0x124>
 800569c:	2301      	movs	r3, #1
 800569e:	e000      	b.n	80056a2 <SD_PowerON+0x126>
 80056a0:	2300      	movs	r3, #0
 80056a2:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0U)
 80056a4:	693b      	ldr	r3, [r7, #16]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d0ca      	beq.n	8005640 <SD_PowerON+0xc4>
    }
    
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d003      	beq.n	80056bc <SD_PowerON+0x140>
    {
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2201      	movs	r2, #1
 80056b8:	645a      	str	r2, [r3, #68]	; 0x44
 80056ba:	e002      	b.n	80056c2 <SD_PowerON+0x146>
    }
    else
    {
      hsd->SdCard.CardType = CARD_SDSC;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2200      	movs	r2, #0
 80056c0:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }
  
  return HAL_SD_ERROR_NONE;
 80056c2:	2300      	movs	r3, #0
}
 80056c4:	4618      	mov	r0, r3
 80056c6:	3718      	adds	r7, #24
 80056c8:	46bd      	mov	sp, r7
 80056ca:	bd80      	pop	{r7, pc}

080056cc <SD_SendStatus>:
  * @param  pCardStatus pointer to the buffer that will contain the SD card 
  *         status (Card Status register)  
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b084      	sub	sp, #16
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
 80056d4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80056d6:	2300      	movs	r3, #0
 80056d8:	60fb      	str	r3, [r7, #12]
  
  if(pCardStatus == NULL)
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d102      	bne.n	80056e6 <SD_SendStatus+0x1a>
  {
    return HAL_SD_ERROR_PARAM;
 80056e0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80056e4:	e018      	b.n	8005718 <SD_SendStatus+0x4c>
  }
  
  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681a      	ldr	r2, [r3, #0]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056ee:	041b      	lsls	r3, r3, #16
 80056f0:	4619      	mov	r1, r3
 80056f2:	4610      	mov	r0, r2
 80056f4:	f002 f9e4 	bl	8007ac0 <SDMMC_CmdSendStatus>
 80056f8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_OK)
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d001      	beq.n	8005704 <SD_SendStatus+0x38>
  {
    return errorstate;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	e009      	b.n	8005718 <SD_SendStatus+0x4c>
  }
  
  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	2100      	movs	r1, #0
 800570a:	4618      	mov	r0, r3
 800570c:	f001 ff64 	bl	80075d8 <SDIO_GetResponse>
 8005710:	4602      	mov	r2, r0
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	601a      	str	r2, [r3, #0]
  
  return HAL_SD_ERROR_NONE;
 8005716:	2300      	movs	r3, #0
}
 8005718:	4618      	mov	r0, r3
 800571a:	3710      	adds	r7, #16
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}

08005720 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b086      	sub	sp, #24
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8005728:	2300      	movs	r3, #0
 800572a:	60fb      	str	r3, [r7, #12]
 800572c:	2300      	movs	r3, #0
 800572e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8005730:	2300      	movs	r3, #0
 8005732:	617b      	str	r3, [r7, #20]
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	2100      	movs	r1, #0
 800573a:	4618      	mov	r0, r3
 800573c:	f001 ff4c 	bl	80075d8 <SDIO_GetResponse>
 8005740:	4603      	mov	r3, r0
 8005742:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005746:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800574a:	d102      	bne.n	8005752 <SD_WideBus_Enable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800574c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005750:	e02f      	b.n	80057b2 <SD_WideBus_Enable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8005752:	f107 030c 	add.w	r3, r7, #12
 8005756:	4619      	mov	r1, r3
 8005758:	6878      	ldr	r0, [r7, #4]
 800575a:	f000 f87b 	bl	8005854 <SD_FindSCR>
 800575e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d001      	beq.n	800576a <SD_WideBus_Enable+0x4a>
  {
    return errorstate;
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	e023      	b.n	80057b2 <SD_WideBus_Enable+0x92>
  }
  
  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005770:	2b00      	cmp	r3, #0
 8005772:	d01c      	beq.n	80057ae <SD_WideBus_Enable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800577c:	041b      	lsls	r3, r3, #16
 800577e:	4619      	mov	r1, r3
 8005780:	4610      	mov	r0, r2
 8005782:	f002 f8a9 	bl	80078d8 <SDMMC_CmdAppCommand>
 8005786:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d001      	beq.n	8005792 <SD_WideBus_Enable+0x72>
    {
      return errorstate;
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	e00f      	b.n	80057b2 <SD_WideBus_Enable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	2102      	movs	r1, #2
 8005798:	4618      	mov	r0, r3
 800579a:	f002 f8e6 	bl	800796a <SDMMC_CmdBusWidth>
 800579e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 80057a0:	697b      	ldr	r3, [r7, #20]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d001      	beq.n	80057aa <SD_WideBus_Enable+0x8a>
    {
      return errorstate;
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	e003      	b.n	80057b2 <SD_WideBus_Enable+0x92>
    }

    return HAL_SD_ERROR_NONE;
 80057aa:	2300      	movs	r3, #0
 80057ac:	e001      	b.n	80057b2 <SD_WideBus_Enable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80057ae:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80057b2:	4618      	mov	r0, r3
 80057b4:	3718      	adds	r7, #24
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}

080057ba <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80057ba:	b580      	push	{r7, lr}
 80057bc:	b086      	sub	sp, #24
 80057be:	af00      	add	r7, sp, #0
 80057c0:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80057c2:	2300      	movs	r3, #0
 80057c4:	60fb      	str	r3, [r7, #12]
 80057c6:	2300      	movs	r3, #0
 80057c8:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80057ca:	2300      	movs	r3, #0
 80057cc:	617b      	str	r3, [r7, #20]
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	2100      	movs	r1, #0
 80057d4:	4618      	mov	r0, r3
 80057d6:	f001 feff 	bl	80075d8 <SDIO_GetResponse>
 80057da:	4603      	mov	r3, r0
 80057dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057e0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80057e4:	d102      	bne.n	80057ec <SD_WideBus_Disable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80057e6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80057ea:	e02f      	b.n	800584c <SD_WideBus_Disable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80057ec:	f107 030c 	add.w	r3, r7, #12
 80057f0:	4619      	mov	r1, r3
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f000 f82e 	bl	8005854 <SD_FindSCR>
 80057f8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d001      	beq.n	8005804 <SD_WideBus_Disable+0x4a>
  {
    return errorstate;
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	e023      	b.n	800584c <SD_WideBus_Disable+0x92>
  }
  
  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800580a:	2b00      	cmp	r3, #0
 800580c:	d01c      	beq.n	8005848 <SD_WideBus_Disable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005816:	041b      	lsls	r3, r3, #16
 8005818:	4619      	mov	r1, r3
 800581a:	4610      	mov	r0, r2
 800581c:	f002 f85c 	bl	80078d8 <SDMMC_CmdAppCommand>
 8005820:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d001      	beq.n	800582c <SD_WideBus_Disable+0x72>
    {
      return errorstate;
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	e00f      	b.n	800584c <SD_WideBus_Disable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	2100      	movs	r1, #0
 8005832:	4618      	mov	r0, r3
 8005834:	f002 f899 	bl	800796a <SDMMC_CmdBusWidth>
 8005838:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d001      	beq.n	8005844 <SD_WideBus_Disable+0x8a>
    {
      return errorstate;
 8005840:	697b      	ldr	r3, [r7, #20]
 8005842:	e003      	b.n	800584c <SD_WideBus_Disable+0x92>
    }
    
    return HAL_SD_ERROR_NONE;
 8005844:	2300      	movs	r3, #0
 8005846:	e001      	b.n	800584c <SD_WideBus_Disable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005848:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800584c:	4618      	mov	r0, r3
 800584e:	3718      	adds	r7, #24
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}

08005854 <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value  
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8005854:	b590      	push	{r4, r7, lr}
 8005856:	b08f      	sub	sp, #60	; 0x3c
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
 800585c:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800585e:	2300      	movs	r3, #0
 8005860:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 8005862:	f7fb fbc7 	bl	8000ff4 <HAL_GetTick>
 8005866:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t index = 0U;
 8005868:	2300      	movs	r3, #0
 800586a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800586c:	2300      	movs	r3, #0
 800586e:	60fb      	str	r3, [r7, #12]
 8005870:	2300      	movs	r3, #0
 8005872:	613b      	str	r3, [r7, #16]
  
  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	2108      	movs	r1, #8
 800587a:	4618      	mov	r0, r3
 800587c:	f001 feed 	bl	800765a <SDMMC_CmdBlockLength>
 8005880:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 8005882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005884:	2b00      	cmp	r3, #0
 8005886:	d001      	beq.n	800588c <SD_FindSCR+0x38>
  {
    return errorstate;
 8005888:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800588a:	e0a7      	b.n	80059dc <SD_FindSCR+0x188>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005894:	041b      	lsls	r3, r3, #16
 8005896:	4619      	mov	r1, r3
 8005898:	4610      	mov	r0, r2
 800589a:	f002 f81d 	bl	80078d8 <SDMMC_CmdAppCommand>
 800589e:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 80058a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d001      	beq.n	80058aa <SD_FindSCR+0x56>
  {
    return errorstate;
 80058a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058a8:	e098      	b.n	80059dc <SD_FindSCR+0x188>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80058aa:	f04f 33ff 	mov.w	r3, #4294967295
 80058ae:	617b      	str	r3, [r7, #20]
  config.DataLength    = 8U;
 80058b0:	2308      	movs	r3, #8
 80058b2:	61bb      	str	r3, [r7, #24]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 80058b4:	2330      	movs	r3, #48	; 0x30
 80058b6:	61fb      	str	r3, [r7, #28]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80058b8:	2302      	movs	r3, #2
 80058ba:	623b      	str	r3, [r7, #32]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80058bc:	2300      	movs	r3, #0
 80058be:	627b      	str	r3, [r7, #36]	; 0x24
  config.DPSM          = SDIO_DPSM_ENABLE;
 80058c0:	2301      	movs	r3, #1
 80058c2:	62bb      	str	r3, [r7, #40]	; 0x28
  SDIO_ConfigData(hsd->Instance, &config);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f107 0214 	add.w	r2, r7, #20
 80058cc:	4611      	mov	r1, r2
 80058ce:	4618      	mov	r0, r3
 80058d0:	f001 fe97 	bl	8007602 <SDIO_ConfigData>
  
  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4618      	mov	r0, r3
 80058da:	f002 f86a 	bl	80079b2 <SDMMC_CmdSendSCR>
 80058de:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 80058e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d022      	beq.n	800592c <SD_FindSCR+0xd8>
  {
    return errorstate;
 80058e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058e8:	e078      	b.n	80059dc <SD_FindSCR+0x188>
  }
  
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d00e      	beq.n	8005916 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80058f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058fa:	009b      	lsls	r3, r3, #2
 80058fc:	f107 020c 	add.w	r2, r7, #12
 8005900:	18d4      	adds	r4, r2, r3
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4618      	mov	r0, r3
 8005908:	f001 fdf5 	bl	80074f6 <SDIO_ReadFIFO>
 800590c:	4603      	mov	r3, r0
 800590e:	6023      	str	r3, [r4, #0]
      index++;
 8005910:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005912:	3301      	adds	r3, #1
 8005914:	637b      	str	r3, [r7, #52]	; 0x34
    }
    
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8005916:	f7fb fb6d 	bl	8000ff4 <HAL_GetTick>
 800591a:	4602      	mov	r2, r0
 800591c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800591e:	1ad3      	subs	r3, r2, r3
 8005920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005924:	d102      	bne.n	800592c <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8005926:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800592a:	e057      	b.n	80059dc <SD_FindSCR+0x188>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005932:	f240 432a 	movw	r3, #1066	; 0x42a
 8005936:	4013      	ands	r3, r2
 8005938:	2b00      	cmp	r3, #0
 800593a:	d0d6      	beq.n	80058ea <SD_FindSCR+0x96>
    }
  }
  
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005942:	f003 0308 	and.w	r3, r3, #8
 8005946:	2b00      	cmp	r3, #0
 8005948:	d005      	beq.n	8005956 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	2208      	movs	r2, #8
 8005950:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8005952:	2308      	movs	r3, #8
 8005954:	e042      	b.n	80059dc <SD_FindSCR+0x188>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800595c:	f003 0302 	and.w	r3, r3, #2
 8005960:	2b00      	cmp	r3, #0
 8005962:	d005      	beq.n	8005970 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	2202      	movs	r2, #2
 800596a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800596c:	2302      	movs	r3, #2
 800596e:	e035      	b.n	80059dc <SD_FindSCR+0x188>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005976:	f003 0320 	and.w	r3, r3, #32
 800597a:	2b00      	cmp	r3, #0
 800597c:	d005      	beq.n	800598a <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	2220      	movs	r2, #32
 8005984:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_RX_OVERRUN;
 8005986:	2320      	movs	r3, #32
 8005988:	e028      	b.n	80059dc <SD_FindSCR+0x188>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8005992:	639a      	str	r2, [r3, #56]	; 0x38
    
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	3304      	adds	r3, #4
 8005998:	68fa      	ldr	r2, [r7, #12]
 800599a:	0611      	lsls	r1, r2, #24
 800599c:	68fa      	ldr	r2, [r7, #12]
 800599e:	0212      	lsls	r2, r2, #8
 80059a0:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
 80059a4:	4311      	orrs	r1, r2
      ((tempscr[0U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0U] & SDMMC_24TO31BITS) >> 24U);
 80059a6:	68fa      	ldr	r2, [r7, #12]
 80059a8:	0a12      	lsrs	r2, r2, #8
 80059aa:	f402 427f 	and.w	r2, r2, #65280	; 0xff00
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 80059ae:	4311      	orrs	r1, r2
      ((tempscr[0U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0U] & SDMMC_24TO31BITS) >> 24U);
 80059b0:	68fa      	ldr	r2, [r7, #12]
 80059b2:	0e12      	lsrs	r2, r2, #24
 80059b4:	430a      	orrs	r2, r1
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 80059b6:	601a      	str	r2, [r3, #0]
    
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 80059b8:	693b      	ldr	r3, [r7, #16]
 80059ba:	061a      	lsls	r2, r3, #24
 80059bc:	693b      	ldr	r3, [r7, #16]
 80059be:	021b      	lsls	r3, r3, #8
 80059c0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80059c4:	431a      	orrs	r2, r3
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
 80059c6:	693b      	ldr	r3, [r7, #16]
 80059c8:	0a1b      	lsrs	r3, r3, #8
 80059ca:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 80059ce:	431a      	orrs	r2, r3
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
 80059d0:	693b      	ldr	r3, [r7, #16]
 80059d2:	0e1b      	lsrs	r3, r3, #24
 80059d4:	431a      	orrs	r2, r3
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	601a      	str	r2, [r3, #0]
  }

  return HAL_SD_ERROR_NONE;
 80059da:	2300      	movs	r3, #0
}
 80059dc:	4618      	mov	r0, r3
 80059de:	373c      	adds	r7, #60	; 0x3c
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd90      	pop	{r4, r7, pc}

080059e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b082      	sub	sp, #8
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d101      	bne.n	80059f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80059f2:	2301      	movs	r3, #1
 80059f4:	e055      	b.n	8005aa2 <HAL_SPI_Init+0xbe>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a02:	b2db      	uxtb	r3, r3
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d106      	bne.n	8005a16 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005a10:	6878      	ldr	r0, [r7, #4]
 8005a12:	f004 feef 	bl	800a7f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2202      	movs	r2, #2
 8005a1a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	687a      	ldr	r2, [r7, #4]
 8005a24:	6812      	ldr	r2, [r2, #0]
 8005a26:	6812      	ldr	r2, [r2, #0]
 8005a28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a2c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	687a      	ldr	r2, [r7, #4]
 8005a34:	6851      	ldr	r1, [r2, #4]
 8005a36:	687a      	ldr	r2, [r7, #4]
 8005a38:	6892      	ldr	r2, [r2, #8]
 8005a3a:	4311      	orrs	r1, r2
 8005a3c:	687a      	ldr	r2, [r7, #4]
 8005a3e:	68d2      	ldr	r2, [r2, #12]
 8005a40:	4311      	orrs	r1, r2
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	6912      	ldr	r2, [r2, #16]
 8005a46:	4311      	orrs	r1, r2
 8005a48:	687a      	ldr	r2, [r7, #4]
 8005a4a:	6952      	ldr	r2, [r2, #20]
 8005a4c:	4311      	orrs	r1, r2
 8005a4e:	687a      	ldr	r2, [r7, #4]
 8005a50:	6992      	ldr	r2, [r2, #24]
 8005a52:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8005a56:	4311      	orrs	r1, r2
 8005a58:	687a      	ldr	r2, [r7, #4]
 8005a5a:	69d2      	ldr	r2, [r2, #28]
 8005a5c:	4311      	orrs	r1, r2
 8005a5e:	687a      	ldr	r2, [r7, #4]
 8005a60:	6a12      	ldr	r2, [r2, #32]
 8005a62:	4311      	orrs	r1, r2
 8005a64:	687a      	ldr	r2, [r7, #4]
 8005a66:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005a68:	430a      	orrs	r2, r1
 8005a6a:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	687a      	ldr	r2, [r7, #4]
 8005a72:	6992      	ldr	r2, [r2, #24]
 8005a74:	0c12      	lsrs	r2, r2, #16
 8005a76:	f002 0104 	and.w	r1, r2, #4
 8005a7a:	687a      	ldr	r2, [r7, #4]
 8005a7c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005a7e:	430a      	orrs	r2, r1
 8005a80:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	687a      	ldr	r2, [r7, #4]
 8005a88:	6812      	ldr	r2, [r2, #0]
 8005a8a:	69d2      	ldr	r2, [r2, #28]
 8005a8c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a90:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2200      	movs	r2, #0
 8005a96:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005aa0:	2300      	movs	r3, #0
}
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	3708      	adds	r7, #8
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}

08005aaa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005aaa:	b580      	push	{r7, lr}
 8005aac:	b088      	sub	sp, #32
 8005aae:	af00      	add	r7, sp, #0
 8005ab0:	60f8      	str	r0, [r7, #12]
 8005ab2:	60b9      	str	r1, [r7, #8]
 8005ab4:	603b      	str	r3, [r7, #0]
 8005ab6:	4613      	mov	r3, r2
 8005ab8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005aba:	2300      	movs	r3, #0
 8005abc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d101      	bne.n	8005acc <HAL_SPI_Transmit+0x22>
 8005ac8:	2302      	movs	r3, #2
 8005aca:	e11c      	b.n	8005d06 <HAL_SPI_Transmit+0x25c>
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005ad4:	f7fb fa8e 	bl	8000ff4 <HAL_GetTick>
 8005ad8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005ada:	88fb      	ldrh	r3, [r7, #6]
 8005adc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ae4:	b2db      	uxtb	r3, r3
 8005ae6:	2b01      	cmp	r3, #1
 8005ae8:	d002      	beq.n	8005af0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005aea:	2302      	movs	r3, #2
 8005aec:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005aee:	e101      	b.n	8005cf4 <HAL_SPI_Transmit+0x24a>
  }

  if ((pData == NULL) || (Size == 0U))
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d002      	beq.n	8005afc <HAL_SPI_Transmit+0x52>
 8005af6:	88fb      	ldrh	r3, [r7, #6]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d102      	bne.n	8005b02 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005afc:	2301      	movs	r3, #1
 8005afe:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005b00:	e0f8      	b.n	8005cf4 <HAL_SPI_Transmit+0x24a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2203      	movs	r2, #3
 8005b06:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	68ba      	ldr	r2, [r7, #8]
 8005b14:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	88fa      	ldrh	r2, [r7, #6]
 8005b1a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	88fa      	ldrh	r2, [r7, #6]
 8005b20:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2200      	movs	r2, #0
 8005b26:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2200      	movs	r2, #0
 8005b32:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2200      	movs	r2, #0
 8005b38:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b48:	d107      	bne.n	8005b5a <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	68fa      	ldr	r2, [r7, #12]
 8005b50:	6812      	ldr	r2, [r2, #0]
 8005b52:	6812      	ldr	r2, [r2, #0]
 8005b54:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b58:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b64:	2b40      	cmp	r3, #64	; 0x40
 8005b66:	d007      	beq.n	8005b78 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	68fa      	ldr	r2, [r7, #12]
 8005b6e:	6812      	ldr	r2, [r2, #0]
 8005b70:	6812      	ldr	r2, [r2, #0]
 8005b72:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b76:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	68db      	ldr	r3, [r3, #12]
 8005b7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b80:	d14b      	bne.n	8005c1a <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d002      	beq.n	8005b90 <HAL_SPI_Transmit+0xe6>
 8005b8a:	8afb      	ldrh	r3, [r7, #22]
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d13e      	bne.n	8005c0e <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	68fa      	ldr	r2, [r7, #12]
 8005b96:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005b98:	8812      	ldrh	r2, [r2, #0]
 8005b9a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ba0:	1c9a      	adds	r2, r3, #2
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005baa:	b29b      	uxth	r3, r3
 8005bac:	3b01      	subs	r3, #1
 8005bae:	b29a      	uxth	r2, r3
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005bb4:	e02b      	b.n	8005c0e <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	f003 0302 	and.w	r3, r3, #2
 8005bc0:	2b02      	cmp	r3, #2
 8005bc2:	d112      	bne.n	8005bea <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	68fa      	ldr	r2, [r7, #12]
 8005bca:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005bcc:	8812      	ldrh	r2, [r2, #0]
 8005bce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bd4:	1c9a      	adds	r2, r3, #2
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bde:	b29b      	uxth	r3, r3
 8005be0:	3b01      	subs	r3, #1
 8005be2:	b29a      	uxth	r2, r3
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	86da      	strh	r2, [r3, #54]	; 0x36
 8005be8:	e011      	b.n	8005c0e <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005bea:	f7fb fa03 	bl	8000ff4 <HAL_GetTick>
 8005bee:	4602      	mov	r2, r0
 8005bf0:	69bb      	ldr	r3, [r7, #24]
 8005bf2:	1ad2      	subs	r2, r2, r3
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	429a      	cmp	r2, r3
 8005bf8:	d303      	bcc.n	8005c02 <HAL_SPI_Transmit+0x158>
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c00:	d102      	bne.n	8005c08 <HAL_SPI_Transmit+0x15e>
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d102      	bne.n	8005c0e <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8005c08:	2303      	movs	r3, #3
 8005c0a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005c0c:	e072      	b.n	8005cf4 <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c12:	b29b      	uxth	r3, r3
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d1ce      	bne.n	8005bb6 <HAL_SPI_Transmit+0x10c>
 8005c18:	e04c      	b.n	8005cb4 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d002      	beq.n	8005c28 <HAL_SPI_Transmit+0x17e>
 8005c22:	8afb      	ldrh	r3, [r7, #22]
 8005c24:	2b01      	cmp	r3, #1
 8005c26:	d140      	bne.n	8005caa <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	330c      	adds	r3, #12
 8005c2e:	68fa      	ldr	r2, [r7, #12]
 8005c30:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005c32:	7812      	ldrb	r2, [r2, #0]
 8005c34:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c3a:	1c5a      	adds	r2, r3, #1
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c44:	b29b      	uxth	r3, r3
 8005c46:	3b01      	subs	r3, #1
 8005c48:	b29a      	uxth	r2, r3
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005c4e:	e02c      	b.n	8005caa <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	f003 0302 	and.w	r3, r3, #2
 8005c5a:	2b02      	cmp	r3, #2
 8005c5c:	d113      	bne.n	8005c86 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	330c      	adds	r3, #12
 8005c64:	68fa      	ldr	r2, [r7, #12]
 8005c66:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005c68:	7812      	ldrb	r2, [r2, #0]
 8005c6a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c70:	1c5a      	adds	r2, r3, #1
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c7a:	b29b      	uxth	r3, r3
 8005c7c:	3b01      	subs	r3, #1
 8005c7e:	b29a      	uxth	r2, r3
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	86da      	strh	r2, [r3, #54]	; 0x36
 8005c84:	e011      	b.n	8005caa <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c86:	f7fb f9b5 	bl	8000ff4 <HAL_GetTick>
 8005c8a:	4602      	mov	r2, r0
 8005c8c:	69bb      	ldr	r3, [r7, #24]
 8005c8e:	1ad2      	subs	r2, r2, r3
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d303      	bcc.n	8005c9e <HAL_SPI_Transmit+0x1f4>
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c9c:	d102      	bne.n	8005ca4 <HAL_SPI_Transmit+0x1fa>
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d102      	bne.n	8005caa <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8005ca4:	2303      	movs	r3, #3
 8005ca6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005ca8:	e024      	b.n	8005cf4 <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cae:	b29b      	uxth	r3, r3
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d1cd      	bne.n	8005c50 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005cb4:	69ba      	ldr	r2, [r7, #24]
 8005cb6:	6839      	ldr	r1, [r7, #0]
 8005cb8:	68f8      	ldr	r0, [r7, #12]
 8005cba:	f000 fd85 	bl	80067c8 <SPI_EndRxTxTransaction>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d002      	beq.n	8005cca <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	2220      	movs	r2, #32
 8005cc8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d10a      	bne.n	8005ce8 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	613b      	str	r3, [r7, #16]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	68db      	ldr	r3, [r3, #12]
 8005cdc:	613b      	str	r3, [r7, #16]
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	689b      	ldr	r3, [r3, #8]
 8005ce4:	613b      	str	r3, [r7, #16]
 8005ce6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d001      	beq.n	8005cf4 <HAL_SPI_Transmit+0x24a>
  {
    errorcode = HAL_ERROR;
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005d04:	7ffb      	ldrb	r3, [r7, #31]
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	3720      	adds	r7, #32
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}

08005d0e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d0e:	b580      	push	{r7, lr}
 8005d10:	b088      	sub	sp, #32
 8005d12:	af02      	add	r7, sp, #8
 8005d14:	60f8      	str	r0, [r7, #12]
 8005d16:	60b9      	str	r1, [r7, #8]
 8005d18:	603b      	str	r3, [r7, #0]
 8005d1a:	4613      	mov	r3, r2
 8005d1c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d2a:	d112      	bne.n	8005d52 <HAL_SPI_Receive+0x44>
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d10e      	bne.n	8005d52 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2204      	movs	r2, #4
 8005d38:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005d3c:	88fa      	ldrh	r2, [r7, #6]
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	9300      	str	r3, [sp, #0]
 8005d42:	4613      	mov	r3, r2
 8005d44:	68ba      	ldr	r2, [r7, #8]
 8005d46:	68b9      	ldr	r1, [r7, #8]
 8005d48:	68f8      	ldr	r0, [r7, #12]
 8005d4a:	f000 f8e6 	bl	8005f1a <HAL_SPI_TransmitReceive>
 8005d4e:	4603      	mov	r3, r0
 8005d50:	e0df      	b.n	8005f12 <HAL_SPI_Receive+0x204>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005d58:	2b01      	cmp	r3, #1
 8005d5a:	d101      	bne.n	8005d60 <HAL_SPI_Receive+0x52>
 8005d5c:	2302      	movs	r3, #2
 8005d5e:	e0d8      	b.n	8005f12 <HAL_SPI_Receive+0x204>
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2201      	movs	r2, #1
 8005d64:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d68:	f7fb f944 	bl	8000ff4 <HAL_GetTick>
 8005d6c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d74:	b2db      	uxtb	r3, r3
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d002      	beq.n	8005d80 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005d7a:	2302      	movs	r3, #2
 8005d7c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005d7e:	e0bf      	b.n	8005f00 <HAL_SPI_Receive+0x1f2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d002      	beq.n	8005d8c <HAL_SPI_Receive+0x7e>
 8005d86:	88fb      	ldrh	r3, [r7, #6]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d102      	bne.n	8005d92 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005d8c:	2301      	movs	r3, #1
 8005d8e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005d90:	e0b6      	b.n	8005f00 <HAL_SPI_Receive+0x1f2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2204      	movs	r2, #4
 8005d96:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	68ba      	ldr	r2, [r7, #8]
 8005da4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	88fa      	ldrh	r2, [r7, #6]
 8005daa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	88fa      	ldrh	r2, [r7, #6]
 8005db0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2200      	movs	r2, #0
 8005db6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	689b      	ldr	r3, [r3, #8]
 8005dd4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005dd8:	d107      	bne.n	8005dea <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	68fa      	ldr	r2, [r7, #12]
 8005de0:	6812      	ldr	r2, [r2, #0]
 8005de2:	6812      	ldr	r2, [r2, #0]
 8005de4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005de8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005df4:	2b40      	cmp	r3, #64	; 0x40
 8005df6:	d007      	beq.n	8005e08 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	68fa      	ldr	r2, [r7, #12]
 8005dfe:	6812      	ldr	r2, [r2, #0]
 8005e00:	6812      	ldr	r2, [r2, #0]
 8005e02:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e06:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	68db      	ldr	r3, [r3, #12]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d161      	bne.n	8005ed4 <HAL_SPI_Receive+0x1c6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005e10:	e02d      	b.n	8005e6e <HAL_SPI_Receive+0x160>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	689b      	ldr	r3, [r3, #8]
 8005e18:	f003 0301 	and.w	r3, r3, #1
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	d114      	bne.n	8005e4a <HAL_SPI_Receive+0x13c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e24:	68fa      	ldr	r2, [r7, #12]
 8005e26:	6812      	ldr	r2, [r2, #0]
 8005e28:	320c      	adds	r2, #12
 8005e2a:	7812      	ldrb	r2, [r2, #0]
 8005e2c:	b2d2      	uxtb	r2, r2
 8005e2e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e34:	1c5a      	adds	r2, r3, #1
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e3e:	b29b      	uxth	r3, r3
 8005e40:	3b01      	subs	r3, #1
 8005e42:	b29a      	uxth	r2, r3
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005e48:	e011      	b.n	8005e6e <HAL_SPI_Receive+0x160>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e4a:	f7fb f8d3 	bl	8000ff4 <HAL_GetTick>
 8005e4e:	4602      	mov	r2, r0
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	1ad2      	subs	r2, r2, r3
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	429a      	cmp	r2, r3
 8005e58:	d303      	bcc.n	8005e62 <HAL_SPI_Receive+0x154>
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e60:	d102      	bne.n	8005e68 <HAL_SPI_Receive+0x15a>
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d102      	bne.n	8005e6e <HAL_SPI_Receive+0x160>
        {
          errorcode = HAL_TIMEOUT;
 8005e68:	2303      	movs	r3, #3
 8005e6a:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005e6c:	e048      	b.n	8005f00 <HAL_SPI_Receive+0x1f2>
    while (hspi->RxXferCount > 0U)
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e72:	b29b      	uxth	r3, r3
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d1cc      	bne.n	8005e12 <HAL_SPI_Receive+0x104>
 8005e78:	e031      	b.n	8005ede <HAL_SPI_Receive+0x1d0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	689b      	ldr	r3, [r3, #8]
 8005e80:	f003 0301 	and.w	r3, r3, #1
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d113      	bne.n	8005eb0 <HAL_SPI_Receive+0x1a2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e8c:	68fa      	ldr	r2, [r7, #12]
 8005e8e:	6812      	ldr	r2, [r2, #0]
 8005e90:	68d2      	ldr	r2, [r2, #12]
 8005e92:	b292      	uxth	r2, r2
 8005e94:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e9a:	1c9a      	adds	r2, r3, #2
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ea4:	b29b      	uxth	r3, r3
 8005ea6:	3b01      	subs	r3, #1
 8005ea8:	b29a      	uxth	r2, r3
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005eae:	e011      	b.n	8005ed4 <HAL_SPI_Receive+0x1c6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005eb0:	f7fb f8a0 	bl	8000ff4 <HAL_GetTick>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	1ad2      	subs	r2, r2, r3
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	d303      	bcc.n	8005ec8 <HAL_SPI_Receive+0x1ba>
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ec6:	d102      	bne.n	8005ece <HAL_SPI_Receive+0x1c0>
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d102      	bne.n	8005ed4 <HAL_SPI_Receive+0x1c6>
        {
          errorcode = HAL_TIMEOUT;
 8005ece:	2303      	movs	r3, #3
 8005ed0:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005ed2:	e015      	b.n	8005f00 <HAL_SPI_Receive+0x1f2>
    while (hspi->RxXferCount > 0U)
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ed8:	b29b      	uxth	r3, r3
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d1cd      	bne.n	8005e7a <HAL_SPI_Receive+0x16c>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ede:	693a      	ldr	r2, [r7, #16]
 8005ee0:	6839      	ldr	r1, [r7, #0]
 8005ee2:	68f8      	ldr	r0, [r7, #12]
 8005ee4:	f000 fc0a 	bl	80066fc <SPI_EndRxTransaction>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d002      	beq.n	8005ef4 <HAL_SPI_Receive+0x1e6>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	2220      	movs	r2, #32
 8005ef2:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d001      	beq.n	8005f00 <HAL_SPI_Receive+0x1f2>
  {
    errorcode = HAL_ERROR;
 8005efc:	2301      	movs	r3, #1
 8005efe:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2201      	movs	r2, #1
 8005f04:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005f10:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f12:	4618      	mov	r0, r3
 8005f14:	3718      	adds	r7, #24
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}

08005f1a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005f1a:	b580      	push	{r7, lr}
 8005f1c:	b08c      	sub	sp, #48	; 0x30
 8005f1e:	af00      	add	r7, sp, #0
 8005f20:	60f8      	str	r0, [r7, #12]
 8005f22:	60b9      	str	r1, [r7, #8]
 8005f24:	607a      	str	r2, [r7, #4]
 8005f26:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005f38:	2b01      	cmp	r3, #1
 8005f3a:	d101      	bne.n	8005f40 <HAL_SPI_TransmitReceive+0x26>
 8005f3c:	2302      	movs	r3, #2
 8005f3e:	e188      	b.n	8006252 <HAL_SPI_TransmitReceive+0x338>
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f48:	f7fb f854 	bl	8000ff4 <HAL_GetTick>
 8005f4c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005f54:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005f5e:	887b      	ldrh	r3, [r7, #2]
 8005f60:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005f62:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005f66:	2b01      	cmp	r3, #1
 8005f68:	d00f      	beq.n	8005f8a <HAL_SPI_TransmitReceive+0x70>
 8005f6a:	69fb      	ldr	r3, [r7, #28]
 8005f6c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f70:	d107      	bne.n	8005f82 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d103      	bne.n	8005f82 <HAL_SPI_TransmitReceive+0x68>
 8005f7a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005f7e:	2b04      	cmp	r3, #4
 8005f80:	d003      	beq.n	8005f8a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005f82:	2302      	movs	r3, #2
 8005f84:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005f88:	e159      	b.n	800623e <HAL_SPI_TransmitReceive+0x324>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d005      	beq.n	8005f9c <HAL_SPI_TransmitReceive+0x82>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d002      	beq.n	8005f9c <HAL_SPI_TransmitReceive+0x82>
 8005f96:	887b      	ldrh	r3, [r7, #2]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d103      	bne.n	8005fa4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005fa2:	e14c      	b.n	800623e <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005faa:	b2db      	uxtb	r3, r3
 8005fac:	2b04      	cmp	r3, #4
 8005fae:	d003      	beq.n	8005fb8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	2205      	movs	r2, #5
 8005fb4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	687a      	ldr	r2, [r7, #4]
 8005fc2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	887a      	ldrh	r2, [r7, #2]
 8005fc8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	887a      	ldrh	r2, [r7, #2]
 8005fce:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	68ba      	ldr	r2, [r7, #8]
 8005fd4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	887a      	ldrh	r2, [r7, #2]
 8005fda:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	887a      	ldrh	r2, [r7, #2]
 8005fe0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	2200      	movs	r2, #0
 8005fec:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ff8:	2b40      	cmp	r3, #64	; 0x40
 8005ffa:	d007      	beq.n	800600c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	68fa      	ldr	r2, [r7, #12]
 8006002:	6812      	ldr	r2, [r2, #0]
 8006004:	6812      	ldr	r2, [r2, #0]
 8006006:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800600a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	68db      	ldr	r3, [r3, #12]
 8006010:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006014:	d178      	bne.n	8006108 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	685b      	ldr	r3, [r3, #4]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d002      	beq.n	8006024 <HAL_SPI_TransmitReceive+0x10a>
 800601e:	8b7b      	ldrh	r3, [r7, #26]
 8006020:	2b01      	cmp	r3, #1
 8006022:	d166      	bne.n	80060f2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	68fa      	ldr	r2, [r7, #12]
 800602a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800602c:	8812      	ldrh	r2, [r2, #0]
 800602e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006034:	1c9a      	adds	r2, r3, #2
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800603e:	b29b      	uxth	r3, r3
 8006040:	3b01      	subs	r3, #1
 8006042:	b29a      	uxth	r2, r3
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006048:	e053      	b.n	80060f2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	689b      	ldr	r3, [r3, #8]
 8006050:	f003 0302 	and.w	r3, r3, #2
 8006054:	2b02      	cmp	r3, #2
 8006056:	d11b      	bne.n	8006090 <HAL_SPI_TransmitReceive+0x176>
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800605c:	b29b      	uxth	r3, r3
 800605e:	2b00      	cmp	r3, #0
 8006060:	d016      	beq.n	8006090 <HAL_SPI_TransmitReceive+0x176>
 8006062:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006064:	2b01      	cmp	r3, #1
 8006066:	d113      	bne.n	8006090 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	68fa      	ldr	r2, [r7, #12]
 800606e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006070:	8812      	ldrh	r2, [r2, #0]
 8006072:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006078:	1c9a      	adds	r2, r3, #2
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006082:	b29b      	uxth	r3, r3
 8006084:	3b01      	subs	r3, #1
 8006086:	b29a      	uxth	r2, r3
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800608c:	2300      	movs	r3, #0
 800608e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	689b      	ldr	r3, [r3, #8]
 8006096:	f003 0301 	and.w	r3, r3, #1
 800609a:	2b01      	cmp	r3, #1
 800609c:	d119      	bne.n	80060d2 <HAL_SPI_TransmitReceive+0x1b8>
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060a2:	b29b      	uxth	r3, r3
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d014      	beq.n	80060d2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060ac:	68fa      	ldr	r2, [r7, #12]
 80060ae:	6812      	ldr	r2, [r2, #0]
 80060b0:	68d2      	ldr	r2, [r2, #12]
 80060b2:	b292      	uxth	r2, r2
 80060b4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060ba:	1c9a      	adds	r2, r3, #2
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060c4:	b29b      	uxth	r3, r3
 80060c6:	3b01      	subs	r3, #1
 80060c8:	b29a      	uxth	r2, r3
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80060ce:	2301      	movs	r3, #1
 80060d0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80060d2:	f7fa ff8f 	bl	8000ff4 <HAL_GetTick>
 80060d6:	4602      	mov	r2, r0
 80060d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060da:	1ad2      	subs	r2, r2, r3
 80060dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060de:	429a      	cmp	r2, r3
 80060e0:	d307      	bcc.n	80060f2 <HAL_SPI_TransmitReceive+0x1d8>
 80060e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060e8:	d003      	beq.n	80060f2 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80060ea:	2303      	movs	r3, #3
 80060ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80060f0:	e0a5      	b.n	800623e <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060f6:	b29b      	uxth	r3, r3
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d1a6      	bne.n	800604a <HAL_SPI_TransmitReceive+0x130>
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006100:	b29b      	uxth	r3, r3
 8006102:	2b00      	cmp	r3, #0
 8006104:	d1a1      	bne.n	800604a <HAL_SPI_TransmitReceive+0x130>
 8006106:	e07c      	b.n	8006202 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d002      	beq.n	8006116 <HAL_SPI_TransmitReceive+0x1fc>
 8006110:	8b7b      	ldrh	r3, [r7, #26]
 8006112:	2b01      	cmp	r3, #1
 8006114:	d16b      	bne.n	80061ee <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	330c      	adds	r3, #12
 800611c:	68fa      	ldr	r2, [r7, #12]
 800611e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006120:	7812      	ldrb	r2, [r2, #0]
 8006122:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006128:	1c5a      	adds	r2, r3, #1
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006132:	b29b      	uxth	r3, r3
 8006134:	3b01      	subs	r3, #1
 8006136:	b29a      	uxth	r2, r3
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800613c:	e057      	b.n	80061ee <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	f003 0302 	and.w	r3, r3, #2
 8006148:	2b02      	cmp	r3, #2
 800614a:	d11c      	bne.n	8006186 <HAL_SPI_TransmitReceive+0x26c>
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006150:	b29b      	uxth	r3, r3
 8006152:	2b00      	cmp	r3, #0
 8006154:	d017      	beq.n	8006186 <HAL_SPI_TransmitReceive+0x26c>
 8006156:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006158:	2b01      	cmp	r3, #1
 800615a:	d114      	bne.n	8006186 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	330c      	adds	r3, #12
 8006162:	68fa      	ldr	r2, [r7, #12]
 8006164:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006166:	7812      	ldrb	r2, [r2, #0]
 8006168:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800616e:	1c5a      	adds	r2, r3, #1
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006178:	b29b      	uxth	r3, r3
 800617a:	3b01      	subs	r3, #1
 800617c:	b29a      	uxth	r2, r3
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006182:	2300      	movs	r3, #0
 8006184:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	f003 0301 	and.w	r3, r3, #1
 8006190:	2b01      	cmp	r3, #1
 8006192:	d119      	bne.n	80061c8 <HAL_SPI_TransmitReceive+0x2ae>
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006198:	b29b      	uxth	r3, r3
 800619a:	2b00      	cmp	r3, #0
 800619c:	d014      	beq.n	80061c8 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061a2:	68fa      	ldr	r2, [r7, #12]
 80061a4:	6812      	ldr	r2, [r2, #0]
 80061a6:	68d2      	ldr	r2, [r2, #12]
 80061a8:	b2d2      	uxtb	r2, r2
 80061aa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061b0:	1c5a      	adds	r2, r3, #1
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061ba:	b29b      	uxth	r3, r3
 80061bc:	3b01      	subs	r3, #1
 80061be:	b29a      	uxth	r2, r3
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80061c4:	2301      	movs	r3, #1
 80061c6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80061c8:	f7fa ff14 	bl	8000ff4 <HAL_GetTick>
 80061cc:	4602      	mov	r2, r0
 80061ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d0:	1ad2      	subs	r2, r2, r3
 80061d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061d4:	429a      	cmp	r2, r3
 80061d6:	d303      	bcc.n	80061e0 <HAL_SPI_TransmitReceive+0x2c6>
 80061d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061de:	d102      	bne.n	80061e6 <HAL_SPI_TransmitReceive+0x2cc>
 80061e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d103      	bne.n	80061ee <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80061e6:	2303      	movs	r3, #3
 80061e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80061ec:	e027      	b.n	800623e <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061f2:	b29b      	uxth	r3, r3
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d1a2      	bne.n	800613e <HAL_SPI_TransmitReceive+0x224>
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061fc:	b29b      	uxth	r3, r3
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d19d      	bne.n	800613e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006202:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006204:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006206:	68f8      	ldr	r0, [r7, #12]
 8006208:	f000 fade 	bl	80067c8 <SPI_EndRxTxTransaction>
 800620c:	4603      	mov	r3, r0
 800620e:	2b00      	cmp	r3, #0
 8006210:	d006      	beq.n	8006220 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006212:	2301      	movs	r3, #1
 8006214:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2220      	movs	r2, #32
 800621c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800621e:	e00e      	b.n	800623e <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d10a      	bne.n	800623e <HAL_SPI_TransmitReceive+0x324>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006228:	2300      	movs	r3, #0
 800622a:	617b      	str	r3, [r7, #20]
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	68db      	ldr	r3, [r3, #12]
 8006232:	617b      	str	r3, [r7, #20]
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	617b      	str	r3, [r7, #20]
 800623c:	697b      	ldr	r3, [r7, #20]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2201      	movs	r2, #1
 8006242:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	2200      	movs	r2, #0
 800624a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800624e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006252:	4618      	mov	r0, r3
 8006254:	3730      	adds	r7, #48	; 0x30
 8006256:	46bd      	mov	sp, r7
 8006258:	bd80      	pop	{r7, pc}
	...

0800625c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b086      	sub	sp, #24
 8006260:	af00      	add	r7, sp, #0
 8006262:	60f8      	str	r0, [r7, #12]
 8006264:	60b9      	str	r1, [r7, #8]
 8006266:	607a      	str	r2, [r7, #4]
 8006268:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800626a:	2300      	movs	r3, #0
 800626c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006274:	2b01      	cmp	r3, #1
 8006276:	d101      	bne.n	800627c <HAL_SPI_TransmitReceive_DMA+0x20>
 8006278:	2302      	movs	r3, #2
 800627a:	e0e3      	b.n	8006444 <HAL_SPI_TransmitReceive_DMA+0x1e8>
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	2201      	movs	r2, #1
 8006280:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800628a:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8006292:	7dbb      	ldrb	r3, [r7, #22]
 8006294:	2b01      	cmp	r3, #1
 8006296:	d00d      	beq.n	80062b4 <HAL_SPI_TransmitReceive_DMA+0x58>
 8006298:	693b      	ldr	r3, [r7, #16]
 800629a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800629e:	d106      	bne.n	80062ae <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d102      	bne.n	80062ae <HAL_SPI_TransmitReceive_DMA+0x52>
 80062a8:	7dbb      	ldrb	r3, [r7, #22]
 80062aa:	2b04      	cmp	r3, #4
 80062ac:	d002      	beq.n	80062b4 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 80062ae:	2302      	movs	r3, #2
 80062b0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80062b2:	e0c2      	b.n	800643a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d005      	beq.n	80062c6 <HAL_SPI_TransmitReceive_DMA+0x6a>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d002      	beq.n	80062c6 <HAL_SPI_TransmitReceive_DMA+0x6a>
 80062c0:	887b      	ldrh	r3, [r7, #2]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d102      	bne.n	80062cc <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80062ca:	e0b6      	b.n	800643a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80062d2:	b2db      	uxtb	r3, r3
 80062d4:	2b04      	cmp	r3, #4
 80062d6:	d003      	beq.n	80062e0 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2205      	movs	r2, #5
 80062dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2200      	movs	r2, #0
 80062e4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	68ba      	ldr	r2, [r7, #8]
 80062ea:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	887a      	ldrh	r2, [r7, #2]
 80062f0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	887a      	ldrh	r2, [r7, #2]
 80062f6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	687a      	ldr	r2, [r7, #4]
 80062fc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	887a      	ldrh	r2, [r7, #2]
 8006302:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	887a      	ldrh	r2, [r7, #2]
 8006308:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	2200      	movs	r2, #0
 800630e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	2200      	movs	r2, #0
 8006314:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800631c:	b2db      	uxtb	r3, r3
 800631e:	2b04      	cmp	r3, #4
 8006320:	d108      	bne.n	8006334 <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006326:	4a49      	ldr	r2, [pc, #292]	; (800644c <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8006328:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800632e:	4a48      	ldr	r2, [pc, #288]	; (8006450 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8006330:	63da      	str	r2, [r3, #60]	; 0x3c
 8006332:	e007      	b.n	8006344 <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006338:	4a46      	ldr	r2, [pc, #280]	; (8006454 <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 800633a:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006340:	4a45      	ldr	r2, [pc, #276]	; (8006458 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 8006342:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006348:	4a44      	ldr	r2, [pc, #272]	; (800645c <HAL_SPI_TransmitReceive_DMA+0x200>)
 800634a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006350:	2200      	movs	r2, #0
 8006352:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	330c      	adds	r3, #12
 800635e:	4619      	mov	r1, r3
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006364:	461a      	mov	r2, r3
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800636a:	b29b      	uxth	r3, r3
 800636c:	f7fb fd2a 	bl	8001dc4 <HAL_DMA_Start_IT>
 8006370:	4603      	mov	r3, r0
 8006372:	2b00      	cmp	r3, #0
 8006374:	d00c      	beq.n	8006390 <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800637a:	f043 0210 	orr.w	r2, r3, #16
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8006382:	2301      	movs	r3, #1
 8006384:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	2201      	movs	r2, #1
 800638a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800638e:	e054      	b.n	800643a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	68fa      	ldr	r2, [r7, #12]
 8006396:	6812      	ldr	r2, [r2, #0]
 8006398:	6852      	ldr	r2, [r2, #4]
 800639a:	f042 0201 	orr.w	r2, r2, #1
 800639e:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063a4:	2200      	movs	r2, #0
 80063a6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063ac:	2200      	movs	r2, #0
 80063ae:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063b4:	2200      	movs	r2, #0
 80063b6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063bc:	2200      	movs	r2, #0
 80063be:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063c8:	4619      	mov	r1, r3
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	330c      	adds	r3, #12
 80063d0:	461a      	mov	r2, r3
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063d6:	b29b      	uxth	r3, r3
 80063d8:	f7fb fcf4 	bl	8001dc4 <HAL_DMA_Start_IT>
 80063dc:	4603      	mov	r3, r0
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d00c      	beq.n	80063fc <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063e6:	f043 0210 	orr.w	r2, r3, #16
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80063ee:	2301      	movs	r3, #1
 80063f0:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	2201      	movs	r2, #1
 80063f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 80063fa:	e01e      	b.n	800643a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006406:	2b40      	cmp	r3, #64	; 0x40
 8006408:	d007      	beq.n	800641a <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	68fa      	ldr	r2, [r7, #12]
 8006410:	6812      	ldr	r2, [r2, #0]
 8006412:	6812      	ldr	r2, [r2, #0]
 8006414:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006418:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	68fa      	ldr	r2, [r7, #12]
 8006420:	6812      	ldr	r2, [r2, #0]
 8006422:	6852      	ldr	r2, [r2, #4]
 8006424:	f042 0220 	orr.w	r2, r2, #32
 8006428:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	68fa      	ldr	r2, [r7, #12]
 8006430:	6812      	ldr	r2, [r2, #0]
 8006432:	6852      	ldr	r2, [r2, #4]
 8006434:	f042 0202 	orr.w	r2, r2, #2
 8006438:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	2200      	movs	r2, #0
 800643e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006442:	7dfb      	ldrb	r3, [r7, #23]
}
 8006444:	4618      	mov	r0, r3
 8006446:	3718      	adds	r7, #24
 8006448:	46bd      	mov	sp, r7
 800644a:	bd80      	pop	{r7, pc}
 800644c:	080065b1 	.word	0x080065b1
 8006450:	0800649d 	.word	0x0800649d
 8006454:	080065cd 	.word	0x080065cd
 8006458:	08006521 	.word	0x08006521
 800645c:	080065e9 	.word	0x080065e9

08006460 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006460:	b480      	push	{r7}
 8006462:	b083      	sub	sp, #12
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8006468:	bf00      	nop
 800646a:	370c      	adds	r7, #12
 800646c:	46bd      	mov	sp, r7
 800646e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006472:	4770      	bx	lr

08006474 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006474:	b480      	push	{r7}
 8006476:	b083      	sub	sp, #12
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800647c:	bf00      	nop
 800647e:	370c      	adds	r7, #12
 8006480:	46bd      	mov	sp, r7
 8006482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006486:	4770      	bx	lr

08006488 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006488:	b480      	push	{r7}
 800648a:	b083      	sub	sp, #12
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8006490:	bf00      	nop
 8006492:	370c      	adds	r7, #12
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr

0800649c <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b084      	sub	sp, #16
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064a8:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80064aa:	f7fa fda3 	bl	8000ff4 <HAL_GetTick>
 80064ae:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064be:	d029      	beq.n	8006514 <SPI_DMAReceiveCplt+0x78>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	68fa      	ldr	r2, [r7, #12]
 80064c6:	6812      	ldr	r2, [r2, #0]
 80064c8:	6852      	ldr	r2, [r2, #4]
 80064ca:	f022 0220 	bic.w	r2, r2, #32
 80064ce:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	68fa      	ldr	r2, [r7, #12]
 80064d6:	6812      	ldr	r2, [r2, #0]
 80064d8:	6852      	ldr	r2, [r2, #4]
 80064da:	f022 0203 	bic.w	r2, r2, #3
 80064de:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80064e0:	68ba      	ldr	r2, [r7, #8]
 80064e2:	2164      	movs	r1, #100	; 0x64
 80064e4:	68f8      	ldr	r0, [r7, #12]
 80064e6:	f000 f909 	bl	80066fc <SPI_EndRxTransaction>
 80064ea:	4603      	mov	r3, r0
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d002      	beq.n	80064f6 <SPI_DMAReceiveCplt+0x5a>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	2220      	movs	r2, #32
 80064f4:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2200      	movs	r2, #0
 80064fa:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2201      	movs	r2, #1
 8006500:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006508:	2b00      	cmp	r3, #0
 800650a:	d003      	beq.n	8006514 <SPI_DMAReceiveCplt+0x78>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800650c:	68f8      	ldr	r0, [r7, #12]
 800650e:	f003 fdf9 	bl	800a104 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006512:	e002      	b.n	800651a <SPI_DMAReceiveCplt+0x7e>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8006514:	68f8      	ldr	r0, [r7, #12]
 8006516:	f7ff ffa3 	bl	8006460 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800651a:	3710      	adds	r7, #16
 800651c:	46bd      	mov	sp, r7
 800651e:	bd80      	pop	{r7, pc}

08006520 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b084      	sub	sp, #16
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800652c:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800652e:	f7fa fd61 	bl	8000ff4 <HAL_GetTick>
 8006532:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800653e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006542:	d02f      	beq.n	80065a4 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	68fa      	ldr	r2, [r7, #12]
 800654a:	6812      	ldr	r2, [r2, #0]
 800654c:	6852      	ldr	r2, [r2, #4]
 800654e:	f022 0220 	bic.w	r2, r2, #32
 8006552:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006554:	68ba      	ldr	r2, [r7, #8]
 8006556:	2164      	movs	r1, #100	; 0x64
 8006558:	68f8      	ldr	r0, [r7, #12]
 800655a:	f000 f935 	bl	80067c8 <SPI_EndRxTxTransaction>
 800655e:	4603      	mov	r3, r0
 8006560:	2b00      	cmp	r3, #0
 8006562:	d005      	beq.n	8006570 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006568:	f043 0220 	orr.w	r2, r3, #32
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	68fa      	ldr	r2, [r7, #12]
 8006576:	6812      	ldr	r2, [r2, #0]
 8006578:	6852      	ldr	r2, [r2, #4]
 800657a:	f022 0203 	bic.w	r2, r2, #3
 800657e:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	2200      	movs	r2, #0
 8006584:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	2200      	movs	r2, #0
 800658a:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	2201      	movs	r2, #1
 8006590:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006598:	2b00      	cmp	r3, #0
 800659a:	d003      	beq.n	80065a4 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800659c:	68f8      	ldr	r0, [r7, #12]
 800659e:	f003 fdb1 	bl	800a104 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80065a2:	e002      	b.n	80065aa <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80065a4:	68f8      	ldr	r0, [r7, #12]
 80065a6:	f003 fd83 	bl	800a0b0 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80065aa:	3710      	adds	r7, #16
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bd80      	pop	{r7, pc}

080065b0 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b084      	sub	sp, #16
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065bc:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80065be:	68f8      	ldr	r0, [r7, #12]
 80065c0:	f7ff ff58 	bl	8006474 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80065c4:	bf00      	nop
 80065c6:	3710      	adds	r7, #16
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}

080065cc <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b084      	sub	sp, #16
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065d8:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80065da:	68f8      	ldr	r0, [r7, #12]
 80065dc:	f7ff ff54 	bl	8006488 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80065e0:	bf00      	nop
 80065e2:	3710      	adds	r7, #16
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bd80      	pop	{r7, pc}

080065e8 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b084      	sub	sp, #16
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065f4:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	68fa      	ldr	r2, [r7, #12]
 80065fc:	6812      	ldr	r2, [r2, #0]
 80065fe:	6852      	ldr	r2, [r2, #4]
 8006600:	f022 0203 	bic.w	r2, r2, #3
 8006604:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800660a:	f043 0210 	orr.w	r2, r3, #16
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2201      	movs	r2, #1
 8006616:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800661a:	68f8      	ldr	r0, [r7, #12]
 800661c:	f003 fd72 	bl	800a104 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006620:	bf00      	nop
 8006622:	3710      	adds	r7, #16
 8006624:	46bd      	mov	sp, r7
 8006626:	bd80      	pop	{r7, pc}

08006628 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b084      	sub	sp, #16
 800662c:	af00      	add	r7, sp, #0
 800662e:	60f8      	str	r0, [r7, #12]
 8006630:	60b9      	str	r1, [r7, #8]
 8006632:	603b      	str	r3, [r7, #0]
 8006634:	4613      	mov	r3, r2
 8006636:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006638:	e04c      	b.n	80066d4 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006640:	d048      	beq.n	80066d4 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006642:	f7fa fcd7 	bl	8000ff4 <HAL_GetTick>
 8006646:	4602      	mov	r2, r0
 8006648:	69bb      	ldr	r3, [r7, #24]
 800664a:	1ad2      	subs	r2, r2, r3
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	429a      	cmp	r2, r3
 8006650:	d202      	bcs.n	8006658 <SPI_WaitFlagStateUntilTimeout+0x30>
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d13d      	bne.n	80066d4 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	68fa      	ldr	r2, [r7, #12]
 800665e:	6812      	ldr	r2, [r2, #0]
 8006660:	6852      	ldr	r2, [r2, #4]
 8006662:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006666:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006670:	d111      	bne.n	8006696 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	689b      	ldr	r3, [r3, #8]
 8006676:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800667a:	d004      	beq.n	8006686 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006684:	d107      	bne.n	8006696 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	68fa      	ldr	r2, [r7, #12]
 800668c:	6812      	ldr	r2, [r2, #0]
 800668e:	6812      	ldr	r2, [r2, #0]
 8006690:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006694:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800669a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800669e:	d10f      	bne.n	80066c0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	68fa      	ldr	r2, [r7, #12]
 80066a6:	6812      	ldr	r2, [r2, #0]
 80066a8:	6812      	ldr	r2, [r2, #0]
 80066aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80066ae:	601a      	str	r2, [r3, #0]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	68fa      	ldr	r2, [r7, #12]
 80066b6:	6812      	ldr	r2, [r2, #0]
 80066b8:	6812      	ldr	r2, [r2, #0]
 80066ba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80066be:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2200      	movs	r2, #0
 80066cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80066d0:	2303      	movs	r3, #3
 80066d2:	e00f      	b.n	80066f4 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	689a      	ldr	r2, [r3, #8]
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	401a      	ands	r2, r3
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	429a      	cmp	r2, r3
 80066e2:	bf0c      	ite	eq
 80066e4:	2301      	moveq	r3, #1
 80066e6:	2300      	movne	r3, #0
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	461a      	mov	r2, r3
 80066ec:	79fb      	ldrb	r3, [r7, #7]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d1a3      	bne.n	800663a <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80066f2:	2300      	movs	r3, #0
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3710      	adds	r7, #16
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}

080066fc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b086      	sub	sp, #24
 8006700:	af02      	add	r7, sp, #8
 8006702:	60f8      	str	r0, [r7, #12]
 8006704:	60b9      	str	r1, [r7, #8]
 8006706:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006710:	d111      	bne.n	8006736 <SPI_EndRxTransaction+0x3a>
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	689b      	ldr	r3, [r3, #8]
 8006716:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800671a:	d004      	beq.n	8006726 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	689b      	ldr	r3, [r3, #8]
 8006720:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006724:	d107      	bne.n	8006736 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	68fa      	ldr	r2, [r7, #12]
 800672c:	6812      	ldr	r2, [r2, #0]
 800672e:	6812      	ldr	r2, [r2, #0]
 8006730:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006734:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800673e:	d12a      	bne.n	8006796 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	689b      	ldr	r3, [r3, #8]
 8006744:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006748:	d012      	beq.n	8006770 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	9300      	str	r3, [sp, #0]
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	2200      	movs	r2, #0
 8006752:	2180      	movs	r1, #128	; 0x80
 8006754:	68f8      	ldr	r0, [r7, #12]
 8006756:	f7ff ff67 	bl	8006628 <SPI_WaitFlagStateUntilTimeout>
 800675a:	4603      	mov	r3, r0
 800675c:	2b00      	cmp	r3, #0
 800675e:	d02d      	beq.n	80067bc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006764:	f043 0220 	orr.w	r2, r3, #32
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800676c:	2303      	movs	r3, #3
 800676e:	e026      	b.n	80067be <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	9300      	str	r3, [sp, #0]
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	2200      	movs	r2, #0
 8006778:	2101      	movs	r1, #1
 800677a:	68f8      	ldr	r0, [r7, #12]
 800677c:	f7ff ff54 	bl	8006628 <SPI_WaitFlagStateUntilTimeout>
 8006780:	4603      	mov	r3, r0
 8006782:	2b00      	cmp	r3, #0
 8006784:	d01a      	beq.n	80067bc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800678a:	f043 0220 	orr.w	r2, r3, #32
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006792:	2303      	movs	r3, #3
 8006794:	e013      	b.n	80067be <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	9300      	str	r3, [sp, #0]
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	2200      	movs	r2, #0
 800679e:	2101      	movs	r1, #1
 80067a0:	68f8      	ldr	r0, [r7, #12]
 80067a2:	f7ff ff41 	bl	8006628 <SPI_WaitFlagStateUntilTimeout>
 80067a6:	4603      	mov	r3, r0
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d007      	beq.n	80067bc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067b0:	f043 0220 	orr.w	r2, r3, #32
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80067b8:	2303      	movs	r3, #3
 80067ba:	e000      	b.n	80067be <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80067bc:	2300      	movs	r3, #0
}
 80067be:	4618      	mov	r0, r3
 80067c0:	3710      	adds	r7, #16
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}
	...

080067c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b088      	sub	sp, #32
 80067cc:	af02      	add	r7, sp, #8
 80067ce:	60f8      	str	r0, [r7, #12]
 80067d0:	60b9      	str	r1, [r7, #8]
 80067d2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80067d4:	4b1b      	ldr	r3, [pc, #108]	; (8006844 <SPI_EndRxTxTransaction+0x7c>)
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	4a1b      	ldr	r2, [pc, #108]	; (8006848 <SPI_EndRxTxTransaction+0x80>)
 80067da:	fba2 2303 	umull	r2, r3, r2, r3
 80067de:	0d5b      	lsrs	r3, r3, #21
 80067e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80067e4:	fb02 f303 	mul.w	r3, r2, r3
 80067e8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80067f2:	d112      	bne.n	800681a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	9300      	str	r3, [sp, #0]
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	2200      	movs	r2, #0
 80067fc:	2180      	movs	r1, #128	; 0x80
 80067fe:	68f8      	ldr	r0, [r7, #12]
 8006800:	f7ff ff12 	bl	8006628 <SPI_WaitFlagStateUntilTimeout>
 8006804:	4603      	mov	r3, r0
 8006806:	2b00      	cmp	r3, #0
 8006808:	d016      	beq.n	8006838 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800680e:	f043 0220 	orr.w	r2, r3, #32
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006816:	2303      	movs	r3, #3
 8006818:	e00f      	b.n	800683a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d00a      	beq.n	8006836 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006820:	697b      	ldr	r3, [r7, #20]
 8006822:	3b01      	subs	r3, #1
 8006824:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	689b      	ldr	r3, [r3, #8]
 800682c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006830:	2b80      	cmp	r3, #128	; 0x80
 8006832:	d0f2      	beq.n	800681a <SPI_EndRxTxTransaction+0x52>
 8006834:	e000      	b.n	8006838 <SPI_EndRxTxTransaction+0x70>
        break;
 8006836:	bf00      	nop
  }

  return HAL_OK;
 8006838:	2300      	movs	r3, #0
}
 800683a:	4618      	mov	r0, r3
 800683c:	3718      	adds	r7, #24
 800683e:	46bd      	mov	sp, r7
 8006840:	bd80      	pop	{r7, pc}
 8006842:	bf00      	nop
 8006844:	20000008 	.word	0x20000008
 8006848:	165e9f81 	.word	0x165e9f81

0800684c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b082      	sub	sp, #8
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d101      	bne.n	800685e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800685a:	2301      	movs	r3, #1
 800685c:	e01d      	b.n	800689a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006864:	b2db      	uxtb	r3, r3
 8006866:	2b00      	cmp	r3, #0
 8006868:	d106      	bne.n	8006878 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2200      	movs	r2, #0
 800686e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006872:	6878      	ldr	r0, [r7, #4]
 8006874:	f004 f906 	bl	800aa84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2202      	movs	r2, #2
 800687c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681a      	ldr	r2, [r3, #0]
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	3304      	adds	r3, #4
 8006888:	4619      	mov	r1, r3
 800688a:	4610      	mov	r0, r2
 800688c:	f000 fa1e 	bl	8006ccc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2201      	movs	r2, #1
 8006894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006898:	2300      	movs	r3, #0
}
 800689a:	4618      	mov	r0, r3
 800689c:	3708      	adds	r7, #8
 800689e:	46bd      	mov	sp, r7
 80068a0:	bd80      	pop	{r7, pc}

080068a2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80068a2:	b480      	push	{r7}
 80068a4:	b085      	sub	sp, #20
 80068a6:	af00      	add	r7, sp, #0
 80068a8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	687a      	ldr	r2, [r7, #4]
 80068b0:	6812      	ldr	r2, [r2, #0]
 80068b2:	68d2      	ldr	r2, [r2, #12]
 80068b4:	f042 0201 	orr.w	r2, r2, #1
 80068b8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	689b      	ldr	r3, [r3, #8]
 80068c0:	f003 0307 	and.w	r3, r3, #7
 80068c4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	2b06      	cmp	r3, #6
 80068ca:	d007      	beq.n	80068dc <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	687a      	ldr	r2, [r7, #4]
 80068d2:	6812      	ldr	r2, [r2, #0]
 80068d4:	6812      	ldr	r2, [r2, #0]
 80068d6:	f042 0201 	orr.w	r2, r2, #1
 80068da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80068dc:	2300      	movs	r3, #0
}
 80068de:	4618      	mov	r0, r3
 80068e0:	3714      	adds	r7, #20
 80068e2:	46bd      	mov	sp, r7
 80068e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e8:	4770      	bx	lr

080068ea <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80068ea:	b580      	push	{r7, lr}
 80068ec:	b082      	sub	sp, #8
 80068ee:	af00      	add	r7, sp, #0
 80068f0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	691b      	ldr	r3, [r3, #16]
 80068f8:	f003 0302 	and.w	r3, r3, #2
 80068fc:	2b02      	cmp	r3, #2
 80068fe:	d122      	bne.n	8006946 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	68db      	ldr	r3, [r3, #12]
 8006906:	f003 0302 	and.w	r3, r3, #2
 800690a:	2b02      	cmp	r3, #2
 800690c:	d11b      	bne.n	8006946 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f06f 0202 	mvn.w	r2, #2
 8006916:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2201      	movs	r2, #1
 800691c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	699b      	ldr	r3, [r3, #24]
 8006924:	f003 0303 	and.w	r3, r3, #3
 8006928:	2b00      	cmp	r3, #0
 800692a:	d003      	beq.n	8006934 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f000 f9af 	bl	8006c90 <HAL_TIM_IC_CaptureCallback>
 8006932:	e005      	b.n	8006940 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f000 f9a1 	bl	8006c7c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	f000 f9b2 	bl	8006ca4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2200      	movs	r2, #0
 8006944:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	691b      	ldr	r3, [r3, #16]
 800694c:	f003 0304 	and.w	r3, r3, #4
 8006950:	2b04      	cmp	r3, #4
 8006952:	d122      	bne.n	800699a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	68db      	ldr	r3, [r3, #12]
 800695a:	f003 0304 	and.w	r3, r3, #4
 800695e:	2b04      	cmp	r3, #4
 8006960:	d11b      	bne.n	800699a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f06f 0204 	mvn.w	r2, #4
 800696a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2202      	movs	r2, #2
 8006970:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	699b      	ldr	r3, [r3, #24]
 8006978:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800697c:	2b00      	cmp	r3, #0
 800697e:	d003      	beq.n	8006988 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006980:	6878      	ldr	r0, [r7, #4]
 8006982:	f000 f985 	bl	8006c90 <HAL_TIM_IC_CaptureCallback>
 8006986:	e005      	b.n	8006994 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006988:	6878      	ldr	r0, [r7, #4]
 800698a:	f000 f977 	bl	8006c7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800698e:	6878      	ldr	r0, [r7, #4]
 8006990:	f000 f988 	bl	8006ca4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2200      	movs	r2, #0
 8006998:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	691b      	ldr	r3, [r3, #16]
 80069a0:	f003 0308 	and.w	r3, r3, #8
 80069a4:	2b08      	cmp	r3, #8
 80069a6:	d122      	bne.n	80069ee <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	68db      	ldr	r3, [r3, #12]
 80069ae:	f003 0308 	and.w	r3, r3, #8
 80069b2:	2b08      	cmp	r3, #8
 80069b4:	d11b      	bne.n	80069ee <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f06f 0208 	mvn.w	r2, #8
 80069be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2204      	movs	r2, #4
 80069c4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	69db      	ldr	r3, [r3, #28]
 80069cc:	f003 0303 	and.w	r3, r3, #3
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d003      	beq.n	80069dc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069d4:	6878      	ldr	r0, [r7, #4]
 80069d6:	f000 f95b 	bl	8006c90 <HAL_TIM_IC_CaptureCallback>
 80069da:	e005      	b.n	80069e8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069dc:	6878      	ldr	r0, [r7, #4]
 80069de:	f000 f94d 	bl	8006c7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f000 f95e 	bl	8006ca4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2200      	movs	r2, #0
 80069ec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	691b      	ldr	r3, [r3, #16]
 80069f4:	f003 0310 	and.w	r3, r3, #16
 80069f8:	2b10      	cmp	r3, #16
 80069fa:	d122      	bne.n	8006a42 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	68db      	ldr	r3, [r3, #12]
 8006a02:	f003 0310 	and.w	r3, r3, #16
 8006a06:	2b10      	cmp	r3, #16
 8006a08:	d11b      	bne.n	8006a42 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f06f 0210 	mvn.w	r2, #16
 8006a12:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2208      	movs	r2, #8
 8006a18:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	69db      	ldr	r3, [r3, #28]
 8006a20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d003      	beq.n	8006a30 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a28:	6878      	ldr	r0, [r7, #4]
 8006a2a:	f000 f931 	bl	8006c90 <HAL_TIM_IC_CaptureCallback>
 8006a2e:	e005      	b.n	8006a3c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a30:	6878      	ldr	r0, [r7, #4]
 8006a32:	f000 f923 	bl	8006c7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	f000 f934 	bl	8006ca4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	691b      	ldr	r3, [r3, #16]
 8006a48:	f003 0301 	and.w	r3, r3, #1
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d10e      	bne.n	8006a6e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	68db      	ldr	r3, [r3, #12]
 8006a56:	f003 0301 	and.w	r3, r3, #1
 8006a5a:	2b01      	cmp	r3, #1
 8006a5c:	d107      	bne.n	8006a6e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f06f 0201 	mvn.w	r2, #1
 8006a66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006a68:	6878      	ldr	r0, [r7, #4]
 8006a6a:	f000 f8fd 	bl	8006c68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	691b      	ldr	r3, [r3, #16]
 8006a74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a78:	2b80      	cmp	r3, #128	; 0x80
 8006a7a:	d10e      	bne.n	8006a9a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	68db      	ldr	r3, [r3, #12]
 8006a82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a86:	2b80      	cmp	r3, #128	; 0x80
 8006a88:	d107      	bne.n	8006a9a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006a92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006a94:	6878      	ldr	r0, [r7, #4]
 8006a96:	f000 faa2 	bl	8006fde <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	691b      	ldr	r3, [r3, #16]
 8006aa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006aa4:	2b40      	cmp	r3, #64	; 0x40
 8006aa6:	d10e      	bne.n	8006ac6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	68db      	ldr	r3, [r3, #12]
 8006aae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ab2:	2b40      	cmp	r3, #64	; 0x40
 8006ab4:	d107      	bne.n	8006ac6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006abe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	f000 f8f9 	bl	8006cb8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	691b      	ldr	r3, [r3, #16]
 8006acc:	f003 0320 	and.w	r3, r3, #32
 8006ad0:	2b20      	cmp	r3, #32
 8006ad2:	d10e      	bne.n	8006af2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	68db      	ldr	r3, [r3, #12]
 8006ada:	f003 0320 	and.w	r3, r3, #32
 8006ade:	2b20      	cmp	r3, #32
 8006ae0:	d107      	bne.n	8006af2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f06f 0220 	mvn.w	r2, #32
 8006aea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	f000 fa6c 	bl	8006fca <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006af2:	bf00      	nop
 8006af4:	3708      	adds	r7, #8
 8006af6:	46bd      	mov	sp, r7
 8006af8:	bd80      	pop	{r7, pc}

08006afa <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006afa:	b580      	push	{r7, lr}
 8006afc:	b084      	sub	sp, #16
 8006afe:	af00      	add	r7, sp, #0
 8006b00:	6078      	str	r0, [r7, #4]
 8006b02:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b0a:	2b01      	cmp	r3, #1
 8006b0c:	d101      	bne.n	8006b12 <HAL_TIM_ConfigClockSource+0x18>
 8006b0e:	2302      	movs	r3, #2
 8006b10:	e0a6      	b.n	8006c60 <HAL_TIM_ConfigClockSource+0x166>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2201      	movs	r2, #1
 8006b16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2202      	movs	r2, #2
 8006b1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	689b      	ldr	r3, [r3, #8]
 8006b28:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006b30:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006b38:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	68fa      	ldr	r2, [r7, #12]
 8006b40:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	2b40      	cmp	r3, #64	; 0x40
 8006b48:	d067      	beq.n	8006c1a <HAL_TIM_ConfigClockSource+0x120>
 8006b4a:	2b40      	cmp	r3, #64	; 0x40
 8006b4c:	d80b      	bhi.n	8006b66 <HAL_TIM_ConfigClockSource+0x6c>
 8006b4e:	2b10      	cmp	r3, #16
 8006b50:	d073      	beq.n	8006c3a <HAL_TIM_ConfigClockSource+0x140>
 8006b52:	2b10      	cmp	r3, #16
 8006b54:	d802      	bhi.n	8006b5c <HAL_TIM_ConfigClockSource+0x62>
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d06f      	beq.n	8006c3a <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006b5a:	e078      	b.n	8006c4e <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006b5c:	2b20      	cmp	r3, #32
 8006b5e:	d06c      	beq.n	8006c3a <HAL_TIM_ConfigClockSource+0x140>
 8006b60:	2b30      	cmp	r3, #48	; 0x30
 8006b62:	d06a      	beq.n	8006c3a <HAL_TIM_ConfigClockSource+0x140>
      break;
 8006b64:	e073      	b.n	8006c4e <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006b66:	2b70      	cmp	r3, #112	; 0x70
 8006b68:	d00d      	beq.n	8006b86 <HAL_TIM_ConfigClockSource+0x8c>
 8006b6a:	2b70      	cmp	r3, #112	; 0x70
 8006b6c:	d804      	bhi.n	8006b78 <HAL_TIM_ConfigClockSource+0x7e>
 8006b6e:	2b50      	cmp	r3, #80	; 0x50
 8006b70:	d033      	beq.n	8006bda <HAL_TIM_ConfigClockSource+0xe0>
 8006b72:	2b60      	cmp	r3, #96	; 0x60
 8006b74:	d041      	beq.n	8006bfa <HAL_TIM_ConfigClockSource+0x100>
      break;
 8006b76:	e06a      	b.n	8006c4e <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006b78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b7c:	d066      	beq.n	8006c4c <HAL_TIM_ConfigClockSource+0x152>
 8006b7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b82:	d017      	beq.n	8006bb4 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8006b84:	e063      	b.n	8006c4e <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6818      	ldr	r0, [r3, #0]
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	6899      	ldr	r1, [r3, #8]
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	685a      	ldr	r2, [r3, #4]
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	68db      	ldr	r3, [r3, #12]
 8006b96:	f000 f9b3 	bl	8006f00 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	689b      	ldr	r3, [r3, #8]
 8006ba0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006ba8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	68fa      	ldr	r2, [r7, #12]
 8006bb0:	609a      	str	r2, [r3, #8]
      break;
 8006bb2:	e04c      	b.n	8006c4e <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6818      	ldr	r0, [r3, #0]
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	6899      	ldr	r1, [r3, #8]
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	685a      	ldr	r2, [r3, #4]
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	68db      	ldr	r3, [r3, #12]
 8006bc4:	f000 f99c 	bl	8006f00 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	687a      	ldr	r2, [r7, #4]
 8006bce:	6812      	ldr	r2, [r2, #0]
 8006bd0:	6892      	ldr	r2, [r2, #8]
 8006bd2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006bd6:	609a      	str	r2, [r3, #8]
      break;
 8006bd8:	e039      	b.n	8006c4e <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6818      	ldr	r0, [r3, #0]
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	6859      	ldr	r1, [r3, #4]
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	68db      	ldr	r3, [r3, #12]
 8006be6:	461a      	mov	r2, r3
 8006be8:	f000 f910 	bl	8006e0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	2150      	movs	r1, #80	; 0x50
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	f000 f969 	bl	8006eca <TIM_ITRx_SetConfig>
      break;
 8006bf8:	e029      	b.n	8006c4e <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6818      	ldr	r0, [r3, #0]
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	6859      	ldr	r1, [r3, #4]
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	68db      	ldr	r3, [r3, #12]
 8006c06:	461a      	mov	r2, r3
 8006c08:	f000 f92f 	bl	8006e6a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	2160      	movs	r1, #96	; 0x60
 8006c12:	4618      	mov	r0, r3
 8006c14:	f000 f959 	bl	8006eca <TIM_ITRx_SetConfig>
      break;
 8006c18:	e019      	b.n	8006c4e <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6818      	ldr	r0, [r3, #0]
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	6859      	ldr	r1, [r3, #4]
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	68db      	ldr	r3, [r3, #12]
 8006c26:	461a      	mov	r2, r3
 8006c28:	f000 f8f0 	bl	8006e0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	2140      	movs	r1, #64	; 0x40
 8006c32:	4618      	mov	r0, r3
 8006c34:	f000 f949 	bl	8006eca <TIM_ITRx_SetConfig>
      break;
 8006c38:	e009      	b.n	8006c4e <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681a      	ldr	r2, [r3, #0]
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	4619      	mov	r1, r3
 8006c44:	4610      	mov	r0, r2
 8006c46:	f000 f940 	bl	8006eca <TIM_ITRx_SetConfig>
      break;
 8006c4a:	e000      	b.n	8006c4e <HAL_TIM_ConfigClockSource+0x154>
      break;
 8006c4c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2201      	movs	r2, #1
 8006c52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c5e:	2300      	movs	r3, #0
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	3710      	adds	r7, #16
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}

08006c68 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b083      	sub	sp, #12
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006c70:	bf00      	nop
 8006c72:	370c      	adds	r7, #12
 8006c74:	46bd      	mov	sp, r7
 8006c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7a:	4770      	bx	lr

08006c7c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b083      	sub	sp, #12
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c84:	bf00      	nop
 8006c86:	370c      	adds	r7, #12
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8e:	4770      	bx	lr

08006c90 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006c90:	b480      	push	{r7}
 8006c92:	b083      	sub	sp, #12
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006c98:	bf00      	nop
 8006c9a:	370c      	adds	r7, #12
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca2:	4770      	bx	lr

08006ca4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b083      	sub	sp, #12
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006cac:	bf00      	nop
 8006cae:	370c      	adds	r7, #12
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb6:	4770      	bx	lr

08006cb8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006cb8:	b480      	push	{r7}
 8006cba:	b083      	sub	sp, #12
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006cc0:	bf00      	nop
 8006cc2:	370c      	adds	r7, #12
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr

08006ccc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b085      	sub	sp, #20
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
 8006cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	4a40      	ldr	r2, [pc, #256]	; (8006de0 <TIM_Base_SetConfig+0x114>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d013      	beq.n	8006d0c <TIM_Base_SetConfig+0x40>
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cea:	d00f      	beq.n	8006d0c <TIM_Base_SetConfig+0x40>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	4a3d      	ldr	r2, [pc, #244]	; (8006de4 <TIM_Base_SetConfig+0x118>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d00b      	beq.n	8006d0c <TIM_Base_SetConfig+0x40>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	4a3c      	ldr	r2, [pc, #240]	; (8006de8 <TIM_Base_SetConfig+0x11c>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d007      	beq.n	8006d0c <TIM_Base_SetConfig+0x40>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	4a3b      	ldr	r2, [pc, #236]	; (8006dec <TIM_Base_SetConfig+0x120>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d003      	beq.n	8006d0c <TIM_Base_SetConfig+0x40>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	4a3a      	ldr	r2, [pc, #232]	; (8006df0 <TIM_Base_SetConfig+0x124>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d108      	bne.n	8006d1e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	68fa      	ldr	r2, [r7, #12]
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	4a2f      	ldr	r2, [pc, #188]	; (8006de0 <TIM_Base_SetConfig+0x114>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d02b      	beq.n	8006d7e <TIM_Base_SetConfig+0xb2>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d2c:	d027      	beq.n	8006d7e <TIM_Base_SetConfig+0xb2>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	4a2c      	ldr	r2, [pc, #176]	; (8006de4 <TIM_Base_SetConfig+0x118>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d023      	beq.n	8006d7e <TIM_Base_SetConfig+0xb2>
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	4a2b      	ldr	r2, [pc, #172]	; (8006de8 <TIM_Base_SetConfig+0x11c>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d01f      	beq.n	8006d7e <TIM_Base_SetConfig+0xb2>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	4a2a      	ldr	r2, [pc, #168]	; (8006dec <TIM_Base_SetConfig+0x120>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d01b      	beq.n	8006d7e <TIM_Base_SetConfig+0xb2>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	4a29      	ldr	r2, [pc, #164]	; (8006df0 <TIM_Base_SetConfig+0x124>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d017      	beq.n	8006d7e <TIM_Base_SetConfig+0xb2>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	4a28      	ldr	r2, [pc, #160]	; (8006df4 <TIM_Base_SetConfig+0x128>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d013      	beq.n	8006d7e <TIM_Base_SetConfig+0xb2>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	4a27      	ldr	r2, [pc, #156]	; (8006df8 <TIM_Base_SetConfig+0x12c>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d00f      	beq.n	8006d7e <TIM_Base_SetConfig+0xb2>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	4a26      	ldr	r2, [pc, #152]	; (8006dfc <TIM_Base_SetConfig+0x130>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d00b      	beq.n	8006d7e <TIM_Base_SetConfig+0xb2>
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	4a25      	ldr	r2, [pc, #148]	; (8006e00 <TIM_Base_SetConfig+0x134>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d007      	beq.n	8006d7e <TIM_Base_SetConfig+0xb2>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	4a24      	ldr	r2, [pc, #144]	; (8006e04 <TIM_Base_SetConfig+0x138>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d003      	beq.n	8006d7e <TIM_Base_SetConfig+0xb2>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	4a23      	ldr	r2, [pc, #140]	; (8006e08 <TIM_Base_SetConfig+0x13c>)
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d108      	bne.n	8006d90 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	68db      	ldr	r3, [r3, #12]
 8006d8a:	68fa      	ldr	r2, [r7, #12]
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	695b      	ldr	r3, [r3, #20]
 8006d9a:	4313      	orrs	r3, r2
 8006d9c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	68fa      	ldr	r2, [r7, #12]
 8006da2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	689a      	ldr	r2, [r3, #8]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	681a      	ldr	r2, [r3, #0]
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	4a0a      	ldr	r2, [pc, #40]	; (8006de0 <TIM_Base_SetConfig+0x114>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d003      	beq.n	8006dc4 <TIM_Base_SetConfig+0xf8>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	4a0c      	ldr	r2, [pc, #48]	; (8006df0 <TIM_Base_SetConfig+0x124>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d103      	bne.n	8006dcc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	691a      	ldr	r2, [r3, #16]
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2201      	movs	r2, #1
 8006dd0:	615a      	str	r2, [r3, #20]
}
 8006dd2:	bf00      	nop
 8006dd4:	3714      	adds	r7, #20
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ddc:	4770      	bx	lr
 8006dde:	bf00      	nop
 8006de0:	40010000 	.word	0x40010000
 8006de4:	40000400 	.word	0x40000400
 8006de8:	40000800 	.word	0x40000800
 8006dec:	40000c00 	.word	0x40000c00
 8006df0:	40010400 	.word	0x40010400
 8006df4:	40014000 	.word	0x40014000
 8006df8:	40014400 	.word	0x40014400
 8006dfc:	40014800 	.word	0x40014800
 8006e00:	40001800 	.word	0x40001800
 8006e04:	40001c00 	.word	0x40001c00
 8006e08:	40002000 	.word	0x40002000

08006e0c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b087      	sub	sp, #28
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	60f8      	str	r0, [r7, #12]
 8006e14:	60b9      	str	r1, [r7, #8]
 8006e16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	6a1b      	ldr	r3, [r3, #32]
 8006e1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	6a1b      	ldr	r3, [r3, #32]
 8006e22:	f023 0201 	bic.w	r2, r3, #1
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	699b      	ldr	r3, [r3, #24]
 8006e2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e30:	693b      	ldr	r3, [r7, #16]
 8006e32:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006e36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	011b      	lsls	r3, r3, #4
 8006e3c:	693a      	ldr	r2, [r7, #16]
 8006e3e:	4313      	orrs	r3, r2
 8006e40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006e42:	697b      	ldr	r3, [r7, #20]
 8006e44:	f023 030a 	bic.w	r3, r3, #10
 8006e48:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006e4a:	697a      	ldr	r2, [r7, #20]
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	693a      	ldr	r2, [r7, #16]
 8006e56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	697a      	ldr	r2, [r7, #20]
 8006e5c:	621a      	str	r2, [r3, #32]
}
 8006e5e:	bf00      	nop
 8006e60:	371c      	adds	r7, #28
 8006e62:	46bd      	mov	sp, r7
 8006e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e68:	4770      	bx	lr

08006e6a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e6a:	b480      	push	{r7}
 8006e6c:	b087      	sub	sp, #28
 8006e6e:	af00      	add	r7, sp, #0
 8006e70:	60f8      	str	r0, [r7, #12]
 8006e72:	60b9      	str	r1, [r7, #8]
 8006e74:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	6a1b      	ldr	r3, [r3, #32]
 8006e7a:	f023 0210 	bic.w	r2, r3, #16
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	699b      	ldr	r3, [r3, #24]
 8006e86:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	6a1b      	ldr	r3, [r3, #32]
 8006e8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e8e:	697b      	ldr	r3, [r7, #20]
 8006e90:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006e94:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	031b      	lsls	r3, r3, #12
 8006e9a:	697a      	ldr	r2, [r7, #20]
 8006e9c:	4313      	orrs	r3, r2
 8006e9e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006ea0:	693b      	ldr	r3, [r7, #16]
 8006ea2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006ea6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	011b      	lsls	r3, r3, #4
 8006eac:	693a      	ldr	r2, [r7, #16]
 8006eae:	4313      	orrs	r3, r2
 8006eb0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	697a      	ldr	r2, [r7, #20]
 8006eb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	693a      	ldr	r2, [r7, #16]
 8006ebc:	621a      	str	r2, [r3, #32]
}
 8006ebe:	bf00      	nop
 8006ec0:	371c      	adds	r7, #28
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec8:	4770      	bx	lr

08006eca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006eca:	b480      	push	{r7}
 8006ecc:	b085      	sub	sp, #20
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	6078      	str	r0, [r7, #4]
 8006ed2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	689b      	ldr	r3, [r3, #8]
 8006ed8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ee0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006ee2:	683a      	ldr	r2, [r7, #0]
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	f043 0307 	orr.w	r3, r3, #7
 8006eec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	68fa      	ldr	r2, [r7, #12]
 8006ef2:	609a      	str	r2, [r3, #8]
}
 8006ef4:	bf00      	nop
 8006ef6:	3714      	adds	r7, #20
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efe:	4770      	bx	lr

08006f00 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006f00:	b480      	push	{r7}
 8006f02:	b087      	sub	sp, #28
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	60f8      	str	r0, [r7, #12]
 8006f08:	60b9      	str	r1, [r7, #8]
 8006f0a:	607a      	str	r2, [r7, #4]
 8006f0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	689b      	ldr	r3, [r3, #8]
 8006f12:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f14:	697b      	ldr	r3, [r7, #20]
 8006f16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006f1a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	021a      	lsls	r2, r3, #8
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	431a      	orrs	r2, r3
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	4313      	orrs	r3, r2
 8006f28:	697a      	ldr	r2, [r7, #20]
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	697a      	ldr	r2, [r7, #20]
 8006f32:	609a      	str	r2, [r3, #8]
}
 8006f34:	bf00      	nop
 8006f36:	371c      	adds	r7, #28
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3e:	4770      	bx	lr

08006f40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006f40:	b480      	push	{r7}
 8006f42:	b085      	sub	sp, #20
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
 8006f48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f50:	2b01      	cmp	r3, #1
 8006f52:	d101      	bne.n	8006f58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f54:	2302      	movs	r3, #2
 8006f56:	e032      	b.n	8006fbe <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2202      	movs	r2, #2
 8006f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	689b      	ldr	r3, [r3, #8]
 8006f76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	68fa      	ldr	r2, [r7, #12]
 8006f86:	4313      	orrs	r3, r2
 8006f88:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f90:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	685b      	ldr	r3, [r3, #4]
 8006f96:	68ba      	ldr	r2, [r7, #8]
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	68fa      	ldr	r2, [r7, #12]
 8006fa2:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	68ba      	ldr	r2, [r7, #8]
 8006faa:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2201      	movs	r2, #1
 8006fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006fbc:	2300      	movs	r3, #0
}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	3714      	adds	r7, #20
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr

08006fca <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006fca:	b480      	push	{r7}
 8006fcc:	b083      	sub	sp, #12
 8006fce:	af00      	add	r7, sp, #0
 8006fd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006fd2:	bf00      	nop
 8006fd4:	370c      	adds	r7, #12
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fdc:	4770      	bx	lr

08006fde <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006fde:	b480      	push	{r7}
 8006fe0:	b083      	sub	sp, #12
 8006fe2:	af00      	add	r7, sp, #0
 8006fe4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006fe6:	bf00      	nop
 8006fe8:	370c      	adds	r7, #12
 8006fea:	46bd      	mov	sp, r7
 8006fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff0:	4770      	bx	lr

08006ff2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ff2:	b580      	push	{r7, lr}
 8006ff4:	b082      	sub	sp, #8
 8006ff6:	af00      	add	r7, sp, #0
 8006ff8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d101      	bne.n	8007004 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007000:	2301      	movs	r3, #1
 8007002:	e03f      	b.n	8007084 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800700a:	b2db      	uxtb	r3, r3
 800700c:	2b00      	cmp	r3, #0
 800700e:	d106      	bne.n	800701e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2200      	movs	r2, #0
 8007014:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	f003 fd6f 	bl	800aafc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2224      	movs	r2, #36	; 0x24
 8007022:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	687a      	ldr	r2, [r7, #4]
 800702c:	6812      	ldr	r2, [r2, #0]
 800702e:	68d2      	ldr	r2, [r2, #12]
 8007030:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007034:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f000 f828 	bl	800708c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	687a      	ldr	r2, [r7, #4]
 8007042:	6812      	ldr	r2, [r2, #0]
 8007044:	6912      	ldr	r2, [r2, #16]
 8007046:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800704a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	687a      	ldr	r2, [r7, #4]
 8007052:	6812      	ldr	r2, [r2, #0]
 8007054:	6952      	ldr	r2, [r2, #20]
 8007056:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800705a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	687a      	ldr	r2, [r7, #4]
 8007062:	6812      	ldr	r2, [r2, #0]
 8007064:	68d2      	ldr	r2, [r2, #12]
 8007066:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800706a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2200      	movs	r2, #0
 8007070:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2220      	movs	r2, #32
 8007076:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2220      	movs	r2, #32
 800707e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007082:	2300      	movs	r3, #0
}
 8007084:	4618      	mov	r0, r3
 8007086:	3708      	adds	r7, #8
 8007088:	46bd      	mov	sp, r7
 800708a:	bd80      	pop	{r7, pc}

0800708c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800708c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800708e:	b085      	sub	sp, #20
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	687a      	ldr	r2, [r7, #4]
 800709a:	6812      	ldr	r2, [r2, #0]
 800709c:	6912      	ldr	r2, [r2, #16]
 800709e:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 80070a2:	687a      	ldr	r2, [r7, #4]
 80070a4:	68d2      	ldr	r2, [r2, #12]
 80070a6:	430a      	orrs	r2, r1
 80070a8:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	689a      	ldr	r2, [r3, #8]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	691b      	ldr	r3, [r3, #16]
 80070b2:	431a      	orrs	r2, r3
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	695b      	ldr	r3, [r3, #20]
 80070b8:	431a      	orrs	r2, r3
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	69db      	ldr	r3, [r3, #28]
 80070be:	4313      	orrs	r3, r2
 80070c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681a      	ldr	r2, [r3, #0]
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	68db      	ldr	r3, [r3, #12]
 80070cc:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80070d0:	f023 030c 	bic.w	r3, r3, #12
 80070d4:	68f9      	ldr	r1, [r7, #12]
 80070d6:	430b      	orrs	r3, r1
 80070d8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	687a      	ldr	r2, [r7, #4]
 80070e0:	6812      	ldr	r2, [r2, #0]
 80070e2:	6952      	ldr	r2, [r2, #20]
 80070e4:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 80070e8:	687a      	ldr	r2, [r7, #4]
 80070ea:	6992      	ldr	r2, [r2, #24]
 80070ec:	430a      	orrs	r2, r1
 80070ee:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	69db      	ldr	r3, [r3, #28]
 80070f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80070f8:	f040 80e4 	bne.w	80072c4 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	4aab      	ldr	r2, [pc, #684]	; (80073b0 <UART_SetConfig+0x324>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d004      	beq.n	8007110 <UART_SetConfig+0x84>
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	4aaa      	ldr	r2, [pc, #680]	; (80073b4 <UART_SetConfig+0x328>)
 800710c:	4293      	cmp	r3, r2
 800710e:	d16c      	bne.n	80071ea <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681c      	ldr	r4, [r3, #0]
 8007114:	f7fc f920 	bl	8003358 <HAL_RCC_GetPCLK2Freq>
 8007118:	4602      	mov	r2, r0
 800711a:	4613      	mov	r3, r2
 800711c:	009b      	lsls	r3, r3, #2
 800711e:	4413      	add	r3, r2
 8007120:	009a      	lsls	r2, r3, #2
 8007122:	441a      	add	r2, r3
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	685b      	ldr	r3, [r3, #4]
 8007128:	005b      	lsls	r3, r3, #1
 800712a:	fbb2 f3f3 	udiv	r3, r2, r3
 800712e:	4aa2      	ldr	r2, [pc, #648]	; (80073b8 <UART_SetConfig+0x32c>)
 8007130:	fba2 2303 	umull	r2, r3, r2, r3
 8007134:	095b      	lsrs	r3, r3, #5
 8007136:	011d      	lsls	r5, r3, #4
 8007138:	f7fc f90e 	bl	8003358 <HAL_RCC_GetPCLK2Freq>
 800713c:	4602      	mov	r2, r0
 800713e:	4613      	mov	r3, r2
 8007140:	009b      	lsls	r3, r3, #2
 8007142:	4413      	add	r3, r2
 8007144:	009a      	lsls	r2, r3, #2
 8007146:	441a      	add	r2, r3
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	685b      	ldr	r3, [r3, #4]
 800714c:	005b      	lsls	r3, r3, #1
 800714e:	fbb2 f6f3 	udiv	r6, r2, r3
 8007152:	f7fc f901 	bl	8003358 <HAL_RCC_GetPCLK2Freq>
 8007156:	4602      	mov	r2, r0
 8007158:	4613      	mov	r3, r2
 800715a:	009b      	lsls	r3, r3, #2
 800715c:	4413      	add	r3, r2
 800715e:	009a      	lsls	r2, r3, #2
 8007160:	441a      	add	r2, r3
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	685b      	ldr	r3, [r3, #4]
 8007166:	005b      	lsls	r3, r3, #1
 8007168:	fbb2 f3f3 	udiv	r3, r2, r3
 800716c:	4a92      	ldr	r2, [pc, #584]	; (80073b8 <UART_SetConfig+0x32c>)
 800716e:	fba2 2303 	umull	r2, r3, r2, r3
 8007172:	095b      	lsrs	r3, r3, #5
 8007174:	2264      	movs	r2, #100	; 0x64
 8007176:	fb02 f303 	mul.w	r3, r2, r3
 800717a:	1af3      	subs	r3, r6, r3
 800717c:	00db      	lsls	r3, r3, #3
 800717e:	3332      	adds	r3, #50	; 0x32
 8007180:	4a8d      	ldr	r2, [pc, #564]	; (80073b8 <UART_SetConfig+0x32c>)
 8007182:	fba2 2303 	umull	r2, r3, r2, r3
 8007186:	095b      	lsrs	r3, r3, #5
 8007188:	005b      	lsls	r3, r3, #1
 800718a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800718e:	441d      	add	r5, r3
 8007190:	f7fc f8e2 	bl	8003358 <HAL_RCC_GetPCLK2Freq>
 8007194:	4602      	mov	r2, r0
 8007196:	4613      	mov	r3, r2
 8007198:	009b      	lsls	r3, r3, #2
 800719a:	4413      	add	r3, r2
 800719c:	009a      	lsls	r2, r3, #2
 800719e:	441a      	add	r2, r3
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	685b      	ldr	r3, [r3, #4]
 80071a4:	005b      	lsls	r3, r3, #1
 80071a6:	fbb2 f6f3 	udiv	r6, r2, r3
 80071aa:	f7fc f8d5 	bl	8003358 <HAL_RCC_GetPCLK2Freq>
 80071ae:	4602      	mov	r2, r0
 80071b0:	4613      	mov	r3, r2
 80071b2:	009b      	lsls	r3, r3, #2
 80071b4:	4413      	add	r3, r2
 80071b6:	009a      	lsls	r2, r3, #2
 80071b8:	441a      	add	r2, r3
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	005b      	lsls	r3, r3, #1
 80071c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80071c4:	4a7c      	ldr	r2, [pc, #496]	; (80073b8 <UART_SetConfig+0x32c>)
 80071c6:	fba2 2303 	umull	r2, r3, r2, r3
 80071ca:	095b      	lsrs	r3, r3, #5
 80071cc:	2264      	movs	r2, #100	; 0x64
 80071ce:	fb02 f303 	mul.w	r3, r2, r3
 80071d2:	1af3      	subs	r3, r6, r3
 80071d4:	00db      	lsls	r3, r3, #3
 80071d6:	3332      	adds	r3, #50	; 0x32
 80071d8:	4a77      	ldr	r2, [pc, #476]	; (80073b8 <UART_SetConfig+0x32c>)
 80071da:	fba2 2303 	umull	r2, r3, r2, r3
 80071de:	095b      	lsrs	r3, r3, #5
 80071e0:	f003 0307 	and.w	r3, r3, #7
 80071e4:	442b      	add	r3, r5
 80071e6:	60a3      	str	r3, [r4, #8]
 80071e8:	e154      	b.n	8007494 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681c      	ldr	r4, [r3, #0]
 80071ee:	f7fc f89f 	bl	8003330 <HAL_RCC_GetPCLK1Freq>
 80071f2:	4602      	mov	r2, r0
 80071f4:	4613      	mov	r3, r2
 80071f6:	009b      	lsls	r3, r3, #2
 80071f8:	4413      	add	r3, r2
 80071fa:	009a      	lsls	r2, r3, #2
 80071fc:	441a      	add	r2, r3
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	685b      	ldr	r3, [r3, #4]
 8007202:	005b      	lsls	r3, r3, #1
 8007204:	fbb2 f3f3 	udiv	r3, r2, r3
 8007208:	4a6b      	ldr	r2, [pc, #428]	; (80073b8 <UART_SetConfig+0x32c>)
 800720a:	fba2 2303 	umull	r2, r3, r2, r3
 800720e:	095b      	lsrs	r3, r3, #5
 8007210:	011d      	lsls	r5, r3, #4
 8007212:	f7fc f88d 	bl	8003330 <HAL_RCC_GetPCLK1Freq>
 8007216:	4602      	mov	r2, r0
 8007218:	4613      	mov	r3, r2
 800721a:	009b      	lsls	r3, r3, #2
 800721c:	4413      	add	r3, r2
 800721e:	009a      	lsls	r2, r3, #2
 8007220:	441a      	add	r2, r3
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	685b      	ldr	r3, [r3, #4]
 8007226:	005b      	lsls	r3, r3, #1
 8007228:	fbb2 f6f3 	udiv	r6, r2, r3
 800722c:	f7fc f880 	bl	8003330 <HAL_RCC_GetPCLK1Freq>
 8007230:	4602      	mov	r2, r0
 8007232:	4613      	mov	r3, r2
 8007234:	009b      	lsls	r3, r3, #2
 8007236:	4413      	add	r3, r2
 8007238:	009a      	lsls	r2, r3, #2
 800723a:	441a      	add	r2, r3
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	685b      	ldr	r3, [r3, #4]
 8007240:	005b      	lsls	r3, r3, #1
 8007242:	fbb2 f3f3 	udiv	r3, r2, r3
 8007246:	4a5c      	ldr	r2, [pc, #368]	; (80073b8 <UART_SetConfig+0x32c>)
 8007248:	fba2 2303 	umull	r2, r3, r2, r3
 800724c:	095b      	lsrs	r3, r3, #5
 800724e:	2264      	movs	r2, #100	; 0x64
 8007250:	fb02 f303 	mul.w	r3, r2, r3
 8007254:	1af3      	subs	r3, r6, r3
 8007256:	00db      	lsls	r3, r3, #3
 8007258:	3332      	adds	r3, #50	; 0x32
 800725a:	4a57      	ldr	r2, [pc, #348]	; (80073b8 <UART_SetConfig+0x32c>)
 800725c:	fba2 2303 	umull	r2, r3, r2, r3
 8007260:	095b      	lsrs	r3, r3, #5
 8007262:	005b      	lsls	r3, r3, #1
 8007264:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007268:	441d      	add	r5, r3
 800726a:	f7fc f861 	bl	8003330 <HAL_RCC_GetPCLK1Freq>
 800726e:	4602      	mov	r2, r0
 8007270:	4613      	mov	r3, r2
 8007272:	009b      	lsls	r3, r3, #2
 8007274:	4413      	add	r3, r2
 8007276:	009a      	lsls	r2, r3, #2
 8007278:	441a      	add	r2, r3
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	005b      	lsls	r3, r3, #1
 8007280:	fbb2 f6f3 	udiv	r6, r2, r3
 8007284:	f7fc f854 	bl	8003330 <HAL_RCC_GetPCLK1Freq>
 8007288:	4602      	mov	r2, r0
 800728a:	4613      	mov	r3, r2
 800728c:	009b      	lsls	r3, r3, #2
 800728e:	4413      	add	r3, r2
 8007290:	009a      	lsls	r2, r3, #2
 8007292:	441a      	add	r2, r3
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	685b      	ldr	r3, [r3, #4]
 8007298:	005b      	lsls	r3, r3, #1
 800729a:	fbb2 f3f3 	udiv	r3, r2, r3
 800729e:	4a46      	ldr	r2, [pc, #280]	; (80073b8 <UART_SetConfig+0x32c>)
 80072a0:	fba2 2303 	umull	r2, r3, r2, r3
 80072a4:	095b      	lsrs	r3, r3, #5
 80072a6:	2264      	movs	r2, #100	; 0x64
 80072a8:	fb02 f303 	mul.w	r3, r2, r3
 80072ac:	1af3      	subs	r3, r6, r3
 80072ae:	00db      	lsls	r3, r3, #3
 80072b0:	3332      	adds	r3, #50	; 0x32
 80072b2:	4a41      	ldr	r2, [pc, #260]	; (80073b8 <UART_SetConfig+0x32c>)
 80072b4:	fba2 2303 	umull	r2, r3, r2, r3
 80072b8:	095b      	lsrs	r3, r3, #5
 80072ba:	f003 0307 	and.w	r3, r3, #7
 80072be:	442b      	add	r3, r5
 80072c0:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 80072c2:	e0e7      	b.n	8007494 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a39      	ldr	r2, [pc, #228]	; (80073b0 <UART_SetConfig+0x324>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d004      	beq.n	80072d8 <UART_SetConfig+0x24c>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a38      	ldr	r2, [pc, #224]	; (80073b4 <UART_SetConfig+0x328>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d171      	bne.n	80073bc <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681c      	ldr	r4, [r3, #0]
 80072dc:	f7fc f83c 	bl	8003358 <HAL_RCC_GetPCLK2Freq>
 80072e0:	4602      	mov	r2, r0
 80072e2:	4613      	mov	r3, r2
 80072e4:	009b      	lsls	r3, r3, #2
 80072e6:	4413      	add	r3, r2
 80072e8:	009a      	lsls	r2, r3, #2
 80072ea:	441a      	add	r2, r3
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	685b      	ldr	r3, [r3, #4]
 80072f0:	009b      	lsls	r3, r3, #2
 80072f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80072f6:	4a30      	ldr	r2, [pc, #192]	; (80073b8 <UART_SetConfig+0x32c>)
 80072f8:	fba2 2303 	umull	r2, r3, r2, r3
 80072fc:	095b      	lsrs	r3, r3, #5
 80072fe:	011d      	lsls	r5, r3, #4
 8007300:	f7fc f82a 	bl	8003358 <HAL_RCC_GetPCLK2Freq>
 8007304:	4602      	mov	r2, r0
 8007306:	4613      	mov	r3, r2
 8007308:	009b      	lsls	r3, r3, #2
 800730a:	4413      	add	r3, r2
 800730c:	009a      	lsls	r2, r3, #2
 800730e:	441a      	add	r2, r3
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	685b      	ldr	r3, [r3, #4]
 8007314:	009b      	lsls	r3, r3, #2
 8007316:	fbb2 f6f3 	udiv	r6, r2, r3
 800731a:	f7fc f81d 	bl	8003358 <HAL_RCC_GetPCLK2Freq>
 800731e:	4602      	mov	r2, r0
 8007320:	4613      	mov	r3, r2
 8007322:	009b      	lsls	r3, r3, #2
 8007324:	4413      	add	r3, r2
 8007326:	009a      	lsls	r2, r3, #2
 8007328:	441a      	add	r2, r3
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	685b      	ldr	r3, [r3, #4]
 800732e:	009b      	lsls	r3, r3, #2
 8007330:	fbb2 f3f3 	udiv	r3, r2, r3
 8007334:	4a20      	ldr	r2, [pc, #128]	; (80073b8 <UART_SetConfig+0x32c>)
 8007336:	fba2 2303 	umull	r2, r3, r2, r3
 800733a:	095b      	lsrs	r3, r3, #5
 800733c:	2264      	movs	r2, #100	; 0x64
 800733e:	fb02 f303 	mul.w	r3, r2, r3
 8007342:	1af3      	subs	r3, r6, r3
 8007344:	011b      	lsls	r3, r3, #4
 8007346:	3332      	adds	r3, #50	; 0x32
 8007348:	4a1b      	ldr	r2, [pc, #108]	; (80073b8 <UART_SetConfig+0x32c>)
 800734a:	fba2 2303 	umull	r2, r3, r2, r3
 800734e:	095b      	lsrs	r3, r3, #5
 8007350:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007354:	441d      	add	r5, r3
 8007356:	f7fb ffff 	bl	8003358 <HAL_RCC_GetPCLK2Freq>
 800735a:	4602      	mov	r2, r0
 800735c:	4613      	mov	r3, r2
 800735e:	009b      	lsls	r3, r3, #2
 8007360:	4413      	add	r3, r2
 8007362:	009a      	lsls	r2, r3, #2
 8007364:	441a      	add	r2, r3
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	685b      	ldr	r3, [r3, #4]
 800736a:	009b      	lsls	r3, r3, #2
 800736c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007370:	f7fb fff2 	bl	8003358 <HAL_RCC_GetPCLK2Freq>
 8007374:	4602      	mov	r2, r0
 8007376:	4613      	mov	r3, r2
 8007378:	009b      	lsls	r3, r3, #2
 800737a:	4413      	add	r3, r2
 800737c:	009a      	lsls	r2, r3, #2
 800737e:	441a      	add	r2, r3
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	685b      	ldr	r3, [r3, #4]
 8007384:	009b      	lsls	r3, r3, #2
 8007386:	fbb2 f3f3 	udiv	r3, r2, r3
 800738a:	4a0b      	ldr	r2, [pc, #44]	; (80073b8 <UART_SetConfig+0x32c>)
 800738c:	fba2 2303 	umull	r2, r3, r2, r3
 8007390:	095b      	lsrs	r3, r3, #5
 8007392:	2264      	movs	r2, #100	; 0x64
 8007394:	fb02 f303 	mul.w	r3, r2, r3
 8007398:	1af3      	subs	r3, r6, r3
 800739a:	011b      	lsls	r3, r3, #4
 800739c:	3332      	adds	r3, #50	; 0x32
 800739e:	4a06      	ldr	r2, [pc, #24]	; (80073b8 <UART_SetConfig+0x32c>)
 80073a0:	fba2 2303 	umull	r2, r3, r2, r3
 80073a4:	095b      	lsrs	r3, r3, #5
 80073a6:	f003 030f 	and.w	r3, r3, #15
 80073aa:	442b      	add	r3, r5
 80073ac:	60a3      	str	r3, [r4, #8]
 80073ae:	e071      	b.n	8007494 <UART_SetConfig+0x408>
 80073b0:	40011000 	.word	0x40011000
 80073b4:	40011400 	.word	0x40011400
 80073b8:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681c      	ldr	r4, [r3, #0]
 80073c0:	f7fb ffb6 	bl	8003330 <HAL_RCC_GetPCLK1Freq>
 80073c4:	4602      	mov	r2, r0
 80073c6:	4613      	mov	r3, r2
 80073c8:	009b      	lsls	r3, r3, #2
 80073ca:	4413      	add	r3, r2
 80073cc:	009a      	lsls	r2, r3, #2
 80073ce:	441a      	add	r2, r3
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	685b      	ldr	r3, [r3, #4]
 80073d4:	009b      	lsls	r3, r3, #2
 80073d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80073da:	4a30      	ldr	r2, [pc, #192]	; (800749c <UART_SetConfig+0x410>)
 80073dc:	fba2 2303 	umull	r2, r3, r2, r3
 80073e0:	095b      	lsrs	r3, r3, #5
 80073e2:	011d      	lsls	r5, r3, #4
 80073e4:	f7fb ffa4 	bl	8003330 <HAL_RCC_GetPCLK1Freq>
 80073e8:	4602      	mov	r2, r0
 80073ea:	4613      	mov	r3, r2
 80073ec:	009b      	lsls	r3, r3, #2
 80073ee:	4413      	add	r3, r2
 80073f0:	009a      	lsls	r2, r3, #2
 80073f2:	441a      	add	r2, r3
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	009b      	lsls	r3, r3, #2
 80073fa:	fbb2 f6f3 	udiv	r6, r2, r3
 80073fe:	f7fb ff97 	bl	8003330 <HAL_RCC_GetPCLK1Freq>
 8007402:	4602      	mov	r2, r0
 8007404:	4613      	mov	r3, r2
 8007406:	009b      	lsls	r3, r3, #2
 8007408:	4413      	add	r3, r2
 800740a:	009a      	lsls	r2, r3, #2
 800740c:	441a      	add	r2, r3
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	685b      	ldr	r3, [r3, #4]
 8007412:	009b      	lsls	r3, r3, #2
 8007414:	fbb2 f3f3 	udiv	r3, r2, r3
 8007418:	4a20      	ldr	r2, [pc, #128]	; (800749c <UART_SetConfig+0x410>)
 800741a:	fba2 2303 	umull	r2, r3, r2, r3
 800741e:	095b      	lsrs	r3, r3, #5
 8007420:	2264      	movs	r2, #100	; 0x64
 8007422:	fb02 f303 	mul.w	r3, r2, r3
 8007426:	1af3      	subs	r3, r6, r3
 8007428:	011b      	lsls	r3, r3, #4
 800742a:	3332      	adds	r3, #50	; 0x32
 800742c:	4a1b      	ldr	r2, [pc, #108]	; (800749c <UART_SetConfig+0x410>)
 800742e:	fba2 2303 	umull	r2, r3, r2, r3
 8007432:	095b      	lsrs	r3, r3, #5
 8007434:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007438:	441d      	add	r5, r3
 800743a:	f7fb ff79 	bl	8003330 <HAL_RCC_GetPCLK1Freq>
 800743e:	4602      	mov	r2, r0
 8007440:	4613      	mov	r3, r2
 8007442:	009b      	lsls	r3, r3, #2
 8007444:	4413      	add	r3, r2
 8007446:	009a      	lsls	r2, r3, #2
 8007448:	441a      	add	r2, r3
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	009b      	lsls	r3, r3, #2
 8007450:	fbb2 f6f3 	udiv	r6, r2, r3
 8007454:	f7fb ff6c 	bl	8003330 <HAL_RCC_GetPCLK1Freq>
 8007458:	4602      	mov	r2, r0
 800745a:	4613      	mov	r3, r2
 800745c:	009b      	lsls	r3, r3, #2
 800745e:	4413      	add	r3, r2
 8007460:	009a      	lsls	r2, r3, #2
 8007462:	441a      	add	r2, r3
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	685b      	ldr	r3, [r3, #4]
 8007468:	009b      	lsls	r3, r3, #2
 800746a:	fbb2 f3f3 	udiv	r3, r2, r3
 800746e:	4a0b      	ldr	r2, [pc, #44]	; (800749c <UART_SetConfig+0x410>)
 8007470:	fba2 2303 	umull	r2, r3, r2, r3
 8007474:	095b      	lsrs	r3, r3, #5
 8007476:	2264      	movs	r2, #100	; 0x64
 8007478:	fb02 f303 	mul.w	r3, r2, r3
 800747c:	1af3      	subs	r3, r6, r3
 800747e:	011b      	lsls	r3, r3, #4
 8007480:	3332      	adds	r3, #50	; 0x32
 8007482:	4a06      	ldr	r2, [pc, #24]	; (800749c <UART_SetConfig+0x410>)
 8007484:	fba2 2303 	umull	r2, r3, r2, r3
 8007488:	095b      	lsrs	r3, r3, #5
 800748a:	f003 030f 	and.w	r3, r3, #15
 800748e:	442b      	add	r3, r5
 8007490:	60a3      	str	r3, [r4, #8]
}
 8007492:	e7ff      	b.n	8007494 <UART_SetConfig+0x408>
 8007494:	bf00      	nop
 8007496:	3714      	adds	r7, #20
 8007498:	46bd      	mov	sp, r7
 800749a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800749c:	51eb851f 	.word	0x51eb851f

080074a0 <SDIO_Init>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80074a0:	b084      	sub	sp, #16
 80074a2:	b480      	push	{r7}
 80074a4:	b085      	sub	sp, #20
 80074a6:	af00      	add	r7, sp, #0
 80074a8:	6078      	str	r0, [r7, #4]
 80074aa:	f107 001c 	add.w	r0, r7, #28
 80074ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0U;
 80074b2:	2300      	movs	r3, #0
 80074b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80074b6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80074b8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80074ba:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80074bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80074be:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80074c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80074c2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80074c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80074c6:	431a      	orrs	r2, r3
             Init.ClockDiv
 80074c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80074ca:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80074cc:	68fa      	ldr	r2, [r7, #12]
 80074ce:	4313      	orrs	r3, r2
 80074d0:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80074da:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80074de:	68fa      	ldr	r2, [r7, #12]
 80074e0:	431a      	orrs	r2, r3
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80074e6:	2300      	movs	r3, #0
}
 80074e8:	4618      	mov	r0, r3
 80074ea:	3714      	adds	r7, #20
 80074ec:	46bd      	mov	sp, r7
 80074ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f2:	b004      	add	sp, #16
 80074f4:	4770      	bx	lr

080074f6 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80074f6:	b480      	push	{r7}
 80074f8:	b083      	sub	sp, #12
 80074fa:	af00      	add	r7, sp, #0
 80074fc:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8007504:	4618      	mov	r0, r3
 8007506:	370c      	adds	r7, #12
 8007508:	46bd      	mov	sp, r7
 800750a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750e:	4770      	bx	lr

08007510 <SDIO_WriteFIFO>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  pWriteData pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8007510:	b480      	push	{r7}
 8007512:	b083      	sub	sp, #12
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
 8007518:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	681a      	ldr	r2, [r3, #0]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007524:	2300      	movs	r3, #0
}
 8007526:	4618      	mov	r0, r3
 8007528:	370c      	adds	r7, #12
 800752a:	46bd      	mov	sp, r7
 800752c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007530:	4770      	bx	lr

08007532 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8007532:	b480      	push	{r7}
 8007534:	b083      	sub	sp, #12
 8007536:	af00      	add	r7, sp, #0
 8007538:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2203      	movs	r2, #3
 800753e:	601a      	str	r2, [r3, #0]
  
  return HAL_OK;
 8007540:	2300      	movs	r3, #0
}
 8007542:	4618      	mov	r0, r3
 8007544:	370c      	adds	r7, #12
 8007546:	46bd      	mov	sp, r7
 8007548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754c:	4770      	bx	lr

0800754e <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800754e:	b480      	push	{r7}
 8007550:	b083      	sub	sp, #12
 8007552:	af00      	add	r7, sp, #0
 8007554:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f003 0303 	and.w	r3, r3, #3
}
 800755e:	4618      	mov	r0, r3
 8007560:	370c      	adds	r7, #12
 8007562:	46bd      	mov	sp, r7
 8007564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007568:	4770      	bx	lr

0800756a <SDIO_SendCommand>:
  * @param  Command pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800756a:	b480      	push	{r7}
 800756c:	b085      	sub	sp, #20
 800756e:	af00      	add	r7, sp, #0
 8007570:	6078      	str	r0, [r7, #4]
 8007572:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007574:	2300      	movs	r3, #0
 8007576:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	681a      	ldr	r2, [r3, #0]
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007588:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800758e:	431a      	orrs	r2, r3
                       Command->CPSM);
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8007594:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007596:	68fa      	ldr	r2, [r7, #12]
 8007598:	4313      	orrs	r3, r2
 800759a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	68db      	ldr	r3, [r3, #12]
 80075a0:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80075a4:	f023 030f 	bic.w	r3, r3, #15
 80075a8:	68fa      	ldr	r2, [r7, #12]
 80075aa:	431a      	orrs	r2, r3
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80075b0:	2300      	movs	r3, #0
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	3714      	adds	r7, #20
 80075b6:	46bd      	mov	sp, r7
 80075b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075bc:	4770      	bx	lr

080075be <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80075be:	b480      	push	{r7}
 80075c0:	b083      	sub	sp, #12
 80075c2:	af00      	add	r7, sp, #0
 80075c4:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	691b      	ldr	r3, [r3, #16]
 80075ca:	b2db      	uxtb	r3, r3
}
 80075cc:	4618      	mov	r0, r3
 80075ce:	370c      	adds	r7, #12
 80075d0:	46bd      	mov	sp, r7
 80075d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d6:	4770      	bx	lr

080075d8 <SDIO_GetResponse>:
  *            @arg SDIO_RESP1: Response Register 3
  *            @arg SDIO_RESP1: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80075d8:	b480      	push	{r7}
 80075da:	b085      	sub	sp, #20
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
 80075e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0U;
 80075e2:	2300      	movs	r3, #0
 80075e4:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)&(SDIOx->RESP1) + Response;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	3314      	adds	r3, #20
 80075ea:	461a      	mov	r2, r3
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	4413      	add	r3, r2
 80075f0:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
}  
 80075f6:	4618      	mov	r0, r3
 80075f8:	3714      	adds	r7, #20
 80075fa:	46bd      	mov	sp, r7
 80075fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007600:	4770      	bx	lr

08007602 <SDIO_ConfigData>:
  * @param  Data  pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8007602:	b480      	push	{r7}
 8007604:	b085      	sub	sp, #20
 8007606:	af00      	add	r7, sp, #0
 8007608:	6078      	str	r0, [r7, #4]
 800760a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800760c:	2300      	movs	r3, #0
 800760e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	681a      	ldr	r2, [r3, #0]
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	685a      	ldr	r2, [r3, #4]
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007628:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800762e:	431a      	orrs	r2, r3
                       Data->DPSM);
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8007634:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007636:	68fa      	ldr	r2, [r7, #12]
 8007638:	4313      	orrs	r3, r2
 800763a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007640:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	431a      	orrs	r2, r3
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800764c:	2300      	movs	r3, #0

}
 800764e:	4618      	mov	r0, r3
 8007650:	3714      	adds	r7, #20
 8007652:	46bd      	mov	sp, r7
 8007654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007658:	4770      	bx	lr

0800765a <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800765a:	b580      	push	{r7, lr}
 800765c:	b088      	sub	sp, #32
 800765e:	af00      	add	r7, sp, #0
 8007660:	6078      	str	r0, [r7, #4]
 8007662:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007664:	2300      	movs	r3, #0
 8007666:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800766c:	2310      	movs	r3, #16
 800766e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007670:	2340      	movs	r3, #64	; 0x40
 8007672:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007674:	2300      	movs	r3, #0
 8007676:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007678:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800767c:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800767e:	f107 0308 	add.w	r3, r7, #8
 8007682:	4619      	mov	r1, r3
 8007684:	6878      	ldr	r0, [r7, #4]
 8007686:	f7ff ff70 	bl	800756a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800768a:	f241 3288 	movw	r2, #5000	; 0x1388
 800768e:	2110      	movs	r1, #16
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	f000 fa63 	bl	8007b5c <SDMMC_GetCmdResp1>
 8007696:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007698:	69fb      	ldr	r3, [r7, #28]
}
 800769a:	4618      	mov	r0, r3
 800769c:	3720      	adds	r7, #32
 800769e:	46bd      	mov	sp, r7
 80076a0:	bd80      	pop	{r7, pc}

080076a2 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80076a2:	b580      	push	{r7, lr}
 80076a4:	b088      	sub	sp, #32
 80076a6:	af00      	add	r7, sp, #0
 80076a8:	6078      	str	r0, [r7, #4]
 80076aa:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80076ac:	2300      	movs	r3, #0
 80076ae:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80076b4:	2311      	movs	r3, #17
 80076b6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80076b8:	2340      	movs	r3, #64	; 0x40
 80076ba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80076bc:	2300      	movs	r3, #0
 80076be:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80076c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80076c4:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80076c6:	f107 0308 	add.w	r3, r7, #8
 80076ca:	4619      	mov	r1, r3
 80076cc:	6878      	ldr	r0, [r7, #4]
 80076ce:	f7ff ff4c 	bl	800756a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80076d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80076d6:	2111      	movs	r1, #17
 80076d8:	6878      	ldr	r0, [r7, #4]
 80076da:	f000 fa3f 	bl	8007b5c <SDMMC_GetCmdResp1>
 80076de:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80076e0:	69fb      	ldr	r3, [r7, #28]
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	3720      	adds	r7, #32
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}

080076ea <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80076ea:	b580      	push	{r7, lr}
 80076ec:	b088      	sub	sp, #32
 80076ee:	af00      	add	r7, sp, #0
 80076f0:	6078      	str	r0, [r7, #4]
 80076f2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80076f4:	2300      	movs	r3, #0
 80076f6:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80076fc:	2312      	movs	r3, #18
 80076fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007700:	2340      	movs	r3, #64	; 0x40
 8007702:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007704:	2300      	movs	r3, #0
 8007706:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007708:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800770c:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800770e:	f107 0308 	add.w	r3, r7, #8
 8007712:	4619      	mov	r1, r3
 8007714:	6878      	ldr	r0, [r7, #4]
 8007716:	f7ff ff28 	bl	800756a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800771a:	f241 3288 	movw	r2, #5000	; 0x1388
 800771e:	2112      	movs	r1, #18
 8007720:	6878      	ldr	r0, [r7, #4]
 8007722:	f000 fa1b 	bl	8007b5c <SDMMC_GetCmdResp1>
 8007726:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007728:	69fb      	ldr	r3, [r7, #28]
}
 800772a:	4618      	mov	r0, r3
 800772c:	3720      	adds	r7, #32
 800772e:	46bd      	mov	sp, r7
 8007730:	bd80      	pop	{r7, pc}

08007732 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007732:	b580      	push	{r7, lr}
 8007734:	b088      	sub	sp, #32
 8007736:	af00      	add	r7, sp, #0
 8007738:	6078      	str	r0, [r7, #4]
 800773a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800773c:	2300      	movs	r3, #0
 800773e:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8007744:	2318      	movs	r3, #24
 8007746:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007748:	2340      	movs	r3, #64	; 0x40
 800774a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800774c:	2300      	movs	r3, #0
 800774e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007750:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007754:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007756:	f107 0308 	add.w	r3, r7, #8
 800775a:	4619      	mov	r1, r3
 800775c:	6878      	ldr	r0, [r7, #4]
 800775e:	f7ff ff04 	bl	800756a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8007762:	f241 3288 	movw	r2, #5000	; 0x1388
 8007766:	2118      	movs	r1, #24
 8007768:	6878      	ldr	r0, [r7, #4]
 800776a:	f000 f9f7 	bl	8007b5c <SDMMC_GetCmdResp1>
 800776e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007770:	69fb      	ldr	r3, [r7, #28]
}
 8007772:	4618      	mov	r0, r3
 8007774:	3720      	adds	r7, #32
 8007776:	46bd      	mov	sp, r7
 8007778:	bd80      	pop	{r7, pc}

0800777a <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800777a:	b580      	push	{r7, lr}
 800777c:	b088      	sub	sp, #32
 800777e:	af00      	add	r7, sp, #0
 8007780:	6078      	str	r0, [r7, #4]
 8007782:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007784:	2300      	movs	r3, #0
 8007786:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800778c:	2319      	movs	r3, #25
 800778e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007790:	2340      	movs	r3, #64	; 0x40
 8007792:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007794:	2300      	movs	r3, #0
 8007796:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007798:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800779c:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800779e:	f107 0308 	add.w	r3, r7, #8
 80077a2:	4619      	mov	r1, r3
 80077a4:	6878      	ldr	r0, [r7, #4]
 80077a6:	f7ff fee0 	bl	800756a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80077aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80077ae:	2119      	movs	r1, #25
 80077b0:	6878      	ldr	r0, [r7, #4]
 80077b2:	f000 f9d3 	bl	8007b5c <SDMMC_GetCmdResp1>
 80077b6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80077b8:	69fb      	ldr	r3, [r7, #28]
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3720      	adds	r7, #32
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}
	...

080077c4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b088      	sub	sp, #32
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80077cc:	2300      	movs	r3, #0
 80077ce:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80077d0:	2300      	movs	r3, #0
 80077d2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80077d4:	230c      	movs	r3, #12
 80077d6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80077d8:	2340      	movs	r3, #64	; 0x40
 80077da:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80077dc:	2300      	movs	r3, #0
 80077de:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80077e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077e4:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80077e6:	f107 0308 	add.w	r3, r7, #8
 80077ea:	4619      	mov	r1, r3
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f7ff febc 	bl	800756a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, 100000000U);
 80077f2:	4a05      	ldr	r2, [pc, #20]	; (8007808 <SDMMC_CmdStopTransfer+0x44>)
 80077f4:	210c      	movs	r1, #12
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f000 f9b0 	bl	8007b5c <SDMMC_GetCmdResp1>
 80077fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80077fe:	69fb      	ldr	r3, [r7, #28]
}
 8007800:	4618      	mov	r0, r3
 8007802:	3720      	adds	r7, #32
 8007804:	46bd      	mov	sp, r7
 8007806:	bd80      	pop	{r7, pc}
 8007808:	05f5e100 	.word	0x05f5e100

0800780c <SDMMC_CmdSelDesel>:
  * @param  SDIOx Pointer to SDIO register base 
  * @param  addr Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b08a      	sub	sp, #40	; 0x28
 8007810:	af00      	add	r7, sp, #0
 8007812:	60f8      	str	r0, [r7, #12]
 8007814:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007818:	2300      	movs	r3, #0
 800781a:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8007820:	2307      	movs	r3, #7
 8007822:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007824:	2340      	movs	r3, #64	; 0x40
 8007826:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007828:	2300      	movs	r3, #0
 800782a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800782c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007830:	623b      	str	r3, [r7, #32]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007832:	f107 0310 	add.w	r3, r7, #16
 8007836:	4619      	mov	r1, r3
 8007838:	68f8      	ldr	r0, [r7, #12]
 800783a:	f7ff fe96 	bl	800756a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800783e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007842:	2107      	movs	r1, #7
 8007844:	68f8      	ldr	r0, [r7, #12]
 8007846:	f000 f989 	bl	8007b5c <SDMMC_GetCmdResp1>
 800784a:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800784c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800784e:	4618      	mov	r0, r3
 8007850:	3728      	adds	r7, #40	; 0x28
 8007852:	46bd      	mov	sp, r7
 8007854:	bd80      	pop	{r7, pc}

08007856 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8007856:	b580      	push	{r7, lr}
 8007858:	b088      	sub	sp, #32
 800785a:	af00      	add	r7, sp, #0
 800785c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800785e:	2300      	movs	r3, #0
 8007860:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = 0U;
 8007862:	2300      	movs	r3, #0
 8007864:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8007866:	2300      	movs	r3, #0
 8007868:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800786a:	2300      	movs	r3, #0
 800786c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800786e:	2300      	movs	r3, #0
 8007870:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007872:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007876:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007878:	f107 0308 	add.w	r3, r7, #8
 800787c:	4619      	mov	r1, r3
 800787e:	6878      	ldr	r0, [r7, #4]
 8007880:	f7ff fe73 	bl	800756a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f000 f93f 	bl	8007b08 <SDMMC_GetCmdError>
 800788a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800788c:	69fb      	ldr	r3, [r7, #28]
}
 800788e:	4618      	mov	r0, r3
 8007890:	3720      	adds	r7, #32
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}

08007896 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8007896:	b580      	push	{r7, lr}
 8007898:	b088      	sub	sp, #32
 800789a:	af00      	add	r7, sp, #0
 800789c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800789e:	2300      	movs	r3, #0
 80078a0:	61fb      	str	r3, [r7, #28]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80078a2:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80078a6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80078a8:	2308      	movs	r3, #8
 80078aa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80078ac:	2340      	movs	r3, #64	; 0x40
 80078ae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80078b0:	2300      	movs	r3, #0
 80078b2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80078b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80078b8:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80078ba:	f107 0308 	add.w	r3, r7, #8
 80078be:	4619      	mov	r1, r3
 80078c0:	6878      	ldr	r0, [r7, #4]
 80078c2:	f7ff fe52 	bl	800756a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80078c6:	6878      	ldr	r0, [r7, #4]
 80078c8:	f000 fb10 	bl	8007eec <SDMMC_GetCmdResp7>
 80078cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80078ce:	69fb      	ldr	r3, [r7, #28]
}
 80078d0:	4618      	mov	r0, r3
 80078d2:	3720      	adds	r7, #32
 80078d4:	46bd      	mov	sp, r7
 80078d6:	bd80      	pop	{r7, pc}

080078d8 <SDMMC_CmdAppCommand>:
  *         and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b088      	sub	sp, #32
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
 80078e0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80078e2:	2300      	movs	r3, #0
 80078e4:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80078ea:	2337      	movs	r3, #55	; 0x37
 80078ec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80078ee:	2340      	movs	r3, #64	; 0x40
 80078f0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80078f2:	2300      	movs	r3, #0
 80078f4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80078f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80078fa:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80078fc:	f107 0308 	add.w	r3, r7, #8
 8007900:	4619      	mov	r1, r3
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f7ff fe31 	bl	800756a <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8007908:	f241 3288 	movw	r2, #5000	; 0x1388
 800790c:	2137      	movs	r1, #55	; 0x37
 800790e:	6878      	ldr	r0, [r7, #4]
 8007910:	f000 f924 	bl	8007b5c <SDMMC_GetCmdResp1>
 8007914:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007916:	69fb      	ldr	r3, [r7, #28]
}
 8007918:	4618      	mov	r0, r3
 800791a:	3720      	adds	r7, #32
 800791c:	46bd      	mov	sp, r7
 800791e:	bd80      	pop	{r7, pc}

08007920 <SDMMC_CmdAppOperCommand>:
  *         condition register (OCR)
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t SdType)
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b088      	sub	sp, #32
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
 8007928:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800792a:	2300      	movs	r3, #0
 800792c:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007934:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007938:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800793a:	2329      	movs	r3, #41	; 0x29
 800793c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800793e:	2340      	movs	r3, #64	; 0x40
 8007940:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007942:	2300      	movs	r3, #0
 8007944:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007946:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800794a:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800794c:	f107 0308 	add.w	r3, r7, #8
 8007950:	4619      	mov	r1, r3
 8007952:	6878      	ldr	r0, [r7, #4]
 8007954:	f7ff fe09 	bl	800756a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8007958:	6878      	ldr	r0, [r7, #4]
 800795a:	f000 fa25 	bl	8007da8 <SDMMC_GetCmdResp3>
 800795e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007960:	69fb      	ldr	r3, [r7, #28]
}
 8007962:	4618      	mov	r0, r3
 8007964:	3720      	adds	r7, #32
 8007966:	46bd      	mov	sp, r7
 8007968:	bd80      	pop	{r7, pc}

0800796a <SDMMC_CmdBusWidth>:
  * @brief  Send the Bus Width command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800796a:	b580      	push	{r7, lr}
 800796c:	b088      	sub	sp, #32
 800796e:	af00      	add	r7, sp, #0
 8007970:	6078      	str	r0, [r7, #4]
 8007972:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007974:	2300      	movs	r3, #0
 8007976:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800797c:	2306      	movs	r3, #6
 800797e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007980:	2340      	movs	r3, #64	; 0x40
 8007982:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007984:	2300      	movs	r3, #0
 8007986:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007988:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800798c:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800798e:	f107 0308 	add.w	r3, r7, #8
 8007992:	4619      	mov	r1, r3
 8007994:	6878      	ldr	r0, [r7, #4]
 8007996:	f7ff fde8 	bl	800756a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800799a:	f241 3288 	movw	r2, #5000	; 0x1388
 800799e:	2106      	movs	r1, #6
 80079a0:	6878      	ldr	r0, [r7, #4]
 80079a2:	f000 f8db 	bl	8007b5c <SDMMC_GetCmdResp1>
 80079a6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80079a8:	69fb      	ldr	r3, [r7, #28]
}
 80079aa:	4618      	mov	r0, r3
 80079ac:	3720      	adds	r7, #32
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}

080079b2 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 80079b2:	b580      	push	{r7, lr}
 80079b4:	b088      	sub	sp, #32
 80079b6:	af00      	add	r7, sp, #0
 80079b8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80079ba:	2300      	movs	r3, #0
 80079bc:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80079be:	2300      	movs	r3, #0
 80079c0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80079c2:	2333      	movs	r3, #51	; 0x33
 80079c4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80079c6:	2340      	movs	r3, #64	; 0x40
 80079c8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80079ca:	2300      	movs	r3, #0
 80079cc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80079ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80079d2:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80079d4:	f107 0308 	add.w	r3, r7, #8
 80079d8:	4619      	mov	r1, r3
 80079da:	6878      	ldr	r0, [r7, #4]
 80079dc:	f7ff fdc5 	bl	800756a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80079e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80079e4:	2133      	movs	r1, #51	; 0x33
 80079e6:	6878      	ldr	r0, [r7, #4]
 80079e8:	f000 f8b8 	bl	8007b5c <SDMMC_GetCmdResp1>
 80079ec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80079ee:	69fb      	ldr	r3, [r7, #28]
}
 80079f0:	4618      	mov	r0, r3
 80079f2:	3720      	adds	r7, #32
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bd80      	pop	{r7, pc}

080079f8 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b088      	sub	sp, #32
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007a00:	2300      	movs	r3, #0
 8007a02:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8007a04:	2300      	movs	r3, #0
 8007a06:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8007a08:	2302      	movs	r3, #2
 8007a0a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007a0c:	23c0      	movs	r3, #192	; 0xc0
 8007a0e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007a10:	2300      	movs	r3, #0
 8007a12:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007a14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a18:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007a1a:	f107 0308 	add.w	r3, r7, #8
 8007a1e:	4619      	mov	r1, r3
 8007a20:	6878      	ldr	r0, [r7, #4]
 8007a22:	f7ff fda2 	bl	800756a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007a26:	6878      	ldr	r0, [r7, #4]
 8007a28:	f000 f97e 	bl	8007d28 <SDMMC_GetCmdResp2>
 8007a2c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007a2e:	69fb      	ldr	r3, [r7, #28]
}
 8007a30:	4618      	mov	r0, r3
 8007a32:	3720      	adds	r7, #32
 8007a34:	46bd      	mov	sp, r7
 8007a36:	bd80      	pop	{r7, pc}

08007a38 <SDMMC_CmdSendCSD>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b088      	sub	sp, #32
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
 8007a40:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007a42:	2300      	movs	r3, #0
 8007a44:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8007a4a:	2309      	movs	r3, #9
 8007a4c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007a4e:	23c0      	movs	r3, #192	; 0xc0
 8007a50:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007a52:	2300      	movs	r3, #0
 8007a54:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007a56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a5a:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007a5c:	f107 0308 	add.w	r3, r7, #8
 8007a60:	4619      	mov	r1, r3
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f7ff fd81 	bl	800756a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	f000 f95d 	bl	8007d28 <SDMMC_GetCmdResp2>
 8007a6e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007a70:	69fb      	ldr	r3, [r7, #28]
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	3720      	adds	r7, #32
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bd80      	pop	{r7, pc}

08007a7a <SDMMC_CmdSetRelAdd>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8007a7a:	b580      	push	{r7, lr}
 8007a7c:	b088      	sub	sp, #32
 8007a7e:	af00      	add	r7, sp, #0
 8007a80:	6078      	str	r0, [r7, #4]
 8007a82:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007a84:	2300      	movs	r3, #0
 8007a86:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8007a88:	2300      	movs	r3, #0
 8007a8a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8007a8c:	2303      	movs	r3, #3
 8007a8e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007a90:	2340      	movs	r3, #64	; 0x40
 8007a92:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007a94:	2300      	movs	r3, #0
 8007a96:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007a98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a9c:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007a9e:	f107 0308 	add.w	r3, r7, #8
 8007aa2:	4619      	mov	r1, r3
 8007aa4:	6878      	ldr	r0, [r7, #4]
 8007aa6:	f7ff fd60 	bl	800756a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8007aaa:	683a      	ldr	r2, [r7, #0]
 8007aac:	2103      	movs	r1, #3
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f000 f9ae 	bl	8007e10 <SDMMC_GetCmdResp6>
 8007ab4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007ab6:	69fb      	ldr	r3, [r7, #28]
}
 8007ab8:	4618      	mov	r0, r3
 8007aba:	3720      	adds	r7, #32
 8007abc:	46bd      	mov	sp, r7
 8007abe:	bd80      	pop	{r7, pc}

08007ac0 <SDMMC_CmdSendStatus>:
  * @brief  Send the Status command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b088      	sub	sp, #32
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
 8007ac8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8007aca:	2300      	movs	r3, #0
 8007acc:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8007ad2:	230d      	movs	r3, #13
 8007ad4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007ad6:	2340      	movs	r3, #64	; 0x40
 8007ad8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007ada:	2300      	movs	r3, #0
 8007adc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007ade:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ae2:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007ae4:	f107 0308 	add.w	r3, r7, #8
 8007ae8:	4619      	mov	r1, r3
 8007aea:	6878      	ldr	r0, [r7, #4]
 8007aec:	f7ff fd3d 	bl	800756a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8007af0:	f241 3288 	movw	r2, #5000	; 0x1388
 8007af4:	210d      	movs	r1, #13
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	f000 f830 	bl	8007b5c <SDMMC_GetCmdResp1>
 8007afc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007afe:	69fb      	ldr	r3, [r7, #28]
}
 8007b00:	4618      	mov	r0, r3
 8007b02:	3720      	adds	r7, #32
 8007b04:	46bd      	mov	sp, r7
 8007b06:	bd80      	pop	{r7, pc}

08007b08 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8007b08:	b490      	push	{r4, r7}
 8007b0a:	b082      	sub	sp, #8
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007b10:	4b10      	ldr	r3, [pc, #64]	; (8007b54 <SDMMC_GetCmdError+0x4c>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	4a10      	ldr	r2, [pc, #64]	; (8007b58 <SDMMC_GetCmdError+0x50>)
 8007b16:	fba2 2303 	umull	r2, r3, r2, r3
 8007b1a:	0a5b      	lsrs	r3, r3, #9
 8007b1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b20:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007b24:	4623      	mov	r3, r4
 8007b26:	1e5c      	subs	r4, r3, #1
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d102      	bne.n	8007b32 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007b2c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007b30:	e00a      	b.n	8007b48 <SDMMC_GetCmdError+0x40>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d0f2      	beq.n	8007b24 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007b44:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8007b46:	2300      	movs	r3, #0
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	3708      	adds	r7, #8
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bc90      	pop	{r4, r7}
 8007b50:	4770      	bx	lr
 8007b52:	bf00      	nop
 8007b54:	20000008 	.word	0x20000008
 8007b58:	10624dd3 	.word	0x10624dd3

08007b5c <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8007b5c:	b590      	push	{r4, r7, lr}
 8007b5e:	b087      	sub	sp, #28
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	60f8      	str	r0, [r7, #12]
 8007b64:	460b      	mov	r3, r1
 8007b66:	607a      	str	r2, [r7, #4]
 8007b68:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8007b6a:	4b6c      	ldr	r3, [pc, #432]	; (8007d1c <SDMMC_GetCmdResp1+0x1c0>)
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	4a6c      	ldr	r2, [pc, #432]	; (8007d20 <SDMMC_GetCmdResp1+0x1c4>)
 8007b70:	fba2 2303 	umull	r2, r3, r2, r3
 8007b74:	0a5b      	lsrs	r3, r3, #9
 8007b76:	687a      	ldr	r2, [r7, #4]
 8007b78:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007b7c:	4623      	mov	r3, r4
 8007b7e:	1e5c      	subs	r4, r3, #1
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d102      	bne.n	8007b8a <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007b84:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007b88:	e0c3      	b.n	8007d12 <SDMMC_GetCmdResp1+0x1b6>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b8e:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d0f2      	beq.n	8007b7c <SDMMC_GetCmdResp1+0x20>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b9a:	f003 0304 	and.w	r3, r3, #4
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d004      	beq.n	8007bac <SDMMC_GetCmdResp1+0x50>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	2204      	movs	r2, #4
 8007ba6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007ba8:	2304      	movs	r3, #4
 8007baa:	e0b2      	b.n	8007d12 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bb0:	f003 0301 	and.w	r3, r3, #1
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d004      	beq.n	8007bc2 <SDMMC_GetCmdResp1+0x66>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	2201      	movs	r2, #1
 8007bbc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	e0a7      	b.n	8007d12 <SDMMC_GetCmdResp1+0x1b6>
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007bc2:	68f8      	ldr	r0, [r7, #12]
 8007bc4:	f7ff fcfb 	bl	80075be <SDIO_GetCommandResponse>
 8007bc8:	4603      	mov	r3, r0
 8007bca:	461a      	mov	r2, r3
 8007bcc:	7afb      	ldrb	r3, [r7, #11]
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d001      	beq.n	8007bd6 <SDMMC_GetCmdResp1+0x7a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	e09d      	b.n	8007d12 <SDMMC_GetCmdResp1+0x1b6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007bdc:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007bde:	2100      	movs	r1, #0
 8007be0:	68f8      	ldr	r0, [r7, #12]
 8007be2:	f7ff fcf9 	bl	80075d8 <SDIO_GetResponse>
 8007be6:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8007be8:	697a      	ldr	r2, [r7, #20]
 8007bea:	4b4e      	ldr	r3, [pc, #312]	; (8007d24 <SDMMC_GetCmdResp1+0x1c8>)
 8007bec:	4013      	ands	r3, r2
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d101      	bne.n	8007bf6 <SDMMC_GetCmdResp1+0x9a>
  {
    return SDMMC_ERROR_NONE;
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	e08d      	b.n	8007d12 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	da02      	bge.n	8007c02 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8007bfc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007c00:	e087      	b.n	8007d12 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8007c02:	697b      	ldr	r3, [r7, #20]
 8007c04:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d001      	beq.n	8007c10 <SDMMC_GetCmdResp1+0xb4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8007c0c:	2340      	movs	r3, #64	; 0x40
 8007c0e:	e080      	b.n	8007d12 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8007c10:	697b      	ldr	r3, [r7, #20]
 8007c12:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d001      	beq.n	8007c1e <SDMMC_GetCmdResp1+0xc2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8007c1a:	2380      	movs	r3, #128	; 0x80
 8007c1c:	e079      	b.n	8007d12 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8007c1e:	697b      	ldr	r3, [r7, #20]
 8007c20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d002      	beq.n	8007c2e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8007c28:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007c2c:	e071      	b.n	8007d12 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8007c2e:	697b      	ldr	r3, [r7, #20]
 8007c30:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d002      	beq.n	8007c3e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8007c38:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007c3c:	e069      	b.n	8007d12 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d002      	beq.n	8007c4e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8007c48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c4c:	e061      	b.n	8007d12 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8007c4e:	697b      	ldr	r3, [r7, #20]
 8007c50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d002      	beq.n	8007c5e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8007c58:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007c5c:	e059      	b.n	8007d12 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d002      	beq.n	8007c6e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007c68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007c6c:	e051      	b.n	8007d12 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8007c6e:	697b      	ldr	r3, [r7, #20]
 8007c70:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d002      	beq.n	8007c7e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007c78:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007c7c:	e049      	b.n	8007d12 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d002      	beq.n	8007c8e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8007c88:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007c8c:	e041      	b.n	8007d12 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d002      	beq.n	8007c9e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CC_ERR;
 8007c98:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007c9c:	e039      	b.n	8007d12 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8007c9e:	697b      	ldr	r3, [r7, #20]
 8007ca0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d002      	beq.n	8007cae <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8007ca8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007cac:	e031      	b.n	8007d12 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8007cae:	697b      	ldr	r3, [r7, #20]
 8007cb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d002      	beq.n	8007cbe <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8007cb8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007cbc:	e029      	b.n	8007d12 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8007cbe:	697b      	ldr	r3, [r7, #20]
 8007cc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d002      	beq.n	8007cce <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8007cc8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007ccc:	e021      	b.n	8007d12 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8007cce:	697b      	ldr	r3, [r7, #20]
 8007cd0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d002      	beq.n	8007cde <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8007cd8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007cdc:	e019      	b.n	8007d12 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8007cde:	697b      	ldr	r3, [r7, #20]
 8007ce0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d002      	beq.n	8007cee <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8007ce8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007cec:	e011      	b.n	8007d12 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8007cee:	697b      	ldr	r3, [r7, #20]
 8007cf0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d002      	beq.n	8007cfe <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8007cf8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007cfc:	e009      	b.n	8007d12 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8007cfe:	697b      	ldr	r3, [r7, #20]
 8007d00:	f003 0308 	and.w	r3, r3, #8
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d002      	beq.n	8007d0e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8007d08:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007d0c:	e001      	b.n	8007d12 <SDMMC_GetCmdResp1+0x1b6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007d0e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007d12:	4618      	mov	r0, r3
 8007d14:	371c      	adds	r7, #28
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bd90      	pop	{r4, r7, pc}
 8007d1a:	bf00      	nop
 8007d1c:	20000008 	.word	0x20000008
 8007d20:	10624dd3 	.word	0x10624dd3
 8007d24:	fdffe008 	.word	0xfdffe008

08007d28 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8007d28:	b490      	push	{r4, r7}
 8007d2a:	b082      	sub	sp, #8
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007d30:	4b1b      	ldr	r3, [pc, #108]	; (8007da0 <SDMMC_GetCmdResp2+0x78>)
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	4a1b      	ldr	r2, [pc, #108]	; (8007da4 <SDMMC_GetCmdResp2+0x7c>)
 8007d36:	fba2 2303 	umull	r2, r3, r2, r3
 8007d3a:	0a5b      	lsrs	r3, r3, #9
 8007d3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d40:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007d44:	4623      	mov	r3, r4
 8007d46:	1e5c      	subs	r4, r3, #1
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d102      	bne.n	8007d52 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007d4c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007d50:	e020      	b.n	8007d94 <SDMMC_GetCmdResp2+0x6c>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d56:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d0f2      	beq.n	8007d44 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d62:	f003 0304 	and.w	r3, r3, #4
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d004      	beq.n	8007d74 <SDMMC_GetCmdResp2+0x4c>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2204      	movs	r2, #4
 8007d6e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007d70:	2304      	movs	r3, #4
 8007d72:	e00f      	b.n	8007d94 <SDMMC_GetCmdResp2+0x6c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d78:	f003 0301 	and.w	r3, r3, #1
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d004      	beq.n	8007d8a <SDMMC_GetCmdResp2+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2201      	movs	r2, #1
 8007d84:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007d86:	2301      	movs	r3, #1
 8007d88:	e004      	b.n	8007d94 <SDMMC_GetCmdResp2+0x6c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007d90:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8007d92:	2300      	movs	r3, #0
}
 8007d94:	4618      	mov	r0, r3
 8007d96:	3708      	adds	r7, #8
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bc90      	pop	{r4, r7}
 8007d9c:	4770      	bx	lr
 8007d9e:	bf00      	nop
 8007da0:	20000008 	.word	0x20000008
 8007da4:	10624dd3 	.word	0x10624dd3

08007da8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8007da8:	b490      	push	{r4, r7}
 8007daa:	b082      	sub	sp, #8
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007db0:	4b15      	ldr	r3, [pc, #84]	; (8007e08 <SDMMC_GetCmdResp3+0x60>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	4a15      	ldr	r2, [pc, #84]	; (8007e0c <SDMMC_GetCmdResp3+0x64>)
 8007db6:	fba2 2303 	umull	r2, r3, r2, r3
 8007dba:	0a5b      	lsrs	r3, r3, #9
 8007dbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8007dc0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007dc4:	4623      	mov	r3, r4
 8007dc6:	1e5c      	subs	r4, r3, #1
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d102      	bne.n	8007dd2 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007dcc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007dd0:	e015      	b.n	8007dfe <SDMMC_GetCmdResp3+0x56>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dd6:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d0f2      	beq.n	8007dc4 <SDMMC_GetCmdResp3+0x1c>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007de2:	f003 0304 	and.w	r3, r3, #4
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d004      	beq.n	8007df4 <SDMMC_GetCmdResp3+0x4c>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2204      	movs	r2, #4
 8007dee:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007df0:	2304      	movs	r3, #4
 8007df2:	e004      	b.n	8007dfe <SDMMC_GetCmdResp3+0x56>
  }
  else
 
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007dfa:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007dfc:	2300      	movs	r3, #0
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	3708      	adds	r7, #8
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bc90      	pop	{r4, r7}
 8007e06:	4770      	bx	lr
 8007e08:	20000008 	.word	0x20000008
 8007e0c:	10624dd3 	.word	0x10624dd3

08007e10 <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8007e10:	b590      	push	{r4, r7, lr}
 8007e12:	b087      	sub	sp, #28
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	60f8      	str	r0, [r7, #12]
 8007e18:	460b      	mov	r3, r1
 8007e1a:	607a      	str	r2, [r7, #4]
 8007e1c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007e1e:	4b31      	ldr	r3, [pc, #196]	; (8007ee4 <SDMMC_GetCmdResp6+0xd4>)
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	4a31      	ldr	r2, [pc, #196]	; (8007ee8 <SDMMC_GetCmdResp6+0xd8>)
 8007e24:	fba2 2303 	umull	r2, r3, r2, r3
 8007e28:	0a5b      	lsrs	r3, r3, #9
 8007e2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e2e:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007e32:	4623      	mov	r3, r4
 8007e34:	1e5c      	subs	r4, r3, #1
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d102      	bne.n	8007e40 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007e3a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007e3e:	e04c      	b.n	8007eda <SDMMC_GetCmdResp6+0xca>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e44:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d0f2      	beq.n	8007e32 <SDMMC_GetCmdResp6+0x22>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e50:	f003 0304 	and.w	r3, r3, #4
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d004      	beq.n	8007e62 <SDMMC_GetCmdResp6+0x52>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	2204      	movs	r2, #4
 8007e5c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007e5e:	2304      	movs	r3, #4
 8007e60:	e03b      	b.n	8007eda <SDMMC_GetCmdResp6+0xca>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e66:	f003 0301 	and.w	r3, r3, #1
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d004      	beq.n	8007e78 <SDMMC_GetCmdResp6+0x68>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	2201      	movs	r2, #1
 8007e72:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007e74:	2301      	movs	r3, #1
 8007e76:	e030      	b.n	8007eda <SDMMC_GetCmdResp6+0xca>
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007e78:	68f8      	ldr	r0, [r7, #12]
 8007e7a:	f7ff fba0 	bl	80075be <SDIO_GetCommandResponse>
 8007e7e:	4603      	mov	r3, r0
 8007e80:	461a      	mov	r2, r3
 8007e82:	7afb      	ldrb	r3, [r7, #11]
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d001      	beq.n	8007e8c <SDMMC_GetCmdResp6+0x7c>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007e88:	2301      	movs	r3, #1
 8007e8a:	e026      	b.n	8007eda <SDMMC_GetCmdResp6+0xca>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007e92:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007e94:	2100      	movs	r1, #0
 8007e96:	68f8      	ldr	r0, [r7, #12]
 8007e98:	f7ff fb9e 	bl	80075d8 <SDIO_GetResponse>
 8007e9c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d106      	bne.n	8007eb6 <SDMMC_GetCmdResp6+0xa6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8007ea8:	697b      	ldr	r3, [r7, #20]
 8007eaa:	0c1b      	lsrs	r3, r3, #16
 8007eac:	b29a      	uxth	r2, r3
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	e011      	b.n	8007eda <SDMMC_GetCmdResp6+0xca>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d002      	beq.n	8007ec6 <SDMMC_GetCmdResp6+0xb6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007ec0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007ec4:	e009      	b.n	8007eda <SDMMC_GetCmdResp6+0xca>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d002      	beq.n	8007ed6 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007ed0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007ed4:	e001      	b.n	8007eda <SDMMC_GetCmdResp6+0xca>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007ed6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	371c      	adds	r7, #28
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd90      	pop	{r4, r7, pc}
 8007ee2:	bf00      	nop
 8007ee4:	20000008 	.word	0x20000008
 8007ee8:	10624dd3 	.word	0x10624dd3

08007eec <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8007eec:	b490      	push	{r4, r7}
 8007eee:	b082      	sub	sp, #8
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007ef4:	4b18      	ldr	r3, [pc, #96]	; (8007f58 <SDMMC_GetCmdResp7+0x6c>)
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	4a18      	ldr	r2, [pc, #96]	; (8007f5c <SDMMC_GetCmdResp7+0x70>)
 8007efa:	fba2 2303 	umull	r2, r3, r2, r3
 8007efe:	0a5b      	lsrs	r3, r3, #9
 8007f00:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f04:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007f08:	4623      	mov	r3, r4
 8007f0a:	1e5c      	subs	r4, r3, #1
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d102      	bne.n	8007f16 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007f10:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007f14:	e01a      	b.n	8007f4c <SDMMC_GetCmdResp7+0x60>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f1a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d0f2      	beq.n	8007f08 <SDMMC_GetCmdResp7+0x1c>

  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f26:	f003 0304 	and.w	r3, r3, #4
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d004      	beq.n	8007f38 <SDMMC_GetCmdResp7+0x4c>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2240      	movs	r2, #64	; 0x40
 8007f32:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007f34:	2304      	movs	r3, #4
 8007f36:	e009      	b.n	8007f4c <SDMMC_GetCmdResp7+0x60>
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d002      	beq.n	8007f4a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2240      	movs	r2, #64	; 0x40
 8007f48:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007f4a:	2300      	movs	r3, #0
  
}
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	3708      	adds	r7, #8
 8007f50:	46bd      	mov	sp, r7
 8007f52:	bc90      	pop	{r4, r7}
 8007f54:	4770      	bx	lr
 8007f56:	bf00      	nop
 8007f58:	20000008 	.word	0x20000008
 8007f5c:	10624dd3 	.word	0x10624dd3

08007f60 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007f60:	b480      	push	{r7}
 8007f62:	b087      	sub	sp, #28
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	60f8      	str	r0, [r7, #12]
 8007f68:	60b9      	str	r1, [r7, #8]
 8007f6a:	4613      	mov	r3, r2
 8007f6c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007f6e:	2301      	movs	r3, #1
 8007f70:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8007f72:	2300      	movs	r3, #0
 8007f74:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8007f76:	4b1f      	ldr	r3, [pc, #124]	; (8007ff4 <FATFS_LinkDriverEx+0x94>)
 8007f78:	7a5b      	ldrb	r3, [r3, #9]
 8007f7a:	b2db      	uxtb	r3, r3
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d131      	bne.n	8007fe4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007f80:	4b1c      	ldr	r3, [pc, #112]	; (8007ff4 <FATFS_LinkDriverEx+0x94>)
 8007f82:	7a5b      	ldrb	r3, [r3, #9]
 8007f84:	b2db      	uxtb	r3, r3
 8007f86:	461a      	mov	r2, r3
 8007f88:	4b1a      	ldr	r3, [pc, #104]	; (8007ff4 <FATFS_LinkDriverEx+0x94>)
 8007f8a:	2100      	movs	r1, #0
 8007f8c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8007f8e:	4b19      	ldr	r3, [pc, #100]	; (8007ff4 <FATFS_LinkDriverEx+0x94>)
 8007f90:	7a5b      	ldrb	r3, [r3, #9]
 8007f92:	b2db      	uxtb	r3, r3
 8007f94:	4a17      	ldr	r2, [pc, #92]	; (8007ff4 <FATFS_LinkDriverEx+0x94>)
 8007f96:	009b      	lsls	r3, r3, #2
 8007f98:	4413      	add	r3, r2
 8007f9a:	68fa      	ldr	r2, [r7, #12]
 8007f9c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8007f9e:	4b15      	ldr	r3, [pc, #84]	; (8007ff4 <FATFS_LinkDriverEx+0x94>)
 8007fa0:	7a5b      	ldrb	r3, [r3, #9]
 8007fa2:	b2db      	uxtb	r3, r3
 8007fa4:	461a      	mov	r2, r3
 8007fa6:	4b13      	ldr	r3, [pc, #76]	; (8007ff4 <FATFS_LinkDriverEx+0x94>)
 8007fa8:	4413      	add	r3, r2
 8007faa:	79fa      	ldrb	r2, [r7, #7]
 8007fac:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8007fae:	4b11      	ldr	r3, [pc, #68]	; (8007ff4 <FATFS_LinkDriverEx+0x94>)
 8007fb0:	7a5b      	ldrb	r3, [r3, #9]
 8007fb2:	b2db      	uxtb	r3, r3
 8007fb4:	1c5a      	adds	r2, r3, #1
 8007fb6:	b2d1      	uxtb	r1, r2
 8007fb8:	4a0e      	ldr	r2, [pc, #56]	; (8007ff4 <FATFS_LinkDriverEx+0x94>)
 8007fba:	7251      	strb	r1, [r2, #9]
 8007fbc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8007fbe:	7dbb      	ldrb	r3, [r7, #22]
 8007fc0:	3330      	adds	r3, #48	; 0x30
 8007fc2:	b2da      	uxtb	r2, r3
 8007fc4:	68bb      	ldr	r3, [r7, #8]
 8007fc6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	3301      	adds	r3, #1
 8007fcc:	223a      	movs	r2, #58	; 0x3a
 8007fce:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8007fd0:	68bb      	ldr	r3, [r7, #8]
 8007fd2:	3302      	adds	r3, #2
 8007fd4:	222f      	movs	r2, #47	; 0x2f
 8007fd6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	3303      	adds	r3, #3
 8007fdc:	2200      	movs	r2, #0
 8007fde:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8007fe4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	371c      	adds	r7, #28
 8007fea:	46bd      	mov	sp, r7
 8007fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff0:	4770      	bx	lr
 8007ff2:	bf00      	nop
 8007ff4:	20000090 	.word	0x20000090

08007ff8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b082      	sub	sp, #8
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
 8008000:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008002:	2200      	movs	r2, #0
 8008004:	6839      	ldr	r1, [r7, #0]
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	f7ff ffaa 	bl	8007f60 <FATFS_LinkDriverEx>
 800800c:	4603      	mov	r3, r0
}
 800800e:	4618      	mov	r0, r3
 8008010:	3708      	adds	r7, #8
 8008012:	46bd      	mov	sp, r7
 8008014:	bd80      	pop	{r7, pc}

08008016 <readBMP>:


// This function is to read N 20bits data. (N should usually equal 2, pressure + temperature)
// Takes the register, the pointer to the data (signed int), the number of 20 bits data N, the CS Port and pin, as well as the SPI port.
void readBMP(int32_t *data, uint8_t Number, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8008016:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800801a:	b089      	sub	sp, #36	; 0x24
 800801c:	af00      	add	r7, sp, #0
 800801e:	60f8      	str	r0, [r7, #12]
 8008020:	607a      	str	r2, [r7, #4]
 8008022:	461a      	mov	r2, r3
 8008024:	460b      	mov	r3, r1
 8008026:	72fb      	strb	r3, [r7, #11]
 8008028:	4613      	mov	r3, r2
 800802a:	813b      	strh	r3, [r7, #8]
 800802c:	466b      	mov	r3, sp
 800802e:	461e      	mov	r6, r3
	uint16_t Size = 1 + 3*Number;
 8008030:	7afb      	ldrb	r3, [r7, #11]
 8008032:	b29b      	uxth	r3, r3
 8008034:	461a      	mov	r2, r3
 8008036:	0052      	lsls	r2, r2, #1
 8008038:	4413      	add	r3, r2
 800803a:	b29b      	uxth	r3, r3
 800803c:	3301      	adds	r3, #1
 800803e:	837b      	strh	r3, [r7, #26]
	uint8_t dataRead[Size];
 8008040:	8b79      	ldrh	r1, [r7, #26]
 8008042:	460b      	mov	r3, r1
 8008044:	3b01      	subs	r3, #1
 8008046:	617b      	str	r3, [r7, #20]
 8008048:	b28a      	uxth	r2, r1
 800804a:	f04f 0300 	mov.w	r3, #0
 800804e:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8008052:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 8008056:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800805a:	b28a      	uxth	r2, r1
 800805c:	f04f 0300 	mov.w	r3, #0
 8008060:	00dd      	lsls	r5, r3, #3
 8008062:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008066:	00d4      	lsls	r4, r2, #3
 8008068:	460b      	mov	r3, r1
 800806a:	3307      	adds	r3, #7
 800806c:	08db      	lsrs	r3, r3, #3
 800806e:	00db      	lsls	r3, r3, #3
 8008070:	ebad 0d03 	sub.w	sp, sp, r3
 8008074:	466b      	mov	r3, sp
 8008076:	3300      	adds	r3, #0
 8008078:	613b      	str	r3, [r7, #16]
	dataRead[0] = BMP280_DATA_REG | 0x80; 		//for a read command MSB should be 1
 800807a:	693b      	ldr	r3, [r7, #16]
 800807c:	22f7      	movs	r2, #247	; 0xf7
 800807e:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8008080:	893b      	ldrh	r3, [r7, #8]
 8008082:	2200      	movs	r2, #0
 8008084:	4619      	mov	r1, r3
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f7fa faf6 	bl	8002678 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, (uint8_t*)&dataRead, Size, 2);
 800808c:	6939      	ldr	r1, [r7, #16]
 800808e:	8b7a      	ldrh	r2, [r7, #26]
 8008090:	2302      	movs	r3, #2
 8008092:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8008094:	f7fd fe3b 	bl	8005d0e <HAL_SPI_Receive>
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8008098:	893b      	ldrh	r3, [r7, #8]
 800809a:	2201      	movs	r2, #1
 800809c:	4619      	mov	r1, r3
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f7fa faea 	bl	8002678 <HAL_GPIO_WritePin>

	for(uint32_t i=0;i<Number;i++){
 80080a4:	2300      	movs	r3, #0
 80080a6:	61fb      	str	r3, [r7, #28]
 80080a8:	e01f      	b.n	80080ea <readBMP+0xd4>
		*data++ = dataRead[1+3*i]<<12 | dataRead[2+3*i]<<4 | dataRead[3+3*i]; //signed int, 20 bit format !
 80080aa:	68fa      	ldr	r2, [r7, #12]
 80080ac:	1d13      	adds	r3, r2, #4
 80080ae:	60fb      	str	r3, [r7, #12]
 80080b0:	69f9      	ldr	r1, [r7, #28]
 80080b2:	460b      	mov	r3, r1
 80080b4:	005b      	lsls	r3, r3, #1
 80080b6:	440b      	add	r3, r1
 80080b8:	3301      	adds	r3, #1
 80080ba:	6939      	ldr	r1, [r7, #16]
 80080bc:	5ccb      	ldrb	r3, [r1, r3]
 80080be:	0318      	lsls	r0, r3, #12
 80080c0:	69f9      	ldr	r1, [r7, #28]
 80080c2:	460b      	mov	r3, r1
 80080c4:	005b      	lsls	r3, r3, #1
 80080c6:	440b      	add	r3, r1
 80080c8:	3302      	adds	r3, #2
 80080ca:	6939      	ldr	r1, [r7, #16]
 80080cc:	5ccb      	ldrb	r3, [r1, r3]
 80080ce:	011b      	lsls	r3, r3, #4
 80080d0:	4318      	orrs	r0, r3
 80080d2:	69fb      	ldr	r3, [r7, #28]
 80080d4:	1c59      	adds	r1, r3, #1
 80080d6:	460b      	mov	r3, r1
 80080d8:	005b      	lsls	r3, r3, #1
 80080da:	440b      	add	r3, r1
 80080dc:	6939      	ldr	r1, [r7, #16]
 80080de:	5ccb      	ldrb	r3, [r1, r3]
 80080e0:	4303      	orrs	r3, r0
 80080e2:	6013      	str	r3, [r2, #0]
	for(uint32_t i=0;i<Number;i++){
 80080e4:	69fb      	ldr	r3, [r7, #28]
 80080e6:	3301      	adds	r3, #1
 80080e8:	61fb      	str	r3, [r7, #28]
 80080ea:	7afa      	ldrb	r2, [r7, #11]
 80080ec:	69fb      	ldr	r3, [r7, #28]
 80080ee:	429a      	cmp	r2, r3
 80080f0:	d8db      	bhi.n	80080aa <readBMP+0x94>
 80080f2:	46b5      	mov	sp, r6
	}
}
 80080f4:	bf00      	nop
 80080f6:	3724      	adds	r7, #36	; 0x24
 80080f8:	46bd      	mov	sp, r7
 80080fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080080fe <read16BMP>:


//Fct to read short uint16_t with LSB in the first position (for reading calibration parameters)
uint16_t read16BMP(uint8_t registerAdress, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 80080fe:	b580      	push	{r7, lr}
 8008100:	b086      	sub	sp, #24
 8008102:	af00      	add	r7, sp, #0
 8008104:	60b9      	str	r1, [r7, #8]
 8008106:	607b      	str	r3, [r7, #4]
 8008108:	4603      	mov	r3, r0
 800810a:	73fb      	strb	r3, [r7, #15]
 800810c:	4613      	mov	r3, r2
 800810e:	81bb      	strh	r3, [r7, #12]
	uint16_t data = 0;
 8008110:	2300      	movs	r3, #0
 8008112:	82fb      	strh	r3, [r7, #22]
	uint16_t Size = 3;
 8008114:	2303      	movs	r3, #3
 8008116:	82bb      	strh	r3, [r7, #20]
	uint8_t dataRead[3] = {0};
 8008118:	f107 0310 	add.w	r3, r7, #16
 800811c:	2100      	movs	r1, #0
 800811e:	460a      	mov	r2, r1
 8008120:	801a      	strh	r2, [r3, #0]
 8008122:	460a      	mov	r2, r1
 8008124:	709a      	strb	r2, [r3, #2]
	dataRead[0] = registerAdress | 0x80; 	//for a read command MSB should be 1
 8008126:	7bfb      	ldrb	r3, [r7, #15]
 8008128:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800812c:	b2db      	uxtb	r3, r3
 800812e:	743b      	strb	r3, [r7, #16]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8008130:	89bb      	ldrh	r3, [r7, #12]
 8008132:	2200      	movs	r2, #0
 8008134:	4619      	mov	r1, r3
 8008136:	68b8      	ldr	r0, [r7, #8]
 8008138:	f7fa fa9e 	bl	8002678 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, (uint8_t*)&dataRead, Size, 10);
 800813c:	8aba      	ldrh	r2, [r7, #20]
 800813e:	f107 0110 	add.w	r1, r7, #16
 8008142:	230a      	movs	r3, #10
 8008144:	6878      	ldr	r0, [r7, #4]
 8008146:	f7fd fde2 	bl	8005d0e <HAL_SPI_Receive>
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 800814a:	89bb      	ldrh	r3, [r7, #12]
 800814c:	2201      	movs	r2, #1
 800814e:	4619      	mov	r1, r3
 8008150:	68b8      	ldr	r0, [r7, #8]
 8008152:	f7fa fa91 	bl	8002678 <HAL_GPIO_WritePin>

	data = dataRead[2]<<8 | dataRead[1]; 	//WARNING, unusual : MSB in the second position
 8008156:	7cbb      	ldrb	r3, [r7, #18]
 8008158:	021b      	lsls	r3, r3, #8
 800815a:	b21a      	sxth	r2, r3
 800815c:	7c7b      	ldrb	r3, [r7, #17]
 800815e:	b21b      	sxth	r3, r3
 8008160:	4313      	orrs	r3, r2
 8008162:	b21b      	sxth	r3, r3
 8008164:	82fb      	strh	r3, [r7, #22]
	return data;
 8008166:	8afb      	ldrh	r3, [r7, #22]
}
 8008168:	4618      	mov	r0, r3
 800816a:	3718      	adds	r7, #24
 800816c:	46bd      	mov	sp, r7
 800816e:	bd80      	pop	{r7, pc}

08008170 <readParamBmp>:


//This function is to read the calibration parameters from the BMP memory
void readParamBmp(param *bmp, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8008170:	b580      	push	{r7, lr}
 8008172:	b084      	sub	sp, #16
 8008174:	af00      	add	r7, sp, #0
 8008176:	60f8      	str	r0, [r7, #12]
 8008178:	60b9      	str	r1, [r7, #8]
 800817a:	603b      	str	r3, [r7, #0]
 800817c:	4613      	mov	r3, r2
 800817e:	80fb      	strh	r3, [r7, #6]
	bmp->T1 = (uint16_t) read16BMP(0x08, NSS_GPIO_Port, NSS_Pin, hspiN); 	//0x88, 0x08 since MSB added by the reading fct
 8008180:	88fa      	ldrh	r2, [r7, #6]
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	68b9      	ldr	r1, [r7, #8]
 8008186:	2008      	movs	r0, #8
 8008188:	f7ff ffb9 	bl	80080fe <read16BMP>
 800818c:	4603      	mov	r3, r0
 800818e:	461a      	mov	r2, r3
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	801a      	strh	r2, [r3, #0]
	bmp->T2 = (int16_t) read16BMP(0x0A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8A
 8008194:	88fa      	ldrh	r2, [r7, #6]
 8008196:	683b      	ldr	r3, [r7, #0]
 8008198:	68b9      	ldr	r1, [r7, #8]
 800819a:	200a      	movs	r0, #10
 800819c:	f7ff ffaf 	bl	80080fe <read16BMP>
 80081a0:	4603      	mov	r3, r0
 80081a2:	b21a      	sxth	r2, r3
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	809a      	strh	r2, [r3, #4]
	bmp->T3 = (int16_t) read16BMP(0x0C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8C
 80081a8:	88fa      	ldrh	r2, [r7, #6]
 80081aa:	683b      	ldr	r3, [r7, #0]
 80081ac:	68b9      	ldr	r1, [r7, #8]
 80081ae:	200c      	movs	r0, #12
 80081b0:	f7ff ffa5 	bl	80080fe <read16BMP>
 80081b4:	4603      	mov	r3, r0
 80081b6:	b21a      	sxth	r2, r3
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	80da      	strh	r2, [r3, #6]
	bmp->P1 = (uint16_t) read16BMP(0x0E, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8E
 80081bc:	88fa      	ldrh	r2, [r7, #6]
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	68b9      	ldr	r1, [r7, #8]
 80081c2:	200e      	movs	r0, #14
 80081c4:	f7ff ff9b 	bl	80080fe <read16BMP>
 80081c8:	4603      	mov	r3, r0
 80081ca:	461a      	mov	r2, r3
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	805a      	strh	r2, [r3, #2]
	bmp->P2 = (int16_t) read16BMP(0x10, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x90
 80081d0:	88fa      	ldrh	r2, [r7, #6]
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	68b9      	ldr	r1, [r7, #8]
 80081d6:	2010      	movs	r0, #16
 80081d8:	f7ff ff91 	bl	80080fe <read16BMP>
 80081dc:	4603      	mov	r3, r0
 80081de:	b21a      	sxth	r2, r3
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	811a      	strh	r2, [r3, #8]
	bmp->P3 = (int16_t) read16BMP(0x12, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x92
 80081e4:	88fa      	ldrh	r2, [r7, #6]
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	68b9      	ldr	r1, [r7, #8]
 80081ea:	2012      	movs	r0, #18
 80081ec:	f7ff ff87 	bl	80080fe <read16BMP>
 80081f0:	4603      	mov	r3, r0
 80081f2:	b21a      	sxth	r2, r3
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	815a      	strh	r2, [r3, #10]
	bmp->P4 = (int16_t) read16BMP(0x14, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x94
 80081f8:	88fa      	ldrh	r2, [r7, #6]
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	68b9      	ldr	r1, [r7, #8]
 80081fe:	2014      	movs	r0, #20
 8008200:	f7ff ff7d 	bl	80080fe <read16BMP>
 8008204:	4603      	mov	r3, r0
 8008206:	b21a      	sxth	r2, r3
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	819a      	strh	r2, [r3, #12]
	bmp->P5 = (int16_t) read16BMP(0x16, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x96
 800820c:	88fa      	ldrh	r2, [r7, #6]
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	68b9      	ldr	r1, [r7, #8]
 8008212:	2016      	movs	r0, #22
 8008214:	f7ff ff73 	bl	80080fe <read16BMP>
 8008218:	4603      	mov	r3, r0
 800821a:	b21a      	sxth	r2, r3
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	81da      	strh	r2, [r3, #14]
	bmp->P6 = (int16_t) read16BMP(0x18, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x98
 8008220:	88fa      	ldrh	r2, [r7, #6]
 8008222:	683b      	ldr	r3, [r7, #0]
 8008224:	68b9      	ldr	r1, [r7, #8]
 8008226:	2018      	movs	r0, #24
 8008228:	f7ff ff69 	bl	80080fe <read16BMP>
 800822c:	4603      	mov	r3, r0
 800822e:	b21a      	sxth	r2, r3
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	821a      	strh	r2, [r3, #16]
	bmp->P7 = (int16_t) read16BMP(0x1A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9A
 8008234:	88fa      	ldrh	r2, [r7, #6]
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	68b9      	ldr	r1, [r7, #8]
 800823a:	201a      	movs	r0, #26
 800823c:	f7ff ff5f 	bl	80080fe <read16BMP>
 8008240:	4603      	mov	r3, r0
 8008242:	b21a      	sxth	r2, r3
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	825a      	strh	r2, [r3, #18]
	bmp->P8 = (int16_t) read16BMP(0x1C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9C
 8008248:	88fa      	ldrh	r2, [r7, #6]
 800824a:	683b      	ldr	r3, [r7, #0]
 800824c:	68b9      	ldr	r1, [r7, #8]
 800824e:	201c      	movs	r0, #28
 8008250:	f7ff ff55 	bl	80080fe <read16BMP>
 8008254:	4603      	mov	r3, r0
 8008256:	b21a      	sxth	r2, r3
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	829a      	strh	r2, [r3, #20]
	bmp->P9 = (int16_t) read16BMP(0x1E, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9E
 800825c:	88fa      	ldrh	r2, [r7, #6]
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	68b9      	ldr	r1, [r7, #8]
 8008262:	201e      	movs	r0, #30
 8008264:	f7ff ff4b 	bl	80080fe <read16BMP>
 8008268:	4603      	mov	r3, r0
 800826a:	b21a      	sxth	r2, r3
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	82da      	strh	r2, [r3, #22]
}
 8008270:	bf00      	nop
 8008272:	3710      	adds	r7, #16
 8008274:	46bd      	mov	sp, r7
 8008276:	bd80      	pop	{r7, pc}

08008278 <initBMP>:


// Initialize the BMP sensors, take NSS pin and port and SPI port.
// Return 1 is successful, 0 otherwise
uint32_t initBMP(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b088      	sub	sp, #32
 800827c:	af02      	add	r7, sp, #8
 800827e:	60f8      	str	r0, [r7, #12]
 8008280:	460b      	mov	r3, r1
 8008282:	607a      	str	r2, [r7, #4]
 8008284:	817b      	strh	r3, [r7, #10]
	uint32_t verif = 0;
 8008286:	2300      	movs	r3, #0
 8008288:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 800828a:	2300      	movs	r3, #0
 800828c:	74fb      	strb	r3, [r7, #19]

	read8(BMP280_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 800828e:	897a      	ldrh	r2, [r7, #10]
 8008290:	f107 0113 	add.w	r1, r7, #19
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	9300      	str	r3, [sp, #0]
 8008298:	4613      	mov	r3, r2
 800829a:	68fa      	ldr	r2, [r7, #12]
 800829c:	20d0      	movs	r0, #208	; 0xd0
 800829e:	f001 ff9d 	bl	800a1dc <read8>
	if(dataRead == BMP280_ID){verif = 1;}
 80082a2:	7cfb      	ldrb	r3, [r7, #19]
 80082a4:	2b58      	cmp	r3, #88	; 0x58
 80082a6:	d101      	bne.n	80082ac <initBMP+0x34>
 80082a8:	2301      	movs	r3, #1
 80082aa:	617b      	str	r3, [r7, #20]

	write8(BMP280_RESET_REG, BMP280_RESET_CMD, NSS_GPIO_Port, NSS_Pin, hspiN);
 80082ac:	897a      	ldrh	r2, [r7, #10]
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	9300      	str	r3, [sp, #0]
 80082b2:	4613      	mov	r3, r2
 80082b4:	68fa      	ldr	r2, [r7, #12]
 80082b6:	21b6      	movs	r1, #182	; 0xb6
 80082b8:	20e0      	movs	r0, #224	; 0xe0
 80082ba:	f001 ff50 	bl	800a15e <write8>
	HAL_Delay(10);
 80082be:	200a      	movs	r0, #10
 80082c0:	f7f8 fea4 	bl	800100c <HAL_Delay>
	if(write8(BMP280_CTRL_MEAS, BMP280_OVERSAMPL_TEMP | BMP280_OVERSAMPL_PRESS | BMP280_MODE_NORMAL, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80082c4:	897a      	ldrh	r2, [r7, #10]
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	9300      	str	r3, [sp, #0]
 80082ca:	4613      	mov	r3, r2
 80082cc:	68fa      	ldr	r2, [r7, #12]
 80082ce:	2133      	movs	r1, #51	; 0x33
 80082d0:	2074      	movs	r0, #116	; 0x74
 80082d2:	f001 ff44 	bl	800a15e <write8>
 80082d6:	4603      	mov	r3, r0
 80082d8:	2b01      	cmp	r3, #1
 80082da:	d001      	beq.n	80082e0 <initBMP+0x68>
 80082dc:	2300      	movs	r3, #0
 80082de:	617b      	str	r3, [r7, #20]
	if(write8(BMP280_CONFIG, BMP280_TSB_05 | BMP280_IRR_8 | BMP280_EN_SPI3, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80082e0:	897a      	ldrh	r2, [r7, #10]
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	9300      	str	r3, [sp, #0]
 80082e6:	4613      	mov	r3, r2
 80082e8:	68fa      	ldr	r2, [r7, #12]
 80082ea:	210c      	movs	r1, #12
 80082ec:	2075      	movs	r0, #117	; 0x75
 80082ee:	f001 ff36 	bl	800a15e <write8>
 80082f2:	4603      	mov	r3, r0
 80082f4:	2b01      	cmp	r3, #1
 80082f6:	d001      	beq.n	80082fc <initBMP+0x84>
 80082f8:	2300      	movs	r3, #0
 80082fa:	617b      	str	r3, [r7, #20]

	return verif;
 80082fc:	697b      	ldr	r3, [r7, #20]
}
 80082fe:	4618      	mov	r0, r3
 8008300:	3718      	adds	r7, #24
 8008302:	46bd      	mov	sp, r7
 8008304:	bd80      	pop	{r7, pc}

08008306 <bmpCompensate>:

// Compensate the raw reading adc_T and adc_P from the baro
// T is given with a resolution of 0.01DegC, ie "5123" = 51.23C
// divide p value to get the pressure in Pa. "24674867" = 24674867/256 = 96386.2 Pa
void bmpCompensate(int32_t bmpRaw[2], int32_t *bmpCompensated, param Bmp)
{
 8008306:	b082      	sub	sp, #8
 8008308:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800830c:	b0a6      	sub	sp, #152	; 0x98
 800830e:	af00      	add	r7, sp, #0
 8008310:	66f8      	str	r0, [r7, #108]	; 0x6c
 8008312:	66b9      	str	r1, [r7, #104]	; 0x68
 8008314:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8008318:	e881 000c 	stmia.w	r1, {r2, r3}
	int32_t t_fine;
	int32_t var1, var2, T;
	var1 = ((((bmpRaw[1]>>3) - ((int32_t)Bmp.T1<<1))) * ((int32_t)Bmp.T2)) >> 11;
 800831c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800831e:	3304      	adds	r3, #4
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	10da      	asrs	r2, r3, #3
 8008324:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8008328:	005b      	lsls	r3, r3, #1
 800832a:	1ad2      	subs	r2, r2, r3
 800832c:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	; 0xbc
 8008330:	fb03 f302 	mul.w	r3, r3, r2
 8008334:	12db      	asrs	r3, r3, #11
 8008336:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	var2 = (((((bmpRaw[1]>>4) - ((int32_t)Bmp.T1)) * ((bmpRaw[1]>>4) - ((int32_t)Bmp.T1))) >> 12) * ((int32_t)Bmp.T3)) >> 14;
 800833a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800833c:	3304      	adds	r3, #4
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	111a      	asrs	r2, r3, #4
 8008342:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8008346:	1ad1      	subs	r1, r2, r3
 8008348:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800834a:	3304      	adds	r3, #4
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	111a      	asrs	r2, r3, #4
 8008350:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8008354:	1ad3      	subs	r3, r2, r3
 8008356:	fb03 f301 	mul.w	r3, r3, r1
 800835a:	131a      	asrs	r2, r3, #12
 800835c:	f9b7 30be 	ldrsh.w	r3, [r7, #190]	; 0xbe
 8008360:	fb03 f302 	mul.w	r3, r3, r2
 8008364:	139b      	asrs	r3, r3, #14
 8008366:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	t_fine = var1 + var2;
 800836a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800836e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008372:	4413      	add	r3, r2
 8008374:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	T = (t_fine * 5 +128) >> 8;
 8008378:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800837c:	4613      	mov	r3, r2
 800837e:	009b      	lsls	r3, r3, #2
 8008380:	4413      	add	r3, r2
 8008382:	3380      	adds	r3, #128	; 0x80
 8008384:	121b      	asrs	r3, r3, #8
 8008386:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	*bmpCompensated++ = T;
 800838a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800838c:	1d13      	adds	r3, r2, #4
 800838e:	66bb      	str	r3, [r7, #104]	; 0x68
 8008390:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008394:	6013      	str	r3, [r2, #0]

	int64_t var11, var22, p;
	var11 = ((int64_t)t_fine) - 128000;
 8008396:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800839a:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800839e:	f5b3 33fa 	subs.w	r3, r3, #128000	; 0x1f400
 80083a2:	f144 34ff 	adc.w	r4, r4, #4294967295
 80083a6:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	var22 = var11 * var11 * (int64_t)Bmp.P6;
 80083aa:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80083ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80083b2:	fb03 f102 	mul.w	r1, r3, r2
 80083b6:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80083ba:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80083be:	fb03 f302 	mul.w	r3, r3, r2
 80083c2:	18cc      	adds	r4, r1, r3
 80083c4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80083c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80083cc:	fba2 0103 	umull	r0, r1, r2, r3
 80083d0:	1863      	adds	r3, r4, r1
 80083d2:	4619      	mov	r1, r3
 80083d4:	f9b7 30c8 	ldrsh.w	r3, [r7, #200]	; 0xc8
 80083d8:	b21b      	sxth	r3, r3
 80083da:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80083de:	fb03 f501 	mul.w	r5, r3, r1
 80083e2:	fb00 f204 	mul.w	r2, r0, r4
 80083e6:	442a      	add	r2, r5
 80083e8:	fba0 3403 	umull	r3, r4, r0, r3
 80083ec:	4422      	add	r2, r4
 80083ee:	4614      	mov	r4, r2
 80083f0:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
 80083f4:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	var22 = var22 + ((var11*(int64_t)Bmp.P5)<<17);
 80083f8:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 80083fc:	b21b      	sxth	r3, r3
 80083fe:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8008402:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008406:	fb04 f102 	mul.w	r1, r4, r2
 800840a:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800840e:	fb03 f202 	mul.w	r2, r3, r2
 8008412:	4411      	add	r1, r2
 8008414:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008418:	fba2 3403 	umull	r3, r4, r2, r3
 800841c:	190a      	adds	r2, r1, r4
 800841e:	4614      	mov	r4, r2
 8008420:	ea4f 4944 	mov.w	r9, r4, lsl #17
 8008424:	ea49 39d3 	orr.w	r9, r9, r3, lsr #15
 8008428:	ea4f 4843 	mov.w	r8, r3, lsl #17
 800842c:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8008430:	eb13 0308 	adds.w	r3, r3, r8
 8008434:	eb44 0409 	adc.w	r4, r4, r9
 8008438:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	var22 = var22 + (((int64_t)Bmp.P4)<<35);
 800843c:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	; 0xc4
 8008440:	b21b      	sxth	r3, r3
 8008442:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8008446:	00db      	lsls	r3, r3, #3
 8008448:	60fb      	str	r3, [r7, #12]
 800844a:	2300      	movs	r3, #0
 800844c:	60bb      	str	r3, [r7, #8]
 800844e:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8008452:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008456:	18c9      	adds	r1, r1, r3
 8008458:	eb42 0204 	adc.w	r2, r2, r4
 800845c:	460b      	mov	r3, r1
 800845e:	4614      	mov	r4, r2
 8008460:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	var11 = ((var11 * var11 * (int64_t)Bmp.P3)>>8) + ((var11 * (int64_t)Bmp.P2)<<12);
 8008464:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8008468:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800846c:	fb03 f102 	mul.w	r1, r3, r2
 8008470:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8008474:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008478:	fb03 f302 	mul.w	r3, r3, r2
 800847c:	18cc      	adds	r4, r1, r3
 800847e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008482:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008486:	fba2 0103 	umull	r0, r1, r2, r3
 800848a:	1863      	adds	r3, r4, r1
 800848c:	4619      	mov	r1, r3
 800848e:	f9b7 30c2 	ldrsh.w	r3, [r7, #194]	; 0xc2
 8008492:	b21b      	sxth	r3, r3
 8008494:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8008498:	fb03 f501 	mul.w	r5, r3, r1
 800849c:	fb00 f204 	mul.w	r2, r0, r4
 80084a0:	442a      	add	r2, r5
 80084a2:	fba0 3403 	umull	r3, r4, r0, r3
 80084a6:	4422      	add	r2, r4
 80084a8:	4614      	mov	r4, r2
 80084aa:	0a1a      	lsrs	r2, r3, #8
 80084ac:	663a      	str	r2, [r7, #96]	; 0x60
 80084ae:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80084b0:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 80084b4:	663a      	str	r2, [r7, #96]	; 0x60
 80084b6:	1223      	asrs	r3, r4, #8
 80084b8:	667b      	str	r3, [r7, #100]	; 0x64
 80084ba:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	; 0xc0
 80084be:	b21b      	sxth	r3, r3
 80084c0:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80084c4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80084c8:	fb04 f102 	mul.w	r1, r4, r2
 80084cc:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80084d0:	fb03 f202 	mul.w	r2, r3, r2
 80084d4:	4411      	add	r1, r2
 80084d6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80084da:	fba2 3403 	umull	r3, r4, r2, r3
 80084de:	190a      	adds	r2, r1, r4
 80084e0:	4614      	mov	r4, r2
 80084e2:	0322      	lsls	r2, r4, #12
 80084e4:	65fa      	str	r2, [r7, #92]	; 0x5c
 80084e6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80084e8:	ea42 5213 	orr.w	r2, r2, r3, lsr #20
 80084ec:	65fa      	str	r2, [r7, #92]	; 0x5c
 80084ee:	031b      	lsls	r3, r3, #12
 80084f0:	65bb      	str	r3, [r7, #88]	; 0x58
 80084f2:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 80084f6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 80084fa:	185b      	adds	r3, r3, r1
 80084fc:	eb44 0402 	adc.w	r4, r4, r2
 8008500:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	var11 = (((((int64_t)1)<<47)+var11))*((int64_t)Bmp.P1)>>33;
 8008504:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 8008508:	1c19      	adds	r1, r3, #0
 800850a:	f544 4200 	adc.w	r2, r4, #32768	; 0x8000
 800850e:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 8008512:	b29b      	uxth	r3, r3
 8008514:	f04f 0400 	mov.w	r4, #0
 8008518:	fb03 f502 	mul.w	r5, r3, r2
 800851c:	fb01 f004 	mul.w	r0, r1, r4
 8008520:	4428      	add	r0, r5
 8008522:	fba1 3403 	umull	r3, r4, r1, r3
 8008526:	1902      	adds	r2, r0, r4
 8008528:	4614      	mov	r4, r2
 800852a:	1062      	asrs	r2, r4, #1
 800852c:	603a      	str	r2, [r7, #0]
 800852e:	17e3      	asrs	r3, r4, #31
 8008530:	607b      	str	r3, [r7, #4]
 8008532:	e897 0018 	ldmia.w	r7, {r3, r4}
 8008536:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	if(var1==0){
 800853a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800853e:	2b00      	cmp	r3, #0
 8008540:	d103      	bne.n	800854a <bmpCompensate+0x244>
		*bmpCompensated = (uint32_t) 0;
 8008542:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008544:	2200      	movs	r2, #0
 8008546:	601a      	str	r2, [r3, #0]
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
		p = ((p + var11 + var22) >> 8) + (((int64_t)Bmp.P7)<<4);
		*bmpCompensated = (uint32_t) p;
	}
}
 8008548:	e0d9      	b.n	80086fe <bmpCompensate+0x3f8>
		p = 1048576-bmpRaw[0];
 800854a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8008552:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8008556:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		p = (((p<<31)-var22)*3125)/var11;
 800855a:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 800855e:	07e2      	lsls	r2, r4, #31
 8008560:	657a      	str	r2, [r7, #84]	; 0x54
 8008562:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008564:	ea42 0253 	orr.w	r2, r2, r3, lsr #1
 8008568:	657a      	str	r2, [r7, #84]	; 0x54
 800856a:	07db      	lsls	r3, r3, #31
 800856c:	653b      	str	r3, [r7, #80]	; 0x50
 800856e:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8008572:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8008576:	1ac9      	subs	r1, r1, r3
 8008578:	eb62 0204 	sbc.w	r2, r2, r4
 800857c:	460b      	mov	r3, r1
 800857e:	4614      	mov	r4, r2
 8008580:	18db      	adds	r3, r3, r3
 8008582:	eb44 0404 	adc.w	r4, r4, r4
 8008586:	185b      	adds	r3, r3, r1
 8008588:	eb44 0402 	adc.w	r4, r4, r2
 800858c:	01a0      	lsls	r0, r4, #6
 800858e:	6378      	str	r0, [r7, #52]	; 0x34
 8008590:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8008592:	ea40 6093 	orr.w	r0, r0, r3, lsr #26
 8008596:	6378      	str	r0, [r7, #52]	; 0x34
 8008598:	0198      	lsls	r0, r3, #6
 800859a:	6338      	str	r0, [r7, #48]	; 0x30
 800859c:	e9d7 890c 	ldrd	r8, r9, [r7, #48]	; 0x30
 80085a0:	eb18 0803 	adds.w	r8, r8, r3
 80085a4:	eb49 0904 	adc.w	r9, r9, r4
 80085a8:	4643      	mov	r3, r8
 80085aa:	464c      	mov	r4, r9
 80085ac:	00a0      	lsls	r0, r4, #2
 80085ae:	62f8      	str	r0, [r7, #44]	; 0x2c
 80085b0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80085b2:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 80085b6:	62f8      	str	r0, [r7, #44]	; 0x2c
 80085b8:	009b      	lsls	r3, r3, #2
 80085ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80085bc:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 80085c0:	185b      	adds	r3, r3, r1
 80085c2:	eb44 0402 	adc.w	r4, r4, r2
 80085c6:	00a0      	lsls	r0, r4, #2
 80085c8:	6278      	str	r0, [r7, #36]	; 0x24
 80085ca:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80085cc:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 80085d0:	6278      	str	r0, [r7, #36]	; 0x24
 80085d2:	009b      	lsls	r3, r3, #2
 80085d4:	623b      	str	r3, [r7, #32]
 80085d6:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80085da:	eb13 0801 	adds.w	r8, r3, r1
 80085de:	eb44 0902 	adc.w	r9, r4, r2
 80085e2:	4640      	mov	r0, r8
 80085e4:	4649      	mov	r1, r9
 80085e6:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80085ea:	f7f8 fac5 	bl	8000b78 <__aeabi_ldivmod>
 80085ee:	4603      	mov	r3, r0
 80085f0:	460c      	mov	r4, r1
 80085f2:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
 80085f6:	f9b7 30ce 	ldrsh.w	r3, [r7, #206]	; 0xce
 80085fa:	b218      	sxth	r0, r3
 80085fc:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8008600:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 8008604:	0b5a      	lsrs	r2, r3, #13
 8008606:	64ba      	str	r2, [r7, #72]	; 0x48
 8008608:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800860a:	ea42 42c4 	orr.w	r2, r2, r4, lsl #19
 800860e:	64ba      	str	r2, [r7, #72]	; 0x48
 8008610:	1363      	asrs	r3, r4, #13
 8008612:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008614:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8008618:	4623      	mov	r3, r4
 800861a:	fb03 f201 	mul.w	r2, r3, r1
 800861e:	462b      	mov	r3, r5
 8008620:	fb00 f303 	mul.w	r3, r0, r3
 8008624:	441a      	add	r2, r3
 8008626:	4623      	mov	r3, r4
 8008628:	fba0 3403 	umull	r3, r4, r0, r3
 800862c:	4422      	add	r2, r4
 800862e:	4614      	mov	r4, r2
 8008630:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8008634:	ea4f 3a51 	mov.w	sl, r1, lsr #13
 8008638:	ea4a 4ac2 	orr.w	sl, sl, r2, lsl #19
 800863c:	ea4f 3b62 	mov.w	fp, r2, asr #13
 8008640:	fb0a f104 	mul.w	r1, sl, r4
 8008644:	fb03 f20b 	mul.w	r2, r3, fp
 8008648:	440a      	add	r2, r1
 800864a:	fba3 340a 	umull	r3, r4, r3, sl
 800864e:	4422      	add	r2, r4
 8008650:	4614      	mov	r4, r2
 8008652:	0e5a      	lsrs	r2, r3, #25
 8008654:	61ba      	str	r2, [r7, #24]
 8008656:	69ba      	ldr	r2, [r7, #24]
 8008658:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 800865c:	61ba      	str	r2, [r7, #24]
 800865e:	1663      	asrs	r3, r4, #25
 8008660:	61fb      	str	r3, [r7, #28]
 8008662:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8008666:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
 800866a:	f9b7 30cc 	ldrsh.w	r3, [r7, #204]	; 0xcc
 800866e:	b21b      	sxth	r3, r3
 8008670:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8008674:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8008676:	fb04 f102 	mul.w	r1, r4, r2
 800867a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800867c:	fb03 f202 	mul.w	r2, r3, r2
 8008680:	440a      	add	r2, r1
 8008682:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8008684:	fba1 3403 	umull	r3, r4, r1, r3
 8008688:	4422      	add	r2, r4
 800868a:	4614      	mov	r4, r2
 800868c:	0cda      	lsrs	r2, r3, #19
 800868e:	613a      	str	r2, [r7, #16]
 8008690:	693a      	ldr	r2, [r7, #16]
 8008692:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8008696:	613a      	str	r2, [r7, #16]
 8008698:	14e3      	asrs	r3, r4, #19
 800869a:	617b      	str	r3, [r7, #20]
 800869c:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80086a0:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
		p = ((p + var11 + var22) >> 8) + (((int64_t)Bmp.P7)<<4);
 80086a4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 80086a8:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 80086ac:	18c9      	adds	r1, r1, r3
 80086ae:	eb42 0204 	adc.w	r2, r2, r4
 80086b2:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 80086b6:	185b      	adds	r3, r3, r1
 80086b8:	eb44 0402 	adc.w	r4, r4, r2
 80086bc:	0a1a      	lsrs	r2, r3, #8
 80086be:	643a      	str	r2, [r7, #64]	; 0x40
 80086c0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80086c2:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 80086c6:	643a      	str	r2, [r7, #64]	; 0x40
 80086c8:	1223      	asrs	r3, r4, #8
 80086ca:	647b      	str	r3, [r7, #68]	; 0x44
 80086cc:	f9b7 30ca 	ldrsh.w	r3, [r7, #202]	; 0xca
 80086d0:	b21b      	sxth	r3, r3
 80086d2:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80086d6:	0122      	lsls	r2, r4, #4
 80086d8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80086da:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80086dc:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
 80086e0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80086e2:	011b      	lsls	r3, r3, #4
 80086e4:	63bb      	str	r3, [r7, #56]	; 0x38
 80086e6:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 80086ea:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 80086ee:	185b      	adds	r3, r3, r1
 80086f0:	eb44 0402 	adc.w	r4, r4, r2
 80086f4:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		*bmpCompensated = (uint32_t) p;
 80086f8:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80086fa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80086fc:	601a      	str	r2, [r3, #0]
}
 80086fe:	bf00      	nop
 8008700:	3798      	adds	r7, #152	; 0x98
 8008702:	46bd      	mov	sp, r7
 8008704:	e8bd 4fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008708:	b002      	add	sp, #8
 800870a:	4770      	bx	lr

0800870c <readBMPCal>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 34us
//This function read the data from the BMP and compensate it, result is in bmpCompensated (pressure and temperature)
void readBMPCal(int32_t *bmpCompensated, param Bmp, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 800870c:	b084      	sub	sp, #16
 800870e:	b5b0      	push	{r4, r5, r7, lr}
 8008710:	b088      	sub	sp, #32
 8008712:	af04      	add	r7, sp, #16
 8008714:	6078      	str	r0, [r7, #4]
 8008716:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800871a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	int32_t bmpRaw[2] = {0};
 800871e:	f107 0308 	add.w	r3, r7, #8
 8008722:	2200      	movs	r2, #0
 8008724:	601a      	str	r2, [r3, #0]
 8008726:	605a      	str	r2, [r3, #4]
	readBMP((int32_t*)&bmpRaw, 2, NSS_GPIO_Port, NSS_Pin, hspiN); //Read BMP data registers
 8008728:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800872c:	f107 0008 	add.w	r0, r7, #8
 8008730:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008732:	9300      	str	r3, [sp, #0]
 8008734:	4613      	mov	r3, r2
 8008736:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008738:	2102      	movs	r1, #2
 800873a:	f7ff fc6c 	bl	8008016 <readBMP>
	bmpCompensate(bmpRaw, bmpCompensated, Bmp);
 800873e:	f107 0508 	add.w	r5, r7, #8
 8008742:	466c      	mov	r4, sp
 8008744:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008748:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800874a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800874e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008752:	cb0c      	ldmia	r3, {r2, r3}
 8008754:	6879      	ldr	r1, [r7, #4]
 8008756:	4628      	mov	r0, r5
 8008758:	f7ff fdd5 	bl	8008306 <bmpCompensate>
}
 800875c:	bf00      	nop
 800875e:	3710      	adds	r7, #16
 8008760:	46bd      	mov	sp, r7
 8008762:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8008766:	b004      	add	sp, #16
 8008768:	4770      	bx	lr
	...

0800876c <convBMP>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 12us
// Convert data into float to debug, check, processing, takes as input int32_t and float (booth 2 values)
// T is given with a resolution of 0.01DegC, ie "5123" = 51.23C, divide p value to get the pressure in Pa. "24674867" = 24674867/256 = 96386.2 Pa
void convBMP(int32_t *bmpCompensated, float *bmpConv)
{
 800876c:	b590      	push	{r4, r7, lr}
 800876e:	b083      	sub	sp, #12
 8008770:	af00      	add	r7, sp, #0
 8008772:	6078      	str	r0, [r7, #4]
 8008774:	6039      	str	r1, [r7, #0]
	*bmpConv++ = *bmpCompensated++ / 100.0;
 8008776:	683c      	ldr	r4, [r7, #0]
 8008778:	1d23      	adds	r3, r4, #4
 800877a:	603b      	str	r3, [r7, #0]
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	1d1a      	adds	r2, r3, #4
 8008780:	607a      	str	r2, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	4618      	mov	r0, r3
 8008786:	f7f7 fe91 	bl	80004ac <__aeabi_i2d>
 800878a:	f04f 0200 	mov.w	r2, #0
 800878e:	4b11      	ldr	r3, [pc, #68]	; (80087d4 <convBMP+0x68>)
 8008790:	f7f8 f81c 	bl	80007cc <__aeabi_ddiv>
 8008794:	4602      	mov	r2, r0
 8008796:	460b      	mov	r3, r1
 8008798:	4610      	mov	r0, r2
 800879a:	4619      	mov	r1, r3
 800879c:	f7f8 f99c 	bl	8000ad8 <__aeabi_d2f>
 80087a0:	4603      	mov	r3, r0
 80087a2:	6023      	str	r3, [r4, #0]
	*bmpConv = *bmpCompensated / 256.0;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	4618      	mov	r0, r3
 80087aa:	f7f7 fe7f 	bl	80004ac <__aeabi_i2d>
 80087ae:	f04f 0200 	mov.w	r2, #0
 80087b2:	4b09      	ldr	r3, [pc, #36]	; (80087d8 <convBMP+0x6c>)
 80087b4:	f7f8 f80a 	bl	80007cc <__aeabi_ddiv>
 80087b8:	4603      	mov	r3, r0
 80087ba:	460c      	mov	r4, r1
 80087bc:	4618      	mov	r0, r3
 80087be:	4621      	mov	r1, r4
 80087c0:	f7f8 f98a 	bl	8000ad8 <__aeabi_d2f>
 80087c4:	4602      	mov	r2, r0
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	601a      	str	r2, [r3, #0]
}
 80087ca:	bf00      	nop
 80087cc:	370c      	adds	r7, #12
 80087ce:	46bd      	mov	sp, r7
 80087d0:	bd90      	pop	{r4, r7, pc}
 80087d2:	bf00      	nop
 80087d4:	40590000 	.word	0x40590000
 80087d8:	40700000 	.word	0x40700000

080087dc <initIMU_fast>:

// Fct to initialize the ICM20602 registers, see IMU.h for the details of the registers
// It take the NSS (port and pin) of the sensors and its SPI port connection
// return 1 if initialization is successful (all registers written correctly), 0 otherwise
uint32_t initIMU_fast(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b088      	sub	sp, #32
 80087e0:	af02      	add	r7, sp, #8
 80087e2:	60f8      	str	r0, [r7, #12]
 80087e4:	460b      	mov	r3, r1
 80087e6:	607a      	str	r2, [r7, #4]
 80087e8:	817b      	strh	r3, [r7, #10]
	uint32_t verif = 0;
 80087ea:	2300      	movs	r3, #0
 80087ec:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 80087ee:	2300      	movs	r3, #0
 80087f0:	74fb      	strb	r3, [r7, #19]

	read8(ICM_REG_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 80087f2:	897a      	ldrh	r2, [r7, #10]
 80087f4:	f107 0113 	add.w	r1, r7, #19
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	9300      	str	r3, [sp, #0]
 80087fc:	4613      	mov	r3, r2
 80087fe:	68fa      	ldr	r2, [r7, #12]
 8008800:	2075      	movs	r0, #117	; 0x75
 8008802:	f001 fceb 	bl	800a1dc <read8>
	if(dataRead == ICM_CMD_ID){verif = 1;}
 8008806:	7cfb      	ldrb	r3, [r7, #19]
 8008808:	2b12      	cmp	r3, #18
 800880a:	d101      	bne.n	8008810 <initIMU_fast+0x34>
 800880c:	2301      	movs	r3, #1
 800880e:	617b      	str	r3, [r7, #20]

	write8(ICM_REG_PWR_MGMT_1, ICM_CMD_RESET, NSS_GPIO_Port, NSS_Pin, hspiN);
 8008810:	897a      	ldrh	r2, [r7, #10]
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	9300      	str	r3, [sp, #0]
 8008816:	4613      	mov	r3, r2
 8008818:	68fa      	ldr	r2, [r7, #12]
 800881a:	2180      	movs	r1, #128	; 0x80
 800881c:	206b      	movs	r0, #107	; 0x6b
 800881e:	f001 fc9e 	bl	800a15e <write8>
	HAL_Delay(10);
 8008822:	200a      	movs	r0, #10
 8008824:	f7f8 fbf2 	bl	800100c <HAL_Delay>
	write8(ICM_REG_USER_CONTROL			, ICM_CMD_RESET_FIFO		, NSS_GPIO_Port, NSS_Pin, hspiN); //autoclears
 8008828:	897a      	ldrh	r2, [r7, #10]
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	9300      	str	r3, [sp, #0]
 800882e:	4613      	mov	r3, r2
 8008830:	68fa      	ldr	r2, [r7, #12]
 8008832:	2144      	movs	r1, #68	; 0x44
 8008834:	206a      	movs	r0, #106	; 0x6a
 8008836:	f001 fc92 	bl	800a15e <write8>
	write8(ICM_REG_USER_CONTROL			, ICM_CMD_ENABLE_FIFO_OP	, NSS_GPIO_Port, NSS_Pin, hspiN); //autoclears
 800883a:	897a      	ldrh	r2, [r7, #10]
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	9300      	str	r3, [sp, #0]
 8008840:	4613      	mov	r3, r2
 8008842:	68fa      	ldr	r2, [r7, #12]
 8008844:	2141      	movs	r1, #65	; 0x41
 8008846:	206a      	movs	r0, #106	; 0x6a
 8008848:	f001 fc89 	bl	800a15e <write8>
	if(write8(ICM_REG_I2C_INTERFACE		, ICM_CMD_DISABLE_I2C		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800884c:	897a      	ldrh	r2, [r7, #10]
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	9300      	str	r3, [sp, #0]
 8008852:	4613      	mov	r3, r2
 8008854:	68fa      	ldr	r2, [r7, #12]
 8008856:	2140      	movs	r1, #64	; 0x40
 8008858:	2070      	movs	r0, #112	; 0x70
 800885a:	f001 fc80 	bl	800a15e <write8>
 800885e:	4603      	mov	r3, r0
 8008860:	2b01      	cmp	r3, #1
 8008862:	d001      	beq.n	8008868 <initIMU_fast+0x8c>
 8008864:	2300      	movs	r3, #0
 8008866:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_PWR_MGMT_1		, ICM_CMD_CLOCK_SOURCE		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8008868:	897a      	ldrh	r2, [r7, #10]
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	9300      	str	r3, [sp, #0]
 800886e:	4613      	mov	r3, r2
 8008870:	68fa      	ldr	r2, [r7, #12]
 8008872:	2101      	movs	r1, #1
 8008874:	206b      	movs	r0, #107	; 0x6b
 8008876:	f001 fc72 	bl	800a15e <write8>
 800887a:	4603      	mov	r3, r0
 800887c:	2b01      	cmp	r3, #1
 800887e:	d001      	beq.n	8008884 <initIMU_fast+0xa8>
 8008880:	2300      	movs	r3, #0
 8008882:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_PWR_MGMT_2		, ICM_CMD_ENABLE_ACC_GYRO	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8008884:	897a      	ldrh	r2, [r7, #10]
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	9300      	str	r3, [sp, #0]
 800888a:	4613      	mov	r3, r2
 800888c:	68fa      	ldr	r2, [r7, #12]
 800888e:	2100      	movs	r1, #0
 8008890:	206c      	movs	r0, #108	; 0x6c
 8008892:	f001 fc64 	bl	800a15e <write8>
 8008896:	4603      	mov	r3, r0
 8008898:	2b01      	cmp	r3, #1
 800889a:	d001      	beq.n	80088a0 <initIMU_fast+0xc4>
 800889c:	2300      	movs	r3, #0
 800889e:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_ACCEL_CONFIG		, ICM_CMD_SCALE16G_ACC		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80088a0:	897a      	ldrh	r2, [r7, #10]
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	9300      	str	r3, [sp, #0]
 80088a6:	4613      	mov	r3, r2
 80088a8:	68fa      	ldr	r2, [r7, #12]
 80088aa:	2118      	movs	r1, #24
 80088ac:	201c      	movs	r0, #28
 80088ae:	f001 fc56 	bl	800a15e <write8>
 80088b2:	4603      	mov	r3, r0
 80088b4:	2b01      	cmp	r3, #1
 80088b6:	d001      	beq.n	80088bc <initIMU_fast+0xe0>
 80088b8:	2300      	movs	r3, #0
 80088ba:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_GYRO_CONFIG		, ICM_CMD_SCALE1000DPS_GYRO	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80088bc:	897a      	ldrh	r2, [r7, #10]
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	9300      	str	r3, [sp, #0]
 80088c2:	4613      	mov	r3, r2
 80088c4:	68fa      	ldr	r2, [r7, #12]
 80088c6:	2110      	movs	r1, #16
 80088c8:	201b      	movs	r0, #27
 80088ca:	f001 fc48 	bl	800a15e <write8>
 80088ce:	4603      	mov	r3, r0
 80088d0:	2b01      	cmp	r3, #1
 80088d2:	d001      	beq.n	80088d8 <initIMU_fast+0xfc>
 80088d4:	2300      	movs	r3, #0
 80088d6:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_ACCEL_CONFIG2		, ICM_CMD_LPFACC_218		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80088d8:	897a      	ldrh	r2, [r7, #10]
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	9300      	str	r3, [sp, #0]
 80088de:	4613      	mov	r3, r2
 80088e0:	68fa      	ldr	r2, [r7, #12]
 80088e2:	2101      	movs	r1, #1
 80088e4:	201d      	movs	r0, #29
 80088e6:	f001 fc3a 	bl	800a15e <write8>
 80088ea:	4603      	mov	r3, r0
 80088ec:	2b01      	cmp	r3, #1
 80088ee:	d001      	beq.n	80088f4 <initIMU_fast+0x118>
 80088f0:	2300      	movs	r3, #0
 80088f2:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_CONFIG			, ICM_CMD_LPFGYRO_176		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80088f4:	897a      	ldrh	r2, [r7, #10]
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	9300      	str	r3, [sp, #0]
 80088fa:	4613      	mov	r3, r2
 80088fc:	68fa      	ldr	r2, [r7, #12]
 80088fe:	2101      	movs	r1, #1
 8008900:	201a      	movs	r0, #26
 8008902:	f001 fc2c 	bl	800a15e <write8>
 8008906:	4603      	mov	r3, r0
 8008908:	2b01      	cmp	r3, #1
 800890a:	d001      	beq.n	8008910 <initIMU_fast+0x134>
 800890c:	2300      	movs	r3, #0
 800890e:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_SMPLRT_DIV		, ICM_CMD_SAMPLE_10			, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8008910:	897a      	ldrh	r2, [r7, #10]
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	9300      	str	r3, [sp, #0]
 8008916:	4613      	mov	r3, r2
 8008918:	68fa      	ldr	r2, [r7, #12]
 800891a:	2163      	movs	r1, #99	; 0x63
 800891c:	2019      	movs	r0, #25
 800891e:	f001 fc1e 	bl	800a15e <write8>
 8008922:	4603      	mov	r3, r0
 8008924:	2b01      	cmp	r3, #1
 8008926:	d001      	beq.n	800892c <initIMU_fast+0x150>
 8008928:	2300      	movs	r3, #0
 800892a:	617b      	str	r3, [r7, #20]

	if(write8(ICM_REG_FIFO_ENABLE		, ICM_CMD_ACC_GYR_IN_FIFO	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800892c:	897a      	ldrh	r2, [r7, #10]
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	9300      	str	r3, [sp, #0]
 8008932:	4613      	mov	r3, r2
 8008934:	68fa      	ldr	r2, [r7, #12]
 8008936:	2114      	movs	r1, #20
 8008938:	2023      	movs	r0, #35	; 0x23
 800893a:	f001 fc10 	bl	800a15e <write8>
 800893e:	4603      	mov	r3, r0
 8008940:	2b01      	cmp	r3, #1
 8008942:	d001      	beq.n	8008948 <initIMU_fast+0x16c>
 8008944:	2300      	movs	r3, #0
 8008946:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_INT_DRDY			, ICM_CMD_INT_GENERATION	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8008948:	897a      	ldrh	r2, [r7, #10]
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	9300      	str	r3, [sp, #0]
 800894e:	4613      	mov	r3, r2
 8008950:	68fa      	ldr	r2, [r7, #12]
 8008952:	2130      	movs	r1, #48	; 0x30
 8008954:	2037      	movs	r0, #55	; 0x37
 8008956:	f001 fc02 	bl	800a15e <write8>
 800895a:	4603      	mov	r3, r0
 800895c:	2b01      	cmp	r3, #1
 800895e:	d001      	beq.n	8008964 <initIMU_fast+0x188>
 8008960:	2300      	movs	r3, #0
 8008962:	617b      	str	r3, [r7, #20]
	//if(write8(ICM_REG_FIFO_WATERMARK_H	, ICM_CMD_FIFO_NBYTE_H_0	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
	//if(write8(ICM_REG_FIFO_WATERMARK_L	, ICM_CMD_FIFO_NBYTE_L_140	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
	if(write8(ICM_REG_FIFO_WATERMARK_H	, ICM_CMD_FIFO_NBYTE_H	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8008964:	897a      	ldrh	r2, [r7, #10]
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	9300      	str	r3, [sp, #0]
 800896a:	4613      	mov	r3, r2
 800896c:	68fa      	ldr	r2, [r7, #12]
 800896e:	2101      	movs	r1, #1
 8008970:	2060      	movs	r0, #96	; 0x60
 8008972:	f001 fbf4 	bl	800a15e <write8>
 8008976:	4603      	mov	r3, r0
 8008978:	2b01      	cmp	r3, #1
 800897a:	d001      	beq.n	8008980 <initIMU_fast+0x1a4>
 800897c:	2300      	movs	r3, #0
 800897e:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_FIFO_WATERMARK_L	, ICM_CMD_FIFO_NBYTE_L	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8008980:	897a      	ldrh	r2, [r7, #10]
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	9300      	str	r3, [sp, #0]
 8008986:	4613      	mov	r3, r2
 8008988:	68fa      	ldr	r2, [r7, #12]
 800898a:	2118      	movs	r1, #24
 800898c:	2061      	movs	r0, #97	; 0x61
 800898e:	f001 fbe6 	bl	800a15e <write8>
 8008992:	4603      	mov	r3, r0
 8008994:	2b01      	cmp	r3, #1
 8008996:	d001      	beq.n	800899c <initIMU_fast+0x1c0>
 8008998:	2300      	movs	r3, #0
 800899a:	617b      	str	r3, [r7, #20]

	return verif;
 800899c:	697b      	ldr	r3, [r7, #20]
}
 800899e:	4618      	mov	r0, r3
 80089a0:	3718      	adds	r7, #24
 80089a2:	46bd      	mov	sp, r7
 80089a4:	bd80      	pop	{r7, pc}

080089a6 <initIMU_slow>:

uint32_t initIMU_slow(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 80089a6:	b580      	push	{r7, lr}
 80089a8:	b088      	sub	sp, #32
 80089aa:	af02      	add	r7, sp, #8
 80089ac:	60f8      	str	r0, [r7, #12]
 80089ae:	460b      	mov	r3, r1
 80089b0:	607a      	str	r2, [r7, #4]
 80089b2:	817b      	strh	r3, [r7, #10]
	uint32_t verif = 0;
 80089b4:	2300      	movs	r3, #0
 80089b6:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 80089b8:	2300      	movs	r3, #0
 80089ba:	74fb      	strb	r3, [r7, #19]

	read8(ICM_REG_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 80089bc:	897a      	ldrh	r2, [r7, #10]
 80089be:	f107 0113 	add.w	r1, r7, #19
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	9300      	str	r3, [sp, #0]
 80089c6:	4613      	mov	r3, r2
 80089c8:	68fa      	ldr	r2, [r7, #12]
 80089ca:	2075      	movs	r0, #117	; 0x75
 80089cc:	f001 fc06 	bl	800a1dc <read8>
	if(dataRead == ICM_CMD_ID){verif = 1;}
 80089d0:	7cfb      	ldrb	r3, [r7, #19]
 80089d2:	2b12      	cmp	r3, #18
 80089d4:	d101      	bne.n	80089da <initIMU_slow+0x34>
 80089d6:	2301      	movs	r3, #1
 80089d8:	617b      	str	r3, [r7, #20]

	write8(ICM_REG_PWR_MGMT_1, ICM_CMD_RESET, NSS_GPIO_Port, NSS_Pin, hspiN);
 80089da:	897a      	ldrh	r2, [r7, #10]
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	9300      	str	r3, [sp, #0]
 80089e0:	4613      	mov	r3, r2
 80089e2:	68fa      	ldr	r2, [r7, #12]
 80089e4:	2180      	movs	r1, #128	; 0x80
 80089e6:	206b      	movs	r0, #107	; 0x6b
 80089e8:	f001 fbb9 	bl	800a15e <write8>
	HAL_Delay(10);
 80089ec:	200a      	movs	r0, #10
 80089ee:	f7f8 fb0d 	bl	800100c <HAL_Delay>
	write8(ICM_REG_USER_CONTROL			, ICM_CMD_RESET_FIFO		, NSS_GPIO_Port, NSS_Pin, hspiN); //autoclears
 80089f2:	897a      	ldrh	r2, [r7, #10]
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	9300      	str	r3, [sp, #0]
 80089f8:	4613      	mov	r3, r2
 80089fa:	68fa      	ldr	r2, [r7, #12]
 80089fc:	2144      	movs	r1, #68	; 0x44
 80089fe:	206a      	movs	r0, #106	; 0x6a
 8008a00:	f001 fbad 	bl	800a15e <write8>
	write8(ICM_REG_USER_CONTROL			, ICM_CMD_ENABLE_FIFO_OP	, NSS_GPIO_Port, NSS_Pin, hspiN); //autoclears
 8008a04:	897a      	ldrh	r2, [r7, #10]
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	9300      	str	r3, [sp, #0]
 8008a0a:	4613      	mov	r3, r2
 8008a0c:	68fa      	ldr	r2, [r7, #12]
 8008a0e:	2141      	movs	r1, #65	; 0x41
 8008a10:	206a      	movs	r0, #106	; 0x6a
 8008a12:	f001 fba4 	bl	800a15e <write8>
	if(write8(ICM_REG_I2C_INTERFACE		, ICM_CMD_DISABLE_I2C		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8008a16:	897a      	ldrh	r2, [r7, #10]
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	9300      	str	r3, [sp, #0]
 8008a1c:	4613      	mov	r3, r2
 8008a1e:	68fa      	ldr	r2, [r7, #12]
 8008a20:	2140      	movs	r1, #64	; 0x40
 8008a22:	2070      	movs	r0, #112	; 0x70
 8008a24:	f001 fb9b 	bl	800a15e <write8>
 8008a28:	4603      	mov	r3, r0
 8008a2a:	2b01      	cmp	r3, #1
 8008a2c:	d001      	beq.n	8008a32 <initIMU_slow+0x8c>
 8008a2e:	2300      	movs	r3, #0
 8008a30:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_PWR_MGMT_1		, ICM_CMD_CLOCK_SOURCE		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8008a32:	897a      	ldrh	r2, [r7, #10]
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	9300      	str	r3, [sp, #0]
 8008a38:	4613      	mov	r3, r2
 8008a3a:	68fa      	ldr	r2, [r7, #12]
 8008a3c:	2101      	movs	r1, #1
 8008a3e:	206b      	movs	r0, #107	; 0x6b
 8008a40:	f001 fb8d 	bl	800a15e <write8>
 8008a44:	4603      	mov	r3, r0
 8008a46:	2b01      	cmp	r3, #1
 8008a48:	d001      	beq.n	8008a4e <initIMU_slow+0xa8>
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_PWR_MGMT_2		, ICM_CMD_ENABLE_ACC_GYRO	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8008a4e:	897a      	ldrh	r2, [r7, #10]
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	9300      	str	r3, [sp, #0]
 8008a54:	4613      	mov	r3, r2
 8008a56:	68fa      	ldr	r2, [r7, #12]
 8008a58:	2100      	movs	r1, #0
 8008a5a:	206c      	movs	r0, #108	; 0x6c
 8008a5c:	f001 fb7f 	bl	800a15e <write8>
 8008a60:	4603      	mov	r3, r0
 8008a62:	2b01      	cmp	r3, #1
 8008a64:	d001      	beq.n	8008a6a <initIMU_slow+0xc4>
 8008a66:	2300      	movs	r3, #0
 8008a68:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_ACCEL_CONFIG		, ICM_CMD_SCALE16G_ACC		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8008a6a:	897a      	ldrh	r2, [r7, #10]
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	9300      	str	r3, [sp, #0]
 8008a70:	4613      	mov	r3, r2
 8008a72:	68fa      	ldr	r2, [r7, #12]
 8008a74:	2118      	movs	r1, #24
 8008a76:	201c      	movs	r0, #28
 8008a78:	f001 fb71 	bl	800a15e <write8>
 8008a7c:	4603      	mov	r3, r0
 8008a7e:	2b01      	cmp	r3, #1
 8008a80:	d001      	beq.n	8008a86 <initIMU_slow+0xe0>
 8008a82:	2300      	movs	r3, #0
 8008a84:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_GYRO_CONFIG		, ICM_CMD_SCALE1000DPS_GYRO	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8008a86:	897a      	ldrh	r2, [r7, #10]
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	9300      	str	r3, [sp, #0]
 8008a8c:	4613      	mov	r3, r2
 8008a8e:	68fa      	ldr	r2, [r7, #12]
 8008a90:	2110      	movs	r1, #16
 8008a92:	201b      	movs	r0, #27
 8008a94:	f001 fb63 	bl	800a15e <write8>
 8008a98:	4603      	mov	r3, r0
 8008a9a:	2b01      	cmp	r3, #1
 8008a9c:	d001      	beq.n	8008aa2 <initIMU_slow+0xfc>
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_ACCEL_CONFIG2		, ICM_CMD_LPFACC_99			, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8008aa2:	897a      	ldrh	r2, [r7, #10]
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	9300      	str	r3, [sp, #0]
 8008aa8:	4613      	mov	r3, r2
 8008aaa:	68fa      	ldr	r2, [r7, #12]
 8008aac:	2102      	movs	r1, #2
 8008aae:	201d      	movs	r0, #29
 8008ab0:	f001 fb55 	bl	800a15e <write8>
 8008ab4:	4603      	mov	r3, r0
 8008ab6:	2b01      	cmp	r3, #1
 8008ab8:	d001      	beq.n	8008abe <initIMU_slow+0x118>
 8008aba:	2300      	movs	r3, #0
 8008abc:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_CONFIG			, ICM_CMD_LPFGYRO_92		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8008abe:	897a      	ldrh	r2, [r7, #10]
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	9300      	str	r3, [sp, #0]
 8008ac4:	4613      	mov	r3, r2
 8008ac6:	68fa      	ldr	r2, [r7, #12]
 8008ac8:	2102      	movs	r1, #2
 8008aca:	201a      	movs	r0, #26
 8008acc:	f001 fb47 	bl	800a15e <write8>
 8008ad0:	4603      	mov	r3, r0
 8008ad2:	2b01      	cmp	r3, #1
 8008ad4:	d001      	beq.n	8008ada <initIMU_slow+0x134>
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_SMPLRT_DIV		, ICM_CMD_SAMPLE_4			, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8008ada:	897a      	ldrh	r2, [r7, #10]
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	9300      	str	r3, [sp, #0]
 8008ae0:	4613      	mov	r3, r2
 8008ae2:	68fa      	ldr	r2, [r7, #12]
 8008ae4:	21f9      	movs	r1, #249	; 0xf9
 8008ae6:	2019      	movs	r0, #25
 8008ae8:	f001 fb39 	bl	800a15e <write8>
 8008aec:	4603      	mov	r3, r0
 8008aee:	2b01      	cmp	r3, #1
 8008af0:	d001      	beq.n	8008af6 <initIMU_slow+0x150>
 8008af2:	2300      	movs	r3, #0
 8008af4:	617b      	str	r3, [r7, #20]

	if(write8(ICM_REG_FIFO_ENABLE		, ICM_CMD_ACC_GYR_IN_FIFO	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8008af6:	897a      	ldrh	r2, [r7, #10]
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	9300      	str	r3, [sp, #0]
 8008afc:	4613      	mov	r3, r2
 8008afe:	68fa      	ldr	r2, [r7, #12]
 8008b00:	2114      	movs	r1, #20
 8008b02:	2023      	movs	r0, #35	; 0x23
 8008b04:	f001 fb2b 	bl	800a15e <write8>
 8008b08:	4603      	mov	r3, r0
 8008b0a:	2b01      	cmp	r3, #1
 8008b0c:	d001      	beq.n	8008b12 <initIMU_slow+0x16c>
 8008b0e:	2300      	movs	r3, #0
 8008b10:	617b      	str	r3, [r7, #20]

	return verif;
 8008b12:	697b      	ldr	r3, [r7, #20]
}
 8008b14:	4618      	mov	r0, r3
 8008b16:	3718      	adds	r7, #24
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	bd80      	pop	{r7, pc}

08008b1c <clearFIFO>:


void clearFIFO(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8008b1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008b20:	b08b      	sub	sp, #44	; 0x2c
 8008b22:	af02      	add	r7, sp, #8
 8008b24:	60f8      	str	r0, [r7, #12]
 8008b26:	460b      	mov	r3, r1
 8008b28:	607a      	str	r2, [r7, #4]
 8008b2a:	817b      	strh	r3, [r7, #10]
 8008b2c:	466b      	mov	r3, sp
 8008b2e:	461e      	mov	r6, r3
	uint16_t sizeFifo=0;
 8008b30:	2300      	movs	r3, #0
 8008b32:	83fb      	strh	r3, [r7, #30]
	uint8_t data[3]={0};
 8008b34:	f107 0310 	add.w	r3, r7, #16
 8008b38:	2100      	movs	r1, #0
 8008b3a:	460a      	mov	r2, r1
 8008b3c:	801a      	strh	r2, [r3, #0]
 8008b3e:	460a      	mov	r2, r1
 8008b40:	709a      	strb	r2, [r3, #2]
	data[0] = ICM_REG_FIFO_COUNT_H | 0x80;
 8008b42:	23f2      	movs	r3, #242	; 0xf2
 8008b44:	743b      	strb	r3, [r7, #16]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8008b46:	897b      	ldrh	r3, [r7, #10]
 8008b48:	2200      	movs	r2, #0
 8008b4a:	4619      	mov	r1, r3
 8008b4c:	68f8      	ldr	r0, [r7, #12]
 8008b4e:	f7f9 fd93 	bl	8002678 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(hspiN, (uint8_t*) &data, (uint8_t*) &data, 3, 1);
 8008b52:	f107 0210 	add.w	r2, r7, #16
 8008b56:	f107 0110 	add.w	r1, r7, #16
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	9300      	str	r3, [sp, #0]
 8008b5e:	2303      	movs	r3, #3
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f7fd f9da 	bl	8005f1a <HAL_SPI_TransmitReceive>
	sizeFifo = data[1]<<8 | data[2];
 8008b66:	7c7b      	ldrb	r3, [r7, #17]
 8008b68:	021b      	lsls	r3, r3, #8
 8008b6a:	b21a      	sxth	r2, r3
 8008b6c:	7cbb      	ldrb	r3, [r7, #18]
 8008b6e:	b21b      	sxth	r3, r3
 8008b70:	4313      	orrs	r3, r2
 8008b72:	b21b      	sxth	r3, r3
 8008b74:	83fb      	strh	r3, [r7, #30]

	uint8_t dummy[sizeFifo+1];
 8008b76:	8bfb      	ldrh	r3, [r7, #30]
 8008b78:	1c59      	adds	r1, r3, #1
 8008b7a:	1e4b      	subs	r3, r1, #1
 8008b7c:	61bb      	str	r3, [r7, #24]
 8008b7e:	460b      	mov	r3, r1
 8008b80:	461a      	mov	r2, r3
 8008b82:	f04f 0300 	mov.w	r3, #0
 8008b86:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8008b8a:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 8008b8e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 8008b92:	460b      	mov	r3, r1
 8008b94:	461a      	mov	r2, r3
 8008b96:	f04f 0300 	mov.w	r3, #0
 8008b9a:	00dd      	lsls	r5, r3, #3
 8008b9c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008ba0:	00d4      	lsls	r4, r2, #3
 8008ba2:	460b      	mov	r3, r1
 8008ba4:	3307      	adds	r3, #7
 8008ba6:	08db      	lsrs	r3, r3, #3
 8008ba8:	00db      	lsls	r3, r3, #3
 8008baa:	ebad 0d03 	sub.w	sp, sp, r3
 8008bae:	ab02      	add	r3, sp, #8
 8008bb0:	3300      	adds	r3, #0
 8008bb2:	617b      	str	r3, [r7, #20]
	dummy[0] = ICM_REG_FIFO_REG | 0x80;
 8008bb4:	697b      	ldr	r3, [r7, #20]
 8008bb6:	22f4      	movs	r2, #244	; 0xf4
 8008bb8:	701a      	strb	r2, [r3, #0]
	HAL_SPI_TransmitReceive_DMA(hspiN, (uint8_t*) &dummy, (uint8_t*) &dummy, sizeFifo+1);
 8008bba:	6979      	ldr	r1, [r7, #20]
 8008bbc:	697a      	ldr	r2, [r7, #20]
 8008bbe:	8bfb      	ldrh	r3, [r7, #30]
 8008bc0:	3301      	adds	r3, #1
 8008bc2:	b29b      	uxth	r3, r3
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f7fd fb49 	bl	800625c <HAL_SPI_TransmitReceive_DMA>
 8008bca:	46b5      	mov	sp, r6
}
 8008bcc:	bf00      	nop
 8008bce:	3724      	adds	r7, #36	; 0x24
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08008bd6 <readIMU>:

// Performances, 72Mhz uC, 4.5Mhz SPI :55us
// function to read number Bytes from the FIFO buffer. Return 1 if we read less than the number of bytes in the FIFO
// carefull sensor big endian, STM32 little endian
uint32_t readIMU(uint8_t *IMU_raw_data, uint16_t number, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8008bd6:	b580      	push	{r7, lr}
 8008bd8:	b08a      	sub	sp, #40	; 0x28
 8008bda:	af02      	add	r7, sp, #8
 8008bdc:	60f8      	str	r0, [r7, #12]
 8008bde:	607a      	str	r2, [r7, #4]
 8008be0:	461a      	mov	r2, r3
 8008be2:	460b      	mov	r3, r1
 8008be4:	817b      	strh	r3, [r7, #10]
 8008be6:	4613      	mov	r3, r2
 8008be8:	813b      	strh	r3, [r7, #8]
	uint16_t sizeFifo=0;
 8008bea:	2300      	movs	r3, #0
 8008bec:	837b      	strh	r3, [r7, #26]
	uint8_t data[3]={0};
 8008bee:	f107 0314 	add.w	r3, r7, #20
 8008bf2:	2100      	movs	r1, #0
 8008bf4:	460a      	mov	r2, r1
 8008bf6:	801a      	strh	r2, [r3, #0]
 8008bf8:	460a      	mov	r2, r1
 8008bfa:	709a      	strb	r2, [r3, #2]
	uint32_t iserror = 0;
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	61fb      	str	r3, [r7, #28]
	*IMU_raw_data = ICM_REG_FIFO_REG | 0x80;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	22f4      	movs	r2, #244	; 0xf4
 8008c04:	701a      	strb	r2, [r3, #0]
	data[0] = ICM_REG_FIFO_COUNT_H | 0x80;
 8008c06:	23f2      	movs	r3, #242	; 0xf2
 8008c08:	753b      	strb	r3, [r7, #20]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8008c0a:	893b      	ldrh	r3, [r7, #8]
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	4619      	mov	r1, r3
 8008c10:	6878      	ldr	r0, [r7, #4]
 8008c12:	f7f9 fd31 	bl	8002678 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(hspiN, (uint8_t*) &data, (uint8_t*) &data, 3, 1);
 8008c16:	f107 0214 	add.w	r2, r7, #20
 8008c1a:	f107 0114 	add.w	r1, r7, #20
 8008c1e:	2301      	movs	r3, #1
 8008c20:	9300      	str	r3, [sp, #0]
 8008c22:	2303      	movs	r3, #3
 8008c24:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008c26:	f7fd f978 	bl	8005f1a <HAL_SPI_TransmitReceive>
	sizeFifo = data[1]<<8 | data[2];
 8008c2a:	7d7b      	ldrb	r3, [r7, #21]
 8008c2c:	021b      	lsls	r3, r3, #8
 8008c2e:	b21a      	sxth	r2, r3
 8008c30:	7dbb      	ldrb	r3, [r7, #22]
 8008c32:	b21b      	sxth	r3, r3
 8008c34:	4313      	orrs	r3, r2
 8008c36:	b21b      	sxth	r3, r3
 8008c38:	837b      	strh	r3, [r7, #26]
	if(sizeFifo == number){iserror = 1;}
 8008c3a:	8b7a      	ldrh	r2, [r7, #26]
 8008c3c:	897b      	ldrh	r3, [r7, #10]
 8008c3e:	429a      	cmp	r2, r3
 8008c40:	d101      	bne.n	8008c46 <readIMU+0x70>
 8008c42:	2301      	movs	r3, #1
 8008c44:	61fb      	str	r3, [r7, #28]
	HAL_SPI_TransmitReceive(hspiN, (uint8_t*) IMU_raw_data, (uint8_t*) IMU_raw_data, 1, 1);
 8008c46:	2301      	movs	r3, #1
 8008c48:	9300      	str	r3, [sp, #0]
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	68fa      	ldr	r2, [r7, #12]
 8008c4e:	68f9      	ldr	r1, [r7, #12]
 8008c50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008c52:	f7fd f962 	bl	8005f1a <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive_DMA(hspiN, (uint8_t*) IMU_raw_data, (uint8_t*) IMU_raw_data, number);
 8008c56:	897b      	ldrh	r3, [r7, #10]
 8008c58:	68fa      	ldr	r2, [r7, #12]
 8008c5a:	68f9      	ldr	r1, [r7, #12]
 8008c5c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008c5e:	f7fd fafd 	bl	800625c <HAL_SPI_TransmitReceive_DMA>
	return iserror;
 8008c62:	69fb      	ldr	r3, [r7, #28]
}
 8008c64:	4618      	mov	r0, r3
 8008c66:	3720      	adds	r7, #32
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	bd80      	pop	{r7, pc}
 8008c6c:	0000      	movs	r0, r0
	...

08008c70 <convIMU>:

// Performances for 1 cycle, 72Mhz uC, 4.5Mhz SPI : 46us
// Convert data into float to debug, check, processing, takes as input float and int16_t (booth 7 values)
// If scale of the IMU is changed, this function has to be modified (see datasheet)
void convIMU(uint8_t *IMU_raw_data, float *IMUConv, uint32_t cycle)
{
 8008c70:	b590      	push	{r4, r7, lr}
 8008c72:	b087      	sub	sp, #28
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	60f8      	str	r0, [r7, #12]
 8008c78:	60b9      	str	r1, [r7, #8]
 8008c7a:	607a      	str	r2, [r7, #4]
	for(uint32_t i=0; i<cycle; i++){
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	617b      	str	r3, [r7, #20]
 8008c80:	e0e4      	b.n	8008e4c <convIMU+0x1dc>
		*IMUConv++ = (*IMU_raw_data++ << 8 + *IMU_raw_data++) / 2048.0; 								//in g
 8008c82:	68bc      	ldr	r4, [r7, #8]
 8008c84:	1d23      	adds	r3, r4, #4
 8008c86:	60bb      	str	r3, [r7, #8]
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	1c5a      	adds	r2, r3, #1
 8008c8c:	60fa      	str	r2, [r7, #12]
 8008c8e:	781b      	ldrb	r3, [r3, #0]
 8008c90:	4619      	mov	r1, r3
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	1c5a      	adds	r2, r3, #1
 8008c96:	60fa      	str	r2, [r7, #12]
 8008c98:	781b      	ldrb	r3, [r3, #0]
 8008c9a:	3308      	adds	r3, #8
 8008c9c:	fa01 f303 	lsl.w	r3, r1, r3
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	f7f7 fc03 	bl	80004ac <__aeabi_i2d>
 8008ca6:	f04f 0200 	mov.w	r2, #0
 8008caa:	4b71      	ldr	r3, [pc, #452]	; (8008e70 <convIMU+0x200>)
 8008cac:	f7f7 fd8e 	bl	80007cc <__aeabi_ddiv>
 8008cb0:	4602      	mov	r2, r0
 8008cb2:	460b      	mov	r3, r1
 8008cb4:	4610      	mov	r0, r2
 8008cb6:	4619      	mov	r1, r3
 8008cb8:	f7f7 ff0e 	bl	8000ad8 <__aeabi_d2f>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	6023      	str	r3, [r4, #0]
		*IMUConv++ = (*IMU_raw_data++ << 8 + *IMU_raw_data++) / 2048.0;
 8008cc0:	68bc      	ldr	r4, [r7, #8]
 8008cc2:	1d23      	adds	r3, r4, #4
 8008cc4:	60bb      	str	r3, [r7, #8]
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	1c5a      	adds	r2, r3, #1
 8008cca:	60fa      	str	r2, [r7, #12]
 8008ccc:	781b      	ldrb	r3, [r3, #0]
 8008cce:	4619      	mov	r1, r3
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	1c5a      	adds	r2, r3, #1
 8008cd4:	60fa      	str	r2, [r7, #12]
 8008cd6:	781b      	ldrb	r3, [r3, #0]
 8008cd8:	3308      	adds	r3, #8
 8008cda:	fa01 f303 	lsl.w	r3, r1, r3
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f7f7 fbe4 	bl	80004ac <__aeabi_i2d>
 8008ce4:	f04f 0200 	mov.w	r2, #0
 8008ce8:	4b61      	ldr	r3, [pc, #388]	; (8008e70 <convIMU+0x200>)
 8008cea:	f7f7 fd6f 	bl	80007cc <__aeabi_ddiv>
 8008cee:	4602      	mov	r2, r0
 8008cf0:	460b      	mov	r3, r1
 8008cf2:	4610      	mov	r0, r2
 8008cf4:	4619      	mov	r1, r3
 8008cf6:	f7f7 feef 	bl	8000ad8 <__aeabi_d2f>
 8008cfa:	4603      	mov	r3, r0
 8008cfc:	6023      	str	r3, [r4, #0]
		*IMUConv++ = (*IMU_raw_data++ << 8 + *IMU_raw_data++) / 2048.0;
 8008cfe:	68bc      	ldr	r4, [r7, #8]
 8008d00:	1d23      	adds	r3, r4, #4
 8008d02:	60bb      	str	r3, [r7, #8]
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	1c5a      	adds	r2, r3, #1
 8008d08:	60fa      	str	r2, [r7, #12]
 8008d0a:	781b      	ldrb	r3, [r3, #0]
 8008d0c:	4619      	mov	r1, r3
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	1c5a      	adds	r2, r3, #1
 8008d12:	60fa      	str	r2, [r7, #12]
 8008d14:	781b      	ldrb	r3, [r3, #0]
 8008d16:	3308      	adds	r3, #8
 8008d18:	fa01 f303 	lsl.w	r3, r1, r3
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	f7f7 fbc5 	bl	80004ac <__aeabi_i2d>
 8008d22:	f04f 0200 	mov.w	r2, #0
 8008d26:	4b52      	ldr	r3, [pc, #328]	; (8008e70 <convIMU+0x200>)
 8008d28:	f7f7 fd50 	bl	80007cc <__aeabi_ddiv>
 8008d2c:	4602      	mov	r2, r0
 8008d2e:	460b      	mov	r3, r1
 8008d30:	4610      	mov	r0, r2
 8008d32:	4619      	mov	r1, r3
 8008d34:	f7f7 fed0 	bl	8000ad8 <__aeabi_d2f>
 8008d38:	4603      	mov	r3, r0
 8008d3a:	6023      	str	r3, [r4, #0]
		*IMUConv++ = ((*IMU_raw_data++ << 8 + *IMU_raw_data++) / 326.8) + 25.0;							//in C
 8008d3c:	68bc      	ldr	r4, [r7, #8]
 8008d3e:	1d23      	adds	r3, r4, #4
 8008d40:	60bb      	str	r3, [r7, #8]
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	1c5a      	adds	r2, r3, #1
 8008d46:	60fa      	str	r2, [r7, #12]
 8008d48:	781b      	ldrb	r3, [r3, #0]
 8008d4a:	4619      	mov	r1, r3
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	1c5a      	adds	r2, r3, #1
 8008d50:	60fa      	str	r2, [r7, #12]
 8008d52:	781b      	ldrb	r3, [r3, #0]
 8008d54:	3308      	adds	r3, #8
 8008d56:	fa01 f303 	lsl.w	r3, r1, r3
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	f7f7 fba6 	bl	80004ac <__aeabi_i2d>
 8008d60:	a33f      	add	r3, pc, #252	; (adr r3, 8008e60 <convIMU+0x1f0>)
 8008d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d66:	f7f7 fd31 	bl	80007cc <__aeabi_ddiv>
 8008d6a:	4602      	mov	r2, r0
 8008d6c:	460b      	mov	r3, r1
 8008d6e:	4610      	mov	r0, r2
 8008d70:	4619      	mov	r1, r3
 8008d72:	f04f 0200 	mov.w	r2, #0
 8008d76:	4b3f      	ldr	r3, [pc, #252]	; (8008e74 <convIMU+0x204>)
 8008d78:	f7f7 fa4c 	bl	8000214 <__adddf3>
 8008d7c:	4602      	mov	r2, r0
 8008d7e:	460b      	mov	r3, r1
 8008d80:	4610      	mov	r0, r2
 8008d82:	4619      	mov	r1, r3
 8008d84:	f7f7 fea8 	bl	8000ad8 <__aeabi_d2f>
 8008d88:	4603      	mov	r3, r0
 8008d8a:	6023      	str	r3, [r4, #0]
		*IMUConv++ = (*IMU_raw_data++ << 8 + *IMU_raw_data++) / 32.8; 									//in dps
 8008d8c:	68bc      	ldr	r4, [r7, #8]
 8008d8e:	1d23      	adds	r3, r4, #4
 8008d90:	60bb      	str	r3, [r7, #8]
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	1c5a      	adds	r2, r3, #1
 8008d96:	60fa      	str	r2, [r7, #12]
 8008d98:	781b      	ldrb	r3, [r3, #0]
 8008d9a:	4619      	mov	r1, r3
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	1c5a      	adds	r2, r3, #1
 8008da0:	60fa      	str	r2, [r7, #12]
 8008da2:	781b      	ldrb	r3, [r3, #0]
 8008da4:	3308      	adds	r3, #8
 8008da6:	fa01 f303 	lsl.w	r3, r1, r3
 8008daa:	4618      	mov	r0, r3
 8008dac:	f7f7 fb7e 	bl	80004ac <__aeabi_i2d>
 8008db0:	a32d      	add	r3, pc, #180	; (adr r3, 8008e68 <convIMU+0x1f8>)
 8008db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008db6:	f7f7 fd09 	bl	80007cc <__aeabi_ddiv>
 8008dba:	4602      	mov	r2, r0
 8008dbc:	460b      	mov	r3, r1
 8008dbe:	4610      	mov	r0, r2
 8008dc0:	4619      	mov	r1, r3
 8008dc2:	f7f7 fe89 	bl	8000ad8 <__aeabi_d2f>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	6023      	str	r3, [r4, #0]
		*IMUConv++ = (*IMU_raw_data++ << 8 + *IMU_raw_data++) / 32.8;
 8008dca:	68bc      	ldr	r4, [r7, #8]
 8008dcc:	1d23      	adds	r3, r4, #4
 8008dce:	60bb      	str	r3, [r7, #8]
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	1c5a      	adds	r2, r3, #1
 8008dd4:	60fa      	str	r2, [r7, #12]
 8008dd6:	781b      	ldrb	r3, [r3, #0]
 8008dd8:	4619      	mov	r1, r3
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	1c5a      	adds	r2, r3, #1
 8008dde:	60fa      	str	r2, [r7, #12]
 8008de0:	781b      	ldrb	r3, [r3, #0]
 8008de2:	3308      	adds	r3, #8
 8008de4:	fa01 f303 	lsl.w	r3, r1, r3
 8008de8:	4618      	mov	r0, r3
 8008dea:	f7f7 fb5f 	bl	80004ac <__aeabi_i2d>
 8008dee:	a31e      	add	r3, pc, #120	; (adr r3, 8008e68 <convIMU+0x1f8>)
 8008df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008df4:	f7f7 fcea 	bl	80007cc <__aeabi_ddiv>
 8008df8:	4602      	mov	r2, r0
 8008dfa:	460b      	mov	r3, r1
 8008dfc:	4610      	mov	r0, r2
 8008dfe:	4619      	mov	r1, r3
 8008e00:	f7f7 fe6a 	bl	8000ad8 <__aeabi_d2f>
 8008e04:	4603      	mov	r3, r0
 8008e06:	6023      	str	r3, [r4, #0]
		*IMUConv++ = (*IMU_raw_data++ << 8 + *IMU_raw_data++) / 32.8;
 8008e08:	68bc      	ldr	r4, [r7, #8]
 8008e0a:	1d23      	adds	r3, r4, #4
 8008e0c:	60bb      	str	r3, [r7, #8]
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	1c5a      	adds	r2, r3, #1
 8008e12:	60fa      	str	r2, [r7, #12]
 8008e14:	781b      	ldrb	r3, [r3, #0]
 8008e16:	4619      	mov	r1, r3
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	1c5a      	adds	r2, r3, #1
 8008e1c:	60fa      	str	r2, [r7, #12]
 8008e1e:	781b      	ldrb	r3, [r3, #0]
 8008e20:	3308      	adds	r3, #8
 8008e22:	fa01 f303 	lsl.w	r3, r1, r3
 8008e26:	4618      	mov	r0, r3
 8008e28:	f7f7 fb40 	bl	80004ac <__aeabi_i2d>
 8008e2c:	a30e      	add	r3, pc, #56	; (adr r3, 8008e68 <convIMU+0x1f8>)
 8008e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e32:	f7f7 fccb 	bl	80007cc <__aeabi_ddiv>
 8008e36:	4602      	mov	r2, r0
 8008e38:	460b      	mov	r3, r1
 8008e3a:	4610      	mov	r0, r2
 8008e3c:	4619      	mov	r1, r3
 8008e3e:	f7f7 fe4b 	bl	8000ad8 <__aeabi_d2f>
 8008e42:	4603      	mov	r3, r0
 8008e44:	6023      	str	r3, [r4, #0]
	for(uint32_t i=0; i<cycle; i++){
 8008e46:	697b      	ldr	r3, [r7, #20]
 8008e48:	3301      	adds	r3, #1
 8008e4a:	617b      	str	r3, [r7, #20]
 8008e4c:	697a      	ldr	r2, [r7, #20]
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	429a      	cmp	r2, r3
 8008e52:	f4ff af16 	bcc.w	8008c82 <convIMU+0x12>
	}
}
 8008e56:	bf00      	nop
 8008e58:	371c      	adds	r7, #28
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bd90      	pop	{r4, r7, pc}
 8008e5e:	bf00      	nop
 8008e60:	cccccccd 	.word	0xcccccccd
 8008e64:	40746ccc 	.word	0x40746ccc
 8008e68:	66666666 	.word	0x66666666
 8008e6c:	40406666 	.word	0x40406666
 8008e70:	40a00000 	.word	0x40a00000
 8008e74:	40390000 	.word	0x40390000

08008e78 <initMAG>:

//Fct to initialize the MAG registers, see MAG.h for the details of the registers
//It take the NSS (port and pin) of the sensors and its SPI port connection
//return 1 if initialization is successful (all registers written correctly), 0 otherwise
uint32_t initMAG(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin,  SPI_HandleTypeDef *hspiN)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b088      	sub	sp, #32
 8008e7c:	af02      	add	r7, sp, #8
 8008e7e:	60f8      	str	r0, [r7, #12]
 8008e80:	460b      	mov	r3, r1
 8008e82:	607a      	str	r2, [r7, #4]
 8008e84:	817b      	strh	r3, [r7, #10]
	uint32_t verif = 0;
 8008e86:	2300      	movs	r3, #0
 8008e88:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	74fb      	strb	r3, [r7, #19]

	read8(LIS_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 8008e8e:	897a      	ldrh	r2, [r7, #10]
 8008e90:	f107 0113 	add.w	r1, r7, #19
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	9300      	str	r3, [sp, #0]
 8008e98:	4613      	mov	r3, r2
 8008e9a:	68fa      	ldr	r2, [r7, #12]
 8008e9c:	208f      	movs	r0, #143	; 0x8f
 8008e9e:	f001 f99d 	bl	800a1dc <read8>
	if(dataRead == LIS_ID){verif = 1;}
 8008ea2:	7cfb      	ldrb	r3, [r7, #19]
 8008ea4:	2b3d      	cmp	r3, #61	; 0x3d
 8008ea6:	d101      	bne.n	8008eac <initMAG+0x34>
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	617b      	str	r3, [r7, #20]

	write8(LIS_CTRL_REG2, LIS_RESET, NSS_GPIO_Port, NSS_Pin, hspiN);
 8008eac:	897a      	ldrh	r2, [r7, #10]
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	9300      	str	r3, [sp, #0]
 8008eb2:	4613      	mov	r3, r2
 8008eb4:	68fa      	ldr	r2, [r7, #12]
 8008eb6:	210c      	movs	r1, #12
 8008eb8:	2021      	movs	r0, #33	; 0x21
 8008eba:	f001 f950 	bl	800a15e <write8>
	HAL_Delay(10);
 8008ebe:	200a      	movs	r0, #10
 8008ec0:	f7f8 f8a4 	bl	800100c <HAL_Delay>
	if(write8(LIS_CTRL_REG1, LIS_UHP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8008ec4:	897a      	ldrh	r2, [r7, #10]
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	9300      	str	r3, [sp, #0]
 8008eca:	4613      	mov	r3, r2
 8008ecc:	68fa      	ldr	r2, [r7, #12]
 8008ece:	217e      	movs	r1, #126	; 0x7e
 8008ed0:	2020      	movs	r0, #32
 8008ed2:	f001 f944 	bl	800a15e <write8>
 8008ed6:	4603      	mov	r3, r0
 8008ed8:	2b01      	cmp	r3, #1
 8008eda:	d001      	beq.n	8008ee0 <initMAG+0x68>
 8008edc:	2300      	movs	r3, #0
 8008ede:	617b      	str	r3, [r7, #20]
	if(write8(LIS_CTRL_REG4, LIS_ZUHP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8008ee0:	897a      	ldrh	r2, [r7, #10]
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	9300      	str	r3, [sp, #0]
 8008ee6:	4613      	mov	r3, r2
 8008ee8:	68fa      	ldr	r2, [r7, #12]
 8008eea:	210e      	movs	r1, #14
 8008eec:	2023      	movs	r0, #35	; 0x23
 8008eee:	f001 f936 	bl	800a15e <write8>
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	2b01      	cmp	r3, #1
 8008ef6:	d001      	beq.n	8008efc <initMAG+0x84>
 8008ef8:	2300      	movs	r3, #0
 8008efa:	617b      	str	r3, [r7, #20]
	if(write8(LIS_CTRL_REG3, LIS_ACTIVATE, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8008efc:	897a      	ldrh	r2, [r7, #10]
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	9300      	str	r3, [sp, #0]
 8008f02:	4613      	mov	r3, r2
 8008f04:	68fa      	ldr	r2, [r7, #12]
 8008f06:	2100      	movs	r1, #0
 8008f08:	2022      	movs	r0, #34	; 0x22
 8008f0a:	f001 f928 	bl	800a15e <write8>
 8008f0e:	4603      	mov	r3, r0
 8008f10:	2b01      	cmp	r3, #1
 8008f12:	d001      	beq.n	8008f18 <initMAG+0xa0>
 8008f14:	2300      	movs	r3, #0
 8008f16:	617b      	str	r3, [r7, #20]

	return verif;
 8008f18:	697b      	ldr	r3, [r7, #20]
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	3718      	adds	r7, #24
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bd80      	pop	{r7, pc}

08008f22 <readMAG>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 29us
//Read MAG data registers
void readMAG(uint8_t *MAG_raw_data, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8008f22:	b580      	push	{r7, lr}
 8008f24:	b086      	sub	sp, #24
 8008f26:	af02      	add	r7, sp, #8
 8008f28:	60f8      	str	r0, [r7, #12]
 8008f2a:	60b9      	str	r1, [r7, #8]
 8008f2c:	603b      	str	r3, [r7, #0]
 8008f2e:	4613      	mov	r3, r2
 8008f30:	80fb      	strh	r3, [r7, #6]
	readN(LIS_DATA_REG, (uint8_t*) MAG_raw_data, 6, NSS_GPIO_Port, NSS_Pin, hspiN);
 8008f32:	683b      	ldr	r3, [r7, #0]
 8008f34:	9301      	str	r3, [sp, #4]
 8008f36:	88fb      	ldrh	r3, [r7, #6]
 8008f38:	9300      	str	r3, [sp, #0]
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	2206      	movs	r2, #6
 8008f3e:	68f9      	ldr	r1, [r7, #12]
 8008f40:	20e8      	movs	r0, #232	; 0xe8
 8008f42:	f001 f978 	bl	800a236 <readN>
}
 8008f46:	bf00      	nop
 8008f48:	3710      	adds	r7, #16
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	bd80      	pop	{r7, pc}
	...

08008f50 <convMAG>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 29us
//Convert data in Gauss (float)
void convMAG(uint8_t *MAG_raw_data, float *MAGConv)
{
 8008f50:	b590      	push	{r4, r7, lr}
 8008f52:	b083      	sub	sp, #12
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
 8008f58:	6039      	str	r1, [r7, #0]
	*MAGConv++ = (*MAG_raw_data++ << 8 + *MAG_raw_data++) / 6842.0; 		//in Gauss
 8008f5a:	683c      	ldr	r4, [r7, #0]
 8008f5c:	1d23      	adds	r3, r4, #4
 8008f5e:	603b      	str	r3, [r7, #0]
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	1c5a      	adds	r2, r3, #1
 8008f64:	607a      	str	r2, [r7, #4]
 8008f66:	781b      	ldrb	r3, [r3, #0]
 8008f68:	4619      	mov	r1, r3
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	1c5a      	adds	r2, r3, #1
 8008f6e:	607a      	str	r2, [r7, #4]
 8008f70:	781b      	ldrb	r3, [r3, #0]
 8008f72:	3308      	adds	r3, #8
 8008f74:	fa01 f303 	lsl.w	r3, r1, r3
 8008f78:	4618      	mov	r0, r3
 8008f7a:	f7f7 fa97 	bl	80004ac <__aeabi_i2d>
 8008f7e:	a326      	add	r3, pc, #152	; (adr r3, 8009018 <convMAG+0xc8>)
 8008f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f84:	f7f7 fc22 	bl	80007cc <__aeabi_ddiv>
 8008f88:	4602      	mov	r2, r0
 8008f8a:	460b      	mov	r3, r1
 8008f8c:	4610      	mov	r0, r2
 8008f8e:	4619      	mov	r1, r3
 8008f90:	f7f7 fda2 	bl	8000ad8 <__aeabi_d2f>
 8008f94:	4603      	mov	r3, r0
 8008f96:	6023      	str	r3, [r4, #0]
	*MAGConv++ = (*MAG_raw_data++ << 8 + *MAG_raw_data++) / 6842.0;
 8008f98:	683c      	ldr	r4, [r7, #0]
 8008f9a:	1d23      	adds	r3, r4, #4
 8008f9c:	603b      	str	r3, [r7, #0]
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	1c5a      	adds	r2, r3, #1
 8008fa2:	607a      	str	r2, [r7, #4]
 8008fa4:	781b      	ldrb	r3, [r3, #0]
 8008fa6:	4619      	mov	r1, r3
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	1c5a      	adds	r2, r3, #1
 8008fac:	607a      	str	r2, [r7, #4]
 8008fae:	781b      	ldrb	r3, [r3, #0]
 8008fb0:	3308      	adds	r3, #8
 8008fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	f7f7 fa78 	bl	80004ac <__aeabi_i2d>
 8008fbc:	a316      	add	r3, pc, #88	; (adr r3, 8009018 <convMAG+0xc8>)
 8008fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fc2:	f7f7 fc03 	bl	80007cc <__aeabi_ddiv>
 8008fc6:	4602      	mov	r2, r0
 8008fc8:	460b      	mov	r3, r1
 8008fca:	4610      	mov	r0, r2
 8008fcc:	4619      	mov	r1, r3
 8008fce:	f7f7 fd83 	bl	8000ad8 <__aeabi_d2f>
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	6023      	str	r3, [r4, #0]
	*MAGConv = (*MAG_raw_data++ << 8 + *MAG_raw_data) / 6842.0;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	1c5a      	adds	r2, r3, #1
 8008fda:	607a      	str	r2, [r7, #4]
 8008fdc:	781b      	ldrb	r3, [r3, #0]
 8008fde:	461a      	mov	r2, r3
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	781b      	ldrb	r3, [r3, #0]
 8008fe4:	3308      	adds	r3, #8
 8008fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8008fea:	4618      	mov	r0, r3
 8008fec:	f7f7 fa5e 	bl	80004ac <__aeabi_i2d>
 8008ff0:	a309      	add	r3, pc, #36	; (adr r3, 8009018 <convMAG+0xc8>)
 8008ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ff6:	f7f7 fbe9 	bl	80007cc <__aeabi_ddiv>
 8008ffa:	4603      	mov	r3, r0
 8008ffc:	460c      	mov	r4, r1
 8008ffe:	4618      	mov	r0, r3
 8009000:	4621      	mov	r1, r4
 8009002:	f7f7 fd69 	bl	8000ad8 <__aeabi_d2f>
 8009006:	4602      	mov	r2, r0
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	601a      	str	r2, [r3, #0]
}
 800900c:	bf00      	nop
 800900e:	370c      	adds	r7, #12
 8009010:	46bd      	mov	sp, r7
 8009012:	bd90      	pop	{r4, r7, pc}
 8009014:	f3af 8000 	nop.w
 8009018:	00000000 	.word	0x00000000
 800901c:	40baba00 	.word	0x40baba00

08009020 <readPITOT>:

#include "PITOT.h"

//Reads the data from the pitot tube
void readPITOT(uint8_t *PITOT_raw, I2C_HandleTypeDef *hi2cN)
{
 8009020:	b580      	push	{r7, lr}
 8009022:	b084      	sub	sp, #16
 8009024:	af02      	add	r7, sp, #8
 8009026:	6078      	str	r0, [r7, #4]
 8009028:	6039      	str	r1, [r7, #0]
	HAL_I2C_Master_Receive(hi2cN, PITOT_ADDRESS << 1,(uint8_t*) PITOT_raw, 2, 2); //need to left-shift the address
 800902a:	2302      	movs	r3, #2
 800902c:	9300      	str	r3, [sp, #0]
 800902e:	2302      	movs	r3, #2
 8009030:	687a      	ldr	r2, [r7, #4]
 8009032:	2150      	movs	r1, #80	; 0x50
 8009034:	6838      	ldr	r0, [r7, #0]
 8009036:	f7f9 fc85 	bl	8002944 <HAL_I2C_Master_Receive>
}
 800903a:	bf00      	nop
 800903c:	3708      	adds	r7, #8
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}
	...

08009044 <convSpeedPITOT>:


//Convert data of the PITOT tube in m/s  p = 1/2 * rho * U^2. This is a rough estimation, can be improved.
void convSpeedPITOT(uint8_t *PITOT_raw, float *speed)
{
 8009044:	b590      	push	{r4, r7, lr}
 8009046:	b089      	sub	sp, #36	; 0x24
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
 800904c:	6039      	str	r1, [r7, #0]
	uint16_t output;
	output = *PITOT_raw++ << 8 | *PITOT_raw;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	1c5a      	adds	r2, r3, #1
 8009052:	607a      	str	r2, [r7, #4]
 8009054:	781b      	ldrb	r3, [r3, #0]
 8009056:	021b      	lsls	r3, r3, #8
 8009058:	b21a      	sxth	r2, r3
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	781b      	ldrb	r3, [r3, #0]
 800905e:	b21b      	sxth	r3, r3
 8009060:	4313      	orrs	r3, r2
 8009062:	b21b      	sxth	r3, r3
 8009064:	83fb      	strh	r3, [r7, #30]

	//Convert first the raw data to pressure
	uint16_t output_min = 1638, output_max = 14745; //10% to 90% calibration with 2^14 counts
 8009066:	f240 6366 	movw	r3, #1638	; 0x666
 800906a:	83bb      	strh	r3, [r7, #28]
 800906c:	f643 1399 	movw	r3, #14745	; 0x3999
 8009070:	837b      	strh	r3, [r7, #26]
	float pressure = 0.0, pressure_min = 0.0, pressure_max = 5.0 * 34474; //in Pa (1 PSI = 34474 Pa)
 8009072:	f04f 0300 	mov.w	r3, #0
 8009076:	617b      	str	r3, [r7, #20]
 8009078:	f04f 0300 	mov.w	r3, #0
 800907c:	613b      	str	r3, [r7, #16]
 800907e:	4b20      	ldr	r3, [pc, #128]	; (8009100 <convSpeedPITOT+0xbc>)
 8009080:	60fb      	str	r3, [r7, #12]
	pressure = (((float)(output - output_min))*(pressure_max - pressure_min) / (float)(output_max - output_min)) + pressure_min;
 8009082:	8bfa      	ldrh	r2, [r7, #30]
 8009084:	8bbb      	ldrh	r3, [r7, #28]
 8009086:	1ad3      	subs	r3, r2, r3
 8009088:	ee07 3a90 	vmov	s15, r3
 800908c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009090:	edd7 6a03 	vldr	s13, [r7, #12]
 8009094:	edd7 7a04 	vldr	s15, [r7, #16]
 8009098:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800909c:	ee67 6a27 	vmul.f32	s13, s14, s15
 80090a0:	8b7a      	ldrh	r2, [r7, #26]
 80090a2:	8bbb      	ldrh	r3, [r7, #28]
 80090a4:	1ad3      	subs	r3, r2, r3
 80090a6:	ee07 3a90 	vmov	s15, r3
 80090aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80090ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80090b2:	edd7 7a04 	vldr	s15, [r7, #16]
 80090b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80090ba:	edc7 7a05 	vstr	s15, [r7, #20]

	//Convert the pressure to velocity
	float rho = 1.225;
 80090be:	4b11      	ldr	r3, [pc, #68]	; (8009104 <convSpeedPITOT+0xc0>)
 80090c0:	60bb      	str	r3, [r7, #8]
	*speed = sqrt(2*pressure/rho);	//sqrt is slow, rho=1.225 can surely be better tuned
 80090c2:	edd7 7a05 	vldr	s15, [r7, #20]
 80090c6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80090ca:	edd7 7a02 	vldr	s15, [r7, #8]
 80090ce:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80090d2:	ee16 0a90 	vmov	r0, s13
 80090d6:	f7f7 f9fb 	bl	80004d0 <__aeabi_f2d>
 80090da:	4603      	mov	r3, r0
 80090dc:	460c      	mov	r4, r1
 80090de:	ec44 3b10 	vmov	d0, r3, r4
 80090e2:	f001 fefd 	bl	800aee0 <sqrt>
 80090e6:	ec54 3b10 	vmov	r3, r4, d0
 80090ea:	4618      	mov	r0, r3
 80090ec:	4621      	mov	r1, r4
 80090ee:	f7f7 fcf3 	bl	8000ad8 <__aeabi_d2f>
 80090f2:	4602      	mov	r2, r0
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	601a      	str	r2, [r3, #0]
}
 80090f8:	bf00      	nop
 80090fa:	3724      	adds	r7, #36	; 0x24
 80090fc:	46bd      	mov	sp, r7
 80090fe:	bd90      	pop	{r4, r7, pc}
 8009100:	48285480 	.word	0x48285480
 8009104:	3f9ccccd 	.word	0x3f9ccccd

08009108 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b082      	sub	sp, #8
 800910c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800910e:	2300      	movs	r3, #0
 8009110:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8009112:	f000 f879 	bl	8009208 <BSP_SD_IsDetected>
 8009116:	4603      	mov	r3, r0
 8009118:	2b01      	cmp	r3, #1
 800911a:	d001      	beq.n	8009120 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800911c:	2301      	movs	r3, #1
 800911e:	e012      	b.n	8009146 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8009120:	480b      	ldr	r0, [pc, #44]	; (8009150 <BSP_SD_Init+0x48>)
 8009122:	f7fb fae6 	bl	80046f2 <HAL_SD_Init>
 8009126:	4603      	mov	r3, r0
 8009128:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800912a:	79fb      	ldrb	r3, [r7, #7]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d109      	bne.n	8009144 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8009130:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009134:	4806      	ldr	r0, [pc, #24]	; (8009150 <BSP_SD_Init+0x48>)
 8009136:	f7fc f8b7 	bl	80052a8 <HAL_SD_ConfigWideBusOperation>
 800913a:	4603      	mov	r3, r0
 800913c:	2b00      	cmp	r3, #0
 800913e:	d001      	beq.n	8009144 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8009140:	2301      	movs	r3, #1
 8009142:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8009144:	79fb      	ldrb	r3, [r7, #7]
}
 8009146:	4618      	mov	r0, r3
 8009148:	3708      	adds	r7, #8
 800914a:	46bd      	mov	sp, r7
 800914c:	bd80      	pop	{r7, pc}
 800914e:	bf00      	nop
 8009150:	2000251c 	.word	0x2000251c

08009154 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read 
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b088      	sub	sp, #32
 8009158:	af02      	add	r7, sp, #8
 800915a:	60f8      	str	r0, [r7, #12]
 800915c:	60b9      	str	r1, [r7, #8]
 800915e:	607a      	str	r2, [r7, #4]
 8009160:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8009162:	2300      	movs	r3, #0
 8009164:	75fb      	strb	r3, [r7, #23]
  
  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	9300      	str	r3, [sp, #0]
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	68ba      	ldr	r2, [r7, #8]
 800916e:	68f9      	ldr	r1, [r7, #12]
 8009170:	4806      	ldr	r0, [pc, #24]	; (800918c <BSP_SD_ReadBlocks+0x38>)
 8009172:	f7fb fb45 	bl	8004800 <HAL_SD_ReadBlocks>
 8009176:	4603      	mov	r3, r0
 8009178:	2b00      	cmp	r3, #0
 800917a:	d001      	beq.n	8009180 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800917c:	2301      	movs	r3, #1
 800917e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;  
 8009180:	7dfb      	ldrb	r3, [r7, #23]
}
 8009182:	4618      	mov	r0, r3
 8009184:	3718      	adds	r7, #24
 8009186:	46bd      	mov	sp, r7
 8009188:	bd80      	pop	{r7, pc}
 800918a:	bf00      	nop
 800918c:	2000251c 	.word	0x2000251c

08009190 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8009190:	b580      	push	{r7, lr}
 8009192:	b088      	sub	sp, #32
 8009194:	af02      	add	r7, sp, #8
 8009196:	60f8      	str	r0, [r7, #12]
 8009198:	60b9      	str	r1, [r7, #8]
 800919a:	607a      	str	r2, [r7, #4]
 800919c:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800919e:	2300      	movs	r3, #0
 80091a0:	75fb      	strb	r3, [r7, #23]
  
  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK) 
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	9300      	str	r3, [sp, #0]
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	68ba      	ldr	r2, [r7, #8]
 80091aa:	68f9      	ldr	r1, [r7, #12]
 80091ac:	4806      	ldr	r0, [pc, #24]	; (80091c8 <BSP_SD_WriteBlocks+0x38>)
 80091ae:	f7fb fcbd 	bl	8004b2c <HAL_SD_WriteBlocks>
 80091b2:	4603      	mov	r3, r0
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d001      	beq.n	80091bc <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 80091b8:	2301      	movs	r3, #1
 80091ba:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;  
 80091bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80091be:	4618      	mov	r0, r3
 80091c0:	3718      	adds	r7, #24
 80091c2:	46bd      	mov	sp, r7
 80091c4:	bd80      	pop	{r7, pc}
 80091c6:	bf00      	nop
 80091c8:	2000251c 	.word	0x2000251c

080091cc <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
uint8_t BSP_SD_GetCardState(void)
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80091d0:	4805      	ldr	r0, [pc, #20]	; (80091e8 <BSP_SD_GetCardState+0x1c>)
 80091d2:	f7fc f8e5 	bl	80053a0 <HAL_SD_GetCardState>
 80091d6:	4603      	mov	r3, r0
 80091d8:	2b04      	cmp	r3, #4
 80091da:	bf14      	ite	ne
 80091dc:	2301      	movne	r3, #1
 80091de:	2300      	moveq	r3, #0
 80091e0:	b2db      	uxtb	r3, r3
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	bd80      	pop	{r7, pc}
 80091e6:	bf00      	nop
 80091e8:	2000251c 	.word	0x2000251c

080091ec <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b082      	sub	sp, #8
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 80091f4:	6879      	ldr	r1, [r7, #4]
 80091f6:	4803      	ldr	r0, [pc, #12]	; (8009204 <BSP_SD_GetCardInfo+0x18>)
 80091f8:	f7fc f82a 	bl	8005250 <HAL_SD_GetCardInfo>
}
 80091fc:	bf00      	nop
 80091fe:	3708      	adds	r7, #8
 8009200:	46bd      	mov	sp, r7
 8009202:	bd80      	pop	{r7, pc}
 8009204:	2000251c 	.word	0x2000251c

08009208 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
 8009208:	b480      	push	{r7}
 800920a:	b083      	sub	sp, #12
 800920c:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800920e:	2301      	movs	r3, #1
 8009210:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */    	

  return status;
 8009212:	79fb      	ldrb	r3, [r7, #7]
 8009214:	b2db      	uxtb	r3, r3
}
 8009216:	4618      	mov	r0, r3
 8009218:	370c      	adds	r7, #12
 800921a:	46bd      	mov	sp, r7
 800921c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009220:	4770      	bx	lr
	...

08009224 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8009224:	b580      	push	{r7, lr}
 8009226:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8009228:	4904      	ldr	r1, [pc, #16]	; (800923c <MX_FATFS_Init+0x18>)
 800922a:	4805      	ldr	r0, [pc, #20]	; (8009240 <MX_FATFS_Init+0x1c>)
 800922c:	f7fe fee4 	bl	8007ff8 <FATFS_LinkDriver>
 8009230:	4603      	mov	r3, r0
 8009232:	461a      	mov	r2, r3
 8009234:	4b03      	ldr	r3, [pc, #12]	; (8009244 <MX_FATFS_Init+0x20>)
 8009236:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8009238:	bf00      	nop
 800923a:	bd80      	pop	{r7, pc}
 800923c:	200000c8 	.word	0x200000c8
 8009240:	0800b118 	.word	0x0800b118
 8009244:	200000c4 	.word	0x200000c4

08009248 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8009248:	b5f0      	push	{r4, r5, r6, r7, lr}
 800924a:	f2ad 7d1c 	subw	sp, sp, #1820	; 0x71c
 800924e:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN 1 */
	uint32_t readPinPlug = 0;
 8009250:	2300      	movs	r3, #0
 8009252:	f8c7 36f8 	str.w	r3, [r7, #1784]	; 0x6f8
	uint32_t timerPostLaunch = 0;
 8009256:	2300      	movs	r3, #0
 8009258:	f8c7 36f4 	str.w	r3, [r7, #1780]	; 0x6f4
	ArrayRaw DataRawArray = {0};
 800925c:	f207 530c 	addw	r3, r7, #1292	; 0x50c
 8009260:	4618      	mov	r0, r3
 8009262:	f44f 73ee 	mov.w	r3, #476	; 0x1dc
 8009266:	461a      	mov	r2, r3
 8009268:	2100      	movs	r1, #0
 800926a:	f001 fe30 	bl	800aece <memset>
	ArrayRaw *pointDataRawArray = &DataRawArray;
 800926e:	f207 530c 	addw	r3, r7, #1292	; 0x50c
 8009272:	f8c7 36f0 	str.w	r3, [r7, #1776]	; 0x6f0
	ArrayRaw DataRawArrayFreez = {0};
 8009276:	f507 734c 	add.w	r3, r7, #816	; 0x330
 800927a:	4618      	mov	r0, r3
 800927c:	f44f 73ee 	mov.w	r3, #476	; 0x1dc
 8009280:	461a      	mov	r2, r3
 8009282:	2100      	movs	r1, #0
 8009284:	f001 fe23 	bl	800aece <memset>
	ArrayRaw *pointDataRawArrayFreez = &DataRawArrayFreez;
 8009288:	f507 734c 	add.w	r3, r7, #816	; 0x330
 800928c:	f8c7 36ec 	str.w	r3, [r7, #1772]	; 0x6ec
	ArrayConv DataConvArray = {{0.0}};
 8009290:	463b      	mov	r3, r7
 8009292:	4618      	mov	r0, r3
 8009294:	f44f 734c 	mov.w	r3, #816	; 0x330
 8009298:	461a      	mov	r2, r3
 800929a:	2100      	movs	r1, #0
 800929c:	f001 fe17 	bl	800aece <memset>
	ArrayRaw *pointDataConvArray = &DataConvArray;
 80092a0:	463b      	mov	r3, r7
 80092a2:	f8c7 36e8 	str.w	r3, [r7, #1768]	; 0x6e8
	uint32_t epoch = 0;
 80092a6:	2300      	movs	r3, #0
 80092a8:	f8c7 36fc 	str.w	r3, [r7, #1788]	; 0x6fc
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80092ac:	f7f7 fe3c 	bl	8000f28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80092b0:	f000 f99c 	bl	80095ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80092b4:	f000 fd12 	bl	8009cdc <MX_GPIO_Init>
  MX_DMA_Init();
 80092b8:	f000 fcaa 	bl	8009c10 <MX_DMA_Init>
  MX_SPI2_Init();
 80092bc:	f000 fb76 	bl	80099ac <MX_SPI2_Init>
  MX_SPI3_Init();
 80092c0:	f000 fbaa 	bl	8009a18 <MX_SPI3_Init>
  MX_I2C1_Init();
 80092c4:	f000 faca 	bl	800985c <MX_I2C1_Init>
  MX_ADC1_Init();
 80092c8:	f000 fa24 	bl	8009714 <MX_ADC1_Init>
  MX_ADC2_Init();
 80092cc:	f000 fa74 	bl	80097b8 <MX_ADC2_Init>
  MX_RTC_Init();
 80092d0:	f000 faf2 	bl	80098b8 <MX_RTC_Init>
  MX_SDIO_SD_Init();
 80092d4:	f000 fb4a 	bl	800996c <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 80092d8:	f7ff ffa4 	bl	8009224 <MX_FATFS_Init>
  MX_TIM2_Init();
 80092dc:	f000 fbd2 	bl	8009a84 <MX_TIM2_Init>
  MX_TIM3_Init();
 80092e0:	f000 fc1e 	bl	8009b20 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 80092e4:	f000 fc6a 	bl	8009bbc <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
   //HAL_TIM_Base_Start_IT(&htim3);																//timer for the sampling
   err_msg |= sensorsInitialization(&Bmp2, &Bmp3);												//Initialization of sensors (IMU,BMP,MAG)
 80092e8:	49ae      	ldr	r1, [pc, #696]	; (80095a4 <main+0x35c>)
 80092ea:	48af      	ldr	r0, [pc, #700]	; (80095a8 <main+0x360>)
 80092ec:	f000 fe2e 	bl	8009f4c <sensorsInitialization>
 80092f0:	4602      	mov	r2, r0
 80092f2:	4bae      	ldr	r3, [pc, #696]	; (80095ac <main+0x364>)
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	4313      	orrs	r3, r2
 80092f8:	4aac      	ldr	r2, [pc, #688]	; (80095ac <main+0x364>)
 80092fa:	6013      	str	r3, [r2, #0]
   if(HAL_ADC_Start_DMA(&hadc1, (uint16_t*) pointDataRawArray->Battery1, 1) != HAL_OK){err_msg |= ERR_INIT_ADC;}		//Initialization ADC1 (reading voltage Vbat1)
 80092fc:	f8d7 36f0 	ldr.w	r3, [r7, #1776]	; 0x6f0
 8009300:	f8b3 3124 	ldrh.w	r3, [r3, #292]	; 0x124
 8009304:	2201      	movs	r2, #1
 8009306:	4619      	mov	r1, r3
 8009308:	48a9      	ldr	r0, [pc, #676]	; (80095b0 <main+0x368>)
 800930a:	f7f7 ffab 	bl	8001264 <HAL_ADC_Start_DMA>
 800930e:	4603      	mov	r3, r0
 8009310:	2b00      	cmp	r3, #0
 8009312:	d005      	beq.n	8009320 <main+0xd8>
 8009314:	4ba5      	ldr	r3, [pc, #660]	; (80095ac <main+0x364>)
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	f043 0320 	orr.w	r3, r3, #32
 800931c:	4aa3      	ldr	r2, [pc, #652]	; (80095ac <main+0x364>)
 800931e:	6013      	str	r3, [r2, #0]
   if(HAL_ADC_Start_DMA(&hadc2, (uint16_t*) pointDataRawArray->Battery2, 1) != HAL_OK){err_msg |= ERR_INIT_ADC;}		//Initialization ADC2 (reading voltage Vbat2)
 8009320:	f8d7 36f0 	ldr.w	r3, [r7, #1776]	; 0x6f0
 8009324:	f8b3 3126 	ldrh.w	r3, [r3, #294]	; 0x126
 8009328:	2201      	movs	r2, #1
 800932a:	4619      	mov	r1, r3
 800932c:	48a1      	ldr	r0, [pc, #644]	; (80095b4 <main+0x36c>)
 800932e:	f7f7 ff99 	bl	8001264 <HAL_ADC_Start_DMA>
 8009332:	4603      	mov	r3, r0
 8009334:	2b00      	cmp	r3, #0
 8009336:	d005      	beq.n	8009344 <main+0xfc>
 8009338:	4b9c      	ldr	r3, [pc, #624]	; (80095ac <main+0x364>)
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f043 0320 	orr.w	r3, r3, #32
 8009340:	4a9a      	ldr	r2, [pc, #616]	; (80095ac <main+0x364>)
 8009342:	6013      	str	r3, [r2, #0]
			   readPinPlug &= HAL_GPIO_ReadPin(LIFTOFF_UMB_GPIO_Port, LIFTOFF_UMB_Pin);
			   HAL_Delay(10);
	   }
   }
   */
   clearFIFO(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3);		//clear the FIFO of the IMU
 8009344:	4a9c      	ldr	r2, [pc, #624]	; (80095b8 <main+0x370>)
 8009346:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800934a:	489c      	ldr	r0, [pc, #624]	; (80095bc <main+0x374>)
 800934c:	f7ff fbe6 	bl	8008b1c <clearFIFO>
   clearFIFO(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2); 	//clear the FIFO of the IMU
 8009350:	4a9b      	ldr	r2, [pc, #620]	; (80095c0 <main+0x378>)
 8009352:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009356:	4899      	ldr	r0, [pc, #612]	; (80095bc <main+0x374>)
 8009358:	f7ff fbe0 	bl	8008b1c <clearFIFO>
   arm = 1;
 800935c:	4b99      	ldr	r3, [pc, #612]	; (80095c4 <main+0x37c>)
 800935e:	2201      	movs	r2, #1
 8009360:	601a      	str	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  while(sample == 0); 												//Wait till new sample time (change by interrupt)
 8009362:	bf00      	nop
 8009364:	4b98      	ldr	r3, [pc, #608]	; (80095c8 <main+0x380>)
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d0fb      	beq.n	8009364 <main+0x11c>
	  htim3.Instance->CNT = 0;											//put back the CNT from timer3 (for sampling) to zero
 800936c:	4b97      	ldr	r3, [pc, #604]	; (80095cc <main+0x384>)
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	2200      	movs	r2, #0
 8009372:	625a      	str	r2, [r3, #36]	; 0x24
	  sample = 0;
 8009374:	4b94      	ldr	r3, [pc, #592]	; (80095c8 <main+0x380>)
 8009376:	2200      	movs	r2, #0
 8009378:	601a      	str	r2, [r3, #0]
	  epoch++;
 800937a:	f8d7 36fc 	ldr.w	r3, [r7, #1788]	; 0x6fc
 800937e:	3301      	adds	r3, #1
 8009380:	f8c7 36fc 	str.w	r3, [r7, #1788]	; 0x6fc
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN); 					//sTime.Hours .Minutes .Seconds .SubSeconds (up to 256).
 8009384:	2200      	movs	r2, #0
 8009386:	4992      	ldr	r1, [pc, #584]	; (80095d0 <main+0x388>)
 8009388:	4892      	ldr	r0, [pc, #584]	; (80095d4 <main+0x38c>)
 800938a:	f7fb f81d 	bl	80043c8 <HAL_RTC_GetTime>
	  timerPostLaunch = __HAL_TIM_GET_COUNTER(&htim2);					//Check time (counter) post launch
 800938e:	4b92      	ldr	r3, [pc, #584]	; (80095d8 <main+0x390>)
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009394:	f8c7 36f4 	str.w	r3, [r7, #1780]	; 0x6f4

	  readIMU((uint8_t*) pointDataRawArray->IMU3, WATERMARK_IMU3, NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi2);
 8009398:	f8d7 06f0 	ldr.w	r0, [r7, #1776]	; 0x6f0
 800939c:	4b88      	ldr	r3, [pc, #544]	; (80095c0 <main+0x378>)
 800939e:	9300      	str	r3, [sp, #0]
 80093a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80093a4:	4a85      	ldr	r2, [pc, #532]	; (80095bc <main+0x374>)
 80093a6:	f44f 718c 	mov.w	r1, #280	; 0x118
 80093aa:	f7ff fc14 	bl	8008bd6 <readIMU>
	  readIMU((uint8_t*) pointDataRawArray->IMU2, WATERMARK_IMU2, NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi3);
 80093ae:	f8d7 36f0 	ldr.w	r3, [r7, #1776]	; 0x6f0
 80093b2:	f503 7094 	add.w	r0, r3, #296	; 0x128
 80093b6:	4b80      	ldr	r3, [pc, #512]	; (80095b8 <main+0x370>)
 80093b8:	9300      	str	r3, [sp, #0]
 80093ba:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80093be:	4a7f      	ldr	r2, [pc, #508]	; (80095bc <main+0x374>)
 80093c0:	2170      	movs	r1, #112	; 0x70
 80093c2:	f7ff fc08 	bl	8008bd6 <readIMU>

	  DataRawArray.RTC_field[0] = sTime.Hours;								//Put RTC in the frame
 80093c6:	4b82      	ldr	r3, [pc, #520]	; (80095d0 <main+0x388>)
 80093c8:	781a      	ldrb	r2, [r3, #0]
 80093ca:	f207 530c 	addw	r3, r7, #1292	; 0x50c
 80093ce:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
	  DataRawArray.RTC_field[1] = sTime.Minutes;
 80093d2:	4b7f      	ldr	r3, [pc, #508]	; (80095d0 <main+0x388>)
 80093d4:	785a      	ldrb	r2, [r3, #1]
 80093d6:	f207 530c 	addw	r3, r7, #1292	; 0x50c
 80093da:	f883 211d 	strb.w	r2, [r3, #285]	; 0x11d
	  DataRawArray.RTC_field[2] = sTime.Seconds;
 80093de:	4b7c      	ldr	r3, [pc, #496]	; (80095d0 <main+0x388>)
 80093e0:	789a      	ldrb	r2, [r3, #2]
 80093e2:	f207 530c 	addw	r3, r7, #1292	; 0x50c
 80093e6:	f883 211e 	strb.w	r2, [r3, #286]	; 0x11e
	  DataRawArray.RTC_field[3] = (uint8_t) sTime.SubSeconds;
 80093ea:	4b79      	ldr	r3, [pc, #484]	; (80095d0 <main+0x388>)
 80093ec:	685b      	ldr	r3, [r3, #4]
 80093ee:	b2da      	uxtb	r2, r3
 80093f0:	f207 530c 	addw	r3, r7, #1292	; 0x50c
 80093f4:	f883 211f 	strb.w	r2, [r3, #287]	; 0x11f
	  DataRawArray.Timer = timerPostLaunch;
 80093f8:	f207 530c 	addw	r3, r7, #1292	; 0x50c
 80093fc:	f8d7 26f4 	ldr.w	r2, [r7, #1780]	; 0x6f4
 8009400:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120

	  convertSensors((ArrayConv*)pointDataConvArray, (ArrayRaw*)pointDataRawArrayFreez);	//Convert the Data if needed (IMU-BMP-MAG-PITOT)
 8009404:	f8d7 16ec 	ldr.w	r1, [r7, #1772]	; 0x6ec
 8009408:	f8d7 06e8 	ldr.w	r0, [r7, #1768]	; 0x6e8
 800940c:	f000 fe0a 	bl	800a024 <convertSensors>
	  //Process GPS raw data to float

	  while(hspi2.State != HAL_SPI_STATE_READY){err_msg |= WAIT_IMU2_FINISH_BEFORE_GPS;}
 8009410:	e005      	b.n	800941e <main+0x1d6>
 8009412:	4b66      	ldr	r3, [pc, #408]	; (80095ac <main+0x364>)
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800941a:	4a64      	ldr	r2, [pc, #400]	; (80095ac <main+0x364>)
 800941c:	6013      	str	r3, [r2, #0]
 800941e:	4b68      	ldr	r3, [pc, #416]	; (80095c0 <main+0x378>)
 8009420:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009424:	b2db      	uxtb	r3, r3
 8009426:	2b01      	cmp	r3, #1
 8009428:	d1f3      	bne.n	8009412 <main+0x1ca>
	  if(epoch == 5){
 800942a:	f8d7 36fc 	ldr.w	r3, [r7, #1788]	; 0x6fc
 800942e:	2b05      	cmp	r3, #5
 8009430:	d108      	bne.n	8009444 <main+0x1fc>
		  epoch = 0;
 8009432:	2300      	movs	r3, #0
 8009434:	f8c7 36fc 	str.w	r3, [r7, #1788]	; 0x6fc
		  DataRawArray.FrameNumber = 2;
 8009438:	f207 530c 	addw	r3, r7, #1292	; 0x50c
 800943c:	2202      	movs	r2, #2
 800943e:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
 8009442:	e004      	b.n	800944e <main+0x206>
		  //READ GPS DMA			----- ADD THIS -----
	  }
	  else{DataRawArray.FrameNumber = 1;}
 8009444:	f207 530c 	addw	r3, r7, #1292	; 0x50c
 8009448:	2201      	movs	r2, #1
 800944a:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118

	  //DETECT APOGEE FUNCTION		----- ADD THIS -----

	  HAL_ADC_Start(&hadc1);												//Read battery voltage1, put in Vbat1
 800944e:	4858      	ldr	r0, [pc, #352]	; (80095b0 <main+0x368>)
 8009450:	f7f7 fe42 	bl	80010d8 <HAL_ADC_Start>
	  HAL_ADC_Start(&hadc2);												//Read battery voltage2, put in Vbat2
 8009454:	4857      	ldr	r0, [pc, #348]	; (80095b4 <main+0x36c>)
 8009456:	f7f7 fe3f 	bl	80010d8 <HAL_ADC_Start>

	  readPITOT((uint8_t*) pointDataRawArray->PITOT, &hi2c1);
 800945a:	f8d7 36f0 	ldr.w	r3, [r7, #1776]	; 0x6f0
 800945e:	f503 73d7 	add.w	r3, r3, #430	; 0x1ae
 8009462:	495e      	ldr	r1, [pc, #376]	; (80095dc <main+0x394>)
 8009464:	4618      	mov	r0, r3
 8009466:	f7ff fddb 	bl	8009020 <readPITOT>

	  while(hspi3.State != HAL_SPI_STATE_READY){err_msg |= WAIT_IMU3_FINISH_BEFORE_BMP3;}
 800946a:	e005      	b.n	8009478 <main+0x230>
 800946c:	4b4f      	ldr	r3, [pc, #316]	; (80095ac <main+0x364>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009474:	4a4d      	ldr	r2, [pc, #308]	; (80095ac <main+0x364>)
 8009476:	6013      	str	r3, [r2, #0]
 8009478:	4b4f      	ldr	r3, [pc, #316]	; (80095b8 <main+0x370>)
 800947a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800947e:	b2db      	uxtb	r3, r3
 8009480:	2b01      	cmp	r3, #1
 8009482:	d1f3      	bne.n	800946c <main+0x224>
	  readBMPCal((int32_t*) pointDataRawArray->BMP3, Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
 8009484:	f8d7 36f0 	ldr.w	r3, [r7, #1776]	; 0x6f0
 8009488:	f503 75d0 	add.w	r5, r3, #416	; 0x1a0
 800948c:	4b45      	ldr	r3, [pc, #276]	; (80095a4 <main+0x35c>)
 800948e:	4a4a      	ldr	r2, [pc, #296]	; (80095b8 <main+0x370>)
 8009490:	9205      	str	r2, [sp, #20]
 8009492:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8009496:	9204      	str	r2, [sp, #16]
 8009498:	4a51      	ldr	r2, [pc, #324]	; (80095e0 <main+0x398>)
 800949a:	9203      	str	r2, [sp, #12]
 800949c:	681a      	ldr	r2, [r3, #0]
 800949e:	f04f 0c00 	mov.w	ip, #0
 80094a2:	4694      	mov	ip, r2
 80094a4:	685a      	ldr	r2, [r3, #4]
 80094a6:	f04f 0e00 	mov.w	lr, #0
 80094aa:	4696      	mov	lr, r2
 80094ac:	689a      	ldr	r2, [r3, #8]
 80094ae:	2600      	movs	r6, #0
 80094b0:	4616      	mov	r6, r2
 80094b2:	466c      	mov	r4, sp
 80094b4:	330c      	adds	r3, #12
 80094b6:	6818      	ldr	r0, [r3, #0]
 80094b8:	6859      	ldr	r1, [r3, #4]
 80094ba:	689a      	ldr	r2, [r3, #8]
 80094bc:	c407      	stmia	r4!, {r0, r1, r2}
 80094be:	4661      	mov	r1, ip
 80094c0:	4672      	mov	r2, lr
 80094c2:	4633      	mov	r3, r6
 80094c4:	4628      	mov	r0, r5
 80094c6:	f7ff f921 	bl	800870c <readBMPCal>
	  while(hspi2.State != HAL_SPI_STATE_READY){err_msg |= WAIT_GPS_FINISH_BEFORE_BMP2};
 80094ca:	e005      	b.n	80094d8 <main+0x290>
 80094cc:	4b37      	ldr	r3, [pc, #220]	; (80095ac <main+0x364>)
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80094d4:	4a35      	ldr	r2, [pc, #212]	; (80095ac <main+0x364>)
 80094d6:	6013      	str	r3, [r2, #0]
 80094d8:	4b39      	ldr	r3, [pc, #228]	; (80095c0 <main+0x378>)
 80094da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80094de:	b2db      	uxtb	r3, r3
 80094e0:	2b01      	cmp	r3, #1
 80094e2:	d1f3      	bne.n	80094cc <main+0x284>
	  readBMPCal((int32_t*) pointDataRawArray->BMP2, Bmp2, NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2);
 80094e4:	f8d7 36f0 	ldr.w	r3, [r7, #1776]	; 0x6f0
 80094e8:	f503 75cc 	add.w	r5, r3, #408	; 0x198
 80094ec:	4b2e      	ldr	r3, [pc, #184]	; (80095a8 <main+0x360>)
 80094ee:	4a34      	ldr	r2, [pc, #208]	; (80095c0 <main+0x378>)
 80094f0:	9205      	str	r2, [sp, #20]
 80094f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80094f6:	9204      	str	r2, [sp, #16]
 80094f8:	4a30      	ldr	r2, [pc, #192]	; (80095bc <main+0x374>)
 80094fa:	9203      	str	r2, [sp, #12]
 80094fc:	681a      	ldr	r2, [r3, #0]
 80094fe:	f04f 0c00 	mov.w	ip, #0
 8009502:	4694      	mov	ip, r2
 8009504:	685a      	ldr	r2, [r3, #4]
 8009506:	f04f 0e00 	mov.w	lr, #0
 800950a:	4696      	mov	lr, r2
 800950c:	689a      	ldr	r2, [r3, #8]
 800950e:	2600      	movs	r6, #0
 8009510:	4616      	mov	r6, r2
 8009512:	466c      	mov	r4, sp
 8009514:	330c      	adds	r3, #12
 8009516:	6818      	ldr	r0, [r3, #0]
 8009518:	6859      	ldr	r1, [r3, #4]
 800951a:	689a      	ldr	r2, [r3, #8]
 800951c:	c407      	stmia	r4!, {r0, r1, r2}
 800951e:	4661      	mov	r1, ip
 8009520:	4672      	mov	r2, lr
 8009522:	4633      	mov	r3, r6
 8009524:	4628      	mov	r0, r5
 8009526:	f7ff f8f1 	bl	800870c <readBMPCal>
	  readMAG((uint8_t*) pointDataRawArray->MAG, NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2);
 800952a:	f8d7 36f0 	ldr.w	r3, [r7, #1776]	; 0x6f0
 800952e:	f503 70d4 	add.w	r0, r3, #424	; 0x1a8
 8009532:	4b23      	ldr	r3, [pc, #140]	; (80095c0 <main+0x378>)
 8009534:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009538:	4920      	ldr	r1, [pc, #128]	; (80095bc <main+0x374>)
 800953a:	f7ff fcf2 	bl	8008f22 <readMAG>
	  while((hdma_adc1.State != HAL_DMA_STATE_READY) && (hdma_adc2.State != HAL_DMA_STATE_READY)){err_msg |= WAIT_ADC_TO_FINISH};
 800953e:	e005      	b.n	800954c <main+0x304>
 8009540:	4b1a      	ldr	r3, [pc, #104]	; (80095ac <main+0x364>)
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009548:	4a18      	ldr	r2, [pc, #96]	; (80095ac <main+0x364>)
 800954a:	6013      	str	r3, [r2, #0]
 800954c:	4b25      	ldr	r3, [pc, #148]	; (80095e4 <main+0x39c>)
 800954e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009552:	b2db      	uxtb	r3, r3
 8009554:	2b01      	cmp	r3, #1
 8009556:	d005      	beq.n	8009564 <main+0x31c>
 8009558:	4b23      	ldr	r3, [pc, #140]	; (80095e8 <main+0x3a0>)
 800955a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800955e:	b2db      	uxtb	r3, r3
 8009560:	2b01      	cmp	r3, #1
 8009562:	d1ed      	bne.n	8009540 <main+0x2f8>

	  DataRawArray.Err_msg = (uint16_t) err_msg;
 8009564:	4b11      	ldr	r3, [pc, #68]	; (80095ac <main+0x364>)
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	b29a      	uxth	r2, r3
 800956a:	f207 530c 	addw	r3, r7, #1292	; 0x50c
 800956e:	f8a3 211a 	strh.w	r2, [r3, #282]	; 0x11a
	  err_msg &= RESET_ERR_MSG;
 8009572:	4b0e      	ldr	r3, [pc, #56]	; (80095ac <main+0x364>)
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800957a:	4a0c      	ldr	r2, [pc, #48]	; (80095ac <main+0x364>)
 800957c:	6013      	str	r3, [r2, #0]
	  DataRawArrayFreez = DataRawArray;
 800957e:	f507 724c 	add.w	r2, r7, #816	; 0x330
 8009582:	f207 530c 	addw	r3, r7, #1292	; 0x50c
 8009586:	4610      	mov	r0, r2
 8009588:	4619      	mov	r1, r3
 800958a:	f44f 73ee 	mov.w	r3, #476	; 0x1dc
 800958e:	461a      	mov	r2, r3
 8009590:	f001 fc92 	bl	800aeb8 <memcpy>
	  memset(pointDataRawArray, 0, sizeof(DataRawArray));
 8009594:	f44f 72ee 	mov.w	r2, #476	; 0x1dc
 8009598:	2100      	movs	r1, #0
 800959a:	f8d7 06f0 	ldr.w	r0, [r7, #1776]	; 0x6f0
 800959e:	f001 fc96 	bl	800aece <memset>
	  while(sample == 0); 												//Wait till new sample time (change by interrupt)
 80095a2:	e6de      	b.n	8009362 <main+0x11a>
 80095a4:	200021e8 	.word	0x200021e8
 80095a8:	20002620 	.word	0x20002620
 80095ac:	200000bc 	.word	0x200000bc
 80095b0:	20002454 	.word	0x20002454
 80095b4:	20002200 	.word	0x20002200
 80095b8:	2000233c 	.word	0x2000233c
 80095bc:	40020000 	.word	0x40020000
 80095c0:	20002190 	.word	0x20002190
 80095c4:	200000b0 	.word	0x200000b0
 80095c8:	200000b8 	.word	0x200000b8
 80095cc:	200022fc 	.word	0x200022fc
 80095d0:	2000009c 	.word	0x2000009c
 80095d4:	200024fc 	.word	0x200024fc
 80095d8:	200025e0 	.word	0x200025e0
 80095dc:	20002248 	.word	0x20002248
 80095e0:	40020800 	.word	0x40020800
 80095e4:	2000249c 	.word	0x2000249c
 80095e8:	20002638 	.word	0x20002638

080095ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b0ac      	sub	sp, #176	; 0xb0
 80095f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80095f2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80095f6:	2234      	movs	r2, #52	; 0x34
 80095f8:	2100      	movs	r1, #0
 80095fa:	4618      	mov	r0, r3
 80095fc:	f001 fc67 	bl	800aece <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009600:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8009604:	2200      	movs	r2, #0
 8009606:	601a      	str	r2, [r3, #0]
 8009608:	605a      	str	r2, [r3, #4]
 800960a:	609a      	str	r2, [r3, #8]
 800960c:	60da      	str	r2, [r3, #12]
 800960e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009610:	f107 030c 	add.w	r3, r7, #12
 8009614:	225c      	movs	r2, #92	; 0x5c
 8009616:	2100      	movs	r1, #0
 8009618:	4618      	mov	r0, r3
 800961a:	f001 fc58 	bl	800aece <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800961e:	2300      	movs	r3, #0
 8009620:	60bb      	str	r3, [r7, #8]
 8009622:	4a3a      	ldr	r2, [pc, #232]	; (800970c <SystemClock_Config+0x120>)
 8009624:	4b39      	ldr	r3, [pc, #228]	; (800970c <SystemClock_Config+0x120>)
 8009626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009628:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800962c:	6413      	str	r3, [r2, #64]	; 0x40
 800962e:	4b37      	ldr	r3, [pc, #220]	; (800970c <SystemClock_Config+0x120>)
 8009630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009632:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009636:	60bb      	str	r3, [r7, #8]
 8009638:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800963a:	2300      	movs	r3, #0
 800963c:	607b      	str	r3, [r7, #4]
 800963e:	4a34      	ldr	r2, [pc, #208]	; (8009710 <SystemClock_Config+0x124>)
 8009640:	4b33      	ldr	r3, [pc, #204]	; (8009710 <SystemClock_Config+0x124>)
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8009648:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800964c:	6013      	str	r3, [r2, #0]
 800964e:	4b30      	ldr	r3, [pc, #192]	; (8009710 <SystemClock_Config+0x124>)
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8009656:	607b      	str	r3, [r7, #4]
 8009658:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 800965a:	2306      	movs	r3, #6
 800965c:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.LSEState = RCC_LSE_BYPASS;
 800965e:	2305      	movs	r3, #5
 8009660:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8009664:	2301      	movs	r3, #1
 8009666:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800966a:	2310      	movs	r3, #16
 800966c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009670:	2302      	movs	r3, #2
 8009672:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8009676:	2300      	movs	r3, #0
 8009678:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 8;
 800967c:	2308      	movs	r3, #8
 800967e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 100;
 8009682:	2364      	movs	r3, #100	; 0x64
 8009684:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8009688:	2302      	movs	r3, #2
 800968a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800968e:	2308      	movs	r3, #8
 8009690:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = 2;
 8009694:	2302      	movs	r3, #2
 8009696:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800969a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800969e:	4618      	mov	r0, r3
 80096a0:	f7fa faea 	bl	8003c78 <HAL_RCC_OscConfig>
 80096a4:	4603      	mov	r3, r0
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d001      	beq.n	80096ae <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80096aa:	f000 fd51 	bl	800a150 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80096ae:	230f      	movs	r3, #15
 80096b0:	66bb      	str	r3, [r7, #104]	; 0x68
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80096b2:	2302      	movs	r3, #2
 80096b4:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80096b6:	2300      	movs	r3, #0
 80096b8:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80096ba:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80096be:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80096c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80096c4:	67bb      	str	r3, [r7, #120]	; 0x78

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80096c6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80096ca:	2103      	movs	r1, #3
 80096cc:	4618      	mov	r0, r3
 80096ce:	f7f9 fd41 	bl	8003154 <HAL_RCC_ClockConfig>
 80096d2:	4603      	mov	r3, r0
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d001      	beq.n	80096dc <SystemClock_Config+0xf0>
  {
    Error_Handler();
 80096d8:	f000 fd3a 	bl	800a150 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_SDIO
 80096dc:	f44f 7348 	mov.w	r3, #800	; 0x320
 80096e0:	60fb      	str	r3, [r7, #12]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80096e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80096e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 80096e8:	2300      	movs	r3, #0
 80096ea:	663b      	str	r3, [r7, #96]	; 0x60
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 80096ec:	2300      	movs	r3, #0
 80096ee:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80096f0:	f107 030c 	add.w	r3, r7, #12
 80096f4:	4618      	mov	r0, r3
 80096f6:	f7f9 fe43 	bl	8003380 <HAL_RCCEx_PeriphCLKConfig>
 80096fa:	4603      	mov	r3, r0
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d001      	beq.n	8009704 <SystemClock_Config+0x118>
  {
    Error_Handler();
 8009700:	f000 fd26 	bl	800a150 <Error_Handler>
  }
}
 8009704:	bf00      	nop
 8009706:	37b0      	adds	r7, #176	; 0xb0
 8009708:	46bd      	mov	sp, r7
 800970a:	bd80      	pop	{r7, pc}
 800970c:	40023800 	.word	0x40023800
 8009710:	40007000 	.word	0x40007000

08009714 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8009714:	b580      	push	{r7, lr}
 8009716:	b084      	sub	sp, #16
 8009718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800971a:	463b      	mov	r3, r7
 800971c:	2200      	movs	r2, #0
 800971e:	601a      	str	r2, [r3, #0]
 8009720:	605a      	str	r2, [r3, #4]
 8009722:	609a      	str	r2, [r3, #8]
 8009724:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8009726:	4b21      	ldr	r3, [pc, #132]	; (80097ac <MX_ADC1_Init+0x98>)
 8009728:	4a21      	ldr	r2, [pc, #132]	; (80097b0 <MX_ADC1_Init+0x9c>)
 800972a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800972c:	4b1f      	ldr	r3, [pc, #124]	; (80097ac <MX_ADC1_Init+0x98>)
 800972e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8009732:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8009734:	4b1d      	ldr	r3, [pc, #116]	; (80097ac <MX_ADC1_Init+0x98>)
 8009736:	2200      	movs	r2, #0
 8009738:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800973a:	4b1c      	ldr	r3, [pc, #112]	; (80097ac <MX_ADC1_Init+0x98>)
 800973c:	2200      	movs	r2, #0
 800973e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8009740:	4b1a      	ldr	r3, [pc, #104]	; (80097ac <MX_ADC1_Init+0x98>)
 8009742:	2200      	movs	r2, #0
 8009744:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8009746:	4b19      	ldr	r3, [pc, #100]	; (80097ac <MX_ADC1_Init+0x98>)
 8009748:	2200      	movs	r2, #0
 800974a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800974e:	4b17      	ldr	r3, [pc, #92]	; (80097ac <MX_ADC1_Init+0x98>)
 8009750:	2200      	movs	r2, #0
 8009752:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8009754:	4b15      	ldr	r3, [pc, #84]	; (80097ac <MX_ADC1_Init+0x98>)
 8009756:	4a17      	ldr	r2, [pc, #92]	; (80097b4 <MX_ADC1_Init+0xa0>)
 8009758:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800975a:	4b14      	ldr	r3, [pc, #80]	; (80097ac <MX_ADC1_Init+0x98>)
 800975c:	2200      	movs	r2, #0
 800975e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8009760:	4b12      	ldr	r3, [pc, #72]	; (80097ac <MX_ADC1_Init+0x98>)
 8009762:	2201      	movs	r2, #1
 8009764:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8009766:	4b11      	ldr	r3, [pc, #68]	; (80097ac <MX_ADC1_Init+0x98>)
 8009768:	2200      	movs	r2, #0
 800976a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800976e:	4b0f      	ldr	r3, [pc, #60]	; (80097ac <MX_ADC1_Init+0x98>)
 8009770:	2201      	movs	r2, #1
 8009772:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8009774:	480d      	ldr	r0, [pc, #52]	; (80097ac <MX_ADC1_Init+0x98>)
 8009776:	f7f7 fc6b 	bl	8001050 <HAL_ADC_Init>
 800977a:	4603      	mov	r3, r0
 800977c:	2b00      	cmp	r3, #0
 800977e:	d001      	beq.n	8009784 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8009780:	f000 fce6 	bl	800a150 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8009784:	2309      	movs	r3, #9
 8009786:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8009788:	2301      	movs	r3, #1
 800978a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800978c:	2301      	movs	r3, #1
 800978e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009790:	463b      	mov	r3, r7
 8009792:	4619      	mov	r1, r3
 8009794:	4805      	ldr	r0, [pc, #20]	; (80097ac <MX_ADC1_Init+0x98>)
 8009796:	f7f7 fe75 	bl	8001484 <HAL_ADC_ConfigChannel>
 800979a:	4603      	mov	r3, r0
 800979c:	2b00      	cmp	r3, #0
 800979e:	d001      	beq.n	80097a4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80097a0:	f000 fcd6 	bl	800a150 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80097a4:	bf00      	nop
 80097a6:	3710      	adds	r7, #16
 80097a8:	46bd      	mov	sp, r7
 80097aa:	bd80      	pop	{r7, pc}
 80097ac:	20002454 	.word	0x20002454
 80097b0:	40012000 	.word	0x40012000
 80097b4:	0f000001 	.word	0x0f000001

080097b8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b084      	sub	sp, #16
 80097bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80097be:	463b      	mov	r3, r7
 80097c0:	2200      	movs	r2, #0
 80097c2:	601a      	str	r2, [r3, #0]
 80097c4:	605a      	str	r2, [r3, #4]
 80097c6:	609a      	str	r2, [r3, #8]
 80097c8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc2.Instance = ADC2;
 80097ca:	4b21      	ldr	r3, [pc, #132]	; (8009850 <MX_ADC2_Init+0x98>)
 80097cc:	4a21      	ldr	r2, [pc, #132]	; (8009854 <MX_ADC2_Init+0x9c>)
 80097ce:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80097d0:	4b1f      	ldr	r3, [pc, #124]	; (8009850 <MX_ADC2_Init+0x98>)
 80097d2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80097d6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80097d8:	4b1d      	ldr	r3, [pc, #116]	; (8009850 <MX_ADC2_Init+0x98>)
 80097da:	2200      	movs	r2, #0
 80097dc:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80097de:	4b1c      	ldr	r3, [pc, #112]	; (8009850 <MX_ADC2_Init+0x98>)
 80097e0:	2200      	movs	r2, #0
 80097e2:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80097e4:	4b1a      	ldr	r3, [pc, #104]	; (8009850 <MX_ADC2_Init+0x98>)
 80097e6:	2200      	movs	r2, #0
 80097e8:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80097ea:	4b19      	ldr	r3, [pc, #100]	; (8009850 <MX_ADC2_Init+0x98>)
 80097ec:	2200      	movs	r2, #0
 80097ee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80097f2:	4b17      	ldr	r3, [pc, #92]	; (8009850 <MX_ADC2_Init+0x98>)
 80097f4:	2200      	movs	r2, #0
 80097f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80097f8:	4b15      	ldr	r3, [pc, #84]	; (8009850 <MX_ADC2_Init+0x98>)
 80097fa:	4a17      	ldr	r2, [pc, #92]	; (8009858 <MX_ADC2_Init+0xa0>)
 80097fc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80097fe:	4b14      	ldr	r3, [pc, #80]	; (8009850 <MX_ADC2_Init+0x98>)
 8009800:	2200      	movs	r2, #0
 8009802:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8009804:	4b12      	ldr	r3, [pc, #72]	; (8009850 <MX_ADC2_Init+0x98>)
 8009806:	2201      	movs	r2, #1
 8009808:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800980a:	4b11      	ldr	r3, [pc, #68]	; (8009850 <MX_ADC2_Init+0x98>)
 800980c:	2200      	movs	r2, #0
 800980e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8009812:	4b0f      	ldr	r3, [pc, #60]	; (8009850 <MX_ADC2_Init+0x98>)
 8009814:	2201      	movs	r2, #1
 8009816:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8009818:	480d      	ldr	r0, [pc, #52]	; (8009850 <MX_ADC2_Init+0x98>)
 800981a:	f7f7 fc19 	bl	8001050 <HAL_ADC_Init>
 800981e:	4603      	mov	r3, r0
 8009820:	2b00      	cmp	r3, #0
 8009822:	d001      	beq.n	8009828 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8009824:	f000 fc94 	bl	800a150 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8009828:	2308      	movs	r3, #8
 800982a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800982c:	2301      	movs	r3, #1
 800982e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8009830:	2301      	movs	r3, #1
 8009832:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8009834:	463b      	mov	r3, r7
 8009836:	4619      	mov	r1, r3
 8009838:	4805      	ldr	r0, [pc, #20]	; (8009850 <MX_ADC2_Init+0x98>)
 800983a:	f7f7 fe23 	bl	8001484 <HAL_ADC_ConfigChannel>
 800983e:	4603      	mov	r3, r0
 8009840:	2b00      	cmp	r3, #0
 8009842:	d001      	beq.n	8009848 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8009844:	f000 fc84 	bl	800a150 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8009848:	bf00      	nop
 800984a:	3710      	adds	r7, #16
 800984c:	46bd      	mov	sp, r7
 800984e:	bd80      	pop	{r7, pc}
 8009850:	20002200 	.word	0x20002200
 8009854:	40012100 	.word	0x40012100
 8009858:	0f000001 	.word	0x0f000001

0800985c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800985c:	b580      	push	{r7, lr}
 800985e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8009860:	4b12      	ldr	r3, [pc, #72]	; (80098ac <MX_I2C1_Init+0x50>)
 8009862:	4a13      	ldr	r2, [pc, #76]	; (80098b0 <MX_I2C1_Init+0x54>)
 8009864:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8009866:	4b11      	ldr	r3, [pc, #68]	; (80098ac <MX_I2C1_Init+0x50>)
 8009868:	4a12      	ldr	r2, [pc, #72]	; (80098b4 <MX_I2C1_Init+0x58>)
 800986a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800986c:	4b0f      	ldr	r3, [pc, #60]	; (80098ac <MX_I2C1_Init+0x50>)
 800986e:	2200      	movs	r2, #0
 8009870:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8009872:	4b0e      	ldr	r3, [pc, #56]	; (80098ac <MX_I2C1_Init+0x50>)
 8009874:	2200      	movs	r2, #0
 8009876:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8009878:	4b0c      	ldr	r3, [pc, #48]	; (80098ac <MX_I2C1_Init+0x50>)
 800987a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800987e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8009880:	4b0a      	ldr	r3, [pc, #40]	; (80098ac <MX_I2C1_Init+0x50>)
 8009882:	2200      	movs	r2, #0
 8009884:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8009886:	4b09      	ldr	r3, [pc, #36]	; (80098ac <MX_I2C1_Init+0x50>)
 8009888:	2200      	movs	r2, #0
 800988a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800988c:	4b07      	ldr	r3, [pc, #28]	; (80098ac <MX_I2C1_Init+0x50>)
 800988e:	2200      	movs	r2, #0
 8009890:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8009892:	4b06      	ldr	r3, [pc, #24]	; (80098ac <MX_I2C1_Init+0x50>)
 8009894:	2200      	movs	r2, #0
 8009896:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8009898:	4804      	ldr	r0, [pc, #16]	; (80098ac <MX_I2C1_Init+0x50>)
 800989a:	f7f8 ff2b 	bl	80026f4 <HAL_I2C_Init>
 800989e:	4603      	mov	r3, r0
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d001      	beq.n	80098a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80098a4:	f000 fc54 	bl	800a150 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80098a8:	bf00      	nop
 80098aa:	bd80      	pop	{r7, pc}
 80098ac:	20002248 	.word	0x20002248
 80098b0:	40005400 	.word	0x40005400
 80098b4:	000186a0 	.word	0x000186a0

080098b8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b086      	sub	sp, #24
 80098bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80098be:	1d3b      	adds	r3, r7, #4
 80098c0:	2200      	movs	r2, #0
 80098c2:	601a      	str	r2, [r3, #0]
 80098c4:	605a      	str	r2, [r3, #4]
 80098c6:	609a      	str	r2, [r3, #8]
 80098c8:	60da      	str	r2, [r3, #12]
 80098ca:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80098cc:	2300      	movs	r3, #0
 80098ce:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80098d0:	4b24      	ldr	r3, [pc, #144]	; (8009964 <MX_RTC_Init+0xac>)
 80098d2:	4a25      	ldr	r2, [pc, #148]	; (8009968 <MX_RTC_Init+0xb0>)
 80098d4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80098d6:	4b23      	ldr	r3, [pc, #140]	; (8009964 <MX_RTC_Init+0xac>)
 80098d8:	2200      	movs	r2, #0
 80098da:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80098dc:	4b21      	ldr	r3, [pc, #132]	; (8009964 <MX_RTC_Init+0xac>)
 80098de:	227f      	movs	r2, #127	; 0x7f
 80098e0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80098e2:	4b20      	ldr	r3, [pc, #128]	; (8009964 <MX_RTC_Init+0xac>)
 80098e4:	22ff      	movs	r2, #255	; 0xff
 80098e6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80098e8:	4b1e      	ldr	r3, [pc, #120]	; (8009964 <MX_RTC_Init+0xac>)
 80098ea:	2200      	movs	r2, #0
 80098ec:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80098ee:	4b1d      	ldr	r3, [pc, #116]	; (8009964 <MX_RTC_Init+0xac>)
 80098f0:	2200      	movs	r2, #0
 80098f2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80098f4:	4b1b      	ldr	r3, [pc, #108]	; (8009964 <MX_RTC_Init+0xac>)
 80098f6:	2200      	movs	r2, #0
 80098f8:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80098fa:	481a      	ldr	r0, [pc, #104]	; (8009964 <MX_RTC_Init+0xac>)
 80098fc:	f7fa fc16 	bl	800412c <HAL_RTC_Init>
 8009900:	4603      	mov	r3, r0
 8009902:	2b00      	cmp	r3, #0
 8009904:	d001      	beq.n	800990a <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8009906:	f000 fc23 	bl	800a150 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0;
 800990a:	2300      	movs	r3, #0
 800990c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 800990e:	2300      	movs	r3, #0
 8009910:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8009912:	2300      	movs	r3, #0
 8009914:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8009916:	2300      	movs	r3, #0
 8009918:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800991a:	2300      	movs	r3, #0
 800991c:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800991e:	1d3b      	adds	r3, r7, #4
 8009920:	2200      	movs	r2, #0
 8009922:	4619      	mov	r1, r3
 8009924:	480f      	ldr	r0, [pc, #60]	; (8009964 <MX_RTC_Init+0xac>)
 8009926:	f7fa fc92 	bl	800424e <HAL_RTC_SetTime>
 800992a:	4603      	mov	r3, r0
 800992c:	2b00      	cmp	r3, #0
 800992e:	d001      	beq.n	8009934 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8009930:	f000 fc0e 	bl	800a150 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8009934:	2301      	movs	r3, #1
 8009936:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8009938:	2301      	movs	r3, #1
 800993a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 800993c:	2301      	movs	r3, #1
 800993e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8009940:	2300      	movs	r3, #0
 8009942:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8009944:	463b      	mov	r3, r7
 8009946:	2200      	movs	r2, #0
 8009948:	4619      	mov	r1, r3
 800994a:	4806      	ldr	r0, [pc, #24]	; (8009964 <MX_RTC_Init+0xac>)
 800994c:	f7fa fd9a 	bl	8004484 <HAL_RTC_SetDate>
 8009950:	4603      	mov	r3, r0
 8009952:	2b00      	cmp	r3, #0
 8009954:	d001      	beq.n	800995a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8009956:	f000 fbfb 	bl	800a150 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800995a:	bf00      	nop
 800995c:	3718      	adds	r7, #24
 800995e:	46bd      	mov	sp, r7
 8009960:	bd80      	pop	{r7, pc}
 8009962:	bf00      	nop
 8009964:	200024fc 	.word	0x200024fc
 8009968:	40002800 	.word	0x40002800

0800996c <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 800996c:	b480      	push	{r7}
 800996e:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8009970:	4b0c      	ldr	r3, [pc, #48]	; (80099a4 <MX_SDIO_SD_Init+0x38>)
 8009972:	4a0d      	ldr	r2, [pc, #52]	; (80099a8 <MX_SDIO_SD_Init+0x3c>)
 8009974:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8009976:	4b0b      	ldr	r3, [pc, #44]	; (80099a4 <MX_SDIO_SD_Init+0x38>)
 8009978:	2200      	movs	r2, #0
 800997a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800997c:	4b09      	ldr	r3, [pc, #36]	; (80099a4 <MX_SDIO_SD_Init+0x38>)
 800997e:	2200      	movs	r2, #0
 8009980:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8009982:	4b08      	ldr	r3, [pc, #32]	; (80099a4 <MX_SDIO_SD_Init+0x38>)
 8009984:	2200      	movs	r2, #0
 8009986:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8009988:	4b06      	ldr	r3, [pc, #24]	; (80099a4 <MX_SDIO_SD_Init+0x38>)
 800998a:	2200      	movs	r2, #0
 800998c:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800998e:	4b05      	ldr	r3, [pc, #20]	; (80099a4 <MX_SDIO_SD_Init+0x38>)
 8009990:	2200      	movs	r2, #0
 8009992:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8009994:	4b03      	ldr	r3, [pc, #12]	; (80099a4 <MX_SDIO_SD_Init+0x38>)
 8009996:	2200      	movs	r2, #0
 8009998:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800999a:	bf00      	nop
 800999c:	46bd      	mov	sp, r7
 800999e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a2:	4770      	bx	lr
 80099a4:	2000251c 	.word	0x2000251c
 80099a8:	40012c00 	.word	0x40012c00

080099ac <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80099ac:	b580      	push	{r7, lr}
 80099ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80099b0:	4b17      	ldr	r3, [pc, #92]	; (8009a10 <MX_SPI2_Init+0x64>)
 80099b2:	4a18      	ldr	r2, [pc, #96]	; (8009a14 <MX_SPI2_Init+0x68>)
 80099b4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80099b6:	4b16      	ldr	r3, [pc, #88]	; (8009a10 <MX_SPI2_Init+0x64>)
 80099b8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80099bc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80099be:	4b14      	ldr	r3, [pc, #80]	; (8009a10 <MX_SPI2_Init+0x64>)
 80099c0:	2200      	movs	r2, #0
 80099c2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80099c4:	4b12      	ldr	r3, [pc, #72]	; (8009a10 <MX_SPI2_Init+0x64>)
 80099c6:	2200      	movs	r2, #0
 80099c8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80099ca:	4b11      	ldr	r3, [pc, #68]	; (8009a10 <MX_SPI2_Init+0x64>)
 80099cc:	2202      	movs	r2, #2
 80099ce:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80099d0:	4b0f      	ldr	r3, [pc, #60]	; (8009a10 <MX_SPI2_Init+0x64>)
 80099d2:	2201      	movs	r2, #1
 80099d4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80099d6:	4b0e      	ldr	r3, [pc, #56]	; (8009a10 <MX_SPI2_Init+0x64>)
 80099d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80099dc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80099de:	4b0c      	ldr	r3, [pc, #48]	; (8009a10 <MX_SPI2_Init+0x64>)
 80099e0:	2210      	movs	r2, #16
 80099e2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80099e4:	4b0a      	ldr	r3, [pc, #40]	; (8009a10 <MX_SPI2_Init+0x64>)
 80099e6:	2200      	movs	r2, #0
 80099e8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80099ea:	4b09      	ldr	r3, [pc, #36]	; (8009a10 <MX_SPI2_Init+0x64>)
 80099ec:	2200      	movs	r2, #0
 80099ee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80099f0:	4b07      	ldr	r3, [pc, #28]	; (8009a10 <MX_SPI2_Init+0x64>)
 80099f2:	2200      	movs	r2, #0
 80099f4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80099f6:	4b06      	ldr	r3, [pc, #24]	; (8009a10 <MX_SPI2_Init+0x64>)
 80099f8:	220a      	movs	r2, #10
 80099fa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80099fc:	4804      	ldr	r0, [pc, #16]	; (8009a10 <MX_SPI2_Init+0x64>)
 80099fe:	f7fb fff1 	bl	80059e4 <HAL_SPI_Init>
 8009a02:	4603      	mov	r3, r0
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d001      	beq.n	8009a0c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8009a08:	f000 fba2 	bl	800a150 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8009a0c:	bf00      	nop
 8009a0e:	bd80      	pop	{r7, pc}
 8009a10:	20002190 	.word	0x20002190
 8009a14:	40003800 	.word	0x40003800

08009a18 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8009a1c:	4b17      	ldr	r3, [pc, #92]	; (8009a7c <MX_SPI3_Init+0x64>)
 8009a1e:	4a18      	ldr	r2, [pc, #96]	; (8009a80 <MX_SPI3_Init+0x68>)
 8009a20:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8009a22:	4b16      	ldr	r3, [pc, #88]	; (8009a7c <MX_SPI3_Init+0x64>)
 8009a24:	f44f 7282 	mov.w	r2, #260	; 0x104
 8009a28:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8009a2a:	4b14      	ldr	r3, [pc, #80]	; (8009a7c <MX_SPI3_Init+0x64>)
 8009a2c:	2200      	movs	r2, #0
 8009a2e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8009a30:	4b12      	ldr	r3, [pc, #72]	; (8009a7c <MX_SPI3_Init+0x64>)
 8009a32:	2200      	movs	r2, #0
 8009a34:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8009a36:	4b11      	ldr	r3, [pc, #68]	; (8009a7c <MX_SPI3_Init+0x64>)
 8009a38:	2202      	movs	r2, #2
 8009a3a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8009a3c:	4b0f      	ldr	r3, [pc, #60]	; (8009a7c <MX_SPI3_Init+0x64>)
 8009a3e:	2201      	movs	r2, #1
 8009a40:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8009a42:	4b0e      	ldr	r3, [pc, #56]	; (8009a7c <MX_SPI3_Init+0x64>)
 8009a44:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009a48:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8009a4a:	4b0c      	ldr	r3, [pc, #48]	; (8009a7c <MX_SPI3_Init+0x64>)
 8009a4c:	2210      	movs	r2, #16
 8009a4e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8009a50:	4b0a      	ldr	r3, [pc, #40]	; (8009a7c <MX_SPI3_Init+0x64>)
 8009a52:	2200      	movs	r2, #0
 8009a54:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8009a56:	4b09      	ldr	r3, [pc, #36]	; (8009a7c <MX_SPI3_Init+0x64>)
 8009a58:	2200      	movs	r2, #0
 8009a5a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009a5c:	4b07      	ldr	r3, [pc, #28]	; (8009a7c <MX_SPI3_Init+0x64>)
 8009a5e:	2200      	movs	r2, #0
 8009a60:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8009a62:	4b06      	ldr	r3, [pc, #24]	; (8009a7c <MX_SPI3_Init+0x64>)
 8009a64:	220a      	movs	r2, #10
 8009a66:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8009a68:	4804      	ldr	r0, [pc, #16]	; (8009a7c <MX_SPI3_Init+0x64>)
 8009a6a:	f7fb ffbb 	bl	80059e4 <HAL_SPI_Init>
 8009a6e:	4603      	mov	r3, r0
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d001      	beq.n	8009a78 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8009a74:	f000 fb6c 	bl	800a150 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8009a78:	bf00      	nop
 8009a7a:	bd80      	pop	{r7, pc}
 8009a7c:	2000233c 	.word	0x2000233c
 8009a80:	40003c00 	.word	0x40003c00

08009a84 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b086      	sub	sp, #24
 8009a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009a8a:	f107 0308 	add.w	r3, r7, #8
 8009a8e:	2200      	movs	r2, #0
 8009a90:	601a      	str	r2, [r3, #0]
 8009a92:	605a      	str	r2, [r3, #4]
 8009a94:	609a      	str	r2, [r3, #8]
 8009a96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009a98:	463b      	mov	r3, r7
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	601a      	str	r2, [r3, #0]
 8009a9e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8009aa0:	4b1e      	ldr	r3, [pc, #120]	; (8009b1c <MX_TIM2_Init+0x98>)
 8009aa2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8009aa6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 50000;
 8009aa8:	4b1c      	ldr	r3, [pc, #112]	; (8009b1c <MX_TIM2_Init+0x98>)
 8009aaa:	f24c 3250 	movw	r2, #50000	; 0xc350
 8009aae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009ab0:	4b1a      	ldr	r3, [pc, #104]	; (8009b1c <MX_TIM2_Init+0x98>)
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8009ab6:	4b19      	ldr	r3, [pc, #100]	; (8009b1c <MX_TIM2_Init+0x98>)
 8009ab8:	f04f 32ff 	mov.w	r2, #4294967295
 8009abc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009abe:	4b17      	ldr	r3, [pc, #92]	; (8009b1c <MX_TIM2_Init+0x98>)
 8009ac0:	2200      	movs	r2, #0
 8009ac2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009ac4:	4b15      	ldr	r3, [pc, #84]	; (8009b1c <MX_TIM2_Init+0x98>)
 8009ac6:	2200      	movs	r2, #0
 8009ac8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8009aca:	4814      	ldr	r0, [pc, #80]	; (8009b1c <MX_TIM2_Init+0x98>)
 8009acc:	f7fc febe 	bl	800684c <HAL_TIM_Base_Init>
 8009ad0:	4603      	mov	r3, r0
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d001      	beq.n	8009ada <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8009ad6:	f000 fb3b 	bl	800a150 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009ada:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009ade:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8009ae0:	f107 0308 	add.w	r3, r7, #8
 8009ae4:	4619      	mov	r1, r3
 8009ae6:	480d      	ldr	r0, [pc, #52]	; (8009b1c <MX_TIM2_Init+0x98>)
 8009ae8:	f7fd f807 	bl	8006afa <HAL_TIM_ConfigClockSource>
 8009aec:	4603      	mov	r3, r0
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d001      	beq.n	8009af6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8009af2:	f000 fb2d 	bl	800a150 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009af6:	2300      	movs	r3, #0
 8009af8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009afa:	2300      	movs	r3, #0
 8009afc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8009afe:	463b      	mov	r3, r7
 8009b00:	4619      	mov	r1, r3
 8009b02:	4806      	ldr	r0, [pc, #24]	; (8009b1c <MX_TIM2_Init+0x98>)
 8009b04:	f7fd fa1c 	bl	8006f40 <HAL_TIMEx_MasterConfigSynchronization>
 8009b08:	4603      	mov	r3, r0
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d001      	beq.n	8009b12 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8009b0e:	f000 fb1f 	bl	800a150 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8009b12:	bf00      	nop
 8009b14:	3718      	adds	r7, #24
 8009b16:	46bd      	mov	sp, r7
 8009b18:	bd80      	pop	{r7, pc}
 8009b1a:	bf00      	nop
 8009b1c:	200025e0 	.word	0x200025e0

08009b20 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b086      	sub	sp, #24
 8009b24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009b26:	f107 0308 	add.w	r3, r7, #8
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	601a      	str	r2, [r3, #0]
 8009b2e:	605a      	str	r2, [r3, #4]
 8009b30:	609a      	str	r2, [r3, #8]
 8009b32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009b34:	463b      	mov	r3, r7
 8009b36:	2200      	movs	r2, #0
 8009b38:	601a      	str	r2, [r3, #0]
 8009b3a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8009b3c:	4b1d      	ldr	r3, [pc, #116]	; (8009bb4 <MX_TIM3_Init+0x94>)
 8009b3e:	4a1e      	ldr	r2, [pc, #120]	; (8009bb8 <MX_TIM3_Init+0x98>)
 8009b40:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10000;
 8009b42:	4b1c      	ldr	r3, [pc, #112]	; (8009bb4 <MX_TIM3_Init+0x94>)
 8009b44:	f242 7210 	movw	r2, #10000	; 0x2710
 8009b48:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009b4a:	4b1a      	ldr	r3, [pc, #104]	; (8009bb4 <MX_TIM3_Init+0x94>)
 8009b4c:	2200      	movs	r2, #0
 8009b4e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 21000;
 8009b50:	4b18      	ldr	r3, [pc, #96]	; (8009bb4 <MX_TIM3_Init+0x94>)
 8009b52:	f245 2208 	movw	r2, #21000	; 0x5208
 8009b56:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009b58:	4b16      	ldr	r3, [pc, #88]	; (8009bb4 <MX_TIM3_Init+0x94>)
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009b5e:	4b15      	ldr	r3, [pc, #84]	; (8009bb4 <MX_TIM3_Init+0x94>)
 8009b60:	2200      	movs	r2, #0
 8009b62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8009b64:	4813      	ldr	r0, [pc, #76]	; (8009bb4 <MX_TIM3_Init+0x94>)
 8009b66:	f7fc fe71 	bl	800684c <HAL_TIM_Base_Init>
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d001      	beq.n	8009b74 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8009b70:	f000 faee 	bl	800a150 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009b74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009b78:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8009b7a:	f107 0308 	add.w	r3, r7, #8
 8009b7e:	4619      	mov	r1, r3
 8009b80:	480c      	ldr	r0, [pc, #48]	; (8009bb4 <MX_TIM3_Init+0x94>)
 8009b82:	f7fc ffba 	bl	8006afa <HAL_TIM_ConfigClockSource>
 8009b86:	4603      	mov	r3, r0
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d001      	beq.n	8009b90 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8009b8c:	f000 fae0 	bl	800a150 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009b90:	2300      	movs	r3, #0
 8009b92:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009b94:	2300      	movs	r3, #0
 8009b96:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8009b98:	463b      	mov	r3, r7
 8009b9a:	4619      	mov	r1, r3
 8009b9c:	4805      	ldr	r0, [pc, #20]	; (8009bb4 <MX_TIM3_Init+0x94>)
 8009b9e:	f7fd f9cf 	bl	8006f40 <HAL_TIMEx_MasterConfigSynchronization>
 8009ba2:	4603      	mov	r3, r0
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d001      	beq.n	8009bac <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8009ba8:	f000 fad2 	bl	800a150 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8009bac:	bf00      	nop
 8009bae:	3718      	adds	r7, #24
 8009bb0:	46bd      	mov	sp, r7
 8009bb2:	bd80      	pop	{r7, pc}
 8009bb4:	200022fc 	.word	0x200022fc
 8009bb8:	40000400 	.word	0x40000400

08009bbc <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8009bc0:	4b11      	ldr	r3, [pc, #68]	; (8009c08 <MX_USART6_UART_Init+0x4c>)
 8009bc2:	4a12      	ldr	r2, [pc, #72]	; (8009c0c <MX_USART6_UART_Init+0x50>)
 8009bc4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8009bc6:	4b10      	ldr	r3, [pc, #64]	; (8009c08 <MX_USART6_UART_Init+0x4c>)
 8009bc8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8009bcc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8009bce:	4b0e      	ldr	r3, [pc, #56]	; (8009c08 <MX_USART6_UART_Init+0x4c>)
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8009bd4:	4b0c      	ldr	r3, [pc, #48]	; (8009c08 <MX_USART6_UART_Init+0x4c>)
 8009bd6:	2200      	movs	r2, #0
 8009bd8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8009bda:	4b0b      	ldr	r3, [pc, #44]	; (8009c08 <MX_USART6_UART_Init+0x4c>)
 8009bdc:	2200      	movs	r2, #0
 8009bde:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8009be0:	4b09      	ldr	r3, [pc, #36]	; (8009c08 <MX_USART6_UART_Init+0x4c>)
 8009be2:	220c      	movs	r2, #12
 8009be4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009be6:	4b08      	ldr	r3, [pc, #32]	; (8009c08 <MX_USART6_UART_Init+0x4c>)
 8009be8:	2200      	movs	r2, #0
 8009bea:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8009bec:	4b06      	ldr	r3, [pc, #24]	; (8009c08 <MX_USART6_UART_Init+0x4c>)
 8009bee:	2200      	movs	r2, #0
 8009bf0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8009bf2:	4805      	ldr	r0, [pc, #20]	; (8009c08 <MX_USART6_UART_Init+0x4c>)
 8009bf4:	f7fd f9fd 	bl	8006ff2 <HAL_UART_Init>
 8009bf8:	4603      	mov	r3, r0
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d001      	beq.n	8009c02 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8009bfe:	f000 faa7 	bl	800a150 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8009c02:	bf00      	nop
 8009c04:	bd80      	pop	{r7, pc}
 8009c06:	bf00      	nop
 8009c08:	200025a0 	.word	0x200025a0
 8009c0c:	40011400 	.word	0x40011400

08009c10 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8009c10:	b580      	push	{r7, lr}
 8009c12:	b082      	sub	sp, #8
 8009c14:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8009c16:	2300      	movs	r3, #0
 8009c18:	607b      	str	r3, [r7, #4]
 8009c1a:	4a2f      	ldr	r2, [pc, #188]	; (8009cd8 <MX_DMA_Init+0xc8>)
 8009c1c:	4b2e      	ldr	r3, [pc, #184]	; (8009cd8 <MX_DMA_Init+0xc8>)
 8009c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c20:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009c24:	6313      	str	r3, [r2, #48]	; 0x30
 8009c26:	4b2c      	ldr	r3, [pc, #176]	; (8009cd8 <MX_DMA_Init+0xc8>)
 8009c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009c2e:	607b      	str	r3, [r7, #4]
 8009c30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8009c32:	2300      	movs	r3, #0
 8009c34:	603b      	str	r3, [r7, #0]
 8009c36:	4a28      	ldr	r2, [pc, #160]	; (8009cd8 <MX_DMA_Init+0xc8>)
 8009c38:	4b27      	ldr	r3, [pc, #156]	; (8009cd8 <MX_DMA_Init+0xc8>)
 8009c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c3c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009c40:	6313      	str	r3, [r2, #48]	; 0x30
 8009c42:	4b25      	ldr	r3, [pc, #148]	; (8009cd8 <MX_DMA_Init+0xc8>)
 8009c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009c4a:	603b      	str	r3, [r7, #0]
 8009c4c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8009c4e:	2200      	movs	r2, #0
 8009c50:	2100      	movs	r1, #0
 8009c52:	200b      	movs	r0, #11
 8009c54:	f7f7 ffc3 	bl	8001bde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8009c58:	200b      	movs	r0, #11
 8009c5a:	f7f7 ffdc 	bl	8001c16 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8009c5e:	2200      	movs	r2, #0
 8009c60:	2100      	movs	r1, #0
 8009c62:	200e      	movs	r0, #14
 8009c64:	f7f7 ffbb 	bl	8001bde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8009c68:	200e      	movs	r0, #14
 8009c6a:	f7f7 ffd4 	bl	8001c16 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8009c6e:	2200      	movs	r2, #0
 8009c70:	2100      	movs	r1, #0
 8009c72:	200f      	movs	r0, #15
 8009c74:	f7f7 ffb3 	bl	8001bde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8009c78:	200f      	movs	r0, #15
 8009c7a:	f7f7 ffcc 	bl	8001c16 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8009c7e:	2200      	movs	r2, #0
 8009c80:	2100      	movs	r1, #0
 8009c82:	2010      	movs	r0, #16
 8009c84:	f7f7 ffab 	bl	8001bde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8009c88:	2010      	movs	r0, #16
 8009c8a:	f7f7 ffc4 	bl	8001c16 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8009c8e:	2200      	movs	r2, #0
 8009c90:	2100      	movs	r1, #0
 8009c92:	2038      	movs	r0, #56	; 0x38
 8009c94:	f7f7 ffa3 	bl	8001bde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8009c98:	2038      	movs	r0, #56	; 0x38
 8009c9a:	f7f7 ffbc 	bl	8001c16 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	2100      	movs	r1, #0
 8009ca2:	2039      	movs	r0, #57	; 0x39
 8009ca4:	f7f7 ff9b 	bl	8001bde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8009ca8:	2039      	movs	r0, #57	; 0x39
 8009caa:	f7f7 ffb4 	bl	8001c16 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8009cae:	2200      	movs	r2, #0
 8009cb0:	2100      	movs	r1, #0
 8009cb2:	203a      	movs	r0, #58	; 0x3a
 8009cb4:	f7f7 ff93 	bl	8001bde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8009cb8:	203a      	movs	r0, #58	; 0x3a
 8009cba:	f7f7 ffac 	bl	8001c16 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	2100      	movs	r1, #0
 8009cc2:	2045      	movs	r0, #69	; 0x45
 8009cc4:	f7f7 ff8b 	bl	8001bde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8009cc8:	2045      	movs	r0, #69	; 0x45
 8009cca:	f7f7 ffa4 	bl	8001c16 <HAL_NVIC_EnableIRQ>

}
 8009cce:	bf00      	nop
 8009cd0:	3708      	adds	r7, #8
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	bd80      	pop	{r7, pc}
 8009cd6:	bf00      	nop
 8009cd8:	40023800 	.word	0x40023800

08009cdc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b08a      	sub	sp, #40	; 0x28
 8009ce0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009ce2:	f107 0314 	add.w	r3, r7, #20
 8009ce6:	2200      	movs	r2, #0
 8009ce8:	601a      	str	r2, [r3, #0]
 8009cea:	605a      	str	r2, [r3, #4]
 8009cec:	609a      	str	r2, [r3, #8]
 8009cee:	60da      	str	r2, [r3, #12]
 8009cf0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	613b      	str	r3, [r7, #16]
 8009cf6:	4a8f      	ldr	r2, [pc, #572]	; (8009f34 <MX_GPIO_Init+0x258>)
 8009cf8:	4b8e      	ldr	r3, [pc, #568]	; (8009f34 <MX_GPIO_Init+0x258>)
 8009cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009cfc:	f043 0304 	orr.w	r3, r3, #4
 8009d00:	6313      	str	r3, [r2, #48]	; 0x30
 8009d02:	4b8c      	ldr	r3, [pc, #560]	; (8009f34 <MX_GPIO_Init+0x258>)
 8009d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d06:	f003 0304 	and.w	r3, r3, #4
 8009d0a:	613b      	str	r3, [r7, #16]
 8009d0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8009d0e:	2300      	movs	r3, #0
 8009d10:	60fb      	str	r3, [r7, #12]
 8009d12:	4a88      	ldr	r2, [pc, #544]	; (8009f34 <MX_GPIO_Init+0x258>)
 8009d14:	4b87      	ldr	r3, [pc, #540]	; (8009f34 <MX_GPIO_Init+0x258>)
 8009d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8009d1e:	4b85      	ldr	r3, [pc, #532]	; (8009f34 <MX_GPIO_Init+0x258>)
 8009d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d26:	60fb      	str	r3, [r7, #12]
 8009d28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	60bb      	str	r3, [r7, #8]
 8009d2e:	4a81      	ldr	r2, [pc, #516]	; (8009f34 <MX_GPIO_Init+0x258>)
 8009d30:	4b80      	ldr	r3, [pc, #512]	; (8009f34 <MX_GPIO_Init+0x258>)
 8009d32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d34:	f043 0301 	orr.w	r3, r3, #1
 8009d38:	6313      	str	r3, [r2, #48]	; 0x30
 8009d3a:	4b7e      	ldr	r3, [pc, #504]	; (8009f34 <MX_GPIO_Init+0x258>)
 8009d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d3e:	f003 0301 	and.w	r3, r3, #1
 8009d42:	60bb      	str	r3, [r7, #8]
 8009d44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8009d46:	2300      	movs	r3, #0
 8009d48:	607b      	str	r3, [r7, #4]
 8009d4a:	4a7a      	ldr	r2, [pc, #488]	; (8009f34 <MX_GPIO_Init+0x258>)
 8009d4c:	4b79      	ldr	r3, [pc, #484]	; (8009f34 <MX_GPIO_Init+0x258>)
 8009d4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d50:	f043 0302 	orr.w	r3, r3, #2
 8009d54:	6313      	str	r3, [r2, #48]	; 0x30
 8009d56:	4b77      	ldr	r3, [pc, #476]	; (8009f34 <MX_GPIO_Init+0x258>)
 8009d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d5a:	f003 0302 	and.w	r3, r3, #2
 8009d5e:	607b      	str	r3, [r7, #4]
 8009d60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8009d62:	2300      	movs	r3, #0
 8009d64:	603b      	str	r3, [r7, #0]
 8009d66:	4a73      	ldr	r2, [pc, #460]	; (8009f34 <MX_GPIO_Init+0x258>)
 8009d68:	4b72      	ldr	r3, [pc, #456]	; (8009f34 <MX_GPIO_Init+0x258>)
 8009d6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d6c:	f043 0308 	orr.w	r3, r3, #8
 8009d70:	6313      	str	r3, [r2, #48]	; 0x30
 8009d72:	4b70      	ldr	r3, [pc, #448]	; (8009f34 <MX_GPIO_Init+0x258>)
 8009d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d76:	f003 0308 	and.w	r3, r3, #8
 8009d7a:	603b      	str	r3, [r7, #0]
 8009d7c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, GPIO_PIN_SET);
 8009d7e:	2201      	movs	r2, #1
 8009d80:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8009d84:	486c      	ldr	r0, [pc, #432]	; (8009f38 <MX_GPIO_Init+0x25c>)
 8009d86:	f7f8 fc77 	bl	8002678 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin|UMBIL3_Pin, GPIO_PIN_RESET);
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	212c      	movs	r1, #44	; 0x2c
 8009d8e:	486a      	ldr	r0, [pc, #424]	; (8009f38 <MX_GPIO_Init+0x25c>)
 8009d90:	f7f8 fc72 	bl	8002678 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TELEM_Pin|SPEED_TEST_Pin, GPIO_PIN_RESET);
 8009d94:	2200      	movs	r2, #0
 8009d96:	2184      	movs	r1, #132	; 0x84
 8009d98:	4868      	ldr	r0, [pc, #416]	; (8009f3c <MX_GPIO_Init+0x260>)
 8009d9a:	f7f8 fc6d 	bl	8002678 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NSS_BMP2_Pin|NSS_MAG_Pin|NSS_IMU2_Pin|NSS_GPS_Pin 
 8009d9e:	2201      	movs	r2, #1
 8009da0:	f44f 411e 	mov.w	r1, #40448	; 0x9e00
 8009da4:	4865      	ldr	r0, [pc, #404]	; (8009f3c <MX_GPIO_Init+0x260>)
 8009da6:	f7f8 fc67 	bl	8002678 <HAL_GPIO_WritePin>
                          |NSS_IMU3_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EJEC_STM_GPIO_Port, EJEC_STM_Pin, GPIO_PIN_RESET);
 8009daa:	2200      	movs	r2, #0
 8009dac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009db0:	4863      	ldr	r0, [pc, #396]	; (8009f40 <MX_GPIO_Init+0x264>)
 8009db2:	f7f8 fc61 	bl	8002678 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NSS_BMP3_Pin LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = NSS_BMP3_Pin|LED1_Pin|LED2_Pin;
 8009db6:	f242 030c 	movw	r3, #8204	; 0x200c
 8009dba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009dbc:	2301      	movs	r3, #1
 8009dbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009dc8:	f107 0314 	add.w	r3, r7, #20
 8009dcc:	4619      	mov	r1, r3
 8009dce:	485a      	ldr	r0, [pc, #360]	; (8009f38 <MX_GPIO_Init+0x25c>)
 8009dd0:	f7f8 fac0 	bl	8002354 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8009dd4:	2303      	movs	r3, #3
 8009dd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8009dd8:	2303      	movs	r3, #3
 8009dda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009ddc:	2300      	movs	r3, #0
 8009dde:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009de0:	f107 0314 	add.w	r3, r7, #20
 8009de4:	4619      	mov	r1, r3
 8009de6:	4854      	ldr	r0, [pc, #336]	; (8009f38 <MX_GPIO_Init+0x25c>)
 8009de8:	f7f8 fab4 	bl	8002354 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA3 PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 8009dec:	2369      	movs	r3, #105	; 0x69
 8009dee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8009df0:	2303      	movs	r3, #3
 8009df2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009df4:	2300      	movs	r3, #0
 8009df6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009df8:	f107 0314 	add.w	r3, r7, #20
 8009dfc:	4619      	mov	r1, r3
 8009dfe:	484f      	ldr	r0, [pc, #316]	; (8009f3c <MX_GPIO_Init+0x260>)
 8009e00:	f7f8 faa8 	bl	8002354 <HAL_GPIO_Init>

  /*Configure GPIO pin : LIFTOFF_UMB_Pin */
  GPIO_InitStruct.Pin = LIFTOFF_UMB_Pin;
 8009e04:	2302      	movs	r3, #2
 8009e06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8009e08:	4b4e      	ldr	r3, [pc, #312]	; (8009f44 <MX_GPIO_Init+0x268>)
 8009e0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LIFTOFF_UMB_GPIO_Port, &GPIO_InitStruct);
 8009e10:	f107 0314 	add.w	r3, r7, #20
 8009e14:	4619      	mov	r1, r3
 8009e16:	4849      	ldr	r0, [pc, #292]	; (8009f3c <MX_GPIO_Init+0x260>)
 8009e18:	f7f8 fa9c 	bl	8002354 <HAL_GPIO_Init>

  /*Configure GPIO pins : TELEM_Pin SPEED_TEST_Pin */
  GPIO_InitStruct.Pin = TELEM_Pin|SPEED_TEST_Pin;
 8009e1c:	2384      	movs	r3, #132	; 0x84
 8009e1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009e20:	2301      	movs	r3, #1
 8009e22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009e24:	2300      	movs	r3, #0
 8009e26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009e28:	2300      	movs	r3, #0
 8009e2a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009e2c:	f107 0314 	add.w	r3, r7, #20
 8009e30:	4619      	mov	r1, r3
 8009e32:	4842      	ldr	r0, [pc, #264]	; (8009f3c <MX_GPIO_Init+0x260>)
 8009e34:	f7f8 fa8e 	bl	8002354 <HAL_GPIO_Init>

  /*Configure GPIO pin : EN_TELEM_UMBIL1_Pin */
  GPIO_InitStruct.Pin = EN_TELEM_UMBIL1_Pin;
 8009e38:	2310      	movs	r3, #16
 8009e3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009e40:	2301      	movs	r3, #1
 8009e42:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(EN_TELEM_UMBIL1_GPIO_Port, &GPIO_InitStruct);
 8009e44:	f107 0314 	add.w	r3, r7, #20
 8009e48:	4619      	mov	r1, r3
 8009e4a:	483c      	ldr	r0, [pc, #240]	; (8009f3c <MX_GPIO_Init+0x260>)
 8009e4c:	f7f8 fa82 	bl	8002354 <HAL_GPIO_Init>

  /*Configure GPIO pin : CALIB_UMBIL2_Pin */
  GPIO_InitStruct.Pin = CALIB_UMBIL2_Pin;
 8009e50:	2310      	movs	r3, #16
 8009e52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009e54:	2300      	movs	r3, #0
 8009e56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8009e58:	2302      	movs	r3, #2
 8009e5a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CALIB_UMBIL2_GPIO_Port, &GPIO_InitStruct);
 8009e5c:	f107 0314 	add.w	r3, r7, #20
 8009e60:	4619      	mov	r1, r3
 8009e62:	4835      	ldr	r0, [pc, #212]	; (8009f38 <MX_GPIO_Init+0x25c>)
 8009e64:	f7f8 fa76 	bl	8002354 <HAL_GPIO_Init>

  /*Configure GPIO pin : UMBIL3_Pin */
  GPIO_InitStruct.Pin = UMBIL3_Pin;
 8009e68:	2320      	movs	r3, #32
 8009e6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009e6c:	2301      	movs	r3, #1
 8009e6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009e70:	2300      	movs	r3, #0
 8009e72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8009e74:	2302      	movs	r3, #2
 8009e76:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(UMBIL3_GPIO_Port, &GPIO_InitStruct);
 8009e78:	f107 0314 	add.w	r3, r7, #20
 8009e7c:	4619      	mov	r1, r3
 8009e7e:	482e      	ldr	r0, [pc, #184]	; (8009f38 <MX_GPIO_Init+0x25c>)
 8009e80:	f7f8 fa68 	bl	8002354 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT2_Pin */
  GPIO_InitStruct.Pin = BOOT2_Pin;
 8009e84:	2304      	movs	r3, #4
 8009e86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009e88:	2300      	movs	r3, #0
 8009e8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT2_GPIO_Port, &GPIO_InitStruct);
 8009e90:	f107 0314 	add.w	r3, r7, #20
 8009e94:	4619      	mov	r1, r3
 8009e96:	482a      	ldr	r0, [pc, #168]	; (8009f40 <MX_GPIO_Init+0x264>)
 8009e98:	f7f8 fa5c 	bl	8002354 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB12 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_9;
 8009e9c:	f44f 53b0 	mov.w	r3, #5632	; 0x1600
 8009ea0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8009ea2:	2303      	movs	r3, #3
 8009ea4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009eaa:	f107 0314 	add.w	r3, r7, #20
 8009eae:	4619      	mov	r1, r3
 8009eb0:	4823      	ldr	r0, [pc, #140]	; (8009f40 <MX_GPIO_Init+0x264>)
 8009eb2:	f7f8 fa4f 	bl	8002354 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_IMU3_Pin */
  GPIO_InitStruct.Pin = INT_IMU3_Pin;
 8009eb6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009eba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8009ebc:	4b22      	ldr	r3, [pc, #136]	; (8009f48 <MX_GPIO_Init+0x26c>)
 8009ebe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INT_IMU3_GPIO_Port, &GPIO_InitStruct);
 8009ec4:	f107 0314 	add.w	r3, r7, #20
 8009ec8:	4619      	mov	r1, r3
 8009eca:	481c      	ldr	r0, [pc, #112]	; (8009f3c <MX_GPIO_Init+0x260>)
 8009ecc:	f7f8 fa42 	bl	8002354 <HAL_GPIO_Init>

  /*Configure GPIO pins : NSS_BMP2_Pin NSS_MAG_Pin NSS_IMU2_Pin NSS_GPS_Pin 
                           NSS_IMU3_Pin */
  GPIO_InitStruct.Pin = NSS_BMP2_Pin|NSS_MAG_Pin|NSS_IMU2_Pin|NSS_GPS_Pin 
 8009ed0:	f44f 431e 	mov.w	r3, #40448	; 0x9e00
 8009ed4:	617b      	str	r3, [r7, #20]
                          |NSS_IMU3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009ed6:	2301      	movs	r3, #1
 8009ed8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009eda:	2300      	movs	r3, #0
 8009edc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8009ede:	2302      	movs	r3, #2
 8009ee0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009ee2:	f107 0314 	add.w	r3, r7, #20
 8009ee6:	4619      	mov	r1, r3
 8009ee8:	4814      	ldr	r0, [pc, #80]	; (8009f3c <MX_GPIO_Init+0x260>)
 8009eea:	f7f8 fa33 	bl	8002354 <HAL_GPIO_Init>

  /*Configure GPIO pin : EJEC_STM_Pin */
  GPIO_InitStruct.Pin = EJEC_STM_Pin;
 8009eee:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009ef2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009ef4:	2301      	movs	r3, #1
 8009ef6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009ef8:	2300      	movs	r3, #0
 8009efa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009efc:	2300      	movs	r3, #0
 8009efe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(EJEC_STM_GPIO_Port, &GPIO_InitStruct);
 8009f00:	f107 0314 	add.w	r3, r7, #20
 8009f04:	4619      	mov	r1, r3
 8009f06:	480e      	ldr	r0, [pc, #56]	; (8009f40 <MX_GPIO_Init+0x264>)
 8009f08:	f7f8 fa24 	bl	8002354 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	2100      	movs	r1, #0
 8009f10:	2007      	movs	r0, #7
 8009f12:	f7f7 fe64 	bl	8001bde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8009f16:	2007      	movs	r0, #7
 8009f18:	f7f7 fe7d 	bl	8001c16 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	2100      	movs	r1, #0
 8009f20:	2017      	movs	r0, #23
 8009f22:	f7f7 fe5c 	bl	8001bde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8009f26:	2017      	movs	r0, #23
 8009f28:	f7f7 fe75 	bl	8001c16 <HAL_NVIC_EnableIRQ>

}
 8009f2c:	bf00      	nop
 8009f2e:	3728      	adds	r7, #40	; 0x28
 8009f30:	46bd      	mov	sp, r7
 8009f32:	bd80      	pop	{r7, pc}
 8009f34:	40023800 	.word	0x40023800
 8009f38:	40020800 	.word	0x40020800
 8009f3c:	40020000 	.word	0x40020000
 8009f40:	40020400 	.word	0x40020400
 8009f44:	10210000 	.word	0x10210000
 8009f48:	10110000 	.word	0x10110000

08009f4c <sensorsInitialization>:

/* USER CODE BEGIN 4 */
// Initialization of the sensors, report error if any
unsigned int sensorsInitialization(param *Bmp2, param *Bmp3){
 8009f4c:	b580      	push	{r7, lr}
 8009f4e:	b084      	sub	sp, #16
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	6078      	str	r0, [r7, #4]
 8009f54:	6039      	str	r1, [r7, #0]
	unsigned int err = 0;
 8009f56:	2300      	movs	r3, #0
 8009f58:	60fb      	str	r3, [r7, #12]
	if(initIMU_slow(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2) != 1){err |= ERR_INIT_IMU2;}
 8009f5a:	4a2e      	ldr	r2, [pc, #184]	; (800a014 <sensorsInitialization+0xc8>)
 8009f5c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009f60:	482d      	ldr	r0, [pc, #180]	; (800a018 <sensorsInitialization+0xcc>)
 8009f62:	f7fe fd20 	bl	80089a6 <initIMU_slow>
 8009f66:	4603      	mov	r3, r0
 8009f68:	2b01      	cmp	r3, #1
 8009f6a:	d003      	beq.n	8009f74 <sensorsInitialization+0x28>
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	f043 0301 	orr.w	r3, r3, #1
 8009f72:	60fb      	str	r3, [r7, #12]
	if(initIMU_fast(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3) != 1){err |= ERR_INIT_IMU3;}
 8009f74:	4a29      	ldr	r2, [pc, #164]	; (800a01c <sensorsInitialization+0xd0>)
 8009f76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009f7a:	4827      	ldr	r0, [pc, #156]	; (800a018 <sensorsInitialization+0xcc>)
 8009f7c:	f7fe fc2e 	bl	80087dc <initIMU_fast>
 8009f80:	4603      	mov	r3, r0
 8009f82:	2b01      	cmp	r3, #1
 8009f84:	d003      	beq.n	8009f8e <sensorsInitialization+0x42>
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	f043 0302 	orr.w	r3, r3, #2
 8009f8c:	60fb      	str	r3, [r7, #12]
	if(initBMP(		NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2) != 1){err |= ERR_INIT_BMP2;}
 8009f8e:	4a21      	ldr	r2, [pc, #132]	; (800a014 <sensorsInitialization+0xc8>)
 8009f90:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009f94:	4820      	ldr	r0, [pc, #128]	; (800a018 <sensorsInitialization+0xcc>)
 8009f96:	f7fe f96f 	bl	8008278 <initBMP>
 8009f9a:	4603      	mov	r3, r0
 8009f9c:	2b01      	cmp	r3, #1
 8009f9e:	d003      	beq.n	8009fa8 <sensorsInitialization+0x5c>
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	f043 0304 	orr.w	r3, r3, #4
 8009fa6:	60fb      	str	r3, [r7, #12]
	if(initBMP(		NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3) != 1){err |= ERR_INIT_BMP3;}
 8009fa8:	4a1c      	ldr	r2, [pc, #112]	; (800a01c <sensorsInitialization+0xd0>)
 8009faa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8009fae:	481c      	ldr	r0, [pc, #112]	; (800a020 <sensorsInitialization+0xd4>)
 8009fb0:	f7fe f962 	bl	8008278 <initBMP>
 8009fb4:	4603      	mov	r3, r0
 8009fb6:	2b01      	cmp	r3, #1
 8009fb8:	d003      	beq.n	8009fc2 <sensorsInitialization+0x76>
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	f043 0308 	orr.w	r3, r3, #8
 8009fc0:	60fb      	str	r3, [r7, #12]
	if(initMAG(		NSS_MAG_GPIO_Port , NSS_MAG_Pin , &hspi2) != 1){err |= ERR_INIT_MAG;}
 8009fc2:	4a14      	ldr	r2, [pc, #80]	; (800a014 <sensorsInitialization+0xc8>)
 8009fc4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009fc8:	4813      	ldr	r0, [pc, #76]	; (800a018 <sensorsInitialization+0xcc>)
 8009fca:	f7fe ff55 	bl	8008e78 <initMAG>
 8009fce:	4603      	mov	r3, r0
 8009fd0:	2b01      	cmp	r3, #1
 8009fd2:	d003      	beq.n	8009fdc <sensorsInitialization+0x90>
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	f043 0310 	orr.w	r3, r3, #16
 8009fda:	60fb      	str	r3, [r7, #12]

	readParamBmp(Bmp2, NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2);
 8009fdc:	4b0d      	ldr	r3, [pc, #52]	; (800a014 <sensorsInitialization+0xc8>)
 8009fde:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009fe2:	490d      	ldr	r1, [pc, #52]	; (800a018 <sensorsInitialization+0xcc>)
 8009fe4:	6878      	ldr	r0, [r7, #4]
 8009fe6:	f7fe f8c3 	bl	8008170 <readParamBmp>
	readParamBmp(Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
 8009fea:	4b0c      	ldr	r3, [pc, #48]	; (800a01c <sensorsInitialization+0xd0>)
 8009fec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8009ff0:	490b      	ldr	r1, [pc, #44]	; (800a020 <sensorsInitialization+0xd4>)
 8009ff2:	6838      	ldr	r0, [r7, #0]
 8009ff4:	f7fe f8bc 	bl	8008170 <readParamBmp>

	if(err != 0){HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin,GPIO_PIN_RESET);}
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d004      	beq.n	800a008 <sensorsInitialization+0xbc>
 8009ffe:	2200      	movs	r2, #0
 800a000:	2108      	movs	r1, #8
 800a002:	4807      	ldr	r0, [pc, #28]	; (800a020 <sensorsInitialization+0xd4>)
 800a004:	f7f8 fb38 	bl	8002678 <HAL_GPIO_WritePin>
	return err;
 800a008:	68fb      	ldr	r3, [r7, #12]
}
 800a00a:	4618      	mov	r0, r3
 800a00c:	3710      	adds	r7, #16
 800a00e:	46bd      	mov	sp, r7
 800a010:	bd80      	pop	{r7, pc}
 800a012:	bf00      	nop
 800a014:	20002190 	.word	0x20002190
 800a018:	40020000 	.word	0x40020000
 800a01c:	2000233c 	.word	0x2000233c
 800a020:	40020800 	.word	0x40020800

0800a024 <convertSensors>:
	readBMPCal((int32_t*) Array->BMP3, Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
	readMAG((uint8_t*) Array->MAG, NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2);
	readPITOT((uint8_t*) Array->PITOT, &hi2c1);
}

void convertSensors(ArrayConv *ArrayConverted, ArrayRaw *ArrayToConvert){
 800a024:	b580      	push	{r7, lr}
 800a026:	b084      	sub	sp, #16
 800a028:	af00      	add	r7, sp, #0
 800a02a:	6078      	str	r0, [r7, #4]
 800a02c:	6039      	str	r1, [r7, #0]
	uint32_t cycleIMU3 = 10;
 800a02e:	230a      	movs	r3, #10
 800a030:	60fb      	str	r3, [r7, #12]
	uint32_t cycleIMU2 = 4;
 800a032:	2304      	movs	r3, #4
 800a034:	60bb      	str	r3, [r7, #8]

	convIMU((uint8_t*) ArrayToConvert->IMU2, (float*) ArrayConverted->IMU2, cycleIMU2);
 800a036:	683b      	ldr	r3, [r7, #0]
 800a038:	f503 7094 	add.w	r0, r3, #296	; 0x128
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800a042:	68ba      	ldr	r2, [r7, #8]
 800a044:	4619      	mov	r1, r3
 800a046:	f7fe fe13 	bl	8008c70 <convIMU>
	convIMU((uint8_t*) ArrayToConvert->IMU3, (float*) ArrayConverted->IMU3, cycleIMU3);
 800a04a:	683b      	ldr	r3, [r7, #0]
 800a04c:	6879      	ldr	r1, [r7, #4]
 800a04e:	68fa      	ldr	r2, [r7, #12]
 800a050:	4618      	mov	r0, r3
 800a052:	f7fe fe0d 	bl	8008c70 <convIMU>
	convBMP((int32_t*) ArrayToConvert->BMP2, (float*) ArrayConverted->BMP2);
 800a056:	683b      	ldr	r3, [r7, #0]
 800a058:	f503 72cc 	add.w	r2, r3, #408	; 0x198
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	f503 7344 	add.w	r3, r3, #784	; 0x310
 800a062:	4619      	mov	r1, r3
 800a064:	4610      	mov	r0, r2
 800a066:	f7fe fb81 	bl	800876c <convBMP>
	convBMP((int32_t*) ArrayToConvert->BMP3, (float*) ArrayConverted->BMP3);
 800a06a:	683b      	ldr	r3, [r7, #0]
 800a06c:	f503 72d0 	add.w	r2, r3, #416	; 0x1a0
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	f503 7346 	add.w	r3, r3, #792	; 0x318
 800a076:	4619      	mov	r1, r3
 800a078:	4610      	mov	r0, r2
 800a07a:	f7fe fb77 	bl	800876c <convBMP>
	convMAG((uint8_t*) ArrayToConvert->MAG , (float*) ArrayConverted->MAG );
 800a07e:	683b      	ldr	r3, [r7, #0]
 800a080:	f503 72d4 	add.w	r2, r3, #424	; 0x1a8
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	f503 7348 	add.w	r3, r3, #800	; 0x320
 800a08a:	4619      	mov	r1, r3
 800a08c:	4610      	mov	r0, r2
 800a08e:	f7fe ff5f 	bl	8008f50 <convMAG>
	convSpeedPITOT((uint8_t*) &ArrayToConvert->PITOT, (float*) &ArrayConverted->PITOT);
 800a092:	683b      	ldr	r3, [r7, #0]
 800a094:	f503 72d7 	add.w	r2, r3, #430	; 0x1ae
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	f503 734b 	add.w	r3, r3, #812	; 0x32c
 800a09e:	4619      	mov	r1, r3
 800a0a0:	4610      	mov	r0, r2
 800a0a2:	f7fe ffcf 	bl	8009044 <convSpeedPITOT>
}
 800a0a6:	bf00      	nop
 800a0a8:	3710      	adds	r7, #16
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	bd80      	pop	{r7, pc}
	...

0800a0b0 <HAL_SPI_TxRxCpltCallback>:

// Put back the NSS pin high. Since we don't know which sensor was read we put them all high
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi){
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	b082      	sub	sp, #8
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
	if(hspi == &hspi2){
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	4a0f      	ldr	r2, [pc, #60]	; (800a0f8 <HAL_SPI_TxRxCpltCallback+0x48>)
 800a0bc:	4293      	cmp	r3, r2
 800a0be:	d10c      	bne.n	800a0da <HAL_SPI_TxRxCpltCallback+0x2a>
		HAL_GPIO_WritePin(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, GPIO_PIN_SET);
 800a0c0:	2201      	movs	r2, #1
 800a0c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a0c6:	480d      	ldr	r0, [pc, #52]	; (800a0fc <HAL_SPI_TxRxCpltCallback+0x4c>)
 800a0c8:	f7f8 fad6 	bl	8002678 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(NSS_GPS_GPIO_Port , NSS_GPS_Pin , GPIO_PIN_SET);
 800a0cc:	2201      	movs	r2, #1
 800a0ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800a0d2:	480a      	ldr	r0, [pc, #40]	; (800a0fc <HAL_SPI_TxRxCpltCallback+0x4c>)
 800a0d4:	f7f8 fad0 	bl	8002678 <HAL_GPIO_WritePin>
	}
	else if(hspi == &hspi3){
		HAL_GPIO_WritePin(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, GPIO_PIN_SET);
	}
}
 800a0d8:	e009      	b.n	800a0ee <HAL_SPI_TxRxCpltCallback+0x3e>
	else if(hspi == &hspi3){
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	4a08      	ldr	r2, [pc, #32]	; (800a100 <HAL_SPI_TxRxCpltCallback+0x50>)
 800a0de:	4293      	cmp	r3, r2
 800a0e0:	d105      	bne.n	800a0ee <HAL_SPI_TxRxCpltCallback+0x3e>
		HAL_GPIO_WritePin(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, GPIO_PIN_SET);
 800a0e2:	2201      	movs	r2, #1
 800a0e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a0e8:	4804      	ldr	r0, [pc, #16]	; (800a0fc <HAL_SPI_TxRxCpltCallback+0x4c>)
 800a0ea:	f7f8 fac5 	bl	8002678 <HAL_GPIO_WritePin>
}
 800a0ee:	bf00      	nop
 800a0f0:	3708      	adds	r7, #8
 800a0f2:	46bd      	mov	sp, r7
 800a0f4:	bd80      	pop	{r7, pc}
 800a0f6:	bf00      	nop
 800a0f8:	20002190 	.word	0x20002190
 800a0fc:	40020000 	.word	0x40020000
 800a100:	2000233c 	.word	0x2000233c

0800a104 <HAL_SPI_ErrorCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
	__NOP();		//for debugging
}

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi){
 800a104:	b480      	push	{r7}
 800a106:	b083      	sub	sp, #12
 800a108:	af00      	add	r7, sp, #0
 800a10a:	6078      	str	r0, [r7, #4]
	if		(hspi == &hspi2){err_msg |= ERR_SPI2_ERRORCALLBACK;}
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	4a0d      	ldr	r2, [pc, #52]	; (800a144 <HAL_SPI_ErrorCallback+0x40>)
 800a110:	4293      	cmp	r3, r2
 800a112:	d106      	bne.n	800a122 <HAL_SPI_ErrorCallback+0x1e>
 800a114:	4b0c      	ldr	r3, [pc, #48]	; (800a148 <HAL_SPI_ErrorCallback+0x44>)
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a11c:	4a0a      	ldr	r2, [pc, #40]	; (800a148 <HAL_SPI_ErrorCallback+0x44>)
 800a11e:	6013      	str	r3, [r2, #0]
	else if	(hspi == &hspi3){err_msg |= ERR_SPI3_ERRORCALLBACK;}
}
 800a120:	e009      	b.n	800a136 <HAL_SPI_ErrorCallback+0x32>
	else if	(hspi == &hspi3){err_msg |= ERR_SPI3_ERRORCALLBACK;}
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	4a09      	ldr	r2, [pc, #36]	; (800a14c <HAL_SPI_ErrorCallback+0x48>)
 800a126:	4293      	cmp	r3, r2
 800a128:	d105      	bne.n	800a136 <HAL_SPI_ErrorCallback+0x32>
 800a12a:	4b07      	ldr	r3, [pc, #28]	; (800a148 <HAL_SPI_ErrorCallback+0x44>)
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a132:	4a05      	ldr	r2, [pc, #20]	; (800a148 <HAL_SPI_ErrorCallback+0x44>)
 800a134:	6013      	str	r3, [r2, #0]
}
 800a136:	bf00      	nop
 800a138:	370c      	adds	r7, #12
 800a13a:	46bd      	mov	sp, r7
 800a13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a140:	4770      	bx	lr
 800a142:	bf00      	nop
 800a144:	20002190 	.word	0x20002190
 800a148:	200000bc 	.word	0x200000bc
 800a14c:	2000233c 	.word	0x2000233c

0800a150 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800a150:	b480      	push	{r7}
 800a152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800a154:	bf00      	nop
 800a156:	46bd      	mov	sp, r7
 800a158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15c:	4770      	bx	lr

0800a15e <write8>:

#include "readWrite.h"

//Fct to write (SPI) a byte and test if the writing has been successful
uint32_t write8(uint8_t registerAdress, uint8_t command, GPIO_TypeDef *GPIO_Port, uint16_t Pin, SPI_HandleTypeDef *hspiN)
{
 800a15e:	b580      	push	{r7, lr}
 800a160:	b088      	sub	sp, #32
 800a162:	af02      	add	r7, sp, #8
 800a164:	603a      	str	r2, [r7, #0]
 800a166:	461a      	mov	r2, r3
 800a168:	4603      	mov	r3, r0
 800a16a:	71fb      	strb	r3, [r7, #7]
 800a16c:	460b      	mov	r3, r1
 800a16e:	71bb      	strb	r3, [r7, #6]
 800a170:	4613      	mov	r3, r2
 800a172:	80bb      	strh	r3, [r7, #4]
	uint16_t Size = 2;
 800a174:	2302      	movs	r3, #2
 800a176:	827b      	strh	r3, [r7, #18]
	uint8_t dataWrite[2] = {0};
 800a178:	2300      	movs	r3, #0
 800a17a:	823b      	strh	r3, [r7, #16]
	dataWrite[0] = registerAdress;
 800a17c:	79fb      	ldrb	r3, [r7, #7]
 800a17e:	743b      	strb	r3, [r7, #16]
	dataWrite[1] = command;
 800a180:	79bb      	ldrb	r3, [r7, #6]
 800a182:	747b      	strb	r3, [r7, #17]
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 800a184:	88bb      	ldrh	r3, [r7, #4]
 800a186:	2200      	movs	r2, #0
 800a188:	4619      	mov	r1, r3
 800a18a:	6838      	ldr	r0, [r7, #0]
 800a18c:	f7f8 fa74 	bl	8002678 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspiN, (uint8_t*) &dataWrite, Size, 10);
 800a190:	8a7a      	ldrh	r2, [r7, #18]
 800a192:	f107 0110 	add.w	r1, r7, #16
 800a196:	230a      	movs	r3, #10
 800a198:	6a38      	ldr	r0, [r7, #32]
 800a19a:	f7fb fc86 	bl	8005aaa <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_SET);
 800a19e:	88bb      	ldrh	r3, [r7, #4]
 800a1a0:	2201      	movs	r2, #1
 800a1a2:	4619      	mov	r1, r3
 800a1a4:	6838      	ldr	r0, [r7, #0]
 800a1a6:	f7f8 fa67 	bl	8002678 <HAL_GPIO_WritePin>

//	TESTING IF WRITING WAS SUCCESSFUL
	uint32_t test = 0;
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	73fb      	strb	r3, [r7, #15]
	read8(registerAdress, &dataRead, GPIO_Port, Pin, hspiN);
 800a1b2:	88ba      	ldrh	r2, [r7, #4]
 800a1b4:	f107 010f 	add.w	r1, r7, #15
 800a1b8:	79f8      	ldrb	r0, [r7, #7]
 800a1ba:	6a3b      	ldr	r3, [r7, #32]
 800a1bc:	9300      	str	r3, [sp, #0]
 800a1be:	4613      	mov	r3, r2
 800a1c0:	683a      	ldr	r2, [r7, #0]
 800a1c2:	f000 f80b 	bl	800a1dc <read8>
	if(dataRead == command){test=1;}
 800a1c6:	7bfb      	ldrb	r3, [r7, #15]
 800a1c8:	79ba      	ldrb	r2, [r7, #6]
 800a1ca:	429a      	cmp	r2, r3
 800a1cc:	d101      	bne.n	800a1d2 <write8+0x74>
 800a1ce:	2301      	movs	r3, #1
 800a1d0:	617b      	str	r3, [r7, #20]
	return test;
 800a1d2:	697b      	ldr	r3, [r7, #20]
}
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	3718      	adds	r7, #24
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	bd80      	pop	{r7, pc}

0800a1dc <read8>:

//Fct to read a byte at the corresponding register address (SPI)
void read8(uint8_t registerAdress, uint8_t *data, GPIO_TypeDef *GPIO_Port, uint16_t Pin, SPI_HandleTypeDef *hspiN)
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b086      	sub	sp, #24
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	60b9      	str	r1, [r7, #8]
 800a1e4:	607a      	str	r2, [r7, #4]
 800a1e6:	461a      	mov	r2, r3
 800a1e8:	4603      	mov	r3, r0
 800a1ea:	73fb      	strb	r3, [r7, #15]
 800a1ec:	4613      	mov	r3, r2
 800a1ee:	81bb      	strh	r3, [r7, #12]
	uint16_t Size = 2;
 800a1f0:	2302      	movs	r3, #2
 800a1f2:	82fb      	strh	r3, [r7, #22]
	uint8_t dataRead[2] = {0};
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	82bb      	strh	r3, [r7, #20]
	dataRead[0] = registerAdress | 0x80; //for a read command MSB should be 1
 800a1f8:	7bfb      	ldrb	r3, [r7, #15]
 800a1fa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a1fe:	b2db      	uxtb	r3, r3
 800a200:	753b      	strb	r3, [r7, #20]
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 800a202:	89bb      	ldrh	r3, [r7, #12]
 800a204:	2200      	movs	r2, #0
 800a206:	4619      	mov	r1, r3
 800a208:	6878      	ldr	r0, [r7, #4]
 800a20a:	f7f8 fa35 	bl	8002678 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, (uint8_t*) &dataRead, Size, 10);
 800a20e:	8afa      	ldrh	r2, [r7, #22]
 800a210:	f107 0114 	add.w	r1, r7, #20
 800a214:	230a      	movs	r3, #10
 800a216:	6a38      	ldr	r0, [r7, #32]
 800a218:	f7fb fd79 	bl	8005d0e <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_SET);
 800a21c:	89bb      	ldrh	r3, [r7, #12]
 800a21e:	2201      	movs	r2, #1
 800a220:	4619      	mov	r1, r3
 800a222:	6878      	ldr	r0, [r7, #4]
 800a224:	f7f8 fa28 	bl	8002678 <HAL_GPIO_WritePin>
	*data = dataRead[1];
 800a228:	7d7a      	ldrb	r2, [r7, #21]
 800a22a:	68bb      	ldr	r3, [r7, #8]
 800a22c:	701a      	strb	r2, [r3, #0]
}
 800a22e:	bf00      	nop
 800a230:	3718      	adds	r7, #24
 800a232:	46bd      	mov	sp, r7
 800a234:	bd80      	pop	{r7, pc}

0800a236 <readN>:

//Fct to read 2*Number bytes and put them in N uint16_t form (SPI)
void readN(uint8_t registerAdress, uint8_t *data, uint16_t number, GPIO_TypeDef *GPIO_Port, uint16_t Pin, SPI_HandleTypeDef *hspiN)
{
 800a236:	b580      	push	{r7, lr}
 800a238:	b086      	sub	sp, #24
 800a23a:	af02      	add	r7, sp, #8
 800a23c:	60b9      	str	r1, [r7, #8]
 800a23e:	607b      	str	r3, [r7, #4]
 800a240:	4603      	mov	r3, r0
 800a242:	73fb      	strb	r3, [r7, #15]
 800a244:	4613      	mov	r3, r2
 800a246:	81bb      	strh	r3, [r7, #12]
	data[0] = registerAdress | 0x80;
 800a248:	7bfb      	ldrb	r3, [r7, #15]
 800a24a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a24e:	b2da      	uxtb	r2, r3
 800a250:	68bb      	ldr	r3, [r7, #8]
 800a252:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 800a254:	8b3b      	ldrh	r3, [r7, #24]
 800a256:	2200      	movs	r2, #0
 800a258:	4619      	mov	r1, r3
 800a25a:	6878      	ldr	r0, [r7, #4]
 800a25c:	f7f8 fa0c 	bl	8002678 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(hspiN, (uint8_t*) data, (uint8_t*) data, 1, 1);
 800a260:	2301      	movs	r3, #1
 800a262:	9300      	str	r3, [sp, #0]
 800a264:	2301      	movs	r3, #1
 800a266:	68ba      	ldr	r2, [r7, #8]
 800a268:	68b9      	ldr	r1, [r7, #8]
 800a26a:	69f8      	ldr	r0, [r7, #28]
 800a26c:	f7fb fe55 	bl	8005f1a <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(hspiN, (uint8_t*) data, (uint8_t*) data, number, 2);
 800a270:	89ba      	ldrh	r2, [r7, #12]
 800a272:	2302      	movs	r3, #2
 800a274:	9300      	str	r3, [sp, #0]
 800a276:	4613      	mov	r3, r2
 800a278:	68ba      	ldr	r2, [r7, #8]
 800a27a:	68b9      	ldr	r1, [r7, #8]
 800a27c:	69f8      	ldr	r0, [r7, #28]
 800a27e:	f7fb fe4c 	bl	8005f1a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 800a282:	8b3b      	ldrh	r3, [r7, #24]
 800a284:	2200      	movs	r2, #0
 800a286:	4619      	mov	r1, r3
 800a288:	6878      	ldr	r0, [r7, #4]
 800a28a:	f7f8 f9f5 	bl	8002678 <HAL_GPIO_WritePin>
}
 800a28e:	bf00      	nop
 800a290:	3710      	adds	r7, #16
 800a292:	46bd      	mov	sp, r7
 800a294:	bd80      	pop	{r7, pc}
	...

0800a298 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b082      	sub	sp, #8
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	4603      	mov	r3, r0
 800a2a0:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800a2a2:	4b0b      	ldr	r3, [pc, #44]	; (800a2d0 <SD_CheckStatus+0x38>)
 800a2a4:	2201      	movs	r2, #1
 800a2a6:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800a2a8:	f7fe ff90 	bl	80091cc <BSP_SD_GetCardState>
 800a2ac:	4603      	mov	r3, r0
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d107      	bne.n	800a2c2 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800a2b2:	4b07      	ldr	r3, [pc, #28]	; (800a2d0 <SD_CheckStatus+0x38>)
 800a2b4:	781b      	ldrb	r3, [r3, #0]
 800a2b6:	b2db      	uxtb	r3, r3
 800a2b8:	f023 0301 	bic.w	r3, r3, #1
 800a2bc:	b2da      	uxtb	r2, r3
 800a2be:	4b04      	ldr	r3, [pc, #16]	; (800a2d0 <SD_CheckStatus+0x38>)
 800a2c0:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800a2c2:	4b03      	ldr	r3, [pc, #12]	; (800a2d0 <SD_CheckStatus+0x38>)
 800a2c4:	781b      	ldrb	r3, [r3, #0]
 800a2c6:	b2db      	uxtb	r3, r3
}
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	3708      	adds	r7, #8
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	bd80      	pop	{r7, pc}
 800a2d0:	20000005 	.word	0x20000005

0800a2d4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b082      	sub	sp, #8
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	4603      	mov	r3, r0
 800a2dc:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;  
 800a2de:	4b0b      	ldr	r3, [pc, #44]	; (800a30c <SD_initialize+0x38>)
 800a2e0:	2201      	movs	r2, #1
 800a2e2:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800a2e4:	f7fe ff10 	bl	8009108 <BSP_SD_Init>
 800a2e8:	4603      	mov	r3, r0
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d107      	bne.n	800a2fe <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800a2ee:	79fb      	ldrb	r3, [r7, #7]
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	f7ff ffd1 	bl	800a298 <SD_CheckStatus>
 800a2f6:	4603      	mov	r3, r0
 800a2f8:	461a      	mov	r2, r3
 800a2fa:	4b04      	ldr	r3, [pc, #16]	; (800a30c <SD_initialize+0x38>)
 800a2fc:	701a      	strb	r2, [r3, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 800a2fe:	4b03      	ldr	r3, [pc, #12]	; (800a30c <SD_initialize+0x38>)
 800a300:	781b      	ldrb	r3, [r3, #0]
 800a302:	b2db      	uxtb	r3, r3
}
 800a304:	4618      	mov	r0, r3
 800a306:	3708      	adds	r7, #8
 800a308:	46bd      	mov	sp, r7
 800a30a:	bd80      	pop	{r7, pc}
 800a30c:	20000005 	.word	0x20000005

0800a310 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b082      	sub	sp, #8
 800a314:	af00      	add	r7, sp, #0
 800a316:	4603      	mov	r3, r0
 800a318:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800a31a:	79fb      	ldrb	r3, [r7, #7]
 800a31c:	4618      	mov	r0, r3
 800a31e:	f7ff ffbb 	bl	800a298 <SD_CheckStatus>
 800a322:	4603      	mov	r3, r0
}
 800a324:	4618      	mov	r0, r3
 800a326:	3708      	adds	r7, #8
 800a328:	46bd      	mov	sp, r7
 800a32a:	bd80      	pop	{r7, pc}

0800a32c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
              
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b086      	sub	sp, #24
 800a330:	af00      	add	r7, sp, #0
 800a332:	60b9      	str	r1, [r7, #8]
 800a334:	607a      	str	r2, [r7, #4]
 800a336:	603b      	str	r3, [r7, #0]
 800a338:	4603      	mov	r3, r0
 800a33a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a33c:	2301      	movs	r3, #1
 800a33e:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800a340:	f04f 33ff 	mov.w	r3, #4294967295
 800a344:	683a      	ldr	r2, [r7, #0]
 800a346:	6879      	ldr	r1, [r7, #4]
 800a348:	68b8      	ldr	r0, [r7, #8]
 800a34a:	f7fe ff03 	bl	8009154 <BSP_SD_ReadBlocks>
 800a34e:	4603      	mov	r3, r0
 800a350:	2b00      	cmp	r3, #0
 800a352:	d107      	bne.n	800a364 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800a354:	bf00      	nop
 800a356:	f7fe ff39 	bl	80091cc <BSP_SD_GetCardState>
 800a35a:	4603      	mov	r3, r0
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d1fa      	bne.n	800a356 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800a360:	2300      	movs	r3, #0
 800a362:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800a364:	7dfb      	ldrb	r3, [r7, #23]
}
 800a366:	4618      	mov	r0, r3
 800a368:	3718      	adds	r7, #24
 800a36a:	46bd      	mov	sp, r7
 800a36c:	bd80      	pop	{r7, pc}

0800a36e <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
              
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800a36e:	b580      	push	{r7, lr}
 800a370:	b086      	sub	sp, #24
 800a372:	af00      	add	r7, sp, #0
 800a374:	60b9      	str	r1, [r7, #8]
 800a376:	607a      	str	r2, [r7, #4]
 800a378:	603b      	str	r3, [r7, #0]
 800a37a:	4603      	mov	r3, r0
 800a37c:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a37e:	2301      	movs	r3, #1
 800a380:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800a382:	f04f 33ff 	mov.w	r3, #4294967295
 800a386:	683a      	ldr	r2, [r7, #0]
 800a388:	6879      	ldr	r1, [r7, #4]
 800a38a:	68b8      	ldr	r0, [r7, #8]
 800a38c:	f7fe ff00 	bl	8009190 <BSP_SD_WriteBlocks>
 800a390:	4603      	mov	r3, r0
 800a392:	2b00      	cmp	r3, #0
 800a394:	d107      	bne.n	800a3a6 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800a396:	bf00      	nop
 800a398:	f7fe ff18 	bl	80091cc <BSP_SD_GetCardState>
 800a39c:	4603      	mov	r3, r0
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d1fa      	bne.n	800a398 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800a3a6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	3718      	adds	r7, #24
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	bd80      	pop	{r7, pc}

0800a3b0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b08c      	sub	sp, #48	; 0x30
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	4603      	mov	r3, r0
 800a3b8:	603a      	str	r2, [r7, #0]
 800a3ba:	71fb      	strb	r3, [r7, #7]
 800a3bc:	460b      	mov	r3, r1
 800a3be:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800a3c0:	2301      	movs	r3, #1
 800a3c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800a3c6:	4b25      	ldr	r3, [pc, #148]	; (800a45c <SD_ioctl+0xac>)
 800a3c8:	781b      	ldrb	r3, [r3, #0]
 800a3ca:	b2db      	uxtb	r3, r3
 800a3cc:	f003 0301 	and.w	r3, r3, #1
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d001      	beq.n	800a3d8 <SD_ioctl+0x28>
 800a3d4:	2303      	movs	r3, #3
 800a3d6:	e03c      	b.n	800a452 <SD_ioctl+0xa2>

  switch (cmd)
 800a3d8:	79bb      	ldrb	r3, [r7, #6]
 800a3da:	2b03      	cmp	r3, #3
 800a3dc:	d834      	bhi.n	800a448 <SD_ioctl+0x98>
 800a3de:	a201      	add	r2, pc, #4	; (adr r2, 800a3e4 <SD_ioctl+0x34>)
 800a3e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3e4:	0800a3f5 	.word	0x0800a3f5
 800a3e8:	0800a3fd 	.word	0x0800a3fd
 800a3ec:	0800a415 	.word	0x0800a415
 800a3f0:	0800a42f 	.word	0x0800a42f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a3fa:	e028      	b.n	800a44e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800a3fc:	f107 030c 	add.w	r3, r7, #12
 800a400:	4618      	mov	r0, r3
 800a402:	f7fe fef3 	bl	80091ec <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800a406:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a408:	683b      	ldr	r3, [r7, #0]
 800a40a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a40c:	2300      	movs	r3, #0
 800a40e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a412:	e01c      	b.n	800a44e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a414:	f107 030c 	add.w	r3, r7, #12
 800a418:	4618      	mov	r0, r3
 800a41a:	f7fe fee7 	bl	80091ec <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800a41e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a420:	b29a      	uxth	r2, r3
 800a422:	683b      	ldr	r3, [r7, #0]
 800a424:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800a426:	2300      	movs	r3, #0
 800a428:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a42c:	e00f      	b.n	800a44e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a42e:	f107 030c 	add.w	r3, r7, #12
 800a432:	4618      	mov	r0, r3
 800a434:	f7fe feda 	bl	80091ec <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800a438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a43a:	0a5a      	lsrs	r2, r3, #9
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a440:	2300      	movs	r3, #0
 800a442:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a446:	e002      	b.n	800a44e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800a448:	2304      	movs	r3, #4
 800a44a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800a44e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800a452:	4618      	mov	r0, r3
 800a454:	3730      	adds	r7, #48	; 0x30
 800a456:	46bd      	mov	sp, r7
 800a458:	bd80      	pop	{r7, pc}
 800a45a:	bf00      	nop
 800a45c:	20000005 	.word	0x20000005

0800a460 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a460:	b580      	push	{r7, lr}
 800a462:	b082      	sub	sp, #8
 800a464:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a466:	2300      	movs	r3, #0
 800a468:	607b      	str	r3, [r7, #4]
 800a46a:	4a10      	ldr	r2, [pc, #64]	; (800a4ac <HAL_MspInit+0x4c>)
 800a46c:	4b0f      	ldr	r3, [pc, #60]	; (800a4ac <HAL_MspInit+0x4c>)
 800a46e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a470:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a474:	6453      	str	r3, [r2, #68]	; 0x44
 800a476:	4b0d      	ldr	r3, [pc, #52]	; (800a4ac <HAL_MspInit+0x4c>)
 800a478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a47a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a47e:	607b      	str	r3, [r7, #4]
 800a480:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800a482:	2300      	movs	r3, #0
 800a484:	603b      	str	r3, [r7, #0]
 800a486:	4a09      	ldr	r2, [pc, #36]	; (800a4ac <HAL_MspInit+0x4c>)
 800a488:	4b08      	ldr	r3, [pc, #32]	; (800a4ac <HAL_MspInit+0x4c>)
 800a48a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a48c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a490:	6413      	str	r3, [r2, #64]	; 0x40
 800a492:	4b06      	ldr	r3, [pc, #24]	; (800a4ac <HAL_MspInit+0x4c>)
 800a494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a496:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a49a:	603b      	str	r3, [r7, #0]
 800a49c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800a49e:	2007      	movs	r0, #7
 800a4a0:	f7f7 fb92 	bl	8001bc8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a4a4:	bf00      	nop
 800a4a6:	3708      	adds	r7, #8
 800a4a8:	46bd      	mov	sp, r7
 800a4aa:	bd80      	pop	{r7, pc}
 800a4ac:	40023800 	.word	0x40023800

0800a4b0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800a4b0:	b580      	push	{r7, lr}
 800a4b2:	b08c      	sub	sp, #48	; 0x30
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a4b8:	f107 031c 	add.w	r3, r7, #28
 800a4bc:	2200      	movs	r2, #0
 800a4be:	601a      	str	r2, [r3, #0]
 800a4c0:	605a      	str	r2, [r3, #4]
 800a4c2:	609a      	str	r2, [r3, #8]
 800a4c4:	60da      	str	r2, [r3, #12]
 800a4c6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	4a5e      	ldr	r2, [pc, #376]	; (800a648 <HAL_ADC_MspInit+0x198>)
 800a4ce:	4293      	cmp	r3, r2
 800a4d0:	d158      	bne.n	800a584 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	61bb      	str	r3, [r7, #24]
 800a4d6:	4a5d      	ldr	r2, [pc, #372]	; (800a64c <HAL_ADC_MspInit+0x19c>)
 800a4d8:	4b5c      	ldr	r3, [pc, #368]	; (800a64c <HAL_ADC_MspInit+0x19c>)
 800a4da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a4dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a4e0:	6453      	str	r3, [r2, #68]	; 0x44
 800a4e2:	4b5a      	ldr	r3, [pc, #360]	; (800a64c <HAL_ADC_MspInit+0x19c>)
 800a4e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a4e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a4ea:	61bb      	str	r3, [r7, #24]
 800a4ec:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	617b      	str	r3, [r7, #20]
 800a4f2:	4a56      	ldr	r2, [pc, #344]	; (800a64c <HAL_ADC_MspInit+0x19c>)
 800a4f4:	4b55      	ldr	r3, [pc, #340]	; (800a64c <HAL_ADC_MspInit+0x19c>)
 800a4f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4f8:	f043 0302 	orr.w	r3, r3, #2
 800a4fc:	6313      	str	r3, [r2, #48]	; 0x30
 800a4fe:	4b53      	ldr	r3, [pc, #332]	; (800a64c <HAL_ADC_MspInit+0x19c>)
 800a500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a502:	f003 0302 	and.w	r3, r3, #2
 800a506:	617b      	str	r3, [r7, #20]
 800a508:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration    
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = VBAT1_Pin;
 800a50a:	2302      	movs	r3, #2
 800a50c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a50e:	2303      	movs	r3, #3
 800a510:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a512:	2300      	movs	r3, #0
 800a514:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VBAT1_GPIO_Port, &GPIO_InitStruct);
 800a516:	f107 031c 	add.w	r3, r7, #28
 800a51a:	4619      	mov	r1, r3
 800a51c:	484c      	ldr	r0, [pc, #304]	; (800a650 <HAL_ADC_MspInit+0x1a0>)
 800a51e:	f7f7 ff19 	bl	8002354 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800a522:	4b4c      	ldr	r3, [pc, #304]	; (800a654 <HAL_ADC_MspInit+0x1a4>)
 800a524:	4a4c      	ldr	r2, [pc, #304]	; (800a658 <HAL_ADC_MspInit+0x1a8>)
 800a526:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800a528:	4b4a      	ldr	r3, [pc, #296]	; (800a654 <HAL_ADC_MspInit+0x1a4>)
 800a52a:	2200      	movs	r2, #0
 800a52c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a52e:	4b49      	ldr	r3, [pc, #292]	; (800a654 <HAL_ADC_MspInit+0x1a4>)
 800a530:	2200      	movs	r2, #0
 800a532:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800a534:	4b47      	ldr	r3, [pc, #284]	; (800a654 <HAL_ADC_MspInit+0x1a4>)
 800a536:	2200      	movs	r2, #0
 800a538:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800a53a:	4b46      	ldr	r3, [pc, #280]	; (800a654 <HAL_ADC_MspInit+0x1a4>)
 800a53c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a540:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800a542:	4b44      	ldr	r3, [pc, #272]	; (800a654 <HAL_ADC_MspInit+0x1a4>)
 800a544:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a548:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800a54a:	4b42      	ldr	r3, [pc, #264]	; (800a654 <HAL_ADC_MspInit+0x1a4>)
 800a54c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a550:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800a552:	4b40      	ldr	r3, [pc, #256]	; (800a654 <HAL_ADC_MspInit+0x1a4>)
 800a554:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a558:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800a55a:	4b3e      	ldr	r3, [pc, #248]	; (800a654 <HAL_ADC_MspInit+0x1a4>)
 800a55c:	2200      	movs	r2, #0
 800a55e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a560:	4b3c      	ldr	r3, [pc, #240]	; (800a654 <HAL_ADC_MspInit+0x1a4>)
 800a562:	2200      	movs	r2, #0
 800a564:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800a566:	483b      	ldr	r0, [pc, #236]	; (800a654 <HAL_ADC_MspInit+0x1a4>)
 800a568:	f7f7 fb7e 	bl	8001c68 <HAL_DMA_Init>
 800a56c:	4603      	mov	r3, r0
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d001      	beq.n	800a576 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800a572:	f7ff fded 	bl	800a150 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	4a36      	ldr	r2, [pc, #216]	; (800a654 <HAL_ADC_MspInit+0x1a4>)
 800a57a:	639a      	str	r2, [r3, #56]	; 0x38
 800a57c:	4a35      	ldr	r2, [pc, #212]	; (800a654 <HAL_ADC_MspInit+0x1a4>)
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800a582:	e05d      	b.n	800a640 <HAL_ADC_MspInit+0x190>
  else if(hadc->Instance==ADC2)
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	4a34      	ldr	r2, [pc, #208]	; (800a65c <HAL_ADC_MspInit+0x1ac>)
 800a58a:	4293      	cmp	r3, r2
 800a58c:	d158      	bne.n	800a640 <HAL_ADC_MspInit+0x190>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800a58e:	2300      	movs	r3, #0
 800a590:	613b      	str	r3, [r7, #16]
 800a592:	4a2e      	ldr	r2, [pc, #184]	; (800a64c <HAL_ADC_MspInit+0x19c>)
 800a594:	4b2d      	ldr	r3, [pc, #180]	; (800a64c <HAL_ADC_MspInit+0x19c>)
 800a596:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a598:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a59c:	6453      	str	r3, [r2, #68]	; 0x44
 800a59e:	4b2b      	ldr	r3, [pc, #172]	; (800a64c <HAL_ADC_MspInit+0x19c>)
 800a5a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a5a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a5a6:	613b      	str	r3, [r7, #16]
 800a5a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	60fb      	str	r3, [r7, #12]
 800a5ae:	4a27      	ldr	r2, [pc, #156]	; (800a64c <HAL_ADC_MspInit+0x19c>)
 800a5b0:	4b26      	ldr	r3, [pc, #152]	; (800a64c <HAL_ADC_MspInit+0x19c>)
 800a5b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5b4:	f043 0302 	orr.w	r3, r3, #2
 800a5b8:	6313      	str	r3, [r2, #48]	; 0x30
 800a5ba:	4b24      	ldr	r3, [pc, #144]	; (800a64c <HAL_ADC_MspInit+0x19c>)
 800a5bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5be:	f003 0302 	and.w	r3, r3, #2
 800a5c2:	60fb      	str	r3, [r7, #12]
 800a5c4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VBAT2_Pin;
 800a5c6:	2301      	movs	r3, #1
 800a5c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a5ca:	2303      	movs	r3, #3
 800a5cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VBAT2_GPIO_Port, &GPIO_InitStruct);
 800a5d2:	f107 031c 	add.w	r3, r7, #28
 800a5d6:	4619      	mov	r1, r3
 800a5d8:	481d      	ldr	r0, [pc, #116]	; (800a650 <HAL_ADC_MspInit+0x1a0>)
 800a5da:	f7f7 febb 	bl	8002354 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800a5de:	4b20      	ldr	r3, [pc, #128]	; (800a660 <HAL_ADC_MspInit+0x1b0>)
 800a5e0:	4a20      	ldr	r2, [pc, #128]	; (800a664 <HAL_ADC_MspInit+0x1b4>)
 800a5e2:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800a5e4:	4b1e      	ldr	r3, [pc, #120]	; (800a660 <HAL_ADC_MspInit+0x1b0>)
 800a5e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800a5ea:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a5ec:	4b1c      	ldr	r3, [pc, #112]	; (800a660 <HAL_ADC_MspInit+0x1b0>)
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800a5f2:	4b1b      	ldr	r3, [pc, #108]	; (800a660 <HAL_ADC_MspInit+0x1b0>)
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800a5f8:	4b19      	ldr	r3, [pc, #100]	; (800a660 <HAL_ADC_MspInit+0x1b0>)
 800a5fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a5fe:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800a600:	4b17      	ldr	r3, [pc, #92]	; (800a660 <HAL_ADC_MspInit+0x1b0>)
 800a602:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a606:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800a608:	4b15      	ldr	r3, [pc, #84]	; (800a660 <HAL_ADC_MspInit+0x1b0>)
 800a60a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a60e:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800a610:	4b13      	ldr	r3, [pc, #76]	; (800a660 <HAL_ADC_MspInit+0x1b0>)
 800a612:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a616:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800a618:	4b11      	ldr	r3, [pc, #68]	; (800a660 <HAL_ADC_MspInit+0x1b0>)
 800a61a:	2200      	movs	r2, #0
 800a61c:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a61e:	4b10      	ldr	r3, [pc, #64]	; (800a660 <HAL_ADC_MspInit+0x1b0>)
 800a620:	2200      	movs	r2, #0
 800a622:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800a624:	480e      	ldr	r0, [pc, #56]	; (800a660 <HAL_ADC_MspInit+0x1b0>)
 800a626:	f7f7 fb1f 	bl	8001c68 <HAL_DMA_Init>
 800a62a:	4603      	mov	r3, r0
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d001      	beq.n	800a634 <HAL_ADC_MspInit+0x184>
      Error_Handler();
 800a630:	f7ff fd8e 	bl	800a150 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	4a0a      	ldr	r2, [pc, #40]	; (800a660 <HAL_ADC_MspInit+0x1b0>)
 800a638:	639a      	str	r2, [r3, #56]	; 0x38
 800a63a:	4a09      	ldr	r2, [pc, #36]	; (800a660 <HAL_ADC_MspInit+0x1b0>)
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	6393      	str	r3, [r2, #56]	; 0x38
}
 800a640:	bf00      	nop
 800a642:	3730      	adds	r7, #48	; 0x30
 800a644:	46bd      	mov	sp, r7
 800a646:	bd80      	pop	{r7, pc}
 800a648:	40012000 	.word	0x40012000
 800a64c:	40023800 	.word	0x40023800
 800a650:	40020400 	.word	0x40020400
 800a654:	2000249c 	.word	0x2000249c
 800a658:	40026410 	.word	0x40026410
 800a65c:	40012100 	.word	0x40012100
 800a660:	20002638 	.word	0x20002638
 800a664:	40026440 	.word	0x40026440

0800a668 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b08a      	sub	sp, #40	; 0x28
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a670:	f107 0314 	add.w	r3, r7, #20
 800a674:	2200      	movs	r2, #0
 800a676:	601a      	str	r2, [r3, #0]
 800a678:	605a      	str	r2, [r3, #4]
 800a67a:	609a      	str	r2, [r3, #8]
 800a67c:	60da      	str	r2, [r3, #12]
 800a67e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	4a19      	ldr	r2, [pc, #100]	; (800a6ec <HAL_I2C_MspInit+0x84>)
 800a686:	4293      	cmp	r3, r2
 800a688:	d12b      	bne.n	800a6e2 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a68a:	2300      	movs	r3, #0
 800a68c:	613b      	str	r3, [r7, #16]
 800a68e:	4a18      	ldr	r2, [pc, #96]	; (800a6f0 <HAL_I2C_MspInit+0x88>)
 800a690:	4b17      	ldr	r3, [pc, #92]	; (800a6f0 <HAL_I2C_MspInit+0x88>)
 800a692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a694:	f043 0302 	orr.w	r3, r3, #2
 800a698:	6313      	str	r3, [r2, #48]	; 0x30
 800a69a:	4b15      	ldr	r3, [pc, #84]	; (800a6f0 <HAL_I2C_MspInit+0x88>)
 800a69c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a69e:	f003 0302 	and.w	r3, r3, #2
 800a6a2:	613b      	str	r3, [r7, #16]
 800a6a4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800a6a6:	23c0      	movs	r3, #192	; 0xc0
 800a6a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800a6aa:	2312      	movs	r3, #18
 800a6ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a6ae:	2301      	movs	r3, #1
 800a6b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a6b2:	2303      	movs	r3, #3
 800a6b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800a6b6:	2304      	movs	r3, #4
 800a6b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a6ba:	f107 0314 	add.w	r3, r7, #20
 800a6be:	4619      	mov	r1, r3
 800a6c0:	480c      	ldr	r0, [pc, #48]	; (800a6f4 <HAL_I2C_MspInit+0x8c>)
 800a6c2:	f7f7 fe47 	bl	8002354 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	60fb      	str	r3, [r7, #12]
 800a6ca:	4a09      	ldr	r2, [pc, #36]	; (800a6f0 <HAL_I2C_MspInit+0x88>)
 800a6cc:	4b08      	ldr	r3, [pc, #32]	; (800a6f0 <HAL_I2C_MspInit+0x88>)
 800a6ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a6d4:	6413      	str	r3, [r2, #64]	; 0x40
 800a6d6:	4b06      	ldr	r3, [pc, #24]	; (800a6f0 <HAL_I2C_MspInit+0x88>)
 800a6d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a6de:	60fb      	str	r3, [r7, #12]
 800a6e0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800a6e2:	bf00      	nop
 800a6e4:	3728      	adds	r7, #40	; 0x28
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	bd80      	pop	{r7, pc}
 800a6ea:	bf00      	nop
 800a6ec:	40005400 	.word	0x40005400
 800a6f0:	40023800 	.word	0x40023800
 800a6f4:	40020400 	.word	0x40020400

0800a6f8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800a6f8:	b480      	push	{r7}
 800a6fa:	b083      	sub	sp, #12
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	4a05      	ldr	r2, [pc, #20]	; (800a71c <HAL_RTC_MspInit+0x24>)
 800a706:	4293      	cmp	r3, r2
 800a708:	d102      	bne.n	800a710 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800a70a:	4b05      	ldr	r3, [pc, #20]	; (800a720 <HAL_RTC_MspInit+0x28>)
 800a70c:	2201      	movs	r2, #1
 800a70e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800a710:	bf00      	nop
 800a712:	370c      	adds	r7, #12
 800a714:	46bd      	mov	sp, r7
 800a716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a71a:	4770      	bx	lr
 800a71c:	40002800 	.word	0x40002800
 800a720:	42470e3c 	.word	0x42470e3c

0800a724 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800a724:	b580      	push	{r7, lr}
 800a726:	b08a      	sub	sp, #40	; 0x28
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a72c:	f107 0314 	add.w	r3, r7, #20
 800a730:	2200      	movs	r2, #0
 800a732:	601a      	str	r2, [r3, #0]
 800a734:	605a      	str	r2, [r3, #4]
 800a736:	609a      	str	r2, [r3, #8]
 800a738:	60da      	str	r2, [r3, #12]
 800a73a:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	4a28      	ldr	r2, [pc, #160]	; (800a7e4 <HAL_SD_MspInit+0xc0>)
 800a742:	4293      	cmp	r3, r2
 800a744:	d14a      	bne.n	800a7dc <HAL_SD_MspInit+0xb8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800a746:	2300      	movs	r3, #0
 800a748:	613b      	str	r3, [r7, #16]
 800a74a:	4a27      	ldr	r2, [pc, #156]	; (800a7e8 <HAL_SD_MspInit+0xc4>)
 800a74c:	4b26      	ldr	r3, [pc, #152]	; (800a7e8 <HAL_SD_MspInit+0xc4>)
 800a74e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a750:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a754:	6453      	str	r3, [r2, #68]	; 0x44
 800a756:	4b24      	ldr	r3, [pc, #144]	; (800a7e8 <HAL_SD_MspInit+0xc4>)
 800a758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a75a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a75e:	613b      	str	r3, [r7, #16]
 800a760:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a762:	2300      	movs	r3, #0
 800a764:	60fb      	str	r3, [r7, #12]
 800a766:	4a20      	ldr	r2, [pc, #128]	; (800a7e8 <HAL_SD_MspInit+0xc4>)
 800a768:	4b1f      	ldr	r3, [pc, #124]	; (800a7e8 <HAL_SD_MspInit+0xc4>)
 800a76a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a76c:	f043 0304 	orr.w	r3, r3, #4
 800a770:	6313      	str	r3, [r2, #48]	; 0x30
 800a772:	4b1d      	ldr	r3, [pc, #116]	; (800a7e8 <HAL_SD_MspInit+0xc4>)
 800a774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a776:	f003 0304 	and.w	r3, r3, #4
 800a77a:	60fb      	str	r3, [r7, #12]
 800a77c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800a77e:	2300      	movs	r3, #0
 800a780:	60bb      	str	r3, [r7, #8]
 800a782:	4a19      	ldr	r2, [pc, #100]	; (800a7e8 <HAL_SD_MspInit+0xc4>)
 800a784:	4b18      	ldr	r3, [pc, #96]	; (800a7e8 <HAL_SD_MspInit+0xc4>)
 800a786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a788:	f043 0308 	orr.w	r3, r3, #8
 800a78c:	6313      	str	r3, [r2, #48]	; 0x30
 800a78e:	4b16      	ldr	r3, [pc, #88]	; (800a7e8 <HAL_SD_MspInit+0xc4>)
 800a790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a792:	f003 0308 	and.w	r3, r3, #8
 800a796:	60bb      	str	r3, [r7, #8]
 800a798:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800a79a:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800a79e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a7a0:	2302      	movs	r3, #2
 800a7a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a7a8:	2303      	movs	r3, #3
 800a7aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800a7ac:	230c      	movs	r3, #12
 800a7ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a7b0:	f107 0314 	add.w	r3, r7, #20
 800a7b4:	4619      	mov	r1, r3
 800a7b6:	480d      	ldr	r0, [pc, #52]	; (800a7ec <HAL_SD_MspInit+0xc8>)
 800a7b8:	f7f7 fdcc 	bl	8002354 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800a7bc:	2304      	movs	r3, #4
 800a7be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a7c0:	2302      	movs	r3, #2
 800a7c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a7c8:	2303      	movs	r3, #3
 800a7ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800a7cc:	230c      	movs	r3, #12
 800a7ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800a7d0:	f107 0314 	add.w	r3, r7, #20
 800a7d4:	4619      	mov	r1, r3
 800a7d6:	4806      	ldr	r0, [pc, #24]	; (800a7f0 <HAL_SD_MspInit+0xcc>)
 800a7d8:	f7f7 fdbc 	bl	8002354 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800a7dc:	bf00      	nop
 800a7de:	3728      	adds	r7, #40	; 0x28
 800a7e0:	46bd      	mov	sp, r7
 800a7e2:	bd80      	pop	{r7, pc}
 800a7e4:	40012c00 	.word	0x40012c00
 800a7e8:	40023800 	.word	0x40023800
 800a7ec:	40020800 	.word	0x40020800
 800a7f0:	40020c00 	.word	0x40020c00

0800a7f4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800a7f4:	b580      	push	{r7, lr}
 800a7f6:	b08c      	sub	sp, #48	; 0x30
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a7fc:	f107 031c 	add.w	r3, r7, #28
 800a800:	2200      	movs	r2, #0
 800a802:	601a      	str	r2, [r3, #0]
 800a804:	605a      	str	r2, [r3, #4]
 800a806:	609a      	str	r2, [r3, #8]
 800a808:	60da      	str	r2, [r3, #12]
 800a80a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	4a90      	ldr	r2, [pc, #576]	; (800aa54 <HAL_SPI_MspInit+0x260>)
 800a812:	4293      	cmp	r3, r2
 800a814:	f040 808c 	bne.w	800a930 <HAL_SPI_MspInit+0x13c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800a818:	2300      	movs	r3, #0
 800a81a:	61bb      	str	r3, [r7, #24]
 800a81c:	4a8e      	ldr	r2, [pc, #568]	; (800aa58 <HAL_SPI_MspInit+0x264>)
 800a81e:	4b8e      	ldr	r3, [pc, #568]	; (800aa58 <HAL_SPI_MspInit+0x264>)
 800a820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a822:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a826:	6413      	str	r3, [r2, #64]	; 0x40
 800a828:	4b8b      	ldr	r3, [pc, #556]	; (800aa58 <HAL_SPI_MspInit+0x264>)
 800a82a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a82c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a830:	61bb      	str	r3, [r7, #24]
 800a832:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a834:	2300      	movs	r3, #0
 800a836:	617b      	str	r3, [r7, #20]
 800a838:	4a87      	ldr	r2, [pc, #540]	; (800aa58 <HAL_SPI_MspInit+0x264>)
 800a83a:	4b87      	ldr	r3, [pc, #540]	; (800aa58 <HAL_SPI_MspInit+0x264>)
 800a83c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a83e:	f043 0302 	orr.w	r3, r3, #2
 800a842:	6313      	str	r3, [r2, #48]	; 0x30
 800a844:	4b84      	ldr	r3, [pc, #528]	; (800aa58 <HAL_SPI_MspInit+0x264>)
 800a846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a848:	f003 0302 	and.w	r3, r3, #2
 800a84c:	617b      	str	r3, [r7, #20]
 800a84e:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800a850:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800a854:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a856:	2302      	movs	r3, #2
 800a858:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a85a:	2300      	movs	r3, #0
 800a85c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a85e:	2303      	movs	r3, #3
 800a860:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800a862:	2305      	movs	r3, #5
 800a864:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a866:	f107 031c 	add.w	r3, r7, #28
 800a86a:	4619      	mov	r1, r3
 800a86c:	487b      	ldr	r0, [pc, #492]	; (800aa5c <HAL_SPI_MspInit+0x268>)
 800a86e:	f7f7 fd71 	bl	8002354 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 800a872:	4b7b      	ldr	r3, [pc, #492]	; (800aa60 <HAL_SPI_MspInit+0x26c>)
 800a874:	4a7b      	ldr	r2, [pc, #492]	; (800aa64 <HAL_SPI_MspInit+0x270>)
 800a876:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800a878:	4b79      	ldr	r3, [pc, #484]	; (800aa60 <HAL_SPI_MspInit+0x26c>)
 800a87a:	2200      	movs	r2, #0
 800a87c:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a87e:	4b78      	ldr	r3, [pc, #480]	; (800aa60 <HAL_SPI_MspInit+0x26c>)
 800a880:	2200      	movs	r2, #0
 800a882:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a884:	4b76      	ldr	r3, [pc, #472]	; (800aa60 <HAL_SPI_MspInit+0x26c>)
 800a886:	2200      	movs	r2, #0
 800a888:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800a88a:	4b75      	ldr	r3, [pc, #468]	; (800aa60 <HAL_SPI_MspInit+0x26c>)
 800a88c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a890:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a892:	4b73      	ldr	r3, [pc, #460]	; (800aa60 <HAL_SPI_MspInit+0x26c>)
 800a894:	2200      	movs	r2, #0
 800a896:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a898:	4b71      	ldr	r3, [pc, #452]	; (800aa60 <HAL_SPI_MspInit+0x26c>)
 800a89a:	2200      	movs	r2, #0
 800a89c:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 800a89e:	4b70      	ldr	r3, [pc, #448]	; (800aa60 <HAL_SPI_MspInit+0x26c>)
 800a8a0:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a8a4:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800a8a6:	4b6e      	ldr	r3, [pc, #440]	; (800aa60 <HAL_SPI_MspInit+0x26c>)
 800a8a8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a8ac:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a8ae:	4b6c      	ldr	r3, [pc, #432]	; (800aa60 <HAL_SPI_MspInit+0x26c>)
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800a8b4:	486a      	ldr	r0, [pc, #424]	; (800aa60 <HAL_SPI_MspInit+0x26c>)
 800a8b6:	f7f7 f9d7 	bl	8001c68 <HAL_DMA_Init>
 800a8ba:	4603      	mov	r3, r0
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d001      	beq.n	800a8c4 <HAL_SPI_MspInit+0xd0>
    {
      Error_Handler();
 800a8c0:	f7ff fc46 	bl	800a150 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	4a66      	ldr	r2, [pc, #408]	; (800aa60 <HAL_SPI_MspInit+0x26c>)
 800a8c8:	64da      	str	r2, [r3, #76]	; 0x4c
 800a8ca:	4a65      	ldr	r2, [pc, #404]	; (800aa60 <HAL_SPI_MspInit+0x26c>)
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800a8d0:	4b65      	ldr	r3, [pc, #404]	; (800aa68 <HAL_SPI_MspInit+0x274>)
 800a8d2:	4a66      	ldr	r2, [pc, #408]	; (800aa6c <HAL_SPI_MspInit+0x278>)
 800a8d4:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800a8d6:	4b64      	ldr	r3, [pc, #400]	; (800aa68 <HAL_SPI_MspInit+0x274>)
 800a8d8:	2200      	movs	r2, #0
 800a8da:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a8dc:	4b62      	ldr	r3, [pc, #392]	; (800aa68 <HAL_SPI_MspInit+0x274>)
 800a8de:	2240      	movs	r2, #64	; 0x40
 800a8e0:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a8e2:	4b61      	ldr	r3, [pc, #388]	; (800aa68 <HAL_SPI_MspInit+0x274>)
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800a8e8:	4b5f      	ldr	r3, [pc, #380]	; (800aa68 <HAL_SPI_MspInit+0x274>)
 800a8ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a8ee:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a8f0:	4b5d      	ldr	r3, [pc, #372]	; (800aa68 <HAL_SPI_MspInit+0x274>)
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a8f6:	4b5c      	ldr	r3, [pc, #368]	; (800aa68 <HAL_SPI_MspInit+0x274>)
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 800a8fc:	4b5a      	ldr	r3, [pc, #360]	; (800aa68 <HAL_SPI_MspInit+0x274>)
 800a8fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a902:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800a904:	4b58      	ldr	r3, [pc, #352]	; (800aa68 <HAL_SPI_MspInit+0x274>)
 800a906:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a90a:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a90c:	4b56      	ldr	r3, [pc, #344]	; (800aa68 <HAL_SPI_MspInit+0x274>)
 800a90e:	2200      	movs	r2, #0
 800a910:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800a912:	4855      	ldr	r0, [pc, #340]	; (800aa68 <HAL_SPI_MspInit+0x274>)
 800a914:	f7f7 f9a8 	bl	8001c68 <HAL_DMA_Init>
 800a918:	4603      	mov	r3, r0
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d001      	beq.n	800a922 <HAL_SPI_MspInit+0x12e>
    {
      Error_Handler();
 800a91e:	f7ff fc17 	bl	800a150 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	4a50      	ldr	r2, [pc, #320]	; (800aa68 <HAL_SPI_MspInit+0x274>)
 800a926:	649a      	str	r2, [r3, #72]	; 0x48
 800a928:	4a4f      	ldr	r2, [pc, #316]	; (800aa68 <HAL_SPI_MspInit+0x274>)
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800a92e:	e08d      	b.n	800aa4c <HAL_SPI_MspInit+0x258>
  else if(hspi->Instance==SPI3)
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	4a4e      	ldr	r2, [pc, #312]	; (800aa70 <HAL_SPI_MspInit+0x27c>)
 800a936:	4293      	cmp	r3, r2
 800a938:	f040 8088 	bne.w	800aa4c <HAL_SPI_MspInit+0x258>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800a93c:	2300      	movs	r3, #0
 800a93e:	613b      	str	r3, [r7, #16]
 800a940:	4a45      	ldr	r2, [pc, #276]	; (800aa58 <HAL_SPI_MspInit+0x264>)
 800a942:	4b45      	ldr	r3, [pc, #276]	; (800aa58 <HAL_SPI_MspInit+0x264>)
 800a944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a946:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a94a:	6413      	str	r3, [r2, #64]	; 0x40
 800a94c:	4b42      	ldr	r3, [pc, #264]	; (800aa58 <HAL_SPI_MspInit+0x264>)
 800a94e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a950:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a954:	613b      	str	r3, [r7, #16]
 800a956:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a958:	2300      	movs	r3, #0
 800a95a:	60fb      	str	r3, [r7, #12]
 800a95c:	4a3e      	ldr	r2, [pc, #248]	; (800aa58 <HAL_SPI_MspInit+0x264>)
 800a95e:	4b3e      	ldr	r3, [pc, #248]	; (800aa58 <HAL_SPI_MspInit+0x264>)
 800a960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a962:	f043 0302 	orr.w	r3, r3, #2
 800a966:	6313      	str	r3, [r2, #48]	; 0x30
 800a968:	4b3b      	ldr	r3, [pc, #236]	; (800aa58 <HAL_SPI_MspInit+0x264>)
 800a96a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a96c:	f003 0302 	and.w	r3, r3, #2
 800a970:	60fb      	str	r3, [r7, #12]
 800a972:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800a974:	2338      	movs	r3, #56	; 0x38
 800a976:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a978:	2302      	movs	r3, #2
 800a97a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a97c:	2300      	movs	r3, #0
 800a97e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a980:	2303      	movs	r3, #3
 800a982:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800a984:	2306      	movs	r3, #6
 800a986:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a988:	f107 031c 	add.w	r3, r7, #28
 800a98c:	4619      	mov	r1, r3
 800a98e:	4833      	ldr	r0, [pc, #204]	; (800aa5c <HAL_SPI_MspInit+0x268>)
 800a990:	f7f7 fce0 	bl	8002354 <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA1_Stream0;
 800a994:	4b37      	ldr	r3, [pc, #220]	; (800aa74 <HAL_SPI_MspInit+0x280>)
 800a996:	4a38      	ldr	r2, [pc, #224]	; (800aa78 <HAL_SPI_MspInit+0x284>)
 800a998:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 800a99a:	4b36      	ldr	r3, [pc, #216]	; (800aa74 <HAL_SPI_MspInit+0x280>)
 800a99c:	2200      	movs	r2, #0
 800a99e:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a9a0:	4b34      	ldr	r3, [pc, #208]	; (800aa74 <HAL_SPI_MspInit+0x280>)
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a9a6:	4b33      	ldr	r3, [pc, #204]	; (800aa74 <HAL_SPI_MspInit+0x280>)
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800a9ac:	4b31      	ldr	r3, [pc, #196]	; (800aa74 <HAL_SPI_MspInit+0x280>)
 800a9ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a9b2:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a9b4:	4b2f      	ldr	r3, [pc, #188]	; (800aa74 <HAL_SPI_MspInit+0x280>)
 800a9b6:	2200      	movs	r2, #0
 800a9b8:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a9ba:	4b2e      	ldr	r3, [pc, #184]	; (800aa74 <HAL_SPI_MspInit+0x280>)
 800a9bc:	2200      	movs	r2, #0
 800a9be:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 800a9c0:	4b2c      	ldr	r3, [pc, #176]	; (800aa74 <HAL_SPI_MspInit+0x280>)
 800a9c2:	2200      	movs	r2, #0
 800a9c4:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800a9c6:	4b2b      	ldr	r3, [pc, #172]	; (800aa74 <HAL_SPI_MspInit+0x280>)
 800a9c8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800a9cc:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a9ce:	4b29      	ldr	r3, [pc, #164]	; (800aa74 <HAL_SPI_MspInit+0x280>)
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 800a9d4:	4827      	ldr	r0, [pc, #156]	; (800aa74 <HAL_SPI_MspInit+0x280>)
 800a9d6:	f7f7 f947 	bl	8001c68 <HAL_DMA_Init>
 800a9da:	4603      	mov	r3, r0
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d001      	beq.n	800a9e4 <HAL_SPI_MspInit+0x1f0>
      Error_Handler();
 800a9e0:	f7ff fbb6 	bl	800a150 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi3_rx);
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	4a23      	ldr	r2, [pc, #140]	; (800aa74 <HAL_SPI_MspInit+0x280>)
 800a9e8:	64da      	str	r2, [r3, #76]	; 0x4c
 800a9ea:	4a22      	ldr	r2, [pc, #136]	; (800aa74 <HAL_SPI_MspInit+0x280>)
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi3_tx.Instance = DMA1_Stream5;
 800a9f0:	4b22      	ldr	r3, [pc, #136]	; (800aa7c <HAL_SPI_MspInit+0x288>)
 800a9f2:	4a23      	ldr	r2, [pc, #140]	; (800aa80 <HAL_SPI_MspInit+0x28c>)
 800a9f4:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 800a9f6:	4b21      	ldr	r3, [pc, #132]	; (800aa7c <HAL_SPI_MspInit+0x288>)
 800a9f8:	2200      	movs	r2, #0
 800a9fa:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a9fc:	4b1f      	ldr	r3, [pc, #124]	; (800aa7c <HAL_SPI_MspInit+0x288>)
 800a9fe:	2240      	movs	r2, #64	; 0x40
 800aa00:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800aa02:	4b1e      	ldr	r3, [pc, #120]	; (800aa7c <HAL_SPI_MspInit+0x288>)
 800aa04:	2200      	movs	r2, #0
 800aa06:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800aa08:	4b1c      	ldr	r3, [pc, #112]	; (800aa7c <HAL_SPI_MspInit+0x288>)
 800aa0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800aa0e:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800aa10:	4b1a      	ldr	r3, [pc, #104]	; (800aa7c <HAL_SPI_MspInit+0x288>)
 800aa12:	2200      	movs	r2, #0
 800aa14:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800aa16:	4b19      	ldr	r3, [pc, #100]	; (800aa7c <HAL_SPI_MspInit+0x288>)
 800aa18:	2200      	movs	r2, #0
 800aa1a:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 800aa1c:	4b17      	ldr	r3, [pc, #92]	; (800aa7c <HAL_SPI_MspInit+0x288>)
 800aa1e:	2200      	movs	r2, #0
 800aa20:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800aa22:	4b16      	ldr	r3, [pc, #88]	; (800aa7c <HAL_SPI_MspInit+0x288>)
 800aa24:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800aa28:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800aa2a:	4b14      	ldr	r3, [pc, #80]	; (800aa7c <HAL_SPI_MspInit+0x288>)
 800aa2c:	2200      	movs	r2, #0
 800aa2e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 800aa30:	4812      	ldr	r0, [pc, #72]	; (800aa7c <HAL_SPI_MspInit+0x288>)
 800aa32:	f7f7 f919 	bl	8001c68 <HAL_DMA_Init>
 800aa36:	4603      	mov	r3, r0
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d001      	beq.n	800aa40 <HAL_SPI_MspInit+0x24c>
      Error_Handler();
 800aa3c:	f7ff fb88 	bl	800a150 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	4a0e      	ldr	r2, [pc, #56]	; (800aa7c <HAL_SPI_MspInit+0x288>)
 800aa44:	649a      	str	r2, [r3, #72]	; 0x48
 800aa46:	4a0d      	ldr	r2, [pc, #52]	; (800aa7c <HAL_SPI_MspInit+0x288>)
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	6393      	str	r3, [r2, #56]	; 0x38
}
 800aa4c:	bf00      	nop
 800aa4e:	3730      	adds	r7, #48	; 0x30
 800aa50:	46bd      	mov	sp, r7
 800aa52:	bd80      	pop	{r7, pc}
 800aa54:	40003800 	.word	0x40003800
 800aa58:	40023800 	.word	0x40023800
 800aa5c:	40020400 	.word	0x40020400
 800aa60:	2000229c 	.word	0x2000229c
 800aa64:	40026058 	.word	0x40026058
 800aa68:	20002698 	.word	0x20002698
 800aa6c:	40026070 	.word	0x40026070
 800aa70:	40003c00 	.word	0x40003c00
 800aa74:	200026f8 	.word	0x200026f8
 800aa78:	40026010 	.word	0x40026010
 800aa7c:	20002394 	.word	0x20002394
 800aa80:	40026088 	.word	0x40026088

0800aa84 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b084      	sub	sp, #16
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aa94:	d10e      	bne.n	800aab4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800aa96:	2300      	movs	r3, #0
 800aa98:	60fb      	str	r3, [r7, #12]
 800aa9a:	4a16      	ldr	r2, [pc, #88]	; (800aaf4 <HAL_TIM_Base_MspInit+0x70>)
 800aa9c:	4b15      	ldr	r3, [pc, #84]	; (800aaf4 <HAL_TIM_Base_MspInit+0x70>)
 800aa9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aaa0:	f043 0301 	orr.w	r3, r3, #1
 800aaa4:	6413      	str	r3, [r2, #64]	; 0x40
 800aaa6:	4b13      	ldr	r3, [pc, #76]	; (800aaf4 <HAL_TIM_Base_MspInit+0x70>)
 800aaa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aaaa:	f003 0301 	and.w	r3, r3, #1
 800aaae:	60fb      	str	r3, [r7, #12]
 800aab0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800aab2:	e01a      	b.n	800aaea <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	4a0f      	ldr	r2, [pc, #60]	; (800aaf8 <HAL_TIM_Base_MspInit+0x74>)
 800aaba:	4293      	cmp	r3, r2
 800aabc:	d115      	bne.n	800aaea <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800aabe:	2300      	movs	r3, #0
 800aac0:	60bb      	str	r3, [r7, #8]
 800aac2:	4a0c      	ldr	r2, [pc, #48]	; (800aaf4 <HAL_TIM_Base_MspInit+0x70>)
 800aac4:	4b0b      	ldr	r3, [pc, #44]	; (800aaf4 <HAL_TIM_Base_MspInit+0x70>)
 800aac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aac8:	f043 0302 	orr.w	r3, r3, #2
 800aacc:	6413      	str	r3, [r2, #64]	; 0x40
 800aace:	4b09      	ldr	r3, [pc, #36]	; (800aaf4 <HAL_TIM_Base_MspInit+0x70>)
 800aad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aad2:	f003 0302 	and.w	r3, r3, #2
 800aad6:	60bb      	str	r3, [r7, #8]
 800aad8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800aada:	2200      	movs	r2, #0
 800aadc:	2100      	movs	r1, #0
 800aade:	201d      	movs	r0, #29
 800aae0:	f7f7 f87d 	bl	8001bde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800aae4:	201d      	movs	r0, #29
 800aae6:	f7f7 f896 	bl	8001c16 <HAL_NVIC_EnableIRQ>
}
 800aaea:	bf00      	nop
 800aaec:	3710      	adds	r7, #16
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	bd80      	pop	{r7, pc}
 800aaf2:	bf00      	nop
 800aaf4:	40023800 	.word	0x40023800
 800aaf8:	40000400 	.word	0x40000400

0800aafc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	b08a      	sub	sp, #40	; 0x28
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ab04:	f107 0314 	add.w	r3, r7, #20
 800ab08:	2200      	movs	r2, #0
 800ab0a:	601a      	str	r2, [r3, #0]
 800ab0c:	605a      	str	r2, [r3, #4]
 800ab0e:	609a      	str	r2, [r3, #8]
 800ab10:	60da      	str	r2, [r3, #12]
 800ab12:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	4a47      	ldr	r2, [pc, #284]	; (800ac38 <HAL_UART_MspInit+0x13c>)
 800ab1a:	4293      	cmp	r3, r2
 800ab1c:	f040 8088 	bne.w	800ac30 <HAL_UART_MspInit+0x134>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 800ab20:	2300      	movs	r3, #0
 800ab22:	613b      	str	r3, [r7, #16]
 800ab24:	4a45      	ldr	r2, [pc, #276]	; (800ac3c <HAL_UART_MspInit+0x140>)
 800ab26:	4b45      	ldr	r3, [pc, #276]	; (800ac3c <HAL_UART_MspInit+0x140>)
 800ab28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab2a:	f043 0320 	orr.w	r3, r3, #32
 800ab2e:	6453      	str	r3, [r2, #68]	; 0x44
 800ab30:	4b42      	ldr	r3, [pc, #264]	; (800ac3c <HAL_UART_MspInit+0x140>)
 800ab32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab34:	f003 0320 	and.w	r3, r3, #32
 800ab38:	613b      	str	r3, [r7, #16]
 800ab3a:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ab3c:	2300      	movs	r3, #0
 800ab3e:	60fb      	str	r3, [r7, #12]
 800ab40:	4a3e      	ldr	r2, [pc, #248]	; (800ac3c <HAL_UART_MspInit+0x140>)
 800ab42:	4b3e      	ldr	r3, [pc, #248]	; (800ac3c <HAL_UART_MspInit+0x140>)
 800ab44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab46:	f043 0304 	orr.w	r3, r3, #4
 800ab4a:	6313      	str	r3, [r2, #48]	; 0x30
 800ab4c:	4b3b      	ldr	r3, [pc, #236]	; (800ac3c <HAL_UART_MspInit+0x140>)
 800ab4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab50:	f003 0304 	and.w	r3, r3, #4
 800ab54:	60fb      	str	r3, [r7, #12]
 800ab56:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration    
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800ab58:	23c0      	movs	r3, #192	; 0xc0
 800ab5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ab5c:	2302      	movs	r3, #2
 800ab5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ab60:	2301      	movs	r3, #1
 800ab62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ab64:	2303      	movs	r3, #3
 800ab66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800ab68:	2308      	movs	r3, #8
 800ab6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ab6c:	f107 0314 	add.w	r3, r7, #20
 800ab70:	4619      	mov	r1, r3
 800ab72:	4833      	ldr	r0, [pc, #204]	; (800ac40 <HAL_UART_MspInit+0x144>)
 800ab74:	f7f7 fbee 	bl	8002354 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 800ab78:	4b32      	ldr	r3, [pc, #200]	; (800ac44 <HAL_UART_MspInit+0x148>)
 800ab7a:	4a33      	ldr	r2, [pc, #204]	; (800ac48 <HAL_UART_MspInit+0x14c>)
 800ab7c:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800ab7e:	4b31      	ldr	r3, [pc, #196]	; (800ac44 <HAL_UART_MspInit+0x148>)
 800ab80:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800ab84:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800ab86:	4b2f      	ldr	r3, [pc, #188]	; (800ac44 <HAL_UART_MspInit+0x148>)
 800ab88:	2200      	movs	r2, #0
 800ab8a:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800ab8c:	4b2d      	ldr	r3, [pc, #180]	; (800ac44 <HAL_UART_MspInit+0x148>)
 800ab8e:	2200      	movs	r2, #0
 800ab90:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800ab92:	4b2c      	ldr	r3, [pc, #176]	; (800ac44 <HAL_UART_MspInit+0x148>)
 800ab94:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ab98:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800ab9a:	4b2a      	ldr	r3, [pc, #168]	; (800ac44 <HAL_UART_MspInit+0x148>)
 800ab9c:	2200      	movs	r2, #0
 800ab9e:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800aba0:	4b28      	ldr	r3, [pc, #160]	; (800ac44 <HAL_UART_MspInit+0x148>)
 800aba2:	2200      	movs	r2, #0
 800aba4:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 800aba6:	4b27      	ldr	r3, [pc, #156]	; (800ac44 <HAL_UART_MspInit+0x148>)
 800aba8:	2200      	movs	r2, #0
 800abaa:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 800abac:	4b25      	ldr	r3, [pc, #148]	; (800ac44 <HAL_UART_MspInit+0x148>)
 800abae:	2200      	movs	r2, #0
 800abb0:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800abb2:	4b24      	ldr	r3, [pc, #144]	; (800ac44 <HAL_UART_MspInit+0x148>)
 800abb4:	2200      	movs	r2, #0
 800abb6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800abb8:	4822      	ldr	r0, [pc, #136]	; (800ac44 <HAL_UART_MspInit+0x148>)
 800abba:	f7f7 f855 	bl	8001c68 <HAL_DMA_Init>
 800abbe:	4603      	mov	r3, r0
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d001      	beq.n	800abc8 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 800abc4:	f7ff fac4 	bl	800a150 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	4a1e      	ldr	r2, [pc, #120]	; (800ac44 <HAL_UART_MspInit+0x148>)
 800abcc:	635a      	str	r2, [r3, #52]	; 0x34
 800abce:	4a1d      	ldr	r2, [pc, #116]	; (800ac44 <HAL_UART_MspInit+0x148>)
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART6_TX Init */
    hdma_usart6_tx.Instance = DMA2_Stream6;
 800abd4:	4b1d      	ldr	r3, [pc, #116]	; (800ac4c <HAL_UART_MspInit+0x150>)
 800abd6:	4a1e      	ldr	r2, [pc, #120]	; (800ac50 <HAL_UART_MspInit+0x154>)
 800abd8:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 800abda:	4b1c      	ldr	r3, [pc, #112]	; (800ac4c <HAL_UART_MspInit+0x150>)
 800abdc:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800abe0:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800abe2:	4b1a      	ldr	r3, [pc, #104]	; (800ac4c <HAL_UART_MspInit+0x150>)
 800abe4:	2240      	movs	r2, #64	; 0x40
 800abe6:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800abe8:	4b18      	ldr	r3, [pc, #96]	; (800ac4c <HAL_UART_MspInit+0x150>)
 800abea:	2200      	movs	r2, #0
 800abec:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 800abee:	4b17      	ldr	r3, [pc, #92]	; (800ac4c <HAL_UART_MspInit+0x150>)
 800abf0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800abf4:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800abf6:	4b15      	ldr	r3, [pc, #84]	; (800ac4c <HAL_UART_MspInit+0x150>)
 800abf8:	2200      	movs	r2, #0
 800abfa:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800abfc:	4b13      	ldr	r3, [pc, #76]	; (800ac4c <HAL_UART_MspInit+0x150>)
 800abfe:	2200      	movs	r2, #0
 800ac00:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 800ac02:	4b12      	ldr	r3, [pc, #72]	; (800ac4c <HAL_UART_MspInit+0x150>)
 800ac04:	2200      	movs	r2, #0
 800ac06:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 800ac08:	4b10      	ldr	r3, [pc, #64]	; (800ac4c <HAL_UART_MspInit+0x150>)
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800ac0e:	4b0f      	ldr	r3, [pc, #60]	; (800ac4c <HAL_UART_MspInit+0x150>)
 800ac10:	2200      	movs	r2, #0
 800ac12:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 800ac14:	480d      	ldr	r0, [pc, #52]	; (800ac4c <HAL_UART_MspInit+0x150>)
 800ac16:	f7f7 f827 	bl	8001c68 <HAL_DMA_Init>
 800ac1a:	4603      	mov	r3, r0
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d001      	beq.n	800ac24 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 800ac20:	f7ff fa96 	bl	800a150 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	4a09      	ldr	r2, [pc, #36]	; (800ac4c <HAL_UART_MspInit+0x150>)
 800ac28:	631a      	str	r2, [r3, #48]	; 0x30
 800ac2a:	4a08      	ldr	r2, [pc, #32]	; (800ac4c <HAL_UART_MspInit+0x150>)
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800ac30:	bf00      	nop
 800ac32:	3728      	adds	r7, #40	; 0x28
 800ac34:	46bd      	mov	sp, r7
 800ac36:	bd80      	pop	{r7, pc}
 800ac38:	40011400 	.word	0x40011400
 800ac3c:	40023800 	.word	0x40023800
 800ac40:	40020800 	.word	0x40020800
 800ac44:	20002130 	.word	0x20002130
 800ac48:	40026428 	.word	0x40026428
 800ac4c:	200023f4 	.word	0x200023f4
 800ac50:	400264a0 	.word	0x400264a0

0800ac54 <SVC_Handler>:
/******************************************************************************/
/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800ac54:	b480      	push	{r7}
 800ac56:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800ac58:	bf00      	nop
 800ac5a:	46bd      	mov	sp, r7
 800ac5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac60:	4770      	bx	lr

0800ac62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800ac62:	b480      	push	{r7}
 800ac64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800ac66:	bf00      	nop
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6e:	4770      	bx	lr

0800ac70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800ac70:	b580      	push	{r7, lr}
 800ac72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800ac74:	f7f6 f9aa 	bl	8000fcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800ac78:	bf00      	nop
 800ac7a:	bd80      	pop	{r7, pc}

0800ac7c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800ac7c:	b580      	push	{r7, lr}
 800ac7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
	/* This interrupt occurs when LIFTOFF_UMB Pin falls from 3.3V to GND (which means liftoff has occured)
	 *cancel same interrupt, activate post launch timer, update variable launch*/
	if(arm == 1){
 800ac80:	4b08      	ldr	r3, [pc, #32]	; (800aca4 <EXTI1_IRQHandler+0x28>)
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	2b01      	cmp	r3, #1
 800ac86:	d108      	bne.n	800ac9a <EXTI1_IRQHandler+0x1e>
	HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 800ac88:	2007      	movs	r0, #7
 800ac8a:	f7f6 ffd2 	bl	8001c32 <HAL_NVIC_DisableIRQ>
	HAL_TIM_Base_Start_IT(&htim2);
 800ac8e:	4806      	ldr	r0, [pc, #24]	; (800aca8 <EXTI1_IRQHandler+0x2c>)
 800ac90:	f7fb fe07 	bl	80068a2 <HAL_TIM_Base_Start_IT>
	launch = 1;
 800ac94:	4b05      	ldr	r3, [pc, #20]	; (800acac <EXTI1_IRQHandler+0x30>)
 800ac96:	2201      	movs	r2, #1
 800ac98:	601a      	str	r2, [r3, #0]
	}
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800ac9a:	2002      	movs	r0, #2
 800ac9c:	f7f7 fd06 	bl	80026ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800aca0:	bf00      	nop
 800aca2:	bd80      	pop	{r7, pc}
 800aca4:	200000b0 	.word	0x200000b0
 800aca8:	200025e0 	.word	0x200025e0
 800acac:	200000b4 	.word	0x200000b4

0800acb0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800acb0:	b580      	push	{r7, lr}
 800acb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 800acb4:	4802      	ldr	r0, [pc, #8]	; (800acc0 <DMA1_Stream0_IRQHandler+0x10>)
 800acb6:	f7f7 f8e5 	bl	8001e84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800acba:	bf00      	nop
 800acbc:	bd80      	pop	{r7, pc}
 800acbe:	bf00      	nop
 800acc0:	200026f8 	.word	0x200026f8

0800acc4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800acc4:	b580      	push	{r7, lr}
 800acc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800acc8:	4802      	ldr	r0, [pc, #8]	; (800acd4 <DMA1_Stream3_IRQHandler+0x10>)
 800acca:	f7f7 f8db 	bl	8001e84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800acce:	bf00      	nop
 800acd0:	bd80      	pop	{r7, pc}
 800acd2:	bf00      	nop
 800acd4:	2000229c 	.word	0x2000229c

0800acd8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800acd8:	b580      	push	{r7, lr}
 800acda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800acdc:	4802      	ldr	r0, [pc, #8]	; (800ace8 <DMA1_Stream4_IRQHandler+0x10>)
 800acde:	f7f7 f8d1 	bl	8001e84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800ace2:	bf00      	nop
 800ace4:	bd80      	pop	{r7, pc}
 800ace6:	bf00      	nop
 800ace8:	20002698 	.word	0x20002698

0800acec <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800acec:	b580      	push	{r7, lr}
 800acee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 800acf0:	4802      	ldr	r0, [pc, #8]	; (800acfc <DMA1_Stream5_IRQHandler+0x10>)
 800acf2:	f7f7 f8c7 	bl	8001e84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800acf6:	bf00      	nop
 800acf8:	bd80      	pop	{r7, pc}
 800acfa:	bf00      	nop
 800acfc:	20002394 	.word	0x20002394

0800ad00 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800ad00:	b580      	push	{r7, lr}
 800ad02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	//interrupt from INT IMU3 when watermark is reached in the FIFO
	if(arm == 1){
 800ad04:	4b06      	ldr	r3, [pc, #24]	; (800ad20 <EXTI9_5_IRQHandler+0x20>)
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	2b01      	cmp	r3, #1
 800ad0a:	d102      	bne.n	800ad12 <EXTI9_5_IRQHandler+0x12>
		sample = 1;
 800ad0c:	4b05      	ldr	r3, [pc, #20]	; (800ad24 <EXTI9_5_IRQHandler+0x24>)
 800ad0e:	2201      	movs	r2, #1
 800ad10:	601a      	str	r2, [r3, #0]
	}
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800ad12:	f44f 7080 	mov.w	r0, #256	; 0x100
 800ad16:	f7f7 fcc9 	bl	80026ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800ad1a:	bf00      	nop
 800ad1c:	bd80      	pop	{r7, pc}
 800ad1e:	bf00      	nop
 800ad20:	200000b0 	.word	0x200000b0
 800ad24:	200000b8 	.word	0x200000b8

0800ad28 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	// If the interrupt occurs it means that IMU_INT failed and sample is not set !
	sample = 1;
 800ad2c:	4b06      	ldr	r3, [pc, #24]	; (800ad48 <TIM3_IRQHandler+0x20>)
 800ad2e:	2201      	movs	r2, #1
 800ad30:	601a      	str	r2, [r3, #0]
	err_msg |= ERR_LOOP_TIME;
 800ad32:	4b06      	ldr	r3, [pc, #24]	; (800ad4c <TIM3_IRQHandler+0x24>)
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad3a:	4a04      	ldr	r2, [pc, #16]	; (800ad4c <TIM3_IRQHandler+0x24>)
 800ad3c:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800ad3e:	4804      	ldr	r0, [pc, #16]	; (800ad50 <TIM3_IRQHandler+0x28>)
 800ad40:	f7fb fdd3 	bl	80068ea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800ad44:	bf00      	nop
 800ad46:	bd80      	pop	{r7, pc}
 800ad48:	200000b8 	.word	0x200000b8
 800ad4c:	200000bc 	.word	0x200000bc
 800ad50:	200022fc 	.word	0x200022fc

0800ad54 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800ad54:	b580      	push	{r7, lr}
 800ad56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800ad58:	4802      	ldr	r0, [pc, #8]	; (800ad64 <DMA2_Stream0_IRQHandler+0x10>)
 800ad5a:	f7f7 f893 	bl	8001e84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800ad5e:	bf00      	nop
 800ad60:	bd80      	pop	{r7, pc}
 800ad62:	bf00      	nop
 800ad64:	2000249c 	.word	0x2000249c

0800ad68 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800ad68:	b580      	push	{r7, lr}
 800ad6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800ad6c:	4802      	ldr	r0, [pc, #8]	; (800ad78 <DMA2_Stream1_IRQHandler+0x10>)
 800ad6e:	f7f7 f889 	bl	8001e84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800ad72:	bf00      	nop
 800ad74:	bd80      	pop	{r7, pc}
 800ad76:	bf00      	nop
 800ad78:	20002130 	.word	0x20002130

0800ad7c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800ad80:	4802      	ldr	r0, [pc, #8]	; (800ad8c <DMA2_Stream2_IRQHandler+0x10>)
 800ad82:	f7f7 f87f 	bl	8001e84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800ad86:	bf00      	nop
 800ad88:	bd80      	pop	{r7, pc}
 800ad8a:	bf00      	nop
 800ad8c:	20002638 	.word	0x20002638

0800ad90 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 800ad90:	b580      	push	{r7, lr}
 800ad92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 800ad94:	4802      	ldr	r0, [pc, #8]	; (800ada0 <DMA2_Stream6_IRQHandler+0x10>)
 800ad96:	f7f7 f875 	bl	8001e84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800ad9a:	bf00      	nop
 800ad9c:	bd80      	pop	{r7, pc}
 800ad9e:	bf00      	nop
 800ada0:	200023f4 	.word	0x200023f4

0800ada4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800ada4:	b480      	push	{r7}
 800ada6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800ada8:	4a16      	ldr	r2, [pc, #88]	; (800ae04 <SystemInit+0x60>)
 800adaa:	4b16      	ldr	r3, [pc, #88]	; (800ae04 <SystemInit+0x60>)
 800adac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800adb0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800adb4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800adb8:	4a13      	ldr	r2, [pc, #76]	; (800ae08 <SystemInit+0x64>)
 800adba:	4b13      	ldr	r3, [pc, #76]	; (800ae08 <SystemInit+0x64>)
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	f043 0301 	orr.w	r3, r3, #1
 800adc2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800adc4:	4b10      	ldr	r3, [pc, #64]	; (800ae08 <SystemInit+0x64>)
 800adc6:	2200      	movs	r2, #0
 800adc8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800adca:	4a0f      	ldr	r2, [pc, #60]	; (800ae08 <SystemInit+0x64>)
 800adcc:	4b0e      	ldr	r3, [pc, #56]	; (800ae08 <SystemInit+0x64>)
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800add4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800add8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800adda:	4b0b      	ldr	r3, [pc, #44]	; (800ae08 <SystemInit+0x64>)
 800addc:	4a0b      	ldr	r2, [pc, #44]	; (800ae0c <SystemInit+0x68>)
 800adde:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800ade0:	4a09      	ldr	r2, [pc, #36]	; (800ae08 <SystemInit+0x64>)
 800ade2:	4b09      	ldr	r3, [pc, #36]	; (800ae08 <SystemInit+0x64>)
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800adea:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800adec:	4b06      	ldr	r3, [pc, #24]	; (800ae08 <SystemInit+0x64>)
 800adee:	2200      	movs	r2, #0
 800adf0:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800adf2:	4b04      	ldr	r3, [pc, #16]	; (800ae04 <SystemInit+0x60>)
 800adf4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800adf8:	609a      	str	r2, [r3, #8]
#endif
}
 800adfa:	bf00      	nop
 800adfc:	46bd      	mov	sp, r7
 800adfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae02:	4770      	bx	lr
 800ae04:	e000ed00 	.word	0xe000ed00
 800ae08:	40023800 	.word	0x40023800
 800ae0c:	24003010 	.word	0x24003010

0800ae10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800ae10:	f8df d034 	ldr.w	sp, [pc, #52]	; 800ae48 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800ae14:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800ae16:	e003      	b.n	800ae20 <LoopCopyDataInit>

0800ae18 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800ae18:	4b0c      	ldr	r3, [pc, #48]	; (800ae4c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800ae1a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800ae1c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800ae1e:	3104      	adds	r1, #4

0800ae20 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800ae20:	480b      	ldr	r0, [pc, #44]	; (800ae50 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800ae22:	4b0c      	ldr	r3, [pc, #48]	; (800ae54 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800ae24:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800ae26:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800ae28:	d3f6      	bcc.n	800ae18 <CopyDataInit>
  ldr  r2, =_sbss
 800ae2a:	4a0b      	ldr	r2, [pc, #44]	; (800ae58 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800ae2c:	e002      	b.n	800ae34 <LoopFillZerobss>

0800ae2e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800ae2e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800ae30:	f842 3b04 	str.w	r3, [r2], #4

0800ae34 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800ae34:	4b09      	ldr	r3, [pc, #36]	; (800ae5c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800ae36:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800ae38:	d3f9      	bcc.n	800ae2e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800ae3a:	f7ff ffb3 	bl	800ada4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800ae3e:	f000 f817 	bl	800ae70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800ae42:	f7fe fa01 	bl	8009248 <main>
  bx  lr    
 800ae46:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800ae48:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800ae4c:	0800b15c 	.word	0x0800b15c
  ldr  r0, =_sdata
 800ae50:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800ae54:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 800ae58:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 800ae5c:	20002758 	.word	0x20002758

0800ae60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800ae60:	e7fe      	b.n	800ae60 <ADC_IRQHandler>
	...

0800ae64 <__errno>:
 800ae64:	4b01      	ldr	r3, [pc, #4]	; (800ae6c <__errno+0x8>)
 800ae66:	6818      	ldr	r0, [r3, #0]
 800ae68:	4770      	bx	lr
 800ae6a:	bf00      	nop
 800ae6c:	2000000c 	.word	0x2000000c

0800ae70 <__libc_init_array>:
 800ae70:	b570      	push	{r4, r5, r6, lr}
 800ae72:	4e0d      	ldr	r6, [pc, #52]	; (800aea8 <__libc_init_array+0x38>)
 800ae74:	4c0d      	ldr	r4, [pc, #52]	; (800aeac <__libc_init_array+0x3c>)
 800ae76:	1ba4      	subs	r4, r4, r6
 800ae78:	10a4      	asrs	r4, r4, #2
 800ae7a:	2500      	movs	r5, #0
 800ae7c:	42a5      	cmp	r5, r4
 800ae7e:	d109      	bne.n	800ae94 <__libc_init_array+0x24>
 800ae80:	4e0b      	ldr	r6, [pc, #44]	; (800aeb0 <__libc_init_array+0x40>)
 800ae82:	4c0c      	ldr	r4, [pc, #48]	; (800aeb4 <__libc_init_array+0x44>)
 800ae84:	f000 f938 	bl	800b0f8 <_init>
 800ae88:	1ba4      	subs	r4, r4, r6
 800ae8a:	10a4      	asrs	r4, r4, #2
 800ae8c:	2500      	movs	r5, #0
 800ae8e:	42a5      	cmp	r5, r4
 800ae90:	d105      	bne.n	800ae9e <__libc_init_array+0x2e>
 800ae92:	bd70      	pop	{r4, r5, r6, pc}
 800ae94:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ae98:	4798      	blx	r3
 800ae9a:	3501      	adds	r5, #1
 800ae9c:	e7ee      	b.n	800ae7c <__libc_init_array+0xc>
 800ae9e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800aea2:	4798      	blx	r3
 800aea4:	3501      	adds	r5, #1
 800aea6:	e7f2      	b.n	800ae8e <__libc_init_array+0x1e>
 800aea8:	0800b154 	.word	0x0800b154
 800aeac:	0800b154 	.word	0x0800b154
 800aeb0:	0800b154 	.word	0x0800b154
 800aeb4:	0800b158 	.word	0x0800b158

0800aeb8 <memcpy>:
 800aeb8:	b510      	push	{r4, lr}
 800aeba:	1e43      	subs	r3, r0, #1
 800aebc:	440a      	add	r2, r1
 800aebe:	4291      	cmp	r1, r2
 800aec0:	d100      	bne.n	800aec4 <memcpy+0xc>
 800aec2:	bd10      	pop	{r4, pc}
 800aec4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aec8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aecc:	e7f7      	b.n	800aebe <memcpy+0x6>

0800aece <memset>:
 800aece:	4402      	add	r2, r0
 800aed0:	4603      	mov	r3, r0
 800aed2:	4293      	cmp	r3, r2
 800aed4:	d100      	bne.n	800aed8 <memset+0xa>
 800aed6:	4770      	bx	lr
 800aed8:	f803 1b01 	strb.w	r1, [r3], #1
 800aedc:	e7f9      	b.n	800aed2 <memset+0x4>
	...

0800aee0 <sqrt>:
 800aee0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800aee4:	ed2d 8b02 	vpush	{d8}
 800aee8:	b08b      	sub	sp, #44	; 0x2c
 800aeea:	ec55 4b10 	vmov	r4, r5, d0
 800aeee:	f000 f851 	bl	800af94 <__ieee754_sqrt>
 800aef2:	4b26      	ldr	r3, [pc, #152]	; (800af8c <sqrt+0xac>)
 800aef4:	eeb0 8a40 	vmov.f32	s16, s0
 800aef8:	eef0 8a60 	vmov.f32	s17, s1
 800aefc:	f993 6000 	ldrsb.w	r6, [r3]
 800af00:	1c73      	adds	r3, r6, #1
 800af02:	d02a      	beq.n	800af5a <sqrt+0x7a>
 800af04:	4622      	mov	r2, r4
 800af06:	462b      	mov	r3, r5
 800af08:	4620      	mov	r0, r4
 800af0a:	4629      	mov	r1, r5
 800af0c:	f7f5 fdce 	bl	8000aac <__aeabi_dcmpun>
 800af10:	4607      	mov	r7, r0
 800af12:	bb10      	cbnz	r0, 800af5a <sqrt+0x7a>
 800af14:	f04f 0800 	mov.w	r8, #0
 800af18:	f04f 0900 	mov.w	r9, #0
 800af1c:	4642      	mov	r2, r8
 800af1e:	464b      	mov	r3, r9
 800af20:	4620      	mov	r0, r4
 800af22:	4629      	mov	r1, r5
 800af24:	f7f5 fd9a 	bl	8000a5c <__aeabi_dcmplt>
 800af28:	b1b8      	cbz	r0, 800af5a <sqrt+0x7a>
 800af2a:	2301      	movs	r3, #1
 800af2c:	9300      	str	r3, [sp, #0]
 800af2e:	4b18      	ldr	r3, [pc, #96]	; (800af90 <sqrt+0xb0>)
 800af30:	9301      	str	r3, [sp, #4]
 800af32:	9708      	str	r7, [sp, #32]
 800af34:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800af38:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800af3c:	b9b6      	cbnz	r6, 800af6c <sqrt+0x8c>
 800af3e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800af42:	4668      	mov	r0, sp
 800af44:	f000 f8d6 	bl	800b0f4 <matherr>
 800af48:	b1d0      	cbz	r0, 800af80 <sqrt+0xa0>
 800af4a:	9b08      	ldr	r3, [sp, #32]
 800af4c:	b11b      	cbz	r3, 800af56 <sqrt+0x76>
 800af4e:	f7ff ff89 	bl	800ae64 <__errno>
 800af52:	9b08      	ldr	r3, [sp, #32]
 800af54:	6003      	str	r3, [r0, #0]
 800af56:	ed9d 8b06 	vldr	d8, [sp, #24]
 800af5a:	eeb0 0a48 	vmov.f32	s0, s16
 800af5e:	eef0 0a68 	vmov.f32	s1, s17
 800af62:	b00b      	add	sp, #44	; 0x2c
 800af64:	ecbd 8b02 	vpop	{d8}
 800af68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800af6c:	4642      	mov	r2, r8
 800af6e:	464b      	mov	r3, r9
 800af70:	4640      	mov	r0, r8
 800af72:	4649      	mov	r1, r9
 800af74:	f7f5 fc2a 	bl	80007cc <__aeabi_ddiv>
 800af78:	2e02      	cmp	r6, #2
 800af7a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800af7e:	d1e0      	bne.n	800af42 <sqrt+0x62>
 800af80:	f7ff ff70 	bl	800ae64 <__errno>
 800af84:	2321      	movs	r3, #33	; 0x21
 800af86:	6003      	str	r3, [r0, #0]
 800af88:	e7df      	b.n	800af4a <sqrt+0x6a>
 800af8a:	bf00      	nop
 800af8c:	20000070 	.word	0x20000070
 800af90:	0800b144 	.word	0x0800b144

0800af94 <__ieee754_sqrt>:
 800af94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af98:	ec55 4b10 	vmov	r4, r5, d0
 800af9c:	4e54      	ldr	r6, [pc, #336]	; (800b0f0 <__ieee754_sqrt+0x15c>)
 800af9e:	43ae      	bics	r6, r5
 800afa0:	ee10 0a10 	vmov	r0, s0
 800afa4:	462b      	mov	r3, r5
 800afa6:	462a      	mov	r2, r5
 800afa8:	4621      	mov	r1, r4
 800afaa:	d113      	bne.n	800afd4 <__ieee754_sqrt+0x40>
 800afac:	ee10 2a10 	vmov	r2, s0
 800afb0:	462b      	mov	r3, r5
 800afb2:	ee10 0a10 	vmov	r0, s0
 800afb6:	4629      	mov	r1, r5
 800afb8:	f7f5 fade 	bl	8000578 <__aeabi_dmul>
 800afbc:	4602      	mov	r2, r0
 800afbe:	460b      	mov	r3, r1
 800afc0:	4620      	mov	r0, r4
 800afc2:	4629      	mov	r1, r5
 800afc4:	f7f5 f926 	bl	8000214 <__adddf3>
 800afc8:	4604      	mov	r4, r0
 800afca:	460d      	mov	r5, r1
 800afcc:	ec45 4b10 	vmov	d0, r4, r5
 800afd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afd4:	2d00      	cmp	r5, #0
 800afd6:	dc10      	bgt.n	800affa <__ieee754_sqrt+0x66>
 800afd8:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800afdc:	4330      	orrs	r0, r6
 800afde:	d0f5      	beq.n	800afcc <__ieee754_sqrt+0x38>
 800afe0:	b15d      	cbz	r5, 800affa <__ieee754_sqrt+0x66>
 800afe2:	ee10 2a10 	vmov	r2, s0
 800afe6:	462b      	mov	r3, r5
 800afe8:	4620      	mov	r0, r4
 800afea:	4629      	mov	r1, r5
 800afec:	f7f5 f910 	bl	8000210 <__aeabi_dsub>
 800aff0:	4602      	mov	r2, r0
 800aff2:	460b      	mov	r3, r1
 800aff4:	f7f5 fbea 	bl	80007cc <__aeabi_ddiv>
 800aff8:	e7e6      	b.n	800afc8 <__ieee754_sqrt+0x34>
 800affa:	151b      	asrs	r3, r3, #20
 800affc:	d10c      	bne.n	800b018 <__ieee754_sqrt+0x84>
 800affe:	2a00      	cmp	r2, #0
 800b000:	d06d      	beq.n	800b0de <__ieee754_sqrt+0x14a>
 800b002:	2000      	movs	r0, #0
 800b004:	02d6      	lsls	r6, r2, #11
 800b006:	d56e      	bpl.n	800b0e6 <__ieee754_sqrt+0x152>
 800b008:	1e44      	subs	r4, r0, #1
 800b00a:	1b1b      	subs	r3, r3, r4
 800b00c:	f1c0 0420 	rsb	r4, r0, #32
 800b010:	fa21 f404 	lsr.w	r4, r1, r4
 800b014:	4322      	orrs	r2, r4
 800b016:	4081      	lsls	r1, r0
 800b018:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b01c:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800b020:	07dd      	lsls	r5, r3, #31
 800b022:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800b026:	bf42      	ittt	mi
 800b028:	0052      	lslmi	r2, r2, #1
 800b02a:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 800b02e:	0049      	lslmi	r1, r1, #1
 800b030:	1058      	asrs	r0, r3, #1
 800b032:	2500      	movs	r5, #0
 800b034:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 800b038:	441a      	add	r2, r3
 800b03a:	0049      	lsls	r1, r1, #1
 800b03c:	2316      	movs	r3, #22
 800b03e:	462c      	mov	r4, r5
 800b040:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800b044:	19a7      	adds	r7, r4, r6
 800b046:	4297      	cmp	r7, r2
 800b048:	bfde      	ittt	le
 800b04a:	1bd2      	suble	r2, r2, r7
 800b04c:	19bc      	addle	r4, r7, r6
 800b04e:	19ad      	addle	r5, r5, r6
 800b050:	0052      	lsls	r2, r2, #1
 800b052:	3b01      	subs	r3, #1
 800b054:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800b058:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800b05c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b060:	d1f0      	bne.n	800b044 <__ieee754_sqrt+0xb0>
 800b062:	f04f 0e20 	mov.w	lr, #32
 800b066:	469c      	mov	ip, r3
 800b068:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800b06c:	42a2      	cmp	r2, r4
 800b06e:	eb06 070c 	add.w	r7, r6, ip
 800b072:	dc02      	bgt.n	800b07a <__ieee754_sqrt+0xe6>
 800b074:	d112      	bne.n	800b09c <__ieee754_sqrt+0x108>
 800b076:	428f      	cmp	r7, r1
 800b078:	d810      	bhi.n	800b09c <__ieee754_sqrt+0x108>
 800b07a:	2f00      	cmp	r7, #0
 800b07c:	eb07 0c06 	add.w	ip, r7, r6
 800b080:	da34      	bge.n	800b0ec <__ieee754_sqrt+0x158>
 800b082:	f1bc 0f00 	cmp.w	ip, #0
 800b086:	db31      	blt.n	800b0ec <__ieee754_sqrt+0x158>
 800b088:	f104 0801 	add.w	r8, r4, #1
 800b08c:	1b12      	subs	r2, r2, r4
 800b08e:	428f      	cmp	r7, r1
 800b090:	bf88      	it	hi
 800b092:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800b096:	1bc9      	subs	r1, r1, r7
 800b098:	4433      	add	r3, r6
 800b09a:	4644      	mov	r4, r8
 800b09c:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 800b0a0:	f1be 0e01 	subs.w	lr, lr, #1
 800b0a4:	443a      	add	r2, r7
 800b0a6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b0aa:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800b0ae:	d1dd      	bne.n	800b06c <__ieee754_sqrt+0xd8>
 800b0b0:	430a      	orrs	r2, r1
 800b0b2:	d006      	beq.n	800b0c2 <__ieee754_sqrt+0x12e>
 800b0b4:	1c5c      	adds	r4, r3, #1
 800b0b6:	bf13      	iteet	ne
 800b0b8:	3301      	addne	r3, #1
 800b0ba:	3501      	addeq	r5, #1
 800b0bc:	4673      	moveq	r3, lr
 800b0be:	f023 0301 	bicne.w	r3, r3, #1
 800b0c2:	106a      	asrs	r2, r5, #1
 800b0c4:	085b      	lsrs	r3, r3, #1
 800b0c6:	07e9      	lsls	r1, r5, #31
 800b0c8:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800b0cc:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800b0d0:	bf48      	it	mi
 800b0d2:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800b0d6:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800b0da:	461c      	mov	r4, r3
 800b0dc:	e776      	b.n	800afcc <__ieee754_sqrt+0x38>
 800b0de:	0aca      	lsrs	r2, r1, #11
 800b0e0:	3b15      	subs	r3, #21
 800b0e2:	0549      	lsls	r1, r1, #21
 800b0e4:	e78b      	b.n	800affe <__ieee754_sqrt+0x6a>
 800b0e6:	0052      	lsls	r2, r2, #1
 800b0e8:	3001      	adds	r0, #1
 800b0ea:	e78b      	b.n	800b004 <__ieee754_sqrt+0x70>
 800b0ec:	46a0      	mov	r8, r4
 800b0ee:	e7cd      	b.n	800b08c <__ieee754_sqrt+0xf8>
 800b0f0:	7ff00000 	.word	0x7ff00000

0800b0f4 <matherr>:
 800b0f4:	2000      	movs	r0, #0
 800b0f6:	4770      	bx	lr

0800b0f8 <_init>:
 800b0f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0fa:	bf00      	nop
 800b0fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0fe:	bc08      	pop	{r3}
 800b100:	469e      	mov	lr, r3
 800b102:	4770      	bx	lr

0800b104 <_fini>:
 800b104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b106:	bf00      	nop
 800b108:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b10a:	bc08      	pop	{r3}
 800b10c:	469e      	mov	lr, r3
 800b10e:	4770      	bx	lr
