Metric,Value
detailedplace__design__instance__displacement__total,131.774
detailedplace__design__instance__displacement__mean,2.745
detailedplace__design__instance__displacement__max,4.678
detailedplace__route__wirelength__estimated,203.283
detailedplace__design__violations,0
detailedplace__timing__setup__tns,0
detailedplace__timing__setup__ws,1e+39
detailedplace__timing__drv__max_slew_limit,0
detailedplace__timing__drv__max_slew,0
detailedplace__timing__drv__max_cap_limit,0
detailedplace__timing__drv__max_cap,0
detailedplace__timing__drv__max_fanout_limit,0
detailedplace__timing__drv__max_fanout,0
detailedplace__timing__drv__setup_violation_count,0
detailedplace__timing__drv__hold_violation_count,0
detailedplace__power__internal__total,0
detailedplace__power__switching__total,0
detailedplace__power__leakage__total,4.12445e-09
detailedplace__power__total,4.12445e-09
detailedplace__design__io,45
detailedplace__design__die__area,134030
detailedplace__design__core__area,129036
detailedplace__design__instance__count,48
detailedplace__design__instance__area,348.365
detailedplace__design__instance__count__stdcell,48
detailedplace__design__instance__area__stdcell,348.365
detailedplace__design__instance__count__macros,0
detailedplace__design__instance__area__macros,0
detailedplace__design__instance__utilization,0.00269974
detailedplace__design__instance__utilization__stdcell,0.00269974
detailedplace__flow__warnings__count,0
detailedplace__flow__errors__count,0
flow__warnings__count,0
flow__errors__count,0
globalplace__timing__setup__tns,0
globalplace__timing__setup__ws,1e+39
globalplace__power__internal__total,0
globalplace__power__switching__total,0
globalplace__power__leakage__total,2.79394e-09
globalplace__power__total,2.79394e-09
globalplace__design__io,45
globalplace__design__die__area,134030
globalplace__design__core__area,129036
globalplace__design__instance__count,25
globalplace__design__instance__area,181.44
globalplace__design__instance__count__stdcell,25
globalplace__design__instance__area__stdcell,181.44
globalplace__design__instance__count__macros,0
globalplace__design__instance__area__macros,0
globalplace__design__instance__utilization,0.00140611
globalplace__design__instance__utilization__stdcell,0.00140611
globalplace__flow__warnings__count,1
globalplace__flow__errors__count,0
placeopt__timing__drv__floating__nets,0
placeopt__timing__drv__floating__pins,0
placeopt__timing__setup__tns,0
placeopt__timing__setup__ws,1e+39
placeopt__timing__drv__max_slew_limit,1
placeopt__timing__drv__max_slew,0
placeopt__timing__drv__max_cap_limit,0
placeopt__timing__drv__max_cap,0
placeopt__timing__drv__max_fanout_limit,8
placeopt__timing__drv__max_fanout,0
placeopt__timing__drv__setup_violation_count,0
placeopt__timing__drv__hold_violation_count,0
placeopt__power__internal__total,0
placeopt__power__switching__total,4.07376e-15
placeopt__power__leakage__total,4.12445e-09
placeopt__power__total,4.12445e-09
placeopt__design__io,45
placeopt__design__die__area,134030
placeopt__design__core__area,129036
placeopt__design__instance__count,48
placeopt__design__instance__area,348.365
placeopt__design__instance__count__stdcell,48
placeopt__design__instance__area__stdcell,348.365
placeopt__design__instance__count__macros,0
placeopt__design__instance__area__macros,0
placeopt__design__instance__utilization,0.00269974
placeopt__design__instance__utilization__stdcell,0.00269974
placeopt__flow__warnings__count,0
placeopt__flow__errors__count,0
design__violations,0
globalroute__design__instance__displacement__total,0
globalroute__design__instance__displacement__mean,0
globalroute__design__instance__displacement__max,0
globalroute__route__wirelength__estimated,198.623
globalroute__design__instance__count__setup_buffer,0
globalroute__design__instance__count__hold_buffer,0
globalroute__antenna_diodes_count,0
globalroute__design__violations,0
globalroute__antenna__violating__nets,0
globalroute__antenna__violating__pins,0
globalroute__timing__setup__tns,0
globalroute__timing__setup__ws,1e+39
globalroute__clock__skew__setup,0
globalroute__clock__skew__hold,0
globalroute__timing__drv__max_slew_limit,0
globalroute__timing__drv__max_slew,0
globalroute__timing__drv__max_cap_limit,0
globalroute__timing__drv__max_cap,0
globalroute__timing__drv__max_fanout_limit,0
globalroute__timing__drv__max_fanout,0
globalroute__timing__drv__setup_violation_count,0
globalroute__timing__drv__hold_violation_count,0
globalroute__power__internal__total,0
globalroute__power__switching__total,0
globalroute__power__leakage__total,4.12445e-09
globalroute__power__total,4.12445e-09
globalroute__design__io,45
globalroute__design__die__area,134030
globalroute__design__core__area,129036
globalroute__design__instance__count,48
globalroute__design__instance__area,348.365
globalroute__design__instance__count__stdcell,48
globalroute__design__instance__area__stdcell,348.365
globalroute__design__instance__count__macros,0
globalroute__design__instance__area__macros,0
globalroute__design__instance__utilization,0.00269974
globalroute__design__instance__utilization__stdcell,0.00269974
globalroute__flow__warnings__count,1
globalroute__flow__errors__count,0
cts__design__instance__displacement__total,0
cts__design__instance__displacement__mean,0
cts__design__instance__displacement__max,0
cts__route__wirelength__estimated,198.623
cts__design__instance__count__setup_buffer,0
cts__design__instance__count__hold_buffer,0
cts__design__violations,0
cts__timing__setup__tns,0
cts__timing__setup__ws,1e+39
cts__clock__skew__setup,0
cts__clock__skew__hold,0
cts__timing__drv__max_slew_limit,0
cts__timing__drv__max_slew,0
cts__timing__drv__max_cap_limit,0
cts__timing__drv__max_cap,0
cts__timing__drv__max_fanout_limit,0
cts__timing__drv__max_fanout,0
cts__timing__drv__setup_violation_count,0
cts__timing__drv__hold_violation_count,0
cts__power__internal__total,0
cts__power__switching__total,0
cts__power__leakage__total,4.12445e-09
cts__power__total,4.12445e-09
cts__design__io,45
cts__design__die__area,134030
cts__design__core__area,129036
cts__design__instance__count,48
cts__design__instance__area,348.365
cts__design__instance__count__stdcell,48
cts__design__instance__area__stdcell,348.365
cts__design__instance__count__macros,0
cts__design__instance__area__macros,0
cts__design__instance__utilization,0.00269974
cts__design__instance__utilization__stdcell,0.00269974
cts__flow__warnings__count,3
cts__flow__errors__count,0
finish__design_powergrid__voltage__worst__net:VPWR__corner:default,1.2
finish__design_powergrid__drop__average__net:VPWR__corner:default,1.2
finish__design_powergrid__drop__worst__net:VPWR__corner:default,5.32543e-08
finish__design_powergrid__voltage__worst__net:VGND__corner:default,4.5851e-08
finish__design_powergrid__drop__average__net:VGND__corner:default,4.37109e-08
finish__design_powergrid__drop__worst__net:VGND__corner:default,4.5851e-08
finish__design__instance__count__class:fill_cell,162
finish__design__instance__count__class:other,10099
finish__design__instance__count__class:buffer,24
finish__design__instance__count__class:multi_input_combinational_cell,24
finish__timing__setup__tns,0
finish__timing__setup__ws,1e+39
finish__clock__skew__setup,0
finish__clock__skew__hold,0
finish__timing__drv__max_slew_limit,0
finish__timing__drv__max_slew,0
finish__timing__drv__max_cap_limit,0
finish__timing__drv__max_cap,0
finish__timing__drv__max_fanout_limit,0
finish__timing__drv__max_fanout,0
finish__timing__drv__setup_violation_count,0
finish__timing__drv__hold_violation_count,0
finish__power__internal__total,0
finish__power__switching__total,0
finish__power__leakage__total,7.99367e-06
finish__power__total,7.99367e-06
finish__design__io,45
finish__design__die__area,134030
finish__design__core__area,129036
finish__design__instance__count,10147
finish__design__instance__area,128597
finish__design__instance__count__stdcell,10147
finish__design__instance__area__stdcell,128597
finish__design__instance__count__macros,0
finish__design__instance__area__macros,0
finish__design__instance__utilization,0.996597
finish__design__instance__utilization__stdcell,0.996597
finish__flow__warnings__count,9
finish__flow__errors__count,0
detailedroute__route__net,67
detailedroute__route__net__special,2
detailedroute__route__drc_errors__iter:1,0
detailedroute__route__wirelength__iter:1,173
detailedroute__route__drc_errors,0
detailedroute__route__wirelength,173
detailedroute__route__vias,144
detailedroute__route__vias__singlecut,144
detailedroute__route__vias__multicut,0
detailedroute__antenna__violating__nets,0
detailedroute__antenna__violating__pins,0
detailedroute__flow__warnings__count,10
detailedroute__flow__errors__count,0
floorplan__design__instance__count__setup_buffer,0
floorplan__design__instance__count__hold_buffer,0
run__flow__platform__time_units,1ns
run__flow__platform__capacitance_units,1pF
run__flow__platform__resistance_units,1kohm
run__flow__platform__voltage_units,1v
run__flow__platform__current_units,1uA
run__flow__platform__power_units,1pW
run__flow__platform__distance_units,1um
floorplan__timing__setup__tns,0
floorplan__timing__setup__ws,1e+39
floorplan__power__internal__total,0
floorplan__power__switching__total,0
floorplan__power__leakage__total,2.79394e-09
floorplan__power__total,2.79394e-09
floorplan__design__io,43
floorplan__design__die__area,134030
floorplan__design__core__area,129036
floorplan__design__instance__count,25
floorplan__design__instance__area,181.44
floorplan__design__instance__count__stdcell,25
floorplan__design__instance__area__stdcell,181.44
floorplan__design__instance__count__macros,0
floorplan__design__instance__area__macros,0
floorplan__design__instance__utilization,0.00140611
floorplan__design__instance__utilization__stdcell,0.00140611
floorplan__flow__warnings__count,46
floorplan__flow__errors__count,0
