Source Block: hdl/library/axi_ad9361/axi_ad9361_tdd.v@137:148@HdlStmAssign
  wire   [21:0]     tdd_tx_dp_on_2_s;
  wire   [21:0]     tdd_tx_dp_off_2_s;

  wire   [23:0]     tdd_counter_status;

  assign tdd_dbg = {tdd_counter_status, tdd_enable, tdd_tx_dp_en,
                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};

  // instantiations

  up_tdd_cntrl i_up_tdd_cntrl(
    .clk(clk),

Diff Content:
+ 143   assign tdd_enable = tdd_enable_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9361/axi_ad9361_tdd.v@135:145
  wire   [21:0]     tdd_tx_on_2_s;
  wire   [21:0]     tdd_tx_off_2_s;
  wire   [21:0]     tdd_tx_dp_on_2_s;
  wire   [21:0]     tdd_tx_dp_off_2_s;

  wire   [23:0]     tdd_counter_status;

  assign tdd_dbg = {tdd_counter_status, tdd_enable, tdd_tx_dp_en,
                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};

  // instantiations

