<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>ICH_AP0R&lt;n>_EL2</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ICH_AP0R&lt;n>_EL2, Interrupt Controller Hyp Active Priorities Group 0 Registers, n = 0 - 3</h1><p>The ICH_AP0R&lt;n>_EL2 characteristics are:</p><h2>Purpose</h2><p>Provides information about Group 0 virtual active priorities for EL2.</p><h2>Configuration</h2><p>AArch64 System register ICH_AP0R&lt;n>_EL2 bits [31:0] are architecturally mapped to AArch32 System register <a href="AArch32-ich_ap0rn.html">ICH_AP0R&lt;n>[31:0]</a>.</p><p>This register is present only when FEAT_GICv3 is implemented and (EL2 is implemented or EL3 is implemented). Otherwise, direct accesses to ICH_AP0R&lt;n>_EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p><p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from EL3.</p><p>This register has no effect if EL2 is not enabled in the current Security state.</p><h2>Attributes</h2><p>ICH_AP0R&lt;n>_EL2 is a 64-bit register.</p><h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_32">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P31</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P30</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P29</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P28</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P27</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P26</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P25</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P24</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P23</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P22</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P21</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P20</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P19</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P18</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P17</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P16</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P15</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P14</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P13</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P12</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P11</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P10</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P9</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P8</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P7</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P6</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P5</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P4</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P2</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_0">P0</a></td></tr></tbody></table><h4 id="fieldset_0-63_32">Bits [63:32]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-31_0">P&lt;x>, bit [x], for x = 31 to 0</h4><div class="field"><p>Provides the access to the virtual active priorities for Group 0 interrupts. Possible values of each bit are:</p><table class="valuetable"><tr><th>P&lt;x></th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>There is no Group 0 interrupt active with this priority level, or all active Group 0 interrupts with this priority level have undergone priority-drop.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>There is a Group 0 interrupt active with this priority level which has not undergone priority drop.</p></td></tr></table><p>The correspondence between priority levels and bits depends on the number of bits of priority that are implemented.</p><p>If 5 bits of preemption are implemented (bits [7:3] of priority), then there are 32 preemption levels, and the active state of these preemption levels are held in ICH_AP0R0_EL2 in the bits corresponding to Priority[7:3].</p><p>If 6 bits of preemption are implemented (bits [7:2] of priority), then there are 64 preemption levels, and:</p><ul><li>The active state of preemption levels 0 - 124 are held in ICH_AP0R0_EL2 in the bits corresponding to 0:Priority[6:2].
</li><li>The active state of preemption levels 128 - 252 are held in ICH_AP0R1_EL2 in the bits corresponding to 1:Priority[6:2].
</li></ul><p>If 7 bits of preemption are implemented (bits [7:1] of priority), then there are 128 preemption levels, and:</p><ul><li>The active state of preemption levels 0 - 62 are held in ICH_AP0R0_EL2 in the bits corresponding to 00:Priority[5:1].
</li><li>The active state of preemption levels 64 - 126 are held in ICH_AP0R1_EL2 in the bits corresponding to 01:Priority[5:1].
</li><li>The active state of preemption levels 128 - 190 are held in ICH_AP0R2_EL2 in the bits corresponding to 10:Priority[5:1].
</li><li>The active state of preemption levels 192 - 254 are held in ICH_AP0R3_EL2 in the bits corresponding to 11:Priority[5:1].
</li></ul><div class="note"><span class="note-header">Note</span><p>Having the bit corresponding to a priority set to 1 in both ICH_AP0R&lt;n>_EL2 and <a href="AArch64-ich_ap1rn_el2.html">ICH_AP1R&lt;n>_EL2</a> might result in <span class="arm-defined-word">UNPREDICTABLE</span> behavior of the interrupt prioritization system for virtual interrupts.</p></div><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><div class="text_after_fields"><p>Software must ensure that ICH_AP0R&lt;n>_EL2 is 0 for legacy VMs otherwise behavior is <span class="arm-defined-word">UNPREDICTABLE</span>. For more information about support for legacy VMs, see <span class="xref">'Support for legacy operation of VMs' in ARMÂ® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069)</span>.</p><p>The active priorities for Group 0 and Group 1 interrupts for legacy VMs are held in <a href="AArch64-ich_ap1rn_el2.html">ICH_AP1R&lt;n>_EL2</a> and reads and writes to GICV_APR access <a href="AArch64-ich_ap1rn_el2.html">ICH_AP1R&lt;n>_EL2</a>.  This means that ICH_AP0R&lt;n>_EL2 is inaccessible to legacy VMs.</p></div><div class="access_mechanisms"><h2>Accessing ICH_AP0R&lt;n>_EL2</h2><p>ICH_AP0R1_EL2 is <del>only </del>implemented <ins>only </ins>in implementations that support 6 or more bits of preemption. ICH_AP0R2_EL2 and ICH_AP0R3_EL2 are <del>only </del>implemented<ins> only</ins> in implementations that support 7 bits of preemption. Unimplemented registers are <span class="arm-defined-word">UNDEFINED</span>.</p><div class="note"><span class="note-header">Note</span><p>The number of bits of preemption is indicated by <a href="AArch64-ich_vtr_el2.html">ICH_VTR_EL2</a>.PREbits</p></div><p>Writing to these registers with any value other than the last read value of the register (or <span class="hexnumber">0x00000000</span> for a newly set up virtual machine) can result in <span class="arm-defined-word">UNPREDICTABLE</span> behavior of the virtual interrupt prioritization system allowing either:</p><ul><li>Virtual interrupts that should preempt execution to not preempt execution.
</li><li>Interrupts that should not preempt execution to preempt execution at EL1 or EL0.
</li></ul><p>Writing to the active priority registers in any order other than the following order will result in <span class="arm-defined-word">UNPREDICTABLE</span> behavior:</p><ul><li>ICH_AP0R&lt;n>_EL2.
</li><li><a href="AArch64-ich_ap1rn_el2.html">ICH_AP1R&lt;n>_EL2</a>.
</li></ul><p>Having the bit corresponding to a priority set in both ICH_AP0R&lt;n>_EL2 and <a href="AArch64-ich_ap1rn_el2.html">ICH_AP1R&lt;n>_EL2</a> can result in <span class="arm-defined-word">UNPREDICTABLE</span> behavior of the interrupt prioritization system for virtual interrupts.</p><p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRS &lt;Xt>, ICH_AP0R&lt;m>_EL2
     ; Where m = 0-3</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b1100</td><td>0b1000</td><td>0b0:m[1:0]</td></tr></table><p class="pseudocode">
integer m = UInt(op2&lt;1:0>);

if m == 1 &amp;&amp; NUM_GIC_PREEMPTION_BITS &lt; 6 then
    UNDEFINED;
elsif (m == 2 || m == 3) &amp;&amp; NUM_GIC_PREEMPTION_BITS &lt; 7 then
    UNDEFINED;
elsif PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV> == '11' then
        X[t, 64] = NVMem[0x480 + (8 * m)];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if ICC_SRE_EL2.SRE == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ICH_AP0R_EL2[m];
elsif PSTATE.EL == EL3 then
    if ICC_SRE_EL3.SRE == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = ICH_AP0R_EL2[m];
                </p><h4 class="assembler">MSR ICH_AP0R&lt;m>_EL2, &lt;Xt>
     ; Where m = 0-3</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b1100</td><td>0b1000</td><td>0b0:m[1:0]</td></tr></table><p class="pseudocode">
integer m = UInt(op2&lt;1:0>);

if m == 1 &amp;&amp; NUM_GIC_PREEMPTION_BITS &lt; 6 then
    UNDEFINED;
elsif (m == 2 || m == 3) &amp;&amp; NUM_GIC_PREEMPTION_BITS &lt; 7 then
    UNDEFINED;
elsif PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV> == '11' then
        NVMem[0x480 + (8 * m)] = X[t, 64];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if ICC_SRE_EL2.SRE == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        ICH_AP0R_EL2[m] = X[t, 64];
elsif PSTATE.EL == EL3 then
    if ICC_SRE_EL3.SRE == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        ICH_AP0R_EL2[m] = X[t, 64];
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>30</ins><del>28</del>/03/2023 <ins>19</ins><del>16</del>:<ins>06</ins><del>02</del>; <ins>997dd0cf3258cacf72aa7cf7a885f19a4758c3af</ins><del>72747e43966d6b97dcbd230a1b3f0421d1ea3d94</del></p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>